
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001246                       # Number of seconds simulated
sim_ticks                                  1246387146                       # Number of ticks simulated
final_tick                               449141466786                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 194216                       # Simulator instruction rate (inst/s)
host_op_rate                                   251214                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36394                       # Simulator tick rate (ticks/s)
host_mem_usage                               67378852                       # Number of bytes of host memory used
host_seconds                                 34246.60                       # Real time elapsed on the host
sim_insts                                  6651242280                       # Number of instructions simulated
sim_ops                                    8603210140                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        25344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        42368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        42624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        14208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        42112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        25344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        76544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        20480                       # Number of bytes read from this memory
system.physmem.bytes_read::total               313984                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           24960                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       102016                       # Number of bytes written to this memory
system.physmem.bytes_written::total            102016                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           23                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          331                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          333                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          111                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          329                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          598                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          160                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2453                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             797                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  797                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2362027                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20333971                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33992648                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     34198042                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      2670117                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11399347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     33787255                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2464724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     20333971                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     61412700                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1437756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     16431492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               251915307                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2362027                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      2670117                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2464724                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1437756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           20025880                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          81849368                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               81849368                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          81849368                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2362027                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20333971                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33992648                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     34198042                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      2670117                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11399347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     33787255                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2464724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     20333971                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     61412700                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1437756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     16431492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              333764674                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          221894                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       196514                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        19109                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       142098                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          137852                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           13673                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          650                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2301824                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1258721                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             221894                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       151525                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               278673                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          62652                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         53028                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           140602                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        18571                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2676947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.530136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.784419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2398274     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           41418      1.55%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21622      0.81%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           40476      1.51%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13376      0.50%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           37395      1.40%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6003      0.22%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           10504      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          107879      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2676947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074238                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.421126                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         2257321                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        98355                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           277950                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          314                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         43001                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        21981                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          421                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1414188                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1766                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         43001                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2262477                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          64058                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        19373                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           273530                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        14502                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1411517                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1203                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        12346                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      1857182                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6405369                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6405369                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1478061                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          379098                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          199                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            29064                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       248840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        42683                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          349                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         9443                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1402264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1302402                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1337                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       269731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       571466                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2676947                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.486525                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.104605                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2106741     78.70%     78.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       185054      6.91%     85.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       183499      6.85%     92.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       109411      4.09%     96.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        58534      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        15440      0.58%     99.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17467      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          429      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          372      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2676947                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2347     57.54%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           962     23.58%     81.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          770     18.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1024572     78.67%     78.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10501      0.81%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       225204     17.29%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        42030      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1302402                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.435741                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               4079                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003132                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5287165                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1672218                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1267238                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1306481                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1107                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        53543                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1797                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         43001                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          43319                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1705                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1402471                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          185                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       248840                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        42683                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          104                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           513                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         8899                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        20230                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1283730                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       221572                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        18670                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              263575                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          194572                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             42003                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.429494                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1267816                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1267238                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           766147                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1692783                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.423976                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.452596                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1129677                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       272866                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        18794                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2633946                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.428891                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.295406                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2211165     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       167350      6.35%     90.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       106577      4.05%     94.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        33269      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        55135      2.09%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        11243      0.43%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         7291      0.28%     98.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         6463      0.25%     98.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        35453      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2633946                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1129677                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                236183                       # Number of memory references committed
system.switch_cpus0.commit.loads               195297                       # Number of loads committed
system.switch_cpus0.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            173317                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           988113                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        14525                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        35453                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             4001023                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2848126                       # The number of ROB writes
system.switch_cpus0.timesIdled                  52022                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 311992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1129677                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.988927                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.988927                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.334568                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.334568                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         5955939                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1657598                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1490197                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          221939                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       199830                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        13605                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        86233                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           77572                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           12118                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          605                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2342075                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1392838                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             221939                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        89690                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               274682                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          43014                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        150768                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           136236                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        13477                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2796611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.585033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.906533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2521929     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            9453      0.34%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           20085      0.72%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            8314      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           44944      1.61%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           40335      1.44%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            7922      0.28%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           16471      0.59%     95.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          127158      4.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2796611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074253                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.465997                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2327074                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       166229                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           273509                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          928                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         28862                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        19662                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1632726                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1341                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         28862                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2330268                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         136028                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        21468                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           271404                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         8572                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1630705                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          3225                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         3394                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           80                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1922304                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      7675319                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      7675319                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1666172                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          256085                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          199                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          106                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            23427                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       382151                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       191948                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1821                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         9504                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1625092                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          201                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1551606                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1152                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       146797                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       355686                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2796611                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.554817                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.349536                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2242570     80.19%     80.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       167505      5.99%     86.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       136203      4.87%     91.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        59386      2.12%     93.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        74190      2.65%     95.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        71016      2.54%     98.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        40494      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3243      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         2004      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2796611                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3860     11.11%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         30017     86.36%     97.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          880      2.53%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       976578     62.94%     62.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        13441      0.87%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       370297     23.87%     87.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       191198     12.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1551606                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.519116                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              34757                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022401                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5935726                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1772155                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1536101                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1586363                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2657                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        18772                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1935                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          138                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         28862                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         131185                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         2270                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1625297                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           42                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       382151                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       191948                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          107                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1545                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         7233                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         8366                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        15599                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1539060                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       368821                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        12540                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              559974                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          201596                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            191153                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.514919                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1536217                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1536101                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           830860                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1640997                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.513929                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.506314                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1237403                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1454151                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       171285                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        13656                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2767749                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.525391                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.345643                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2238685     80.88%     80.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       194159      7.02%     87.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        90749      3.28%     91.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        89419      3.23%     94.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        24265      0.88%     95.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       103118      3.73%     99.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         7808      0.28%     99.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         5629      0.20%     99.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        13917      0.50%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2767749                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1237403                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1454151                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                553389                       # Number of memory references committed
system.switch_cpus1.commit.loads               363376                       # Number of loads committed
system.switch_cpus1.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            192074                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1293028                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        14080                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        13917                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             4379255                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3279782                       # The number of ROB writes
system.switch_cpus1.timesIdled                  52548                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 192328                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1237403                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1454151                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1237403                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.415494                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.415494                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.413994                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.413994                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         7601189                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1788980                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1935968                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          222171                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       200070                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        13594                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        86188                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           77583                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           12232                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          628                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2344718                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1394663                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             222171                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        89815                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               275003                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          42974                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        151959                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           136379                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        13467                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2800737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.584924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.906622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2525734     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1            9503      0.34%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           20131      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3            8364      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           44866      1.60%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           40342      1.44%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            7805      0.28%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           16579      0.59%     95.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          127413      4.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2800737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074331                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.466608                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2329008                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       168123                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           273845                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          919                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         28833                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        19658                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1634897                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1341                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         28833                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2332217                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         138149                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        21047                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           271726                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         8756                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1632856                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          3422                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         3432                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           80                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      1925449                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      7685547                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      7685547                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1669468                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          255981                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          199                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          106                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            23504                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       382176                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       192123                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1819                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         9571                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1627332                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          201                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1553877                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1186                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       146986                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       355420                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2800737                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.554810                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.348852                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2245384     80.17%     80.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       167965      6.00%     86.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       136858      4.89%     91.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        59559      2.13%     93.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        74172      2.65%     95.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        71187      2.54%     98.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        40375      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         3250      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1987      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2800737                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3829     11.02%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         30045     86.47%     97.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          871      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       978523     62.97%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        13496      0.87%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       370413     23.84%     87.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       191353     12.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1553877                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.519876                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              34745                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022360                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5944422                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1774584                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1538348                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1588622                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2716                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        18598                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1986                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          138                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         28833                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         133006                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         2310                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1627537                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           44                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       382176                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       192123                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          107                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1561                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         7261                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         8354                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        15615                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1541302                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       369005                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        12575                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              560310                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          201845                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            191305                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.515669                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1538460                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1538348                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           832463                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1644869                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.514680                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.506097                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1239307                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1456497                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       171203                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        13645                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2771904                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.525450                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.345434                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2241563     80.87%     80.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       194785      7.03%     87.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        91215      3.29%     91.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        89701      3.24%     94.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        24047      0.87%     95.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       103180      3.72%     99.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         7775      0.28%     99.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         5663      0.20%     99.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        13975      0.50%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2771904                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1239307                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1456497                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                553715                       # Number of memory references committed
system.switch_cpus2.commit.loads               363578                       # Number of loads committed
system.switch_cpus2.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            192421                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1295122                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        14123                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        13975                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             4385616                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3284248                       # The number of ROB writes
system.switch_cpus2.timesIdled                  52554                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 188202                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1239307                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1456497                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1239307                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.411783                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.411783                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.414631                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.414631                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         7611354                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1792180                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1938067                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          241041                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       197144                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        25149                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        98084                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           92390                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           24447                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1153                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2311588                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1350125                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             241041                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       116837                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               280373                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          69840                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         62403                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines           142956                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        25006                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2698761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.614540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.960885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2418388     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           12975      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           20285      0.75%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           27421      1.02%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           28746      1.07%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           24454      0.91%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           12984      0.48%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           20533      0.76%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          132975      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2698761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.080644                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.451707                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2287571                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        86934                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           279678                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          409                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         44163                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        39563                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          210                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1654898                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1268                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         44163                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2294283                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          17501                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        54501                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           273387                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        14921                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1653251                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          2097                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         6478                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2308143                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      7686842                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      7686842                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1967896                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          340242                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          400                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          204                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            46328                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       155578                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        82988                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          931                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        21838                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1649843                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          402                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1556093                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          332                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       201549                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       489384                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2698761                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.576595                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.268677                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2039383     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       272334     10.09%     85.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       137507      5.10%     90.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       102815      3.81%     94.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        80482      2.98%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        32912      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        20989      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        10834      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1505      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2698761                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            330     11.99%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           995     36.14%     48.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1428     51.87%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1309072     84.13%     84.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        23164      1.49%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          193      0.01%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       141080      9.07%     94.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        82584      5.31%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1556093                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.520617                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2753                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001769                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5814032                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1851809                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1530792                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1558846                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3215                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        27700                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1608                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         44163                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          13918                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1539                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1650252                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       155578                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        82988                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          206                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1324                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        13700                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        14696                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        28396                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1533140                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       132622                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        22953                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              215185                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          217249                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             82563                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.512938                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1530872                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1530792                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           879722                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2369645                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.512152                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371246                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1147015                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1411359                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       238890                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          393                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        25243                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2654598                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.531666                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.376086                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2073465     78.11%     78.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       289145     10.89%     89.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       108139      4.07%     93.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        51541      1.94%     95.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        44792      1.69%     96.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        25164      0.95%     97.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        21324      0.80%     98.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         9843      0.37%     98.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        31185      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2654598                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1147015                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1411359                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                209255                       # Number of memory references committed
system.switch_cpus3.commit.loads               127875                       # Number of loads committed
system.switch_cpus3.commit.membars                196                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            203473                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1271636                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        29054                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        31185                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             4273649                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3344677                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36839                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 290178                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1147015                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1411359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1147015                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.605841                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.605841                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.383753                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.383753                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6899044                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        2134336                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1533520                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           392                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          223007                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       200860                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        13565                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        87091                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           77609                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           12141                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          606                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2347929                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1399796                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             223007                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        89750                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               275827                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          43263                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        148509                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           136530                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        13434                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2801644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.586839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.909840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2525817     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1            9540      0.34%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20119      0.72%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3            8316      0.30%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           44965      1.60%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           40447      1.44%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            7775      0.28%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           16676      0.60%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          127989      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2801644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074611                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.468325                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2332138                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       164770                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           274604                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          968                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         29155                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        19677                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1640638                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1357                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         29155                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2335423                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         139895                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        15764                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           272441                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         8957                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1638515                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          3515                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         3454                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents           74                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1933118                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7711127                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7711127                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1672889                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          260222                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          193                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          100                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            24345                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       382645                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       192276                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1915                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         9461                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1633112                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          195                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1557021                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1252                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       150179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       366784                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2801644                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.555753                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.349392                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      2244634     80.12%     80.12% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       168913      6.03%     86.15% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       137117      4.89%     91.04% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        59835      2.14%     93.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        74337      2.65%     95.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        71084      2.54%     98.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        40428      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3335      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1961      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2801644                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3883     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         29967     86.28%     97.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          881      2.54%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       981176     63.02%     63.02% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        13586      0.87%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       370646     23.80%     87.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       191521     12.30%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1557021                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.520928                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              34731                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022306                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5951669                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1783551                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1541761                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1591752                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2819                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        18813                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1984                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          136                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         29155                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         134673                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         2368                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1633312                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           35                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       382645                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       192276                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          101                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1577                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         7186                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         8402                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        15588                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1544712                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       369226                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        12309                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              560705                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          202168                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            191479                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.516809                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1541881                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1541761                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           834135                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1651434                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.515822                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.505097                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1241373                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1459030                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       174456                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        13613                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2772489                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.526253                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.346546                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2241197     80.84%     80.84% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       195291      7.04%     87.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        91307      3.29%     91.17% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        89720      3.24%     94.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        24345      0.88%     95.29% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       103007      3.72%     99.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         7873      0.28%     99.29% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         5680      0.20%     99.49% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        14069      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2772489                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1241373                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1459030                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                554121                       # Number of memory references committed
system.switch_cpus4.commit.loads               363829                       # Number of loads committed
system.switch_cpus4.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            192765                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1297449                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        14186                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        14069                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             4391893                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3296146                       # The number of ROB writes
system.switch_cpus4.timesIdled                  52489                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 187295                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1241373                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1459030                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1241373                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.407769                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.407769                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.415322                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.415322                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         7627010                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1796655                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1943561                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          222059                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       196727                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        19172                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       142438                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          138018                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           13674                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          655                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2303225                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1259609                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             222059                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       151692                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               278881                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          62785                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         56087                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           140728                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        18630                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2681685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.529631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.783412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2402804     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           41289      1.54%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           21707      0.81%     91.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           40515      1.51%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           13491      0.50%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           37441      1.40%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            6047      0.23%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           10524      0.39%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          107867      4.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2681685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074294                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.421423                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2258549                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       101596                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           278150                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          314                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         43070                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        21946                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          422                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1415292                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1769                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         43070                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2263740                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          67213                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        19384                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           273695                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        14577                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1412573                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1228                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        12398                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1858671                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6410578                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6410578                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1479344                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          379327                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          199                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            29198                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       248974                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        42699                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          334                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         9431                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1403192                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1303118                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1380                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       269856                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       573255                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2681685                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.485933                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.103880                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      2110855     78.71%     78.71% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       185567      6.92%     85.63% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       183610      6.85%     92.48% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       109508      4.08%     96.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        58405      2.18%     98.74% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        15426      0.58%     99.32% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        17509      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7          437      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8          368      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2681685                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2343     57.41%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           965     23.65%     81.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          773     18.94%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1025058     78.66%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        10521      0.81%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       225399     17.30%     96.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        42045      3.23%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1303118                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.435980                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               4081                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.003132                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5293382                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1673271                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1267881                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1307199                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         1135                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        53605                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1765                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         43070                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          46397                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1694                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1403399                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          180                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       248974                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        42699                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          104                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           495                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11422                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         8873                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        20295                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1284473                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       221690                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        18645                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              263711                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          194596                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             42021                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.429742                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1268450                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1267881                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           766535                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1694719                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.424191                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.452308                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1000734                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1130571                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       272909                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        18856                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2638615                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.428471                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.294819                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      2215307     83.96%     83.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       167761      6.36%     90.32% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       106678      4.04%     94.36% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        33239      1.26%     95.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        55174      2.09%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        11188      0.42%     98.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         7292      0.28%     98.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         6459      0.24%     98.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        35517      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2638615                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1000734                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1130571                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                236303                       # Number of memory references committed
system.switch_cpus5.commit.loads               195369                       # Number of loads committed
system.switch_cpus5.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            173447                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           988915                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        14543                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        35517                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             4006565                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2850065                       # The number of ROB writes
system.switch_cpus5.timesIdled                  52104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 307254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1000734                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1130571                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1000734                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.986747                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.986747                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.334812                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.334812                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5959334                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1658576                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1491100                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           196                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          204770                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       166979                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        21554                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        83511                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           78119                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           20334                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          945                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1980402                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1209027                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             204770                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        98453                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               248034                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          67710                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        143670                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           123461                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21538                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2417461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.607704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.965264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2169427     89.74%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           13152      0.54%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           20896      0.86%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           31000      1.28%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           13202      0.55%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           15539      0.64%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           16061      0.66%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           11185      0.46%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          126999      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2417461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.068509                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.404500                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1954336                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       170511                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           246063                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1564                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         44984                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        33163                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          373                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1464542                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1352                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         44984                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1959450                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          73845                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        80796                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           242663                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        15720                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1461048                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          768                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          3416                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         8018                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          844                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1998342                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6810178                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6810178                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1646270                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          352072                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          368                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          215                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            45467                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       148196                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        81719                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         4286                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        17073                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1456165                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          371                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1357487                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2250                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       224207                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       523859                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2417461                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.561534                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.245207                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1836375     75.96%     75.96% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       236949      9.80%     85.76% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       130781      5.41%     91.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        85463      3.54%     94.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        77367      3.20%     97.91% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        23684      0.98%     98.89% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        17050      0.71%     99.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         5937      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         3855      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2417461                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            353     10.66%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1443     43.57%     54.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1516     45.77%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1117632     82.33%     82.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        24932      1.84%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          150      0.01%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       134709      9.92%     94.10% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        80064      5.90%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1357487                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.454170                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3312                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002440                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5137997                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1680817                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1332702                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1360799                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         6358                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        31382                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         5292                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1031                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         44984                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          58586                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         2110                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1456541                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          473                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       148196                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        81719                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          218                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1213                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           45                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11704                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13284                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        24988                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1337948                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       127652                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        19539                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              207587                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          181949                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             79935                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.447633                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1332852                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1332702                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           788561                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2000226                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.445878                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.394236                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       986972                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1203445                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       254079                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          306                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        21927                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2372477                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.507253                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.355235                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1884283     79.42%     79.42% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       232791      9.81%     89.23% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        96646      4.07%     93.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        49331      2.08%     95.39% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        36701      1.55%     96.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        20960      0.88%     97.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        12840      0.54%     98.36% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10675      0.45%     98.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        28250      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2372477                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       986972                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1203445                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                193241                       # Number of memory references committed
system.switch_cpus6.commit.loads               116814                       # Number of loads committed
system.switch_cpus6.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            167352                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1087743                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        23449                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        28250                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3801738                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2960046                       # The number of ROB writes
system.switch_cpus6.timesIdled                  35446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 571478                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             986972                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1203445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       986972                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      3.028393                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                3.028393                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.330208                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.330208                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6072144                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1820574                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1388606                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           306                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          233663                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       191806                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        24798                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        96828                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           89927                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           23436                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1096                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2242464                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1332907                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             233663                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       113363                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               292094                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          70477                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        118538                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           139768                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        24537                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2698288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.603870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.951271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2406194     89.17%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           30920      1.15%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           37110      1.38%     91.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           19804      0.73%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           22472      0.83%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           13047      0.48%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            8822      0.33%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           22544      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          137375      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2698288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078176                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.445947                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2223130                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       138522                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           289542                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2274                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         44811                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        37555                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1624246                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2111                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         44811                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2227074                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          30516                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        97640                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           287835                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        10404                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1621877                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2377                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4968                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents           44                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      2257214                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7548220                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7548220                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1902007                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          355181                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          419                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          233                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            30129                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       154758                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        83484                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         2039                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        17014                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1617210                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1520385                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1819                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       214950                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       501084                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2698288                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.563463                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.255309                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      2057121     76.24%     76.24% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       258696      9.59%     85.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       138349      5.13%     90.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        95716      3.55%     94.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        83521      3.10%     97.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        42473      1.57%     99.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        10554      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         6794      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         5064      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2698288                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            414     12.47%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1404     42.29%     54.76% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1502     45.24%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1274086     83.80%     83.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        23756      1.56%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          186      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       139639      9.18%     94.56% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        82718      5.44%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1520385                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.508670                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3320                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002184                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5744196                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1832615                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1494371                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1523705                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         3894                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        28792                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1843                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked           98                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         44811                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          24850                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1510                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1617632                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          384                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       154758                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        83484                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          233                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1089                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        13780                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        14240                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        28020                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1497116                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       131566                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        23268                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              214245                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          208907                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             82679                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.500885                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1494457                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1494371                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           890129                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2327777                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.499967                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382394                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1116921                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1370136                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       247538                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        24783                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2653477                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.516355                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.333528                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2093475     78.90%     78.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       259818      9.79%     88.69% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       109046      4.11%     92.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        65142      2.45%     95.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        45107      1.70%     96.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        29227      1.10%     98.05% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        15499      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        12061      0.45%     99.09% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        24102      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2653477                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1116921                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1370136                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                207605                       # Number of memory references committed
system.switch_cpus7.commit.loads               125966                       # Number of loads committed
system.switch_cpus7.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            195947                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1235347                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        27866                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        24102                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             4247049                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3280182                       # The number of ROB writes
system.switch_cpus7.timesIdled                  36473                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 290651                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1116921                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1370136                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1116921                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.676052                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.676052                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.373685                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.373685                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6753791                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        2077573                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1516264                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           372                       # number of misc regfile writes
system.l20.replacements                           220                       # number of replacements
system.l20.tagsinuse                      4095.349850                       # Cycle average of tags in use
system.l20.total_refs                          115460                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4316                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.751622                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           62.321612                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.152432                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   103.925294                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3914.950512                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.015215                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003455                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.025372                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.955798                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999841                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          441                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    442                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l20.Writeback_hits::total                   89                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          444                       # number of demand (read+write) hits
system.l20.demand_hits::total                     445                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          444                       # number of overall hits
system.l20.overall_hits::total                    445                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           23                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          198                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  221                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           23                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          198                       # number of demand (read+write) misses
system.l20.demand_misses::total                   221                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           23                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          198                       # number of overall misses
system.l20.overall_misses::total                  221                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13309454                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     89759764                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      103069218                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13309454                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     89759764                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       103069218                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13309454                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     89759764                       # number of overall miss cycles
system.l20.overall_miss_latency::total      103069218                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           24                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          639                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                663                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           24                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          642                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 666                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           24                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          642                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                666                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.309859                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.333333                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.308411                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.331832                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.308411                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.331832                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 578671.913043                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 453332.141414                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 466376.552036                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 578671.913043                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 453332.141414                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 466376.552036                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 578671.913043                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 453332.141414                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 466376.552036                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  32                       # number of writebacks
system.l20.writebacks::total                       32                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           23                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          198                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             221                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           23                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          198                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              221                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           23                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          198                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             221                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     11657084                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     75536601                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     87193685                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     11657084                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     75536601                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     87193685                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     11657084                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     75536601                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     87193685                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.309859                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.308411                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.331832                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.308411                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.331832                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 506829.739130                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 381497.984848                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 394541.561086                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 506829.739130                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 381497.984848                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 394541.561086                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 506829.739130                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 381497.984848                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 394541.561086                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           358                       # number of replacements
system.l21.tagsinuse                      4095.642500                       # Cycle average of tags in use
system.l21.total_refs                          260501                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4454                       # Sample count of references to valid blocks.
system.l21.avg_refs                         58.486978                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           10.642500                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    25.842221                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   171.735961                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3887.421818                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002598                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006309                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.041928                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.949078                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999913                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data          595                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    596                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             242                       # number of Writeback hits
system.l21.Writeback_hits::total                  242                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data          598                       # number of demand (read+write) hits
system.l21.demand_hits::total                     599                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data          598                       # number of overall hits
system.l21.overall_hits::total                    599                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           27                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          331                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  358                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           27                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          331                       # number of demand (read+write) misses
system.l21.demand_misses::total                   358                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           27                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          331                       # number of overall misses
system.l21.overall_misses::total                  358                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     20427341                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    166460702                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      186888043                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     20427341                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    166460702                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       186888043                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     20427341                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    166460702                       # number of overall miss cycles
system.l21.overall_miss_latency::total      186888043                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           28                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          926                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                954                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          242                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              242                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           28                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          929                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 957                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           28                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          929                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                957                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.357451                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.375262                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.356297                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.374086                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.356297                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.374086                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 756568.185185                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 502902.422961                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 522033.639665                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 756568.185185                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 502902.422961                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 522033.639665                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 756568.185185                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 502902.422961                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 522033.639665                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  69                       # number of writebacks
system.l21.writebacks::total                       69                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          331                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             358                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          331                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              358                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          331                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             358                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     18476402                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    142568133                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    161044535                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     18476402                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    142568133                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    161044535                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     18476402                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    142568133                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    161044535                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.357451                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.375262                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.356297                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.374086                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.356297                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.374086                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 684311.185185                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 430719.435045                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 449845.069832                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 684311.185185                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 430719.435045                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 449845.069832                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 684311.185185                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 430719.435045                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 449845.069832                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           360                       # number of replacements
system.l22.tagsinuse                      4095.644294                       # Cycle average of tags in use
system.l22.total_refs                          260501                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4456                       # Sample count of references to valid blocks.
system.l22.avg_refs                         58.460727                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           10.644294                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    25.849931                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   172.482271                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3886.667798                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002599                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.006311                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.042110                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.948894                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999913                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          595                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    596                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             242                       # number of Writeback hits
system.l22.Writeback_hits::total                  242                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          598                       # number of demand (read+write) hits
system.l22.demand_hits::total                     599                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          598                       # number of overall hits
system.l22.overall_hits::total                    599                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          333                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  360                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          333                       # number of demand (read+write) misses
system.l22.demand_misses::total                   360                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          333                       # number of overall misses
system.l22.overall_misses::total                  360                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     25486449                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    169491763                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      194978212                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     25486449                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    169491763                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       194978212                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     25486449                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    169491763                       # number of overall miss cycles
system.l22.overall_miss_latency::total      194978212                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           28                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          928                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                956                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          242                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              242                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           28                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          931                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 959                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           28                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          931                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                959                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.358836                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.376569                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.357680                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.375391                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.357680                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.375391                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 943942.555556                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 508984.273273                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 541606.144444                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 943942.555556                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 508984.273273                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 541606.144444                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 943942.555556                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 508984.273273                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 541606.144444                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  69                       # number of writebacks
system.l22.writebacks::total                       69                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          333                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             360                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          333                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              360                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          333                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             360                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     23547849                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    145582363                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    169130212                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     23547849                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    145582363                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    169130212                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     23547849                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    145582363                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    169130212                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.358836                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.376569                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.357680                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.375391                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.357680                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.375391                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 872142.555556                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 437184.273273                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 469806.144444                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 872142.555556                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 437184.273273                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 469806.144444                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 872142.555556                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 437184.273273                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 469806.144444                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           137                       # number of replacements
system.l23.tagsinuse                      4095.436942                       # Cycle average of tags in use
system.l23.total_refs                          219600                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4230                       # Sample count of references to valid blocks.
system.l23.avg_refs                         51.914894                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           82.436942                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    15.952164                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    56.797189                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3940.250647                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.020126                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003895                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.013867                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.961975                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999863                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          389                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    390                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             129                       # number of Writeback hits
system.l23.Writeback_hits::total                  129                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          392                       # number of demand (read+write) hits
system.l23.demand_hits::total                     393                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          392                       # number of overall hits
system.l23.overall_hits::total                    393                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           26                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          111                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  137                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           26                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          111                       # number of demand (read+write) misses
system.l23.demand_misses::total                   137                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           26                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          111                       # number of overall misses
system.l23.overall_misses::total                  137                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     27814129                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     55741302                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       83555431                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     27814129                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     55741302                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        83555431                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     27814129                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     55741302                       # number of overall miss cycles
system.l23.overall_miss_latency::total       83555431                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           27                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          500                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                527                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          129                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              129                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           27                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          503                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 530                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           27                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          503                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                530                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.222000                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.259962                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.220676                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.258491                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.220676                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.258491                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1069774.192308                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 502173.891892                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 609893.656934                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1069774.192308                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 502173.891892                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 609893.656934                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1069774.192308                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 502173.891892                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 609893.656934                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  85                       # number of writebacks
system.l23.writebacks::total                       85                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           26                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          111                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             137                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           26                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          111                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              137                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           26                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          111                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             137                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     25945601                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     47765521                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     73711122                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     25945601                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     47765521                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     73711122                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     25945601                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     47765521                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     73711122                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.222000                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.259962                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.220676                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.258491                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.220676                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.258491                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 997907.730769                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 430320.009009                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 538037.386861                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 997907.730769                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 430320.009009                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 538037.386861                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 997907.730769                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 430320.009009                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 538037.386861                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           356                       # number of replacements
system.l24.tagsinuse                      4095.642814                       # Cycle average of tags in use
system.l24.total_refs                          260508                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4452                       # Sample count of references to valid blocks.
system.l24.avg_refs                         58.514825                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           10.642814                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    25.838726                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   169.300750                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3889.860523                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.002598                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.006308                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.041333                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.949673                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999913                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data          600                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    601                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             244                       # number of Writeback hits
system.l24.Writeback_hits::total                  244                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data          603                       # number of demand (read+write) hits
system.l24.demand_hits::total                     604                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data          603                       # number of overall hits
system.l24.overall_hits::total                    604                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           27                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          329                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  356                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           27                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          329                       # number of demand (read+write) misses
system.l24.demand_misses::total                   356                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           27                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          329                       # number of overall misses
system.l24.overall_misses::total                  356                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     22794085                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    172898331                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      195692416                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     22794085                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    172898331                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       195692416                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     22794085                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    172898331                       # number of overall miss cycles
system.l24.overall_miss_latency::total      195692416                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           28                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          929                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                957                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          244                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              244                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           28                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          932                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 960                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           28                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          932                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                960                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.354144                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.371996                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.353004                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.370833                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.353004                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.370833                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 844225.370370                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 525526.841945                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 549697.797753                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 844225.370370                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 525526.841945                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 549697.797753                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 844225.370370                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 525526.841945                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 549697.797753                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  69                       # number of writebacks
system.l24.writebacks::total                       69                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          329                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             356                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          329                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              356                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          329                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             356                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     20854276                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    149269992                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    170124268                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     20854276                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    149269992                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    170124268                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     20854276                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    149269992                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    170124268                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.354144                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.371996                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.353004                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.370833                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.353004                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.370833                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 772380.592593                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 453708.182371                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 477877.157303                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 772380.592593                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 453708.182371                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 477877.157303                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 772380.592593                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 453708.182371                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 477877.157303                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           221                       # number of replacements
system.l25.tagsinuse                      4095.364831                       # Cycle average of tags in use
system.l25.total_refs                          115459                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4317                       # Sample count of references to valid blocks.
system.l25.avg_refs                         26.745193                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           62.335725                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    14.400132                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   103.782069                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3914.846905                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.015219                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003516                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.025337                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.955773                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999845                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          440                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    441                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l25.Writeback_hits::total                   89                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          443                       # number of demand (read+write) hits
system.l25.demand_hits::total                     444                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          443                       # number of overall hits
system.l25.overall_hits::total                    444                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           24                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          198                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  222                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           24                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          198                       # number of demand (read+write) misses
system.l25.demand_misses::total                   222                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           24                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          198                       # number of overall misses
system.l25.overall_misses::total                  222                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     22097881                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     91171657                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      113269538                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     22097881                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     91171657                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       113269538                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     22097881                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     91171657                       # number of overall miss cycles
system.l25.overall_miss_latency::total      113269538                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           25                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          638                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                663                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           25                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          641                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 666                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           25                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          641                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                666                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.960000                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.310345                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.334842                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.960000                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.308892                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.333333                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.960000                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.308892                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.333333                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 920745.041667                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 460462.914141                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 510223.144144                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 920745.041667                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 460462.914141                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 510223.144144                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 920745.041667                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 460462.914141                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 510223.144144                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  32                       # number of writebacks
system.l25.writebacks::total                       32                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           24                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          198                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             222                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           24                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          198                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              222                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           24                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          198                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             222                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     20374681                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     76951767                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     97326448                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     20374681                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     76951767                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     97326448                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     20374681                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     76951767                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     97326448                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.310345                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.334842                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.960000                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.308892                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.333333                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.960000                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.308892                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.333333                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 848945.041667                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 388645.287879                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 438407.423423                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 848945.041667                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 388645.287879                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 438407.423423                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 848945.041667                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 388645.287879                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 438407.423423                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           627                       # number of replacements
system.l26.tagsinuse                      4089.402027                       # Cycle average of tags in use
system.l26.total_refs                          351866                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4721                       # Sample count of references to valid blocks.
system.l26.avg_refs                         74.532091                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          300.196834                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    25.698985                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   263.588002                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3499.918206                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.073290                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006274                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.064353                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.854472                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.998389                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          595                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    596                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             597                       # number of Writeback hits
system.l26.Writeback_hits::total                  597                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            2                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          597                       # number of demand (read+write) hits
system.l26.demand_hits::total                     598                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          597                       # number of overall hits
system.l26.overall_hits::total                    598                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           27                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          523                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  550                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data           75                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                 75                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           27                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          598                       # number of demand (read+write) misses
system.l26.demand_misses::total                   625                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           27                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          598                       # number of overall misses
system.l26.overall_misses::total                  625                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     33823736                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    294747740                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      328571476                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data     33575942                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total     33575942                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     33823736                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    328323682                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       362147418                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     33823736                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    328323682                       # number of overall miss cycles
system.l26.overall_miss_latency::total      362147418                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           28                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         1118                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               1146                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          597                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              597                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           77                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               77                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           28                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         1195                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                1223                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           28                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         1195                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               1223                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.467800                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.479930                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.974026                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.974026                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.500418                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.511038                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.500418                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.511038                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1252730.962963                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 563571.204589                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 597402.683636                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data 447679.226667                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total 447679.226667                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1252730.962963                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 549036.257525                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 579435.868800                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1252730.962963                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 549036.257525                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 579435.868800                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 326                       # number of writebacks
system.l26.writebacks::total                      326                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          523                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             550                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data           75                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total            75                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          598                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              625                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          598                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             625                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     31885026                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    257178442                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    289063468                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data     28186246                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total     28186246                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     31885026                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    285364688                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    317249714                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     31885026                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    285364688                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    317249714                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.467800                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.479930                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.974026                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.974026                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.500418                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.511038                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.500418                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.511038                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1180926.888889                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 491736.982792                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 525569.941818                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 375816.613333                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total 375816.613333                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1180926.888889                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 477198.474916                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 507599.542400                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1180926.888889                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 477198.474916                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 507599.542400                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           174                       # number of replacements
system.l27.tagsinuse                      4095.336665                       # Cycle average of tags in use
system.l27.total_refs                          291212                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4270                       # Sample count of references to valid blocks.
system.l27.avg_refs                         68.199532                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          203.832609                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    13.820095                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    88.406646                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3789.277316                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.049764                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003374                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.021584                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.925117                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999838                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          448                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    448                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             244                       # number of Writeback hits
system.l27.Writeback_hits::total                  244                       # number of Writeback hits
system.l27.demand_hits::switch_cpus7.data          448                       # number of demand (read+write) hits
system.l27.demand_hits::total                     448                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          448                       # number of overall hits
system.l27.overall_hits::total                    448                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          159                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  173                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          160                       # number of demand (read+write) misses
system.l27.demand_misses::total                   174                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          160                       # number of overall misses
system.l27.overall_misses::total                  174                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      6048449                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     77288914                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       83337363                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       385010                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       385010                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      6048449                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     77673924                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        83722373                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      6048449                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     77673924                       # number of overall miss cycles
system.l27.overall_miss_latency::total       83722373                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           14                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          607                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                621                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          244                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              244                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            1                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           14                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          608                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 622                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           14                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          608                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                622                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.261944                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.278583                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.263158                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.279743                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.263158                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.279743                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 432032.071429                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 486093.798742                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 481718.861272                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       385010                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       385010                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 432032.071429                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 485462.025000                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 481163.063218                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 432032.071429                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 485462.025000                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 481163.063218                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 115                       # number of writebacks
system.l27.writebacks::total                      115                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          159                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             173                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          160                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              174                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          160                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             174                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      5043249                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     65864053                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     70907302                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       313210                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       313210                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      5043249                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     66177263                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     71220512                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      5043249                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     66177263                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     71220512                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.261944                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.278583                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data            1                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.263158                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.279743                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.263158                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.279743                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 360232.071429                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 414239.327044                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 409868.797688                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       313210                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       313210                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 360232.071429                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 413607.893750                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 409313.287356                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 360232.071429                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 413607.893750                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 409313.287356                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               541.151656                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750172764                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1361475.070780                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.417322                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.734334                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023105                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844126                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.867230                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       140567                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         140567                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       140567                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          140567                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       140567                       # number of overall hits
system.cpu0.icache.overall_hits::total         140567                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.cpu0.icache.overall_misses::total           35                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     16797924                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     16797924                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     16797924                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     16797924                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     16797924                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     16797924                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       140602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       140602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       140602                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       140602                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       140602                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       140602                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 479940.685714                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 479940.685714                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 479940.685714                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 479940.685714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 479940.685714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 479940.685714                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     13583937                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13583937                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     13583937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13583937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     13583937                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13583937                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000171                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000171                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 565997.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 565997.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 565997.375000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 565997.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 565997.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 565997.375000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   642                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171131164                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   898                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              190569.224944                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   155.056827                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   100.943173                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.605691                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.394309                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       201490                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         201490                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        40673                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         40673                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           99                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           98                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       242163                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          242163                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       242163                       # number of overall hits
system.cpu0.dcache.overall_hits::total         242163                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2195                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2195                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           11                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2206                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2206                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2206                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2206                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    531210094                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    531210094                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       940115                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       940115                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    532150209                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    532150209                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    532150209                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    532150209                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       203685                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       203685                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       244369                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       244369                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       244369                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       244369                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010776                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010776                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000270                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000270                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009027                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009027                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009027                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009027                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 242009.154442                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 242009.154442                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data        85465                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total        85465                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 241228.562557                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 241228.562557                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 241228.562557                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 241228.562557                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu0.dcache.writebacks::total               89                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1556                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1556                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1564                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1564                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          639                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          639                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          642                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          642                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    120341604                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    120341604                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    120533904                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    120533904                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    120533904                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    120533904                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002627                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002627                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 188328.018779                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 188328.018779                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 187747.514019                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 187747.514019                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 187747.514019                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 187747.514019                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               568.839917                       # Cycle average of tags in use
system.cpu1.icache.total_refs               868084150                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   571                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1520287.478109                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    26.794402                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   542.045515                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.042940                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.868663                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.911602                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       136192                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         136192                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       136192                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          136192                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       136192                       # number of overall hits
system.cpu1.icache.overall_hits::total         136192                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.cpu1.icache.overall_misses::total           44                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     30209583                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     30209583                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     30209583                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     30209583                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     30209583                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     30209583                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       136236                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       136236                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       136236                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       136236                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       136236                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       136236                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000323                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000323                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000323                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000323                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000323                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000323                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 686581.431818                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 686581.431818                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 686581.431818                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 686581.431818                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 686581.431818                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 686581.431818                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           28                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           28                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           28                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     20729481                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     20729481                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     20729481                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     20729481                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     20729481                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     20729481                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000206                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000206                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000206                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000206                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 740338.607143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 740338.607143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 740338.607143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 740338.607143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 740338.607143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 740338.607143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   929                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               332273989                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1185                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              280399.990717                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   106.338530                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   149.661470                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.415385                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.584615                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       348140                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         348140                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       189807                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        189807                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           96                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           96                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           94                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       537947                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          537947                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       537947                       # number of overall hits
system.cpu1.dcache.overall_hits::total         537947                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3320                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3320                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           10                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         3330                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          3330                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         3330                       # number of overall misses
system.cpu1.dcache.overall_misses::total         3330                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    816491236                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    816491236                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data       751092                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total       751092                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    817242328                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    817242328                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    817242328                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    817242328                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       351460                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       351460                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       189817                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       189817                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       541277                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       541277                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       541277                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       541277                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009446                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009446                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000053                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000053                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006152                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006152                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006152                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006152                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 245931.095181                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 245931.095181                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 75109.200000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75109.200000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 245418.116517                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 245418.116517                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 245418.116517                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 245418.116517                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          242                       # number of writebacks
system.cpu1.dcache.writebacks::total              242                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         2394                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2394                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         2401                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         2401                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         2401                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         2401                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          926                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          926                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          929                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          929                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          929                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          929                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    209791884                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    209791884                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       197437                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       197437                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    209989321                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    209989321                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    209989321                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    209989321                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002635                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002635                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001716                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001716                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001716                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001716                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 226557.110151                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 226557.110151                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65812.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65812.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 226038.020452                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 226038.020452                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 226038.020452                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 226038.020452                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               568.847631                       # Cycle average of tags in use
system.cpu2.icache.total_refs               868084292                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   571                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1520287.726795                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    26.802596                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   542.045034                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.042953                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.868662                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.911615                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       136334                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         136334                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       136334                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          136334                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       136334                       # number of overall hits
system.cpu2.icache.overall_hits::total         136334                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           45                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           45                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           45                       # number of overall misses
system.cpu2.icache.overall_misses::total           45                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     38900825                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     38900825                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     38900825                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     38900825                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     38900825                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     38900825                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       136379                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       136379                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       136379                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       136379                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       136379                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       136379                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000330                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000330                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000330                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000330                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000330                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000330                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 864462.777778                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 864462.777778                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 864462.777778                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 864462.777778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 864462.777778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 864462.777778                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           17                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     25794715                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     25794715                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     25794715                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     25794715                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     25794715                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     25794715                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 921239.821429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 921239.821429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 921239.821429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 921239.821429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 921239.821429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 921239.821429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   931                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               332274178                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1187                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              279927.698399                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   106.390592                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   149.609408                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.415588                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.584412                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       348205                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         348205                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       189931                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        189931                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           96                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           96                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           94                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       538136                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          538136                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       538136                       # number of overall hits
system.cpu2.dcache.overall_hits::total         538136                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         3317                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         3317                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           10                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         3327                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          3327                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         3327                       # number of overall misses
system.cpu2.dcache.overall_misses::total         3327                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    825585422                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    825585422                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       747722                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       747722                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    826333144                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    826333144                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    826333144                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    826333144                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       351522                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       351522                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       189941                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       189941                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       541463                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       541463                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       541463                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       541463                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009436                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009436                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000053                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000053                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006144                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006144                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006144                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006144                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 248895.213144                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 248895.213144                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 74772.200000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 74772.200000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 248371.849714                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 248371.849714                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 248371.849714                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 248371.849714                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          242                       # number of writebacks
system.cpu2.dcache.writebacks::total              242                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         2389                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         2389                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            7                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         2396                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         2396                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         2396                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         2396                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          928                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          928                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          931                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          931                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          931                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          931                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    212868212                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    212868212                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       196500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       196500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    213064712                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    213064712                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    213064712                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    213064712                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002640                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002640                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001719                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001719                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001719                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001719                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 229383.849138                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 229383.849138                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        65500                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        65500                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 228855.759398                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 228855.759398                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 228855.759398                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 228855.759398                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               491.138260                       # Cycle average of tags in use
system.cpu3.icache.total_refs               844473693                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1682218.511952                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.138260                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025863                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.787081                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       142921                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         142921                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       142921                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          142921                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       142921                       # number of overall hits
system.cpu3.icache.overall_hits::total         142921                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.cpu3.icache.overall_misses::total           35                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     32311548                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     32311548                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     32311548                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     32311548                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     32311548                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     32311548                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       142956                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       142956                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       142956                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       142956                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       142956                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       142956                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000245                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000245                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000245                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000245                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000245                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000245                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 923187.085714                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 923187.085714                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 923187.085714                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 923187.085714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 923187.085714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 923187.085714                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     28094720                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     28094720                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     28094720                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     28094720                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     28094720                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     28094720                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000189                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000189                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000189                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000189                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1040545.185185                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1040545.185185                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1040545.185185                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1040545.185185                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1040545.185185                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1040545.185185                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   503                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               127664216                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   759                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              168200.548090                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   155.413521                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   100.586479                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.607084                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.392916                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        97125                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          97125                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        80983                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         80983                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          197                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          197                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          196                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       178108                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          178108                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       178108                       # number of overall hits
system.cpu3.dcache.overall_hits::total         178108                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1592                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1592                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           14                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1606                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1606                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1606                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1606                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    333799451                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    333799451                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1162983                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1162983                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    334962434                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    334962434                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    334962434                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    334962434                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        98717                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        98717                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        80997                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        80997                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       179714                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       179714                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       179714                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       179714                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016127                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016127                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000173                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000173                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008936                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008936                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008936                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008936                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 209673.021985                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 209673.021985                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 83070.214286                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 83070.214286                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 208569.386052                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 208569.386052                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 208569.386052                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 208569.386052                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          129                       # number of writebacks
system.cpu3.dcache.writebacks::total              129                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1092                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1092                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1103                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1103                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1103                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1103                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          500                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          500                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          503                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          503                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          503                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          503                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     82035521                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     82035521                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     82227821                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     82227821                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     82227821                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     82227821                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005065                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005065                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002799                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002799                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002799                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002799                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 164071.042000                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 164071.042000                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 163474.793241                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 163474.793241                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 163474.793241                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 163474.793241                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               568.836606                       # Cycle average of tags in use
system.cpu4.icache.total_refs               868084443                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   571                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1520287.991243                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    26.790884                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   542.045723                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.042934                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.868663                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.911597                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       136485                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         136485                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       136485                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          136485                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       136485                       # number of overall hits
system.cpu4.icache.overall_hits::total         136485                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           45                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           45                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           45                       # number of overall misses
system.cpu4.icache.overall_misses::total           45                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     33649848                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     33649848                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     33649848                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     33649848                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     33649848                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     33649848                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       136530                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       136530                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       136530                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       136530                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       136530                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       136530                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000330                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000330                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000330                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000330                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000330                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000330                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 747774.400000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 747774.400000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 747774.400000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 747774.400000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 747774.400000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 747774.400000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           17                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           17                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     23101233                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     23101233                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     23101233                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     23101233                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     23101233                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     23101233                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 825044.035714                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 825044.035714                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 825044.035714                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 825044.035714                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 825044.035714                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 825044.035714                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   932                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               332274391                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1188                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              279692.248316                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   106.351891                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   149.648109                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.415437                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.584563                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       348265                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         348265                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       190086                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        190086                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           94                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           94                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           94                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       538351                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          538351                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       538351                       # number of overall hits
system.cpu4.dcache.overall_hits::total         538351                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         3334                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         3334                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           10                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         3344                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          3344                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         3344                       # number of overall misses
system.cpu4.dcache.overall_misses::total         3344                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    821774902                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    821774902                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data       718965                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       718965                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    822493867                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    822493867                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    822493867                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    822493867                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       351599                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       351599                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       190096                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       190096                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       541695                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       541695                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       541695                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       541695                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009482                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009482                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000053                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000053                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.006173                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.006173                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.006173                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.006173                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 246483.173965                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 246483.173965                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 71896.500000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 71896.500000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 245961.084629                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 245961.084629                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 245961.084629                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 245961.084629                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          244                       # number of writebacks
system.cpu4.dcache.writebacks::total              244                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         2405                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         2405                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data            7                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         2412                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         2412                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         2412                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         2412                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          929                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          929                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          932                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          932                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          932                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          932                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    216548770                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    216548770                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       202490                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       202490                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    216751260                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    216751260                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    216751260                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    216751260                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002642                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002642                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001721                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001721                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001721                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001721                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 233098.783638                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 233098.783638                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 67496.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 67496.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 232565.729614                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 232565.729614                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 232565.729614                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 232565.729614                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               541.399856                       # Cycle average of tags in use
system.cpu5.icache.total_refs               750172890                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   552                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1359008.858696                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    14.664087                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   526.735769                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.023500                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.844128                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.867628                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       140693                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         140693                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       140693                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          140693                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       140693                       # number of overall hits
system.cpu5.icache.overall_hits::total         140693                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.cpu5.icache.overall_misses::total           35                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     26641393                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     26641393                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     26641393                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     26641393                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     26641393                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     26641393                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       140728                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       140728                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       140728                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       140728                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       140728                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       140728                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000249                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000249                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 761182.657143                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 761182.657143                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 761182.657143                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 761182.657143                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 761182.657143                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 761182.657143                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           25                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           25                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           25                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     22387579                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     22387579                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     22387579                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     22387579                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     22387579                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     22387579                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000178                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000178                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000178                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000178                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 895503.160000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 895503.160000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 895503.160000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 895503.160000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 895503.160000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 895503.160000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   641                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               171131285                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   897                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              190781.811594                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   154.967007                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   101.032993                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.605340                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.394660                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       201567                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         201567                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        40717                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         40717                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           99                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           98                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       242284                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          242284                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       242284                       # number of overall hits
system.cpu5.dcache.overall_hits::total         242284                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2196                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2196                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           15                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2211                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2211                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2211                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2211                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    539248339                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    539248339                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1215133                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1215133                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    540463472                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    540463472                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    540463472                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    540463472                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       203763                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       203763                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        40732                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        40732                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       244495                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       244495                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       244495                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       244495                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010777                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010777                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000368                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000368                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.009043                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.009043                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.009043                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.009043                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 245559.352914                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 245559.352914                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 81008.866667                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 81008.866667                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 244442.999548                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 244442.999548                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 244442.999548                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 244442.999548                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu5.dcache.writebacks::total               89                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1558                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1558                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           12                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1570                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1570                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1570                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1570                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          638                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          638                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          641                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          641                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          641                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          641                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    121736418                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    121736418                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    121928718                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    121928718                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    121928718                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    121928718                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003131                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003131                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002622                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002622                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002622                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002622                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 190809.432602                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 190809.432602                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 190216.408736                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 190216.408736                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 190216.408736                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 190216.408736                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               516.668919                       # Cycle average of tags in use
system.cpu6.icache.total_refs               849083868                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1639158.046332                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    26.668919                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.042739                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.827995                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       123420                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         123420                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       123420                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          123420                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       123420                       # number of overall hits
system.cpu6.icache.overall_hits::total         123420                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.cpu6.icache.overall_misses::total           41                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     43883552                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     43883552                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     43883552                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     43883552                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     43883552                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     43883552                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       123461                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       123461                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       123461                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       123461                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       123461                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       123461                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000332                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000332                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000332                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000332                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000332                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000332                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1070330.536585                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1070330.536585                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1070330.536585                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1070330.536585                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1070330.536585                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1070330.536585                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     34114668                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     34114668                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     34114668                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     34114668                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     34114668                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     34114668                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000227                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000227                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000227                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000227                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000227                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000227                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst      1218381                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total      1218381                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst      1218381                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total      1218381                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst      1218381                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total      1218381                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  1195                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               141308961                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1451                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              97387.292212                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   199.139767                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    56.860233                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.777890                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.222110                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        93636                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          93636                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        75405                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         75405                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          196                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          196                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          153                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          153                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       169041                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          169041                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       169041                       # number of overall hits
system.cpu6.dcache.overall_hits::total         169041                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2763                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2763                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          614                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          614                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         3377                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          3377                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         3377                       # number of overall misses
system.cpu6.dcache.overall_misses::total         3377                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    896275017                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    896275017                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    284940971                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    284940971                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1181215988                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1181215988                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1181215988                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1181215988                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        96399                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        96399                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        76019                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        76019                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       172418                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       172418                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       172418                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       172418                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.028662                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.028662                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.008077                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.008077                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.019586                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.019586                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.019586                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.019586                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 324384.732899                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 324384.732899                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 464073.242671                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 464073.242671                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 349782.643767                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 349782.643767                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 349782.643767                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 349782.643767                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          597                       # number of writebacks
system.cpu6.dcache.writebacks::total              597                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1645                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1645                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          537                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          537                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         2182                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2182                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         2182                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2182                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         1118                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         1118                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           77                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           77                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         1195                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         1195                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         1195                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         1195                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    339078818                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    339078818                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     34326642                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     34326642                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    373405460                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    373405460                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    373405460                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    373405460                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.011598                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.011598                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.001013                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.001013                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.006931                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006931                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.006931                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006931                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 303290.534884                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 303290.534884                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 445800.545455                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 445800.545455                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 312473.188285                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 312473.188285                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 312473.188285                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 312473.188285                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               495.819289                       # Cycle average of tags in use
system.cpu7.icache.total_refs               845324778                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1704283.826613                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.819289                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.022146                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.794582                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       139750                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         139750                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       139750                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          139750                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       139750                       # number of overall hits
system.cpu7.icache.overall_hits::total         139750                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           18                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           18                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           18                       # number of overall misses
system.cpu7.icache.overall_misses::total           18                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7689093                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7689093                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7689093                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7689093                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7689093                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7689093                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       139768                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       139768                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       139768                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       139768                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       139768                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       139768                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000129                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000129                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000129                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000129                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000129                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000129                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 427171.833333                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 427171.833333                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 427171.833333                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 427171.833333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 427171.833333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 427171.833333                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            4                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            4                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            4                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6165290                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6165290                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6165290                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6165290                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6165290                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6165290                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 440377.857143                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 440377.857143                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 440377.857143                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 440377.857143                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 440377.857143                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 440377.857143                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   608                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               132975767                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   864                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              153907.137731                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   176.368024                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    79.631976                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.688938                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.311062                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        96040                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          96040                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        81104                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         81104                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          196                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          196                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          186                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       177144                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          177144                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       177144                       # number of overall hits
system.cpu7.dcache.overall_hits::total         177144                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2083                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2083                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          133                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          133                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2216                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2216                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2216                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2216                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    496560003                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    496560003                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     69483798                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     69483798                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    566043801                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    566043801                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    566043801                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    566043801                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        98123                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        98123                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        81237                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        81237                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       179360                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       179360                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       179360                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       179360                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021228                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021228                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.001637                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.001637                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012355                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012355                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012355                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012355                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 238386.943351                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 238386.943351                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 522434.571429                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 522434.571429                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 255434.928249                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 255434.928249                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 255434.928249                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 255434.928249                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets      1138794                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets       379598                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          244                       # number of writebacks
system.cpu7.dcache.writebacks::total              244                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1476                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1476                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          132                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          132                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1608                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1608                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1608                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1608                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          607                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          607                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            1                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          608                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          608                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          608                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          608                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    107927263                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    107927263                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       393310                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       393310                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    108320573                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    108320573                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    108320573                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    108320573                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006186                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006186                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003390                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003390                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003390                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003390                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 177804.387150                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 177804.387150                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data       393310                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total       393310                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 178158.837171                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 178158.837171                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 178158.837171                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 178158.837171                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
