Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver cpu 1.13.a for instance microblaze_0
microblaze_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
bram_block_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Assigned Driver bram 3.01.a for instance xps_bram_if_cntlr_0
xps_bram_if_cntlr_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: xps_bram_if_cntlr, INSTANCE: xps_bram_if_cntlr_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_bram_if_cntlr, INSTANCE: xps_bram_if_cntlr_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_bram_if_cntlr, INSTANCE: xps_bram_if_cntlr_0, PARAMETER: C_SPLB_NATIVE_DWIDTH - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance plb_v46_0
plb_v46_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver uartlite 2.00.a for instance xps_uartlite_0
xps_uartlite_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: xps_uartlite, INSTANCE: xps_uartlite_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_uartlite, INSTANCE: xps_uartlite_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver gpio 3.00.a for instance xps_gpio_0
xps_gpio_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver gpio 3.00.a for instance xps_gpio_0
xps_gpio_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 17 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 17 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 39 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 17 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 17 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 30 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 17 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 30 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Make instance plb_v46_0 port PLB_Clk external with net as port name
Instance plb_v46_0 port PLB_Clk connector undefined, using plb_v46_0_PLB_Clk
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 17 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 30 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Make instance plb_v46_0 port SYS_Rst external with net as port name
Instance plb_v46_0 port SYS_Rst connector undefined, using plb_v46_0_SYS_Rst
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 17 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 30 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 17 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 30 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Make instance leds port GPIO_IO external with net as port name
Instance leds port GPIO_IO connector undefined, using leds_GPIO_IO
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 17 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 30 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Make instance switches port GPIO_IO external with net as port name
Instance switches port GPIO_IO connector undefined, using switches_GPIO_IO
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 17 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 30 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Make instance xps_uartlite_0 port RX external with net as port name
Instance xps_uartlite_0 port RX connector undefined, using xps_uartlite_0_RX
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 17 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 30 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Make instance xps_uartlite_0 port TX external with net as port name
Instance xps_uartlite_0 port TX connector undefined, using xps_uartlite_0_TX
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 17 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 30 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 39 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\hlocal\otro\system1.mhs line 47 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Address Map for Processor microblaze_0
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches	plb_v46_0
  (0x81420000-0x8142ffff) leds	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Sun Oct 25 12:28:01 2020
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/hlocal/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches	plb_v46_0
  (0x81420000-0x8142ffff) leds	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - C:\hlocal\otro\system1.mhs line 21 -
elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\hlocal\otro\system1.mhs line 13 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:bram_block_0 - C:\hlocal\otro\system1.mhs line 21 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_bram_if_cntlr_0 - C:\hlocal\otro\system1.mhs line 27 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:plb_v46_0 - C:\hlocal\otro\system1.mhs line 37 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_uartlite_0 - C:\hlocal\otro\system1.mhs line 44 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds - C:\hlocal\otro\system1.mhs line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:switches - C:\hlocal\otro\system1.mhs line 66 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system1_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\hlocal\otro\system1.mhs line 13 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc3s1000ft256-5 -intstyle silent -i -sd .. system1_microblaze_0_wrapper.ngc
../system1_microblaze_0_wrapper

Reading NGO file
"C:/hlocal/otro/implementation/microblaze_0_wrapper/system1_microblaze_0_wrapper
.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system1_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system1_microblaze_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...

Total run time: 770.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system1_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile C:/Xilinx/14.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/hlocal/otro/implementation 

Using Flow File: C:/hlocal/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/hlocal/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/hlocal/otro/implementation/system1.ngc" -uc system1.ucf system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/hlocal/otro/implementation/system1.ngc -uc system1.ucf system1.ngd

Reading NGO file "C:/hlocal/otro/implementation/system1.ngc" ...
Loading design module
"C:/hlocal/otro/implementation/system1_microblaze_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_bram_block_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_xps_bram_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_plb_v46_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_xps_uartlite_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_leds_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_switches_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <NET PLB_Clk LOC=P8;> [system1.ucf(58)]:
   NET "PLB_Clk" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET PLB_Clk LOC=P8;> [system1.ucf(58)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET "PLB_Clk" FLOAT;> [system1.ucf(59)]:
   NET "PLB_Clk" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET SYS_Rst LOC=K4;> [system1.ucf(61)]:
   NET "SYS_Rst" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET SYS_Rst LOC=K4;> [system1.ucf(61)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET "SYS_Rst" FLOAT;> [system1.ucf(62)]:
   NET "SYS_Rst" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET RX LOC=G5;> [system1.ucf(64)]: NET
   "RX" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET RX LOC=G5;> [system1.ucf(64)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET "RX" FLOAT;> [system1.ucf(65)]: NET
   "RX" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET TX LOC=J2;> [system1.ucf(66)]: NET
   "TX" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET TX LOC=J2;> [system1.ucf(66)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET "TX" FLOAT;> [system1.ucf(67)]: NET
   "TX" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     8
  Number of warnings:   9

Total REAL time to NGDBUILD completion:  43 sec
Total CPU time to NGDBUILD completion:   37 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system1.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system1_routed] Error 1
Done!
Make instance xps_uartlite_0 port RX external with net as port name
Instance xps_uartlite_0 port RX connector undefined, using xps_uartlite_0_RX

********************************************************************************
At Local date and time: Sun Oct 25 12:54:31 2020
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/hlocal/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches	plb_v46_0
  (0x81420000-0x8142ffff) leds	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\hlocal\otro\system1.mhs line 13 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 - C:\hlocal\otro\system1.mhs line 21 -
Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\hlocal\otro\system1.mhs line 27 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\hlocal\otro\system1.mhs line 37 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 - C:\hlocal\otro\system1.mhs line 44
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds - C:\hlocal\otro\system1.mhs line 56 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:switches - C:\hlocal\otro\system1.mhs line 66 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - C:\hlocal\otro\system1.mhs line 21 -
elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...

Total run time: 17.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system1_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/hlocal/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/hlocal/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/hlocal/otro/implementation/system1.ngc" -uc system1.ucf system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/hlocal/otro/implementation/system1.ngc -uc system1.ucf system1.ngd

Reading NGO file "C:/hlocal/otro/implementation/system1.ngc" ...
Loading design module
"C:/hlocal/otro/implementation/system1_microblaze_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_bram_block_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_xps_bram_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_plb_v46_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_xps_uartlite_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_leds_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_switches_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system1.ngd" ...
Total REAL time to NGDBUILD completion:  41 sec
Total CPU time to NGDBUILD completion:   36 sec

Writing NGDBUILD log file "system1.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system1_map.ncd -pr b -ol high -timing -detail system1.ngd system1.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system1_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 22 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:52694024) REAL time: 27 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:52694024) REAL time: 27 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:52694024) REAL time: 27 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:2841f10c) REAL time: 29 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:2841f10c) REAL time: 29 secs 

Phase 6.4  Local Placement Optimization
...............................................
Phase 6.4  Local Placement Optimization (Checksum:2841f10c) REAL time: 32 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:2841f10c) REAL time: 32 secs 

Phase 8.8  Global Placement
.......................................................
.......................
........................................................
Phase 8.8  Global Placement (Checksum:cc7ccf3e) REAL time: 41 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:cc7ccf3e) REAL time: 41 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:cc7ccf3e) REAL time: 41 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:b2eea81e) REAL time: 1 mins 35 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:b2eea81e) REAL time: 1 mins 35 secs 

Total REAL time to Placer completion: 1 mins 35 secs 
Total CPU  time to Placer completion: 1 mins 2 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,172 out of  15,360    7
  Number of 4 input LUTs:             2,230 out of  15,360   14
Logic Distribution:
  Number of occupied Slices:          1,425 out of   7,680   18
    Number of Slices containing only related logic:   1,425 out of   1,425 100
    Number of Slices containing unrelated logic:          0 out of   1,425   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,271 out of  15,360   14
    Number used as logic:             1,746
    Number used as a route-thru:         41
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     100

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 20 out of     173   11
    IOB Flip Flops:                      20
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     1 out of       8   12

Average Fanout of Non-Clock Nets:                4.07

Peak Memory Usage:  4498 MB
Total REAL time to MAP completion:  1 mins 40 secs 
Total CPU time to MAP completion:   1 mins 5 secs 

Mapping completed.
See MAP report file "system1_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system1_map.ncd system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system1.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        1 out of 8      12
   Number of External IOBs                  20 out of 173    11
      Number of LOCed IOBs                  20 out of 20    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1425 out of 7680   18
      Number of SLICEMs                    252 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 16 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 12589 unrouted;      REAL time: 19 secs 

Phase  2  : 11024 unrouted;      REAL time: 21 secs 

Phase  3  : 3902 unrouted;      REAL time: 24 secs 

Phase  4  : 4112 unrouted; (Par is working to improve performance)     REAL time: 33 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 52 secs 

Updating file: system1.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 55 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 55 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 56 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 57 secs 

Total REAL time to Router completion: 1 mins 57 secs 
Total CPU time to Router completion: 1 mins 32 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_v46_0_PLB_Clk_pi |              |      |      |            |             |
|             n_BUFGP |      BUFGMUX3| No   | 1233 |  0.431     |  1.042      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net plb | SETUP       |         N/A|    10.687ns|     N/A|           0
  _v46_0_PLB_Clk_pin_BUFGP                  | HOLD        |     0.631ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 
Total CPU time to PAR completion: 1 mins 33 secs 

Peak Memory Usage:  4452 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system1.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system1.twx system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system1.twx
system1.ncd system1.pcf


Design file:              system1.ncd
Physical constraint file: system1.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Sun Oct 25 13:03:07 2020
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 5 secs 


xflow done!
touch __xps/system1_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system1.par
Analyzing implementation/system1.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system1 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system1.pcf.

Sun Oct 25 13:03:16 2020

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system1.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sun Oct 25 13:07:54 2020
 make -f system1.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system1.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system1.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system1.xmp -report SDK\SDK_Export\hw/system1.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing leds.jpg.....
Rasterizing switches.jpg.....
Rasterizing system1_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Sun Oct 25 13:08:47 2020
 xsdk.exe -hwspec C:\hlocal\otro\SDK\SDK_Export\hw\system1.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\hlocal\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\hlocal\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	C:\hlocal\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\hlocal\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Mon Oct 26 21:45:56 2020
 make -f system1.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Mon Oct 26 21:45:56 2020
 xsdk.exe -hwspec C:\hlocal\otro\SDK\SDK_Export\hw\system1.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Mon Oct 26 21:50:31 2020
 make -f system1.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Mon Oct 26 21:57:56 2020
 make -f system1.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Mon Oct 26 21:58:14 2020
 make -f system1.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Mon Oct 26 21:58:14 2020
 xsdk.exe -hwspec C:\hlocal\otro\SDK\SDK_Export\hw\system1.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Save project successfully
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches	plb_v46_0
  (0x81420000-0x8142ffff) leds	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
Generated Addresses Successfully
Save project successfully

********************************************************************************
At Local date and time: Mon Oct 26 22:07:00 2020
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/hlocal/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches	plb_v46_0
  (0x81420000-0x8142ffff) leds	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\hlocal\otro\system1.mhs line 13 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 - C:\hlocal\otro\system1.mhs line 21 -
Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\hlocal\otro\system1.mhs line 27 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\hlocal\otro\system1.mhs line 37 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 - C:\hlocal\otro\system1.mhs line 44
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds - C:\hlocal\otro\system1.mhs line 56 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:switches - C:\hlocal\otro\system1.mhs line 66 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - C:\hlocal\otro\system1.mhs line 21 -
elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...

Total run time: 18.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system1_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/hlocal/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/hlocal/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/hlocal/otro/implementation/system1.ngc" -uc system1.ucf system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/hlocal/otro/implementation/system1.ngc -uc system1.ucf system1.ngd

Reading NGO file "C:/hlocal/otro/implementation/system1.ngc" ...
Loading design module
"C:/hlocal/otro/implementation/system1_microblaze_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_bram_block_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_xps_bram_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_plb_v46_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_xps_uartlite_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_leds_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_switches_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system1.ngd" ...
Total REAL time to NGDBUILD completion:  47 sec
Total CPU time to NGDBUILD completion:   37 sec

Writing NGDBUILD log file "system1.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system1_map.ncd -pr b -ol high -timing -detail system1.ngd system1.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system1_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 18 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:52694024) REAL time: 21 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:52694024) REAL time: 21 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:52694024) REAL time: 21 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:2841f10c) REAL time: 22 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:2841f10c) REAL time: 22 secs 

Phase 6.4  Local Placement Optimization
..............................
Phase 6.4  Local Placement Optimization (Checksum:2841f10c) REAL time: 27 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:2841f10c) REAL time: 28 secs 

Phase 8.8  Global Placement
............................................................................................................
..........................
.......................................................................................................................................................
..........................
Phase 8.8  Global Placement (Checksum:819cb3be) REAL time: 43 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:819cb3be) REAL time: 43 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:819cb3be) REAL time: 43 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:6ae82df5) REAL time: 1 mins 18 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:6ae82df5) REAL time: 1 mins 18 secs 

Total REAL time to Placer completion: 1 mins 18 secs 
Total CPU  time to Placer completion: 54 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,172 out of  15,360    7
  Number of 4 input LUTs:             2,230 out of  15,360   14
Logic Distribution:
  Number of occupied Slices:          1,515 out of   7,680   19
    Number of Slices containing only related logic:   1,515 out of   1,515 100
    Number of Slices containing unrelated logic:          0 out of   1,515   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,271 out of  15,360   14
    Number used as logic:             1,746
    Number used as a route-thru:         41
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     100

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 20 out of     173   11
    IOB Flip Flops:                      20
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     1 out of       8   12

Average Fanout of Non-Clock Nets:                4.07

Peak Memory Usage:  4497 MB
Total REAL time to MAP completion:  1 mins 21 secs 
Total CPU time to MAP completion:   56 secs 

Mapping completed.
See MAP report file "system1_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system1_map.ncd system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system1.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        1 out of 8      12
   Number of External IOBs                  20 out of 173    11
      Number of LOCed IOBs                  20 out of 20    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1515 out of 7680   19
      Number of SLICEMs                    252 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 15 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 12672 unrouted;      REAL time: 17 secs 

Phase  2  : 11069 unrouted;      REAL time: 18 secs 

Phase  3  : 3573 unrouted;      REAL time: 23 secs 

Phase  4  : 3801 unrouted; (Par is working to improve performance)     REAL time: 34 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 54 secs 

Updating file: system1.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 57 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 3 mins 13 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 3 mins 15 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 3 mins 15 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 3 mins 17 secs 

Total REAL time to Router completion: 3 mins 17 secs 
Total CPU time to Router completion: 1 mins 41 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_v46_0_PLB_Clk_pi |              |      |      |            |             |
|             n_BUFGP |      BUFGMUX3| No   | 1265 |  0.408     |  1.019      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net plb | SETUP       |         N/A|    10.088ns|     N/A|           0
  _v46_0_PLB_Clk_pin_BUFGP                  | HOLD        |     0.553ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 3 mins 19 secs 
Total CPU time to PAR completion: 1 mins 42 secs 

Peak Memory Usage:  4451 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system1.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system1.twx system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system1.twx
system1.ncd system1.pcf


Design file:              system1.ncd
Physical constraint file: system1.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Mon Oct 26 22:16:29 2020
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 6 secs 


xflow done!
touch __xps/system1_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system1.par
Analyzing implementation/system1.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system1 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system1.pcf.

Mon Oct 26 22:16:39 2020

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system1.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Oct 26 22:17:25 2020
 make -f system1.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system1.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system1.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system1.xmp -report SDK\SDK_Export\hw/system1.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing leds.jpg.....
Rasterizing switches.jpg.....
Rasterizing system1_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Mon Oct 26 22:17:55 2020
 xsdk.exe -hwspec C:\hlocal\otro\SDK\SDK_Export\hw\system1.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches	plb_v46_0
  (0x81420000-0x8142ffff) leds	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
Generated Addresses Successfully
Save project successfully

********************************************************************************
At Local date and time: Mon Oct 26 22:23:42 2020
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/hlocal/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches	plb_v46_0
  (0x81420000-0x8142ffff) leds	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\hlocal\otro\system1.mhs line 14 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 - C:\hlocal\otro\system1.mhs line 22 -
Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\hlocal\otro\system1.mhs line 28 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\hlocal\otro\system1.mhs line 38 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 - C:\hlocal\otro\system1.mhs line 45
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds - C:\hlocal\otro\system1.mhs line 57 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:switches - C:\hlocal\otro\system1.mhs line 67 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - C:\hlocal\otro\system1.mhs line 22 -
elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...

Total run time: 19.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system1_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/hlocal/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/hlocal/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/hlocal/otro/implementation/system1.ngc" -uc system1.ucf system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/hlocal/otro/implementation/system1.ngc -uc system1.ucf system1.ngd

Reading NGO file "C:/hlocal/otro/implementation/system1.ngc" ...
Loading design module
"C:/hlocal/otro/implementation/system1_microblaze_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_bram_block_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_xps_bram_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_plb_v46_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_xps_uartlite_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_leds_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_switches_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system1.ngd" ...
Total REAL time to NGDBUILD completion:  43 sec
Total CPU time to NGDBUILD completion:   37 sec

Writing NGDBUILD log file "system1.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system1_map.ncd -pr b -ol high -timing -detail system1.ngd system1.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system1_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 16 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8fdb844f) REAL time: 19 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 21 IOs, 20 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:8fdb844f) REAL time: 19 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8fdb844f) REAL time: 19 secs 

Phase 4.2  Initial Clock and IO Placement
......
Phase 4.2  Initial Clock and IO Placement (Checksum:9a511eb7) REAL time: 20 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:9a511eb7) REAL time: 20 secs 

Phase 6.3  Local Placement Optimization
......
Phase 6.3  Local Placement Optimization (Checksum:9f712d39) REAL time: 20 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:9f712d39) REAL time: 20 secs 

Phase 8.4  Local Placement Optimization
.............................................
Phase 8.4  Local Placement Optimization (Checksum:9f712d39) REAL time: 25 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:9f712d39) REAL time: 25 secs 

Phase 10.8  Global Placement
...................................
.....................................
..............................................................
.......................................................................................................
..............................................................................................................
Phase 10.8  Global Placement (Checksum:47c07484) REAL time: 39 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:47c07484) REAL time: 39 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:47c07484) REAL time: 39 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:bf752010) REAL time: 1 mins 15 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:bf752010) REAL time: 1 mins 15 secs 

Total REAL time to Placer completion: 1 mins 16 secs 
Total CPU  time to Placer completion: 55 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,172 out of  15,360    7
  Number of 4 input LUTs:             2,230 out of  15,360   14
Logic Distribution:
  Number of occupied Slices:          1,577 out of   7,680   20
    Number of Slices containing only related logic:   1,577 out of   1,577 100
    Number of Slices containing unrelated logic:          0 out of   1,577   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,271 out of  15,360   14
    Number used as logic:             1,746
    Number used as a route-thru:         41
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     100

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 21 out of     173   12
    IOB Flip Flops:                      20
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     1 out of       8   12

Average Fanout of Non-Clock Nets:                4.07

Peak Memory Usage:  4497 MB
Total REAL time to MAP completion:  1 mins 19 secs 
Total CPU time to MAP completion:   57 secs 

Mapping completed.
See MAP report file "system1_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system1_map.ncd system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system1.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        1 out of 8      12
   Number of External IOBs                  21 out of 173    12
      Number of LOCed IOBs                  20 out of 21     95

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1577 out of 7680   20
      Number of SLICEMs                    252 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 15 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 12735 unrouted;      REAL time: 16 secs 

Phase  2  : 11107 unrouted;      REAL time: 18 secs 

Phase  3  : 3531 unrouted;      REAL time: 21 secs 

Phase  4  : 3798 unrouted; (Par is working to improve performance)     REAL time: 25 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 42 secs 

Updating file: system1.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 46 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 44 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 46 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 46 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 48 secs 

Total REAL time to Router completion: 1 mins 48 secs 
Total CPU time to Router completion: 1 mins 16 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_v46_0_PLB_Clk_pi |              |      |      |            |             |
|             n_BUFGP |      BUFGMUX3| No   | 1287 |  0.497     |  1.113      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net plb | SETUP       |         N/A|    10.076ns|     N/A|           0
  _v46_0_PLB_Clk_pin_BUFGP                  | HOLD        |     0.488ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 50 secs 
Total CPU time to PAR completion: 1 mins 17 secs 

Peak Memory Usage:  4451 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system1.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system1.twx system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system1.twx
system1.ncd system1.pcf


Design file:              system1.ncd
Physical constraint file: system1.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Mon Oct 26 22:31:33 2020
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 8 secs 


xflow done!
touch __xps/system1_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system1.par
Analyzing implementation/system1.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system1 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system1.pcf.

Mon Oct 26 22:31:42 2020

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system1.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Oct 26 22:32:37 2020
 make -f system1.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system1.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system1.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system1.xmp -report SDK\SDK_Export\hw/system1.html  -make_docs_local
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing leds.jpg.....
Rasterizing switches.jpg.....
Rasterizing system1_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Mon Oct 26 22:33:04 2020
 xsdk.exe -hwspec C:\hlocal\otro\SDK\SDK_Export\hw\system1.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\hlocal\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\hlocal\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\hlocal\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\hlocal\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches	plb_v46_0
  (0x81420000-0x8142ffff) leds	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
Generated Addresses Successfully
Save project successfully

********************************************************************************
At Local date and time: Tue Oct 27 13:31:52 2020
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/hlocal/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches	plb_v46_0
  (0x81420000-0x8142ffff) leds	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
WARNING:EDK:4181 - PORT: microblaze_0_MB_RESET_pin, CONNECTOR:
   net_microblaze_0_MB_RESET_pin - floating connection -
   C:\hlocal\otro\system1.mhs line 11 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\hlocal\otro\system1.mhs line 14 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 - C:\hlocal\otro\system1.mhs line 22 -
Copying cache implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\hlocal\otro\system1.mhs line 28 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\hlocal\otro\system1.mhs line 38 - Copying
cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 - C:\hlocal\otro\system1.mhs line 45
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds - C:\hlocal\otro\system1.mhs line 57 - Copying
cache implementation netlist
IPNAME:xps_gpio INSTANCE:switches - C:\hlocal\otro\system1.mhs line 67 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - C:\hlocal\otro\system1.mhs line 22 -
elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...

Total run time: 20.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system1_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/hlocal/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/hlocal/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/hlocal/otro/implementation/system1.ngc" -uc system1.ucf system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/hlocal/otro/implementation/system1.ngc -uc system1.ucf system1.ngd

Reading NGO file "C:/hlocal/otro/implementation/system1.ngc" ...
Loading design module
"C:/hlocal/otro/implementation/system1_microblaze_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_bram_block_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_xps_bram_if_cntlr_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_plb_v46_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_xps_uartlite_0_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_leds_wrapper.ngc"...
Loading design module
"C:/hlocal/otro/implementation/system1_switches_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system1.ngd" ...
Total REAL time to NGDBUILD completion:  52 sec
Total CPU time to NGDBUILD completion:   38 sec

Writing NGDBUILD log file "system1.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system1_map.ncd -pr b -ol high -timing -detail system1.ngd system1.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system1_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 24 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:52694024) REAL time: 29 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:52694024) REAL time: 29 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:52694024) REAL time: 29 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:2841f10c) REAL time: 30 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:2841f10c) REAL time: 30 secs 

Phase 6.4  Local Placement Optimization
..............................
Phase 6.4  Local Placement Optimization (Checksum:2841f10c) REAL time: 35 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:2841f10c) REAL time: 35 secs 

Phase 8.8  Global Placement
............................................................................................................
..........................
.......................................................................................................................................................
..........................
Phase 8.8  Global Placement (Checksum:819cb3be) REAL time: 49 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:819cb3be) REAL time: 49 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:819cb3be) REAL time: 50 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:6ae82df5) REAL time: 1 mins 15 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:6ae82df5) REAL time: 1 mins 16 secs 

Total REAL time to Placer completion: 1 mins 16 secs 
Total CPU  time to Placer completion: 50 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,172 out of  15,360    7
  Number of 4 input LUTs:             2,230 out of  15,360   14
Logic Distribution:
  Number of occupied Slices:          1,515 out of   7,680   19
    Number of Slices containing only related logic:   1,515 out of   1,515 100
    Number of Slices containing unrelated logic:          0 out of   1,515   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,271 out of  15,360   14
    Number used as logic:             1,746
    Number used as a route-thru:         41
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     100

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 20 out of     173   11
    IOB Flip Flops:                      20
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     1 out of       8   12

Average Fanout of Non-Clock Nets:                4.07

Peak Memory Usage:  4497 MB
Total REAL time to MAP completion:  1 mins 19 secs 
Total CPU time to MAP completion:   52 secs 

Mapping completed.
See MAP report file "system1_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system1_map.ncd system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system1.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        1 out of 8      12
   Number of External IOBs                  20 out of 173    11
      Number of LOCed IOBs                  20 out of 20    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1515 out of 7680   19
      Number of SLICEMs                    252 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 13 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 12672 unrouted;      REAL time: 16 secs 

Phase  2  : 11069 unrouted;      REAL time: 17 secs 

Phase  3  : 3573 unrouted;      REAL time: 20 secs 

Phase  4  : 3801 unrouted; (Par is working to improve performance)     REAL time: 29 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 44 secs 

Updating file: system1.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 47 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 12 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 14 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 14 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 16 secs 

Total REAL time to Router completion: 2 mins 16 secs 
Total CPU time to Router completion: 1 mins 38 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_v46_0_PLB_Clk_pi |              |      |      |            |             |
|             n_BUFGP |      BUFGMUX3| No   | 1265 |  0.408     |  1.019      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net plb | SETUP       |         N/A|    10.088ns|     N/A|           0
  _v46_0_PLB_Clk_pin_BUFGP                  | HOLD        |     0.553ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 18 secs 
Total CPU time to PAR completion: 1 mins 40 secs 

Peak Memory Usage:  4451 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system1.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system1.twx system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system1.twx
system1.ncd system1.pcf


Design file:              system1.ncd
Physical constraint file: system1.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Tue Oct 27 13:40:41 2020
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 5 secs 


xflow done!
touch __xps/system1_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system1.par
Analyzing implementation/system1.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system1 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system1.pcf.

Tue Oct 27 13:40:50 2020

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system1.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Oct 27 13:41:51 2020
 make -f system1.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system1.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system1.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
WARNING:EDK:4181 - PORT: microblaze_0_MB_RESET_pin, CONNECTOR:
   net_microblaze_0_MB_RESET_pin - floating connection -
   C:\hlocal\otro\system1.mhs line 11 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system1.xmp -report SDK\SDK_Export\hw/system1.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing leds.jpg.....
Rasterizing switches.jpg.....
Rasterizing system1_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Tue Oct 27 13:42:27 2020
 xsdk.exe -hwspec C:\hlocal\otro\SDK\SDK_Export\hw\system1.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\hlocal\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\hlocal\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.gui
Save project successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.gui
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Save project successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.gui
leds has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   leds_GPIO_IO
   plb_v46_0_PLB_Clk_pin
switches has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   switches_GPIO_IO
Assigned Driver pantalla 1.00.a for instance pantalla_0
pantalla_0 has been added to the project
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance pantalla_0 port hsync external with net as port name
Instance pantalla_0 port hsync connector undefined, using pantalla_0_hsync
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance pantalla_0 port vsync external with net as port name
Instance pantalla_0 port vsync connector undefined, using pantalla_0_vsync
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance pantalla_0 port p_rgb external with net as port name
Instance pantalla_0 port p_rgb connector undefined, using pantalla_0_p_rgb
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Thu Nov 26 21:26:46 2020
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/SE/practicas/P2/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\pcores\pantalla_v1_00_a\data\pant
   alla_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\pcores\pantalla_v1_00_a\data\pant
   alla_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\pcores\pantalla_v1_00_a\data\pant
   alla_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
WARNING:EDK:4181 - PORT: microblaze_0_MB_RESET_pin, CONNECTOR:
   net_microblaze_0_MB_RESET_pin - floating connection -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 8 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 15 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 23 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 29 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 46 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 23 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs
line 39 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pantalla_0 - C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs
line 58 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...

Total run time: 169.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system1_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1.ngc" -uc
system1.ucf system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1.ngc -uc
system1.ucf system1.ngd

Reading NGO file
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1.ngc" ...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_microblaze_0
_wrapper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_bram_block_0
_wrapper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_xps_bram_if_
cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_plb_v46_0_wr
apper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_xps_uartlite
_0_wrapper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_pantalla_0_w
rapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKE
   T_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKE
   T_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system1.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  7 sec
Total CPU time to NGDBUILD completion:   40 sec

Writing NGDBUILD log file "system1.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system1_map.ncd -pr b -ol high -timing -detail system1.ngd system1.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system1_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 31 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7b14cd97) REAL time: 37 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:7b14cd97) REAL time: 37 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7b14cd97) REAL time: 37 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:a844e438) REAL time: 40 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:a844e438) REAL time: 40 secs 

Phase 6.4  Local Placement Optimization
..................................
.............
Phase 6.4  Local Placement Optimization (Checksum:a844e438) REAL time: 53 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:a844e438) REAL time: 53 secs 

Phase 8.8  Global Placement
.....................................
..............
...........
.............................................................................
.......................................
......................................................
Phase 8.8  Global Placement (Checksum:445f3ba2) REAL time: 1 mins 8 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:445f3ba2) REAL time: 1 mins 8 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:445f3ba2) REAL time: 1 mins 8 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:287f69e6) REAL time: 1 mins 44 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:287f69e6) REAL time: 1 mins 44 secs 

Total REAL time to Placer completion: 1 mins 44 secs 
Total CPU  time to Placer completion: 1 mins 1 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,160 out of  15,360    7
  Number of 4 input LUTs:             2,458 out of  15,360   16
Logic Distribution:
  Number of occupied Slices:          1,522 out of   7,680   19
    Number of Slices containing only related logic:   1,522 out of   1,522 100
    Number of Slices containing unrelated logic:          0 out of   1,522   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,500 out of  15,360   16
    Number used as logic:             1,846
    Number used as a route-thru:         42
    Number used for Dual Port RAMs:     528
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 15 out of     173    8
    IOB Flip Flops:                       5
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                4.20

Peak Memory Usage:  4491 MB
Total REAL time to MAP completion:  1 mins 49 secs 
Total CPU time to MAP completion:   1 mins 3 secs 

Mapping completed.
See MAP report file "system1_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system1_map.ncd system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system1.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  15 out of 173     8
      Number of LOCed IOBs                  15 out of 15    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       1522 out of 7680   19
      Number of SLICEMs                    308 out of 3840    8



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 17 secs 
Finished initial Timing Analysis.  REAL time: 17 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 13546 unrouted;      REAL time: 21 secs 

Phase  2  : 12053 unrouted;      REAL time: 22 secs 

Phase  3  : 3970 unrouted;      REAL time: 26 secs 

Phase  4  : 4277 unrouted; (Par is working to improve performance)     REAL time: 29 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 52 secs 

Updating file: system1.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 57 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 6 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 9 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 9 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 13 secs 
WARNING:Route:455 - CLK Net:pantalla_0_hsync_pin_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 2 mins 13 secs 
Total CPU time to Router completion: 1 mins 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_v46_0_PLB_Clk_pi |              |      |      |            |             |
|             n_BUFGP |      BUFGMUX3| No   | 1168 |  0.457     |  1.074      |
+---------------------+--------------+------+------+------------+-------------+
|pantalla_0/pantalla_ |              |      |      |            |             |
|0/USER_LOGIC_I/clock |              |      |      |            |             |
|                     |      BUFGMUX4| No   |   78 |  0.280     |  0.896      |
+---------------------+--------------+------+------+------------+-------------+
|pantalla_0_hsync_pin |              |      |      |            |             |
|               _OBUF |         Local|      |    7 |  0.102     |  2.862      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net plb | SETUP       |         N/A|    10.122ns|     N/A|           0
  _v46_0_PLB_Clk_pin_BUFGP                  | HOLD        |     0.678ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net pan | SETUP       |         N/A|     5.021ns|     N/A|           0
  talla_0/pantalla_0/USER_LOGIC_I/clock     | HOLD        |     1.003ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net pan | SETUP       |         N/A|     5.764ns|     N/A|           0
  talla_0_hsync_pin_OBUF                    | HOLD        |     1.120ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 17 secs 
Total CPU time to PAR completion: 1 mins 27 secs 

Peak Memory Usage:  4444 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 54
Number of info messages: 1

Writing design to file system1.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system1.twx system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system1.twx
system1.ncd system1.pcf


Design file:              system1.ncd
Physical constraint file: system1.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Thu Nov 26 21:39:20 2020
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 9 secs 


xflow done!
touch __xps/system1_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system1.par
Analyzing implementation/system1.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system1 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system1.pcf.

Thu Nov 26 21:39:34 2020

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system1.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Nov 26 21:41:18 2020
 make -f system1.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system1.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system1.xml 
Qt: Untested Windows version 6.2 detected!
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
WARNING:EDK:4181 - PORT: microblaze_0_MB_RESET_pin, CONNECTOR:
   net_microblaze_0_MB_RESET_pin - floating connection -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 8 
Conversion to XML complete.
xdsgen -inp system1.xmp -report SDK\SDK_Export\hw/system1.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing pantalla_0.jpg.....
Rasterizing system1_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Thu Nov 26 21:42:05 2020
 xsdk.exe -hwspec C:\Users\baneg\Desktop\SE\practicas\P2\otro\SDK\SDK_Export\hw\system1.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Deleting External port : pantalla_0_hsync_pin 
Deleting Internal port pantalla_0:hsync 
Deleting External port : pantalla_0_vsync_pin 
Deleting Internal port pantalla_0:vsync 
Deleting External port : pantalla_0_p_rgb_pin 
Deleting Internal port pantalla_0:p_rgb 
pantalla_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   pantalla_0_hsync_pin
   pantalla_0_p_rgb_pin
   pantalla_0_vsync_pin
   plb_v46_0_PLB_Clk_pin
Assigned Driver gpio 3.00.a for instance xps_gpio_0
xps_gpio_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver gpio 3.00.a for instance xps_gpio_0
xps_gpio_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral leds is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 54 
WARNING:EDK:2137 - Peripheral switches is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 54 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 61 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 54 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 61 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 54 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 61 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 54 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 61 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 54 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 61 
WARNING:EDK:3967 - xps_gpio (leds) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 54 
WARNING:EDK:3967 - xps_gpio (switches) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 61 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches	plb_v46_0
  (0x81420000-0x8142ffff) leds	plb_v46_0
  (0x84000000-0x8400ffff) RS232	plb_v46_0
Generated Addresses Successfully
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Assigned Driver pantalla 1.00.a for instance pantalla_0
pantalla_0 has been added to the project
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver pantalla 1.00.a for instance pantalla_1
pantalla_1 has been added to the project
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral pantalla_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral tecladoPS2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
pantalla_0 has been deleted from the project
WARNING:EDK:2137 - Peripheral tecladoPS2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
tecladoPS2 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   plb_v46_0_PLB_Clk_pin
Assigned Driver pantalla 1.00.a for instance pantalla_0
pantalla_0 has been added to the project
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
pantalla_0 has been deleted from the project
Assigned Driver pantalla 1.00.a for instance pantalla_0
pantalla_0 has been added to the project
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
pantalla_0 has been deleted from the project
Save project successfully
Assigned Driver pantalla 1.00.a for instance pantalla_0
pantalla_0 has been added to the project
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral tecladoPS2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
tecladoPS2 has been deleted from the project
Assigned Driver pantalla 1.00.a for instance pantalla_0
pantalla_0 has been added to the project
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral tecladoPS2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches	plb_v46_0
  (0x81420000-0x8142ffff) leds	plb_v46_0
  (0x84000000-0x8400ffff) RS232	plb_v46_0
  (0xc3800000-0xc380ffff) tecladoPS2	plb_v46_0
Generated Addresses Successfully
tecladoPS2 has been deleted from the project
Assigned Driver pantalla 1.00.a for instance pantalla_0
pantalla_0 has been added to the project
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver pantalla 1.00.a for instance pantalla_1
pantalla_1 has been added to the project
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral pantalla_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral pantalla_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver pantalla 1.00.a for instance pantalla_2
pantalla_2 has been added to the project
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral pantalla_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral pantalla_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral pantalla_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral pantalla_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
pantalla_2 has been deleted from the project
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral pantalla_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
pantalla_1 has been deleted from the project
WARNING:EDK:2137 - Peripheral pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral keypad is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral keypad is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches	plb_v46_0
  (0x81420000-0x8142ffff) leds	plb_v46_0
  (0x84000000-0x8400ffff) RS232	plb_v46_0
WARNING:EDK:2137 - Peripheral keypad is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral keypad is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches	plb_v46_0
  (0x81420000-0x8142ffff) leds	plb_v46_0
  (0x84000000-0x8400ffff) RS232	plb_v46_0
  (0xc5400000-0xc540ffff) keypad	plb_v46_0
Generated Addresses Successfully
Save project successfully
Save project successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/vgacore.vhd'
ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/pantalla.vhd'
ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/vgacore.vhd'
ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/pantalla.vhd'
ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/vgacore.vhd'
Save project successfully
ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/pantalla.vhd'
ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/vgacore.vhd'
ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/pantalla.vhd'
ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/counter2.vhd'
ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/vgacore.vhd'
ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/pantalla.vhd'
ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/counter2.vhd'
ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/vgacore.vhd'
ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/pantalla.vhd'
ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/counter2.vhd'
ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/vgacore.vhd'

********************************************************************************
At Local date and time: Mon Feb 15 20:02:24 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/SE/practicas/P2/otro/system1.mhs ...

Read MPD definitions ...
Trying to terminate Process...
Done!
ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/user_logic.vhd'
ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/pantalla.vhd'
ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/counter2.vhd'
ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/vgacore.vhd'
Save project successfully
ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/user_logic.vhd'
ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/pantalla.vhd'
ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/counter2.vhd'
ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/vgacore.vhd'
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

ERROR:EDK:1405 - File not found in any repository 'pantalla_v1_00_a/hdl/vhdl/user_logic.vhd'
Save project successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Feb 16 19:53:19 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/SE/practicas/P2/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches	plb_v46_0
  (0x81420000-0x8142ffff) leds	plb_v46_0
  (0x84000000-0x8400ffff) RS232	plb_v46_0
  (0xc5400000-0xc540ffff) keypad	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:keypad - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\pcores\pantalla_v1_00_a\data\pant
   alla_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:keypad - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\pcores\pantalla_v1_00_a\data\pant
   alla_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:keypad - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\pcores\pantalla_v1_00_a\data\pant
   alla_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
WARNING:EDK:4181 - PORT: microblaze_0_MB_RESET_pin, CONNECTOR:
   net_microblaze_0_MB_RESET_pin - floating connection -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 8 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: RS232, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: keypad, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 13 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 21 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 27 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 21 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4072 - INSTANCE: plb_v46_0, PORT: PLB_Clk - port is driven by a
   sourceless connector -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 37 
Completion time: 2.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system1.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Feb 16 19:54:23 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/SE/practicas/P2/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches	plb_v46_0
  (0x81420000-0x8142ffff) leds	plb_v46_0
  (0x84000000-0x8400ffff) RS232	plb_v46_0
  (0xc5400000-0xc540ffff) keypad	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:keypad - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\pcores\pantalla_v1_00_a\data\pant
   alla_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:keypad - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\pcores\pantalla_v1_00_a\data\pant
   alla_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:keypad - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\pcores\pantalla_v1_00_a\data\pant
   alla_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
WARNING:EDK:4181 - PORT: microblaze_0_MB_RESET_pin, CONNECTOR:
   net_microblaze_0_MB_RESET_pin - floating connection -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 8 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: RS232, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: keypad, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 14 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 22 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 28 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 22 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs
line 38 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:rs232 - C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 45
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds - C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 57
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:switches - C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line
67 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:keypad - C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line
77 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:3317 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/pcores/pantalla_v1_00_a/hdl/vhdl/keypad.vhd" Line 72.  Library keypad_v1_00_a cannot be found.
ERROR:HDLParsers:3014 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/pcores/pantalla_v1_00_a/hdl/vhdl/keypad.vhd" Line 73. Library unit keypad_v1_00_a is not available in library pantalla_v1_00_a.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\synthesis\system1_keypad_wrapper_
   xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system1.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Make instance keypad port S external with net as port name
Instance keypad port S connector undefined, using keypad_S
Make instance keypad port R external with net as port name
Instance keypad port R connector undefined, using keypad_R
Save project successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.gui

********************************************************************************
At Local date and time: Tue Feb 16 20:04:16 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/SE/practicas/P2/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches	plb_v46_0
  (0x81420000-0x8142ffff) leds	plb_v46_0
  (0x84000000-0x8400ffff) RS232	plb_v46_0
  (0xc5400000-0xc540ffff) keypad	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:keypad - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\pcores\pantalla_v1_00_a\data\pant
   alla_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:keypad - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\pcores\pantalla_v1_00_a\data\pant
   alla_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:keypad - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\pcores\pantalla_v1_00_a\data\pant
   alla_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
WARNING:EDK:4181 - PORT: microblaze_0_MB_RESET_pin, CONNECTOR:
   net_microblaze_0_MB_RESET_pin - floating connection -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 8 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: RS232, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: keypad, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 16 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 24 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 30 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 40 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 47 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 59 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 69 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 24 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:keypad - C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line
79 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:3317 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/pcores/pantalla_v1_00_a/hdl/vhdl/keypad.vhd" Line 72.  Library keypad_v1_00_a cannot be found.
ERROR:HDLParsers:3014 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/pcores/pantalla_v1_00_a/hdl/vhdl/keypad.vhd" Line 73. Library unit keypad_v1_00_a is not available in library pantalla_v1_00_a.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\synthesis\system1_keypad_wrapper_
   xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system1.bmm] Error 2
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Save project successfully

********************************************************************************
At Local date and time: Tue Feb 16 20:09:00 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/SE/practicas/P2/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches	plb_v46_0
  (0x81420000-0x8142ffff) leds	plb_v46_0
  (0x84000000-0x8400ffff) RS232	plb_v46_0
  (0xc5400000-0xc540ffff) keypad	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:keypad - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\pcores\pantalla_v1_00_a\data\pant
   alla_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:keypad - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\pcores\pantalla_v1_00_a\data\pant
   alla_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:keypad - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\pcores\pantalla_v1_00_a\data\pant
   alla_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
WARNING:EDK:4181 - PORT: microblaze_0_MB_RESET_pin, CONNECTOR:
   net_microblaze_0_MB_RESET_pin - floating connection -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 8 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: RS232, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: keypad, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 16 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 24 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 30 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 40 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 47 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 59 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 69 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 24 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:keypad - C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line
79 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:709 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/pcores/pantalla_v1_00_a/hdl/vhdl/keypad.vhd" Line 381. user_logic is not an entity name
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\synthesis\system1_keypad_wrapper_
   xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system1.bmm] Error 2
Done!
Save project successfully

********************************************************************************
At Local date and time: Tue Feb 16 20:10:14 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/SE/practicas/P2/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches	plb_v46_0
  (0x81420000-0x8142ffff) leds	plb_v46_0
  (0x84000000-0x8400ffff) RS232	plb_v46_0
  (0xc5400000-0xc540ffff) keypad	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:keypad - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\pcores\pantalla_v1_00_a\data\pant
   alla_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:keypad - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\pcores\pantalla_v1_00_a\data\pant
   alla_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:keypad - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\pcores\pantalla_v1_00_a\data\pant
   alla_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
WARNING:EDK:4181 - PORT: microblaze_0_MB_RESET_pin, CONNECTOR:
   net_microblaze_0_MB_RESET_pin - floating connection -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 8 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: RS232, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: keypad, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 16 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 24 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 30 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 40 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 47 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 59 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 69 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 24 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:keypad - C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line
79 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...

Total run time: 57.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system1_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1.ngc" -uc
system1.ucf system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1.ngc -uc
system1.ucf system1.ngd

Reading NGO file
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1.ngc" ...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_microblaze_0
_wrapper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_bram_block_0
_wrapper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_xps_bram_if_
cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_plb_v46_0_wr
apper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_rs232_wrappe
r.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_leds_wrapper
.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_switches_wra
pper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_keypad_wrapp
er.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <Net pantalla_0_hsync_pin LOC=B7;>
   [system1.ucf(122)]: NET "pantalla_0_hsync_pin" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net pantalla_0_hsync_pin LOC=B7;> [system1.ucf(122)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <Net pantalla_0_vsync_pin LOC=D8;>
   [system1.ucf(123)]: NET "pantalla_0_vsync_pin" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net pantalla_0_vsync_pin LOC=D8;> [system1.ucf(123)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <Net pantalla_0_p_rgb_pin<0> LOC=C9;>
   [system1.ucf(124)]: NET "pantalla_0_p_rgb_pin<0>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net pantalla_0_p_rgb_pin<0> LOC=C9;> [system1.ucf(124)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <Net pantalla_0_p_rgb_pin<1> LOC=E7;>
   [system1.ucf(125)]: NET "pantalla_0_p_rgb_pin<1>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net pantalla_0_p_rgb_pin<1> LOC=E7;> [system1.ucf(125)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <Net pantalla_0_p_rgb_pin<2> LOC=D5;>
   [system1.ucf(126)]: NET "pantalla_0_p_rgb_pin<2>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net pantalla_0_p_rgb_pin<2> LOC=D5;> [system1.ucf(126)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <Net pantalla_0_p_rgb_pin<3> LOC=A8;>
   [system1.ucf(127)]: NET "pantalla_0_p_rgb_pin<3>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net pantalla_0_p_rgb_pin<3> LOC=A8;> [system1.ucf(127)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <Net pantalla_0_p_rgb_pin<4> LOC=A5;>
   [system1.ucf(128)]: NET "pantalla_0_p_rgb_pin<4>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net pantalla_0_p_rgb_pin<4> LOC=A5;> [system1.ucf(128)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <Net pantalla_0_p_rgb_pin<5> LOC=C3;>
   [system1.ucf(129)]: NET "pantalla_0_p_rgb_pin<5>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net pantalla_0_p_rgb_pin<5> LOC=C3;> [system1.ucf(129)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <Net pantalla_0_p_rgb_pin<6> LOC=C8;>
   [system1.ucf(130)]: NET "pantalla_0_p_rgb_pin<6>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net pantalla_0_p_rgb_pin<6> LOC=C8;> [system1.ucf(130)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <Net pantalla_0_p_rgb_pin<7> LOC=D6;>
   [system1.ucf(131)]: NET "pantalla_0_p_rgb_pin<7>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net pantalla_0_p_rgb_pin<7> LOC=D6;> [system1.ucf(131)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <Net pantalla_0_p_rgb_pin<8> LOC=B1;>
   [system1.ucf(132)]: NET "pantalla_0_p_rgb_pin<8>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net pantalla_0_p_rgb_pin<8> LOC=B1;> [system1.ucf(132)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET keypad_0_S_pin<3> loc=F2;>
   [system1.ucf(134)]: NET "keypad_0_S_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET keypad_0_S_pin<3> loc=F2;> [system1.ucf(134)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET keypad_0_S_pin<3>
   iostandard=LVCMOS25;> [system1.ucf(135)]: NET "keypad_0_S_pin<3>" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET keypad_0_S_pin<2> loc=G4;>
   [system1.ucf(136)]: NET "keypad_0_S_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET keypad_0_S_pin<2> loc=G4;> [system1.ucf(136)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET keypad_0_S_pin<2>
   iostandard=LVCMOS25;> [system1.ucf(137)]: NET "keypad_0_S_pin<2>" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET keypad_0_S_pin<1> loc=G3;>
   [system1.ucf(138)]: NET "keypad_0_S_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET keypad_0_S_pin<1> loc=G3;> [system1.ucf(138)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET keypad_0_S_pin<1>
   iostandard=LVCMOS25;> [system1.ucf(139)]: NET "keypad_0_S_pin<1>" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET keypad_0_S_pin<0> loc=G1;>
   [system1.ucf(140)]: NET "keypad_0_S_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET keypad_0_S_pin<0> loc=G1;> [system1.ucf(140)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET keypad_0_S_pin<0>
   iostandard=LVCMOS25;> [system1.ucf(141)]: NET "keypad_0_S_pin<0>" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET keypad_0_R_pin<3> loc=J14;>
   [system1.ucf(143)]: NET "keypad_0_R_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET keypad_0_R_pin<3> loc=J14;> [system1.ucf(143)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET keypad_0_R_pin<3>
   iostandard=LVCMOS25;> [system1.ucf(144)]: NET "keypad_0_R_pin<3>" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET keypad_0_R_pin<2> loc=H14;>
   [system1.ucf(145)]: NET "keypad_0_R_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET keypad_0_R_pin<2> loc=H14;> [system1.ucf(145)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET keypad_0_R_pin<2>
   iostandard=LVCMOS25;> [system1.ucf(146)]: NET "keypad_0_R_pin<2>" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET keypad_0_R_pin<1> loc=M4;>
   [system1.ucf(147)]: NET "keypad_0_R_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET keypad_0_R_pin<1> loc=M4;> [system1.ucf(147)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET keypad_0_R_pin<1>
   iostandard=LVCMOS25;> [system1.ucf(148)]: NET "keypad_0_R_pin<1>" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET keypad_0_R_pin<0> loc=P1;>
   [system1.ucf(149)]: NET "keypad_0_R_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET keypad_0_R_pin<0> loc=P1;> [system1.ucf(149)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET keypad_0_R_pin<0>
   iostandard=LVCMOS25;> [system1.ucf(150)]: NET "keypad_0_R_pin<0>" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
ERROR:NgdBuild:604 - logical block 'keypad/keypad' with type 'pantalla' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'pantalla' is not supported in target
   'spartan3'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    28
  Number of warnings:  24

Total REAL time to NGDBUILD completion: 1 min  10 sec
Total CPU time to NGDBUILD completion:   41 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system1.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system1_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.gui
Save project successfully

********************************************************************************
At Local date and time: Tue Feb 16 20:23:56 2021
 make -f system1.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1.ngc" -uc
system1.ucf system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1.ngc -uc
system1.ucf system1.ngd

Reading NGO file
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1.ngc" ...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_microblaze_0
_wrapper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_bram_block_0
_wrapper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_xps_bram_if_
cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_plb_v46_0_wr
apper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_rs232_wrappe
r.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_leds_wrapper
.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_switches_wra
pper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_keypad_wrapp
er.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
ERROR:NgdBuild:604 - logical block 'keypad/keypad' with type 'pantalla' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'pantalla' is not supported in target
   'spartan3'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   5

Total REAL time to NGDBUILD completion: 1 min  10 sec
Total CPU time to NGDBUILD completion:   41 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system1.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system1_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Save project successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.gui

********************************************************************************
At Local date and time: Tue Feb 16 20:37:07 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/SE/practicas/P2/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) switches	plb_v46_0
  (0x81420000-0x8142ffff) leds	plb_v46_0
  (0x84000000-0x8400ffff) RS232	plb_v46_0
  (0xc5400000-0xc540ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\pcores\pantalla_v1_00_a\data\pant
   alla_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\pcores\pantalla_v1_00_a\data\pant
   alla_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\pcores\pantalla_v1_00_a\data\pant
   alla_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
WARNING:EDK:4181 - PORT: microblaze_0_MB_RESET_pin, CONNECTOR:
   net_microblaze_0_MB_RESET_pin - floating connection -
   C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 8 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: RS232, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 16 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 24 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 30 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 40 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 47 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 59 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:switches -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 69 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs line 24 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pantalla_0 - C:\Users\baneg\Desktop\SE\practicas\P2\otro\system1.mhs
line 79 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...

Total run time: 69.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system1_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:3621 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 19. The basic identifier pantalla_0_ is illegal because it ends with an underline character (VHDL IEEE 1076-2000 LRM 13.3.1).
ERROR:HDLParsers:163 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 19. Unexpected symbol read: _.
ERROR:HDLParsers:3010 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 24. Entity system1 does not exist.
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 28. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 28. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 32. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 32. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 630. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 630. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 633. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 633. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 649. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 649. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 651. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 651. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 703. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 703. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 706. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 706. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 805. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 805. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 807. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 807. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 855. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 855. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 857. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 857. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 909. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 909. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 911. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 911. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 963. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 963. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 965. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 965. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1012. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1012. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1021. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1021. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1026. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1026. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1134. Undefined symbol 'plb_v46_0_SYS_Rst'.
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1134. Undefined symbol 'plb_v46_0_SYS_Rst_pin'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1134. plb_v46_0_SYS_Rst_pin: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1135. Undefined symbol 'xps_uartlite_0_TX_pin'.
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1135. Undefined symbol 'xps_uartlite_0_TX'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1135. xps_uartlite_0_TX: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1136. Undefined symbol 'xps_uartlite_0_RX'.
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1136. Undefined symbol 'xps_uartlite_0_RX_pin'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1136. xps_uartlite_0_RX_pin: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1137. Undefined symbol 'plb_v46_0_PLB_Clk'.
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1137. Undefined symbol 'plb_v46_0_PLB_Clk_pin'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1137. plb_v46_0_PLB_Clk_pin: Undefined symbol (last report in this block)
ERROR:HDLParsers:3621 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1138. The basic identifier pantalla_0_ is illegal because it ends with an underline character (VHDL IEEE 1076-2000 LRM 13.3.1).
ERROR:HDLParsers:163 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1138. Unexpected symbol read: _.
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1138. Undefined symbol 'S_pin'.
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1138. Undefined symbol 'keypad_S'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1138. keypad_S: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1139. Undefined symbol 'keypad_R'.
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1139. Undefined symbol 'pantalla_0_R_pin'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1139. pantalla_0_R_pin: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1140. Undefined symbol 'net_gnd0'.
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1141. Undefined symbol 'net_gnd1'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1141. net_gnd1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1142. Undefined symbol 'net_gnd10'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1142. net_gnd10: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1143. Undefined symbol 'net_gnd2'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1143. net_gnd2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1144. Undefined symbol 'net_gnd32'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1144. net_gnd32: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1145. Undefined symbol 'net_gnd4'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1145. net_gnd4: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1146. Undefined symbol 'net_gnd4096'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1146. net_gnd4096: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1147. Undefined symbol 'net_gnd8'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1147. net_gnd8: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1151. plb_v46_0_PLB_Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1152. net_gnd0: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1153. plb_v46_0_SYS_Rst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1173. Undefined symbol 'plb_v46_0_M_ABort'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1173. plb_v46_0_M_ABort: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1174. Undefined symbol 'plb_v46_0_M_ABus'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1174. plb_v46_0_M_ABus: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1175. Undefined symbol 'plb_v46_0_M_UABus'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1175. plb_v46_0_M_UABus: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1176. Undefined symbol 'plb_v46_0_M_BE'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1176. plb_v46_0_M_BE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1177. Undefined symbol 'plb_v46_0_M_busLock'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1177. plb_v46_0_M_busLock: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1178. Undefined symbol 'plb_v46_0_M_lockErr'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1178. plb_v46_0_M_lockErr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1179. Undefined symbol 'plb_v46_0_M_MSize'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1179. plb_v46_0_M_MSize: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1180. Undefined symbol 'plb_v46_0_M_priority'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1180. plb_v46_0_M_priority: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1181. Undefined symbol 'plb_v46_0_M_rdBurst'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1181. plb_v46_0_M_rdBurst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1182. Undefined symbol 'plb_v46_0_M_request'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1182. plb_v46_0_M_request: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1183. Undefined symbol 'plb_v46_0_M_RNW'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1183. plb_v46_0_M_RNW: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1184. Undefined symbol 'plb_v46_0_M_size'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1184. plb_v46_0_M_size: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1185. Undefined symbol 'plb_v46_0_M_TAttribute'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1185. plb_v46_0_M_TAttribute: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1186. Undefined symbol 'plb_v46_0_M_type'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1186. plb_v46_0_M_type: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1187. Undefined symbol 'plb_v46_0_M_wrBurst'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1187. plb_v46_0_M_wrBurst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1188. Undefined symbol 'plb_v46_0_M_wrDBus'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1188. plb_v46_0_M_wrDBus: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1189. Undefined symbol 'plb_v46_0_PLB_MBusy'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1189. plb_v46_0_PLB_MBusy: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1190. Undefined symbol 'plb_v46_0_PLB_MRdErr'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1190. plb_v46_0_PLB_MRdErr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1191. Undefined symbol 'plb_v46_0_PLB_MWrErr'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1191. plb_v46_0_PLB_MWrErr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1192. Undefined symbol 'plb_v46_0_PLB_MIRQ'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1192. plb_v46_0_PLB_MIRQ: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1193. Undefined symbol 'plb_v46_0_PLB_MWrBTerm'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1193. plb_v46_0_PLB_MWrBTerm: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1194. Undefined symbol 'plb_v46_0_PLB_MWrDAck'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1194. plb_v46_0_PLB_MWrDAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1195. Undefined symbol 'plb_v46_0_PLB_MAddrAck'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1195. plb_v46_0_PLB_MAddrAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1196. Undefined symbol 'plb_v46_0_PLB_MRdBTerm'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1196. plb_v46_0_PLB_MRdBTerm: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1197. Undefined symbol 'plb_v46_0_PLB_MRdDAck'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1197. plb_v46_0_PLB_MRdDAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1198. Undefined symbol 'plb_v46_0_PLB_MRdDBus'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1198. plb_v46_0_PLB_MRdDBus: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1199. Undefined symbol 'plb_v46_0_PLB_MRdWdAddr'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1199. plb_v46_0_PLB_MRdWdAddr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1200. Undefined symbol 'plb_v46_0_PLB_MRearbitrate'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1200. plb_v46_0_PLB_MRearbitrate: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1201. Undefined symbol 'plb_v46_0_PLB_MSSize'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1201. plb_v46_0_PLB_MSSize: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1202. Undefined symbol 'plb_v46_0_PLB_MTimeout'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1202. plb_v46_0_PLB_MTimeout: Undefined symbol (last report in this block)
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1156. Formal port INTERRUPT_ACK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1160. Formal port MB_Halted does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1161. Formal port MB_Error does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1162. Formal port LOCKSTEP_MASTER_OUT does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1164. Formal port LOCKSTEP_OUT does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1170. Formal port INSTR_ADDR does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1171. Formal port IFETCH does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1172. Formal port I_AS does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1208. Formal port DATA_WRITE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1209. Formal port DATA_ADDR does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1210. Formal port D_AS does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1211. Formal port READ_STROBE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1212. Formal port WRITE_STROBE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1213. Formal port BYTE_ENABLE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1244. Formal port M_AXI_IP_AWID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1245. Formal port M_AXI_IP_AWADDR does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1246. Formal port M_AXI_IP_AWLEN does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1247. Formal port M_AXI_IP_AWSIZE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1248. Formal port M_AXI_IP_AWBURST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1249. Formal port M_AXI_IP_AWLOCK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1250. Formal port M_AXI_IP_AWCACHE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1251. Formal port M_AXI_IP_AWPROT does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1252. Formal port M_AXI_IP_AWQOS does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1253. Formal port M_AXI_IP_AWVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1255. Formal port M_AXI_IP_WDATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1256. Formal port M_AXI_IP_WSTRB does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1257. Formal port M_AXI_IP_WLAST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1258. Formal port M_AXI_IP_WVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1263. Formal port M_AXI_IP_BREADY does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1264. Formal port M_AXI_IP_ARID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1265. Formal port M_AXI_IP_ARADDR does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1266. Formal port M_AXI_IP_ARLEN does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1267. Formal port M_AXI_IP_ARSIZE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1268. Formal port M_AXI_IP_ARBURST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1269. Formal port M_AXI_IP_ARLOCK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1270. Formal port M_AXI_IP_ARCACHE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1271. Formal port M_AXI_IP_ARPROT does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1272. Formal port M_AXI_IP_ARQOS does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1273. Formal port M_AXI_IP_ARVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1280. Formal port M_AXI_IP_RREADY does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1281. Formal port M_AXI_DP_AWID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1282. Formal port M_AXI_DP_AWADDR does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1283. Formal port M_AXI_DP_AWLEN does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1284. Formal port M_AXI_DP_AWSIZE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1285. Formal port M_AXI_DP_AWBURST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1286. Formal port M_AXI_DP_AWLOCK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1287. Formal port M_AXI_DP_AWCACHE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1288. Formal port M_AXI_DP_AWPROT does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1289. Formal port M_AXI_DP_AWQOS does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1290. Formal port M_AXI_DP_AWVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1292. Formal port M_AXI_DP_WDATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1293. Formal port M_AXI_DP_WSTRB does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1294. Formal port M_AXI_DP_WLAST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1295. Formal port M_AXI_DP_WVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1300. Formal port M_AXI_DP_BREADY does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1301. Formal port M_AXI_DP_ARID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1302. Formal port M_AXI_DP_ARADDR does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1303. Formal port M_AXI_DP_ARLEN does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1304. Formal port M_AXI_DP_ARSIZE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1305. Formal port M_AXI_DP_ARBURST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1306. Formal port M_AXI_DP_ARLOCK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1307. Formal port M_AXI_DP_ARCACHE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1308. Formal port M_AXI_DP_ARPROT does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1309. Formal port M_AXI_DP_ARQOS does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1310. Formal port M_AXI_DP_ARVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1317. Formal port M_AXI_DP_RREADY does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1318. Formal port M_AXI_IC_AWID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1319. Formal port M_AXI_IC_AWADDR does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1320. Formal port M_AXI_IC_AWLEN does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1321. Formal port M_AXI_IC_AWSIZE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1322. Formal port M_AXI_IC_AWBURST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1323. Formal port M_AXI_IC_AWLOCK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1324. Formal port M_AXI_IC_AWCACHE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1325. Formal port M_AXI_IC_AWPROT does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1326. Formal port M_AXI_IC_AWQOS does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1327. Formal port M_AXI_IC_AWVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1329. Formal port M_AXI_IC_AWUSER does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1330. Formal port M_AXI_IC_WDATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1331. Formal port M_AXI_IC_WSTRB does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1332. Formal port M_AXI_IC_WLAST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1333. Formal port M_AXI_IC_WVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1335. Formal port M_AXI_IC_WUSER does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1339. Formal port M_AXI_IC_BREADY does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1341. Formal port M_AXI_IC_ARID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1342. Formal port M_AXI_IC_ARADDR does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1343. Formal port M_AXI_IC_ARLEN does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1344. Formal port M_AXI_IC_ARSIZE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1345. Formal port M_AXI_IC_ARBURST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1346. Formal port M_AXI_IC_ARLOCK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1347. Formal port M_AXI_IC_ARCACHE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1348. Formal port M_AXI_IC_ARPROT does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1349. Formal port M_AXI_IC_ARQOS does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1350. Formal port M_AXI_IC_ARVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1352. Formal port M_AXI_IC_ARUSER does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1358. Formal port M_AXI_IC_RREADY does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1360. Formal port M_AXI_DC_AWID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1361. Formal port M_AXI_DC_AWADDR does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1362. Formal port M_AXI_DC_AWLEN does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1363. Formal port M_AXI_DC_AWSIZE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1364. Formal port M_AXI_DC_AWBURST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1365. Formal port M_AXI_DC_AWLOCK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1366. Formal port M_AXI_DC_AWCACHE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1367. Formal port M_AXI_DC_AWPROT does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1368. Formal port M_AXI_DC_AWQOS does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1369. Formal port M_AXI_DC_AWVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1371. Formal port M_AXI_DC_AWUSER does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1372. Formal port M_AXI_DC_WDATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1373. Formal port M_AXI_DC_WSTRB does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1374. Formal port M_AXI_DC_WLAST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1375. Formal port M_AXI_DC_WVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1377. Formal port M_AXI_DC_WUSER does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1381. Formal port M_AXI_DC_BREADY does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1383. Formal port M_AXI_DC_ARID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1384. Formal port M_AXI_DC_ARADDR does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1385. Formal port M_AXI_DC_ARLEN does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1386. Formal port M_AXI_DC_ARSIZE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1387. Formal port M_AXI_DC_ARBURST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1388. Formal port M_AXI_DC_ARLOCK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1389. Formal port M_AXI_DC_ARCACHE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1390. Formal port M_AXI_DC_ARPROT does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1391. Formal port M_AXI_DC_ARQOS does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1392. Formal port M_AXI_DC_ARVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1394. Formal port M_AXI_DC_ARUSER does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1400. Formal port M_AXI_DC_RREADY does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1404. Formal port DBG_TDO does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1410. Formal port Trace_Instruction does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1411. Formal port Trace_Valid_Instr does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1412. Formal port Trace_PC does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1413. Formal port Trace_Reg_Write does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1414. Formal port Trace_Reg_Addr does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1415. Formal port Trace_MSR_Reg does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1416. Formal port Trace_PID_Reg does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1417. Formal port Trace_New_Reg_Value does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1418. Formal port Trace_Exception_Taken does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1419. Formal port Trace_Exception_Kind does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1420. Formal port Trace_Jump_Taken does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1421. Formal port Trace_Delay_Slot does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1422. Formal port Trace_Data_Address does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1423. Formal port Trace_Data_Access does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1424. Formal port Trace_Data_Read does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1425. Formal port Trace_Data_Write does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1426. Formal port Trace_Data_Write_Value does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1427. Formal port Trace_Data_Byte_Enable does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1428. Formal port Trace_DCache_Req does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1429. Formal port Trace_DCache_Hit does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1430. Formal port Trace_DCache_Rdy does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1431. Formal port Trace_DCache_Read does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1432. Formal port Trace_ICache_Req does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1433. Formal port Trace_ICache_Hit does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1434. Formal port Trace_ICache_Rdy does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1435. Formal port Trace_OF_PipeRun does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1436. Formal port Trace_EX_PipeRun does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1437. Formal port Trace_MEM_PipeRun does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1438. Formal port Trace_MB_Halted does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1439. Formal port Trace_Jump_Hit does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1440. Formal port FSL0_S_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1441. Formal port FSL0_S_READ does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1445. Formal port FSL0_M_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1446. Formal port FSL0_M_WRITE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1447. Formal port FSL0_M_DATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1448. Formal port FSL0_M_CONTROL does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1450. Formal port FSL1_S_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1451. Formal port FSL1_S_READ does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1455. Formal port FSL1_M_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1456. Formal port FSL1_M_WRITE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1457. Formal port FSL1_M_DATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1458. Formal port FSL1_M_CONTROL does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1460. Formal port FSL2_S_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1461. Formal port FSL2_S_READ does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1465. Formal port FSL2_M_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1466. Formal port FSL2_M_WRITE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1467. Formal port FSL2_M_DATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1468. Formal port FSL2_M_CONTROL does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1470. Formal port FSL3_S_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1471. Formal port FSL3_S_READ does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1475. Formal port FSL3_M_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1476. Formal port FSL3_M_WRITE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1477. Formal port FSL3_M_DATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1478. Formal port FSL3_M_CONTROL does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1480. Formal port FSL4_S_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1481. Formal port FSL4_S_READ does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1485. Formal port FSL4_M_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1486. Formal port FSL4_M_WRITE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1487. Formal port FSL4_M_DATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1488. Formal port FSL4_M_CONTROL does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1490. Formal port FSL5_S_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1491. Formal port FSL5_S_READ does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1495. Formal port FSL5_M_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1496. Formal port FSL5_M_WRITE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1497. Formal port FSL5_M_DATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1498. Formal port FSL5_M_CONTROL does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1500. Formal port FSL6_S_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1501. Formal port FSL6_S_READ does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1505. Formal port FSL6_M_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1506. Formal port FSL6_M_WRITE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1507. Formal port FSL6_M_DATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1508. Formal port FSL6_M_CONTROL does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1510. Formal port FSL7_S_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1511. Formal port FSL7_S_READ does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1515. Formal port FSL7_M_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1516. Formal port FSL7_M_WRITE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1517. Formal port FSL7_M_DATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1518. Formal port FSL7_M_CONTROL does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1520. Formal port FSL8_S_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1521. Formal port FSL8_S_READ does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1525. Formal port FSL8_M_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1526. Formal port FSL8_M_WRITE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1527. Formal port FSL8_M_DATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1528. Formal port FSL8_M_CONTROL does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1530. Formal port FSL9_S_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1531. Formal port FSL9_S_READ does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1535. Formal port FSL9_M_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1536. Formal port FSL9_M_WRITE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1537. Formal port FSL9_M_DATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1538. Formal port FSL9_M_CONTROL does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1540. Formal port FSL10_S_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1541. Formal port FSL10_S_READ does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1545. Formal port FSL10_M_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1546. Formal port FSL10_M_WRITE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1547. Formal port FSL10_M_DATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1548. Formal port FSL10_M_CONTROL does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1550. Formal port FSL11_S_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1551. Formal port FSL11_S_READ does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1555. Formal port FSL11_M_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1556. Formal port FSL11_M_WRITE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1557. Formal port FSL11_M_DATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1558. Formal port FSL11_M_CONTROL does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1560. Formal port FSL12_S_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1561. Formal port FSL12_S_READ does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1565. Formal port FSL12_M_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1566. Formal port FSL12_M_WRITE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1567. Formal port FSL12_M_DATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1568. Formal port FSL12_M_CONTROL does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1570. Formal port FSL13_S_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1571. Formal port FSL13_S_READ does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1575. Formal port FSL13_M_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1576. Formal port FSL13_M_WRITE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1577. Formal port FSL13_M_DATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1578. Formal port FSL13_M_CONTROL does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1580. Formal port FSL14_S_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1581. Formal port FSL14_S_READ does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1585. Formal port FSL14_M_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1586. Formal port FSL14_M_WRITE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1587. Formal port FSL14_M_DATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1588. Formal port FSL14_M_CONTROL does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1590. Formal port FSL15_S_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1591. Formal port FSL15_S_READ does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1595. Formal port FSL15_M_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1596. Formal port FSL15_M_WRITE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1597. Formal port FSL15_M_DATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1598. Formal port FSL15_M_CONTROL does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1600. Formal port M0_AXIS_TLAST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1601. Formal port M0_AXIS_TDATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1602. Formal port M0_AXIS_TVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1607. Formal port S0_AXIS_TREADY does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1608. Formal port M1_AXIS_TLAST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1609. Formal port M1_AXIS_TDATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1610. Formal port M1_AXIS_TVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1615. Formal port S1_AXIS_TREADY does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1616. Formal port M2_AXIS_TLAST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1617. Formal port M2_AXIS_TDATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1618. Formal port M2_AXIS_TVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1623. Formal port S2_AXIS_TREADY does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1624. Formal port M3_AXIS_TLAST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1625. Formal port M3_AXIS_TDATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1626. Formal port M3_AXIS_TVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1631. Formal port S3_AXIS_TREADY does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1632. Formal port M4_AXIS_TLAST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1633. Formal port M4_AXIS_TDATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1634. Formal port M4_AXIS_TVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1639. Formal port S4_AXIS_TREADY does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1640. Formal port M5_AXIS_TLAST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1641. Formal port M5_AXIS_TDATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1642. Formal port M5_AXIS_TVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1647. Formal port S5_AXIS_TREADY does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1648. Formal port M6_AXIS_TLAST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1649. Formal port M6_AXIS_TDATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1650. Formal port M6_AXIS_TVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1655. Formal port S6_AXIS_TREADY does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1656. Formal port M7_AXIS_TLAST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1657. Formal port M7_AXIS_TDATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1658. Formal port M7_AXIS_TVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1663. Formal port S7_AXIS_TREADY does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1664. Formal port M8_AXIS_TLAST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1665. Formal port M8_AXIS_TDATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1666. Formal port M8_AXIS_TVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1671. Formal port S8_AXIS_TREADY does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1672. Formal port M9_AXIS_TLAST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1673. Formal port M9_AXIS_TDATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1674. Formal port M9_AXIS_TVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1679. Formal port S9_AXIS_TREADY does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1680. Formal port M10_AXIS_TLAST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1681. Formal port M10_AXIS_TDATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1682. Formal port M10_AXIS_TVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1687. Formal port S10_AXIS_TREADY does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1688. Formal port M11_AXIS_TLAST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1689. Formal port M11_AXIS_TDATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1690. Formal port M11_AXIS_TVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1695. Formal port S11_AXIS_TREADY does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1696. Formal port M12_AXIS_TLAST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1697. Formal port M12_AXIS_TDATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1698. Formal port M12_AXIS_TVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1703. Formal port S12_AXIS_TREADY does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1704. Formal port M13_AXIS_TLAST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1705. Formal port M13_AXIS_TDATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1706. Formal port M13_AXIS_TVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1711. Formal port S13_AXIS_TREADY does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1712. Formal port M14_AXIS_TLAST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1713. Formal port M14_AXIS_TDATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1714. Formal port M14_AXIS_TVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1719. Formal port S14_AXIS_TREADY does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1720. Formal port M15_AXIS_TLAST does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1721. Formal port M15_AXIS_TDATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1722. Formal port M15_AXIS_TVALID does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1727. Formal port S15_AXIS_TREADY does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1728. Formal port ICACHE_FSL_IN_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1729. Formal port ICACHE_FSL_IN_READ does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1733. Formal port ICACHE_FSL_OUT_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1734. Formal port ICACHE_FSL_OUT_WRITE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1735. Formal port ICACHE_FSL_OUT_DATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1736. Formal port ICACHE_FSL_OUT_CONTROL does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1738. Formal port DCACHE_FSL_IN_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1739. Formal port DCACHE_FSL_IN_READ does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1743. Formal port DCACHE_FSL_OUT_CLK does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1744. Formal port DCACHE_FSL_OUT_WRITE does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1745. Formal port DCACHE_FSL_OUT_DATA does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1746. Formal port DCACHE_FSL_OUT_CONTROL does not exist in Component 'system1_microblaze_0_wrapper'.
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1752. Undefined symbol 'xps_bram_if_cntlr_0_PORTA_BRAM_Rst'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1752. xps_bram_if_cntlr_0_PORTA_BRAM_Rst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1753. Undefined symbol 'xps_bram_if_cntlr_0_PORTA_BRAM_Clk'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1753. xps_bram_if_cntlr_0_PORTA_BRAM_Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1754. Undefined symbol 'xps_bram_if_cntlr_0_PORTA_BRAM_EN'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1754. xps_bram_if_cntlr_0_PORTA_BRAM_EN: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1755. Undefined symbol 'xps_bram_if_cntlr_0_PORTA_BRAM_WEN'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1755. xps_bram_if_cntlr_0_PORTA_BRAM_WEN: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1756. Undefined symbol 'xps_bram_if_cntlr_0_PORTA_BRAM_Addr'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1756. xps_bram_if_cntlr_0_PORTA_BRAM_Addr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1757. Undefined symbol 'xps_bram_if_cntlr_0_PORTA_BRAM_Din'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1757. xps_bram_if_cntlr_0_PORTA_BRAM_Din: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1758. Undefined symbol 'xps_bram_if_cntlr_0_PORTA_BRAM_Dout'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1758. xps_bram_if_cntlr_0_PORTA_BRAM_Dout: Undefined symbol (last report in this block)
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1764. Formal port BRAM_Din_B does not exist in Component 'system1_bram_block_0_wrapper'.
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1771. Undefined symbol 'plb_v46_0_SPLB_Rst'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1771. plb_v46_0_SPLB_Rst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1772. Undefined symbol 'plb_v46_0_PLB_ABus'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1772. plb_v46_0_PLB_ABus: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1773. Undefined symbol 'plb_v46_0_PLB_UABus'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1773. plb_v46_0_PLB_UABus: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1774. Undefined symbol 'plb_v46_0_PLB_PAValid'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1774. plb_v46_0_PLB_PAValid: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1775. Undefined symbol 'plb_v46_0_PLB_SAValid'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1775. plb_v46_0_PLB_SAValid: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1776. Undefined symbol 'plb_v46_0_PLB_rdPrim'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1776. plb_v46_0_PLB_rdPrim: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1777. Undefined symbol 'plb_v46_0_PLB_wrPrim'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1777. plb_v46_0_PLB_wrPrim: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1778. Undefined symbol 'plb_v46_0_PLB_masterID'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1778. plb_v46_0_PLB_masterID: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1779. Undefined symbol 'plb_v46_0_PLB_abort'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1779. plb_v46_0_PLB_abort: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1780. Undefined symbol 'plb_v46_0_PLB_busLock'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1780. plb_v46_0_PLB_busLock: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1781. Undefined symbol 'plb_v46_0_PLB_RNW'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1781. plb_v46_0_PLB_RNW: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1782. Undefined symbol 'plb_v46_0_PLB_BE'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1782. plb_v46_0_PLB_BE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1783. Undefined symbol 'plb_v46_0_PLB_MSize'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1783. plb_v46_0_PLB_MSize: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1784. Undefined symbol 'plb_v46_0_PLB_size'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1784. plb_v46_0_PLB_size: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1785. Undefined symbol 'plb_v46_0_PLB_type'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1785. plb_v46_0_PLB_type: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1786. Undefined symbol 'plb_v46_0_PLB_lockErr'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1786. plb_v46_0_PLB_lockErr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1787. Undefined symbol 'plb_v46_0_PLB_wrDBus'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1787. plb_v46_0_PLB_wrDBus: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1788. Undefined symbol 'plb_v46_0_PLB_wrBurst'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1788. plb_v46_0_PLB_wrBurst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1789. Undefined symbol 'plb_v46_0_PLB_rdBurst'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1789. plb_v46_0_PLB_rdBurst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1790. Undefined symbol 'plb_v46_0_PLB_wrPendReq'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1790. plb_v46_0_PLB_wrPendReq: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1791. Undefined symbol 'plb_v46_0_PLB_rdPendReq'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1791. plb_v46_0_PLB_rdPendReq: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1792. Undefined symbol 'plb_v46_0_PLB_wrPendPri'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1792. plb_v46_0_PLB_wrPendPri: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1793. Undefined symbol 'plb_v46_0_PLB_rdPendPri'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1793. plb_v46_0_PLB_rdPendPri: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1794. Undefined symbol 'plb_v46_0_PLB_reqPri'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1794. plb_v46_0_PLB_reqPri: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1795. Undefined symbol 'plb_v46_0_PLB_TAttribute'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1795. plb_v46_0_PLB_TAttribute: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1796. Undefined symbol 'plb_v46_0_Sl_addrAck'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1796. plb_v46_0_Sl_addrAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1797. Undefined symbol 'plb_v46_0_Sl_SSize'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1797. plb_v46_0_Sl_SSize: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1798. Undefined symbol 'plb_v46_0_Sl_wait'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1798. plb_v46_0_Sl_wait: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1799. Undefined symbol 'plb_v46_0_Sl_rearbitrate'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1799. plb_v46_0_Sl_rearbitrate: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1800. Undefined symbol 'plb_v46_0_Sl_wrDAck'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1800. plb_v46_0_Sl_wrDAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1801. Undefined symbol 'plb_v46_0_Sl_wrComp'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1801. plb_v46_0_Sl_wrComp: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1802. Undefined symbol 'plb_v46_0_Sl_wrBTerm'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1802. plb_v46_0_Sl_wrBTerm: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1803. Undefined symbol 'plb_v46_0_Sl_rdDBus'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1803. plb_v46_0_Sl_rdDBus: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1804. Undefined symbol 'plb_v46_0_Sl_rdWdAddr'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1804. plb_v46_0_Sl_rdWdAddr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1805. Undefined symbol 'plb_v46_0_Sl_rdDAck'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1805. plb_v46_0_Sl_rdDAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1806. Undefined symbol 'plb_v46_0_Sl_rdComp'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1806. plb_v46_0_Sl_rdComp: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1807. Undefined symbol 'plb_v46_0_Sl_rdBTerm'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1807. plb_v46_0_Sl_rdBTerm: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1808. Undefined symbol 'plb_v46_0_Sl_MBusy'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1808. plb_v46_0_Sl_MBusy: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1809. Undefined symbol 'plb_v46_0_Sl_MWrErr'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1809. plb_v46_0_Sl_MWrErr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1810. Undefined symbol 'plb_v46_0_Sl_MRdErr'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1810. plb_v46_0_Sl_MRdErr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1811. Undefined symbol 'plb_v46_0_Sl_MIRQ'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1811. plb_v46_0_Sl_MIRQ: Undefined symbol (last report in this block)
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1825. Formal port PLB_Rst does not exist in Component 'system1_plb_v46_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1827. Formal port MPLB_Rst does not exist in Component 'system1_plb_v46_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1828. Formal port PLB_dcrAck does not exist in Component 'system1_plb_v46_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1829. Formal port PLB_dcrDBus does not exist in Component 'system1_plb_v46_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1904. Formal port PLB_SaddrAck does not exist in Component 'system1_plb_v46_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1905. Formal port PLB_SMRdErr does not exist in Component 'system1_plb_v46_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1906. Formal port PLB_SMWrErr does not exist in Component 'system1_plb_v46_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1907. Formal port PLB_SMBusy does not exist in Component 'system1_plb_v46_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1908. Formal port PLB_SrdBTerm does not exist in Component 'system1_plb_v46_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1909. Formal port PLB_SrdComp does not exist in Component 'system1_plb_v46_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1910. Formal port PLB_SrdDAck does not exist in Component 'system1_plb_v46_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1911. Formal port PLB_SrdDBus does not exist in Component 'system1_plb_v46_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1912. Formal port PLB_SrdWdAddr does not exist in Component 'system1_plb_v46_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1913. Formal port PLB_Srearbitrate does not exist in Component 'system1_plb_v46_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1914. Formal port PLB_Sssize does not exist in Component 'system1_plb_v46_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1915. Formal port PLB_Swait does not exist in Component 'system1_plb_v46_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1916. Formal port PLB_SwrBTerm does not exist in Component 'system1_plb_v46_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1917. Formal port PLB_SwrComp does not exist in Component 'system1_plb_v46_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1918. Formal port PLB_SwrDAck does not exist in Component 'system1_plb_v46_0_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1919. Formal port Bus_Error_Det does not exist in Component 'system1_plb_v46_0_wrapper'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1966. xps_uartlite_0_RX: Undefined symbol (last report in this block)
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1968. Formal port Interrupt does not exist in Component 'system1_rs232_wrapper'.
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 2016. Undefined symbol 'leds_GPIO_IO_I'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 2016. leds_GPIO_IO_I: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 2017. Undefined symbol 'leds_GPIO_IO_O'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 2017. leds_GPIO_IO_O: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 2018. Undefined symbol 'leds_GPIO_IO_T'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 2018. leds_GPIO_IO_T: Undefined symbol (last report in this block)
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 2015. Formal port IP2INTC_Irpt does not exist in Component 'system1_leds_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 2020. Formal port GPIO2_IO_O does not exist in Component 'system1_leds_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 2021. Formal port GPIO2_IO_T does not exist in Component 'system1_leds_wrapper'.
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 2069. Undefined symbol 'switches_GPIO_IO_I'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 2069. switches_GPIO_IO_I: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 2070. Undefined symbol 'switches_GPIO_IO_O'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 2070. switches_GPIO_IO_O: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 2071. Undefined symbol 'switches_GPIO_IO_T'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 2071. switches_GPIO_IO_T: Undefined symbol (last report in this block)
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 2068. Formal port IP2INTC_Irpt does not exist in Component 'system1_switches_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 2073. Formal port GPIO2_IO_O does not exist in Component 'system1_switches_wrapper'.
ERROR:HDLParsers:850 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 2074. Formal port GPIO2_IO_T does not exist in Component 'system1_switches_wrapper'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 2123. keypad_R: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 2128. Undefined symbol 'leds_GPIO_IO_pin'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 2128. leds_GPIO_IO_pin: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 2192. Undefined symbol 'switches_GPIO_IO_pin'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 2192. switches_GPIO_IO_pin: Undefined symbol (last report in this block)
make: *** [implementation/system1.ngc] Error 1
Done!

********************************************************************************
At Local date and time: Tue Feb 16 20:40:35 2021
 make -f system1.make bits started...
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system1_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:3621 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1138. The basic identifier pantalla_0_ is illegal because it ends with an underline character (VHDL IEEE 1076-2000 LRM 13.3.1).
ERROR:HDLParsers:163 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1138. Unexpected symbol read: _.
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/SE/practicas/P2/otro/hdl/system1.vhd" Line 1138. Undefined symbol 'S_pin'.
make: *** [implementation/system1.ngc] Error 1
Done!
Save project successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.gui

********************************************************************************
At Local date and time: Tue Feb 16 20:41:55 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/SE/practicas/P2/otro/system1.mhs ...

Read MPD definitions ...
Trying to terminate Process...
Trying to terminate Process...
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Feb 16 20:43:17 2021
 make -f system1.make bits started...
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system1_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1.ngc" -uc
system1.ucf system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1.ngc -uc
system1.ucf system1.ngd

Reading NGO file
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1.ngc" ...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_microblaze_0
_wrapper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_bram_block_0
_wrapper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_xps_bram_if_
cntlr_0_wrapper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_plb_v46_0_wr
apper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_rs232_wrappe
r.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_leds_wrapper
.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_switches_wra
pper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/SE/practicas/P2/otro/implementation/system1_pantalla_0_w
rapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
ERROR:NgdBuild:604 - logical block 'pantalla_0/pantalla_0' with type 'pantalla'
   could not be resolved. A pin name misspelling can cause this, a missing edif
   or ngc file, case mismatch between the block name and the edif or ngc file
   name, or the misspelling of a type name. Symbol 'pantalla' is not supported
   in target 'spartan3'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   5

Total REAL time to NGDBUILD completion: 1 min  8 sec
Total CPU time to NGDBUILD completion:   42 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system1.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system1_routed] Error 1
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\SE\practicas\P2\otro\etc\system1.gui
