#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2127360 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20e9320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x20f1250 .functor NOT 1, L_0x2158530, C4<0>, C4<0>, C4<0>;
L_0x21582e0 .functor XOR 2, L_0x21581a0, L_0x2158240, C4<00>, C4<00>;
L_0x2158420 .functor XOR 2, L_0x21582e0, L_0x2158350, C4<00>, C4<00>;
v0x21511d0_0 .net *"_ivl_10", 1 0, L_0x2158350;  1 drivers
v0x21512d0_0 .net *"_ivl_12", 1 0, L_0x2158420;  1 drivers
v0x21513b0_0 .net *"_ivl_2", 1 0, L_0x21544a0;  1 drivers
v0x2151470_0 .net *"_ivl_4", 1 0, L_0x21581a0;  1 drivers
v0x2151550_0 .net *"_ivl_6", 1 0, L_0x2158240;  1 drivers
v0x2151680_0 .net *"_ivl_8", 1 0, L_0x21582e0;  1 drivers
v0x2151760_0 .net "a", 0 0, v0x214cd40_0;  1 drivers
v0x2151800_0 .net "b", 0 0, v0x214cde0_0;  1 drivers
v0x21518a0_0 .net "c", 0 0, v0x214ce80_0;  1 drivers
v0x2151940_0 .var "clk", 0 0;
v0x21519e0_0 .net "d", 0 0, v0x214cfc0_0;  1 drivers
v0x2151a80_0 .net "out_pos_dut", 0 0, L_0x2158040;  1 drivers
v0x2151b20_0 .net "out_pos_ref", 0 0, L_0x2153050;  1 drivers
v0x2151bc0_0 .net "out_sop_dut", 0 0, L_0x2155f40;  1 drivers
v0x2151c60_0 .net "out_sop_ref", 0 0, L_0x2128870;  1 drivers
v0x2151d00_0 .var/2u "stats1", 223 0;
v0x2151da0_0 .var/2u "strobe", 0 0;
v0x2151e40_0 .net "tb_match", 0 0, L_0x2158530;  1 drivers
v0x2151f10_0 .net "tb_mismatch", 0 0, L_0x20f1250;  1 drivers
v0x2151fb0_0 .net "wavedrom_enable", 0 0, v0x214d290_0;  1 drivers
v0x2152080_0 .net "wavedrom_title", 511 0, v0x214d330_0;  1 drivers
L_0x21544a0 .concat [ 1 1 0 0], L_0x2153050, L_0x2128870;
L_0x21581a0 .concat [ 1 1 0 0], L_0x2153050, L_0x2128870;
L_0x2158240 .concat [ 1 1 0 0], L_0x2158040, L_0x2155f40;
L_0x2158350 .concat [ 1 1 0 0], L_0x2153050, L_0x2128870;
L_0x2158530 .cmp/eeq 2, L_0x21544a0, L_0x2158420;
S_0x20edf80 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x20e9320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20f1630 .functor AND 1, v0x214ce80_0, v0x214cfc0_0, C4<1>, C4<1>;
L_0x20f1a10 .functor NOT 1, v0x214cd40_0, C4<0>, C4<0>, C4<0>;
L_0x20f1df0 .functor NOT 1, v0x214cde0_0, C4<0>, C4<0>, C4<0>;
L_0x20f2070 .functor AND 1, L_0x20f1a10, L_0x20f1df0, C4<1>, C4<1>;
L_0x210b150 .functor AND 1, L_0x20f2070, v0x214ce80_0, C4<1>, C4<1>;
L_0x2128870 .functor OR 1, L_0x20f1630, L_0x210b150, C4<0>, C4<0>;
L_0x21524d0 .functor NOT 1, v0x214cde0_0, C4<0>, C4<0>, C4<0>;
L_0x2152540 .functor OR 1, L_0x21524d0, v0x214cfc0_0, C4<0>, C4<0>;
L_0x2152650 .functor AND 1, v0x214ce80_0, L_0x2152540, C4<1>, C4<1>;
L_0x2152710 .functor NOT 1, v0x214cd40_0, C4<0>, C4<0>, C4<0>;
L_0x21527e0 .functor OR 1, L_0x2152710, v0x214cde0_0, C4<0>, C4<0>;
L_0x2152850 .functor AND 1, L_0x2152650, L_0x21527e0, C4<1>, C4<1>;
L_0x21529d0 .functor NOT 1, v0x214cde0_0, C4<0>, C4<0>, C4<0>;
L_0x2152a40 .functor OR 1, L_0x21529d0, v0x214cfc0_0, C4<0>, C4<0>;
L_0x2152960 .functor AND 1, v0x214ce80_0, L_0x2152a40, C4<1>, C4<1>;
L_0x2152bd0 .functor NOT 1, v0x214cd40_0, C4<0>, C4<0>, C4<0>;
L_0x2152cd0 .functor OR 1, L_0x2152bd0, v0x214cfc0_0, C4<0>, C4<0>;
L_0x2152d90 .functor AND 1, L_0x2152960, L_0x2152cd0, C4<1>, C4<1>;
L_0x2152f40 .functor XNOR 1, L_0x2152850, L_0x2152d90, C4<0>, C4<0>;
v0x20f0b80_0 .net *"_ivl_0", 0 0, L_0x20f1630;  1 drivers
v0x20f0f80_0 .net *"_ivl_12", 0 0, L_0x21524d0;  1 drivers
v0x20f1360_0 .net *"_ivl_14", 0 0, L_0x2152540;  1 drivers
v0x20f1740_0 .net *"_ivl_16", 0 0, L_0x2152650;  1 drivers
v0x20f1b20_0 .net *"_ivl_18", 0 0, L_0x2152710;  1 drivers
v0x20f1f00_0 .net *"_ivl_2", 0 0, L_0x20f1a10;  1 drivers
v0x20f2180_0 .net *"_ivl_20", 0 0, L_0x21527e0;  1 drivers
v0x214b2b0_0 .net *"_ivl_24", 0 0, L_0x21529d0;  1 drivers
v0x214b390_0 .net *"_ivl_26", 0 0, L_0x2152a40;  1 drivers
v0x214b470_0 .net *"_ivl_28", 0 0, L_0x2152960;  1 drivers
v0x214b550_0 .net *"_ivl_30", 0 0, L_0x2152bd0;  1 drivers
v0x214b630_0 .net *"_ivl_32", 0 0, L_0x2152cd0;  1 drivers
v0x214b710_0 .net *"_ivl_36", 0 0, L_0x2152f40;  1 drivers
L_0x7f9c1938c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x214b7d0_0 .net *"_ivl_38", 0 0, L_0x7f9c1938c018;  1 drivers
v0x214b8b0_0 .net *"_ivl_4", 0 0, L_0x20f1df0;  1 drivers
v0x214b990_0 .net *"_ivl_6", 0 0, L_0x20f2070;  1 drivers
v0x214ba70_0 .net *"_ivl_8", 0 0, L_0x210b150;  1 drivers
v0x214bb50_0 .net "a", 0 0, v0x214cd40_0;  alias, 1 drivers
v0x214bc10_0 .net "b", 0 0, v0x214cde0_0;  alias, 1 drivers
v0x214bcd0_0 .net "c", 0 0, v0x214ce80_0;  alias, 1 drivers
v0x214bd90_0 .net "d", 0 0, v0x214cfc0_0;  alias, 1 drivers
v0x214be50_0 .net "out_pos", 0 0, L_0x2153050;  alias, 1 drivers
v0x214bf10_0 .net "out_sop", 0 0, L_0x2128870;  alias, 1 drivers
v0x214bfd0_0 .net "pos0", 0 0, L_0x2152850;  1 drivers
v0x214c090_0 .net "pos1", 0 0, L_0x2152d90;  1 drivers
L_0x2153050 .functor MUXZ 1, L_0x7f9c1938c018, L_0x2152850, L_0x2152f40, C4<>;
S_0x214c210 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x20e9320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x214cd40_0 .var "a", 0 0;
v0x214cde0_0 .var "b", 0 0;
v0x214ce80_0 .var "c", 0 0;
v0x214cf20_0 .net "clk", 0 0, v0x2151940_0;  1 drivers
v0x214cfc0_0 .var "d", 0 0;
v0x214d0b0_0 .var/2u "fail", 0 0;
v0x214d150_0 .var/2u "fail1", 0 0;
v0x214d1f0_0 .net "tb_match", 0 0, L_0x2158530;  alias, 1 drivers
v0x214d290_0 .var "wavedrom_enable", 0 0;
v0x214d330_0 .var "wavedrom_title", 511 0;
E_0x20fec00/0 .event negedge, v0x214cf20_0;
E_0x20fec00/1 .event posedge, v0x214cf20_0;
E_0x20fec00 .event/or E_0x20fec00/0, E_0x20fec00/1;
S_0x214c540 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x214c210;
 .timescale -12 -12;
v0x214c780_0 .var/2s "i", 31 0;
E_0x20feaa0 .event posedge, v0x214cf20_0;
S_0x214c880 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x214c210;
 .timescale -12 -12;
v0x214ca80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x214cb60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x214c210;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x214d510 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x20e9320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2153200 .functor NOT 1, v0x214cde0_0, C4<0>, C4<0>, C4<0>;
L_0x21533a0 .functor AND 1, v0x214cd40_0, L_0x2153200, C4<1>, C4<1>;
L_0x2153480 .functor AND 1, L_0x21533a0, v0x214ce80_0, C4<1>, C4<1>;
L_0x2153650 .functor AND 1, L_0x2153480, v0x214cfc0_0, C4<1>, C4<1>;
L_0x2153850 .functor NOT 1, v0x214cd40_0, C4<0>, C4<0>, C4<0>;
L_0x21539d0 .functor AND 1, L_0x2153850, v0x214cde0_0, C4<1>, C4<1>;
L_0x2153ad0 .functor NOT 1, v0x214ce80_0, C4<0>, C4<0>, C4<0>;
L_0x2153b40 .functor AND 1, L_0x21539d0, L_0x2153ad0, C4<1>, C4<1>;
L_0x2153ca0 .functor NOT 1, v0x214cfc0_0, C4<0>, C4<0>, C4<0>;
L_0x2153d10 .functor AND 1, L_0x2153b40, L_0x2153ca0, C4<1>, C4<1>;
L_0x2153e80 .functor NOT 1, v0x214cd40_0, C4<0>, C4<0>, C4<0>;
L_0x2153ef0 .functor AND 1, L_0x2153e80, v0x214cde0_0, C4<1>, C4<1>;
L_0x2153fd0 .functor NOT 1, v0x214ce80_0, C4<0>, C4<0>, C4<0>;
L_0x2154040 .functor AND 1, L_0x2153ef0, L_0x2153fd0, C4<1>, C4<1>;
L_0x2153f60 .functor AND 1, L_0x2154040, v0x214cfc0_0, C4<1>, C4<1>;
L_0x2154220 .functor NOT 1, v0x214cd40_0, C4<0>, C4<0>, C4<0>;
L_0x2154320 .functor AND 1, L_0x2154220, v0x214cde0_0, C4<1>, C4<1>;
L_0x21543e0 .functor AND 1, L_0x2154320, v0x214ce80_0, C4<1>, C4<1>;
L_0x2154540 .functor NOT 1, v0x214cfc0_0, C4<0>, C4<0>, C4<0>;
L_0x21545b0 .functor AND 1, L_0x21543e0, L_0x2154540, C4<1>, C4<1>;
L_0x2154770 .functor NOT 1, v0x214cde0_0, C4<0>, C4<0>, C4<0>;
L_0x21547e0 .functor AND 1, v0x214cd40_0, L_0x2154770, C4<1>, C4<1>;
L_0x2154960 .functor NOT 1, v0x214ce80_0, C4<0>, C4<0>, C4<0>;
L_0x21549d0 .functor AND 1, L_0x21547e0, L_0x2154960, C4<1>, C4<1>;
L_0x2154bb0 .functor AND 1, L_0x21549d0, v0x214cfc0_0, C4<1>, C4<1>;
L_0x2154c70 .functor NOT 1, v0x214cde0_0, C4<0>, C4<0>, C4<0>;
L_0x2154dc0 .functor AND 1, v0x214cd40_0, L_0x2154c70, C4<1>, C4<1>;
L_0x2154e80 .functor AND 1, L_0x2154dc0, v0x214ce80_0, C4<1>, C4<1>;
L_0x2155030 .functor NOT 1, v0x214cfc0_0, C4<0>, C4<0>, C4<0>;
L_0x21550a0 .functor AND 1, L_0x2154e80, L_0x2155030, C4<1>, C4<1>;
L_0x21552b0 .functor AND 1, v0x214cd40_0, v0x214cde0_0, C4<1>, C4<1>;
L_0x2155320 .functor NOT 1, v0x214ce80_0, C4<0>, C4<0>, C4<0>;
L_0x21554a0 .functor AND 1, L_0x21552b0, L_0x2155320, C4<1>, C4<1>;
L_0x21555e0 .functor NOT 1, v0x214cfc0_0, C4<0>, C4<0>, C4<0>;
L_0x2155770 .functor AND 1, L_0x21554a0, L_0x21555e0, C4<1>, C4<1>;
L_0x2155880 .functor AND 1, v0x214cd40_0, v0x214cde0_0, C4<1>, C4<1>;
L_0x2155a20 .functor AND 1, L_0x2155880, v0x214ce80_0, C4<1>, C4<1>;
L_0x2155ae0 .functor NOT 1, v0x214cfc0_0, C4<0>, C4<0>, C4<0>;
L_0x21558f0 .functor AND 1, L_0x2155a20, L_0x2155ae0, C4<1>, C4<1>;
L_0x2155ce0 .functor OR 1, L_0x2153d10, L_0x2155770, C4<0>, C4<0>;
L_0x2155f40 .functor OR 1, L_0x2155ce0, L_0x21558f0, C4<0>, C4<0>;
L_0x21560a0 .functor NOT 1, v0x214cd40_0, C4<0>, C4<0>, C4<0>;
L_0x2156270 .functor AND 1, L_0x21560a0, v0x214cde0_0, C4<1>, C4<1>;
L_0x2156540 .functor NOT 1, v0x214ce80_0, C4<0>, C4<0>, C4<0>;
L_0x2156930 .functor AND 1, L_0x2156270, L_0x2156540, C4<1>, C4<1>;
L_0x2156a40 .functor NOT 1, v0x214cfc0_0, C4<0>, C4<0>, C4<0>;
L_0x2156e40 .functor AND 1, L_0x2156930, L_0x2156a40, C4<1>, C4<1>;
L_0x2156f50 .functor AND 1, v0x214cd40_0, v0x214cde0_0, C4<1>, C4<1>;
L_0x2157360 .functor NOT 1, v0x214ce80_0, C4<0>, C4<0>, C4<0>;
L_0x21573d0 .functor AND 1, L_0x2156f50, L_0x2157360, C4<1>, C4<1>;
L_0x2157680 .functor AND 1, L_0x21573d0, v0x214cfc0_0, C4<1>, C4<1>;
L_0x2157740 .functor OR 1, L_0x2156e40, L_0x2157680, C4<0>, C4<0>;
L_0x2157a00 .functor NOT 1, v0x214cde0_0, C4<0>, C4<0>, C4<0>;
L_0x2157a70 .functor AND 1, v0x214cd40_0, L_0x2157a00, C4<1>, C4<1>;
L_0x2157cf0 .functor AND 1, L_0x2157a70, v0x214ce80_0, C4<1>, C4<1>;
L_0x2157db0 .functor AND 1, L_0x2157cf0, v0x214cfc0_0, C4<1>, C4<1>;
L_0x2158040 .functor OR 1, L_0x2157740, L_0x2157db0, C4<0>, C4<0>;
v0x214d6d0_0 .net *"_ivl_0", 0 0, L_0x2153200;  1 drivers
v0x214d7b0_0 .net *"_ivl_10", 0 0, L_0x21539d0;  1 drivers
v0x214d890_0 .net *"_ivl_100", 0 0, L_0x2157680;  1 drivers
v0x214d980_0 .net *"_ivl_102", 0 0, L_0x2157740;  1 drivers
v0x214da60_0 .net *"_ivl_104", 0 0, L_0x2157a00;  1 drivers
v0x214db90_0 .net *"_ivl_106", 0 0, L_0x2157a70;  1 drivers
v0x214dc70_0 .net *"_ivl_108", 0 0, L_0x2157cf0;  1 drivers
v0x214dd50_0 .net *"_ivl_110", 0 0, L_0x2157db0;  1 drivers
v0x214de30_0 .net *"_ivl_12", 0 0, L_0x2153ad0;  1 drivers
v0x214dfa0_0 .net *"_ivl_14", 0 0, L_0x2153b40;  1 drivers
v0x214e080_0 .net *"_ivl_16", 0 0, L_0x2153ca0;  1 drivers
v0x214e160_0 .net *"_ivl_2", 0 0, L_0x21533a0;  1 drivers
v0x214e240_0 .net *"_ivl_20", 0 0, L_0x2153e80;  1 drivers
v0x214e320_0 .net *"_ivl_22", 0 0, L_0x2153ef0;  1 drivers
v0x214e400_0 .net *"_ivl_24", 0 0, L_0x2153fd0;  1 drivers
v0x214e4e0_0 .net *"_ivl_26", 0 0, L_0x2154040;  1 drivers
v0x214e5c0_0 .net *"_ivl_30", 0 0, L_0x2154220;  1 drivers
v0x214e7b0_0 .net *"_ivl_32", 0 0, L_0x2154320;  1 drivers
v0x214e890_0 .net *"_ivl_34", 0 0, L_0x21543e0;  1 drivers
v0x214e970_0 .net *"_ivl_36", 0 0, L_0x2154540;  1 drivers
v0x214ea50_0 .net *"_ivl_4", 0 0, L_0x2153480;  1 drivers
v0x214eb30_0 .net *"_ivl_40", 0 0, L_0x2154770;  1 drivers
v0x214ec10_0 .net *"_ivl_42", 0 0, L_0x21547e0;  1 drivers
v0x214ecf0_0 .net *"_ivl_44", 0 0, L_0x2154960;  1 drivers
v0x214edd0_0 .net *"_ivl_46", 0 0, L_0x21549d0;  1 drivers
v0x214eeb0_0 .net *"_ivl_50", 0 0, L_0x2154c70;  1 drivers
v0x214ef90_0 .net *"_ivl_52", 0 0, L_0x2154dc0;  1 drivers
v0x214f070_0 .net *"_ivl_54", 0 0, L_0x2154e80;  1 drivers
v0x214f150_0 .net *"_ivl_56", 0 0, L_0x2155030;  1 drivers
v0x214f230_0 .net *"_ivl_60", 0 0, L_0x21552b0;  1 drivers
v0x214f310_0 .net *"_ivl_62", 0 0, L_0x2155320;  1 drivers
v0x214f3f0_0 .net *"_ivl_64", 0 0, L_0x21554a0;  1 drivers
v0x214f4d0_0 .net *"_ivl_66", 0 0, L_0x21555e0;  1 drivers
v0x214f7c0_0 .net *"_ivl_70", 0 0, L_0x2155880;  1 drivers
v0x214f8a0_0 .net *"_ivl_72", 0 0, L_0x2155a20;  1 drivers
v0x214f980_0 .net *"_ivl_74", 0 0, L_0x2155ae0;  1 drivers
v0x214fa60_0 .net *"_ivl_78", 0 0, L_0x2155ce0;  1 drivers
v0x214fb40_0 .net *"_ivl_8", 0 0, L_0x2153850;  1 drivers
v0x214fc20_0 .net *"_ivl_82", 0 0, L_0x21560a0;  1 drivers
v0x214fd00_0 .net *"_ivl_84", 0 0, L_0x2156270;  1 drivers
v0x214fde0_0 .net *"_ivl_86", 0 0, L_0x2156540;  1 drivers
v0x214fec0_0 .net *"_ivl_88", 0 0, L_0x2156930;  1 drivers
v0x214ffa0_0 .net *"_ivl_90", 0 0, L_0x2156a40;  1 drivers
v0x2150080_0 .net *"_ivl_92", 0 0, L_0x2156e40;  1 drivers
v0x2150160_0 .net *"_ivl_94", 0 0, L_0x2156f50;  1 drivers
v0x2150240_0 .net *"_ivl_96", 0 0, L_0x2157360;  1 drivers
v0x2150320_0 .net *"_ivl_98", 0 0, L_0x21573d0;  1 drivers
v0x2150400_0 .net "a", 0 0, v0x214cd40_0;  alias, 1 drivers
v0x21504a0_0 .net "b", 0 0, v0x214cde0_0;  alias, 1 drivers
v0x2150590_0 .net "c", 0 0, v0x214ce80_0;  alias, 1 drivers
v0x2150680_0 .net "d", 0 0, v0x214cfc0_0;  alias, 1 drivers
v0x2150770_0 .net "out_pos", 0 0, L_0x2158040;  alias, 1 drivers
v0x2150830_0 .net "out_sop", 0 0, L_0x2155f40;  alias, 1 drivers
v0x21508f0_0 .net "y1", 0 0, L_0x2153650;  1 drivers
v0x21509b0_0 .net "y2", 0 0, L_0x2153d10;  1 drivers
v0x2150a70_0 .net "y3", 0 0, L_0x2153f60;  1 drivers
v0x2150b30_0 .net "y4", 0 0, L_0x21545b0;  1 drivers
v0x2150bf0_0 .net "y5", 0 0, L_0x2154bb0;  1 drivers
v0x2150cb0_0 .net "y6", 0 0, L_0x21550a0;  1 drivers
v0x2150d70_0 .net "y7", 0 0, L_0x2155770;  1 drivers
v0x2150e30_0 .net "y8", 0 0, L_0x21558f0;  1 drivers
S_0x2150fb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x20e9320;
 .timescale -12 -12;
E_0x20e59f0 .event anyedge, v0x2151da0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2151da0_0;
    %nor/r;
    %assign/vec4 v0x2151da0_0, 0;
    %wait E_0x20e59f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x214c210;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x214d0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x214d150_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x214c210;
T_4 ;
    %wait E_0x20fec00;
    %load/vec4 v0x214d1f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x214d0b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x214c210;
T_5 ;
    %wait E_0x20feaa0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x214cfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214ce80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214cde0_0, 0;
    %assign/vec4 v0x214cd40_0, 0;
    %wait E_0x20feaa0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x214cfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214ce80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214cde0_0, 0;
    %assign/vec4 v0x214cd40_0, 0;
    %wait E_0x20feaa0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x214cfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214ce80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214cde0_0, 0;
    %assign/vec4 v0x214cd40_0, 0;
    %wait E_0x20feaa0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x214cfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214ce80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214cde0_0, 0;
    %assign/vec4 v0x214cd40_0, 0;
    %wait E_0x20feaa0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x214cfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214ce80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214cde0_0, 0;
    %assign/vec4 v0x214cd40_0, 0;
    %wait E_0x20feaa0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x214cfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214ce80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214cde0_0, 0;
    %assign/vec4 v0x214cd40_0, 0;
    %wait E_0x20feaa0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x214cfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214ce80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214cde0_0, 0;
    %assign/vec4 v0x214cd40_0, 0;
    %wait E_0x20feaa0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x214cfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214ce80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214cde0_0, 0;
    %assign/vec4 v0x214cd40_0, 0;
    %wait E_0x20feaa0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x214cfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214ce80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214cde0_0, 0;
    %assign/vec4 v0x214cd40_0, 0;
    %wait E_0x20feaa0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x214cfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214ce80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214cde0_0, 0;
    %assign/vec4 v0x214cd40_0, 0;
    %wait E_0x20feaa0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x214cfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214ce80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214cde0_0, 0;
    %assign/vec4 v0x214cd40_0, 0;
    %wait E_0x20feaa0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x214cfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214ce80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214cde0_0, 0;
    %assign/vec4 v0x214cd40_0, 0;
    %wait E_0x20feaa0;
    %load/vec4 v0x214d0b0_0;
    %store/vec4 v0x214d150_0, 0, 1;
    %fork t_1, S_0x214c540;
    %jmp t_0;
    .scope S_0x214c540;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x214c780_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x214c780_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x20feaa0;
    %load/vec4 v0x214c780_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x214cfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214ce80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214cde0_0, 0;
    %assign/vec4 v0x214cd40_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x214c780_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x214c780_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x214c210;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20fec00;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x214cfc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214ce80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x214cde0_0, 0;
    %assign/vec4 v0x214cd40_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x214d0b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x214d150_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x20e9320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2151940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2151da0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x20e9320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2151940_0;
    %inv;
    %store/vec4 v0x2151940_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x20e9320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x214cf20_0, v0x2151f10_0, v0x2151760_0, v0x2151800_0, v0x21518a0_0, v0x21519e0_0, v0x2151c60_0, v0x2151bc0_0, v0x2151b20_0, v0x2151a80_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x20e9320;
T_9 ;
    %load/vec4 v0x2151d00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2151d00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2151d00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2151d00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2151d00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2151d00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2151d00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2151d00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2151d00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2151d00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x20e9320;
T_10 ;
    %wait E_0x20fec00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2151d00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2151d00_0, 4, 32;
    %load/vec4 v0x2151e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2151d00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2151d00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2151d00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2151d00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2151c60_0;
    %load/vec4 v0x2151c60_0;
    %load/vec4 v0x2151bc0_0;
    %xor;
    %load/vec4 v0x2151c60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2151d00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2151d00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2151d00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2151d00_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2151b20_0;
    %load/vec4 v0x2151b20_0;
    %load/vec4 v0x2151a80_0;
    %xor;
    %load/vec4 v0x2151b20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2151d00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2151d00_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2151d00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2151d00_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/ece241_2013_q2/iter3/response2/top_module.sv";
