{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716224795069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716224795080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 19:06:34 2024 " "Processing started: Mon May 20 19:06:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716224795080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716224795080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control_unit -c control_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off control_unit -c control_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716224795080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716224795749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716224795749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 11/zadanie 1/dec3to8/dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 11/zadanie 1/dec3to8/dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "../dec3to8/dec3to8.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/dec3to8/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716224804560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716224804560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/control_unit/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716224804564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716224804564 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_unit " "Elaborating entity \"control_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716224804588 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR control_unit.v(59) " "Verilog HDL Always Construct warning at control_unit.v(59): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/control_unit/control_unit.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716224804588 "|control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR control_unit.v(60) " "Verilog HDL Always Construct warning at control_unit.v(60): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/control_unit/control_unit.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716224804588 "|control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR control_unit.v(66) " "Verilog HDL Always Construct warning at control_unit.v(66): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/control_unit/control_unit.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716224804588 "|control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR control_unit.v(71) " "Verilog HDL Always Construct warning at control_unit.v(71): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/control_unit/control_unit.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716224804588 "|control_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(56) " "Verilog HDL Case Statement warning at control_unit.v(56): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/control_unit/control_unit.v" 56 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716224804588 "|control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR control_unit.v(79) " "Verilog HDL Always Construct warning at control_unit.v(79): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/control_unit/control_unit.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716224804588 "|control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR control_unit.v(84) " "Verilog HDL Always Construct warning at control_unit.v(84): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/control_unit/control_unit.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716224804588 "|control_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(76) " "Verilog HDL Case Statement warning at control_unit.v(76): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/control_unit/control_unit.v" 76 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716224804588 "|control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR control_unit.v(94) " "Verilog HDL Always Construct warning at control_unit.v(94): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/control_unit/control_unit.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716224804588 "|control_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(90) " "Verilog HDL Case Statement warning at control_unit.v(90): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/control_unit/control_unit.v" 90 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716224804588 "|control_unit"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R_in\[4\] GND " "Pin \"R_in\[4\]\" is stuck at GND" {  } { { "control_unit.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/control_unit/control_unit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716224805031 "|control_unit|R_in[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_in\[3\] GND " "Pin \"R_in\[3\]\" is stuck at GND" {  } { { "control_unit.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/control_unit/control_unit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716224805031 "|control_unit|R_in[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_in\[2\] GND " "Pin \"R_in\[2\]\" is stuck at GND" {  } { { "control_unit.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/control_unit/control_unit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716224805031 "|control_unit|R_in[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_in\[1\] GND " "Pin \"R_in\[1\]\" is stuck at GND" {  } { { "control_unit.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/control_unit/control_unit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716224805031 "|control_unit|R_in[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_in\[0\] GND " "Pin \"R_in\[0\]\" is stuck at GND" {  } { { "control_unit.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/control_unit/control_unit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716224805031 "|control_unit|R_in[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_out\[4\] GND " "Pin \"R_out\[4\]\" is stuck at GND" {  } { { "control_unit.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/control_unit/control_unit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716224805031 "|control_unit|R_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_out\[3\] GND " "Pin \"R_out\[3\]\" is stuck at GND" {  } { { "control_unit.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/control_unit/control_unit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716224805031 "|control_unit|R_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_out\[2\] GND " "Pin \"R_out\[2\]\" is stuck at GND" {  } { { "control_unit.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/control_unit/control_unit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716224805031 "|control_unit|R_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_out\[1\] GND " "Pin \"R_out\[1\]\" is stuck at GND" {  } { { "control_unit.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/control_unit/control_unit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716224805031 "|control_unit|R_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_out\[0\] GND " "Pin \"R_out\[0\]\" is stuck at GND" {  } { { "control_unit.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 11/Zadanie 1/control_unit/control_unit.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716224805031 "|control_unit|R_out[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716224805031 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716224805124 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716224805298 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716224805400 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716224805400 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716224805427 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716224805427 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716224805427 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716224805427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716224805440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 19:06:45 2024 " "Processing ended: Mon May 20 19:06:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716224805440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716224805440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716224805440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716224805440 ""}
