[
    {
        "age": null,
        "album": "",
        "author": "/u/Electr1",
        "bookmarked": false,
        "comments": [],
        "date_created": "2026-01-06T12:13:48.157367+00:00",
        "date_dead_since": null,
        "date_published": "2026-01-06T11:16:23+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1q5fw6q/bug_in_the_latest_version_of_riscv32unknownelfgcc/\"> <img src=\"https://b.thumbs.redditmedia.com/hej1pAypQ5ynuwr1Yp0q4TeCtCogdSIyeek9D3MqOrI.jpg\" alt=\"Bug in the latest version of riscv32-unknown-elf-gcc\" title=\"Bug in the latest version of riscv32-unknown-elf-gcc\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p><a href=\"https://preview.redd.it/jpl8nruyopbg1.png?width=688&amp;format=png&amp;auto=webp&amp;s=70482f8eb72db9ff65e733b9064fc356c60bdbd9\">https://preview.redd.it/jpl8nruyopbg1.png?width=688&amp;format=png&amp;auto=webp&amp;s=70482f8eb72db9ff65e733b9064fc356c60bdbd9</a></p> <p>Seems like there&#39;s some sort of bug in riscv32-unknown-elf-gcc (from <a href=\"https://github.com/riscv-collab/riscv-gnu-toolchain\">https://github.com/riscv-collab/riscv-gnu-toolchain</a>, built with <code>--with-arch=rv32g --with-abi=ilp32</code> </p> <p>I was wondering why my binary wasn&#39;t running when testing my risc-v ",
        "id": 4485943,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1q5fw6q/bug_in_the_latest_version_of_riscv32unknownelfgcc",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://b.thumbs.redditmedia.com/hej1pAypQ5ynuwr1Yp0q4TeCtCogdSIyeek9D3MqOrI.jpg",
        "title": "Bug in the latest version of riscv32-unknown-elf-gcc",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/kunalg123",
        "bookmarked": false,
        "comments": [],
        "date_created": "2026-01-06T23:14:58.797186+00:00",
        "date_dead_since": null,
        "date_published": "2026-01-06T06:20:40+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1q5b093/a_riscv_internship_built_on_real_hardware_90/\"> <img src=\"https://preview.redd.it/8tbrs8sf9obg1.jpeg?width=640&amp;crop=smart&amp;auto=webp&amp;s=1e9daac4671dffc80a645c3da4ca028ac477e59b\" alt=\"A RISC-V internship built on real hardware | 90 boards | 5 days\" title=\"A RISC-V internship built on real hardware | 90 boards | 5 days\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>This internship is designed around a simple idea: engineers learn best when they build the layer that makes hardware usable. </p> <p>Participants work directly on a RISC-V microcontroller, implement core firmware APIs, build a real driver or library, and validate everything on the VSDSquadron Mini board. </p> <p>No simulations-only learning.<br/> No copy-paste tasks.<br/> Just real firmware work on real hardware. </p> <p>Limited to 90 boards. Registrations open for 5 days only (this month\u2019s cohort).<br/> Details and enrollment:<br/> <a h",
        "id": 4491591,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1q5b093/a_riscv_internship_built_on_real_hardware_90",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://preview.redd.it/8tbrs8sf9obg1.jpeg?width=640&crop=smart&auto=webp&s=1e9daac4671dffc80a645c3da4ca028ac477e59b",
        "title": "A RISC-V internship built on real hardware | 90 boards | 5 days",
        "vote": 0
    }
]