// Seed: 2908750924
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2,
    output logic id_3,
    output logic id_4,
    input id_5,
    output id_6,
    output logic id_7,
    input id_8,
    output logic id_9,
    input logic id_10
);
  assign id_3 = id_8 & 1;
endmodule
