
*** Running vivado
    with args -log simple_arm_fpadd_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source simple_arm_fpadd_ip_0_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source simple_arm_fpadd_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/ip_repo/fpadd_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top simple_arm_fpadd_ip_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5611
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2408.383 ; gain = 0.000 ; free physical = 18760 ; free virtual = 31937
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'simple_arm_fpadd_ip_0_0' [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ip/simple_arm_fpadd_ip_0_0/synth/simple_arm_fpadd_ip_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'fpadd_ip_v1_0' [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/hdl/fpadd_ip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpadd_ip_v1_0_S00_AXI' [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/hdl/fpadd_ip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/hdl/fpadd_ip_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/hdl/fpadd_ip_v1_0_S00_AXI.v:372]
INFO: [Synth 8-6155] done synthesizing module 'fpadd_ip_v1_0_S00_AXI' (1#1) [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/hdl/fpadd_ip_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/hdl/fpadd_ip_v1_0.v:88]
INFO: [Synth 8-6157] synthesizing module 'fpadd_system' [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/src/fpadd_system.v:8]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/src/Debouncer.v:1]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DFF' [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/src/DFF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DFF' (2#1) [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/src/DFF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (3#1) [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/src/Debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'L2P' [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/src/L2P.v:2]
	Parameter low_state bound to: 2'b00 
	Parameter edge_state bound to: 2'b01 
	Parameter high_state bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'L2P' (4#1) [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/src/L2P.v:2]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/src/DataMemory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (5#1) [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/src/DataMemory.v:1]
INFO: [Synth 8-6157] synthesizing module 'fpadd_pipeline' [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/src/fpadd_pipelined.v:17]
INFO: [Synth 8-6157] synthesizing module 'first_stage' [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/src/first_stage.v:23]
INFO: [Synth 8-6155] done synthesizing module 'first_stage' (6#1) [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/src/first_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'second_stage' [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/src/second_stage.v:23]
INFO: [Synth 8-6155] done synthesizing module 'second_stage' (7#1) [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/src/second_stage.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpadd_pipeline' (8#1) [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/src/fpadd_pipelined.v:17]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/src/seven_seg.v:40]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/src/seven_seg.v:18]
INFO: [Synth 8-6155] done synthesizing module 'counter' (9#1) [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/src/seven_seg.v:18]
INFO: [Synth 8-226] default block is never used [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/src/seven_seg.v:70]
INFO: [Synth 8-226] default block is never used [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/src/seven_seg.v:92]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (10#1) [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/src/seven_seg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'fpadd_system' (11#1) [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/src/fpadd_system.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fpadd_ip_v1_0' (12#1) [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ipshared/bc27/hdl/fpadd_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'simple_arm_fpadd_ip_0_0' (13#1) [/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.gen/sources_1/bd/simple_arm/ip/simple_arm_fpadd_ip_0_0/synth/simple_arm_fpadd_ip_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2408.383 ; gain = 0.000 ; free physical = 19467 ; free virtual = 32645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.383 ; gain = 0.000 ; free physical = 19472 ; free virtual = 32650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2408.383 ; gain = 0.000 ; free physical = 19472 ; free virtual = 32650
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2408.383 ; gain = 0.000 ; free physical = 19466 ; free virtual = 32644
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2472.047 ; gain = 0.000 ; free physical = 19319 ; free virtual = 32497
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2472.047 ; gain = 0.000 ; free physical = 19319 ; free virtual = 32497
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2472.047 ; gain = 63.664 ; free physical = 19433 ; free virtual = 32611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2472.047 ; gain = 63.664 ; free physical = 19433 ; free virtual = 32611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2472.047 ; gain = 63.664 ; free physical = 19433 ; free virtual = 32611
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'L2P'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               low_state |                               00 |                               00
              edge_state |                               01 |                               01
              high_state |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'L2P'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2472.047 ; gain = 63.664 ; free physical = 19414 ; free virtual = 32593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   25 Bit       Adders := 2     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 2     
	  25 Input    8 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 10    
	               32 Bit    Registers := 9     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input   25 Bit        Muxes := 5     
	   2 Input   24 Bit        Muxes := 30    
	   2 Input   23 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 5     
	  33 Input    7 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 27    
	   2 Input    1 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2472.047 ; gain = 63.664 ; free physical = 19419 ; free virtual = 32602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2472.047 ; gain = 63.664 ; free physical = 19300 ; free virtual = 32483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2472.047 ; gain = 63.664 ; free physical = 19299 ; free virtual = 32482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2472.047 ; gain = 63.664 ; free physical = 19282 ; free virtual = 32465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2472.047 ; gain = 63.664 ; free physical = 19282 ; free virtual = 32465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2472.047 ; gain = 63.664 ; free physical = 19282 ; free virtual = 32465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2472.047 ; gain = 63.664 ; free physical = 19282 ; free virtual = 32465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2472.047 ; gain = 63.664 ; free physical = 19282 ; free virtual = 32465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2472.047 ; gain = 63.664 ; free physical = 19282 ; free virtual = 32465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2472.047 ; gain = 63.664 ; free physical = 19282 ; free virtual = 32465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    51|
|2     |LUT1   |    35|
|3     |LUT2   |   118|
|4     |LUT3   |   138|
|5     |LUT4   |   113|
|6     |LUT5   |   157|
|7     |LUT6   |   291|
|8     |FDCE   |    81|
|9     |FDPE   |     2|
|10    |FDRE   |   271|
|11    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2472.047 ; gain = 63.664 ; free physical = 19282 ; free virtual = 32465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2472.047 ; gain = 0.000 ; free physical = 19336 ; free virtual = 32519
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2472.055 ; gain = 63.664 ; free physical = 19336 ; free virtual = 32519
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2472.055 ; gain = 0.000 ; free physical = 19431 ; free virtual = 32614
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2472.055 ; gain = 0.000 ; free physical = 19388 ; free virtual = 32571
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2472.055 ; gain = 72.043 ; free physical = 19428 ; free virtual = 32611
INFO: [Common 17-1381] The checkpoint '/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.runs/simple_arm_fpadd_ip_0_0_synth_1/simple_arm_fpadd_ip_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP simple_arm_fpadd_ip_0_0, cache-ID = e8dce044c73c30b6
INFO: [Coretcl 2-1174] Renamed 15 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/inf2020/gkapakos/Desktop/Embedded/labs/lab2/step3/fpadd_arm/fpadd_arm.runs/simple_arm_fpadd_ip_0_0_synth_1/simple_arm_fpadd_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file simple_arm_fpadd_ip_0_0_utilization_synth.rpt -pb simple_arm_fpadd_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 13 16:01:02 2024...
