

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Mon Aug 10 12:02:46 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        dct_prj
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      5.79|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1850|  1850|  1851|  1851|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+------+------+------+------+---------+
        |                       |            |   Latency   |   Interval  | Pipeline|
        |        Instance       |   Module   |  min |  max |  min |  max |   Type  |
        +-----------------------+------------+------+------+------+------+---------+
        |grp_dct_dct_2d_fu_184  |dct_dct_2d  |  1717|  1717|  1717|  1717|   none  |
        +-----------------------+------------+------+------+------+------+---------+

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        |- WR_Loop_Row_WR_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      84|
|FIFO             |        -|      -|       -|       -|
|Instance         |        3|      1|     188|     320|
|Memory           |        2|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      54|
|Register         |        -|      -|      61|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        5|      1|     249|     458|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+-----+-----+
    |        Instance       |   Module   | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------+------------+---------+-------+-----+-----+
    |grp_dct_dct_2d_fu_184  |dct_dct_2d  |        3|      1|  188|  320|
    +-----------------------+------------+---------+-------+-----+-----+
    |Total                  |            |        3|      1|  188|  320|
    +-----------------------+------------+---------+-------+-----+-----+

    * Memory: 
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |         Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |buf_2d_in_U   |dct_dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    |buf_2d_out_U  |dct_dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                       |        2|  0|   0|   128|   32|     2|         2048|
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_379_p2                   |     +    |      0|  0|   4|           1|           4|
    |c_fu_259_p2                     |     +    |      0|  0|   4|           1|           4|
    |indvar_flatten_next1_fu_296_p2  |     +    |      0|  0|   7|           7|           1|
    |indvar_flatten_next_fu_198_p2   |     +    |      0|  0|   7|           7|           1|
    |p_addr1_fu_279_p2               |     +    |      0|  0|   8|           8|           8|
    |p_addr3_fu_362_p2               |     +    |      0|  0|   8|           8|           8|
    |r_fu_218_p2                     |     +    |      0|  0|   4|           1|           4|
    |r_s_fu_316_p2                   |     +    |      0|  0|   4|           1|           4|
    |tmp_5_i_fu_248_p2               |     +    |      0|  0|   6|           6|           6|
    |tmp_9_i_fu_373_p2               |     +    |      0|  0|   6|           6|           6|
    |c_i6_mid2_fu_308_p3             |  Select  |      0|  0|   4|           1|           1|
    |c_i_mid2_fu_210_p3              |  Select  |      0|  0|   4|           1|           1|
    |r_i2_mid2_fu_322_p3             |  Select  |      0|  0|   4|           1|           4|
    |r_i_mid2_fu_224_p3              |  Select  |      0|  0|   4|           1|           4|
    |exitcond_flatten1_fu_290_p2     |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_flatten_fu_192_p2      |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_i1_fu_302_p2           |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_i_fu_204_p2            |   icmp   |      0|  0|   2|           4|           5|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  84|          72|          82|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |   1|          7|    1|          7|
    |buf_2d_in_address0       |   6|          3|    6|         18|
    |buf_2d_in_ce0            |   1|          3|    1|          3|
    |buf_2d_out_address0      |   6|          3|    6|         18|
    |buf_2d_out_ce0           |   1|          3|    1|          3|
    |buf_2d_out_we0           |   1|          2|    1|          2|
    |c_i6_reg_173             |   4|          2|    4|          8|
    |c_i_reg_140              |   4|          2|    4|          8|
    |indvar_flatten1_reg_151  |   7|          2|    7|         14|
    |indvar_flatten_reg_118   |   7|          2|    7|         14|
    |r_i2_phi_fu_166_p4       |   4|          2|    4|          8|
    |r_i2_reg_162             |   4|          2|    4|          8|
    |r_i_phi_fu_133_p4        |   4|          2|    4|          8|
    |r_i_reg_129              |   4|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         37|   54|        127|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                    |  6|   0|    6|          0|
    |ap_reg_ppiten_pp0_it0                        |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                        |  1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                        |  1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                        |  1|   0|    1|          0|
    |c_i6_reg_173                                 |  4|   0|    4|          0|
    |c_i_mid2_reg_398                             |  4|   0|    4|          0|
    |c_i_reg_140                                  |  4|   0|    4|          0|
    |exitcond_flatten1_reg_419                    |  1|   0|    1|          0|
    |exitcond_flatten_reg_389                     |  1|   0|    1|          0|
    |grp_dct_dct_2d_fu_184_ap_start_ap_start_reg  |  1|   0|    1|          0|
    |indvar_flatten1_reg_151                      |  7|   0|    7|          0|
    |indvar_flatten_reg_118                       |  7|   0|    7|          0|
    |r_i2_mid2_reg_428                            |  4|   0|    4|          0|
    |r_i2_reg_162                                 |  4|   0|    4|          0|
    |r_i_mid2_reg_403                             |  4|   0|    4|          0|
    |r_i_reg_129                                  |  4|   0|    4|          0|
    |tmp_9_i_reg_438                              |  6|   0|    6|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        | 61|   0|   61|          0|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 2
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
  Pipeline-1: II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	8  / (exitcond_flatten1)
	7  / (!exitcond_flatten1)
7 --> 
	6  / true
8 --> 
* FSM state operations: 

 <State 1>: 2.33ns
ST_1: stg_9 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !7

ST_1: stg_10 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !13

ST_1: stg_11 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

ST_1: buf_2d_in [1/1] 2.33ns
:3  %buf_2d_in = alloca [64 x i16], align 2

ST_1: buf_2d_out [1/1] 2.33ns
:4  %buf_2d_out = alloca [64 x i16], align 2

ST_1: stg_14 [1/1] 1.09ns
:5  br label %1


 <State 2>: 5.75ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: r_i [1/1] 0.00ns
:1  %r_i = phi i4 [ 0, %0 ], [ %r_i_mid2, %.reset ]

ST_2: c_i [1/1] 0.00ns
:2  %c_i = phi i4 [ 0, %0 ], [ %c, %.reset ]

ST_2: exitcond_flatten [1/1] 1.35ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next [1/1] 1.34ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: stg_20 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %read_data.exit, label %.reset

ST_2: exitcond_i [1/1] 1.24ns
.reset:2  %exitcond_i = icmp eq i4 %c_i, -8

ST_2: c_i_mid2 [1/1] 0.84ns
.reset:3  %c_i_mid2 = select i1 %exitcond_i, i4 0, i4 %c_i

ST_2: r [1/1] 0.48ns
.reset:4  %r = add i4 1, %r_i

ST_2: r_i_mid2 [1/1] 0.84ns
.reset:5  %r_i_mid2 = select i1 %exitcond_i, i4 %r, i4 %r_i

ST_2: tmp [1/1] 0.00ns
.reset:6  %tmp = trunc i4 %r_i_mid2 to i3

ST_2: tmp_i [1/1] 0.00ns
.reset:7  %tmp_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

ST_2: c_i_cast6 [1/1] 0.00ns
.reset:8  %c_i_cast6 = zext i4 %c_i_mid2 to i6

ST_2: tmp_5_i [1/1] 1.34ns
.reset:12  %tmp_5_i = add i6 %c_i_cast6, %tmp_i

ST_2: tmp_6_i [1/1] 0.00ns
.reset:13  %tmp_6_i = zext i6 %tmp_5_i to i64

ST_2: input_addr [1/1] 0.00ns
.reset:14  %input_addr = getelementptr [64 x i16]* %input_r, i64 0, i64 %tmp_6_i

ST_2: input_load [2/2] 2.33ns
.reset:15  %input_load = load i16* %input_addr, align 2

ST_2: c [1/1] 0.48ns
.reset:24  %c = add i4 1, %c_i_mid2


 <State 3>: 4.66ns
ST_3: stg_33 [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @RD_Loop_Row_RD_Loop_Col_str)

ST_3: empty [1/1] 0.00ns
.reset:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_3: stg_35 [1/1] 0.00ns
.reset:9  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

ST_3: tmp_12_i [1/1] 0.00ns
.reset:10  %tmp_12_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

ST_3: stg_37 [1/1] 0.00ns
.reset:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_3: input_load [1/2] 2.33ns
.reset:15  %input_load = load i16* %input_addr, align 2

ST_3: tmp_7_i_trn_cast [1/1] 0.00ns
.reset:16  %tmp_7_i_trn_cast = zext i4 %c_i_mid2 to i8

ST_3: tmp_1 [1/1] 0.00ns
.reset:17  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i_mid2, i3 0)

ST_3: p_addr_cast [1/1] 0.00ns
.reset:18  %p_addr_cast = zext i7 %tmp_1 to i8

ST_3: p_addr1 [1/1] 1.34ns
.reset:19  %p_addr1 = add i8 %p_addr_cast, %tmp_7_i_trn_cast

ST_3: tmp_2 [1/1] 0.00ns
.reset:20  %tmp_2 = zext i8 %p_addr1 to i64

ST_3: buf_2d_in_addr [1/1] 0.00ns
.reset:21  %buf_2d_in_addr = getelementptr [64 x i16]* %buf_2d_in, i64 0, i64 %tmp_2

ST_3: stg_45 [1/1] 2.33ns
.reset:22  store i16 %input_load, i16* %buf_2d_in_addr, align 2

ST_3: empty_5 [1/1] 0.00ns
.reset:23  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_12_i) nounwind

ST_3: stg_47 [1/1] 0.00ns
.reset:25  br label %1


 <State 4>: 0.00ns
ST_4: stg_48 [2/2] 0.00ns
read_data.exit:0  call fastcc void @dct_dct_2d([64 x i16]* nocapture %buf_2d_in, [64 x i16]* nocapture %buf_2d_out) nounwind


 <State 5>: 1.09ns
ST_5: stg_49 [1/2] 0.00ns
read_data.exit:0  call fastcc void @dct_dct_2d([64 x i16]* nocapture %buf_2d_in, [64 x i16]* nocapture %buf_2d_out) nounwind

ST_5: stg_50 [1/1] 1.09ns
read_data.exit:1  br label %2


 <State 6>: 5.75ns
ST_6: indvar_flatten1 [1/1] 0.00ns
:0  %indvar_flatten1 = phi i7 [ 0, %read_data.exit ], [ %indvar_flatten_next1, %.reset10 ]

ST_6: r_i2 [1/1] 0.00ns
:1  %r_i2 = phi i4 [ 0, %read_data.exit ], [ %r_i2_mid2, %.reset10 ]

ST_6: c_i6 [1/1] 0.00ns
:2  %c_i6 = phi i4 [ 0, %read_data.exit ], [ %c_1, %.reset10 ]

ST_6: exitcond_flatten1 [1/1] 1.35ns
:3  %exitcond_flatten1 = icmp eq i7 %indvar_flatten1, -64

ST_6: indvar_flatten_next1 [1/1] 1.34ns
:4  %indvar_flatten_next1 = add i7 %indvar_flatten1, 1

ST_6: stg_56 [1/1] 0.00ns
:5  br i1 %exitcond_flatten1, label %write_data.exit, label %.reset10

ST_6: exitcond_i1 [1/1] 1.24ns
.reset10:2  %exitcond_i1 = icmp eq i4 %c_i6, -8

ST_6: c_i6_mid2 [1/1] 0.84ns
.reset10:3  %c_i6_mid2 = select i1 %exitcond_i1, i4 0, i4 %c_i6

ST_6: r_s [1/1] 0.48ns
.reset10:4  %r_s = add i4 1, %r_i2

ST_6: r_i2_mid2 [1/1] 0.84ns
.reset10:5  %r_i2_mid2 = select i1 %exitcond_i1, i4 %r_s, i4 %r_i2

ST_6: tmp_3 [1/1] 0.00ns
.reset10:6  %tmp_3 = trunc i4 %r_i2_mid2 to i3

ST_6: tmp_i5 [1/1] 0.00ns
.reset10:7  %tmp_i5 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_3, i3 0)

ST_6: c_i6_cast2 [1/1] 0.00ns
.reset10:8  %c_i6_cast2 = zext i4 %c_i6_mid2 to i6

ST_6: tmp_8_i_trn_cast [1/1] 0.00ns
.reset10:12  %tmp_8_i_trn_cast = zext i4 %c_i6_mid2 to i8

ST_6: tmp_4 [1/1] 0.00ns
.reset10:13  %tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i2_mid2, i3 0)

ST_6: p_addr2_cast [1/1] 0.00ns
.reset10:14  %p_addr2_cast = zext i7 %tmp_4 to i8

ST_6: p_addr3 [1/1] 1.34ns
.reset10:15  %p_addr3 = add i8 %p_addr2_cast, %tmp_8_i_trn_cast

ST_6: tmp_5 [1/1] 0.00ns
.reset10:16  %tmp_5 = zext i8 %p_addr3 to i64

ST_6: buf_2d_out_addr [1/1] 0.00ns
.reset10:17  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i64 0, i64 %tmp_5

ST_6: buf_2d_out_load [2/2] 2.33ns
.reset10:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_6: tmp_9_i [1/1] 1.34ns
.reset10:19  %tmp_9_i = add i6 %c_i6_cast2, %tmp_i5

ST_6: c_1 [1/1] 0.48ns
.reset10:24  %c_1 = add i4 1, %c_i6_mid2


 <State 7>: 4.66ns
ST_7: stg_73 [1/1] 0.00ns
.reset10:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @WR_Loop_Row_WR_Loop_Col_str)

ST_7: empty_6 [1/1] 0.00ns
.reset10:1  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_7: stg_75 [1/1] 0.00ns
.reset10:9  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str12) nounwind

ST_7: tmp_2_i [1/1] 0.00ns
.reset10:10  %tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12) nounwind

ST_7: stg_77 [1/1] 0.00ns
.reset10:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_7: buf_2d_out_load [1/2] 2.33ns
.reset10:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_7: tmp_3_i [1/1] 0.00ns
.reset10:20  %tmp_3_i = zext i6 %tmp_9_i to i64

ST_7: output_addr [1/1] 0.00ns
.reset10:21  %output_addr = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_3_i

ST_7: stg_81 [1/1] 2.33ns
.reset10:22  store i16 %buf_2d_out_load, i16* %output_addr, align 2

ST_7: empty_7 [1/1] 0.00ns
.reset10:23  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_2_i) nounwind

ST_7: stg_83 [1/1] 0.00ns
.reset10:25  br label %2


 <State 8>: 0.00ns
ST_8: stg_84 [1/1] 0.00ns
write_data.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x177e1798e0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x177e17a9c0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x177e17ac90; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_9                (specbitsmap      ) [ 000000000]
stg_10               (specbitsmap      ) [ 000000000]
stg_11               (spectopmodule    ) [ 000000000]
buf_2d_in            (alloca           ) [ 001111000]
buf_2d_out           (alloca           ) [ 001111110]
stg_14               (br               ) [ 011100000]
indvar_flatten       (phi              ) [ 001000000]
r_i                  (phi              ) [ 001000000]
c_i                  (phi              ) [ 001000000]
exitcond_flatten     (icmp             ) [ 001100000]
indvar_flatten_next  (add              ) [ 011100000]
stg_20               (br               ) [ 000000000]
exitcond_i           (icmp             ) [ 000000000]
c_i_mid2             (select           ) [ 001100000]
r                    (add              ) [ 000000000]
r_i_mid2             (select           ) [ 011100000]
tmp                  (trunc            ) [ 000000000]
tmp_i                (bitconcatenate   ) [ 000000000]
c_i_cast6            (zext             ) [ 000000000]
tmp_5_i              (add              ) [ 000000000]
tmp_6_i              (zext             ) [ 000000000]
input_addr           (getelementptr    ) [ 001100000]
c                    (add              ) [ 011100000]
stg_33               (specloopname     ) [ 000000000]
empty                (speclooptripcount) [ 000000000]
stg_35               (specloopname     ) [ 000000000]
tmp_12_i             (specregionbegin  ) [ 000000000]
stg_37               (specpipeline     ) [ 000000000]
input_load           (load             ) [ 000000000]
tmp_7_i_trn_cast     (zext             ) [ 000000000]
tmp_1                (bitconcatenate   ) [ 000000000]
p_addr_cast          (zext             ) [ 000000000]
p_addr1              (add              ) [ 000000000]
tmp_2                (zext             ) [ 000000000]
buf_2d_in_addr       (getelementptr    ) [ 000000000]
stg_45               (store            ) [ 000000000]
empty_5              (specregionend    ) [ 000000000]
stg_47               (br               ) [ 011100000]
stg_49               (call             ) [ 000000000]
stg_50               (br               ) [ 000001110]
indvar_flatten1      (phi              ) [ 000000100]
r_i2                 (phi              ) [ 000000100]
c_i6                 (phi              ) [ 000000100]
exitcond_flatten1    (icmp             ) [ 000000110]
indvar_flatten_next1 (add              ) [ 000001110]
stg_56               (br               ) [ 000000000]
exitcond_i1          (icmp             ) [ 000000000]
c_i6_mid2            (select           ) [ 000000000]
r_s                  (add              ) [ 000000000]
r_i2_mid2            (select           ) [ 000001110]
tmp_3                (trunc            ) [ 000000000]
tmp_i5               (bitconcatenate   ) [ 000000000]
c_i6_cast2           (zext             ) [ 000000000]
tmp_8_i_trn_cast     (zext             ) [ 000000000]
tmp_4                (bitconcatenate   ) [ 000000000]
p_addr2_cast         (zext             ) [ 000000000]
p_addr3              (add              ) [ 000000000]
tmp_5                (zext             ) [ 000000000]
buf_2d_out_addr      (getelementptr    ) [ 000000110]
tmp_9_i              (add              ) [ 000000110]
c_1                  (add              ) [ 000001110]
stg_73               (specloopname     ) [ 000000000]
empty_6              (speclooptripcount) [ 000000000]
stg_75               (specloopname     ) [ 000000000]
tmp_2_i              (specregionbegin  ) [ 000000000]
stg_77               (specpipeline     ) [ 000000000]
buf_2d_out_load      (load             ) [ 000000000]
tmp_3_i              (zext             ) [ 000000000]
output_addr          (getelementptr    ) [ 000000000]
stg_81               (store            ) [ 000000000]
empty_7              (specregionend    ) [ 000000000]
stg_83               (br               ) [ 000001110]
stg_84               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RD_Loop_Row_RD_Loop_Col_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_dct_2d"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WR_Loop_Row_WR_Loop_Col_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="buf_2d_in_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="buf_2d_out_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="input_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="6" slack="0"/>
<pin id="74" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="6" slack="0"/>
<pin id="79" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="80" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="buf_2d_in_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_addr/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="stg_45_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_45/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buf_2d_out_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/6 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_out_load/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="output_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="6" slack="0"/>
<pin id="109" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/7 "/>
</bind>
</comp>

<comp id="112" class="1004" name="stg_81_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_81/7 "/>
</bind>
</comp>

<comp id="118" class="1005" name="indvar_flatten_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="7" slack="1"/>
<pin id="120" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_flatten_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="7" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="r_i_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="1"/>
<pin id="131" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="r_i_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="4" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i/2 "/>
</bind>
</comp>

<comp id="140" class="1005" name="c_i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="1"/>
<pin id="142" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="c_i_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="4" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="indvar_flatten1_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="1"/>
<pin id="153" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="indvar_flatten1_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="7" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/6 "/>
</bind>
</comp>

<comp id="162" class="1005" name="r_i2_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="1"/>
<pin id="164" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i2 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="r_i2_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i2/6 "/>
</bind>
</comp>

<comp id="173" class="1005" name="c_i6_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="1"/>
<pin id="175" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i6 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="c_i6_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="4" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i6/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_dct_dct_2d_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="188" dir="0" index="3" bw="15" slack="0"/>
<pin id="189" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_48/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="exitcond_flatten_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="0" index="1" bw="7" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="indvar_flatten_next_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="exitcond_i_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="c_i_mid2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="4" slack="0"/>
<pin id="213" dir="0" index="2" bw="4" slack="0"/>
<pin id="214" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_i_mid2/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="r_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="4" slack="0"/>
<pin id="221" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="r_i_mid2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="4" slack="0"/>
<pin id="227" dir="0" index="2" bw="4" slack="0"/>
<pin id="228" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_i_mid2/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_i_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="0" index="1" bw="3" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="c_i_cast6_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i_cast6/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_5_i_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="6" slack="0"/>
<pin id="251" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_i/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_6_i_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="c_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="4" slack="0"/>
<pin id="262" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_7_i_trn_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="1"/>
<pin id="267" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i_trn_cast/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="1"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_addr_cast_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr_cast/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_addr1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="0"/>
<pin id="281" dir="0" index="1" bw="4" slack="0"/>
<pin id="282" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="exitcond_flatten1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="0" index="1" bw="7" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="indvar_flatten_next1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/6 "/>
</bind>
</comp>

<comp id="302" class="1004" name="exitcond_i1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="4" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="c_i6_mid2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="4" slack="0"/>
<pin id="311" dir="0" index="2" bw="4" slack="0"/>
<pin id="312" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_i6_mid2/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="r_s_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="4" slack="0"/>
<pin id="319" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_s/6 "/>
</bind>
</comp>

<comp id="322" class="1004" name="r_i2_mid2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="4" slack="0"/>
<pin id="325" dir="0" index="2" bw="4" slack="0"/>
<pin id="326" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_i2_mid2/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_i5_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="0"/>
<pin id="336" dir="0" index="1" bw="3" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i5/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="c_i6_cast2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i6_cast2/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_8_i_trn_cast_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i_trn_cast/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_4_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="0"/>
<pin id="352" dir="0" index="1" bw="4" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_addr2_cast_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="7" slack="0"/>
<pin id="360" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr2_cast/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_addr3_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="0"/>
<pin id="364" dir="0" index="1" bw="4" slack="0"/>
<pin id="365" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr3/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_5_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_9_i_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="0" index="1" bw="6" slack="0"/>
<pin id="376" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9_i/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="c_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="4" slack="0"/>
<pin id="382" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_3_i_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="1"/>
<pin id="387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i/7 "/>
</bind>
</comp>

<comp id="389" class="1005" name="exitcond_flatten_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="1"/>
<pin id="391" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="393" class="1005" name="indvar_flatten_next_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="398" class="1005" name="c_i_mid2_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="1"/>
<pin id="400" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i_mid2 "/>
</bind>
</comp>

<comp id="403" class="1005" name="r_i_mid2_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="0"/>
<pin id="405" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r_i_mid2 "/>
</bind>
</comp>

<comp id="409" class="1005" name="input_addr_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="6" slack="1"/>
<pin id="411" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="414" class="1005" name="c_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="0"/>
<pin id="416" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="419" class="1005" name="exitcond_flatten1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="423" class="1005" name="indvar_flatten_next1_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="428" class="1005" name="r_i2_mid2_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="0"/>
<pin id="430" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r_i2_mid2 "/>
</bind>
</comp>

<comp id="433" class="1005" name="buf_2d_out_addr_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="1"/>
<pin id="435" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_9_i_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="1"/>
<pin id="440" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i "/>
</bind>
</comp>

<comp id="443" class="1005" name="c_1_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="30" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="30" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="77" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="93"><net_src comp="82" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="94" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="100" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="190"><net_src comp="56" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="196"><net_src comp="122" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="122" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="144" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="144" pin="4"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="133" pin="4"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="204" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="218" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="133" pin="4"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="210" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="236" pin="3"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="263"><net_src comp="24" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="210" pin="3"/><net_sink comp="259" pin=1"/></net>

<net id="273"><net_src comp="52" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="28" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="278"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="265" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="294"><net_src comp="155" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="18" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="155" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="20" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="177" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="16" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="177" pin="4"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="24" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="166" pin="4"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="302" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="316" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="166" pin="4"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="26" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="28" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="345"><net_src comp="308" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="308" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="52" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="322" pin="3"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="28" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="361"><net_src comp="350" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="346" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="377"><net_src comp="342" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="334" pin="3"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="24" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="308" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="385" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="392"><net_src comp="192" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="198" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="401"><net_src comp="210" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="406"><net_src comp="224" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="412"><net_src comp="70" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="417"><net_src comp="259" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="422"><net_src comp="290" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="296" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="431"><net_src comp="322" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="436"><net_src comp="94" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="441"><net_src comp="373" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="446"><net_src comp="379" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="177" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_20 : 2
		exitcond_i : 1
		c_i_mid2 : 2
		r : 1
		r_i_mid2 : 2
		tmp : 3
		tmp_i : 4
		c_i_cast6 : 3
		tmp_5_i : 5
		tmp_6_i : 6
		input_addr : 7
		input_load : 8
		c : 3
	State 3
		p_addr_cast : 1
		p_addr1 : 2
		tmp_2 : 3
		buf_2d_in_addr : 4
		stg_45 : 5
		empty_5 : 1
	State 4
	State 5
	State 6
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		stg_56 : 2
		exitcond_i1 : 1
		c_i6_mid2 : 2
		r_s : 1
		r_i2_mid2 : 2
		tmp_3 : 3
		tmp_i5 : 4
		c_i6_cast2 : 3
		tmp_8_i_trn_cast : 3
		tmp_4 : 3
		p_addr2_cast : 4
		p_addr3 : 5
		tmp_5 : 6
		buf_2d_out_addr : 7
		buf_2d_out_load : 8
		tmp_9_i : 5
		c_1 : 3
	State 7
		output_addr : 1
		stg_81 : 2
		empty_7 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   call   |    grp_dct_dct_2d_fu_184    |    3    |    1    |  10.85  |   249   |   234   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |  indvar_flatten_next_fu_198 |    0    |    0    |    0    |    0    |    7    |
|          |           r_fu_218          |    0    |    0    |    0    |    0    |    4    |
|          |        tmp_5_i_fu_248       |    0    |    0    |    0    |    0    |    6    |
|          |           c_fu_259          |    0    |    0    |    0    |    0    |    4    |
|    add   |        p_addr1_fu_279       |    0    |    0    |    0    |    0    |    7    |
|          | indvar_flatten_next1_fu_296 |    0    |    0    |    0    |    0    |    7    |
|          |          r_s_fu_316         |    0    |    0    |    0    |    0    |    4    |
|          |        p_addr3_fu_362       |    0    |    0    |    0    |    0    |    7    |
|          |        tmp_9_i_fu_373       |    0    |    0    |    0    |    0    |    6    |
|          |          c_1_fu_379         |    0    |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       c_i_mid2_fu_210       |    0    |    0    |    0    |    0    |    4    |
|  select  |       r_i_mid2_fu_224       |    0    |    0    |    0    |    0    |    4    |
|          |       c_i6_mid2_fu_308      |    0    |    0    |    0    |    0    |    4    |
|          |       r_i2_mid2_fu_322      |    0    |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |   exitcond_flatten_fu_192   |    0    |    0    |    0    |    0    |    3    |
|   icmp   |      exitcond_i_fu_204      |    0    |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten1_fu_290  |    0    |    0    |    0    |    0    |    3    |
|          |      exitcond_i1_fu_302     |    0    |    0    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   trunc  |          tmp_fu_232         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_3_fu_330        |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |         tmp_i_fu_236        |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|         tmp_1_fu_268        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_i5_fu_334        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_4_fu_350        |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       c_i_cast6_fu_244      |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_6_i_fu_254       |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_7_i_trn_cast_fu_265   |    0    |    0    |    0    |    0    |    0    |
|          |      p_addr_cast_fu_275     |    0    |    0    |    0    |    0    |    0    |
|   zext   |         tmp_2_fu_285        |    0    |    0    |    0    |    0    |    0    |
|          |      c_i6_cast2_fu_342      |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_8_i_trn_cast_fu_346   |    0    |    0    |    0    |    0    |    0    |
|          |     p_addr2_cast_fu_358     |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_5_fu_368        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_3_i_fu_385       |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   Total  |                             |    3    |    1    |  10.85  |   249   |   316   |
|----------|-----------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|   buf_2d_in   |    1   |    0   |    0   |
|   buf_2d_out  |    1   |    0   |    0   |
|dct_coeff_table|    0   |   15   |   15   |
+---------------+--------+--------+--------+
|     Total     |    2   |   15   |   15   |
+---------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   buf_2d_out_addr_reg_433  |    6   |
|         c_1_reg_443        |    4   |
|        c_i6_reg_173        |    4   |
|      c_i_mid2_reg_398      |    4   |
|         c_i_reg_140        |    4   |
|          c_reg_414         |    4   |
|  exitcond_flatten1_reg_419 |    1   |
|  exitcond_flatten_reg_389  |    1   |
|   indvar_flatten1_reg_151  |    7   |
|indvar_flatten_next1_reg_423|    7   |
| indvar_flatten_next_reg_393|    7   |
|   indvar_flatten_reg_118   |    7   |
|     input_addr_reg_409     |    6   |
|      r_i2_mid2_reg_428     |    4   |
|        r_i2_reg_162        |    4   |
|      r_i_mid2_reg_403      |    4   |
|         r_i_reg_129        |    4   |
|       tmp_9_i_reg_438      |    6   |
+----------------------------+--------+
|            Total           |   84   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_77 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_100 |  p0  |   2  |   6  |   12   ||    6    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||   2.17  ||    12   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |    1   |   10   |   249  |   316  |
|   Memory  |    2   |    -   |    -   |   15   |   15   |
|Multiplexer|    -   |    -   |    2   |    -   |   12   |
|  Register |    -   |    -   |    -   |   84   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   13   |   348  |   343  |
+-----------+--------+--------+--------+--------+--------+
