

================================================================
== Vitis HLS Report for 'input_bucket_1_1'
================================================================
* Date:           Mon Apr 17 11:21:07 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.664 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      126|      126|  1.260 us|  1.260 us|  126|  126|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_101_1  |      125|      125|         5|          -|          -|    25|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      162|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       69|    -|
|Register             |        -|     -|       55|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|       55|      231|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_4ns_5ns_9ns_9_4_1_U5  |mac_muladd_4ns_5ns_9ns_9_4_1  |  i0 * i1 + i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln101_fu_124_p2   |         +|   0|  0|   12|           5|           1|
    |bucket_pointer_d0     |         +|   0|  0|   39|          32|           1|
    |shifted_fu_135_p2     |      ashr|   0|  0|  100|          32|          32|
    |icmp_ln101_fu_118_p2  |      icmp|   0|  0|    9|           5|           4|
    |ap_block_state1       |        or|   0|  0|    2|           1|           1|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0|  162|          75|          39|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  37|          7|    1|          7|
    |ap_done                  |   9|          2|    1|          2|
    |bucket_pointer_address0  |  14|          3|    4|         12|
    |j_fu_44                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  69|         14|   11|         31|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |bucket_pointer_addr_reg_211  |   4|   0|    4|          0|
    |ith_radix_reg_201            |   4|   0|    4|          0|
    |j_fu_44                      |   5|   0|    5|          0|
    |sorted_data_load_reg_196     |  32|   0|   32|          0|
    |zext_ln101_reg_183           |   3|   0|   32|         29|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  55|   0|   84|         29|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  input_bucket.1.1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  input_bucket.1.1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  input_bucket.1.1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  input_bucket.1.1|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  input_bucket.1.1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  input_bucket.1.1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  input_bucket.1.1|  return value|
|i                        |   in|    3|     ap_none|                 i|        scalar|
|sorted_data_address0     |  out|    6|   ap_memory|       sorted_data|         array|
|sorted_data_ce0          |  out|    1|   ap_memory|       sorted_data|         array|
|sorted_data_q0           |   in|   32|   ap_memory|       sorted_data|         array|
|bucket_address0          |  out|    9|   ap_memory|            bucket|         array|
|bucket_ce0               |  out|    1|   ap_memory|            bucket|         array|
|bucket_we0               |  out|    1|   ap_memory|            bucket|         array|
|bucket_d0                |  out|   32|   ap_memory|            bucket|         array|
|bucket_pointer_address0  |  out|    4|   ap_memory|    bucket_pointer|         array|
|bucket_pointer_ce0       |  out|    1|   ap_memory|    bucket_pointer|         array|
|bucket_pointer_we0       |  out|    1|   ap_memory|    bucket_pointer|         array|
|bucket_pointer_d0        |  out|   32|   ap_memory|    bucket_pointer|         array|
|bucket_pointer_q0        |   in|   32|   ap_memory|    bucket_pointer|         array|
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 8 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sorted_data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i_read, i2 0"   --->   Operation 10 'bitconcatenate' 'mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i5 %mul" [sort_seperate_bucket/radix_sort.c:101]   --->   Operation 11 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln101 = store i5 0, i5 %j" [sort_seperate_bucket/radix_sort.c:101]   --->   Operation 12 'store' 'store_ln101' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln101 = br void %for.inc" [sort_seperate_bucket/radix_sort.c:101]   --->   Operation 13 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%j_2 = load i5 %j" [sort_seperate_bucket/radix_sort.c:101]   --->   Operation 14 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i5 %j_2" [sort_seperate_bucket/radix_sort.c:101]   --->   Operation 15 'zext' 'zext_ln101_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.72ns)   --->   "%icmp_ln101 = icmp_eq  i5 %j_2, i5 25" [sort_seperate_bucket/radix_sort.c:101]   --->   Operation 16 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25"   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.82ns)   --->   "%add_ln101 = add i5 %j_2, i5 1" [sort_seperate_bucket/radix_sort.c:101]   --->   Operation 18 'add' 'add_ln101' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %for.inc.split, void %for.end" [sort_seperate_bucket/radix_sort.c:101]   --->   Operation 19 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sorted_data_addr = getelementptr i32 %sorted_data, i64 0, i64 %zext_ln101_1" [sort_seperate_bucket/radix_sort.c:102]   --->   Operation 20 'getelementptr' 'sorted_data_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (1.29ns)   --->   "%sorted_data_load = load i6 %sorted_data_addr" [sort_seperate_bucket/radix_sort.c:102]   --->   Operation 21 'load' 'sorted_data_load' <Predicate = (!icmp_ln101)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln101 = store i5 %add_ln101, i5 %j" [sort_seperate_bucket/radix_sort.c:101]   --->   Operation 22 'store' 'store_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.46>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln107 = ret" [sort_seperate_bucket/radix_sort.c:107]   --->   Operation 23 'ret' 'ret_ln107' <Predicate = (icmp_ln101)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.66>
ST_3 : Operation 24 [1/2] (1.29ns)   --->   "%sorted_data_load = load i6 %sorted_data_addr" [sort_seperate_bucket/radix_sort.c:102]   --->   Operation 24 'load' 'sorted_data_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 25 [1/1] (1.27ns)   --->   "%shifted = ashr i32 %sorted_data_load, i32 %zext_ln101" [sort_seperate_bucket/radix_sort.c:102]   --->   Operation 25 'ashr' 'shifted' <Predicate = true> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%ith_radix = trunc i32 %shifted" [sort_seperate_bucket/radix_sort.c:102]   --->   Operation 26 'trunc' 'ith_radix' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i4 %ith_radix" [sort_seperate_bucket/radix_sort.c:104]   --->   Operation 27 'zext' 'zext_ln104_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [3/3] (1.08ns) (grouped into DSP with root node add_ln104)   --->   "%mul_ln104 = mul i9 %zext_ln104_1, i9 25" [sort_seperate_bucket/radix_sort.c:104]   --->   Operation 28 'mul' 'mul_ln104' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.08>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i4 %ith_radix" [sort_seperate_bucket/radix_sort.c:104]   --->   Operation 29 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [2/3] (1.08ns) (grouped into DSP with root node add_ln104)   --->   "%mul_ln104 = mul i9 %zext_ln104_1, i9 25" [sort_seperate_bucket/radix_sort.c:104]   --->   Operation 30 'mul' 'mul_ln104' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%bucket_pointer_addr = getelementptr i32 %bucket_pointer, i64 0, i64 %zext_ln104" [sort_seperate_bucket/radix_sort.c:104]   --->   Operation 31 'getelementptr' 'bucket_pointer_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (0.73ns)   --->   "%bucket_pointer_load = load i4 %bucket_pointer_addr" [sort_seperate_bucket/radix_sort.c:104]   --->   Operation 32 'load' 'bucket_pointer_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 2.60>
ST_5 : Operation 33 [1/3] (0.00ns) (grouped into DSP with root node add_ln104)   --->   "%mul_ln104 = mul i9 %zext_ln104_1, i9 25" [sort_seperate_bucket/radix_sort.c:104]   --->   Operation 33 'mul' 'mul_ln104' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 34 [1/2] (0.73ns)   --->   "%bucket_pointer_load = load i4 %bucket_pointer_addr" [sort_seperate_bucket/radix_sort.c:104]   --->   Operation 34 'load' 'bucket_pointer_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i32 %bucket_pointer_load" [sort_seperate_bucket/radix_sort.c:104]   --->   Operation 35 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104 = add i9 %mul_ln104, i9 %trunc_ln104" [sort_seperate_bucket/radix_sort.c:104]   --->   Operation 36 'add' 'add_ln104' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 37 [1/1] (1.14ns)   --->   "%add_ln105 = add i32 %bucket_pointer_load, i32 1" [sort_seperate_bucket/radix_sort.c:105]   --->   Operation 37 'add' 'add_ln105' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.73ns)   --->   "%store_ln105 = store i32 %add_ln105, i4 %bucket_pointer_addr" [sort_seperate_bucket/radix_sort.c:105]   --->   Operation 38 'store' 'store_ln105' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 2.12>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [sort_seperate_bucket/radix_sort.c:101]   --->   Operation 39 'specloopname' 'specloopname_ln101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln104 = add i9 %mul_ln104, i9 %trunc_ln104" [sort_seperate_bucket/radix_sort.c:104]   --->   Operation 40 'add' 'add_ln104' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln104_2 = zext i9 %add_ln104" [sort_seperate_bucket/radix_sort.c:104]   --->   Operation 41 'zext' 'zext_ln104_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%bucket_addr = getelementptr i32 %bucket, i64 0, i64 %zext_ln104_2" [sort_seperate_bucket/radix_sort.c:104]   --->   Operation 42 'getelementptr' 'bucket_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (1.29ns)   --->   "%store_ln104 = store i32 %sorted_data_load, i9 %bucket_addr" [sort_seperate_bucket/radix_sort.c:104]   --->   Operation 43 'store' 'store_ln104' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln101 = br void %for.inc" [sort_seperate_bucket/radix_sort.c:101]   --->   Operation 44 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sorted_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bucket]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bucket_pointer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0111111]
i_read                (read             ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
mul                   (bitconcatenate   ) [ 0000000]
zext_ln101            (zext             ) [ 0011111]
store_ln101           (store            ) [ 0000000]
br_ln101              (br               ) [ 0000000]
j_2                   (load             ) [ 0000000]
zext_ln101_1          (zext             ) [ 0000000]
icmp_ln101            (icmp             ) [ 0011111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
add_ln101             (add              ) [ 0000000]
br_ln101              (br               ) [ 0000000]
sorted_data_addr      (getelementptr    ) [ 0001000]
store_ln101           (store            ) [ 0000000]
ret_ln107             (ret              ) [ 0000000]
sorted_data_load      (load             ) [ 0000111]
shifted               (ashr             ) [ 0000000]
ith_radix             (trunc            ) [ 0000100]
zext_ln104_1          (zext             ) [ 0000110]
zext_ln104            (zext             ) [ 0000000]
bucket_pointer_addr   (getelementptr    ) [ 0000010]
mul_ln104             (mul              ) [ 0000001]
bucket_pointer_load   (load             ) [ 0000000]
trunc_ln104           (trunc            ) [ 0000001]
add_ln105             (add              ) [ 0000000]
store_ln105           (store            ) [ 0000000]
specloopname_ln101    (specloopname     ) [ 0000000]
add_ln104             (add              ) [ 0000000]
zext_ln104_2          (zext             ) [ 0000000]
bucket_addr           (getelementptr    ) [ 0000000]
store_ln104           (store            ) [ 0000000]
br_ln101              (br               ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sorted_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bucket">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bucket_pointer">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_pointer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="j_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="3" slack="0"/>
<pin id="50" dir="0" index="1" bw="3" slack="0"/>
<pin id="51" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sorted_data_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="5" slack="0"/>
<pin id="58" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_data_addr/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="6" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sorted_data_load/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="bucket_pointer_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="4" slack="0"/>
<pin id="71" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_pointer_addr/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bucket_pointer_load/4 store_ln105/5 "/>
</bind>
</comp>

<comp id="80" class="1004" name="bucket_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="9" slack="0"/>
<pin id="84" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_addr/6 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln104_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="9" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="3"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/6 "/>
</bind>
</comp>

<comp id="93" class="1004" name="mul_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="0"/>
<pin id="95" dir="0" index="1" bw="3" slack="0"/>
<pin id="96" dir="0" index="2" bw="1" slack="0"/>
<pin id="97" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="zext_ln101_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="0"/>
<pin id="103" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln101_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="5" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="j_2_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="1"/>
<pin id="112" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln101_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101_1/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln101_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="0" index="1" bw="5" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln101_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln101_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="0" index="1" bw="5" slack="1"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="shifted_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="5" slack="2"/>
<pin id="138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="shifted/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="ith_radix_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ith_radix/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln104_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_1/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln104_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="1"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln104_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln104/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln105_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln104_2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="9" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_2/6 "/>
</bind>
</comp>

<comp id="167" class="1007" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="5" slack="0"/>
<pin id="170" dir="0" index="2" bw="9" slack="0"/>
<pin id="171" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln104/3 add_ln104/5 "/>
</bind>
</comp>

<comp id="176" class="1005" name="j_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="183" class="1005" name="zext_ln101_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="2"/>
<pin id="185" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln101 "/>
</bind>
</comp>

<comp id="191" class="1005" name="sorted_data_addr_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="1"/>
<pin id="193" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sorted_data_addr "/>
</bind>
</comp>

<comp id="196" class="1005" name="sorted_data_load_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="3"/>
<pin id="198" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sorted_data_load "/>
</bind>
</comp>

<comp id="201" class="1005" name="ith_radix_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="1"/>
<pin id="203" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ith_radix "/>
</bind>
</comp>

<comp id="206" class="1005" name="zext_ln104_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="1"/>
<pin id="208" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln104_1 "/>
</bind>
</comp>

<comp id="211" class="1005" name="bucket_pointer_addr_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="1"/>
<pin id="213" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bucket_pointer_addr "/>
</bind>
</comp>

<comp id="216" class="1005" name="trunc_ln104_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="9" slack="1"/>
<pin id="218" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln104 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="36" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="36" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="36" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="48" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="104"><net_src comp="93" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="110" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="122"><net_src comp="110" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="110" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="61" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="135" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="148" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="155"><net_src comp="74" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="74" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="162"><net_src comp="156" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="166"><net_src comp="163" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="172"><net_src comp="144" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="38" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="152" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="175"><net_src comp="167" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="179"><net_src comp="44" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="182"><net_src comp="176" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="186"><net_src comp="101" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="194"><net_src comp="54" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="199"><net_src comp="61" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="204"><net_src comp="140" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="209"><net_src comp="144" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="214"><net_src comp="67" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="219"><net_src comp="152" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="167" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sorted_data | {}
	Port: bucket | {6 }
	Port: bucket_pointer | {5 }
 - Input state : 
	Port: input_bucket.1.1 : i | {1 }
	Port: input_bucket.1.1 : sorted_data | {2 3 }
	Port: input_bucket.1.1 : bucket | {}
	Port: input_bucket.1.1 : bucket_pointer | {4 5 }
  - Chain level:
	State 1
		zext_ln101 : 1
		store_ln101 : 1
	State 2
		zext_ln101_1 : 1
		icmp_ln101 : 1
		add_ln101 : 1
		br_ln101 : 2
		sorted_data_addr : 2
		sorted_data_load : 3
		store_ln101 : 2
	State 3
		shifted : 1
		ith_radix : 2
		zext_ln104_1 : 3
		mul_ln104 : 4
	State 4
		bucket_pointer_addr : 1
		bucket_pointer_load : 2
	State 5
		trunc_ln104 : 1
		add_ln104 : 2
		add_ln105 : 1
		store_ln105 : 2
	State 6
		zext_ln104_2 : 1
		bucket_addr : 2
		store_ln104 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   ashr   |    shifted_fu_135   |    0    |    0    |   100   |
|----------|---------------------|---------|---------|---------|
|    add   |   add_ln101_fu_124  |    0    |    0    |    12   |
|          |   add_ln105_fu_156  |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|   icmp   |  icmp_ln101_fu_118  |    0    |    0    |    9    |
|----------|---------------------|---------|---------|---------|
|  muladd  |      grp_fu_167     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   read   |  i_read_read_fu_48  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|      mul_fu_93      |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln101_fu_101  |    0    |    0    |    0    |
|          | zext_ln101_1_fu_113 |    0    |    0    |    0    |
|   zext   | zext_ln104_1_fu_144 |    0    |    0    |    0    |
|          |  zext_ln104_fu_148  |    0    |    0    |    0    |
|          | zext_ln104_2_fu_163 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |   ith_radix_fu_140  |    0    |    0    |    0    |
|          |  trunc_ln104_fu_152 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |    0    |   160   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|bucket_pointer_addr_reg_211|    4   |
|     ith_radix_reg_201     |    4   |
|         j_reg_176         |    5   |
|  sorted_data_addr_reg_191 |    6   |
|  sorted_data_load_reg_196 |   32   |
|    trunc_ln104_reg_216    |    9   |
|     zext_ln101_reg_183    |   32   |
|    zext_ln104_1_reg_206   |    9   |
+---------------------------+--------+
|           Total           |   101  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_74 |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_167    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_167    |  p1  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   38   ||   1.84  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   160  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   101  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   101  |   196  |
+-----------+--------+--------+--------+--------+
