<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3903" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3903{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3903{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3903{left:668px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3903{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t5_3903{left:70px;bottom:1071px;letter-spacing:-0.32px;}
#t6_3903{left:70px;bottom:1021px;letter-spacing:-0.09px;}
#t7_3903{left:156px;bottom:1021px;letter-spacing:-0.1px;}
#t8_3903{left:70px;bottom:997px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#t9_3903{left:70px;bottom:980px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ta_3903{left:70px;bottom:963px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tb_3903{left:70px;bottom:913px;letter-spacing:-0.09px;}
#tc_3903{left:156px;bottom:913px;letter-spacing:-0.11px;word-spacing:0.03px;}
#td_3903{left:70px;bottom:889px;letter-spacing:-0.15px;word-spacing:-1.26px;}
#te_3903{left:70px;bottom:872px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#tf_3903{left:343px;bottom:872px;letter-spacing:-0.12px;word-spacing:-1.17px;}
#tg_3903{left:414px;bottom:872px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#th_3903{left:70px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_3903{left:70px;bottom:839px;letter-spacing:-0.16px;word-spacing:-0.77px;}
#tj_3903{left:70px;bottom:822px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tk_3903{left:70px;bottom:805px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_3903{left:70px;bottom:781px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tm_3903{left:70px;bottom:764px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_3903{left:70px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#to_3903{left:70px;bottom:730px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tp_3903{left:70px;bottom:713px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tq_3903{left:70px;bottom:663px;letter-spacing:-0.1px;}
#tr_3903{left:156px;bottom:663px;letter-spacing:-0.11px;word-spacing:0.03px;}
#ts_3903{left:70px;bottom:639px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_3903{left:70px;bottom:622px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tu_3903{left:70px;bottom:606px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tv_3903{left:70px;bottom:589px;letter-spacing:-0.34px;}
#tw_3903{left:70px;bottom:564px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tx_3903{left:70px;bottom:548px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ty_3903{left:70px;bottom:531px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_3903{left:70px;bottom:514px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#t10_3903{left:70px;bottom:497px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t11_3903{left:70px;bottom:480px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_3903{left:781px;bottom:487px;}
#t13_3903{left:796px;bottom:480px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t14_3903{left:70px;bottom:464px;letter-spacing:-0.15px;word-spacing:-1.2px;}
#t15_3903{left:70px;bottom:447px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t16_3903{left:70px;bottom:422px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_3903{left:70px;bottom:405px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t18_3903{left:70px;bottom:356px;letter-spacing:-0.1px;}
#t19_3903{left:156px;bottom:356px;letter-spacing:-0.1px;}
#t1a_3903{left:70px;bottom:331px;letter-spacing:-0.16px;word-spacing:-0.79px;}
#t1b_3903{left:70px;bottom:315px;letter-spacing:-0.21px;word-spacing:-0.84px;}
#t1c_3903{left:70px;bottom:298px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1d_3903{left:70px;bottom:281px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1e_3903{left:70px;bottom:264px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1f_3903{left:70px;bottom:247px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1g_3903{left:70px;bottom:197px;letter-spacing:-0.09px;}
#t1h_3903{left:156px;bottom:197px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1i_3903{left:70px;bottom:173px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1j_3903{left:70px;bottom:157px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1k_3903{left:70px;bottom:140px;letter-spacing:-0.18px;word-spacing:-0.43px;}

.s1_3903{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3903{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3903{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3903{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3903{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3903" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3903Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3903" style="-webkit-user-select: none;"><object width="935" height="1210" data="3903/3903.svg" type="image/svg+xml" id="pdf3903" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3903" class="t s1_3903">Vol. 3B </span><span id="t2_3903" class="t s1_3903">23-11 </span>
<span id="t3_3903" class="t s2_3903">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_3903" class="t s3_3903">unneeded normalization of denormalized operands is prevented on the Intel486 processor and Intel 387 math </span>
<span id="t5_3903" class="t s3_3903">coprocessor. </span>
<span id="t6_3903" class="t s4_3903">23.18.6.5 </span><span id="t7_3903" class="t s4_3903">CS and EIP For FPU Exceptions </span>
<span id="t8_3903" class="t s3_3903">On the Intel 32-bit x87 FPUs, the values from the CS and EIP registers saved for floating-point exceptions point to </span>
<span id="t9_3903" class="t s3_3903">any prefixes that come before the floating-point instruction. On the 8087 math coprocessor, the saved CS and IP </span>
<span id="ta_3903" class="t s3_3903">registers points to the floating-point instruction. </span>
<span id="tb_3903" class="t s4_3903">23.18.6.6 </span><span id="tc_3903" class="t s4_3903">FPU Error Signals </span>
<span id="td_3903" class="t s3_3903">The floating-point error signals to the P6 family, Pentium, and Intel486 processors do not pass through an interrupt </span>
<span id="te_3903" class="t s3_3903">controller; an INT# signal from an Intel </span><span id="tf_3903" class="t s3_3903">387, Intel </span><span id="tg_3903" class="t s3_3903">287 or 8087 math coprocessors does. If an 8086 processor uses </span>
<span id="th_3903" class="t s3_3903">another exception for the 8087 interrupt, both exception vectors should call the floating-point-error exception </span>
<span id="ti_3903" class="t s3_3903">handler. Some instructions in a floating-point-error exception handler may need to be deleted if they use the inter- </span>
<span id="tj_3903" class="t s3_3903">rupt controller. The P6 family, Pentium, and Intel486 processors have signals that, with the addition of external </span>
<span id="tk_3903" class="t s3_3903">logic, support reporting for emulation of the interrupt mechanism used in many personal computers. </span>
<span id="tl_3903" class="t s3_3903">On the P6 family, Pentium, and Intel486 processors, an undefined floating-point opcode will cause an invalid- </span>
<span id="tm_3903" class="t s3_3903">opcode exception (#UD, interrupt vector 6). Undefined floating-point opcodes, like legal floating-point opcodes, </span>
<span id="tn_3903" class="t s3_3903">cause a device not available exception (#NM, interrupt vector 7) when either the TS or EM flag in control register </span>
<span id="to_3903" class="t s3_3903">CR0 is set. The P6 family, Pentium, and Intel486 processors do not check for floating-point error conditions on </span>
<span id="tp_3903" class="t s3_3903">encountering an undefined floating-point opcode. </span>
<span id="tq_3903" class="t s4_3903">23.18.6.7 </span><span id="tr_3903" class="t s4_3903">Assertion of the FERR# Pin </span>
<span id="ts_3903" class="t s3_3903">When using the MS-DOS compatibility mode for handing floating-point exceptions, the FERR# pin must be </span>
<span id="tt_3903" class="t s3_3903">connected to an input to an external interrupt controller. An external interrupt is then generated when the FERR# </span>
<span id="tu_3903" class="t s3_3903">output drives the input to the interrupt controller and the interrupt controller in turn drives the INTR pin on the </span>
<span id="tv_3903" class="t s3_3903">processor. </span>
<span id="tw_3903" class="t s3_3903">For the P6 family and Intel386 processors, an unmasked floating-point exception always causes the FERR# pin to </span>
<span id="tx_3903" class="t s3_3903">be asserted upon completion of the instruction that caused the exception. For the Pentium and Intel486 proces- </span>
<span id="ty_3903" class="t s3_3903">sors, an unmasked floating-point exception may cause the FERR# pin to be asserted either at the end of the </span>
<span id="tz_3903" class="t s3_3903">instruction causing the exception or immediately before execution of the next floating-point instruction. (Note that </span>
<span id="t10_3903" class="t s3_3903">the next floating-point instruction would not be executed until the pending unmasked exception has been </span>
<span id="t11_3903" class="t s3_3903">handled.) See Appendix D, “Guidelines for Writing SIMD Floating-Point Exception Handlers,” in the Intel </span>
<span id="t12_3903" class="t s5_3903">® </span>
<span id="t13_3903" class="t s3_3903">64 and </span>
<span id="t14_3903" class="t s3_3903">IA-32 Architectures Software Developer’s Manual, Volume 1, for a complete description of the required mechanism </span>
<span id="t15_3903" class="t s3_3903">for handling floating-point exceptions using the MS-DOS compatibility mode. </span>
<span id="t16_3903" class="t s3_3903">Using FERR# and IGNNE# to handle floating-point exception is deprecated by modern operating systems; this </span>
<span id="t17_3903" class="t s3_3903">approach also limits newer processors to operate with one logical processor active. </span>
<span id="t18_3903" class="t s4_3903">23.18.6.8 </span><span id="t19_3903" class="t s4_3903">Invalid Operation Exception On Denormals </span>
<span id="t1a_3903" class="t s3_3903">An invalid-operation exception is not generated on the 32-bit x87 FPUs upon encountering a denormal value when </span>
<span id="t1b_3903" class="t s3_3903">executing a FSQRT, FDIV, or FPREM instruction or upon conversion to BCD or to integer. The operation proceeds by </span>
<span id="t1c_3903" class="t s3_3903">first normalizing the value. On the 16-bit IA-32 math coprocessors, upon encountering this situation, the invalid- </span>
<span id="t1d_3903" class="t s3_3903">operation exception is generated. This difference has no impact on existing software. Software running on the 32- </span>
<span id="t1e_3903" class="t s3_3903">bit x87 FPUs continues to execute in cases where the 16-bit IA-32 math coprocessors trap. The reason for this </span>
<span id="t1f_3903" class="t s3_3903">change was to eliminate an exception from being raised. </span>
<span id="t1g_3903" class="t s4_3903">23.18.6.9 </span><span id="t1h_3903" class="t s4_3903">Alignment Check Exceptions (#AC) </span>
<span id="t1i_3903" class="t s3_3903">If alignment checking is enabled, a misaligned data operand on the P6 family, Pentium, and Intel486 processors </span>
<span id="t1j_3903" class="t s3_3903">causes an alignment check exception (#AC) when a program or procedure is running at privilege-level 3, except </span>
<span id="t1k_3903" class="t s3_3903">for the stack portion of the FSAVE/FNSAVE, FXSAVE, FRSTOR, and FXRSTOR instructions. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
