VERILOG_SOURCES = $(PWD)/../ram.v
TOPLEVEL= ram
MODULE= ram_test
include $(COCOTB)/makefiles/Makefile.inc
include $(COCOTB)/makefiles/Makefile.sim
