#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f830ac05f40 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7f830ac06c80 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7f830ac28f60_0 .var "a", 0 0;
v0x7f830ac29010_0 .var "b", 0 0;
v0x7f830ac290a0_0 .var "cin", 0 0;
v0x7f830ac29150_0 .net "cout", 0 0, L_0x7f830aa04770;  1 drivers
v0x7f830ac29200_0 .var/i "mismatch_count", 31 0;
v0x7f830ac292d0_0 .net "sum", 0 0, L_0x7f830aa04550;  1 drivers
S_0x7f830ac060b0 .scope module, "UUT" "top_module" 2 18, 3 1 0, S_0x7f830ac05f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7f830ac29360 .functor XOR 1, v0x7f830ac28f60_0, v0x7f830ac29010_0, C4<0>, C4<0>;
L_0x7f830aa044a0 .functor AND 1, v0x7f830ac28f60_0, v0x7f830ac29010_0, C4<1>, C4<1>;
L_0x7f830aa04550 .functor XOR 1, L_0x7f830ac29360, v0x7f830ac290a0_0, C4<0>, C4<0>;
L_0x7f830aa046c0 .functor AND 1, L_0x7f830ac29360, v0x7f830ac290a0_0, C4<1>, C4<1>;
L_0x7f830aa04770 .functor OR 1, L_0x7f830aa046c0, L_0x7f830aa044a0, C4<0>, C4<0>;
v0x7f830ac190d0_0 .net "a", 0 0, v0x7f830ac28f60_0;  1 drivers
v0x7f830ac28a50_0 .net "b", 0 0, v0x7f830ac29010_0;  1 drivers
v0x7f830ac28af0_0 .net "carry_ab", 0 0, L_0x7f830aa044a0;  1 drivers
v0x7f830ac28b80_0 .net "carry_abc", 0 0, L_0x7f830aa046c0;  1 drivers
v0x7f830ac28c20_0 .net "cin", 0 0, v0x7f830ac290a0_0;  1 drivers
v0x7f830ac28d00_0 .net "cout", 0 0, L_0x7f830aa04770;  alias, 1 drivers
v0x7f830ac28da0_0 .net "sum", 0 0, L_0x7f830aa04550;  alias, 1 drivers
v0x7f830ac28e40_0 .net "sum_ab", 0 0, L_0x7f830ac29360;  1 drivers
    .scope S_0x7f830ac05f40;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f830ac29200_0, 0, 32;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7f830ac28f60_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7f830ac29010_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7f830ac290a0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac28f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac29010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac290a0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f830ac29150_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.2, 6;
    %load/vec4 v0x7f830ac292d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 30 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7f830ac29150_0, v0x7f830ac292d0_0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7f830ac29200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f830ac29200_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 35 "$display", "Test 1 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac28f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac29010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac290a0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f830ac29150_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.5, 6;
    %load/vec4 v0x7f830ac292d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %vpi_call 2 42 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7f830ac29150_0, v0x7f830ac292d0_0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7f830ac29200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f830ac29200_0, 0, 32;
    %jmp T_0.4;
T_0.3 ;
    %vpi_call 2 47 "$display", "Test 2 passed!" {0 0 0};
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac28f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f830ac29010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac290a0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f830ac29150_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.8, 6;
    %load/vec4 v0x7f830ac292d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.8;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 54 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, v0x7f830ac29150_0, v0x7f830ac292d0_0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7f830ac29200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f830ac29200_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 59 "$display", "Test 3 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac28f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f830ac29010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac290a0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f830ac29150_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.11, 6;
    %load/vec4 v0x7f830ac292d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.11;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %vpi_call 2 66 "$display", "Mismatch at index 4: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, v0x7f830ac29150_0, v0x7f830ac292d0_0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7f830ac29200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f830ac29200_0, 0, 32;
    %jmp T_0.10;
T_0.9 ;
    %vpi_call 2 71 "$display", "Test 4 passed!" {0 0 0};
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f830ac28f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac29010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac290a0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f830ac29150_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.14, 6;
    %load/vec4 v0x7f830ac292d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.14;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 2 78 "$display", "Mismatch at index 5: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7f830ac29150_0, v0x7f830ac292d0_0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7f830ac29200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f830ac29200_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 83 "$display", "Test 5 passed!" {0 0 0};
T_0.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f830ac28f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac29010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac290a0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f830ac29150_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.17, 6;
    %load/vec4 v0x7f830ac292d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.17;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %vpi_call 2 90 "$display", "Mismatch at index 6: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7f830ac29150_0, v0x7f830ac292d0_0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7f830ac29200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f830ac29200_0, 0, 32;
    %jmp T_0.16;
T_0.15 ;
    %vpi_call 2 95 "$display", "Test 6 passed!" {0 0 0};
T_0.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f830ac28f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f830ac29010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac290a0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f830ac29150_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.20, 6;
    %load/vec4 v0x7f830ac292d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.20;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %vpi_call 2 102 "$display", "Mismatch at index 7: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b1, 1'b0, v0x7f830ac29150_0, v0x7f830ac292d0_0, 1'b1, 1'b0 {0 0 0};
    %load/vec4 v0x7f830ac29200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f830ac29200_0, 0, 32;
    %jmp T_0.19;
T_0.18 ;
    %vpi_call 2 107 "$display", "Test 7 passed!" {0 0 0};
T_0.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f830ac28f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f830ac29010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac290a0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f830ac29150_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.23, 6;
    %load/vec4 v0x7f830ac292d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.23;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.21, 8;
    %vpi_call 2 114 "$display", "Mismatch at index 8: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b1, 1'b0, v0x7f830ac29150_0, v0x7f830ac292d0_0, 1'b1, 1'b0 {0 0 0};
    %load/vec4 v0x7f830ac29200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f830ac29200_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %vpi_call 2 119 "$display", "Test 8 passed!" {0 0 0};
T_0.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac28f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac29010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac290a0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f830ac29150_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.26, 6;
    %load/vec4 v0x7f830ac292d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.26;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.24, 8;
    %vpi_call 2 126 "$display", "Mismatch at index 9: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7f830ac29150_0, v0x7f830ac292d0_0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7f830ac29200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f830ac29200_0, 0, 32;
    %jmp T_0.25;
T_0.24 ;
    %vpi_call 2 131 "$display", "Test 9 passed!" {0 0 0};
T_0.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac28f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac29010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac290a0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f830ac29150_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.29, 6;
    %load/vec4 v0x7f830ac292d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.29;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.27, 8;
    %vpi_call 2 138 "$display", "Mismatch at index 10: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7f830ac29150_0, v0x7f830ac292d0_0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7f830ac29200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f830ac29200_0, 0, 32;
    %jmp T_0.28;
T_0.27 ;
    %vpi_call 2 143 "$display", "Test 10 passed!" {0 0 0};
T_0.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac28f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac29010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f830ac290a0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f830ac29150_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.32, 6;
    %load/vec4 v0x7f830ac292d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.32;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.30, 8;
    %vpi_call 2 150 "$display", "Mismatch at index 11: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b1, v0x7f830ac29150_0, v0x7f830ac292d0_0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7f830ac29200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f830ac29200_0, 0, 32;
    %jmp T_0.31;
T_0.30 ;
    %vpi_call 2 155 "$display", "Test 11 passed!" {0 0 0};
T_0.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac28f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac29010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f830ac290a0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f830ac29150_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.35, 6;
    %load/vec4 v0x7f830ac292d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.35;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.33, 8;
    %vpi_call 2 162 "$display", "Mismatch at index 12: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b1, v0x7f830ac29150_0, v0x7f830ac292d0_0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7f830ac29200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f830ac29200_0, 0, 32;
    %jmp T_0.34;
T_0.33 ;
    %vpi_call 2 167 "$display", "Test 12 passed!" {0 0 0};
T_0.34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f830ac28f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f830ac29010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f830ac290a0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f830ac29150_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.38, 6;
    %load/vec4 v0x7f830ac292d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.38;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.36, 8;
    %vpi_call 2 174 "$display", "Mismatch at index 13: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b1, v0x7f830ac29150_0, v0x7f830ac292d0_0, 1'b1, 1'b0 {0 0 0};
    %load/vec4 v0x7f830ac29200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f830ac29200_0, 0, 32;
    %jmp T_0.37;
T_0.36 ;
    %vpi_call 2 179 "$display", "Test 13 passed!" {0 0 0};
T_0.37 ;
    %load/vec4 v0x7f830ac29200_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.39, 4;
    %vpi_call 2 183 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.40;
T_0.39 ;
    %vpi_call 2 185 "$display", "%0d mismatches out of %0d total tests.", v0x7f830ac29200_0, 32'sb00000000000000000000000000001110 {0 0 0};
T_0.40 ;
    %vpi_call 2 186 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Fadd_0_tb.v";
    "Generate_Knowledge/modules/Fadd.v";
