---
title: IOMMU Architecture Specification
id: iommu-architecture
hide_table_of_contents: true
pdf: /pdf/riscv-iommu.pdf
---
# RISC-V IOMMU Architecture

Describes an Input-Output Memory Management Unit (IOMMU) that connects direct-memory-access-capable Input/Output (I/O) devices to system memory.

*Latest version: 1.0    Date: June 2023*

[PDF](https://drive.google.com/file/d/1kVapIJPXUUNFQv_yauCDgtWzMvpgh6C2/view?usp=drive_link)

# **Details**

| RISC-V Community: | [SOC Infrastructure Horizontal Committee](https://lists.riscv.org/g/soc-infra) |
| :---- | :---- |
| **Source:** | [riscv-non-isa/riscv-iommu](https://github.com/riscv-non-isa/riscv-iommu) |

# **History**

All published versions of the specification are listed below from newest to oldest.

| Version | Publish Date | View |
| :---- | :---: | :---- |
| 1.0 | June 2023 | [PDF](https://drive.google.com/file/d/1kVapIJPXUUNFQv_yauCDgtWzMvpgh6C2/view?usp=drive_link) |
