//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Fri Sep 21 19:35:14 2012 (1348274114)
// Cuda compilation tools, release 5.0, V0.2.1221
//

.version 3.1
.target sm_35
.address_size 64

	.file	1 "/tmp/tmpxft_00007ede_00000000-9_wave13pt.w2c.cpp3.i"
	.file	2 "/opt/cuda/5.0/bin/../include/cuda_device_runtime_api.h"
	.file	3 "/home/rengan/openacc/uh_libopenacc/benchmarks/wave13pt/wave13pt.w2c.cu"

.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	.loc 2 66 3
	ret;
}

.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	.loc 2 71 3
	ret;
}

.visible .entry __accrg_wave13pt_1_1(
	.param .u32 __accrg_wave13pt_1_1_param_0,
	.param .u32 __accrg_wave13pt_1_1_param_1,
	.param .u32 __accrg_wave13pt_1_1_param_2,
	.param .f64 __accrg_wave13pt_1_1_param_3,
	.param .u64 __accrg_wave13pt_1_1_param_4,
	.param .f64 __accrg_wave13pt_1_1_param_5,
	.param .u64 __accrg_wave13pt_1_1_param_6,
	.param .f64 __accrg_wave13pt_1_1_param_7,
	.param .u64 __accrg_wave13pt_1_1_param_8
)
{
	.reg .pred 	%p<12>;
	.reg .s32 	%r<82>;
	.reg .s64 	%rd<28>;
	.reg .f64 	%fd<34>;


	ld.param.u32 	%r26, [__accrg_wave13pt_1_1_param_0];
	ld.param.u32 	%r27, [__accrg_wave13pt_1_1_param_1];
	ld.param.u32 	%r28, [__accrg_wave13pt_1_1_param_2];
	ld.param.f64 	%fd1, [__accrg_wave13pt_1_1_param_3];
	ld.param.u64 	%rd1, [__accrg_wave13pt_1_1_param_4];
	ld.param.f64 	%fd2, [__accrg_wave13pt_1_1_param_5];
	ld.param.u64 	%rd2, [__accrg_wave13pt_1_1_param_6];
	ld.param.f64 	%fd3, [__accrg_wave13pt_1_1_param_7];
	ld.param.u64 	%rd3, [__accrg_wave13pt_1_1_param_8];
	.loc 3 32 1
	mov.u32 	%r29, %nctaid.y;
	mov.u32 	%r1, %ntid.y;
	mul.lo.s32 	%r2, %r29, %r1;
	.loc 3 33 1
	add.s32 	%r30, %r26, -2;
	.loc 3 31 1
	mov.u32 	%r79, %ctaid.x;
	.loc 3 33 1
	setp.ge.s32 	%p1, %r79, %r30;
	@%p1 bra 	BB2_11;

	.loc 3 35 1
	mov.u32 	%r31, %ctaid.y;
	.loc 3 36 1
	mov.u32 	%r32, %tid.y;
	mad.lo.s32 	%r4, %r1, %r31, %r32;
	cvta.to.global.u64 	%rd4, %rd1;
	cvta.to.global.u64 	%rd5, %rd2;
	cvta.to.global.u64 	%rd6, %rd3;

BB2_2:
	.loc 3 37 1
	add.s32 	%r33, %r27, -2;
	setp.ge.s32 	%p2, %r4, %r33;
	@%p2 bra 	BB2_10;

	.loc 3 44 1
	add.s32 	%r34, %r79, -1;
	mul.lo.s32 	%r6, %r34, %r27;
	add.s32 	%r35, %r79, 1;
	mul.lo.s32 	%r7, %r35, %r27;
	mul.lo.s32 	%r8, %r79, %r27;
	add.s32 	%r36, %r79, -2;
	mul.lo.s32 	%r9, %r36, %r27;
	add.s32 	%r37, %r79, 2;
	mul.lo.s32 	%r10, %r37, %r27;
	mov.u32 	%r80, %r4;

BB2_4:
	.loc 3 40 1
	mov.u32 	%r11, %r80;
	add.s32 	%r38, %r28, -2;
	.loc 3 39 1
	mov.u32 	%r81, %tid.x;
	.loc 3 40 1
	setp.ge.s32 	%p3, %r81, %r38;
	@%p3 bra 	BB2_9;

	add.s32 	%r40, %r11, %r6;
	mul.lo.s32 	%r12, %r40, %r28;
	add.s32 	%r41, %r11, %r7;
	mul.lo.s32 	%r13, %r41, %r28;
	add.s32 	%r42, %r11, %r8;
	add.s32 	%r43, %r42, -1;
	mul.lo.s32 	%r14, %r43, %r28;
	add.s32 	%r44, %r42, 1;
	mul.lo.s32 	%r15, %r44, %r28;
	mul.lo.s32 	%r16, %r42, %r28;
	add.s32 	%r45, %r11, %r9;
	mul.lo.s32 	%r17, %r45, %r28;
	add.s32 	%r46, %r11, %r10;
	mul.lo.s32 	%r18, %r46, %r28;
	add.s32 	%r47, %r42, -2;
	mul.lo.s32 	%r19, %r47, %r28;
	add.s32 	%r48, %r42, 2;
	mul.lo.s32 	%r20, %r48, %r28;

BB2_6:
	.loc 3 42 1
	setp.lt.u32 	%p4, %r11, 2;
	setp.lt.u32 	%p5, %r79, 2;
	or.pred  	%p6, %p4, %p5;
	setp.lt.u32 	%p7, %r81, 2;
	or.pred  	%p8, %p7, %p6;
	@%p8 bra 	BB2_8;

	.loc 3 44 1
	add.s32 	%r49, %r12, %r81;
	mul.wide.s32 	%rd7, %r49, 8;
	add.s64 	%rd8, %rd4, %rd7;
	add.s32 	%r50, %r13, %r81;
	mul.wide.s32 	%rd9, %r50, 8;
	add.s64 	%rd10, %rd4, %rd9;
	add.s32 	%r51, %r14, %r81;
	mul.wide.s32 	%rd11, %r51, 8;
	add.s64 	%rd12, %rd4, %rd11;
	add.s32 	%r52, %r15, %r81;
	mul.wide.s32 	%rd13, %r52, 8;
	add.s64 	%rd14, %rd4, %rd13;
	add.s32 	%r53, %r16, %r81;
	add.s32 	%r54, %r53, -1;
	mul.wide.s32 	%rd15, %r54, 8;
	add.s64 	%rd16, %rd15, %rd4;
	ld.global.f64 	%fd4, [%rd16+16];
	ld.global.f64 	%fd5, [%rd16];
	add.rn.f64 	%fd6, %fd5, %fd4;
	ld.global.f64 	%fd7, [%rd14];
	add.rn.f64 	%fd8, %fd7, %fd6;
	ld.global.f64 	%fd9, [%rd12];
	add.rn.f64 	%fd10, %fd9, %fd8;
	ld.global.f64 	%fd11, [%rd10];
	add.rn.f64 	%fd12, %fd11, %fd10;
	ld.global.f64 	%fd13, [%rd8];
	add.rn.f64 	%fd14, %fd13, %fd12;
	mul.rn.f64 	%fd15, %fd14, %fd1;
	ld.global.f64 	%fd16, [%rd16+8];
	mul.rn.f64 	%fd17, %fd16, %fd2;
	mul.wide.s32 	%rd17, %r53, 8;
	add.s64 	%rd18, %rd5, %rd17;
	ld.global.f64 	%fd18, [%rd18];
	sub.rn.f64 	%fd19, %fd17, %fd18;
	add.rn.f64 	%fd20, %fd15, %fd19;
	add.s32 	%r63, %r17, %r81;
	mul.wide.s32 	%rd19, %r63, 8;
	add.s64 	%rd20, %rd4, %rd19;
	add.s32 	%r64, %r18, %r81;
	mul.wide.s32 	%rd21, %r64, 8;
	add.s64 	%rd22, %rd4, %rd21;
	add.s32 	%r65, %r19, %r81;
	mul.wide.s32 	%rd23, %r65, 8;
	add.s64 	%rd24, %rd4, %rd23;
	add.s32 	%r66, %r20, %r81;
	mul.wide.s32 	%rd25, %r66, 8;
	add.s64 	%rd26, %rd4, %rd25;
	ld.global.f64 	%fd21, [%rd16+24];
	ld.global.f64 	%fd22, [%rd16+-8];
	add.rn.f64 	%fd23, %fd22, %fd21;
	ld.global.f64 	%fd24, [%rd26];
	add.rn.f64 	%fd25, %fd24, %fd23;
	ld.global.f64 	%fd26, [%rd24];
	add.rn.f64 	%fd27, %fd26, %fd25;
	ld.global.f64 	%fd28, [%rd22];
	add.rn.f64 	%fd29, %fd28, %fd27;
	ld.global.f64 	%fd30, [%rd20];
	add.rn.f64 	%fd31, %fd30, %fd29;
	mul.rn.f64 	%fd32, %fd31, %fd3;
	add.rn.f64 	%fd33, %fd20, %fd32;
	add.s64 	%rd27, %rd6, %rd17;
	st.global.f64 	[%rd27], %fd33;

BB2_8:
	.loc 3 46 1
	mov.u32 	%r74, %ntid.x;
	add.s32 	%r81, %r74, %r81;
	.loc 3 40 1
	setp.lt.s32 	%p9, %r81, %r38;
	@%p9 bra 	BB2_6;

BB2_9:
	.loc 3 48 1
	add.s32 	%r24, %r11, %r2;
	.loc 3 37 1
	setp.lt.s32 	%p10, %r24, %r33;
	mov.u32 	%r80, %r24;
	@%p10 bra 	BB2_4;

BB2_10:
	.loc 3 50 1
	mov.u32 	%r77, %nctaid.x;
	add.s32 	%r79, %r77, %r79;
	.loc 3 33 1
	setp.lt.s32 	%p11, %r79, %r30;
	@%p11 bra 	BB2_2;

BB2_11:
	.loc 3 52 2
	ret;
}


