Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Apr 20 14:08:49 2022
| Host         : DESKTOP-PUT29RU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file motherboard_timing_summary_routed.rpt -pb motherboard_timing_summary_routed.pb -rpx motherboard_timing_summary_routed.rpx -warn_on_violation
| Design       : motherboard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1280)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5376)
5. checking no_input_delay (9)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1280)
---------------------------
 There are 1280 register/latch pins with no clock driven by root clock pin: pdu/clk_cpu_r_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5376)
---------------------------------------------------
 There are 5376 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.448        0.000                      0                   26        0.252        0.000                      0                   26        4.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.448        0.000                      0                   26        0.252        0.000                      0                   26        4.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.448ns  (required time - arrival time)
  Source:                 pdu/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 1.806ns (70.805%)  route 0.745ns (29.195%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.697     5.299    pdu/clk_IBUF_BUFG
    SLICE_X0Y119         FDCE                                         r  pdu/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.456     5.755 r  pdu/cnt_reg[1]/Q
                         net (fo=1, routed)           0.745     6.500    pdu/cnt_reg_n_0_[1]
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.174 r  pdu/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    pdu/cnt_reg[0]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  pdu/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    pdu/cnt_reg[4]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  pdu/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    pdu/cnt_reg[8]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  pdu/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    pdu/cnt_reg[12]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.850 r  pdu/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.850    pdu/cnt_reg[16]_i_1_n_6
    SLICE_X0Y123         FDCE                                         r  pdu/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.574    14.996    pdu/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  pdu/cnt_reg[17]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y123         FDCE (Setup_fdce_C_D)        0.062    15.298    pdu/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  7.448    

Slack (MET) :             7.469ns  (required time - arrival time)
  Source:                 pdu/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 1.785ns (70.563%)  route 0.745ns (29.437%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.697     5.299    pdu/clk_IBUF_BUFG
    SLICE_X0Y119         FDCE                                         r  pdu/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.456     5.755 r  pdu/cnt_reg[1]/Q
                         net (fo=1, routed)           0.745     6.500    pdu/cnt_reg_n_0_[1]
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.174 r  pdu/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    pdu/cnt_reg[0]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  pdu/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    pdu/cnt_reg[4]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  pdu/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    pdu/cnt_reg[8]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  pdu/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    pdu/cnt_reg[12]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.829 r  pdu/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.829    pdu/cnt_reg[16]_i_1_n_4
    SLICE_X0Y123         FDCE                                         r  pdu/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.574    14.996    pdu/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  pdu/cnt_reg[19]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y123         FDCE (Setup_fdce_C_D)        0.062    15.298    pdu/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                  7.469    

Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 pdu/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 1.711ns (69.676%)  route 0.745ns (30.324%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.697     5.299    pdu/clk_IBUF_BUFG
    SLICE_X0Y119         FDCE                                         r  pdu/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.456     5.755 r  pdu/cnt_reg[1]/Q
                         net (fo=1, routed)           0.745     6.500    pdu/cnt_reg_n_0_[1]
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.174 r  pdu/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    pdu/cnt_reg[0]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  pdu/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    pdu/cnt_reg[4]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  pdu/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    pdu/cnt_reg[8]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  pdu/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    pdu/cnt_reg[12]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.755 r  pdu/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.755    pdu/cnt_reg[16]_i_1_n_5
    SLICE_X0Y123         FDCE                                         r  pdu/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.574    14.996    pdu/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  pdu/cnt_reg[18]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y123         FDCE (Setup_fdce_C_D)        0.062    15.298    pdu/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  7.543    

Slack (MET) :             7.559ns  (required time - arrival time)
  Source:                 pdu/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 1.695ns (69.477%)  route 0.745ns (30.523%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.697     5.299    pdu/clk_IBUF_BUFG
    SLICE_X0Y119         FDCE                                         r  pdu/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.456     5.755 r  pdu/cnt_reg[1]/Q
                         net (fo=1, routed)           0.745     6.500    pdu/cnt_reg_n_0_[1]
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.174 r  pdu/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    pdu/cnt_reg[0]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  pdu/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    pdu/cnt_reg[4]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  pdu/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    pdu/cnt_reg[8]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  pdu/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    pdu/cnt_reg[12]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.739 r  pdu/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.739    pdu/cnt_reg[16]_i_1_n_7
    SLICE_X0Y123         FDCE                                         r  pdu/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.574    14.996    pdu/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  pdu/cnt_reg[16]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y123         FDCE (Setup_fdce_C_D)        0.062    15.298    pdu/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  7.559    

Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 pdu/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 1.692ns (69.439%)  route 0.745ns (30.561%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.697     5.299    pdu/clk_IBUF_BUFG
    SLICE_X0Y119         FDCE                                         r  pdu/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.456     5.755 r  pdu/cnt_reg[1]/Q
                         net (fo=1, routed)           0.745     6.500    pdu/cnt_reg_n_0_[1]
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.174 r  pdu/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    pdu/cnt_reg[0]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  pdu/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    pdu/cnt_reg[4]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  pdu/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    pdu/cnt_reg[8]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.736 r  pdu/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.736    pdu/cnt_reg[12]_i_1_n_6
    SLICE_X0Y122         FDCE                                         r  pdu/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.575    14.997    pdu/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  pdu/cnt_reg[13]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y122         FDCE (Setup_fdce_C_D)        0.062    15.299    pdu/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  7.563    

Slack (MET) :             7.584ns  (required time - arrival time)
  Source:                 pdu/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 1.671ns (69.174%)  route 0.745ns (30.826%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.697     5.299    pdu/clk_IBUF_BUFG
    SLICE_X0Y119         FDCE                                         r  pdu/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.456     5.755 r  pdu/cnt_reg[1]/Q
                         net (fo=1, routed)           0.745     6.500    pdu/cnt_reg_n_0_[1]
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.174 r  pdu/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    pdu/cnt_reg[0]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  pdu/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    pdu/cnt_reg[4]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  pdu/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    pdu/cnt_reg[8]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.715 r  pdu/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.715    pdu/cnt_reg[12]_i_1_n_4
    SLICE_X0Y122         FDCE                                         r  pdu/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.575    14.997    pdu/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  pdu/cnt_reg[15]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y122         FDCE (Setup_fdce_C_D)        0.062    15.299    pdu/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  7.584    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 pdu/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 1.597ns (68.199%)  route 0.745ns (31.801%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.697     5.299    pdu/clk_IBUF_BUFG
    SLICE_X0Y119         FDCE                                         r  pdu/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.456     5.755 r  pdu/cnt_reg[1]/Q
                         net (fo=1, routed)           0.745     6.500    pdu/cnt_reg_n_0_[1]
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.174 r  pdu/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    pdu/cnt_reg[0]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  pdu/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    pdu/cnt_reg[4]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  pdu/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    pdu/cnt_reg[8]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.641 r  pdu/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.641    pdu/cnt_reg[12]_i_1_n_5
    SLICE_X0Y122         FDCE                                         r  pdu/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.575    14.997    pdu/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  pdu/cnt_reg[14]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y122         FDCE (Setup_fdce_C_D)        0.062    15.299    pdu/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.674ns  (required time - arrival time)
  Source:                 pdu/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 1.581ns (67.981%)  route 0.745ns (32.019%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.697     5.299    pdu/clk_IBUF_BUFG
    SLICE_X0Y119         FDCE                                         r  pdu/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.456     5.755 r  pdu/cnt_reg[1]/Q
                         net (fo=1, routed)           0.745     6.500    pdu/cnt_reg_n_0_[1]
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.174 r  pdu/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    pdu/cnt_reg[0]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  pdu/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    pdu/cnt_reg[4]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  pdu/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    pdu/cnt_reg[8]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.625 r  pdu/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.625    pdu/cnt_reg[12]_i_1_n_7
    SLICE_X0Y122         FDCE                                         r  pdu/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.575    14.997    pdu/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  pdu/cnt_reg[12]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y122         FDCE (Setup_fdce_C_D)        0.062    15.299    pdu/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  7.674    

Slack (MET) :             7.679ns  (required time - arrival time)
  Source:                 pdu/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 1.578ns (67.939%)  route 0.745ns (32.061%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.697     5.299    pdu/clk_IBUF_BUFG
    SLICE_X0Y119         FDCE                                         r  pdu/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.456     5.755 r  pdu/cnt_reg[1]/Q
                         net (fo=1, routed)           0.745     6.500    pdu/cnt_reg_n_0_[1]
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.174 r  pdu/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    pdu/cnt_reg[0]_i_1_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  pdu/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    pdu/cnt_reg[4]_i_1_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.622 r  pdu/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.622    pdu/cnt_reg[8]_i_1_n_6
    SLICE_X0Y121         FDCE                                         r  pdu/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.577    14.999    pdu/clk_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  pdu/cnt_reg[9]/C
                         clock pessimism              0.275    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y121         FDCE (Setup_fdce_C_D)        0.062    15.301    pdu/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  7.679    

Slack (MET) :             7.697ns  (required time - arrival time)
  Source:                 pdu/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/clk_cpu_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.580ns (26.226%)  route 1.632ns (73.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.630     5.232    pdu/clk_IBUF_BUFG
    SLICE_X9Y106         FDRE                                         r  pdu/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.456     5.688 f  pdu/step_2r_reg/Q
                         net (fo=3, routed)           1.020     6.708    pdu/step_2r
    SLICE_X10Y106        LUT4 (Prop_lut4_I3_O)        0.124     6.832 r  pdu/clk_cpu_r_i_1/O
                         net (fo=1, routed)           0.612     7.444    pdu/clk_cpu_r_i_1_n_0
    SLICE_X10Y106        FDCE                                         r  pdu/clk_cpu_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.511    14.933    pdu/clk_IBUF_BUFG
    SLICE_X10Y106        FDCE                                         r  pdu/clk_cpu_r_reg/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X10Y106        FDCE (Setup_fdce_C_D)       -0.016    15.141    pdu/clk_cpu_r_reg
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  7.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.388%)  route 0.224ns (54.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.569     1.488    pdu/clk_IBUF_BUFG
    SLICE_X9Y106         FDRE                                         r  pdu/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  pdu/step_2r_reg/Q
                         net (fo=3, routed)           0.224     1.853    pdu/step_2r
    SLICE_X10Y106        LUT6 (Prop_lut6_I4_O)        0.045     1.898 r  pdu/check_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.898    pdu/check_r[0]_i_1_n_0
    SLICE_X10Y106        FDCE                                         r  pdu/check_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.840     2.005    pdu/clk_IBUF_BUFG
    SLICE_X10Y106        FDCE                                         r  pdu/check_r_reg[0]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X10Y106        FDCE (Hold_fdce_C_D)         0.121     1.646    pdu/check_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.589     1.508    pdu/clk_IBUF_BUFG
    SLICE_X0Y120         FDCE                                         r  pdu/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  pdu/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.771    pdu/cnt_reg_n_0_[6]
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.882 r  pdu/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    pdu/cnt_reg[4]_i_1_n_5
    SLICE_X0Y120         FDCE                                         r  pdu/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.025    pdu/clk_IBUF_BUFG
    SLICE_X0Y120         FDCE                                         r  pdu/cnt_reg[6]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X0Y120         FDCE (Hold_fdce_C_D)         0.105     1.613    pdu/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.588     1.507    pdu/clk_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  pdu/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  pdu/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.770    pdu/cnt_reg_n_0_[10]
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  pdu/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    pdu/cnt_reg[8]_i_1_n_5
    SLICE_X0Y121         FDCE                                         r  pdu/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.859     2.024    pdu/clk_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  pdu/cnt_reg[10]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X0Y121         FDCE (Hold_fdce_C_D)         0.105     1.612    pdu/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.590     1.509    pdu/clk_IBUF_BUFG
    SLICE_X0Y119         FDCE                                         r  pdu/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  pdu/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.772    pdu/cnt_reg_n_0_[2]
    SLICE_X0Y119         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.883 r  pdu/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.883    pdu/cnt_reg[0]_i_1_n_5
    SLICE_X0Y119         FDCE                                         r  pdu/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.860     2.026    pdu/clk_IBUF_BUFG
    SLICE_X0Y119         FDCE                                         r  pdu/cnt_reg[2]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X0Y119         FDCE (Hold_fdce_C_D)         0.105     1.614    pdu/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.588     1.507    pdu/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  pdu/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  pdu/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     1.770    pdu/cnt_reg_n_0_[14]
    SLICE_X0Y122         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  pdu/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    pdu/cnt_reg[12]_i_1_n_5
    SLICE_X0Y122         FDCE                                         r  pdu/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.858     2.023    pdu/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  pdu/cnt_reg[14]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X0Y122         FDCE (Hold_fdce_C_D)         0.105     1.612    pdu/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/step_2r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.695%)  route 0.195ns (54.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.568     1.487    pdu/clk_IBUF_BUFG
    SLICE_X8Y107         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  pdu/step_r_reg/Q
                         net (fo=4, routed)           0.195     1.846    pdu/step_r
    SLICE_X9Y106         FDRE                                         r  pdu/step_2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.840     2.005    pdu/clk_IBUF_BUFG
    SLICE_X9Y106         FDRE                                         r  pdu/step_2r_reg/C
                         clock pessimism             -0.500     1.504    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.070     1.574    pdu/step_2r_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 pdu/valid_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.458%)  route 0.205ns (49.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.568     1.487    pdu/clk_IBUF_BUFG
    SLICE_X10Y107        FDRE                                         r  pdu/valid_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y107        FDRE (Prop_fdre_C_Q)         0.164     1.651 r  pdu/valid_2r_reg/Q
                         net (fo=2, routed)           0.205     1.857    pdu/valid_2r
    SLICE_X10Y106        LUT6 (Prop_lut6_I2_O)        0.045     1.902 r  pdu/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.902    pdu/check_r[1]_i_1_n_0
    SLICE_X10Y106        FDCE                                         r  pdu/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.840     2.005    pdu/clk_IBUF_BUFG
    SLICE_X10Y106        FDCE                                         r  pdu/check_r_reg[1]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X10Y106        FDCE (Hold_fdce_C_D)         0.120     1.624    pdu/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/valid_2r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.311%)  route 0.218ns (60.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.218     1.844    pdu/valid_r
    SLICE_X10Y107        FDRE                                         r  pdu/valid_2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.839     2.004    pdu/clk_IBUF_BUFG
    SLICE_X10Y107        FDRE                                         r  pdu/valid_2r_reg/C
                         clock pessimism             -0.500     1.503    
    SLICE_X10Y107        FDRE (Hold_fdre_C_D)         0.059     1.562    pdu/valid_2r_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.252ns (63.007%)  route 0.148ns (36.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.586     1.505    pdu/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  pdu/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  pdu/cnt_reg[18]/Q
                         net (fo=10, routed)          0.148     1.794    pdu/an_OBUF[1]
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  pdu/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    pdu/cnt_reg[16]_i_1_n_5
    SLICE_X0Y123         FDCE                                         r  pdu/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.855     2.021    pdu/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  pdu/cnt_reg[18]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X0Y123         FDCE (Hold_fdce_C_D)         0.105     1.610    pdu/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.588     1.507    pdu/clk_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  pdu/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  pdu/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.770    pdu/cnt_reg_n_0_[10]
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.914 r  pdu/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    pdu/cnt_reg[8]_i_1_n_4
    SLICE_X0Y121         FDCE                                         r  pdu/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.859     2.024    pdu/clk_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  pdu/cnt_reg[11]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X0Y121         FDCE (Hold_fdce_C_D)         0.105     1.612    pdu/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y106   pdu/check_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y106   pdu/check_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y106   pdu/clk_cpu_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y119    pdu/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y121    pdu/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y121    pdu/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y122    pdu/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y122    pdu/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y122    pdu/cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y106   pdu/check_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y106   pdu/check_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y106   pdu/check_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y106   pdu/check_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y106   pdu/clk_cpu_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y106   pdu/clk_cpu_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y119    pdu/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y119    pdu/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    pdu/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    pdu/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y106   pdu/check_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y106   pdu/check_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y106   pdu/check_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y106   pdu/check_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y106   pdu/clk_cpu_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y106   pdu/clk_cpu_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y119    pdu/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y119    pdu/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    pdu/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    pdu/cnt_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5380 Endpoints
Min Delay          5380 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/PC/pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/DP.HIGH/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.764ns  (logic 3.559ns (11.957%)  route 26.205ns (88.043%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDCE                         0.000     0.000 r  cpu/PC/pc_reg[6]/C
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu/PC/pc_reg[6]/Q
                         net (fo=22, routed)          2.801     3.319    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X11Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.443 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     3.876    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.000 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.240     9.240    cpu/branch/spo[5]
    SLICE_X13Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.364 r  cpu/branch/data_mem_i_34/O
                         net (fo=32, routed)          4.793    14.158    cpu/registers/read_data21__3
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    14.282 r  cpu/registers/data_mem_i_27/O
                         net (fo=13, routed)          1.912    16.194    cpu/registers/d[5]
    SLICE_X13Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.318 r  cpu/registers/pcInput0_carry__0_i_3/O
                         net (fo=2, routed)           1.182    17.500    cpu/registers/data_mem_i_25_0[1]
    SLICE_X9Y118         LUT4 (Prop_lut4_I0_O)        0.124    17.624 r  cpu/registers/pcInput0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.624    cpu/registers_n_206
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.174 r  cpu/pcInput0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.174    cpu/pcInput0_carry__0_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.288 r  cpu/pcInput0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.288    cpu/pcInput0_carry__1_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.510 f  cpu/pcInput0_carry__2/O[0]
                         net (fo=3, routed)           1.052    19.562    cpu/registers/sel0[0]
    SLICE_X7Y119         LUT6 (Prop_lut6_I3_O)        0.299    19.861 r  cpu/registers/Registers[0][31]_i_12/O
                         net (fo=1, routed)           1.137    20.998    cpu/registers/Registers[0][31]_i_12_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I2_O)        0.124    21.122 r  cpu/registers/Registers[0][31]_i_9/O
                         net (fo=1, routed)           1.006    22.127    cpu/registers/Registers[0][31]_i_9_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.251 r  cpu/registers/Registers[0][31]_i_6/O
                         net (fo=6, routed)           0.808    23.059    cpu/registers/Registers[0][31]_i_6_n_0
    SLICE_X13Y124        LUT5 (Prop_lut5_I2_O)        0.152    23.211 r  cpu/registers/Registers[0][31]_i_3/O
                         net (fo=31, routed)          1.941    25.153    cpu/registers_n_35
    SLICE_X9Y110         LUT2 (Prop_lut2_I0_O)        0.358    25.511 r  cpu/data_mem_i_33/O
                         net (fo=2, routed)           0.848    26.358    cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X9Y110         LUT2 (Prop_lut2_I0_O)        0.354    26.712 r  cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1/O
                         net (fo=128, routed)         3.052    29.764    cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/WE
    SLICE_X14Y123        RAMD64E                                      r  cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/PC/pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/DP.LOW/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.764ns  (logic 3.559ns (11.957%)  route 26.205ns (88.043%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDCE                         0.000     0.000 r  cpu/PC/pc_reg[6]/C
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu/PC/pc_reg[6]/Q
                         net (fo=22, routed)          2.801     3.319    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X11Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.443 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     3.876    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.000 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.240     9.240    cpu/branch/spo[5]
    SLICE_X13Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.364 r  cpu/branch/data_mem_i_34/O
                         net (fo=32, routed)          4.793    14.158    cpu/registers/read_data21__3
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    14.282 r  cpu/registers/data_mem_i_27/O
                         net (fo=13, routed)          1.912    16.194    cpu/registers/d[5]
    SLICE_X13Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.318 r  cpu/registers/pcInput0_carry__0_i_3/O
                         net (fo=2, routed)           1.182    17.500    cpu/registers/data_mem_i_25_0[1]
    SLICE_X9Y118         LUT4 (Prop_lut4_I0_O)        0.124    17.624 r  cpu/registers/pcInput0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.624    cpu/registers_n_206
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.174 r  cpu/pcInput0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.174    cpu/pcInput0_carry__0_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.288 r  cpu/pcInput0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.288    cpu/pcInput0_carry__1_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.510 f  cpu/pcInput0_carry__2/O[0]
                         net (fo=3, routed)           1.052    19.562    cpu/registers/sel0[0]
    SLICE_X7Y119         LUT6 (Prop_lut6_I3_O)        0.299    19.861 r  cpu/registers/Registers[0][31]_i_12/O
                         net (fo=1, routed)           1.137    20.998    cpu/registers/Registers[0][31]_i_12_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I2_O)        0.124    21.122 r  cpu/registers/Registers[0][31]_i_9/O
                         net (fo=1, routed)           1.006    22.127    cpu/registers/Registers[0][31]_i_9_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.251 r  cpu/registers/Registers[0][31]_i_6/O
                         net (fo=6, routed)           0.808    23.059    cpu/registers/Registers[0][31]_i_6_n_0
    SLICE_X13Y124        LUT5 (Prop_lut5_I2_O)        0.152    23.211 r  cpu/registers/Registers[0][31]_i_3/O
                         net (fo=31, routed)          1.941    25.153    cpu/registers_n_35
    SLICE_X9Y110         LUT2 (Prop_lut2_I0_O)        0.358    25.511 r  cpu/data_mem_i_33/O
                         net (fo=2, routed)           0.848    26.358    cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X9Y110         LUT2 (Prop_lut2_I0_O)        0.354    26.712 r  cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1/O
                         net (fo=128, routed)         3.052    29.764    cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/WE
    SLICE_X14Y123        RAMD64E                                      r  cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/PC/pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/SP.HIGH/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.764ns  (logic 3.559ns (11.957%)  route 26.205ns (88.043%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDCE                         0.000     0.000 r  cpu/PC/pc_reg[6]/C
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu/PC/pc_reg[6]/Q
                         net (fo=22, routed)          2.801     3.319    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X11Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.443 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     3.876    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.000 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.240     9.240    cpu/branch/spo[5]
    SLICE_X13Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.364 r  cpu/branch/data_mem_i_34/O
                         net (fo=32, routed)          4.793    14.158    cpu/registers/read_data21__3
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    14.282 r  cpu/registers/data_mem_i_27/O
                         net (fo=13, routed)          1.912    16.194    cpu/registers/d[5]
    SLICE_X13Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.318 r  cpu/registers/pcInput0_carry__0_i_3/O
                         net (fo=2, routed)           1.182    17.500    cpu/registers/data_mem_i_25_0[1]
    SLICE_X9Y118         LUT4 (Prop_lut4_I0_O)        0.124    17.624 r  cpu/registers/pcInput0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.624    cpu/registers_n_206
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.174 r  cpu/pcInput0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.174    cpu/pcInput0_carry__0_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.288 r  cpu/pcInput0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.288    cpu/pcInput0_carry__1_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.510 f  cpu/pcInput0_carry__2/O[0]
                         net (fo=3, routed)           1.052    19.562    cpu/registers/sel0[0]
    SLICE_X7Y119         LUT6 (Prop_lut6_I3_O)        0.299    19.861 r  cpu/registers/Registers[0][31]_i_12/O
                         net (fo=1, routed)           1.137    20.998    cpu/registers/Registers[0][31]_i_12_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I2_O)        0.124    21.122 r  cpu/registers/Registers[0][31]_i_9/O
                         net (fo=1, routed)           1.006    22.127    cpu/registers/Registers[0][31]_i_9_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.251 r  cpu/registers/Registers[0][31]_i_6/O
                         net (fo=6, routed)           0.808    23.059    cpu/registers/Registers[0][31]_i_6_n_0
    SLICE_X13Y124        LUT5 (Prop_lut5_I2_O)        0.152    23.211 r  cpu/registers/Registers[0][31]_i_3/O
                         net (fo=31, routed)          1.941    25.153    cpu/registers_n_35
    SLICE_X9Y110         LUT2 (Prop_lut2_I0_O)        0.358    25.511 r  cpu/data_mem_i_33/O
                         net (fo=2, routed)           0.848    26.358    cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X9Y110         LUT2 (Prop_lut2_I0_O)        0.354    26.712 r  cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1/O
                         net (fo=128, routed)         3.052    29.764    cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/WE
    SLICE_X14Y123        RAMD64E                                      r  cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/PC/pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/SP.LOW/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.764ns  (logic 3.559ns (11.957%)  route 26.205ns (88.043%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDCE                         0.000     0.000 r  cpu/PC/pc_reg[6]/C
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu/PC/pc_reg[6]/Q
                         net (fo=22, routed)          2.801     3.319    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X11Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.443 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     3.876    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.000 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.240     9.240    cpu/branch/spo[5]
    SLICE_X13Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.364 r  cpu/branch/data_mem_i_34/O
                         net (fo=32, routed)          4.793    14.158    cpu/registers/read_data21__3
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    14.282 r  cpu/registers/data_mem_i_27/O
                         net (fo=13, routed)          1.912    16.194    cpu/registers/d[5]
    SLICE_X13Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.318 r  cpu/registers/pcInput0_carry__0_i_3/O
                         net (fo=2, routed)           1.182    17.500    cpu/registers/data_mem_i_25_0[1]
    SLICE_X9Y118         LUT4 (Prop_lut4_I0_O)        0.124    17.624 r  cpu/registers/pcInput0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.624    cpu/registers_n_206
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.174 r  cpu/pcInput0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.174    cpu/pcInput0_carry__0_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.288 r  cpu/pcInput0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.288    cpu/pcInput0_carry__1_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.510 f  cpu/pcInput0_carry__2/O[0]
                         net (fo=3, routed)           1.052    19.562    cpu/registers/sel0[0]
    SLICE_X7Y119         LUT6 (Prop_lut6_I3_O)        0.299    19.861 r  cpu/registers/Registers[0][31]_i_12/O
                         net (fo=1, routed)           1.137    20.998    cpu/registers/Registers[0][31]_i_12_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I2_O)        0.124    21.122 r  cpu/registers/Registers[0][31]_i_9/O
                         net (fo=1, routed)           1.006    22.127    cpu/registers/Registers[0][31]_i_9_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.251 r  cpu/registers/Registers[0][31]_i_6/O
                         net (fo=6, routed)           0.808    23.059    cpu/registers/Registers[0][31]_i_6_n_0
    SLICE_X13Y124        LUT5 (Prop_lut5_I2_O)        0.152    23.211 r  cpu/registers/Registers[0][31]_i_3/O
                         net (fo=31, routed)          1.941    25.153    cpu/registers_n_35
    SLICE_X9Y110         LUT2 (Prop_lut2_I0_O)        0.358    25.511 r  cpu/data_mem_i_33/O
                         net (fo=2, routed)           0.848    26.358    cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X9Y110         LUT2 (Prop_lut2_I0_O)        0.354    26.712 r  cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1/O
                         net (fo=128, routed)         3.052    29.764    cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/WE
    SLICE_X14Y123        RAMD64E                                      r  cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/PC/pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_31_31/DP.HIGH/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.570ns  (logic 3.531ns (11.941%)  route 26.039ns (88.059%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDCE                         0.000     0.000 r  cpu/PC/pc_reg[6]/C
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu/PC/pc_reg[6]/Q
                         net (fo=22, routed)          2.801     3.319    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X11Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.443 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     3.876    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.000 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.240     9.240    cpu/branch/spo[5]
    SLICE_X13Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.364 r  cpu/branch/data_mem_i_34/O
                         net (fo=32, routed)          4.793    14.158    cpu/registers/read_data21__3
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    14.282 r  cpu/registers/data_mem_i_27/O
                         net (fo=13, routed)          1.912    16.194    cpu/registers/d[5]
    SLICE_X13Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.318 r  cpu/registers/pcInput0_carry__0_i_3/O
                         net (fo=2, routed)           1.182    17.500    cpu/registers/data_mem_i_25_0[1]
    SLICE_X9Y118         LUT4 (Prop_lut4_I0_O)        0.124    17.624 r  cpu/registers/pcInput0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.624    cpu/registers_n_206
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.174 r  cpu/pcInput0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.174    cpu/pcInput0_carry__0_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.288 r  cpu/pcInput0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.288    cpu/pcInput0_carry__1_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.510 f  cpu/pcInput0_carry__2/O[0]
                         net (fo=3, routed)           1.052    19.562    cpu/registers/sel0[0]
    SLICE_X7Y119         LUT6 (Prop_lut6_I3_O)        0.299    19.861 r  cpu/registers/Registers[0][31]_i_12/O
                         net (fo=1, routed)           1.137    20.998    cpu/registers/Registers[0][31]_i_12_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I2_O)        0.124    21.122 r  cpu/registers/Registers[0][31]_i_9/O
                         net (fo=1, routed)           1.006    22.127    cpu/registers/Registers[0][31]_i_9_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.251 r  cpu/registers/Registers[0][31]_i_6/O
                         net (fo=6, routed)           0.808    23.059    cpu/registers/Registers[0][31]_i_6_n_0
    SLICE_X13Y124        LUT5 (Prop_lut5_I2_O)        0.152    23.211 r  cpu/registers/Registers[0][31]_i_3/O
                         net (fo=31, routed)          1.941    25.153    cpu/registers_n_35
    SLICE_X9Y110         LUT2 (Prop_lut2_I0_O)        0.358    25.511 r  cpu/data_mem_i_33/O
                         net (fo=2, routed)           0.848    26.358    cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X9Y110         LUT2 (Prop_lut2_I0_O)        0.326    26.684 r  cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1/O
                         net (fo=128, routed)         2.886    29.570    cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_31_31/WE
    SLICE_X10Y127        RAMD64E                                      r  cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_31_31/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/PC/pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_31_31/DP.LOW/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.570ns  (logic 3.531ns (11.941%)  route 26.039ns (88.059%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDCE                         0.000     0.000 r  cpu/PC/pc_reg[6]/C
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu/PC/pc_reg[6]/Q
                         net (fo=22, routed)          2.801     3.319    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X11Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.443 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     3.876    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.000 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.240     9.240    cpu/branch/spo[5]
    SLICE_X13Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.364 r  cpu/branch/data_mem_i_34/O
                         net (fo=32, routed)          4.793    14.158    cpu/registers/read_data21__3
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    14.282 r  cpu/registers/data_mem_i_27/O
                         net (fo=13, routed)          1.912    16.194    cpu/registers/d[5]
    SLICE_X13Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.318 r  cpu/registers/pcInput0_carry__0_i_3/O
                         net (fo=2, routed)           1.182    17.500    cpu/registers/data_mem_i_25_0[1]
    SLICE_X9Y118         LUT4 (Prop_lut4_I0_O)        0.124    17.624 r  cpu/registers/pcInput0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.624    cpu/registers_n_206
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.174 r  cpu/pcInput0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.174    cpu/pcInput0_carry__0_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.288 r  cpu/pcInput0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.288    cpu/pcInput0_carry__1_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.510 f  cpu/pcInput0_carry__2/O[0]
                         net (fo=3, routed)           1.052    19.562    cpu/registers/sel0[0]
    SLICE_X7Y119         LUT6 (Prop_lut6_I3_O)        0.299    19.861 r  cpu/registers/Registers[0][31]_i_12/O
                         net (fo=1, routed)           1.137    20.998    cpu/registers/Registers[0][31]_i_12_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I2_O)        0.124    21.122 r  cpu/registers/Registers[0][31]_i_9/O
                         net (fo=1, routed)           1.006    22.127    cpu/registers/Registers[0][31]_i_9_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.251 r  cpu/registers/Registers[0][31]_i_6/O
                         net (fo=6, routed)           0.808    23.059    cpu/registers/Registers[0][31]_i_6_n_0
    SLICE_X13Y124        LUT5 (Prop_lut5_I2_O)        0.152    23.211 r  cpu/registers/Registers[0][31]_i_3/O
                         net (fo=31, routed)          1.941    25.153    cpu/registers_n_35
    SLICE_X9Y110         LUT2 (Prop_lut2_I0_O)        0.358    25.511 r  cpu/data_mem_i_33/O
                         net (fo=2, routed)           0.848    26.358    cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X9Y110         LUT2 (Prop_lut2_I0_O)        0.326    26.684 r  cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1/O
                         net (fo=128, routed)         2.886    29.570    cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_31_31/WE
    SLICE_X10Y127        RAMD64E                                      r  cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_31_31/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/PC/pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_31_31/SP.HIGH/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.570ns  (logic 3.531ns (11.941%)  route 26.039ns (88.059%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDCE                         0.000     0.000 r  cpu/PC/pc_reg[6]/C
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu/PC/pc_reg[6]/Q
                         net (fo=22, routed)          2.801     3.319    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X11Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.443 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     3.876    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.000 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.240     9.240    cpu/branch/spo[5]
    SLICE_X13Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.364 r  cpu/branch/data_mem_i_34/O
                         net (fo=32, routed)          4.793    14.158    cpu/registers/read_data21__3
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    14.282 r  cpu/registers/data_mem_i_27/O
                         net (fo=13, routed)          1.912    16.194    cpu/registers/d[5]
    SLICE_X13Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.318 r  cpu/registers/pcInput0_carry__0_i_3/O
                         net (fo=2, routed)           1.182    17.500    cpu/registers/data_mem_i_25_0[1]
    SLICE_X9Y118         LUT4 (Prop_lut4_I0_O)        0.124    17.624 r  cpu/registers/pcInput0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.624    cpu/registers_n_206
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.174 r  cpu/pcInput0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.174    cpu/pcInput0_carry__0_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.288 r  cpu/pcInput0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.288    cpu/pcInput0_carry__1_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.510 f  cpu/pcInput0_carry__2/O[0]
                         net (fo=3, routed)           1.052    19.562    cpu/registers/sel0[0]
    SLICE_X7Y119         LUT6 (Prop_lut6_I3_O)        0.299    19.861 r  cpu/registers/Registers[0][31]_i_12/O
                         net (fo=1, routed)           1.137    20.998    cpu/registers/Registers[0][31]_i_12_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I2_O)        0.124    21.122 r  cpu/registers/Registers[0][31]_i_9/O
                         net (fo=1, routed)           1.006    22.127    cpu/registers/Registers[0][31]_i_9_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.251 r  cpu/registers/Registers[0][31]_i_6/O
                         net (fo=6, routed)           0.808    23.059    cpu/registers/Registers[0][31]_i_6_n_0
    SLICE_X13Y124        LUT5 (Prop_lut5_I2_O)        0.152    23.211 r  cpu/registers/Registers[0][31]_i_3/O
                         net (fo=31, routed)          1.941    25.153    cpu/registers_n_35
    SLICE_X9Y110         LUT2 (Prop_lut2_I0_O)        0.358    25.511 r  cpu/data_mem_i_33/O
                         net (fo=2, routed)           0.848    26.358    cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X9Y110         LUT2 (Prop_lut2_I0_O)        0.326    26.684 r  cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1/O
                         net (fo=128, routed)         2.886    29.570    cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_31_31/WE
    SLICE_X10Y127        RAMD64E                                      r  cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_31_31/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/PC/pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_31_31/SP.LOW/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.570ns  (logic 3.531ns (11.941%)  route 26.039ns (88.059%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDCE                         0.000     0.000 r  cpu/PC/pc_reg[6]/C
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu/PC/pc_reg[6]/Q
                         net (fo=22, routed)          2.801     3.319    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X11Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.443 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     3.876    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.000 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.240     9.240    cpu/branch/spo[5]
    SLICE_X13Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.364 r  cpu/branch/data_mem_i_34/O
                         net (fo=32, routed)          4.793    14.158    cpu/registers/read_data21__3
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    14.282 r  cpu/registers/data_mem_i_27/O
                         net (fo=13, routed)          1.912    16.194    cpu/registers/d[5]
    SLICE_X13Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.318 r  cpu/registers/pcInput0_carry__0_i_3/O
                         net (fo=2, routed)           1.182    17.500    cpu/registers/data_mem_i_25_0[1]
    SLICE_X9Y118         LUT4 (Prop_lut4_I0_O)        0.124    17.624 r  cpu/registers/pcInput0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.624    cpu/registers_n_206
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.174 r  cpu/pcInput0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.174    cpu/pcInput0_carry__0_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.288 r  cpu/pcInput0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.288    cpu/pcInput0_carry__1_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.510 f  cpu/pcInput0_carry__2/O[0]
                         net (fo=3, routed)           1.052    19.562    cpu/registers/sel0[0]
    SLICE_X7Y119         LUT6 (Prop_lut6_I3_O)        0.299    19.861 r  cpu/registers/Registers[0][31]_i_12/O
                         net (fo=1, routed)           1.137    20.998    cpu/registers/Registers[0][31]_i_12_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I2_O)        0.124    21.122 r  cpu/registers/Registers[0][31]_i_9/O
                         net (fo=1, routed)           1.006    22.127    cpu/registers/Registers[0][31]_i_9_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.251 r  cpu/registers/Registers[0][31]_i_6/O
                         net (fo=6, routed)           0.808    23.059    cpu/registers/Registers[0][31]_i_6_n_0
    SLICE_X13Y124        LUT5 (Prop_lut5_I2_O)        0.152    23.211 r  cpu/registers/Registers[0][31]_i_3/O
                         net (fo=31, routed)          1.941    25.153    cpu/registers_n_35
    SLICE_X9Y110         LUT2 (Prop_lut2_I0_O)        0.358    25.511 r  cpu/data_mem_i_33/O
                         net (fo=2, routed)           0.848    26.358    cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X9Y110         LUT2 (Prop_lut2_I0_O)        0.326    26.684 r  cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1/O
                         net (fo=128, routed)         2.886    29.570    cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_31_31/WE
    SLICE_X10Y127        RAMD64E                                      r  cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_31_31/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/PC/pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_24_24/DP.HIGH/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.549ns  (logic 3.531ns (11.950%)  route 26.018ns (88.050%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDCE                         0.000     0.000 r  cpu/PC/pc_reg[6]/C
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu/PC/pc_reg[6]/Q
                         net (fo=22, routed)          2.801     3.319    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X11Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.443 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     3.876    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.000 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.240     9.240    cpu/branch/spo[5]
    SLICE_X13Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.364 r  cpu/branch/data_mem_i_34/O
                         net (fo=32, routed)          4.793    14.158    cpu/registers/read_data21__3
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    14.282 r  cpu/registers/data_mem_i_27/O
                         net (fo=13, routed)          1.912    16.194    cpu/registers/d[5]
    SLICE_X13Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.318 r  cpu/registers/pcInput0_carry__0_i_3/O
                         net (fo=2, routed)           1.182    17.500    cpu/registers/data_mem_i_25_0[1]
    SLICE_X9Y118         LUT4 (Prop_lut4_I0_O)        0.124    17.624 r  cpu/registers/pcInput0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.624    cpu/registers_n_206
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.174 r  cpu/pcInput0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.174    cpu/pcInput0_carry__0_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.288 r  cpu/pcInput0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.288    cpu/pcInput0_carry__1_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.510 f  cpu/pcInput0_carry__2/O[0]
                         net (fo=3, routed)           1.052    19.562    cpu/registers/sel0[0]
    SLICE_X7Y119         LUT6 (Prop_lut6_I3_O)        0.299    19.861 r  cpu/registers/Registers[0][31]_i_12/O
                         net (fo=1, routed)           1.137    20.998    cpu/registers/Registers[0][31]_i_12_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I2_O)        0.124    21.122 r  cpu/registers/Registers[0][31]_i_9/O
                         net (fo=1, routed)           1.006    22.127    cpu/registers/Registers[0][31]_i_9_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.251 r  cpu/registers/Registers[0][31]_i_6/O
                         net (fo=6, routed)           0.808    23.059    cpu/registers/Registers[0][31]_i_6_n_0
    SLICE_X13Y124        LUT5 (Prop_lut5_I2_O)        0.152    23.211 r  cpu/registers/Registers[0][31]_i_3/O
                         net (fo=31, routed)          1.941    25.153    cpu/registers_n_35
    SLICE_X9Y110         LUT2 (Prop_lut2_I0_O)        0.358    25.511 r  cpu/data_mem_i_33/O
                         net (fo=2, routed)           0.848    26.358    cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X9Y110         LUT2 (Prop_lut2_I0_O)        0.326    26.684 r  cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1/O
                         net (fo=128, routed)         2.865    29.549    cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_24_24/WE
    SLICE_X10Y125        RAMD64E                                      r  cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_24_24/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/PC/pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_24_24/DP.LOW/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.549ns  (logic 3.531ns (11.950%)  route 26.018ns (88.050%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDCE                         0.000     0.000 r  cpu/PC/pc_reg[6]/C
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu/PC/pc_reg[6]/Q
                         net (fo=22, routed)          2.801     3.319    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X11Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.443 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     3.876    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.000 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.240     9.240    cpu/branch/spo[5]
    SLICE_X13Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.364 r  cpu/branch/data_mem_i_34/O
                         net (fo=32, routed)          4.793    14.158    cpu/registers/read_data21__3
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    14.282 r  cpu/registers/data_mem_i_27/O
                         net (fo=13, routed)          1.912    16.194    cpu/registers/d[5]
    SLICE_X13Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.318 r  cpu/registers/pcInput0_carry__0_i_3/O
                         net (fo=2, routed)           1.182    17.500    cpu/registers/data_mem_i_25_0[1]
    SLICE_X9Y118         LUT4 (Prop_lut4_I0_O)        0.124    17.624 r  cpu/registers/pcInput0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.624    cpu/registers_n_206
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.174 r  cpu/pcInput0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.174    cpu/pcInput0_carry__0_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.288 r  cpu/pcInput0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.288    cpu/pcInput0_carry__1_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.510 f  cpu/pcInput0_carry__2/O[0]
                         net (fo=3, routed)           1.052    19.562    cpu/registers/sel0[0]
    SLICE_X7Y119         LUT6 (Prop_lut6_I3_O)        0.299    19.861 r  cpu/registers/Registers[0][31]_i_12/O
                         net (fo=1, routed)           1.137    20.998    cpu/registers/Registers[0][31]_i_12_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I2_O)        0.124    21.122 r  cpu/registers/Registers[0][31]_i_9/O
                         net (fo=1, routed)           1.006    22.127    cpu/registers/Registers[0][31]_i_9_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.251 r  cpu/registers/Registers[0][31]_i_6/O
                         net (fo=6, routed)           0.808    23.059    cpu/registers/Registers[0][31]_i_6_n_0
    SLICE_X13Y124        LUT5 (Prop_lut5_I2_O)        0.152    23.211 r  cpu/registers/Registers[0][31]_i_3/O
                         net (fo=31, routed)          1.941    25.153    cpu/registers_n_35
    SLICE_X9Y110         LUT2 (Prop_lut2_I0_O)        0.358    25.511 r  cpu/data_mem_i_33/O
                         net (fo=2, routed)           0.848    26.358    cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/we
    SLICE_X9Y110         LUT2 (Prop_lut2_I0_O)        0.326    26.684 r  cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1/O
                         net (fo=128, routed)         2.865    29.549    cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_24_24/WE
    SLICE_X10Y125        RAMD64E                                      r  cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_24_24/DP.LOW/WE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/PC/pc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/PC/pc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y114        FDCE                         0.000     0.000 r  cpu/PC/pc_reg[0]/C
    SLICE_X11Y114        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/PC/pc_reg[0]/Q
                         net (fo=4, routed)           0.168     0.309    cpu/registers/Q[0]
    SLICE_X11Y114        LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  cpu/registers/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    cpu/PC/pc_reg[31]_0[0]
    SLICE_X11Y114        FDCE                                         r  cpu/PC/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/registers/Registers_reg[28][18]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.635ns  (logic 0.239ns (37.641%)  route 0.396ns (62.359%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  rst_IBUF_inst/O
                         net (fo=1085, routed)        0.396     0.635    cpu/registers/AS[0]
    SLICE_X1Y124         FDCE                                         f  cpu/registers/Registers_reg[28][18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/registers/Registers_reg[28][24]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.635ns  (logic 0.239ns (37.641%)  route 0.396ns (62.359%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  rst_IBUF_inst/O
                         net (fo=1085, routed)        0.396     0.635    cpu/registers/AS[0]
    SLICE_X1Y124         FDCE                                         f  cpu/registers/Registers_reg[28][24]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/registers/Registers_reg[21][19]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.639ns  (logic 0.239ns (37.385%)  route 0.400ns (62.615%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  rst_IBUF_inst/O
                         net (fo=1085, routed)        0.400     0.639    cpu/registers/AS[0]
    SLICE_X0Y124         FDCE                                         f  cpu/registers/Registers_reg[21][19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/registers/Registers_reg[21][21]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.639ns  (logic 0.239ns (37.385%)  route 0.400ns (62.615%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  rst_IBUF_inst/O
                         net (fo=1085, routed)        0.400     0.639    cpu/registers/AS[0]
    SLICE_X0Y124         FDCE                                         f  cpu/registers/Registers_reg[21][21]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/registers/Registers_reg[18][19]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.239ns (36.184%)  route 0.421ns (63.816%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  rst_IBUF_inst/O
                         net (fo=1085, routed)        0.421     0.660    cpu/registers/AS[0]
    SLICE_X1Y123         FDCE                                         f  cpu/registers/Registers_reg[18][19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/registers/Registers_reg[18][21]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.239ns (36.184%)  route 0.421ns (63.816%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  rst_IBUF_inst/O
                         net (fo=1085, routed)        0.421     0.660    cpu/registers/AS[0]
    SLICE_X1Y123         FDCE                                         f  cpu/registers/Registers_reg[18][21]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/PC/pc_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_17_17/DP.HIGH/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.677ns  (logic 0.394ns (58.173%)  route 0.283ns (41.827%))
  Logic Levels:           5  (CARRY4=3 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDCE                         0.000     0.000 r  cpu/PC/pc_reg[3]/C
    SLICE_X11Y115        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/PC/pc_reg[3]/Q
                         net (fo=22, routed)          0.208     0.349    cpu/registers/Q[3]
    SLICE_X9Y117         LUT4 (Prop_lut4_I3_O)        0.045     0.394 r  cpu/registers/pcInput0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.394    cpu/registers_n_197
    SLICE_X9Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.509 r  cpu/pcInput0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.509    cpu/pcInput0_carry_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.548 r  cpu/pcInput0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.548    cpu/pcInput0_carry__0_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.602 r  cpu/pcInput0_carry__1/O[0]
                         net (fo=322, routed)         0.075     0.677    cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_17_17/A6
    SLICE_X8Y119         RAMD64E                                      r  cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_17_17/DP.HIGH/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/PC/pc_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_17_17/DP.LOW/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.677ns  (logic 0.394ns (58.173%)  route 0.283ns (41.827%))
  Logic Levels:           5  (CARRY4=3 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDCE                         0.000     0.000 r  cpu/PC/pc_reg[3]/C
    SLICE_X11Y115        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/PC/pc_reg[3]/Q
                         net (fo=22, routed)          0.208     0.349    cpu/registers/Q[3]
    SLICE_X9Y117         LUT4 (Prop_lut4_I3_O)        0.045     0.394 r  cpu/registers/pcInput0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.394    cpu/registers_n_197
    SLICE_X9Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.509 r  cpu/pcInput0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.509    cpu/pcInput0_carry_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.548 r  cpu/pcInput0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.548    cpu/pcInput0_carry__0_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.602 r  cpu/pcInput0_carry__1/O[0]
                         net (fo=322, routed)         0.075     0.677    cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_17_17/A6
    SLICE_X8Y119         RAMD64E                                      r  cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_17_17/DP.LOW/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/PC/pc_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_17_17/SP.HIGH/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.677ns  (logic 0.394ns (58.173%)  route 0.283ns (41.827%))
  Logic Levels:           5  (CARRY4=3 FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDCE                         0.000     0.000 r  cpu/PC/pc_reg[3]/C
    SLICE_X11Y115        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/PC/pc_reg[3]/Q
                         net (fo=22, routed)          0.208     0.349    cpu/registers/Q[3]
    SLICE_X9Y117         LUT4 (Prop_lut4_I3_O)        0.045     0.394 r  cpu/registers/pcInput0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.394    cpu/registers_n_197
    SLICE_X9Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.509 r  cpu/pcInput0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.509    cpu/pcInput0_carry_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.548 r  cpu/pcInput0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.548    cpu/pcInput0_carry__0_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.602 r  cpu/pcInput0_carry__1/O[0]
                         net (fo=322, routed)         0.075     0.677    cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_17_17/A6
    SLICE_X8Y119         RAMD64E                                      r  cpu/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_17_17/SP.HIGH/WADR6
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           170 Endpoints
Min Delay           170 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.549ns  (logic 4.912ns (27.990%)  route 12.637ns (72.010%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.692     5.294    pdu/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  pdu/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.456     5.750 r  pdu/in_r_reg[2]/Q
                         net (fo=259, routed)         4.500    10.250    pdu/in_r_reg[4]_0[2]
    SLICE_X4Y129         LUT5 (Prop_lut5_I4_O)        0.124    10.374 r  pdu/seg_OBUF[3]_inst_i_20/O
                         net (fo=32, routed)          3.833    14.207    pdu/cpu/registers/debug_register_data1__3
    SLICE_X15Y106        LUT6 (Prop_lut6_I0_O)        0.124    14.331 r  pdu/seg_OBUF[0]_inst_i_14/O
                         net (fo=1, routed)           0.719    15.050    pdu/seg_OBUF[0]_inst_i_14_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I0_O)        0.124    15.174 r  pdu/seg_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           1.154    16.328    pdu/data1[0]
    SLICE_X15Y120        LUT6 (Prop_lut6_I3_O)        0.124    16.452 r  pdu/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000    16.452    pdu/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X15Y120        MUXF7 (Prop_muxf7_I0_O)      0.212    16.664 r  pdu/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.432    19.096    seg_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.748    22.844 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.844    seg[0]
    A14                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.292ns  (logic 4.909ns (28.389%)  route 12.383ns (71.611%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.692     5.294    pdu/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  pdu/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.456     5.750 r  pdu/in_r_reg[2]/Q
                         net (fo=259, routed)         4.500    10.250    pdu/in_r_reg[4]_0[2]
    SLICE_X4Y129         LUT5 (Prop_lut5_I4_O)        0.124    10.374 r  pdu/seg_OBUF[3]_inst_i_20/O
                         net (fo=32, routed)          3.549    13.923    pdu/cpu/registers/debug_register_data1__3
    SLICE_X33Y109        LUT6 (Prop_lut6_I0_O)        0.124    14.047 r  pdu/seg_OBUF[1]_inst_i_14/O
                         net (fo=1, routed)           1.190    15.236    pdu/seg_OBUF[1]_inst_i_14_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.360 r  pdu/seg_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           1.058    16.419    pdu/data1[1]
    SLICE_X7Y123         LUT6 (Prop_lut6_I3_O)        0.124    16.543 r  pdu/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000    16.543    pdu/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X7Y123         MUXF7 (Prop_muxf7_I0_O)      0.212    16.755 r  pdu/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.086    18.841    seg_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         3.745    22.586 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.586    seg[1]
    A13                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.776ns  (logic 4.901ns (29.216%)  route 11.875ns (70.784%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.692     5.294    pdu/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  pdu/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.456     5.750 r  pdu/in_r_reg[2]/Q
                         net (fo=259, routed)         4.500    10.250    pdu/in_r_reg[4]_0[2]
    SLICE_X4Y129         LUT5 (Prop_lut5_I4_O)        0.124    10.374 r  pdu/seg_OBUF[3]_inst_i_20/O
                         net (fo=32, routed)          3.287    13.661    pdu/cpu/registers/debug_register_data1__3
    SLICE_X30Y109        LUT6 (Prop_lut6_I0_O)        0.124    13.785 r  pdu/seg_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           1.139    14.924    pdu/seg_OBUF[3]_inst_i_14_n_0
    SLICE_X13Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.048 r  pdu/seg_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.783    15.831    pdu/data1[3]
    SLICE_X6Y120         LUT6 (Prop_lut6_I3_O)        0.124    15.955 r  pdu/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000    15.955    pdu/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X6Y120         MUXF7 (Prop_muxf7_I0_O)      0.209    16.164 r  pdu/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.166    18.330    seg_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         3.740    22.071 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.071    seg[3]
    A15                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.575ns  (logic 4.907ns (29.605%)  route 11.668ns (70.395%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.692     5.294    pdu/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  pdu/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.456     5.750 r  pdu/in_r_reg[2]/Q
                         net (fo=259, routed)         4.500    10.250    pdu/in_r_reg[4]_0[2]
    SLICE_X4Y129         LUT5 (Prop_lut5_I4_O)        0.124    10.374 r  pdu/seg_OBUF[3]_inst_i_20/O
                         net (fo=32, routed)          2.487    12.861    pdu/cpu/registers/debug_register_data1__3
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.124    12.985 r  pdu/seg_OBUF[2]_inst_i_14/O
                         net (fo=1, routed)           0.998    13.983    pdu/seg_OBUF[2]_inst_i_14_n_0
    SLICE_X13Y116        LUT6 (Prop_lut6_I0_O)        0.124    14.107 r  pdu/seg_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           1.290    15.396    pdu/data1[2]
    SLICE_X13Y122        LUT6 (Prop_lut6_I3_O)        0.124    15.520 r  pdu/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000    15.520    pdu/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X13Y122        MUXF7 (Prop_muxf7_I0_O)      0.212    15.732 r  pdu/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.394    18.126    seg_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.743    21.870 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.870    seg[2]
    A16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.794ns  (logic 4.101ns (41.873%)  route 5.693ns (58.127%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.692     5.294    pdu/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  pdu/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.456     5.750 r  pdu/in_r_reg[3]/Q
                         net (fo=195, routed)         3.758     9.508    pdu/in_r_reg[4]_0[3]
    SLICE_X9Y114         LUT4 (Prop_lut4_I1_O)        0.124     9.632 r  pdu/out0_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.935    11.567    out0_OBUF[3]
    G17                  OBUF (Prop_obuf_I_O)         3.521    15.088 r  out0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.088    out0[3]
    G17                                                               r  out0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.774ns  (logic 4.128ns (42.232%)  route 5.646ns (57.768%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.692     5.294    pdu/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  pdu/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.456     5.750 r  pdu/in_r_reg[2]/Q
                         net (fo=259, routed)         3.724     9.474    pdu/in_r_reg[4]_0[2]
    SLICE_X8Y108         LUT4 (Prop_lut4_I1_O)        0.124     9.598 r  pdu/out0_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.923    11.521    out0_OBUF[2]
    E18                  OBUF (Prop_obuf_I_O)         3.548    15.069 r  out0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.069    out0[2]
    E18                                                               r  out0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.477ns  (logic 4.135ns (43.637%)  route 5.341ns (56.363%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.697     5.299    pdu/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  pdu/in_r_reg[1]/Q
                         net (fo=132, routed)         3.365     9.120    pdu/in_r_reg[4]_0[1]
    SLICE_X9Y110         LUT4 (Prop_lut4_I1_O)        0.124     9.244 r  pdu/out0_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.976    11.221    out0_OBUF[1]
    D18                  OBUF (Prop_obuf_I_O)         3.555    14.776 r  out0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.776    out0[1]
    D18                                                               r  out0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.095ns  (logic 4.116ns (45.261%)  route 4.978ns (54.739%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.691     5.293    pdu/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  pdu/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  pdu/in_r_reg[4]/Q
                         net (fo=163, routed)         2.816     8.566    pdu/in_r_reg[4]_0[4]
    SLICE_X8Y110         LUT4 (Prop_lut4_I1_O)        0.124     8.690 r  pdu/out0_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.162    10.852    out0_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.536    14.388 r  out0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.388    out0[4]
    D17                                                               r  out0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.221ns  (logic 4.416ns (53.710%)  route 3.806ns (46.290%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.631     5.233    pdu/clk_IBUF_BUFG
    SLICE_X10Y106        FDCE                                         r  pdu/check_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDCE (Prop_fdce_C_Q)         0.518     5.751 f  pdu/check_r_reg[0]/Q
                         net (fo=41, routed)          1.827     7.578    pdu/check_OBUF[0]
    SLICE_X8Y110         LUT3 (Prop_lut3_I0_O)        0.150     7.728 r  pdu/ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.979     9.707    ready_OBUF
    G18                  OBUF (Prop_obuf_I_O)         3.748    13.454 r  ready_OBUF_inst/O
                         net (fo=0)                   0.000    13.454    ready
    G18                                                               r  ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/registers/Registers_reg[29][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.150ns  (logic 0.952ns (11.681%)  route 7.198ns (88.319%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.697     5.299    pdu/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  pdu/in_r_reg[1]/Q
                         net (fo=132, routed)         2.700     8.455    cpu/registers/Registers[0][4]_i_5_0[1]
    SLICE_X13Y112        LUT6 (Prop_lut6_I2_O)        0.124     8.579 r  cpu/registers/Registers[0][1]_i_4/O
                         net (fo=1, routed)           0.433     9.012    cpu/registers/Registers[0][1]_i_4_n_0
    SLICE_X13Y112        LUT4 (Prop_lut4_I0_O)        0.124     9.136 r  cpu/registers/Registers[0][1]_i_3/O
                         net (fo=1, routed)           0.834     9.970    cpu/registers/Registers[0][1]_i_3_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I5_O)        0.124    10.094 r  cpu/registers/Registers[0][1]_i_2/O
                         net (fo=1, routed)           0.436    10.531    cpu/registers/memoryData[1]
    SLICE_X11Y115        LUT5 (Prop_lut5_I2_O)        0.124    10.655 r  cpu/registers/Registers[0][1]_i_1/O
                         net (fo=31, routed)          2.795    13.449    cpu/registers/registerIn[1]
    SLICE_X3Y115         FDCE                                         r  cpu/registers/Registers_reg[29][1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/registers/Registers_reg[6][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.238ns  (logic 0.321ns (25.922%)  route 0.917ns (74.078%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.172     1.799    cpu/registers/valid_r
    SLICE_X11Y112        LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  cpu/registers/Registers[0][0]_i_4/O
                         net (fo=1, routed)           0.052     1.896    cpu/registers/Registers[0][0]_i_4_n_0
    SLICE_X11Y112        LUT5 (Prop_lut5_I1_O)        0.045     1.941 r  cpu/registers/Registers[0][0]_i_3/O
                         net (fo=1, routed)           0.221     2.162    cpu/registers/Registers[0][0]_i_3_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I5_O)        0.045     2.207 r  cpu/registers/Registers[0][0]_i_2/O
                         net (fo=1, routed)           0.271     2.478    cpu/PC/memoryData[0]
    SLICE_X11Y111        LUT5 (Prop_lut5_I2_O)        0.045     2.523 r  cpu/PC/Registers[0][0]_i_1/O
                         net (fo=31, routed)          0.201     2.724    cpu/registers/D[0]
    SLICE_X11Y108        FDCE                                         r  cpu/registers/Registers_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/registers/Registers_reg[4][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.283ns  (logic 0.321ns (25.014%)  route 0.962ns (74.986%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.172     1.799    cpu/registers/valid_r
    SLICE_X11Y112        LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  cpu/registers/Registers[0][0]_i_4/O
                         net (fo=1, routed)           0.052     1.896    cpu/registers/Registers[0][0]_i_4_n_0
    SLICE_X11Y112        LUT5 (Prop_lut5_I1_O)        0.045     1.941 r  cpu/registers/Registers[0][0]_i_3/O
                         net (fo=1, routed)           0.221     2.162    cpu/registers/Registers[0][0]_i_3_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I5_O)        0.045     2.207 r  cpu/registers/Registers[0][0]_i_2/O
                         net (fo=1, routed)           0.271     2.478    cpu/PC/memoryData[0]
    SLICE_X11Y111        LUT5 (Prop_lut5_I2_O)        0.045     2.523 r  cpu/PC/Registers[0][0]_i_1/O
                         net (fo=31, routed)          0.245     2.769    cpu/registers/D[0]
    SLICE_X12Y110        FDCE                                         r  cpu/registers/Registers_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/registers/Registers_reg[7][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.307ns  (logic 0.321ns (24.552%)  route 0.986ns (75.448%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.172     1.799    cpu/registers/valid_r
    SLICE_X11Y112        LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  cpu/registers/Registers[0][0]_i_4/O
                         net (fo=1, routed)           0.052     1.896    cpu/registers/Registers[0][0]_i_4_n_0
    SLICE_X11Y112        LUT5 (Prop_lut5_I1_O)        0.045     1.941 r  cpu/registers/Registers[0][0]_i_3/O
                         net (fo=1, routed)           0.221     2.162    cpu/registers/Registers[0][0]_i_3_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I5_O)        0.045     2.207 r  cpu/registers/Registers[0][0]_i_2/O
                         net (fo=1, routed)           0.271     2.478    cpu/PC/memoryData[0]
    SLICE_X11Y111        LUT5 (Prop_lut5_I2_O)        0.045     2.523 r  cpu/PC/Registers[0][0]_i_1/O
                         net (fo=31, routed)          0.270     2.793    cpu/registers/D[0]
    SLICE_X11Y106        FDCE                                         r  cpu/registers/Registers_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/registers/Registers_reg[5][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.309ns  (logic 0.321ns (24.522%)  route 0.988ns (75.478%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.172     1.799    cpu/registers/valid_r
    SLICE_X11Y112        LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  cpu/registers/Registers[0][0]_i_4/O
                         net (fo=1, routed)           0.052     1.896    cpu/registers/Registers[0][0]_i_4_n_0
    SLICE_X11Y112        LUT5 (Prop_lut5_I1_O)        0.045     1.941 r  cpu/registers/Registers[0][0]_i_3/O
                         net (fo=1, routed)           0.221     2.162    cpu/registers/Registers[0][0]_i_3_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I5_O)        0.045     2.207 r  cpu/registers/Registers[0][0]_i_2/O
                         net (fo=1, routed)           0.271     2.478    cpu/PC/memoryData[0]
    SLICE_X11Y111        LUT5 (Prop_lut5_I2_O)        0.045     2.523 r  cpu/PC/Registers[0][0]_i_1/O
                         net (fo=31, routed)          0.271     2.794    cpu/registers/D[0]
    SLICE_X13Y109        FDCE                                         r  cpu/registers/Registers_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/registers/Registers_reg[15][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.351ns  (logic 0.321ns (23.759%)  route 1.030ns (76.241%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.172     1.799    cpu/registers/valid_r
    SLICE_X11Y112        LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  cpu/registers/Registers[0][0]_i_4/O
                         net (fo=1, routed)           0.052     1.896    cpu/registers/Registers[0][0]_i_4_n_0
    SLICE_X11Y112        LUT5 (Prop_lut5_I1_O)        0.045     1.941 r  cpu/registers/Registers[0][0]_i_3/O
                         net (fo=1, routed)           0.221     2.162    cpu/registers/Registers[0][0]_i_3_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I5_O)        0.045     2.207 r  cpu/registers/Registers[0][0]_i_2/O
                         net (fo=1, routed)           0.271     2.478    cpu/PC/memoryData[0]
    SLICE_X11Y111        LUT5 (Prop_lut5_I2_O)        0.045     2.523 r  cpu/PC/Registers[0][0]_i_1/O
                         net (fo=31, routed)          0.313     2.836    cpu/registers/D[0]
    SLICE_X14Y108        FDCE                                         r  cpu/registers/Registers_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/registers/Registers_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.369ns  (logic 0.321ns (23.443%)  route 1.048ns (76.557%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.172     1.799    cpu/registers/valid_r
    SLICE_X11Y112        LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  cpu/registers/Registers[0][0]_i_4/O
                         net (fo=1, routed)           0.052     1.896    cpu/registers/Registers[0][0]_i_4_n_0
    SLICE_X11Y112        LUT5 (Prop_lut5_I1_O)        0.045     1.941 r  cpu/registers/Registers[0][0]_i_3/O
                         net (fo=1, routed)           0.221     2.162    cpu/registers/Registers[0][0]_i_3_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I5_O)        0.045     2.207 r  cpu/registers/Registers[0][0]_i_2/O
                         net (fo=1, routed)           0.271     2.478    cpu/PC/memoryData[0]
    SLICE_X11Y111        LUT5 (Prop_lut5_I2_O)        0.045     2.523 r  cpu/PC/Registers[0][0]_i_1/O
                         net (fo=31, routed)          0.332     2.855    cpu/registers/D[0]
    SLICE_X12Y109        FDCE                                         r  cpu/registers/Registers_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/registers/Registers_reg[16][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.370ns  (logic 0.321ns (23.428%)  route 1.049ns (76.572%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.172     1.799    cpu/registers/valid_r
    SLICE_X11Y112        LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  cpu/registers/Registers[0][0]_i_4/O
                         net (fo=1, routed)           0.052     1.896    cpu/registers/Registers[0][0]_i_4_n_0
    SLICE_X11Y112        LUT5 (Prop_lut5_I1_O)        0.045     1.941 r  cpu/registers/Registers[0][0]_i_3/O
                         net (fo=1, routed)           0.221     2.162    cpu/registers/Registers[0][0]_i_3_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I5_O)        0.045     2.207 r  cpu/registers/Registers[0][0]_i_2/O
                         net (fo=1, routed)           0.271     2.478    cpu/PC/memoryData[0]
    SLICE_X11Y111        LUT5 (Prop_lut5_I2_O)        0.045     2.523 r  cpu/PC/Registers[0][0]_i_1/O
                         net (fo=31, routed)          0.332     2.856    cpu/registers/D[0]
    SLICE_X11Y105        FDCE                                         r  cpu/registers/Registers_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/registers/Registers_reg[8][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.382ns  (logic 0.321ns (23.232%)  route 1.061ns (76.768%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.172     1.799    cpu/registers/valid_r
    SLICE_X11Y112        LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  cpu/registers/Registers[0][0]_i_4/O
                         net (fo=1, routed)           0.052     1.896    cpu/registers/Registers[0][0]_i_4_n_0
    SLICE_X11Y112        LUT5 (Prop_lut5_I1_O)        0.045     1.941 r  cpu/registers/Registers[0][0]_i_3/O
                         net (fo=1, routed)           0.221     2.162    cpu/registers/Registers[0][0]_i_3_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I5_O)        0.045     2.207 r  cpu/registers/Registers[0][0]_i_2/O
                         net (fo=1, routed)           0.271     2.478    cpu/PC/memoryData[0]
    SLICE_X11Y111        LUT5 (Prop_lut5_I2_O)        0.045     2.523 r  cpu/PC/Registers[0][0]_i_1/O
                         net (fo=31, routed)          0.344     2.867    cpu/registers/D[0]
    SLICE_X13Y108        FDCE                                         r  cpu/registers/Registers_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/registers/Registers_reg[17][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.433ns  (logic 0.321ns (22.402%)  route 1.112ns (77.598%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.172     1.799    cpu/registers/valid_r
    SLICE_X11Y112        LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  cpu/registers/Registers[0][0]_i_4/O
                         net (fo=1, routed)           0.052     1.896    cpu/registers/Registers[0][0]_i_4_n_0
    SLICE_X11Y112        LUT5 (Prop_lut5_I1_O)        0.045     1.941 r  cpu/registers/Registers[0][0]_i_3/O
                         net (fo=1, routed)           0.221     2.162    cpu/registers/Registers[0][0]_i_3_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I5_O)        0.045     2.207 r  cpu/registers/Registers[0][0]_i_2/O
                         net (fo=1, routed)           0.271     2.478    cpu/PC/memoryData[0]
    SLICE_X11Y111        LUT5 (Prop_lut5_I2_O)        0.045     2.523 r  cpu/PC/Registers[0][0]_i_1/O
                         net (fo=31, routed)          0.395     2.918    cpu/registers/D[0]
    SLICE_X10Y104        FDCE                                         r  cpu/registers/Registers_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/registers/Registers_reg[13][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.434ns  (logic 0.321ns (22.388%)  route 1.113ns (77.612%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.172     1.799    cpu/registers/valid_r
    SLICE_X11Y112        LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  cpu/registers/Registers[0][0]_i_4/O
                         net (fo=1, routed)           0.052     1.896    cpu/registers/Registers[0][0]_i_4_n_0
    SLICE_X11Y112        LUT5 (Prop_lut5_I1_O)        0.045     1.941 r  cpu/registers/Registers[0][0]_i_3/O
                         net (fo=1, routed)           0.221     2.162    cpu/registers/Registers[0][0]_i_3_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I5_O)        0.045     2.207 r  cpu/registers/Registers[0][0]_i_2/O
                         net (fo=1, routed)           0.271     2.478    cpu/PC/memoryData[0]
    SLICE_X11Y111        LUT5 (Prop_lut5_I2_O)        0.045     2.523 r  cpu/PC/Registers[0][0]_i_1/O
                         net (fo=31, routed)          0.396     2.919    cpu/registers/D[0]
    SLICE_X14Y107        FDCE                                         r  cpu/registers/Registers_reg[13][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/PC/pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[18]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.237ns  (logic 3.179ns (11.258%)  route 25.058ns (88.742%))
  Logic Levels:           15  (CARRY4=3 FDCE=1 LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDCE                         0.000     0.000 r  cpu/PC/pc_reg[6]/C
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu/PC/pc_reg[6]/Q
                         net (fo=22, routed)          2.801     3.319    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X11Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.443 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     3.876    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.000 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.240     9.240    cpu/branch/spo[5]
    SLICE_X13Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.364 r  cpu/branch/data_mem_i_34/O
                         net (fo=32, routed)          4.793    14.158    cpu/registers/read_data21__3
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    14.282 r  cpu/registers/data_mem_i_27/O
                         net (fo=13, routed)          1.912    16.194    cpu/registers/d[5]
    SLICE_X13Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.318 r  cpu/registers/pcInput0_carry__0_i_3/O
                         net (fo=2, routed)           1.182    17.500    cpu/registers/data_mem_i_25_0[1]
    SLICE_X9Y118         LUT4 (Prop_lut4_I0_O)        0.124    17.624 r  cpu/registers/pcInput0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.624    cpu/registers_n_206
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.174 r  cpu/pcInput0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.174    cpu/pcInput0_carry__0_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.288 r  cpu/pcInput0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.288    cpu/pcInput0_carry__1_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.510 r  cpu/pcInput0_carry__2/O[0]
                         net (fo=3, routed)           1.052    19.562    cpu/registers/sel0[0]
    SLICE_X7Y119         LUT6 (Prop_lut6_I3_O)        0.299    19.861 f  cpu/registers/Registers[0][31]_i_12/O
                         net (fo=1, routed)           1.137    20.998    cpu/registers/Registers[0][31]_i_12_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I2_O)        0.124    21.122 f  cpu/registers/Registers[0][31]_i_9/O
                         net (fo=1, routed)           1.006    22.127    cpu/registers/Registers[0][31]_i_9_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.251 f  cpu/registers/Registers[0][31]_i_6/O
                         net (fo=6, routed)           0.808    23.059    cpu/registers/Registers[0][31]_i_6_n_0
    SLICE_X13Y124        LUT5 (Prop_lut5_I2_O)        0.152    23.211 f  cpu/registers/Registers[0][31]_i_3/O
                         net (fo=31, routed)          1.941    25.153    cpu/registers_n_35
    SLICE_X9Y110         LUT3 (Prop_lut3_I0_O)        0.332    25.485 r  cpu/out1_r[31]_i_1/O
                         net (fo=32, routed)          2.753    28.237    pdu/out1_r_reg[31]_1[0]
    SLICE_X7Y123         FDPE                                         r  pdu/out1_r_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.572     4.994    pdu/clk_IBUF_BUFG
    SLICE_X7Y123         FDPE                                         r  pdu/out1_r_reg[18]/C

Slack:                    inf
  Source:                 cpu/PC/pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[21]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.237ns  (logic 3.179ns (11.258%)  route 25.058ns (88.742%))
  Logic Levels:           15  (CARRY4=3 FDCE=1 LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDCE                         0.000     0.000 r  cpu/PC/pc_reg[6]/C
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu/PC/pc_reg[6]/Q
                         net (fo=22, routed)          2.801     3.319    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X11Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.443 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     3.876    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.000 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.240     9.240    cpu/branch/spo[5]
    SLICE_X13Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.364 r  cpu/branch/data_mem_i_34/O
                         net (fo=32, routed)          4.793    14.158    cpu/registers/read_data21__3
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    14.282 r  cpu/registers/data_mem_i_27/O
                         net (fo=13, routed)          1.912    16.194    cpu/registers/d[5]
    SLICE_X13Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.318 r  cpu/registers/pcInput0_carry__0_i_3/O
                         net (fo=2, routed)           1.182    17.500    cpu/registers/data_mem_i_25_0[1]
    SLICE_X9Y118         LUT4 (Prop_lut4_I0_O)        0.124    17.624 r  cpu/registers/pcInput0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.624    cpu/registers_n_206
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.174 r  cpu/pcInput0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.174    cpu/pcInput0_carry__0_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.288 r  cpu/pcInput0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.288    cpu/pcInput0_carry__1_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.510 r  cpu/pcInput0_carry__2/O[0]
                         net (fo=3, routed)           1.052    19.562    cpu/registers/sel0[0]
    SLICE_X7Y119         LUT6 (Prop_lut6_I3_O)        0.299    19.861 f  cpu/registers/Registers[0][31]_i_12/O
                         net (fo=1, routed)           1.137    20.998    cpu/registers/Registers[0][31]_i_12_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I2_O)        0.124    21.122 f  cpu/registers/Registers[0][31]_i_9/O
                         net (fo=1, routed)           1.006    22.127    cpu/registers/Registers[0][31]_i_9_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.251 f  cpu/registers/Registers[0][31]_i_6/O
                         net (fo=6, routed)           0.808    23.059    cpu/registers/Registers[0][31]_i_6_n_0
    SLICE_X13Y124        LUT5 (Prop_lut5_I2_O)        0.152    23.211 f  cpu/registers/Registers[0][31]_i_3/O
                         net (fo=31, routed)          1.941    25.153    cpu/registers_n_35
    SLICE_X9Y110         LUT3 (Prop_lut3_I0_O)        0.332    25.485 r  cpu/out1_r[31]_i_1/O
                         net (fo=32, routed)          2.753    28.237    pdu/out1_r_reg[31]_1[0]
    SLICE_X7Y123         FDPE                                         r  pdu/out1_r_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.572     4.994    pdu/clk_IBUF_BUFG
    SLICE_X7Y123         FDPE                                         r  pdu/out1_r_reg[21]/C

Slack:                    inf
  Source:                 cpu/PC/pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.064ns  (logic 3.179ns (11.328%)  route 24.885ns (88.672%))
  Logic Levels:           15  (CARRY4=3 FDCE=1 LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDCE                         0.000     0.000 r  cpu/PC/pc_reg[6]/C
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu/PC/pc_reg[6]/Q
                         net (fo=22, routed)          2.801     3.319    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X11Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.443 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     3.876    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.000 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.240     9.240    cpu/branch/spo[5]
    SLICE_X13Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.364 r  cpu/branch/data_mem_i_34/O
                         net (fo=32, routed)          4.793    14.158    cpu/registers/read_data21__3
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    14.282 r  cpu/registers/data_mem_i_27/O
                         net (fo=13, routed)          1.912    16.194    cpu/registers/d[5]
    SLICE_X13Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.318 r  cpu/registers/pcInput0_carry__0_i_3/O
                         net (fo=2, routed)           1.182    17.500    cpu/registers/data_mem_i_25_0[1]
    SLICE_X9Y118         LUT4 (Prop_lut4_I0_O)        0.124    17.624 r  cpu/registers/pcInput0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.624    cpu/registers_n_206
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.174 r  cpu/pcInput0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.174    cpu/pcInput0_carry__0_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.288 r  cpu/pcInput0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.288    cpu/pcInput0_carry__1_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.510 r  cpu/pcInput0_carry__2/O[0]
                         net (fo=3, routed)           1.052    19.562    cpu/registers/sel0[0]
    SLICE_X7Y119         LUT6 (Prop_lut6_I3_O)        0.299    19.861 f  cpu/registers/Registers[0][31]_i_12/O
                         net (fo=1, routed)           1.137    20.998    cpu/registers/Registers[0][31]_i_12_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I2_O)        0.124    21.122 f  cpu/registers/Registers[0][31]_i_9/O
                         net (fo=1, routed)           1.006    22.127    cpu/registers/Registers[0][31]_i_9_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.251 f  cpu/registers/Registers[0][31]_i_6/O
                         net (fo=6, routed)           0.808    23.059    cpu/registers/Registers[0][31]_i_6_n_0
    SLICE_X13Y124        LUT5 (Prop_lut5_I2_O)        0.152    23.211 f  cpu/registers/Registers[0][31]_i_3/O
                         net (fo=31, routed)          1.941    25.153    cpu/registers_n_35
    SLICE_X9Y110         LUT3 (Prop_lut3_I0_O)        0.332    25.485 r  cpu/out1_r[31]_i_1/O
                         net (fo=32, routed)          2.579    28.064    pdu/out1_r_reg[31]_1[0]
    SLICE_X7Y128         FDCE                                         r  pdu/out1_r_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.575     4.997    pdu/clk_IBUF_BUFG
    SLICE_X7Y128         FDCE                                         r  pdu/out1_r_reg[31]/C

Slack:                    inf
  Source:                 cpu/PC/pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.875ns  (logic 3.179ns (11.404%)  route 24.696ns (88.596%))
  Logic Levels:           15  (CARRY4=3 FDCE=1 LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDCE                         0.000     0.000 r  cpu/PC/pc_reg[6]/C
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu/PC/pc_reg[6]/Q
                         net (fo=22, routed)          2.801     3.319    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X11Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.443 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     3.876    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.000 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.240     9.240    cpu/branch/spo[5]
    SLICE_X13Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.364 r  cpu/branch/data_mem_i_34/O
                         net (fo=32, routed)          4.793    14.158    cpu/registers/read_data21__3
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    14.282 r  cpu/registers/data_mem_i_27/O
                         net (fo=13, routed)          1.912    16.194    cpu/registers/d[5]
    SLICE_X13Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.318 r  cpu/registers/pcInput0_carry__0_i_3/O
                         net (fo=2, routed)           1.182    17.500    cpu/registers/data_mem_i_25_0[1]
    SLICE_X9Y118         LUT4 (Prop_lut4_I0_O)        0.124    17.624 r  cpu/registers/pcInput0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.624    cpu/registers_n_206
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.174 r  cpu/pcInput0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.174    cpu/pcInput0_carry__0_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.288 r  cpu/pcInput0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.288    cpu/pcInput0_carry__1_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.510 r  cpu/pcInput0_carry__2/O[0]
                         net (fo=3, routed)           1.052    19.562    cpu/registers/sel0[0]
    SLICE_X7Y119         LUT6 (Prop_lut6_I3_O)        0.299    19.861 f  cpu/registers/Registers[0][31]_i_12/O
                         net (fo=1, routed)           1.137    20.998    cpu/registers/Registers[0][31]_i_12_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I2_O)        0.124    21.122 f  cpu/registers/Registers[0][31]_i_9/O
                         net (fo=1, routed)           1.006    22.127    cpu/registers/Registers[0][31]_i_9_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.251 f  cpu/registers/Registers[0][31]_i_6/O
                         net (fo=6, routed)           0.808    23.059    cpu/registers/Registers[0][31]_i_6_n_0
    SLICE_X13Y124        LUT5 (Prop_lut5_I2_O)        0.152    23.211 f  cpu/registers/Registers[0][31]_i_3/O
                         net (fo=31, routed)          1.941    25.153    cpu/registers_n_35
    SLICE_X9Y110         LUT3 (Prop_lut3_I0_O)        0.332    25.485 r  cpu/out1_r[31]_i_1/O
                         net (fo=32, routed)          2.391    27.875    pdu/out1_r_reg[31]_1[0]
    SLICE_X7Y119         FDCE                                         r  pdu/out1_r_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.576     4.998    pdu/clk_IBUF_BUFG
    SLICE_X7Y119         FDCE                                         r  pdu/out1_r_reg[15]/C

Slack:                    inf
  Source:                 cpu/PC/pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.875ns  (logic 3.179ns (11.404%)  route 24.696ns (88.596%))
  Logic Levels:           15  (CARRY4=3 FDCE=1 LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDCE                         0.000     0.000 r  cpu/PC/pc_reg[6]/C
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu/PC/pc_reg[6]/Q
                         net (fo=22, routed)          2.801     3.319    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X11Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.443 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     3.876    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.000 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.240     9.240    cpu/branch/spo[5]
    SLICE_X13Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.364 r  cpu/branch/data_mem_i_34/O
                         net (fo=32, routed)          4.793    14.158    cpu/registers/read_data21__3
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    14.282 r  cpu/registers/data_mem_i_27/O
                         net (fo=13, routed)          1.912    16.194    cpu/registers/d[5]
    SLICE_X13Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.318 r  cpu/registers/pcInput0_carry__0_i_3/O
                         net (fo=2, routed)           1.182    17.500    cpu/registers/data_mem_i_25_0[1]
    SLICE_X9Y118         LUT4 (Prop_lut4_I0_O)        0.124    17.624 r  cpu/registers/pcInput0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.624    cpu/registers_n_206
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.174 r  cpu/pcInput0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.174    cpu/pcInput0_carry__0_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.288 r  cpu/pcInput0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.288    cpu/pcInput0_carry__1_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.510 r  cpu/pcInput0_carry__2/O[0]
                         net (fo=3, routed)           1.052    19.562    cpu/registers/sel0[0]
    SLICE_X7Y119         LUT6 (Prop_lut6_I3_O)        0.299    19.861 f  cpu/registers/Registers[0][31]_i_12/O
                         net (fo=1, routed)           1.137    20.998    cpu/registers/Registers[0][31]_i_12_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I2_O)        0.124    21.122 f  cpu/registers/Registers[0][31]_i_9/O
                         net (fo=1, routed)           1.006    22.127    cpu/registers/Registers[0][31]_i_9_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.251 f  cpu/registers/Registers[0][31]_i_6/O
                         net (fo=6, routed)           0.808    23.059    cpu/registers/Registers[0][31]_i_6_n_0
    SLICE_X13Y124        LUT5 (Prop_lut5_I2_O)        0.152    23.211 f  cpu/registers/Registers[0][31]_i_3/O
                         net (fo=31, routed)          1.941    25.153    cpu/registers_n_35
    SLICE_X9Y110         LUT3 (Prop_lut3_I0_O)        0.332    25.485 r  cpu/out1_r[31]_i_1/O
                         net (fo=32, routed)          2.391    27.875    pdu/out1_r_reg[31]_1[0]
    SLICE_X7Y119         FDCE                                         r  pdu/out1_r_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.576     4.998    pdu/clk_IBUF_BUFG
    SLICE_X7Y119         FDCE                                         r  pdu/out1_r_reg[17]/C

Slack:                    inf
  Source:                 cpu/PC/pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.875ns  (logic 3.179ns (11.404%)  route 24.696ns (88.596%))
  Logic Levels:           15  (CARRY4=3 FDCE=1 LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDCE                         0.000     0.000 r  cpu/PC/pc_reg[6]/C
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu/PC/pc_reg[6]/Q
                         net (fo=22, routed)          2.801     3.319    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X11Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.443 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     3.876    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.000 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.240     9.240    cpu/branch/spo[5]
    SLICE_X13Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.364 r  cpu/branch/data_mem_i_34/O
                         net (fo=32, routed)          4.793    14.158    cpu/registers/read_data21__3
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    14.282 r  cpu/registers/data_mem_i_27/O
                         net (fo=13, routed)          1.912    16.194    cpu/registers/d[5]
    SLICE_X13Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.318 r  cpu/registers/pcInput0_carry__0_i_3/O
                         net (fo=2, routed)           1.182    17.500    cpu/registers/data_mem_i_25_0[1]
    SLICE_X9Y118         LUT4 (Prop_lut4_I0_O)        0.124    17.624 r  cpu/registers/pcInput0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.624    cpu/registers_n_206
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.174 r  cpu/pcInput0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.174    cpu/pcInput0_carry__0_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.288 r  cpu/pcInput0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.288    cpu/pcInput0_carry__1_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.510 r  cpu/pcInput0_carry__2/O[0]
                         net (fo=3, routed)           1.052    19.562    cpu/registers/sel0[0]
    SLICE_X7Y119         LUT6 (Prop_lut6_I3_O)        0.299    19.861 f  cpu/registers/Registers[0][31]_i_12/O
                         net (fo=1, routed)           1.137    20.998    cpu/registers/Registers[0][31]_i_12_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I2_O)        0.124    21.122 f  cpu/registers/Registers[0][31]_i_9/O
                         net (fo=1, routed)           1.006    22.127    cpu/registers/Registers[0][31]_i_9_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.251 f  cpu/registers/Registers[0][31]_i_6/O
                         net (fo=6, routed)           0.808    23.059    cpu/registers/Registers[0][31]_i_6_n_0
    SLICE_X13Y124        LUT5 (Prop_lut5_I2_O)        0.152    23.211 f  cpu/registers/Registers[0][31]_i_3/O
                         net (fo=31, routed)          1.941    25.153    cpu/registers_n_35
    SLICE_X9Y110         LUT3 (Prop_lut3_I0_O)        0.332    25.485 r  cpu/out1_r[31]_i_1/O
                         net (fo=32, routed)          2.391    27.875    pdu/out1_r_reg[31]_1[0]
    SLICE_X7Y119         FDCE                                         r  pdu/out1_r_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.576     4.998    pdu/clk_IBUF_BUFG
    SLICE_X7Y119         FDCE                                         r  pdu/out1_r_reg[19]/C

Slack:                    inf
  Source:                 cpu/PC/pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.873ns  (logic 3.179ns (11.405%)  route 24.694ns (88.595%))
  Logic Levels:           15  (CARRY4=3 FDCE=1 LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDCE                         0.000     0.000 r  cpu/PC/pc_reg[6]/C
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu/PC/pc_reg[6]/Q
                         net (fo=22, routed)          2.801     3.319    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X11Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.443 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     3.876    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.000 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.240     9.240    cpu/branch/spo[5]
    SLICE_X13Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.364 r  cpu/branch/data_mem_i_34/O
                         net (fo=32, routed)          4.793    14.158    cpu/registers/read_data21__3
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    14.282 r  cpu/registers/data_mem_i_27/O
                         net (fo=13, routed)          1.912    16.194    cpu/registers/d[5]
    SLICE_X13Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.318 r  cpu/registers/pcInput0_carry__0_i_3/O
                         net (fo=2, routed)           1.182    17.500    cpu/registers/data_mem_i_25_0[1]
    SLICE_X9Y118         LUT4 (Prop_lut4_I0_O)        0.124    17.624 r  cpu/registers/pcInput0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.624    cpu/registers_n_206
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.174 r  cpu/pcInput0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.174    cpu/pcInput0_carry__0_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.288 r  cpu/pcInput0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.288    cpu/pcInput0_carry__1_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.510 r  cpu/pcInput0_carry__2/O[0]
                         net (fo=3, routed)           1.052    19.562    cpu/registers/sel0[0]
    SLICE_X7Y119         LUT6 (Prop_lut6_I3_O)        0.299    19.861 f  cpu/registers/Registers[0][31]_i_12/O
                         net (fo=1, routed)           1.137    20.998    cpu/registers/Registers[0][31]_i_12_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I2_O)        0.124    21.122 f  cpu/registers/Registers[0][31]_i_9/O
                         net (fo=1, routed)           1.006    22.127    cpu/registers/Registers[0][31]_i_9_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.251 f  cpu/registers/Registers[0][31]_i_6/O
                         net (fo=6, routed)           0.808    23.059    cpu/registers/Registers[0][31]_i_6_n_0
    SLICE_X13Y124        LUT5 (Prop_lut5_I2_O)        0.152    23.211 f  cpu/registers/Registers[0][31]_i_3/O
                         net (fo=31, routed)          1.941    25.153    cpu/registers_n_35
    SLICE_X9Y110         LUT3 (Prop_lut3_I0_O)        0.332    25.485 r  cpu/out1_r[31]_i_1/O
                         net (fo=32, routed)          2.388    27.873    pdu/out1_r_reg[31]_1[0]
    SLICE_X13Y128        FDCE                                         r  pdu/out1_r_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.496     4.918    pdu/clk_IBUF_BUFG
    SLICE_X13Y128        FDCE                                         r  pdu/out1_r_reg[30]/C

Slack:                    inf
  Source:                 cpu/PC/pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.675ns  (logic 3.179ns (11.487%)  route 24.496ns (88.513%))
  Logic Levels:           15  (CARRY4=3 FDCE=1 LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDCE                         0.000     0.000 r  cpu/PC/pc_reg[6]/C
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu/PC/pc_reg[6]/Q
                         net (fo=22, routed)          2.801     3.319    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X11Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.443 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     3.876    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.000 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.240     9.240    cpu/branch/spo[5]
    SLICE_X13Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.364 r  cpu/branch/data_mem_i_34/O
                         net (fo=32, routed)          4.793    14.158    cpu/registers/read_data21__3
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    14.282 r  cpu/registers/data_mem_i_27/O
                         net (fo=13, routed)          1.912    16.194    cpu/registers/d[5]
    SLICE_X13Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.318 r  cpu/registers/pcInput0_carry__0_i_3/O
                         net (fo=2, routed)           1.182    17.500    cpu/registers/data_mem_i_25_0[1]
    SLICE_X9Y118         LUT4 (Prop_lut4_I0_O)        0.124    17.624 r  cpu/registers/pcInput0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.624    cpu/registers_n_206
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.174 r  cpu/pcInput0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.174    cpu/pcInput0_carry__0_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.288 r  cpu/pcInput0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.288    cpu/pcInput0_carry__1_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.510 r  cpu/pcInput0_carry__2/O[0]
                         net (fo=3, routed)           1.052    19.562    cpu/registers/sel0[0]
    SLICE_X7Y119         LUT6 (Prop_lut6_I3_O)        0.299    19.861 f  cpu/registers/Registers[0][31]_i_12/O
                         net (fo=1, routed)           1.137    20.998    cpu/registers/Registers[0][31]_i_12_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I2_O)        0.124    21.122 f  cpu/registers/Registers[0][31]_i_9/O
                         net (fo=1, routed)           1.006    22.127    cpu/registers/Registers[0][31]_i_9_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.251 f  cpu/registers/Registers[0][31]_i_6/O
                         net (fo=6, routed)           0.808    23.059    cpu/registers/Registers[0][31]_i_6_n_0
    SLICE_X13Y124        LUT5 (Prop_lut5_I2_O)        0.152    23.211 f  cpu/registers/Registers[0][31]_i_3/O
                         net (fo=31, routed)          1.941    25.153    cpu/registers_n_35
    SLICE_X9Y110         LUT3 (Prop_lut3_I0_O)        0.332    25.485 r  cpu/out1_r[31]_i_1/O
                         net (fo=32, routed)          2.190    27.675    pdu/out1_r_reg[31]_1[0]
    SLICE_X9Y126         FDCE                                         r  pdu/out1_r_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.493     4.915    pdu/clk_IBUF_BUFG
    SLICE_X9Y126         FDCE                                         r  pdu/out1_r_reg[24]/C

Slack:                    inf
  Source:                 cpu/PC/pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[25]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.675ns  (logic 3.179ns (11.487%)  route 24.496ns (88.513%))
  Logic Levels:           15  (CARRY4=3 FDCE=1 LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDCE                         0.000     0.000 r  cpu/PC/pc_reg[6]/C
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu/PC/pc_reg[6]/Q
                         net (fo=22, routed)          2.801     3.319    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X11Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.443 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     3.876    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.000 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.240     9.240    cpu/branch/spo[5]
    SLICE_X13Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.364 r  cpu/branch/data_mem_i_34/O
                         net (fo=32, routed)          4.793    14.158    cpu/registers/read_data21__3
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    14.282 r  cpu/registers/data_mem_i_27/O
                         net (fo=13, routed)          1.912    16.194    cpu/registers/d[5]
    SLICE_X13Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.318 r  cpu/registers/pcInput0_carry__0_i_3/O
                         net (fo=2, routed)           1.182    17.500    cpu/registers/data_mem_i_25_0[1]
    SLICE_X9Y118         LUT4 (Prop_lut4_I0_O)        0.124    17.624 r  cpu/registers/pcInput0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.624    cpu/registers_n_206
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.174 r  cpu/pcInput0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.174    cpu/pcInput0_carry__0_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.288 r  cpu/pcInput0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.288    cpu/pcInput0_carry__1_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.510 r  cpu/pcInput0_carry__2/O[0]
                         net (fo=3, routed)           1.052    19.562    cpu/registers/sel0[0]
    SLICE_X7Y119         LUT6 (Prop_lut6_I3_O)        0.299    19.861 f  cpu/registers/Registers[0][31]_i_12/O
                         net (fo=1, routed)           1.137    20.998    cpu/registers/Registers[0][31]_i_12_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I2_O)        0.124    21.122 f  cpu/registers/Registers[0][31]_i_9/O
                         net (fo=1, routed)           1.006    22.127    cpu/registers/Registers[0][31]_i_9_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.251 f  cpu/registers/Registers[0][31]_i_6/O
                         net (fo=6, routed)           0.808    23.059    cpu/registers/Registers[0][31]_i_6_n_0
    SLICE_X13Y124        LUT5 (Prop_lut5_I2_O)        0.152    23.211 f  cpu/registers/Registers[0][31]_i_3/O
                         net (fo=31, routed)          1.941    25.153    cpu/registers_n_35
    SLICE_X9Y110         LUT3 (Prop_lut3_I0_O)        0.332    25.485 r  cpu/out1_r[31]_i_1/O
                         net (fo=32, routed)          2.190    27.675    pdu/out1_r_reg[31]_1[0]
    SLICE_X9Y126         FDPE                                         r  pdu/out1_r_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.493     4.915    pdu/clk_IBUF_BUFG
    SLICE_X9Y126         FDPE                                         r  pdu/out1_r_reg[25]/C

Slack:                    inf
  Source:                 cpu/PC/pc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.675ns  (logic 3.179ns (11.487%)  route 24.496ns (88.513%))
  Logic Levels:           15  (CARRY4=3 FDCE=1 LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDCE                         0.000     0.000 r  cpu/PC/pc_reg[6]/C
    SLICE_X12Y116        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cpu/PC/pc_reg[6]/Q
                         net (fo=22, routed)          2.801     3.319    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X11Y108        LUT6 (Prop_lut6_I2_O)        0.124     3.443 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.433     3.876    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.124     4.000 r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.240     9.240    cpu/branch/spo[5]
    SLICE_X13Y128        LUT4 (Prop_lut4_I0_O)        0.124     9.364 r  cpu/branch/data_mem_i_34/O
                         net (fo=32, routed)          4.793    14.158    cpu/registers/read_data21__3
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.124    14.282 r  cpu/registers/data_mem_i_27/O
                         net (fo=13, routed)          1.912    16.194    cpu/registers/d[5]
    SLICE_X13Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.318 r  cpu/registers/pcInput0_carry__0_i_3/O
                         net (fo=2, routed)           1.182    17.500    cpu/registers/data_mem_i_25_0[1]
    SLICE_X9Y118         LUT4 (Prop_lut4_I0_O)        0.124    17.624 r  cpu/registers/pcInput0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.624    cpu/registers_n_206
    SLICE_X9Y118         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.174 r  cpu/pcInput0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.174    cpu/pcInput0_carry__0_n_0
    SLICE_X9Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.288 r  cpu/pcInput0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.288    cpu/pcInput0_carry__1_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.510 r  cpu/pcInput0_carry__2/O[0]
                         net (fo=3, routed)           1.052    19.562    cpu/registers/sel0[0]
    SLICE_X7Y119         LUT6 (Prop_lut6_I3_O)        0.299    19.861 f  cpu/registers/Registers[0][31]_i_12/O
                         net (fo=1, routed)           1.137    20.998    cpu/registers/Registers[0][31]_i_12_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I2_O)        0.124    21.122 f  cpu/registers/Registers[0][31]_i_9/O
                         net (fo=1, routed)           1.006    22.127    cpu/registers/Registers[0][31]_i_9_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.124    22.251 f  cpu/registers/Registers[0][31]_i_6/O
                         net (fo=6, routed)           0.808    23.059    cpu/registers/Registers[0][31]_i_6_n_0
    SLICE_X13Y124        LUT5 (Prop_lut5_I2_O)        0.152    23.211 f  cpu/registers/Registers[0][31]_i_3/O
                         net (fo=31, routed)          1.941    25.153    cpu/registers_n_35
    SLICE_X9Y110         LUT3 (Prop_lut3_I0_O)        0.332    25.485 r  cpu/out1_r[31]_i_1/O
                         net (fo=32, routed)          2.190    27.675    pdu/out1_r_reg[31]_1[0]
    SLICE_X9Y126         FDCE                                         r  pdu/out1_r_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.493     4.915    pdu/clk_IBUF_BUFG
    SLICE_X9Y126         FDCE                                         r  pdu/out1_r_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[2]
                            (input port)
  Destination:            pdu/in_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.228ns (39.584%)  route 0.348ns (60.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  in[2] (IN)
                         net (fo=0)                   0.000     0.000    in[2]
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  in_IBUF[2]_inst/O
                         net (fo=1, routed)           0.348     0.576    pdu/D[2]
    SLICE_X1Y122         FDRE                                         r  pdu/in_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.858     2.023    pdu/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  pdu/in_r_reg[2]/C

Slack:                    inf
  Source:                 in[4]
                            (input port)
  Destination:            pdu/in_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.259ns (43.325%)  route 0.339ns (56.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  in[4] (IN)
                         net (fo=0)                   0.000     0.000    in[4]
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  in_IBUF[4]_inst/O
                         net (fo=1, routed)           0.339     0.598    pdu/D[4]
    SLICE_X1Y126         FDRE                                         r  pdu/in_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.855     2.021    pdu/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  pdu/in_r_reg[4]/C

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            pdu/in_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.235ns (36.509%)  route 0.409ns (63.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  in_IBUF[1]_inst/O
                         net (fo=4, routed)           0.409     0.644    pdu/D[1]
    SLICE_X5Y118         FDRE                                         r  pdu/in_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.859     2.024    pdu/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  pdu/in_r_reg[1]/C

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            pdu/in_r_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.235ns (36.509%)  route 0.409ns (63.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  in_IBUF[1]_inst/O
                         net (fo=4, routed)           0.409     0.644    pdu/D[1]
    SLICE_X5Y118         FDRE                                         r  pdu/in_r_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.859     2.024    pdu/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  pdu/in_r_reg[1]_rep__0/C

Slack:                    inf
  Source:                 in[3]
                            (input port)
  Destination:            pdu/in_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.240ns (37.260%)  route 0.404ns (62.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  in[3] (IN)
                         net (fo=0)                   0.000     0.000    in[3]
    H14                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  in_IBUF[3]_inst/O
                         net (fo=1, routed)           0.404     0.644    pdu/D[3]
    SLICE_X1Y122         FDRE                                         r  pdu/in_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.858     2.023    pdu/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  pdu/in_r_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pdu/cnt_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.239ns (35.947%)  route 0.426ns (64.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  rst_IBUF_inst/O
                         net (fo=1085, routed)        0.426     0.665    pdu/AS[0]
    SLICE_X0Y123         FDCE                                         f  pdu/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.855     2.021    pdu/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  pdu/cnt_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pdu/cnt_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.239ns (35.947%)  route 0.426ns (64.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  rst_IBUF_inst/O
                         net (fo=1085, routed)        0.426     0.665    pdu/AS[0]
    SLICE_X0Y123         FDCE                                         f  pdu/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.855     2.021    pdu/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  pdu/cnt_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pdu/cnt_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.239ns (35.947%)  route 0.426ns (64.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  rst_IBUF_inst/O
                         net (fo=1085, routed)        0.426     0.665    pdu/AS[0]
    SLICE_X0Y123         FDCE                                         f  pdu/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.855     2.021    pdu/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  pdu/cnt_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pdu/cnt_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.239ns (35.947%)  route 0.426ns (64.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  rst_IBUF_inst/O
                         net (fo=1085, routed)        0.426     0.665    pdu/AS[0]
    SLICE_X0Y123         FDCE                                         f  pdu/cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.855     2.021    pdu/clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  pdu/cnt_reg[19]/C

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            pdu/in_r_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.235ns (33.385%)  route 0.469ns (66.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  in_IBUF[1]_inst/O
                         net (fo=4, routed)           0.469     0.704    pdu/D[1]
    SLICE_X5Y118         FDRE                                         r  pdu/in_r_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.859     2.024    pdu/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  pdu/in_r_reg[1]_rep/C





