# SystemVerilog Self-Learning

This repo has my SystemVerilog practice codes and notes.  
I am learning and building small SV modules (with comments) so I can revise anytime.  
I use ModelSim for simulation and keep adding new files as I learn.
