

================================================================
== Vitis HLS Report for 'seedInitialization'
================================================================
* Date:           Fri Jun 17 13:14:55 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  6.024 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      629|      629|  25.160 us|  25.160 us|  629|  629|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.10>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%seed_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %seed"   --->   Operation 6 'read' 'seed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln0 = zext i6 %seed_read" [src/rng.hpp:0]   --->   Operation 7 'zext' 'zext_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.86ns)   --->   "%mt_reg_V = add i17 %zext_ln0, i17 69069"   --->   Operation 8 'add' 'mt_reg_V' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln610 = zext i17 %mt_reg_V" [src/rng.hpp:610]   --->   Operation 9 'zext' 'zext_ln610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_mt_even_0_addr = getelementptr i32 %this_mt_even_0, i64 0, i64 0" [src/rng.hpp:616]   --->   Operation 10 'getelementptr' 'this_mt_even_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.23ns)   --->   "%store_ln616 = store i32 %zext_ln610, i9 %this_mt_even_0_addr" [src/rng.hpp:616]   --->   Operation 11 'store' 'store_ln616' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%this_mt_even_1_addr = getelementptr i32 %this_mt_even_1, i64 0, i64 0" [src/rng.hpp:617]   --->   Operation 12 'getelementptr' 'this_mt_even_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.23ns)   --->   "%store_ln617 = store i32 %zext_ln610, i9 %this_mt_even_1_addr" [src/rng.hpp:617]   --->   Operation 13 'store' 'store_ln617' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 2 <SV = 1> <Delay = 0.42>
ST_2 : Operation 14 [2/2] (0.42ns)   --->   "%call_ln223 = call void @seedInitialization_Pipeline_SEED_INIT_LOOP, i17 %mt_reg_V, i32 %this_mt_even_0, i32 %this_mt_even_1, i32 %this_mt_odd_0, i32 %this_mt_odd_1"   --->   Operation 14 'call' 'call_ln223' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln223 = call void @seedInitialization_Pipeline_SEED_INIT_LOOP, i17 %mt_reg_V, i32 %this_mt_even_0, i32 %this_mt_even_1, i32 %this_mt_odd_0, i32 %this_mt_odd_1"   --->   Operation 15 'call' 'call_ln223' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%this_mt_odd_0_addr = getelementptr i32 %this_mt_odd_0, i64 0, i64 0" [src/rng.hpp:633]   --->   Operation 16 'getelementptr' 'this_mt_odd_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [2/2] (1.23ns)   --->   "%this_mt_odd_0_load = load i9 %this_mt_odd_0_addr" [src/rng.hpp:633]   --->   Operation 17 'load' 'this_mt_odd_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%this_mt_even_0_addr_1 = getelementptr i32 %this_mt_even_0, i64 0, i64 1" [src/rng.hpp:634]   --->   Operation 18 'getelementptr' 'this_mt_even_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [2/2] (1.23ns)   --->   "%this_mt_even_0_load = load i9 %this_mt_even_0_addr_1" [src/rng.hpp:634]   --->   Operation 19 'load' 'this_mt_even_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%this_mt_odd_0_addr_1 = getelementptr i32 %this_mt_odd_0, i64 0, i64 198" [src/rng.hpp:635]   --->   Operation 20 'getelementptr' 'this_mt_odd_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [2/2] (1.23ns)   --->   "%this_mt_odd_0_load_1 = load i9 %this_mt_odd_0_addr_1" [src/rng.hpp:635]   --->   Operation 21 'load' 'this_mt_odd_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 22 [1/2] (1.23ns)   --->   "%this_mt_odd_0_load = load i9 %this_mt_odd_0_addr" [src/rng.hpp:633]   --->   Operation 22 'load' 'this_mt_odd_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 23 [1/2] (1.23ns)   --->   "%this_mt_even_0_load = load i9 %this_mt_even_0_addr_1" [src/rng.hpp:634]   --->   Operation 23 'load' 'this_mt_even_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 24 [1/2] (1.23ns)   --->   "%this_mt_odd_0_load_1 = load i9 %this_mt_odd_0_addr_1" [src/rng.hpp:635]   --->   Operation 24 'load' 'this_mt_odd_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%newret = insertvalue i128 <undef>, i32 %zext_ln610" [src/rng.hpp:610]   --->   Operation 25 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i128 %newret, i32 %this_mt_odd_0_load" [src/rng.hpp:610]   --->   Operation 26 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i128 %newret2, i32 %this_mt_even_0_load" [src/rng.hpp:610]   --->   Operation 27 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i128 %newret4, i32 %this_mt_odd_0_load_1" [src/rng.hpp:610]   --->   Operation 28 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln610 = ret i128 %newret6" [src/rng.hpp:610]   --->   Operation 29 'ret' 'ret_ln610' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 10.8ns.

 <State 1>: 2.1ns
The critical path consists of the following:
	wire read operation ('seed_read') on port 'seed' [6]  (0 ns)
	'add' operation ('mt_reg.V') [8]  (0.863 ns)
	'store' operation ('store_ln616', src/rng.hpp:616) of variable 'this.x_k_p_0.V', src/rng.hpp:610 on array 'this_mt_even_0' [11]  (1.24 ns)

 <State 2>: 0.427ns
The critical path consists of the following:
	'call' operation ('call_ln223') to 'seedInitialization_Pipeline_SEED_INIT_LOOP' [14]  (0.427 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('this_mt_odd_0_addr', src/rng.hpp:633) [15]  (0 ns)
	'load' operation ('this.x_k_p_1.V', src/rng.hpp:633) on array 'this_mt_odd_0' [16]  (1.24 ns)

 <State 5>: 1.24ns
The critical path consists of the following:
	'load' operation ('this.x_k_p_1.V', src/rng.hpp:633) on array 'this_mt_odd_0' [16]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
