rd_err	bus_out_mux
col_bus	bus_out_mux
ENABLE	access_permission
ENABLE	first_block_clear
ENABLE	start_core
ENABLE	enable_clear
ENABLE	first_block_set
ENABLE	cnt_en
write_completed	next_state
CTR	aes_cr
errc	rd_err
errc	wr_err
write_en	col_wr_en
write_en	key_en
write_en	aes_cr_wr_en
write_en	iv_en
write_en	wr_err_en
write_en	cnt_en
first_block_clear	first_block
PSEL	write_en
PSEL	read_en
mode_in	aes_cr
ccfc	ccf
ccfc	bus_out_mux
WAIT	next_state
ccf	bus_out_mux
OUTPUT	col_rd_en
OUTPUT	rd_err_en
OUTPUT	dma_req_rd
OUTPUT	next_state
PRESETn	cnt
PRESETn	rd_err
PRESETn	wr_err
PRESETn	aes_cr
PRESETn	state
PRESETn	ccf
PRESETn	dma_req
PRESETn	first_block
dma_in_en	dma_req_wr
DISABLE	access_permission
DISABLE	first_block_clear
DISABLE	start_core
DISABLE	enable_clear
DISABLE	first_block_set
DISABLE	cnt_en
wr_err_en	int_err
wr_err_en	wr_err
cnt_en	cnt
cnt_en	next_state
AES_DOUTR	col_rd_en
AES_DOUTR	cnt_en
AES_DOUTR	rd_err_en
AES_DOUTR	bus_out_mux
KEY_DERIVATION	key_deriv
cnt	cnt
cnt	dma_req_rd
cnt	write_completed
cnt	dma_req_wr
cnt	col_addr
cnt	read_completed
cnt	dma_req
START	cnt
START	next_state
AES_SR_RESET	wr_err
key_deriv	cnt_en
key_deriv	enable_clear
key_deriv	next_state
ccf_ie	int_ccf
wr_err	bus_out_mux
aes_cr	enable
aes_cr	data_type
aes_cr	ccf_ie
aes_cr	err_ie
aes_cr	bus_out_mux
aes_cr	dma_out_en
aes_cr	chmod
aes_cr	mode
aes_cr	dma_in_en
state	col_rd_en
state	col_wr_en
state	dma_req_rd
state	access_permission
state	first_block_clear
state	start_core
state	cnt
state	dma_req_wr
state	enable_clear
state	rd_err_en
state	wr_err_en
state	cnt_en
state	first_block_set
state	next_state
enable_clear	aes_cr
read_completed	next_state
AES_DINR	wr_err_en
AES_DINR	cnt_en
AES_DINR	col_wr_en
aes_cr_wr_en	aes_cr
aes_cr_wr_en	ccf
aes_cr_wr_en	rd_err
aes_cr_wr_en	wr_err
aes_cr_wr_en	bus_out_mux
iv_bus	bus_out_mux
chmod_in	aes_cr
mode	key_deriv
DECRYPTION	aes_cr
enable	cnt
enable	dma_req_rd
enable	disable_core
enable	dma_req_wr
enable	state
enable	bus_out_mux
enable	cnt_en
enable	next_state
PWDATA	errc
PWDATA	aes_cr
PWDATA	chmod_in
PWDATA	mode_in
PWDATA	ccfc
err_ie	int_err
access_permission	key_en
access_permission	rd_err
access_permission	wr_err
access_permission	aes_cr
access_permission	iv_sel
access_permission	key_sel
dma_out_en	dma_req_rd
AES_CR	aes_cr_wr_en
PENABLE	write_en
PENABLE	cnt_en
PENABLE	bus_out_mux
ccf_set	ccf
ccf_set	enable_clear
ccf_set	bus_out_mux
ccf_set	int_ccf
ccf_set	cnt_en
ccf_set	next_state
read_en	bus_out
read_en	col_rd_en
read_en	cnt_en
read_en	rd_err_en
bus_out_mux	bus_out
INPUT	wr_err_en
INPUT	dma_req_wr
INPUT	col_wr_en
INPUT	next_state
next_state	state
bus_out	PRDATA
PWRITE	write_en
PWRITE	read_en
PWRITE	bus_out_mux
key_bus	bus_out_mux
rd_err_en	int_err
rd_err_en	rd_err
iv_sel	iv_en
AES_CR_RESET	aes_cr
DECRYP_W_DERIV	aes_cr
PADDR	col_rd_en
PADDR	col_wr_en
PADDR	key_en
PADDR	aes_cr_wr_en
PADDR	rd_err_en
PADDR	iv_sel
PADDR	bus_out_mux
PADDR	wr_err_en
PADDR	cnt_en
PADDR	key_sel
first_block_set	first_block
IDLE	rd_err_en
IDLE	state
IDLE	dma_req_wr
IDLE	wr_err_en
IDLE	next_state
dma_req	dma_req_rd
dma_req	dma_req_wr