#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27c8550 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27c86e0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x27d38c0 .functor NOT 1, L_0x27fe2a0, C4<0>, C4<0>, C4<0>;
L_0x27fe030 .functor XOR 1, L_0x27fdef0, L_0x27fdf90, C4<0>, C4<0>;
L_0x27fe190 .functor XOR 1, L_0x27fe030, L_0x27fe0f0, C4<0>, C4<0>;
v0x27fa5a0_0 .net *"_ivl_10", 0 0, L_0x27fe0f0;  1 drivers
v0x27fa6a0_0 .net *"_ivl_12", 0 0, L_0x27fe190;  1 drivers
v0x27fa780_0 .net *"_ivl_2", 0 0, L_0x27fde50;  1 drivers
v0x27fa840_0 .net *"_ivl_4", 0 0, L_0x27fdef0;  1 drivers
v0x27fa920_0 .net *"_ivl_6", 0 0, L_0x27fdf90;  1 drivers
v0x27faa50_0 .net *"_ivl_8", 0 0, L_0x27fe030;  1 drivers
v0x27fab30_0 .net "a", 0 0, v0x27f7e30_0;  1 drivers
v0x27fabd0_0 .net "b", 0 0, v0x27f7ed0_0;  1 drivers
v0x27fac70_0 .net "c", 0 0, v0x27f7f70_0;  1 drivers
v0x27fad10_0 .var "clk", 0 0;
v0x27fadb0_0 .net "d", 0 0, v0x27f80e0_0;  1 drivers
v0x27fae50_0 .net "out_dut", 0 0, L_0x27fdcf0;  1 drivers
v0x27faef0_0 .net "out_ref", 0 0, L_0x27fbec0;  1 drivers
v0x27faf90_0 .var/2u "stats1", 159 0;
v0x27fb030_0 .var/2u "strobe", 0 0;
v0x27fb0d0_0 .net "tb_match", 0 0, L_0x27fe2a0;  1 drivers
v0x27fb190_0 .net "tb_mismatch", 0 0, L_0x27d38c0;  1 drivers
v0x27fb360_0 .net "wavedrom_enable", 0 0, v0x27f81d0_0;  1 drivers
v0x27fb400_0 .net "wavedrom_title", 511 0, v0x27f8270_0;  1 drivers
L_0x27fde50 .concat [ 1 0 0 0], L_0x27fbec0;
L_0x27fdef0 .concat [ 1 0 0 0], L_0x27fbec0;
L_0x27fdf90 .concat [ 1 0 0 0], L_0x27fdcf0;
L_0x27fe0f0 .concat [ 1 0 0 0], L_0x27fbec0;
L_0x27fe2a0 .cmp/eeq 1, L_0x27fde50, L_0x27fe190;
S_0x27c8870 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x27c86e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x27c8ff0 .functor NOT 1, v0x27f7f70_0, C4<0>, C4<0>, C4<0>;
L_0x27d4180 .functor NOT 1, v0x27f7ed0_0, C4<0>, C4<0>, C4<0>;
L_0x27fb610 .functor AND 1, L_0x27c8ff0, L_0x27d4180, C4<1>, C4<1>;
L_0x27fb6b0 .functor NOT 1, v0x27f80e0_0, C4<0>, C4<0>, C4<0>;
L_0x27fb7e0 .functor NOT 1, v0x27f7e30_0, C4<0>, C4<0>, C4<0>;
L_0x27fb8e0 .functor AND 1, L_0x27fb6b0, L_0x27fb7e0, C4<1>, C4<1>;
L_0x27fb9c0 .functor OR 1, L_0x27fb610, L_0x27fb8e0, C4<0>, C4<0>;
L_0x27fba80 .functor AND 1, v0x27f7e30_0, v0x27f7f70_0, C4<1>, C4<1>;
L_0x27fbb40 .functor AND 1, L_0x27fba80, v0x27f80e0_0, C4<1>, C4<1>;
L_0x27fbc00 .functor OR 1, L_0x27fb9c0, L_0x27fbb40, C4<0>, C4<0>;
L_0x27fbd70 .functor AND 1, v0x27f7ed0_0, v0x27f7f70_0, C4<1>, C4<1>;
L_0x27fbde0 .functor AND 1, L_0x27fbd70, v0x27f80e0_0, C4<1>, C4<1>;
L_0x27fbec0 .functor OR 1, L_0x27fbc00, L_0x27fbde0, C4<0>, C4<0>;
v0x27d3b30_0 .net *"_ivl_0", 0 0, L_0x27c8ff0;  1 drivers
v0x27d3bd0_0 .net *"_ivl_10", 0 0, L_0x27fb8e0;  1 drivers
v0x27f6620_0 .net *"_ivl_12", 0 0, L_0x27fb9c0;  1 drivers
v0x27f66e0_0 .net *"_ivl_14", 0 0, L_0x27fba80;  1 drivers
v0x27f67c0_0 .net *"_ivl_16", 0 0, L_0x27fbb40;  1 drivers
v0x27f68f0_0 .net *"_ivl_18", 0 0, L_0x27fbc00;  1 drivers
v0x27f69d0_0 .net *"_ivl_2", 0 0, L_0x27d4180;  1 drivers
v0x27f6ab0_0 .net *"_ivl_20", 0 0, L_0x27fbd70;  1 drivers
v0x27f6b90_0 .net *"_ivl_22", 0 0, L_0x27fbde0;  1 drivers
v0x27f6c70_0 .net *"_ivl_4", 0 0, L_0x27fb610;  1 drivers
v0x27f6d50_0 .net *"_ivl_6", 0 0, L_0x27fb6b0;  1 drivers
v0x27f6e30_0 .net *"_ivl_8", 0 0, L_0x27fb7e0;  1 drivers
v0x27f6f10_0 .net "a", 0 0, v0x27f7e30_0;  alias, 1 drivers
v0x27f6fd0_0 .net "b", 0 0, v0x27f7ed0_0;  alias, 1 drivers
v0x27f7090_0 .net "c", 0 0, v0x27f7f70_0;  alias, 1 drivers
v0x27f7150_0 .net "d", 0 0, v0x27f80e0_0;  alias, 1 drivers
v0x27f7210_0 .net "out", 0 0, L_0x27fbec0;  alias, 1 drivers
S_0x27f7370 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x27c86e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x27f7e30_0 .var "a", 0 0;
v0x27f7ed0_0 .var "b", 0 0;
v0x27f7f70_0 .var "c", 0 0;
v0x27f8040_0 .net "clk", 0 0, v0x27fad10_0;  1 drivers
v0x27f80e0_0 .var "d", 0 0;
v0x27f81d0_0 .var "wavedrom_enable", 0 0;
v0x27f8270_0 .var "wavedrom_title", 511 0;
S_0x27f7610 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x27f7370;
 .timescale -12 -12;
v0x27f7870_0 .var/2s "count", 31 0;
E_0x27c3430/0 .event negedge, v0x27f8040_0;
E_0x27c3430/1 .event posedge, v0x27f8040_0;
E_0x27c3430 .event/or E_0x27c3430/0, E_0x27c3430/1;
E_0x27c3680 .event negedge, v0x27f8040_0;
E_0x27ad9f0 .event posedge, v0x27f8040_0;
S_0x27f7970 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x27f7370;
 .timescale -12 -12;
v0x27f7b70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27f7c50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x27f7370;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27f83d0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x27c86e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x27fc160 .functor AND 1, L_0x27fc020, L_0x27fc0c0, C4<1>, C4<1>;
L_0x27fc310 .functor AND 1, L_0x27fc160, L_0x27fc270, C4<1>, C4<1>;
L_0x27fc420 .functor AND 1, L_0x27fc310, v0x27f80e0_0, C4<1>, C4<1>;
L_0x27fc5b0 .functor AND 1, L_0x27fc4e0, v0x27f7ed0_0, C4<1>, C4<1>;
L_0x27fc850 .functor AND 1, L_0x27fc5b0, L_0x27fc6a0, C4<1>, C4<1>;
L_0x27fc960 .functor AND 1, L_0x27fc850, v0x27f80e0_0, C4<1>, C4<1>;
L_0x27fcb70 .functor OR 1, L_0x27fc420, L_0x27fc960, C4<0>, C4<0>;
L_0x27fce70 .functor AND 1, L_0x27fcc80, v0x27f7ed0_0, C4<1>, C4<1>;
L_0x27fd090 .functor AND 1, L_0x27fce70, v0x27f7f70_0, C4<1>, C4<1>;
L_0x27fd1f0 .functor AND 1, L_0x27fd090, L_0x27fd150, C4<1>, C4<1>;
L_0x27fd360 .functor OR 1, L_0x27fcb70, L_0x27fd1f0, C4<0>, C4<0>;
L_0x27fd420 .functor AND 1, v0x27f7e30_0, v0x27f7ed0_0, C4<1>, C4<1>;
L_0x27fd5f0 .functor AND 1, L_0x27fd420, L_0x27fd500, C4<1>, C4<1>;
L_0x27fd7a0 .functor AND 1, L_0x27fd5f0, L_0x27fd700, C4<1>, C4<1>;
L_0x27fd490 .functor OR 1, L_0x27fd360, L_0x27fd7a0, C4<0>, C4<0>;
L_0x27fd9d0 .functor AND 1, v0x27f7e30_0, v0x27f7ed0_0, C4<1>, C4<1>;
L_0x27fdad0 .functor AND 1, L_0x27fd9d0, v0x27f7f70_0, C4<1>, C4<1>;
L_0x27fdb90 .functor AND 1, L_0x27fdad0, v0x27f80e0_0, C4<1>, C4<1>;
L_0x27fdcf0 .functor OR 1, L_0x27fd490, L_0x27fdb90, C4<0>, C4<0>;
v0x27f86c0_0 .net *"_ivl_1", 0 0, L_0x27fc020;  1 drivers
v0x27f8780_0 .net *"_ivl_10", 0 0, L_0x27fc420;  1 drivers
v0x27f8860_0 .net *"_ivl_13", 0 0, L_0x27fc4e0;  1 drivers
v0x27f8930_0 .net *"_ivl_14", 0 0, L_0x27fc5b0;  1 drivers
v0x27f8a10_0 .net *"_ivl_17", 0 0, L_0x27fc6a0;  1 drivers
v0x27f8b20_0 .net *"_ivl_18", 0 0, L_0x27fc850;  1 drivers
v0x27f8c00_0 .net *"_ivl_20", 0 0, L_0x27fc960;  1 drivers
v0x27f8ce0_0 .net *"_ivl_22", 0 0, L_0x27fcb70;  1 drivers
v0x27f8dc0_0 .net *"_ivl_25", 0 0, L_0x27fcc80;  1 drivers
v0x27f8e80_0 .net *"_ivl_26", 0 0, L_0x27fce70;  1 drivers
v0x27f8f60_0 .net *"_ivl_28", 0 0, L_0x27fd090;  1 drivers
v0x27f9040_0 .net *"_ivl_3", 0 0, L_0x27fc0c0;  1 drivers
v0x27f9100_0 .net *"_ivl_31", 0 0, L_0x27fd150;  1 drivers
v0x27f91c0_0 .net *"_ivl_32", 0 0, L_0x27fd1f0;  1 drivers
v0x27f92a0_0 .net *"_ivl_34", 0 0, L_0x27fd360;  1 drivers
v0x27f9380_0 .net *"_ivl_36", 0 0, L_0x27fd420;  1 drivers
v0x27f9460_0 .net *"_ivl_39", 0 0, L_0x27fd500;  1 drivers
v0x27f9630_0 .net *"_ivl_4", 0 0, L_0x27fc160;  1 drivers
v0x27f9710_0 .net *"_ivl_40", 0 0, L_0x27fd5f0;  1 drivers
v0x27f97f0_0 .net *"_ivl_43", 0 0, L_0x27fd700;  1 drivers
v0x27f98b0_0 .net *"_ivl_44", 0 0, L_0x27fd7a0;  1 drivers
v0x27f9990_0 .net *"_ivl_46", 0 0, L_0x27fd490;  1 drivers
v0x27f9a70_0 .net *"_ivl_48", 0 0, L_0x27fd9d0;  1 drivers
v0x27f9b50_0 .net *"_ivl_50", 0 0, L_0x27fdad0;  1 drivers
v0x27f9c30_0 .net *"_ivl_52", 0 0, L_0x27fdb90;  1 drivers
v0x27f9d10_0 .net *"_ivl_7", 0 0, L_0x27fc270;  1 drivers
v0x27f9dd0_0 .net *"_ivl_8", 0 0, L_0x27fc310;  1 drivers
v0x27f9eb0_0 .net "a", 0 0, v0x27f7e30_0;  alias, 1 drivers
v0x27f9f50_0 .net "b", 0 0, v0x27f7ed0_0;  alias, 1 drivers
v0x27fa040_0 .net "c", 0 0, v0x27f7f70_0;  alias, 1 drivers
v0x27fa130_0 .net "d", 0 0, v0x27f80e0_0;  alias, 1 drivers
v0x27fa220_0 .net "out", 0 0, L_0x27fdcf0;  alias, 1 drivers
L_0x27fc020 .reduce/nor v0x27f7e30_0;
L_0x27fc0c0 .reduce/nor v0x27f7ed0_0;
L_0x27fc270 .reduce/nor v0x27f7f70_0;
L_0x27fc4e0 .reduce/nor v0x27f7e30_0;
L_0x27fc6a0 .reduce/nor v0x27f7f70_0;
L_0x27fcc80 .reduce/nor v0x27f7e30_0;
L_0x27fd150 .reduce/nor v0x27f80e0_0;
L_0x27fd500 .reduce/nor v0x27f7f70_0;
L_0x27fd700 .reduce/nor v0x27f80e0_0;
S_0x27fa380 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x27c86e0;
 .timescale -12 -12;
E_0x27c31d0 .event anyedge, v0x27fb030_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27fb030_0;
    %nor/r;
    %assign/vec4 v0x27fb030_0, 0;
    %wait E_0x27c31d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27f7370;
T_3 ;
    %fork t_1, S_0x27f7610;
    %jmp t_0;
    .scope S_0x27f7610;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27f7870_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f80e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f7f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f7ed0_0, 0;
    %assign/vec4 v0x27f7e30_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27ad9f0;
    %load/vec4 v0x27f7870_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x27f7870_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27f80e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f7f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f7ed0_0, 0;
    %assign/vec4 v0x27f7e30_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x27c3680;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27f7c50;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27c3430;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x27f7e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f7ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f7f70_0, 0;
    %assign/vec4 v0x27f80e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x27f7370;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x27c86e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27fad10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27fb030_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x27c86e0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x27fad10_0;
    %inv;
    %store/vec4 v0x27fad10_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x27c86e0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27f8040_0, v0x27fb190_0, v0x27fab30_0, v0x27fabd0_0, v0x27fac70_0, v0x27fadb0_0, v0x27faef0_0, v0x27fae50_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x27c86e0;
T_7 ;
    %load/vec4 v0x27faf90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x27faf90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27faf90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x27faf90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27faf90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27faf90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27faf90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x27c86e0;
T_8 ;
    %wait E_0x27c3430;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27faf90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27faf90_0, 4, 32;
    %load/vec4 v0x27fb0d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27faf90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27faf90_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27faf90_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27faf90_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x27faef0_0;
    %load/vec4 v0x27faef0_0;
    %load/vec4 v0x27fae50_0;
    %xor;
    %load/vec4 v0x27faef0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x27faf90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27faf90_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x27faf90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27faf90_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/kmap2/iter2/response0/top_module.sv";
