# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 40
attribute \src "dut.sv:1.1-63.10"
attribute \cells_not_processed 1
module \scopes_test_01
  attribute \src "dut.sv:54.9-54.12"
  wire width 16 $0\foo.y
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 $0\func_01$func$dut.sv:60$22.$result[15:0]$25
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 $0\func_01$func$dut.sv:60$22.blk.x[15:0]$28
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 $0\func_01$func$dut.sv:60$22.x[15:0]$23
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 $0\func_01$func$dut.sv:60$22.y[15:0]$24
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 $0\func_02$func$dut.sv:61$33.$result[15:0]$36
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 $0\func_02$func$dut.sv:61$33.blk.func_02[15:0]$39
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 $0\func_02$func$dut.sv:61$33.x[15:0]$34
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 $0\func_02$func$dut.sv:61$33.y[15:0]$35
  attribute \src "dut.sv:52.3-52.13"
  wire width 4 $0\task_01$func$dut.sv:52$2.a[3:0]$3
  attribute \src "dut.sv:52.3-52.13"
  wire width 16 $0\task_01$func$dut.sv:52$2.y[15:0]$4
  attribute \src "dut.sv:53.3-53.13"
  wire width 4 $0\task_02$func$dut.sv:53$9.a[3:0]$10
  attribute \src "dut.sv:53.3-53.13"
  wire width 16 $0\task_02$func$dut.sv:53$9.foo.bar.x[15:0]$13
  attribute \src "dut.sv:53.3-53.13"
  wire width 16 $0\task_02$func$dut.sv:53$9.foo.x[15:0]$11
  attribute \src "dut.sv:53.3-53.13"
  wire width 16 $0\task_02$func$dut.sv:53$9.foo.z[15:0]$12
  attribute \src "dut.sv:49.2-62.5"
  wire width 16 $0\x
  attribute \src "dut.sv:49.2-62.5"
  wire width 16 $0\y
  wire width 16 $auto$expression.cpp:1782:import_operation$16
  wire width 64 $auto$expression.cpp:1951:import_operation$14
  wire width 16 $auto$expression.cpp:1951:import_operation$20
  wire width 16 $auto$expression.cpp:1951:import_operation$26
  wire width 16 $auto$expression.cpp:1951:import_operation$7
  wire width 16 $auto$expression.cpp:1977:import_operation$37
  wire width 68 $auto$expression.cpp:2023:import_operation$5
  wire width 16 $auto$rtlil.cc:3008:Xor$19
  wire width 16 $auto$rtlil.cc:3008:Xor$30
  wire width 16 $auto$rtlil.cc:3008:Xor$32
  attribute \src "dut.sv:55.15-55.16"
  wire width 16 \foo.y
  attribute \nosync 1
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 \func_01$func$dut.sv:60$22.$result
  attribute \src "dut.sv:7.16-7.17"
  wire width 16 \func_01$func$dut.sv:60$22.blk.x
  attribute \nosync 1
  attribute \src "dut.sv:3.16-3.17"
  wire width 16 \func_01$func$dut.sv:60$22.x
  attribute \nosync 1
  attribute \src "dut.sv:3.19-3.20"
  wire width 16 \func_01$func$dut.sv:60$22.y
  attribute \nosync 1
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 \func_02$func$dut.sv:61$33.$result
  attribute \src "dut.sv:20.16-20.23"
  wire width 16 \func_02$func$dut.sv:61$33.blk.func_02
  attribute \nosync 1
  attribute \src "dut.sv:16.16-16.17"
  wire width 16 \func_02$func$dut.sv:61$33.x
  attribute \nosync 1
  attribute \src "dut.sv:16.19-16.20"
  wire width 16 \func_02$func$dut.sv:61$33.y
  attribute \src "dut.sv:1.35-1.36"
  wire width 4 input 1 \k
  attribute \nosync 1
  attribute \src "dut.sv:27.15-27.16"
  wire width 4 \task_01$func$dut.sv:52$2.a
  attribute \nosync 1
  attribute \src "dut.sv:28.3-28.13"
  wire width 16 \task_01$func$dut.sv:52$2.y
  attribute \nosync 1
  attribute \src "dut.sv:36.15-36.16"
  wire width 4 \task_02$func$dut.sv:53$9.a
  attribute \src "dut.sv:41.16-41.17"
  wire width 16 \task_02$func$dut.sv:53$9.foo.bar.x
  attribute \src "dut.sv:38.15-38.16"
  wire width 16 \task_02$func$dut.sv:53$9.foo.x
  attribute \src "dut.sv:38.18-38.19"
  wire width 16 \task_02$func$dut.sv:53$9.foo.z
  attribute \src "dut.sv:1.56-1.57"
  wire width 16 output 2 \x
  attribute \src "dut.sv:1.59-1.60"
  wire width 16 output 3 \y
  cell $add $add$dut.sv:31$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A 16'0000000000111100
    connect \B $auto$expression.cpp:2023:import_operation$5 [15:0]
    connect \Y $auto$expression.cpp:1951:import_operation$7
  end
  cell $add $add$dut.sv:42$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 64
    connect \A 64'0000000000000000000000000000000000000000000000000000000001001101
    connect \B \k
    connect \Y $auto$expression.cpp:1951:import_operation$14
  end
  cell $add $add$dut.sv:5$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $auto$rtlil.cc:3008:Xor$19
    connect \B $auto$expression.cpp:1951:import_operation$20
    connect \Y $auto$expression.cpp:1951:import_operation$26
  end
  cell $add $add$dut.sv:57$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 16
    connect \A $auto$expression.cpp:1951:import_operation$7
    connect \B \k
    connect \Y $auto$expression.cpp:1951:import_operation$20
  end
  cell $mul $mul$dut.sv:30$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 68
    connect \A \k
    connect \B 64'0000000000000000000000000000000000000000000000000000000000010111
    connect \Y $auto$expression.cpp:2023:import_operation$5
  end
  cell $neg $neg$dut.sv:43$17
    parameter \A_SIGNED 1
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $auto$expression.cpp:1951:import_operation$14 [15:0]
    connect \Y $auto$expression.cpp:1782:import_operation$16
  end
  cell $sub $sub$dut.sv:18$38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $auto$rtlil.cc:3008:Xor$19
    connect \B $auto$rtlil.cc:3008:Xor$32
    connect \Y $auto$expression.cpp:1977:import_operation$37
  end
  cell $xor $xor$dut.sv:11$31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $auto$rtlil.cc:3008:Xor$30
    connect \B $auto$rtlil.cc:3008:Xor$19
    connect \Y $auto$rtlil.cc:3008:Xor$32
  end
  cell $xor $xor$dut.sv:45$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A 16'1111111111110101
    connect \B $auto$expression.cpp:1782:import_operation$16
    connect \Y $auto$rtlil.cc:3008:Xor$19
  end
  cell $xor $xor$dut.sv:9$29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $auto$expression.cpp:1951:import_operation$26
    connect \B $auto$expression.cpp:1951:import_operation$20
    connect \Y $auto$rtlil.cc:3008:Xor$30
  end
  attribute \src "dut.sv:49.2-62.5"
  process $proc$dut.sv:49$1
    assign $0\x \x
    assign $0\y \y
    assign $0\x 16'0000000000111100
    assign $0\y 16'1111111111110101
    assign $0\task_01$func$dut.sv:52$2.a[3:0]$3 \k
    assign $0\task_01$func$dut.sv:52$2.y[15:0]$4 $auto$expression.cpp:2023:import_operation$5 [15:0]
    assign $0\x $auto$expression.cpp:1951:import_operation$7
    assign $0\task_02$func$dut.sv:53$9.a[3:0]$10 \k
    assign $0\task_02$func$dut.sv:53$9.foo.x[15:0]$11 16'1111111111110101
    assign $0\task_02$func$dut.sv:53$9.foo.bar.x[15:0]$13 $auto$expression.cpp:1951:import_operation$14 [15:0]
    assign $0\task_02$func$dut.sv:53$9.foo.z[15:0]$12 $auto$expression.cpp:1782:import_operation$16
    assign $0\y $auto$rtlil.cc:3008:Xor$19
    assign $0\foo.y \foo.y
    assign $0\foo.y $auto$expression.cpp:1951:import_operation$7
    assign $0\foo.y $auto$expression.cpp:1951:import_operation$20
    assign $0\x $auto$expression.cpp:1951:import_operation$20
    assign $0\func_01$func$dut.sv:60$22.x[15:0]$23 $auto$rtlil.cc:3008:Xor$19
    assign $0\func_01$func$dut.sv:60$22.y[15:0]$24 $auto$expression.cpp:1951:import_operation$20
    assign $0\func_01$func$dut.sv:60$22.blk.x[15:0]$28 $auto$expression.cpp:1951:import_operation$20
    assign $0\func_01$func$dut.sv:60$22.$result[15:0]$25 $auto$rtlil.cc:3008:Xor$32
    assign $0\x $auto$rtlil.cc:3008:Xor$32
    assign $0\func_02$func$dut.sv:61$33.x[15:0]$34 $auto$rtlil.cc:3008:Xor$19
    assign $0\func_02$func$dut.sv:61$33.y[15:0]$35 $auto$rtlil.cc:3008:Xor$32
    assign $0\func_02$func$dut.sv:61$33.blk.func_02[15:0]$39 16'0000000000000000
    assign $0\func_02$func$dut.sv:61$33.$result[15:0]$36 $auto$expression.cpp:1977:import_operation$37
    assign $0\y $auto$expression.cpp:1977:import_operation$37
    sync always
      update \x $0\x
      update \y $0\y
      update \task_01$func$dut.sv:52$2.a 4'x
      update \task_01$func$dut.sv:52$2.y 16'x
      update \task_02$func$dut.sv:53$9.a 4'x
      update \task_02$func$dut.sv:53$9.foo.x $0\task_02$func$dut.sv:53$9.foo.x[15:0]$11
      update \task_02$func$dut.sv:53$9.foo.z $0\task_02$func$dut.sv:53$9.foo.z[15:0]$12
      update \task_02$func$dut.sv:53$9.foo.bar.x $0\task_02$func$dut.sv:53$9.foo.bar.x[15:0]$13
      update \foo.y $0\foo.y
      update \func_01$func$dut.sv:60$22.x 16'x
      update \func_01$func$dut.sv:60$22.y 16'x
      update \func_01$func$dut.sv:60$22.$result 16'x
      update \func_01$func$dut.sv:60$22.blk.x $0\func_01$func$dut.sv:60$22.blk.x[15:0]$28
      update \func_02$func$dut.sv:61$33.x 16'x
      update \func_02$func$dut.sv:61$33.y 16'x
      update \func_02$func$dut.sv:61$33.$result 16'x
      update \func_02$func$dut.sv:61$33.blk.func_02 $0\func_02$func$dut.sv:61$33.blk.func_02[15:0]$39
  end
end
