# compile vhdl design source files
vhdl xbip_utils_v3_0_8  \
"../../../../centroid.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vhdl xbip_pipe_v3_0_4  \
"../../../../centroid.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vhdl xbip_bram18k_v3_0_4  \
"../../../../centroid.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vhdl mult_gen_v12_0_13  \
"../../../../centroid.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../centroid.srcs/sources_1/ip/divider/src/mult_32_20_lm/sim/mult_32_20_lm.vhd" \
"../../../../centroid.srcs/sources_1/ip/acc_m01/sim/acc_m01.vhd" \
"../../../../centroid.srcs/sources_1/ip/acc_m10/sim/acc_m10.vhd" \

# Do not sort compile order
nosort
