;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, @406
	SUB 0, 0
	SLT 125, <109
	JMN 810, 62
	SLT 125, <109
	MOV 4, <20
	DAT #0, <702
	CMP @0, @2
	ADD -30, 9
	ADD @-30, -9
	CMP @0, @2
	SUB @-127, 100
	SPL -25, @-1
	ADD -130, 39
	SUB @121, 103
	SUB 181, 206
	JMZ 71, @-20
	SPL 0, <-902
	SPL 300, <720
	SUB @24, 6
	SPL -25, @-1
	ADD -30, 9
	SUB @-127, 100
	SPL <-127, 100
	SUB @121, 106
	SUB #30, -72
	SUB @-127, 100
	SUB @127, 106
	ADD #0, -70
	SUB @-127, 100
	CMP @-127, 100
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB <300, 90
	DAT #0, <702
	SPL 300, <722
	DAT <0, <-902
	SLT -1, <-20
	SPL -25, @-1
	MOV -7, <-20
	SUB -7, <-120
	SUB -7, <-120
	CMP -207, <-120
	SUB -7, <-120
	SUB -7, <-120
	CMP -207, <-120
