Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec 24 22:28:08 2020
| Host         : OZLEMVURAL_LT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file user_Interface_timing_summary_routed.rpt -pb user_Interface_timing_summary_routed.pb -rpx user_Interface_timing_summary_routed.rpx -warn_on_violation
| Design       : user_Interface
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.952        0.000                      0                 1095        0.203        0.000                      0                 1095        4.500        0.000                       0                   435  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.952        0.000                      0                  967        0.203        0.000                      0                  967        4.500        0.000                       0                   435  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.786        0.000                      0                  128        0.937        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.952ns  (required time - arrival time)
  Source:                 pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[4][6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.475ns  (logic 1.921ns (25.698%)  route 5.554ns (74.302%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  pc_reg[1]/Q
                         net (fo=40, routed)          0.905     6.448    rf/Q[1]
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.154     6.602 r  rf/rf[11][7]_i_7/O
                         net (fo=1, routed)           0.812     7.414    db4/pc[4]_i_10_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I0_O)        0.355     7.769 r  db4/rf[11][7]_i_5/O
                         net (fo=3, routed)           0.535     8.303    db4/rf[11][7]_i_5_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.332     8.635 f  db4/rf[15][7]_i_19/O
                         net (fo=2, routed)           0.478     9.113    db4/rf[15][7]_i_19_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.237 r  db4/rf[15][7]_i_9/O
                         net (fo=13, routed)          1.036    10.273    db4/rf[15][7]_i_9_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I0_O)        0.152    10.425 r  db4/rf[15][7]_i_7/O
                         net (fo=16, routed)          1.063    11.489    db4/rf[15][7]_i_7_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I2_O)        0.348    11.837 r  db4/rf[4][7]_i_1/O
                         net (fo=8, routed)           0.726    12.562    rf/rf_reg[4][7]_0[0]
    SLICE_X45Y53         FDCE                                         r  rf/rf_reg[4][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.438    14.779    rf/clk_IBUF_BUFG
    SLICE_X45Y53         FDCE                                         r  rf/rf_reg[4][6]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X45Y53         FDCE (Setup_fdce_C_CE)      -0.409    14.514    rf/rf_reg[4][6]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -12.562    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[6][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.747ns  (logic 2.468ns (31.857%)  route 5.279ns (68.143%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  pc_reg[4]/Q
                         net (fo=18, routed)          1.020     6.564    db4/Q[4]
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.152     6.716 f  db4/rf[15][7]_i_18/O
                         net (fo=8, routed)           0.394     7.110    db4/rf[15][7]_i_18_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I2_O)        0.326     7.436 r  db4/rf[15][5]_i_2/O
                         net (fo=36, routed)          0.817     8.253    rf/pc[4]_i_15_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.377 r  rf/pc[4]_i_19/O
                         net (fo=1, routed)           0.869     9.247    rf/pc[4]_i_19_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.124     9.371 r  rf/pc[4]_i_7/O
                         net (fo=2, routed)           0.855    10.226    rf/pc[4]_i_7_n_0
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.124    10.350 r  rf/rf[15][3]_i_11/O
                         net (fo=1, routed)           0.000    10.350    rf/rf[15][3]_i_11_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.883 r  rf/rf_reg[15][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.883    rf/rf_reg[15][3]_i_2_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.206 r  rf/rf_reg[15][7]_i_8/O[1]
                         net (fo=1, routed)           0.585    11.791    db4/result00_in[5]
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.306    12.097 r  db4/rf[15][5]_i_1/O
                         net (fo=16, routed)          0.738    12.835    rf/rf_reg[15][7]_0[5]
    SLICE_X41Y51         FDCE                                         r  rf/rf_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.438    14.779    rf/clk_IBUF_BUFG
    SLICE_X41Y51         FDCE                                         r  rf/rf_reg[6][5]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X41Y51         FDCE (Setup_fdce_C_D)       -0.062    14.861    rf/rf_reg[6][5]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -12.835    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[15][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.726ns  (logic 2.468ns (31.944%)  route 5.258ns (68.056%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  pc_reg[4]/Q
                         net (fo=18, routed)          1.020     6.564    db4/Q[4]
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.152     6.716 f  db4/rf[15][7]_i_18/O
                         net (fo=8, routed)           0.394     7.110    db4/rf[15][7]_i_18_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I2_O)        0.326     7.436 r  db4/rf[15][5]_i_2/O
                         net (fo=36, routed)          0.817     8.253    rf/pc[4]_i_15_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.377 r  rf/pc[4]_i_19/O
                         net (fo=1, routed)           0.869     9.247    rf/pc[4]_i_19_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.124     9.371 r  rf/pc[4]_i_7/O
                         net (fo=2, routed)           0.855    10.226    rf/pc[4]_i_7_n_0
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.124    10.350 r  rf/rf[15][3]_i_11/O
                         net (fo=1, routed)           0.000    10.350    rf/rf[15][3]_i_11_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.883 r  rf/rf_reg[15][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.883    rf/rf_reg[15][3]_i_2_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.206 r  rf/rf_reg[15][7]_i_8/O[1]
                         net (fo=1, routed)           0.585    11.791    db4/result00_in[5]
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.306    12.097 r  db4/rf[15][5]_i_1/O
                         net (fo=16, routed)          0.717    12.814    rf/rf_reg[15][7]_0[5]
    SLICE_X36Y52         FDCE                                         r  rf/rf_reg[15][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.436    14.777    rf/clk_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  rf/rf_reg[15][5]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y52         FDCE (Setup_fdce_C_D)       -0.081    14.840    rf/rf_reg[15][5]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -12.814    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[2][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.677ns  (logic 2.468ns (32.148%)  route 5.209ns (67.852%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  pc_reg[4]/Q
                         net (fo=18, routed)          1.020     6.564    db4/Q[4]
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.152     6.716 f  db4/rf[15][7]_i_18/O
                         net (fo=8, routed)           0.394     7.110    db4/rf[15][7]_i_18_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I2_O)        0.326     7.436 r  db4/rf[15][5]_i_2/O
                         net (fo=36, routed)          0.817     8.253    rf/pc[4]_i_15_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.377 r  rf/pc[4]_i_19/O
                         net (fo=1, routed)           0.869     9.247    rf/pc[4]_i_19_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.124     9.371 r  rf/pc[4]_i_7/O
                         net (fo=2, routed)           0.855    10.226    rf/pc[4]_i_7_n_0
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.124    10.350 r  rf/rf[15][3]_i_11/O
                         net (fo=1, routed)           0.000    10.350    rf/rf[15][3]_i_11_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.883 r  rf/rf_reg[15][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.883    rf/rf_reg[15][3]_i_2_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.206 r  rf/rf_reg[15][7]_i_8/O[1]
                         net (fo=1, routed)           0.585    11.791    db4/result00_in[5]
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.306    12.097 r  db4/rf[15][5]_i_1/O
                         net (fo=16, routed)          0.668    12.765    rf/rf_reg[15][7]_0[5]
    SLICE_X40Y51         FDCE                                         r  rf/rf_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.438    14.779    rf/clk_IBUF_BUFG
    SLICE_X40Y51         FDCE                                         r  rf/rf_reg[2][5]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X40Y51         FDCE (Setup_fdce_C_D)       -0.062    14.861    rf/rf_reg[2][5]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[14][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.663ns  (logic 2.468ns (32.205%)  route 5.195ns (67.795%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  pc_reg[4]/Q
                         net (fo=18, routed)          1.020     6.564    db4/Q[4]
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.152     6.716 f  db4/rf[15][7]_i_18/O
                         net (fo=8, routed)           0.394     7.110    db4/rf[15][7]_i_18_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I2_O)        0.326     7.436 r  db4/rf[15][5]_i_2/O
                         net (fo=36, routed)          0.817     8.253    rf/pc[4]_i_15_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.377 r  rf/pc[4]_i_19/O
                         net (fo=1, routed)           0.869     9.247    rf/pc[4]_i_19_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.124     9.371 r  rf/pc[4]_i_7/O
                         net (fo=2, routed)           0.855    10.226    rf/pc[4]_i_7_n_0
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.124    10.350 r  rf/rf[15][3]_i_11/O
                         net (fo=1, routed)           0.000    10.350    rf/rf[15][3]_i_11_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.883 r  rf/rf_reg[15][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.883    rf/rf_reg[15][3]_i_2_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.206 r  rf/rf_reg[15][7]_i_8/O[1]
                         net (fo=1, routed)           0.585    11.791    db4/result00_in[5]
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.306    12.097 r  db4/rf[15][5]_i_1/O
                         net (fo=16, routed)          0.655    12.752    rf/rf_reg[15][7]_0[5]
    SLICE_X36Y50         FDCE                                         r  rf/rf_reg[14][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.436    14.777    rf/clk_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  rf/rf_reg[14][5]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDCE (Setup_fdce_C_D)       -0.067    14.854    rf/rf_reg[14][5]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -12.752    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[10][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 2.468ns (32.230%)  route 5.189ns (67.770%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  pc_reg[4]/Q
                         net (fo=18, routed)          1.020     6.564    db4/Q[4]
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.152     6.716 f  db4/rf[15][7]_i_18/O
                         net (fo=8, routed)           0.394     7.110    db4/rf[15][7]_i_18_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I2_O)        0.326     7.436 r  db4/rf[15][5]_i_2/O
                         net (fo=36, routed)          0.817     8.253    rf/pc[4]_i_15_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.377 r  rf/pc[4]_i_19/O
                         net (fo=1, routed)           0.869     9.247    rf/pc[4]_i_19_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.124     9.371 r  rf/pc[4]_i_7/O
                         net (fo=2, routed)           0.855    10.226    rf/pc[4]_i_7_n_0
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.124    10.350 r  rf/rf[15][3]_i_11/O
                         net (fo=1, routed)           0.000    10.350    rf/rf[15][3]_i_11_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.883 r  rf/rf_reg[15][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.883    rf/rf_reg[15][3]_i_2_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.206 r  rf/rf_reg[15][7]_i_8/O[1]
                         net (fo=1, routed)           0.585    11.791    db4/result00_in[5]
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.306    12.097 r  db4/rf[15][5]_i_1/O
                         net (fo=16, routed)          0.649    12.746    rf/rf_reg[15][7]_0[5]
    SLICE_X37Y50         FDCE                                         r  rf/rf_reg[10][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.436    14.777    rf/clk_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  rf/rf_reg[10][5]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X37Y50         FDCE (Setup_fdce_C_D)       -0.067    14.854    rf/rf_reg[10][5]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -12.746    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 2.468ns (32.339%)  route 5.164ns (67.661%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  pc_reg[4]/Q
                         net (fo=18, routed)          1.020     6.564    db4/Q[4]
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.152     6.716 f  db4/rf[15][7]_i_18/O
                         net (fo=8, routed)           0.394     7.110    db4/rf[15][7]_i_18_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I2_O)        0.326     7.436 r  db4/rf[15][5]_i_2/O
                         net (fo=36, routed)          0.817     8.253    rf/pc[4]_i_15_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I2_O)        0.124     8.377 r  rf/pc[4]_i_19/O
                         net (fo=1, routed)           0.869     9.247    rf/pc[4]_i_19_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.124     9.371 r  rf/pc[4]_i_7/O
                         net (fo=2, routed)           0.855    10.226    rf/pc[4]_i_7_n_0
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.124    10.350 r  rf/rf[15][3]_i_11/O
                         net (fo=1, routed)           0.000    10.350    rf/rf[15][3]_i_11_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.883 r  rf/rf_reg[15][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.883    rf/rf_reg[15][3]_i_2_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.206 r  rf/rf_reg[15][7]_i_8/O[1]
                         net (fo=1, routed)           0.585    11.791    db4/result00_in[5]
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.306    12.097 r  db4/rf[15][5]_i_1/O
                         net (fo=16, routed)          0.623    12.720    rf/rf_reg[15][7]_0[5]
    SLICE_X39Y52         FDCE                                         r  rf/rf_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.436    14.777    rf/clk_IBUF_BUFG
    SLICE_X39Y52         FDCE                                         r  rf/rf_reg[1][5]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X39Y52         FDCE (Setup_fdce_C_D)       -0.061    14.860    rf/rf_reg[1][5]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -12.720    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[4][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 1.921ns (26.233%)  route 5.402ns (73.767%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  pc_reg[1]/Q
                         net (fo=40, routed)          0.905     6.448    rf/Q[1]
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.154     6.602 r  rf/rf[11][7]_i_7/O
                         net (fo=1, routed)           0.812     7.414    db4/pc[4]_i_10_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I0_O)        0.355     7.769 r  db4/rf[11][7]_i_5/O
                         net (fo=3, routed)           0.535     8.303    db4/rf[11][7]_i_5_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.332     8.635 f  db4/rf[15][7]_i_19/O
                         net (fo=2, routed)           0.478     9.113    db4/rf[15][7]_i_19_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.237 r  db4/rf[15][7]_i_9/O
                         net (fo=13, routed)          1.036    10.273    db4/rf[15][7]_i_9_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I0_O)        0.152    10.425 r  db4/rf[15][7]_i_7/O
                         net (fo=16, routed)          1.063    11.489    db4/rf[15][7]_i_7_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I2_O)        0.348    11.837 r  db4/rf[4][7]_i_1/O
                         net (fo=8, routed)           0.573    12.410    rf/rf_reg[4][7]_0[0]
    SLICE_X46Y51         FDCE                                         r  rf/rf_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.439    14.780    rf/clk_IBUF_BUFG
    SLICE_X46Y51         FDCE                                         r  rf/rf_reg[4][0]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X46Y51         FDCE (Setup_fdce_C_CE)      -0.373    14.551    rf/rf_reg[4][0]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[4][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 1.921ns (26.233%)  route 5.402ns (73.767%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  pc_reg[1]/Q
                         net (fo=40, routed)          0.905     6.448    rf/Q[1]
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.154     6.602 r  rf/rf[11][7]_i_7/O
                         net (fo=1, routed)           0.812     7.414    db4/pc[4]_i_10_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I0_O)        0.355     7.769 r  db4/rf[11][7]_i_5/O
                         net (fo=3, routed)           0.535     8.303    db4/rf[11][7]_i_5_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.332     8.635 f  db4/rf[15][7]_i_19/O
                         net (fo=2, routed)           0.478     9.113    db4/rf[15][7]_i_19_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.237 r  db4/rf[15][7]_i_9/O
                         net (fo=13, routed)          1.036    10.273    db4/rf[15][7]_i_9_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I0_O)        0.152    10.425 r  db4/rf[15][7]_i_7/O
                         net (fo=16, routed)          1.063    11.489    db4/rf[15][7]_i_7_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I2_O)        0.348    11.837 r  db4/rf[4][7]_i_1/O
                         net (fo=8, routed)           0.573    12.410    rf/rf_reg[4][7]_0[0]
    SLICE_X46Y51         FDCE                                         r  rf/rf_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.439    14.780    rf/clk_IBUF_BUFG
    SLICE_X46Y51         FDCE                                         r  rf/rf_reg[4][1]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X46Y51         FDCE (Setup_fdce_C_CE)      -0.373    14.551    rf/rf_reg[4][1]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[4][7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 1.921ns (26.233%)  route 5.402ns (73.767%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.566     5.087    clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  pc_reg[1]/Q
                         net (fo=40, routed)          0.905     6.448    rf/Q[1]
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.154     6.602 r  rf/rf[11][7]_i_7/O
                         net (fo=1, routed)           0.812     7.414    db4/pc[4]_i_10_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I0_O)        0.355     7.769 r  db4/rf[11][7]_i_5/O
                         net (fo=3, routed)           0.535     8.303    db4/rf[11][7]_i_5_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.332     8.635 f  db4/rf[15][7]_i_19/O
                         net (fo=2, routed)           0.478     9.113    db4/rf[15][7]_i_19_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.237 r  db4/rf[15][7]_i_9/O
                         net (fo=13, routed)          1.036    10.273    db4/rf[15][7]_i_9_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I0_O)        0.152    10.425 r  db4/rf[15][7]_i_7/O
                         net (fo=16, routed)          1.063    11.489    db4/rf[15][7]_i_7_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I2_O)        0.348    11.837 r  db4/rf[4][7]_i_1/O
                         net (fo=8, routed)           0.573    12.410    rf/rf_reg[4][7]_0[0]
    SLICE_X46Y51         FDCE                                         r  rf/rf_reg[4][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.439    14.780    rf/clk_IBUF_BUFG
    SLICE_X46Y51         FDCE                                         r  rf/rf_reg[4][7]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X46Y51         FDCE (Setup_fdce_C_CE)      -0.373    14.551    rf/rf_reg[4][7]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                  2.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nextInstruction_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.735%)  route 0.400ns (68.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pc_reg[0]/Q
                         net (fo=38, routed)          0.400     1.988    pc[0]
    SLICE_X34Y43         LUT4 (Prop_lut4_I2_O)        0.045     2.033 r  nextInstruction[8]_i_1/O
                         net (fo=1, routed)           0.000     2.033    nextInstruction[8]_i_1_n_0
    SLICE_X34Y43         FDRE                                         r  nextInstruction_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  nextInstruction_reg[8]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.121     1.830    nextInstruction_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 db5/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db5/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.562     1.445    db5/clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  db5/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  db5/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.179     1.766    db5/FSM_sequential_state_reg[1]_0[0]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.042     1.808 r  db5/FSM_sequential_state[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.808    db5/nextState[1]
    SLICE_X39Y42         FDRE                                         r  db5/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.831     1.958    db5/clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  db5/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.107     1.552    db5/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 sS/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sS/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.564     1.447    sS/clk_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  sS/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sS/count_reg[6]/Q
                         net (fo=1, routed)           0.121     1.710    sS/count_reg_n_0_[6]
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  sS/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    sS/count_reg[4]_i_1_n_5
    SLICE_X48Y39         FDRE                                         r  sS/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.834     1.961    sS/clk_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  sS/count_reg[6]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.105     1.552    sS/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 sS/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sS/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.565     1.448    sS/clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  sS/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  sS/count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.711    sS/count_reg_n_0_[10]
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  sS/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    sS/count_reg[8]_i_1_n_5
    SLICE_X48Y40         FDRE                                         r  sS/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.835     1.962    sS/clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  sS/count_reg[10]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.105     1.553    sS/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 sS/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sS/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.565     1.448    sS/clk_IBUF_BUFG
    SLICE_X48Y41         FDRE                                         r  sS/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  sS/count_reg[14]/Q
                         net (fo=1, routed)           0.121     1.711    sS/count_reg_n_0_[14]
    SLICE_X48Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  sS/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    sS/count_reg[12]_i_1_n_5
    SLICE_X48Y41         FDRE                                         r  sS/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.835     1.962    sS/clk_IBUF_BUFG
    SLICE_X48Y41         FDRE                                         r  sS/count_reg[14]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X48Y41         FDRE (Hold_fdre_C_D)         0.105     1.553    sS/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 db2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.298%)  route 0.196ns (51.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.563     1.446    db2/clk_IBUF_BUFG
    SLICE_X44Y40         FDRE                                         r  db2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  db2/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.196     1.783    db2/state[0]
    SLICE_X44Y40         LUT3 (Prop_lut3_I2_O)        0.042     1.825 r  db2/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.825    db2/nextState[1]
    SLICE_X44Y40         FDRE                                         r  db2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.833     1.960    db2/clk_IBUF_BUFG
    SLICE_X44Y40         FDRE                                         r  db2/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X44Y40         FDRE (Hold_fdre_C_D)         0.107     1.553    db2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 db5/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db5/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.562     1.445    db5/clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  db5/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  db5/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.179     1.766    db5/FSM_sequential_state_reg[1]_0[0]
    SLICE_X39Y42         LUT4 (Prop_lut4_I2_O)        0.045     1.811 r  db5/FSM_sequential_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.811    db5/nextState[0]
    SLICE_X39Y42         FDRE                                         r  db5/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.831     1.958    db5/clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  db5/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.091     1.536    db5/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nextInstruction_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.189ns (44.807%)  route 0.233ns (55.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pc_reg[2]/Q
                         net (fo=39, routed)          0.233     1.821    pc[2]
    SLICE_X38Y48         LUT5 (Prop_lut5_I3_O)        0.048     1.869 r  nextInstruction[7]_i_1/O
                         net (fo=1, routed)           0.000     1.869    nextInstruction[7]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  nextInstruction_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  nextInstruction_reg[7]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.131     1.591    nextInstruction_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 db4/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.352%)  route 0.203ns (52.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.563     1.446    db4/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  db4/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  db4/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.203     1.791    db4/state[0]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.042     1.833 r  db4/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.833    db4/nextState[1]
    SLICE_X37Y44         FDRE                                         r  db4/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.832     1.959    db4/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  db4/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.107     1.553    db4/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 readAddress2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            readAddress2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.607%)  route 0.189ns (50.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  readAddress2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  readAddress2_reg[0]/Q
                         net (fo=37, routed)          0.189     1.777    db2/readAddress2_reg[3][0]
    SLICE_X44Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.822 r  db2/readAddress2[3]_i_2/O
                         net (fo=1, routed)           0.000     1.822    db2_n_1
    SLICE_X44Y43         FDRE                                         r  readAddress2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.834     1.961    clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  readAddress2_reg[3]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X44Y43         FDRE (Hold_fdre_C_D)         0.092     1.539    readAddress2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y47   dM/mem_reg[11][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   dM/mem_reg[11][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   dM/mem_reg[11][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y48   dM/mem_reg[12][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y48   dM/mem_reg[12][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y48   dM/mem_reg[12][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y50   dM/mem_reg[12][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y48   dM/mem_reg[12][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y48   dM/mem_reg[12][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   dM/mem_reg[11][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   dM/mem_reg[11][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   dM/mem_reg[11][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   dM/mem_reg[13][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   dM/mem_reg[13][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   dM/mem_reg[13][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   dM/mem_reg[13][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   dM/mem_reg[13][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   dM/mem_reg[6][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y46   dM/mem_reg[6][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   dM/mem_reg[12][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   dM/mem_reg[12][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   dM/mem_reg[12][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y50   dM/mem_reg[12][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   dM/mem_reg[12][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   dM/mem_reg[12][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   dM/mem_reg[12][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   dM/mem_reg[12][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   dM/mem_reg[14][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   dM/mem_reg[14][1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.937ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 db1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[4][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 0.713ns (16.069%)  route 3.724ns (83.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.563     5.084    db1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  db1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  db1/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.481     5.984    db1/state[1]
    SLICE_X39Y39         LUT2 (Prop_lut2_I1_O)        0.294     6.278 f  db1/rf[15][7]_i_3/O
                         net (fo=169, routed)         3.243     9.521    rf/SR[0]
    SLICE_X39Y53         FDCE                                         f  rf/rf_reg[4][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.435    14.776    rf/clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  rf/rf_reg[4][2]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X39Y53         FDCE (Recov_fdce_C_CLR)     -0.613    14.307    rf/rf_reg[4][2]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 db1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[7][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 0.713ns (16.209%)  route 3.686ns (83.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.563     5.084    db1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  db1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  db1/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.481     5.984    db1/state[1]
    SLICE_X39Y39         LUT2 (Prop_lut2_I1_O)        0.294     6.278 f  db1/rf[15][7]_i_3/O
                         net (fo=169, routed)         3.205     9.483    rf/SR[0]
    SLICE_X40Y53         FDCE                                         f  rf/rf_reg[7][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.437    14.778    rf/clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  rf/rf_reg[7][2]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X40Y53         FDCE (Recov_fdce_C_CLR)     -0.613    14.309    rf/rf_reg[7][2]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                          -9.483    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 db1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[7][4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 0.713ns (16.209%)  route 3.686ns (83.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.563     5.084    db1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  db1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  db1/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.481     5.984    db1/state[1]
    SLICE_X39Y39         LUT2 (Prop_lut2_I1_O)        0.294     6.278 f  db1/rf[15][7]_i_3/O
                         net (fo=169, routed)         3.205     9.483    rf/SR[0]
    SLICE_X40Y53         FDCE                                         f  rf/rf_reg[7][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.437    14.778    rf/clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  rf/rf_reg[7][4]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X40Y53         FDCE (Recov_fdce_C_CLR)     -0.613    14.309    rf/rf_reg[7][4]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                          -9.483    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 db1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[7][5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 0.713ns (16.209%)  route 3.686ns (83.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.563     5.084    db1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  db1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  db1/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.481     5.984    db1/state[1]
    SLICE_X39Y39         LUT2 (Prop_lut2_I1_O)        0.294     6.278 f  db1/rf[15][7]_i_3/O
                         net (fo=169, routed)         3.205     9.483    rf/SR[0]
    SLICE_X40Y53         FDCE                                         f  rf/rf_reg[7][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.437    14.778    rf/clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  rf/rf_reg[7][5]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X40Y53         FDCE (Recov_fdce_C_CLR)     -0.613    14.309    rf/rf_reg[7][5]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                          -9.483    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 db1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[7][6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 0.713ns (16.209%)  route 3.686ns (83.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.563     5.084    db1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  db1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  db1/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.481     5.984    db1/state[1]
    SLICE_X39Y39         LUT2 (Prop_lut2_I1_O)        0.294     6.278 f  db1/rf[15][7]_i_3/O
                         net (fo=169, routed)         3.205     9.483    rf/SR[0]
    SLICE_X40Y53         FDCE                                         f  rf/rf_reg[7][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.437    14.778    rf/clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  rf/rf_reg[7][6]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X40Y53         FDCE (Recov_fdce_C_CLR)     -0.613    14.309    rf/rf_reg[7][6]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                          -9.483    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 db1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[12][4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.713ns (16.225%)  route 3.682ns (83.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.563     5.084    db1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  db1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  db1/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.481     5.984    db1/state[1]
    SLICE_X39Y39         LUT2 (Prop_lut2_I1_O)        0.294     6.278 f  db1/rf[15][7]_i_3/O
                         net (fo=169, routed)         3.201     9.479    rf/SR[0]
    SLICE_X41Y53         FDCE                                         f  rf/rf_reg[12][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.437    14.778    rf/clk_IBUF_BUFG
    SLICE_X41Y53         FDCE                                         r  rf/rf_reg[12][4]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X41Y53         FDCE (Recov_fdce_C_CLR)     -0.613    14.309    rf/rf_reg[12][4]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  4.830    

Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 db1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[12][6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.713ns (16.225%)  route 3.682ns (83.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.563     5.084    db1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  db1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  db1/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.481     5.984    db1/state[1]
    SLICE_X39Y39         LUT2 (Prop_lut2_I1_O)        0.294     6.278 f  db1/rf[15][7]_i_3/O
                         net (fo=169, routed)         3.201     9.479    rf/SR[0]
    SLICE_X41Y53         FDCE                                         f  rf/rf_reg[12][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.437    14.778    rf/clk_IBUF_BUFG
    SLICE_X41Y53         FDCE                                         r  rf/rf_reg[12][6]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X41Y53         FDCE (Recov_fdce_C_CLR)     -0.613    14.309    rf/rf_reg[12][6]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  4.830    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 db1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[13][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 0.713ns (16.069%)  route 3.724ns (83.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.563     5.084    db1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  db1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  db1/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.481     5.984    db1/state[1]
    SLICE_X39Y39         LUT2 (Prop_lut2_I1_O)        0.294     6.278 f  db1/rf[15][7]_i_3/O
                         net (fo=169, routed)         3.243     9.521    rf/SR[0]
    SLICE_X38Y53         FDCE                                         f  rf/rf_reg[13][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.435    14.776    rf/clk_IBUF_BUFG
    SLICE_X38Y53         FDCE                                         r  rf/rf_reg[13][2]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X38Y53         FDCE (Recov_fdce_C_CLR)     -0.527    14.393    rf/rf_reg[13][2]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 db1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[13][5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.713ns (17.401%)  route 3.384ns (82.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.563     5.084    db1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  db1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  db1/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.481     5.984    db1/state[1]
    SLICE_X39Y39         LUT2 (Prop_lut2_I1_O)        0.294     6.278 f  db1/rf[15][7]_i_3/O
                         net (fo=169, routed)         2.904     9.182    rf/SR[0]
    SLICE_X37Y53         FDCE                                         f  rf/rf_reg[13][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.435    14.776    rf/clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  rf/rf_reg[13][5]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X37Y53         FDCE (Recov_fdce_C_CLR)     -0.613    14.307    rf/rf_reg[13][5]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 db1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[9][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.713ns (17.464%)  route 3.370ns (82.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.563     5.084    db1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  db1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  db1/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.481     5.984    db1/state[1]
    SLICE_X39Y39         LUT2 (Prop_lut2_I1_O)        0.294     6.278 f  db1/rf[15][7]_i_3/O
                         net (fo=169, routed)         2.889     9.167    rf/SR[0]
    SLICE_X44Y51         FDCE                                         f  rf/rf_reg[9][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.439    14.780    rf/clk_IBUF_BUFG
    SLICE_X44Y51         FDCE                                         r  rf/rf_reg[9][0]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X44Y51         FDCE (Recov_fdce_C_CLR)     -0.613    14.311    rf/rf_reg[9][0]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  5.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 db1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[15][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.184ns (21.847%)  route 0.658ns (78.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.561     1.444    db1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  db1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  db1/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.170     1.755    db1/state[0]
    SLICE_X39Y39         LUT2 (Prop_lut2_I0_O)        0.043     1.798 f  db1/rf[15][7]_i_3/O
                         net (fo=169, routed)         0.488     2.286    rf/SR[0]
    SLICE_X42Y49         FDCE                                         f  rf/rf_reg[15][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.834     1.961    rf/clk_IBUF_BUFG
    SLICE_X42Y49         FDCE                                         r  rf/rf_reg[15][1]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X42Y49         FDCE (Remov_fdce_C_CLR)     -0.134     1.349    rf/rf_reg[15][1]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 db1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[15][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.184ns (21.847%)  route 0.658ns (78.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.561     1.444    db1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  db1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  db1/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.170     1.755    db1/state[0]
    SLICE_X39Y39         LUT2 (Prop_lut2_I0_O)        0.043     1.798 f  db1/rf[15][7]_i_3/O
                         net (fo=169, routed)         0.488     2.286    rf/SR[0]
    SLICE_X42Y49         FDCE                                         f  rf/rf_reg[15][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.834     1.961    rf/clk_IBUF_BUFG
    SLICE_X42Y49         FDCE                                         r  rf/rf_reg[15][3]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X42Y49         FDCE (Remov_fdce_C_CLR)     -0.134     1.349    rf/rf_reg[15][3]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 db1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[15][7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.184ns (21.847%)  route 0.658ns (78.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.561     1.444    db1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  db1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  db1/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.170     1.755    db1/state[0]
    SLICE_X39Y39         LUT2 (Prop_lut2_I0_O)        0.043     1.798 f  db1/rf[15][7]_i_3/O
                         net (fo=169, routed)         0.488     2.286    rf/SR[0]
    SLICE_X42Y49         FDCE                                         f  rf/rf_reg[15][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.834     1.961    rf/clk_IBUF_BUFG
    SLICE_X42Y49         FDCE                                         r  rf/rf_reg[15][7]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X42Y49         FDCE (Remov_fdce_C_CLR)     -0.134     1.349    rf/rf_reg[15][7]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 db1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[7][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.184ns (21.847%)  route 0.658ns (78.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.561     1.444    db1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  db1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  db1/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.170     1.755    db1/state[0]
    SLICE_X39Y39         LUT2 (Prop_lut2_I0_O)        0.043     1.798 f  db1/rf[15][7]_i_3/O
                         net (fo=169, routed)         0.488     2.286    rf/SR[0]
    SLICE_X43Y49         FDCE                                         f  rf/rf_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.834     1.961    rf/clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  rf/rf_reg[7][1]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X43Y49         FDCE (Remov_fdce_C_CLR)     -0.159     1.324    rf/rf_reg[7][1]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 db1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[7][7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.184ns (21.847%)  route 0.658ns (78.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.561     1.444    db1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  db1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  db1/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.170     1.755    db1/state[0]
    SLICE_X39Y39         LUT2 (Prop_lut2_I0_O)        0.043     1.798 f  db1/rf[15][7]_i_3/O
                         net (fo=169, routed)         0.488     2.286    rf/SR[0]
    SLICE_X43Y49         FDCE                                         f  rf/rf_reg[7][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.834     1.961    rf/clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  rf/rf_reg[7][7]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X43Y49         FDCE (Remov_fdce_C_CLR)     -0.159     1.324    rf/rf_reg[7][7]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 db1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[1][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.184ns (16.894%)  route 0.905ns (83.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.561     1.444    db1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  db1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  db1/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.170     1.755    db1/state[0]
    SLICE_X39Y39         LUT2 (Prop_lut2_I0_O)        0.043     1.798 f  db1/rf[15][7]_i_3/O
                         net (fo=169, routed)         0.735     2.533    rf/SR[0]
    SLICE_X43Y50         FDCE                                         f  rf/rf_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.832     1.959    rf/clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  rf/rf_reg[1][0]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDCE (Remov_fdce_C_CLR)     -0.159     1.556    rf/rf_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 db1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[1][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.184ns (16.894%)  route 0.905ns (83.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.561     1.444    db1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  db1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  db1/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.170     1.755    db1/state[0]
    SLICE_X39Y39         LUT2 (Prop_lut2_I0_O)        0.043     1.798 f  db1/rf[15][7]_i_3/O
                         net (fo=169, routed)         0.735     2.533    rf/SR[0]
    SLICE_X43Y50         FDCE                                         f  rf/rf_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.832     1.959    rf/clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  rf/rf_reg[1][1]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDCE (Remov_fdce_C_CLR)     -0.159     1.556    rf/rf_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 db1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[1][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.184ns (16.894%)  route 0.905ns (83.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.561     1.444    db1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  db1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  db1/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.170     1.755    db1/state[0]
    SLICE_X39Y39         LUT2 (Prop_lut2_I0_O)        0.043     1.798 f  db1/rf[15][7]_i_3/O
                         net (fo=169, routed)         0.735     2.533    rf/SR[0]
    SLICE_X43Y50         FDCE                                         f  rf/rf_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.832     1.959    rf/clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  rf/rf_reg[1][3]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDCE (Remov_fdce_C_CLR)     -0.159     1.556    rf/rf_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 db1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[1][6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.184ns (16.894%)  route 0.905ns (83.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.561     1.444    db1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  db1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  db1/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.170     1.755    db1/state[0]
    SLICE_X39Y39         LUT2 (Prop_lut2_I0_O)        0.043     1.798 f  db1/rf[15][7]_i_3/O
                         net (fo=169, routed)         0.735     2.533    rf/SR[0]
    SLICE_X43Y50         FDCE                                         f  rf/rf_reg[1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.832     1.959    rf/clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  rf/rf_reg[1][6]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDCE (Remov_fdce_C_CLR)     -0.159     1.556    rf/rf_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 db1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/rf_reg[1][7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.184ns (16.894%)  route 0.905ns (83.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.561     1.444    db1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  db1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  db1/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.170     1.755    db1/state[0]
    SLICE_X39Y39         LUT2 (Prop_lut2_I0_O)        0.043     1.798 f  db1/rf[15][7]_i_3/O
                         net (fo=169, routed)         0.735     2.533    rf/SR[0]
    SLICE_X43Y50         FDCE                                         f  rf/rf_reg[1][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.832     1.959    rf/clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  rf/rf_reg[1][7]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDCE (Remov_fdce_C_CLR)     -0.159     1.556    rf/rf_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.977    





