<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Aug  1 22:13:39 2024" VIVADOVERSION="2024.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="Everything" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="5" NAME="CurrentStageDBG_0" RIGHT="0" SIGIS="undef" SIGNAME="CPU_0_CurrentStageDBG">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CPU_0" PORT="CurrentStageDBG"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="14" NAME="DDR_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_addr_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="DDR_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="2" NAME="DDR_ba_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_ba_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="DDR_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_cas_n_0" SIGIS="undef" SIGNAME="External_Ports_DDR_cas_n_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="DDR_cas_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_ck_n_0" SIGIS="undef" SIGNAME="External_Ports_DDR_ck_n_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="DDR_ck_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_ck_p_0" SIGIS="undef" SIGNAME="External_Ports_DDR_ck_p_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="DDR_ck_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_cke_0" SIGIS="undef" SIGNAME="External_Ports_DDR_cke_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="DDR_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_cs_n_0" SIGIS="undef" SIGNAME="External_Ports_DDR_cs_n_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="DDR_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dm_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_dm_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="DDR_dm"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="31" NAME="DDR_dq_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_dq_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="DDR_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_n_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_dqs_n_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="DDR_dqs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_p_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_dqs_p_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="DDR_dqs_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_odt_0" SIGIS="undef" SIGNAME="External_Ports_DDR_odt_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="DDR_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_ras_n_0" SIGIS="undef" SIGNAME="External_Ports_DDR_ras_n_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="DDR_ras_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_reset_n_0" SIGIS="undef" SIGNAME="External_Ports_DDR_reset_n_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="DDR_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_we_n_0" SIGIS="undef" SIGNAME="External_Ports_DDR_we_n_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="DDR_we_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrn_0" SIGIS="undef" SIGNAME="External_Ports_FIXED_IO_ddr_vrn_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="FIXED_IO_ddr_vrn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrp_0" SIGIS="undef" SIGNAME="External_Ports_FIXED_IO_ddr_vrp_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="FIXED_IO_ddr_vrp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="53" NAME="FIXED_IO_mio_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_FIXED_IO_mio_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="FIXED_IO_mio"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="IO" NAME="FIXED_IO_ps_clk_0" SIGIS="clk" SIGNAME="External_Ports_FIXED_IO_ps_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="FIXED_IO_ps_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ps_porb_0" SIGIS="undef" SIGNAME="External_Ports_FIXED_IO_ps_porb_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="FIXED_IO_ps_porb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ps_srstb_0" SIGIS="undef" SIGNAME="External_Ports_FIXED_IO_ps_srstb_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="FIXED_IO_ps_srstb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="MDIO_PHY_0_mdio_io_0" SIGIS="undef" SIGNAME="External_Ports_MDIO_PHY_0_mdio_io_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="MDIO_PHY_0_mdio_io"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="RGMII_0_rd_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_RGMII_0_rd_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="RGMII_0_rd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="RGMII_0_rx_ctl_0" SIGIS="undef" SIGNAME="External_Ports_RGMII_0_rx_ctl_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="RGMII_0_rx_ctl"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="RGMII_0_rxc_0" SIGIS="undef" SIGNAME="External_Ports_RGMII_0_rxc_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="RGMII_0_rxc"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="TMDS_0_tmds_clk_n_0" SIGIS="clk"/>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="TMDS_0_tmds_clk_p_0" SIGIS="clk"/>
    <PORT DIR="O" LEFT="2" NAME="TMDS_0_tmds_data_n_0" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="2" NAME="TMDS_0_tmds_data_p_0" RIGHT="0" SIGIS="undef"/>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="ZYNQ_wrapper_0_TMDS_0" NAME="TMDS_0_0" TYPE="INITIATOR">
      <PORTMAPS/>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/CPU_0" HWVERSION="1.0" INSTANCE="CPU_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CPU" VLNV="xilinx.com:module_ref:CPU:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Everything_CPU_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="5" NAME="CurrentStageDBG" RIGHT="0" SIGIS="undef" SIGNAME="CPU_0_CurrentStageDBG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CurrentStageDBG_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="ZYNQ_wrapper_0_FCLK_CLK0_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="FCLK_CLK0_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ZYNQ_wrapper_0_FCLK_RESET0_N_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ZYNQ_wrapper_0" PORT="FCLK_RESET0_N_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ZYNQ_wrapper_0" HWVERSION="1.0" INSTANCE="ZYNQ_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ZYNQ_wrapper" VLNV="xilinx.com:module_ref:ZYNQ_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Everything_ZYNQ_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="IO" LEFT="14" NAME="DDR_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="2" NAME="DDR_ba" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_ba_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_ba_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_cas_n" SIGIS="undef" SIGNAME="External_Ports_DDR_cas_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_cas_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_ck_n" SIGIS="undef" SIGNAME="External_Ports_DDR_ck_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_ck_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_ck_p" SIGIS="undef" SIGNAME="External_Ports_DDR_ck_p_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_ck_p_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_cke" SIGIS="undef" SIGNAME="External_Ports_DDR_cke_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_cke_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_cs_n" SIGIS="undef" SIGNAME="External_Ports_DDR_cs_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_cs_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="3" NAME="DDR_dm" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_dm_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_dm_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="31" NAME="DDR_dq" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_dq_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_dq_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_n" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_dqs_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_dqs_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_p" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_DDR_dqs_p_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_dqs_p_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_odt" SIGIS="undef" SIGNAME="External_Ports_DDR_odt_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_odt_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_ras_n" SIGIS="undef" SIGNAME="External_Ports_DDR_ras_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_ras_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_reset_n" SIGIS="undef" SIGNAME="External_Ports_DDR_reset_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_reset_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_we_n" SIGIS="undef" SIGNAME="External_Ports_DDR_we_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DDR_we_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FCLK_CLK0_0" SIGIS="undef" SIGNAME="ZYNQ_wrapper_0_FCLK_CLK0_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FCLK_RESET0_N_0" SIGIS="undef" SIGNAME="ZYNQ_wrapper_0_FCLK_RESET0_N_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_0" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="FIXED_IO_ddr_vrn" SIGIS="undef" SIGNAME="External_Ports_FIXED_IO_ddr_vrn_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FIXED_IO_ddr_vrn_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="FIXED_IO_ddr_vrp" SIGIS="undef" SIGNAME="External_Ports_FIXED_IO_ddr_vrp_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FIXED_IO_ddr_vrp_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="53" NAME="FIXED_IO_mio" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_FIXED_IO_mio_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FIXED_IO_mio_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="IO" NAME="FIXED_IO_ps_clk" SIGIS="clk" SIGNAME="External_Ports_FIXED_IO_ps_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FIXED_IO_ps_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="FIXED_IO_ps_porb" SIGIS="undef" SIGNAME="External_Ports_FIXED_IO_ps_porb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FIXED_IO_ps_porb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="FIXED_IO_ps_srstb" SIGIS="undef" SIGNAME="External_Ports_FIXED_IO_ps_srstb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FIXED_IO_ps_srstb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MDIO_PHY_0_mdc" SIGIS="undef"/>
        <PORT DIR="IO" NAME="MDIO_PHY_0_mdio_io" SIGIS="undef" SIGNAME="External_Ports_MDIO_PHY_0_mdio_io_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MDIO_PHY_0_mdio_io_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="RGMII_0_rd" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_RGMII_0_rd_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RGMII_0_rd_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RGMII_0_rx_ctl" SIGIS="undef" SIGNAME="External_Ports_RGMII_0_rx_ctl_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RGMII_0_rx_ctl_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RGMII_0_rxc" SIGIS="undef" SIGNAME="External_Ports_RGMII_0_rxc_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RGMII_0_rxc_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="RGMII_0_td" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="RGMII_0_tx_ctl" SIGIS="undef"/>
        <PORT DIR="O" NAME="RGMII_0_txc" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ZYNQ_wrapper_0_TMDS_0" NAME="TMDS_0" TYPE="INITIATOR" VLNV="openedv.com:user:TMDS:1.0">
          <PORTMAPS/>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
