# Reading pref.tcl
# do shang_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/modsim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/ram2_1/gen {C:/intelFPGA_lite/workary/ram2_1/gen/sirv_gnrl_dffs.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:56:05 on Apr 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/workary/ram2_1/gen" C:/intelFPGA_lite/workary/ram2_1/gen/sirv_gnrl_dffs.v 
# -- Compiling module sirv_gnrl_dfflrs
# -- Compiling module sirv_gnrl_dfflr
# -- Compiling module sirv_gnrl_dffl
# -- Compiling module sirv_gnrl_dffrs
# -- Compiling module sirv_gnrl_dffr
# -- Compiling module sirv_gnrl_ltch
# 
# Top level modules:
# 	sirv_gnrl_dfflrs
# 	sirv_gnrl_dfflr
# 	sirv_gnrl_dffl
# 	sirv_gnrl_dffrs
# 	sirv_gnrl_dffr
# 	sirv_gnrl_ltch
# End time: 20:56:05 on Apr 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/ram2_1/rtl {C:/intelFPGA_lite/workary/ram2_1/rtl/ad7606.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:56:05 on Apr 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/workary/ram2_1/rtl" C:/intelFPGA_lite/workary/ram2_1/rtl/ad7606.v 
# -- Compiling module ad7606
# 
# Top level modules:
# 	ad7606
# End time: 20:56:05 on Apr 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/ram2_1/rtl {C:/intelFPGA_lite/workary/ram2_1/rtl/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:56:05 on Apr 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/workary/ram2_1/rtl" C:/intelFPGA_lite/workary/ram2_1/rtl/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:56:06 on Apr 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/ram2_1/rtl {C:/intelFPGA_lite/workary/ram2_1/rtl/clk_manger.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:56:06 on Apr 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/workary/ram2_1/rtl" C:/intelFPGA_lite/workary/ram2_1/rtl/clk_manger.v 
# -- Compiling module clk_manger
# 
# Top level modules:
# 	clk_manger
# End time: 20:56:06 on Apr 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/ram2_1/rtl {C:/intelFPGA_lite/workary/ram2_1/rtl/fifoip_50_150.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:56:06 on Apr 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/workary/ram2_1/rtl" C:/intelFPGA_lite/workary/ram2_1/rtl/fifoip_50_150.v 
# -- Compiling module fifoip_50_150
# 
# Top level modules:
# 	fifoip_50_150
# End time: 20:56:06 on Apr 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/ram2_1/rtl {C:/intelFPGA_lite/workary/ram2_1/rtl/pllip.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:56:06 on Apr 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/workary/ram2_1/rtl" C:/intelFPGA_lite/workary/ram2_1/rtl/pllip.v 
# -- Compiling module pllip
# 
# Top level modules:
# 	pllip
# End time: 20:56:06 on Apr 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/ram2_1/pre/db {C:/intelFPGA_lite/workary/ram2_1/pre/db/pllip_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:56:06 on Apr 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/workary/ram2_1/pre/db" C:/intelFPGA_lite/workary/ram2_1/pre/db/pllip_altpll.v 
# -- Compiling module pllip_altpll
# 
# Top level modules:
# 	pllip_altpll
# End time: 20:56:06 on Apr 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/ram2_1/pre/../sim {C:/intelFPGA_lite/workary/ram2_1/pre/../sim/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:56:06 on Apr 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/workary/ram2_1/pre/../sim" C:/intelFPGA_lite/workary/ram2_1/pre/../sim/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:56:06 on Apr 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 20:56:07 on Apr 04,2021
# Loading work.testbench
# Loading work.top
# Loading work.clk_manger
# Loading work.pllip
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.sirv_gnrl_dffrs
# Loading work.sirv_gnrl_dffl
# Loading work.ad7606
# Loading work.fifoip_50_150
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/u11/fifoip_ad_ram/dcfifo_component/DCFIFO_MW File: $MODEL_TECH/../altera/verilog/src/altera_mf.v Line: 31791
# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/altera_mf.v(31791): [TFMPC] - Missing connection for port 'eccstatus'.
# Trace back: Error QStructure::sort: invalid command name ""
#   <6:C:/mtitcl/vsim/qstructure.tc_:2478: ::QStructure::sort .main_pane.structure 0 ascending
#   <5:eval:1: ::QStructure::structsort .main_pane.structure 0 ascending
#   <4:eval:1: ::namespace inscope ::QStructure {structsort .main_pane.structure} 0 ascending
#   >3:proc:26: ::.main_pane.structure.interior.cs.body.struct sort 0 ascending
#   >2:proc:10: ::.main_pane.structure.interior.cs.body.struct _initializeSortColumn
#   <1:eval:1: ::namespace inscope ::vsimwidgets::Hierarchy {::.main_pane.structure.interior.cs.body.struct _initializeSortColumn}
#  Trace back: invalid command name ""
#     while executing
# "{} idsToReferencePaths 1 {}"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 [lrange $args 0 end-1] [lindex $args end]"
#     (procedure "applyToList" line 2)
#     invoked from within
# "applyToList $treeView idsToReferencePaths $useIds $top $expanded"
#     (procedure "_resetTree" line 29)
#     invoked from within
# "_resetTree $w"
#     (procedure "sort" line 6)
#     invoked from within
# "sort $w $col $dir"
#     (procedure "structsort" line 9)
#     invoked from within
# "structsort .main_pane.structure 0 ascending"
#     (in namespace inscope "::QStructure" script line 1)
#     invoked from within
# "namespace inscope ::QStructure {structsort .main_pane.structure} 0 ascending"
#     ("eval" body line 1)
#     invoked from within
# "eval $itk_option(-sortcommand) $column $dir"
#     (object "::.main_pane.structure.interior.cs.body.struct" method "::vsimwidgets::Hierarchy::sort" body line 26)
#     invoked from within
# "sort $sortIdx $dir"
#     (object "::.main_pane.structure.interior.cs.body.struct" method "::vsimwidgets::Hierarchy::_initializeSortColumn" body line 10)
#     invoked from within
# "::.main_pane.structure.interior.cs.body.struct _initializeSortColumn"
#     (in namespace inscope "::vsimwidgets::Hierarchy" script line 1)
#     invoked from within
# "namespace inscope ::vsimwidgets::Hierarchy {::.main_pane.structure.interior.cs.body.struct _initializeSortColumn}"
#     ("after" script)
#    <2:C:/intelFPGA_lite/modsim/modelsim_ase/win32aloem/tk8.6/bgerror.tcl:106: ::tkerror {invalid command name ""}
#    <1:eval:1: ::tk::dialog::error::bgerror {invalid command name ""}
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/intelFPGA_lite/workary/ram2_1/pre/../sim/testbench.v(53)
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/intelFPGA_lite/workary/ram2_1/pre/../sim/testbench.v line 53
add wave -position insertpoint sim:/testbench/u11/vvv/*
add wave -position insertpoint sim:/testbench/u11/fifoip_ad_ram/*
run -continue
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.u11.clk_mm.pll_u1.altpll_component.cycloneiii_pll.pll3
# Break key hit
# Simulation stop requested.
# End time: 20:59:46 on Apr 04,2021, Elapsed time: 0:03:39
# Errors: 0, Warnings: 2
