$date
	Fri Jul 25 20:48:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module elevator_fsm_tb $end
$var wire 2 ! direction [1:0] $end
$var reg 1 " clk $end
$var reg 2 # current_floor [1:0] $end
$var reg 1 $ rst $end
$var reg 1 % up_request $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 2 & current_floor [1:0] $end
$var wire 1 $ rst $end
$var wire 1 % up_request $end
$var parameter 2 ' DOWN $end
$var parameter 2 ( IDLE $end
$var parameter 2 ) STAY $end
$var parameter 2 * UP $end
$var reg 2 + direction [1:0] $end
$var reg 2 , next_state [1:0] $end
$var reg 2 - state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 *
b11 )
b0 (
b10 '
$end
#0
$dumpvars
b0 -
b11 ,
b0 +
b0 &
0%
1$
b0 #
0"
b0 !
$end
#5
b11 -
1"
0$
#10
0"
#15
1"
#18
b10 ,
b1 #
b1 &
#20
0"
#25
b10 !
b10 +
b10 -
1"
#28
b1 ,
1%
#30
0"
#35
b1 !
b1 +
b1 -
1"
#38
b10 #
b10 &
#40
0"
#45
1"
#48
b11 ,
b11 #
b11 &
#50
0"
#55
b0 !
b0 +
b11 -
1"
#58
0%
b0 #
b0 &
#60
0"
#65
1"
#70
0"
#75
1"
#78
