Timing Analyzer report for datatape
Wed Aug 19 20:40:09 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'ENET0_RX_CLK'
 13. Slow 1200mV 85C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'ENET0_RX_CLK'
 17. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'ENET0_RX_CLK'
 20. Slow 1200mV 85C Model Removal: 'ENET0_RX_CLK'
 21. Slow 1200mV 85C Model Removal: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'ENET0_RX_CLK'
 30. Slow 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'ENET0_RX_CLK'
 34. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Recovery: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Recovery: 'ENET0_RX_CLK'
 37. Slow 1200mV 0C Model Removal: 'ENET0_RX_CLK'
 38. Slow 1200mV 0C Model Removal: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'ENET0_RX_CLK'
 46. Fast 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Hold: 'ENET0_RX_CLK'
 50. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Recovery: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Recovery: 'ENET0_RX_CLK'
 53. Fast 1200mV 0C Model Removal: 'ENET0_RX_CLK'
 54. Fast 1200mV 0C Model Removal: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; datatape                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.52        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.9%      ;
;     Processor 3            ;   6.4%      ;
;     Processor 4            ;   3.2%      ;
;     Processors 5-16        ;   2.7%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; ENET0_RX_CLK                                     ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { ENET0_RX_CLK }                                     ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 158.878 ; 6.29 MHz   ; 0.000 ; 79.439 ; 50.00      ; 850       ; 107         ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[0] } ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8.000   ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll2|altpll_component|auto_generated|pll1|inclk[0] ; { pll2|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 52.22 MHz  ; 52.22 MHz       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 141.36 MHz ; 141.36 MHz      ; pll2|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 172.56 MHz ; 172.56 MHz      ; ENET0_RX_CLK                                     ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; ENET0_RX_CLK                                     ; -4.795  ; -649.017      ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; -2.432  ; -37.389       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 139.727 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.317 ; 0.000         ;
; ENET0_RX_CLK                                     ; 0.339 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.430 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[0] ; -2.928 ; -8.784        ;
; ENET0_RX_CLK                                     ; -0.830 ; -2.490        ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; ENET0_RX_CLK                                     ; 1.370 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 2.031 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; ENET0_RX_CLK                                     ; -3.000 ; -345.370      ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 3.699  ; 0.000         ;
; CLOCK_50                                         ; 9.813  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 79.148 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                             ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -4.795 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.089     ; 5.704      ;
; -4.735 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.083     ; 5.650      ;
; -4.697 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.613      ;
; -4.689 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.608      ;
; -4.682 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.598      ;
; -4.668 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.089     ; 5.577      ;
; -4.657 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.576      ;
; -4.640 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 5.558      ;
; -4.638 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.089     ; 5.547      ;
; -4.636 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.090     ; 5.544      ;
; -4.624 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 5.536      ;
; -4.619 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 5.537      ;
; -4.614 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.088     ; 5.524      ;
; -4.609 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 5.521      ;
; -4.565 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 5.483      ;
; -4.559 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.475      ;
; -4.558 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 5.470      ;
; -4.550 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 5.468      ;
; -4.541 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.457      ;
; -4.535 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.454      ;
; -4.527 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.090     ; 5.435      ;
; -4.527 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 5.449      ;
; -4.520 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.439      ;
; -4.520 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.439      ;
; -4.516 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.435      ;
; -4.512 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 5.434      ;
; -4.508 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.421      ;
; -4.506 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 5.418      ;
; -4.505 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.424      ;
; -4.504 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.420      ;
; -4.495 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 5.417      ;
; -4.492 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.411      ;
; -4.491 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 5.403      ;
; -4.481 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.089     ; 5.390      ;
; -4.480 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 5.402      ;
; -4.478 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.089     ; 5.387      ;
; -4.478 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.089     ; 5.387      ;
; -4.469 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 5.390      ;
; -4.467 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 5.379      ;
; -4.465 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.087     ; 5.376      ;
; -4.457 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 5.378      ;
; -4.454 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 5.375      ;
; -4.452 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 5.364      ;
; -4.450 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.087     ; 5.361      ;
; -4.448 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.367      ;
; -4.443 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.356      ;
; -4.442 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 5.363      ;
; -4.436 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.088     ; 5.346      ;
; -4.436 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.089     ; 5.345      ;
; -4.435 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 5.347      ;
; -4.431 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.350      ;
; -4.428 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.341      ;
; -4.422 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 5.340      ;
; -4.419 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.083     ; 5.334      ;
; -4.419 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.083     ; 5.334      ;
; -4.415 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 5.335      ;
; -4.407 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 5.330      ;
; -4.400 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 5.320      ;
; -4.390 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.309      ;
; -4.389 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.089     ; 5.298      ;
; -4.389 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.083     ; 5.304      ;
; -4.389 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.305      ;
; -4.389 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.305      ;
; -4.386 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.299      ;
; -4.381 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.300      ;
; -4.381 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.300      ;
; -4.379 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.298      ;
; -4.376 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.292      ;
; -4.376 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.083     ; 5.291      ;
; -4.375 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.294      ;
; -4.375 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 5.298      ;
; -4.374 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.083     ; 5.289      ;
; -4.374 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.290      ;
; -4.374 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.290      ;
; -4.365 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.087     ; 5.276      ;
; -4.364 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.283      ;
; -4.362 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.281      ;
; -4.362 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.281      ;
; -4.362 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.281      ;
; -4.362 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.281      ;
; -4.362 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.281      ;
; -4.362 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.281      ;
; -4.360 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 5.281      ;
; -4.360 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 5.281      ;
; -4.360 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 5.281      ;
; -4.360 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 5.281      ;
; -4.360 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 5.281      ;
; -4.360 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.089     ; 5.269      ;
; -4.360 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.089     ; 5.269      ;
; -4.359 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[9]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.089     ; 5.268      ;
; -4.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.272      ;
; -4.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 5.275      ;
; -4.351 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.085     ; 5.264      ;
; -4.350 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.087     ; 5.261      ;
; -4.349 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.086     ; 5.261      ;
; -4.349 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.268      ;
; -4.349 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 5.268      ;
; -4.346 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.082     ; 5.262      ;
; -4.345 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 5.267      ;
; -4.341 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.081     ; 5.258      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.432 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_sync1_reg      ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.837      ;
; -2.388 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[3]     ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.793      ;
; -2.386 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[2]     ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.791      ;
; -2.385 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[8]     ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.790      ;
; -2.385 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[10]    ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.790      ;
; -2.384 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[1]     ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.789      ;
; -2.384 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0]     ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.789      ;
; -2.384 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[7]     ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.789      ;
; -2.384 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[5]     ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.789      ;
; -2.384 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[12]    ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.789      ;
; -2.384 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[11]    ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.789      ;
; -2.383 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[6]     ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.788      ;
; -2.383 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[4]     ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.788      ;
; -2.383 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[9]     ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 0.788      ;
; -1.993 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[2]                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale_sync[0]                             ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.120     ; 0.811      ;
; -1.967 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg              ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.116     ; 0.789      ;
; 0.926  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.994      ;
; 0.926  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.994      ;
; 0.926  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.994      ;
; 0.926  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.994      ;
; 0.926  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.994      ;
; 0.926  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.994      ;
; 0.935  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.985      ;
; 0.935  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.985      ;
; 0.935  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.985      ;
; 0.935  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.985      ;
; 0.935  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.985      ;
; 0.935  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.985      ;
; 1.062  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[11] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.864      ;
; 1.062  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[11] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.864      ;
; 1.062  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[11] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.864      ;
; 1.062  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[11] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.864      ;
; 1.062  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[11] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.864      ;
; 1.062  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[11] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.864      ;
; 1.069  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[12] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.857      ;
; 1.069  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[12] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.857      ;
; 1.069  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[12] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.857      ;
; 1.069  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[12] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.857      ;
; 1.069  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[12] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.857      ;
; 1.069  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[12] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.857      ;
; 1.070  ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[1]                                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.334      ; 7.262      ;
; 1.116  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.804      ;
; 1.116  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.804      ;
; 1.116  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.804      ;
; 1.116  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.804      ;
; 1.116  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.804      ;
; 1.116  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.804      ;
; 1.136  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[7]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.784      ;
; 1.136  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[7]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.784      ;
; 1.136  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[7]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.784      ;
; 1.136  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[7]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.784      ;
; 1.136  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[7]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.784      ;
; 1.136  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[7]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.784      ;
; 1.142  ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[0]                                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.334      ; 7.190      ;
; 1.153  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.773      ;
; 1.153  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.773      ;
; 1.153  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.773      ;
; 1.153  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.773      ;
; 1.153  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.773      ;
; 1.153  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.773      ;
; 1.162  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[6]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.764      ;
; 1.162  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[6]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.764      ;
; 1.162  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[6]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.764      ;
; 1.162  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[6]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.764      ;
; 1.162  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[6]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.764      ;
; 1.162  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[6]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.764      ;
; 1.198  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[14]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.715      ;
; 1.198  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[6]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.715      ;
; 1.198  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[22]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.715      ;
; 1.198  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[22]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.715      ;
; 1.198  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[35]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.715      ;
; 1.198  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[11]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.715      ;
; 1.198  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[21]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.715      ;
; 1.198  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[18]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.715      ;
; 1.198  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[34]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.715      ;
; 1.198  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[15]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.715      ;
; 1.198  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[31]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.715      ;
; 1.207  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[14]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.706      ;
; 1.207  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[6]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.706      ;
; 1.207  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[22]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.706      ;
; 1.207  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[22]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.706      ;
; 1.207  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[35]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.706      ;
; 1.207  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[11]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.706      ;
; 1.207  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[21]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.706      ;
; 1.207  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[18]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.706      ;
; 1.207  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[34]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.706      ;
; 1.207  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[15]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.706      ;
; 1.207  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[31]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.706      ;
; 1.209  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[23]                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.716      ;
; 1.209  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[46]                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.716      ;
; 1.209  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[32]                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 6.705      ;
; 1.209  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[32]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 6.705      ;
; 1.209  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[40]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 6.705      ;
; 1.209  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[24]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 6.705      ;
; 1.209  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[16]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 6.705      ;
; 1.209  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[0]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 6.705      ;
; 1.209  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[8]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 6.705      ;
; 1.209  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[0]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 6.705      ;
; 1.209  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[8]                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 6.705      ;
; 1.209  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[30]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 6.705      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+---------+-------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 139.727 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 19.050     ;
; 139.758 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 19.019     ;
; 139.763 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 19.014     ;
; 139.763 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 19.014     ;
; 139.780 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.997     ;
; 139.794 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.983     ;
; 139.794 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.983     ;
; 139.811 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.966     ;
; 139.863 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.914     ;
; 139.899 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.878     ;
; 139.899 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.878     ;
; 139.916 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.861     ;
; 139.924 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.853     ;
; 139.960 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.817     ;
; 139.960 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.817     ;
; 139.977 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.800     ;
; 139.999 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.778     ;
; 140.000 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.777     ;
; 140.000 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.777     ;
; 140.030 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.747     ;
; 140.031 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.746     ;
; 140.031 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.746     ;
; 140.038 ; video_out:out|pixel_count[13] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.739     ;
; 140.038 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.739     ;
; 140.074 ; video_out:out|pixel_count[13] ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.703     ;
; 140.074 ; video_out:out|pixel_count[13] ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.703     ;
; 140.074 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.703     ;
; 140.074 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.703     ;
; 140.091 ; video_out:out|pixel_count[13] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.686     ;
; 140.091 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.686     ;
; 140.095 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.682     ;
; 140.131 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.646     ;
; 140.131 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.646     ;
; 140.135 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.642     ;
; 140.136 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.641     ;
; 140.136 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.641     ;
; 140.144 ; video_out:out|pixel_count[10] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.633     ;
; 140.148 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.629     ;
; 140.180 ; video_out:out|pixel_count[10] ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.597     ;
; 140.180 ; video_out:out|pixel_count[10] ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.597     ;
; 140.182 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.595     ;
; 140.196 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.581     ;
; 140.197 ; video_out:out|pixel_count[10] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.580     ;
; 140.197 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.580     ;
; 140.197 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.580     ;
; 140.218 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.559     ;
; 140.218 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.559     ;
; 140.235 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.542     ;
; 140.278 ; video_out:out|pixel_count[11] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.499     ;
; 140.279 ; video_out:out|pixel_count[12] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.498     ;
; 140.310 ; video_out:out|pixel_count[13] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.467     ;
; 140.310 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.467     ;
; 140.311 ; video_out:out|pixel_count[13] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.466     ;
; 140.311 ; video_out:out|pixel_count[13] ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.466     ;
; 140.311 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.466     ;
; 140.311 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.466     ;
; 140.314 ; video_out:out|pixel_count[11] ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.463     ;
; 140.314 ; video_out:out|pixel_count[11] ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.463     ;
; 140.315 ; video_out:out|pixel_count[12] ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.462     ;
; 140.315 ; video_out:out|pixel_count[12] ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.462     ;
; 140.331 ; video_out:out|pixel_count[11] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.446     ;
; 140.332 ; video_out:out|pixel_count[12] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.445     ;
; 140.356 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.421     ;
; 140.367 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.410     ;
; 140.368 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.409     ;
; 140.368 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.409     ;
; 140.392 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.385     ;
; 140.392 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.385     ;
; 140.409 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.368     ;
; 140.416 ; video_out:out|pixel_count[10] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.361     ;
; 140.417 ; video_out:out|pixel_count[10] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.360     ;
; 140.417 ; video_out:out|pixel_count[10] ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.360     ;
; 140.419 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.358     ;
; 140.437 ; video_out:out|pixel_count[15] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.340     ;
; 140.454 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.323     ;
; 140.455 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.322     ;
; 140.455 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.322     ;
; 140.455 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.322     ;
; 140.455 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.322     ;
; 140.472 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.305     ;
; 140.473 ; video_out:out|pixel_count[15] ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.304     ;
; 140.473 ; video_out:out|pixel_count[15] ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.304     ;
; 140.490 ; video_out:out|pixel_count[15] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.287     ;
; 140.493 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.098     ; 18.285     ;
; 140.529 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.098     ; 18.249     ;
; 140.529 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.098     ; 18.249     ;
; 140.546 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.098     ; 18.232     ;
; 140.550 ; video_out:out|pixel_count[11] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.227     ;
; 140.551 ; video_out:out|pixel_count[11] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.226     ;
; 140.551 ; video_out:out|pixel_count[11] ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.226     ;
; 140.551 ; video_out:out|pixel_count[12] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.226     ;
; 140.552 ; video_out:out|pixel_count[12] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.225     ;
; 140.552 ; video_out:out|pixel_count[12] ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.225     ;
; 140.626 ; video_out:out|pixel_count[14] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.151     ;
; 140.628 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.149     ;
; 140.629 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.148     ;
; 140.629 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.148     ;
; 140.662 ; video_out:out|pixel_count[14] ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.115     ;
; 140.662 ; video_out:out|pixel_count[14] ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.115     ;
; 140.679 ; video_out:out|pixel_count[14] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.099     ; 18.098     ;
+---------+-------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.317 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[3]                                              ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.985      ;
; 0.330 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[24]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 0.995      ;
; 0.331 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[41]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.002      ;
; 0.332 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[8]                                              ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.000      ;
; 0.334 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[17]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.005      ;
; 0.337 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[30]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.006      ;
; 0.338 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[28]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.009      ;
; 0.339 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[36]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.010      ;
; 0.340 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[37]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.009      ;
; 0.350 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[9]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.015      ;
; 0.352 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[10]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.023      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[8]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.018      ;
; 0.356 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[18]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.027      ;
; 0.356 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[40]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.027      ;
; 0.359 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[7]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.024      ;
; 0.360 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[16]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.025      ;
; 0.361 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[20]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.026      ;
; 0.362 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[4]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.027      ;
; 0.365 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[3]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a0~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.022      ;
; 0.365 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[1]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.030      ;
; 0.367 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a0~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.024      ;
; 0.370 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[6]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a2~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.027      ;
; 0.370 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[44]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.042      ;
; 0.372 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[22]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.043      ;
; 0.372 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[38]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.043      ;
; 0.373 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[0]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.044      ;
; 0.377 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a0~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.034      ;
; 0.377 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[33]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.042      ;
; 0.382 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[19]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.054      ;
; 0.385 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST                                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a0~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.044      ;
; 0.390 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[11]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a2~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.046      ;
; 0.390 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[4]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a0~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.047      ;
; 0.390 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[25]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.062      ;
; 0.396 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[32]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.061      ;
; 0.397 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[34]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.072      ;
; 0.401 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_frame_valid_reg                                                            ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_frame_valid_reg                                                                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[2]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[2]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[1]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[1]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|temp_m_axis_tvalid_reg                                                                                                          ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|temp_m_axis_tvalid_reg                                                                                                                                            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|send_eth_header_reg                                                                                                             ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|send_eth_header_reg                                                                                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|ptr_reg[1]                                                                                                                      ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|ptr_reg[1]                                                                                                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|frame_reg                                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|frame_reg                                                                                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|temp_m_eth_payload_axis_tvalid_reg                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|temp_m_eth_payload_axis_tvalid_reg                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                                                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                                                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_payload_axis_tvalid_reg                            ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_payload_axis_tvalid_reg                                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_encoded_reg[0]                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_encoded_reg[0]                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[0]                                       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[0]                                                                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_valid_reg                                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_valid_reg                                                                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_hdr_valid_reg                                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_hdr_valid_reg                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|outgoing_ip_hdr_valid_reg                                                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|outgoing_ip_hdr_valid_reg                                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_IDLE                                         ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_IDLE                                                                           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_hdr_valid_reg                                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_hdr_valid_reg                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|send_arp_header_reg                                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|send_arp_header_reg                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|drop_packet_reg                                                                       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|drop_packet_reg                                                                                                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_WAIT_PACKET                                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_WAIT_PACKET                                                                                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_response_valid_reg                                                              ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_response_valid_reg                                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_response_error_reg                                   ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_response_error_reg                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[0]                                              ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[0]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|arp_request_valid_reg                                                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|arp_request_valid_reg                                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_ARP_QUERY                                                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_ARP_QUERY                                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_IDLE                                                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_IDLE                                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|clear_cache_reg                                            ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|clear_cache_reg                                                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[4]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[4]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[1]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[1]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[0]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[0]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[2]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[2]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[6]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[6]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[3]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[3]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[7]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[7]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[5]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[5]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[5]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[5]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[7]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[7]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[0]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[0]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[6]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[6]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[4]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[4]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[2]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[2]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[1]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[1]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[3]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[3]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                            ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[1]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[1]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[0]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[0]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[3]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[3]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[2]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[2]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[4]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[4]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[5]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[5]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[6]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[6]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[7]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[7]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tvalid_reg                                                                                                   ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tvalid_reg                                                                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.339 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.445      ; 1.006      ;
; 0.359 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.434      ; 1.015      ;
; 0.373 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.458      ; 1.053      ;
; 0.374 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.445      ; 1.041      ;
; 0.379 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[6]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.422      ; 1.023      ;
; 0.388 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[6]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.436      ; 1.046      ;
; 0.389 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.440      ; 1.051      ;
; 0.394 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[6]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.448      ; 1.064      ;
; 0.399 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.434      ; 1.055      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.433      ; 1.057      ;
; 0.403 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.408 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.674      ;
; 0.418 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[6]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.443      ; 1.083      ;
; 0.429 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[1]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[12]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[3]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.696      ;
; 0.434 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[0]                                                                       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.698      ;
; 0.437 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.701      ;
; 0.439 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.703      ;
; 0.444 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.710      ;
; 0.445 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.710      ;
; 0.459 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.725      ;
; 0.460 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.726      ;
; 0.460 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.726      ;
; 0.555 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.819      ;
; 0.562 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.826      ;
; 0.587 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.851      ;
; 0.589 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.854      ;
; 0.599 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.463      ; 1.284      ;
; 0.601 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.867      ;
; 0.602 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.867      ;
; 0.604 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.869      ;
; 0.605 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.434      ; 1.261      ;
; 0.605 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.869      ;
; 0.607 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.871      ;
; 0.609 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.873      ;
; 0.610 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[6]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[6]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.875      ;
; 0.611 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.875      ;
; 0.611 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.876      ;
; 0.625 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.890      ;
; 0.631 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.895      ;
; 0.631 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.895      ;
; 0.632 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[10]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 1.295      ;
; 0.633 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.898      ;
; 0.633 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[4]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.897      ;
; 0.639 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.471      ; 1.332      ;
; 0.640 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.459      ; 1.321      ;
; 0.640 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.904      ;
; 0.640 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.905      ;
; 0.641 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.459      ; 1.322      ;
; 0.641 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[7]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.906      ;
; 0.642 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[4]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.449      ; 1.313      ;
; 0.642 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.449      ; 1.313      ;
; 0.645 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.446      ; 1.313      ;
; 0.645 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[5]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[5]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.416      ; 1.284      ;
; 0.648 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[15]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.913      ;
; 0.648 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.913      ;
; 0.650 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.430      ; 1.302      ;
; 0.650 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[3]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.437      ; 1.309      ;
; 0.650 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[30]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.915      ;
; 0.651 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.444      ; 1.317      ;
; 0.655 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[3]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.449      ; 1.326      ;
; 0.655 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.921      ;
; 0.657 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.437      ; 1.316      ;
; 0.660 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.436      ; 1.318      ;
; 0.662 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.928      ;
; 0.668 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[5]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.416      ; 1.306      ;
; 0.669 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.933      ;
; 0.669 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.935      ;
; 0.670 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.934      ;
; 0.670 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 0.934      ;
; 0.671 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.937      ;
; 0.672 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.416      ; 1.310      ;
; 0.673 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.471      ; 1.366      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.430 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[8] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[9] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.592 ; video_out:out|pixel_count[15]                                                                                                                     ; video_out:out|pixel_count[15]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.858      ;
; 0.601 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.866      ;
; 0.604 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.869      ;
; 0.632 ; video_out:out|line_count[13]                                                                                                                      ; video_out:out|line_count[13]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.897      ;
; 0.632 ; video_out:out|line_count[15]                                                                                                                      ; video_out:out|line_count[15]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.897      ;
; 0.633 ; video_out:out|line_count[11]                                                                                                                      ; video_out:out|line_count[11]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.898      ;
; 0.633 ; video_out:out|line_count[5]                                                                                                                       ; video_out:out|line_count[5]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.898      ;
; 0.634 ; video_out:out|line_count[1]                                                                                                                       ; video_out:out|line_count[1]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.899      ;
; 0.635 ; video_out:out|line_count[9]                                                                                                                       ; video_out:out|line_count[9]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.900      ;
; 0.635 ; video_out:out|line_count[7]                                                                                                                       ; video_out:out|line_count[7]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.900      ;
; 0.635 ; video_out:out|line_count[6]                                                                                                                       ; video_out:out|line_count[6]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.900      ;
; 0.637 ; video_out:out|line_count[14]                                                                                                                      ; video_out:out|line_count[14]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.902      ;
; 0.637 ; video_out:out|line_count[2]                                                                                                                       ; video_out:out|line_count[2]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.902      ;
; 0.638 ; video_out:out|line_count[10]                                                                                                                      ; video_out:out|line_count[10]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.903      ;
; 0.638 ; video_out:out|line_count[12]                                                                                                                      ; video_out:out|line_count[12]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.903      ;
; 0.638 ; video_out:out|line_count[4]                                                                                                                       ; video_out:out|line_count[4]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.903      ;
; 0.658 ; video_out:out|pixel_count[13]                                                                                                                     ; video_out:out|pixel_count[13]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; video_out:out|pixel_count[3]                                                                                                                      ; video_out:out|pixel_count[3]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; video_out:out|pixel_count[2]                                                                                                                      ; video_out:out|pixel_count[2]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; video_out:out|pixel_count[8]                                                                                                                      ; video_out:out|pixel_count[8]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.662 ; video_out:out|pixel_count[9]                                                                                                                      ; video_out:out|pixel_count[9]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.664 ; video_out:out|pixel_count[6]                                                                                                                      ; video_out:out|pixel_count[6]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.930      ;
; 0.666 ; video_out:out|pixel_count[5]                                                                                                                      ; video_out:out|pixel_count[5]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.932      ;
; 0.667 ; video_out:out|pixel_count[4]                                                                                                                      ; video_out:out|pixel_count[4]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.933      ;
; 0.670 ; video_out:out|pixel_count[7]                                                                                                                      ; video_out:out|pixel_count[7]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.811 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ; video_out:out|video_out[5]                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.076      ;
; 0.811 ; video_out:out|pixel_count[11]                                                                                                                     ; video_out:out|pixel_count[11]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.077      ;
; 0.812 ; video_out:out|pixel_count[12]                                                                                                                     ; video_out:out|pixel_count[12]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.078      ;
; 0.812 ; video_out:out|pixel_count[10]                                                                                                                     ; video_out:out|pixel_count[10]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.078      ;
; 0.813 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ; video_out:out|video_out[6]                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.078      ;
; 0.813 ; video_out:out|pixel_count[14]                                                                                                                     ; video_out:out|pixel_count[14]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.079      ;
; 0.817 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ; video_out:out|video_out[2]                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.082      ;
; 0.822 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ; video_out:out|video_out[1]                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.087      ;
; 0.835 ; video_out:out|pixel_count[0]                                                                                                                      ; video_out:out|pixel_count[0]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.101      ;
; 0.871 ; video_out:out|even_field.0                                                                                                                        ; video_out:out|even_field.0                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.136      ;
; 0.950 ; video_out:out|line_count[13]                                                                                                                      ; video_out:out|line_count[14]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.215      ;
; 0.950 ; video_out:out|line_count[3]                                                                                                                       ; video_out:out|line_count[4]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.215      ;
; 0.951 ; video_out:out|line_count[5]                                                                                                                       ; video_out:out|line_count[6]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.216      ;
; 0.951 ; video_out:out|line_count[1]                                                                                                                       ; video_out:out|line_count[2]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.216      ;
; 0.951 ; video_out:out|line_count[11]                                                                                                                      ; video_out:out|line_count[12]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.216      ;
; 0.952 ; video_out:out|line_count[9]                                                                                                                       ; video_out:out|line_count[10]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.217      ;
; 0.962 ; video_out:out|line_count[6]                                                                                                                       ; video_out:out|line_count[7]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.227      ;
; 0.964 ; video_out:out|line_count[14]                                                                                                                      ; video_out:out|line_count[15]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.229      ;
; 0.964 ; video_out:out|line_count[0]                                                                                                                       ; video_out:out|line_count[1]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.229      ;
; 0.965 ; video_out:out|line_count[12]                                                                                                                      ; video_out:out|line_count[13]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.230      ;
; 0.965 ; video_out:out|line_count[10]                                                                                                                      ; video_out:out|line_count[11]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.230      ;
; 0.965 ; video_out:out|line_count[4]                                                                                                                       ; video_out:out|line_count[5]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.230      ;
; 0.969 ; video_out:out|line_count[2]                                                                                                                       ; video_out:out|line_count[4]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.234      ;
; 0.969 ; video_out:out|line_count[0]                                                                                                                       ; video_out:out|line_count[2]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.234      ;
; 0.970 ; video_out:out|line_count[12]                                                                                                                      ; video_out:out|line_count[14]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.235      ;
; 0.970 ; video_out:out|line_count[4]                                                                                                                       ; video_out:out|line_count[6]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.235      ;
; 0.970 ; video_out:out|line_count[10]                                                                                                                      ; video_out:out|line_count[12]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.235      ;
; 0.975 ; video_out:out|pixel_count[2]                                                                                                                      ; video_out:out|pixel_count[3]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; video_out:out|pixel_count[8]                                                                                                                      ; video_out:out|pixel_count[9]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 0.982 ; video_out:out|pixel_count[6]                                                                                                                      ; video_out:out|pixel_count[7]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.248      ;
; 0.984 ; video_out:out|pixel_count[4]                                                                                                                      ; video_out:out|pixel_count[5]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.250      ;
; 0.985 ; video_out:out|pixel_count[3]                                                                                                                      ; video_out:out|pixel_count[4]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.251      ;
; 0.985 ; video_out:out|pixel_count[13]                                                                                                                     ; video_out:out|pixel_count[14]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.251      ;
; 0.989 ; video_out:out|pixel_count[9]                                                                                                                      ; video_out:out|pixel_count[10]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.255      ;
; 0.990 ; video_out:out|pixel_count[13]                                                                                                                     ; video_out:out|pixel_count[15]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.256      ;
; 0.990 ; video_out:out|pixel_count[3]                                                                                                                      ; video_out:out|pixel_count[5]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.256      ;
; 0.993 ; video_out:out|pixel_count[5]                                                                                                                      ; video_out:out|pixel_count[6]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.259      ;
; 0.994 ; video_out:out|pixel_count[9]                                                                                                                      ; video_out:out|pixel_count[11]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.260      ;
; 0.997 ; video_out:out|pixel_count[7]                                                                                                                      ; video_out:out|pixel_count[8]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.263      ;
; 0.998 ; video_out:out|pixel_count[5]                                                                                                                      ; video_out:out|pixel_count[7]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.264      ;
; 1.002 ; video_out:out|pixel_count[7]                                                                                                                      ; video_out:out|pixel_count[9]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.268      ;
; 1.058 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ; video_out:out|video_out[4]                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.323      ;
; 1.060 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ; video_out:out|video_out[3]                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.325      ;
; 1.071 ; video_out:out|line_count[13]                                                                                                                      ; video_out:out|line_count[15]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.336      ;
; 1.071 ; video_out:out|line_count[3]                                                                                                                       ; video_out:out|line_count[5]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.336      ;
; 1.072 ; video_out:out|line_count[5]                                                                                                                       ; video_out:out|line_count[7]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.337      ;
; 1.072 ; video_out:out|line_count[11]                                                                                                                      ; video_out:out|line_count[13]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.337      ;
; 1.073 ; video_out:out|line_count[7]                                                                                                                       ; video_out:out|line_count[9]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.338      ;
; 1.073 ; video_out:out|line_count[9]                                                                                                                       ; video_out:out|line_count[11]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.338      ;
; 1.076 ; video_out:out|line_count[3]                                                                                                                       ; video_out:out|line_count[6]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.341      ;
; 1.077 ; video_out:out|line_count[1]                                                                                                                       ; video_out:out|line_count[4]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.342      ;
; 1.077 ; video_out:out|line_count[11]                                                                                                                      ; video_out:out|line_count[14]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.342      ;
; 1.078 ; video_out:out|line_count[7]                                                                                                                       ; video_out:out|line_count[10]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.343      ;
; 1.078 ; video_out:out|line_count[9]                                                                                                                       ; video_out:out|line_count[12]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.343      ;
; 1.088 ; video_out:out|line_count[6]                                                                                                                       ; video_out:out|line_count[9]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.353      ;
; 1.090 ; video_out:out|line_count[2]                                                                                                                       ; video_out:out|line_count[5]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.355      ;
; 1.091 ; video_out:out|line_count[12]                                                                                                                      ; video_out:out|line_count[15]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.356      ;
; 1.091 ; video_out:out|line_count[4]                                                                                                                       ; video_out:out|line_count[7]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.356      ;
; 1.091 ; video_out:out|line_count[10]                                                                                                                      ; video_out:out|line_count[13]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.356      ;
; 1.093 ; video_out:out|line_count[6]                                                                                                                       ; video_out:out|line_count[10]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.358      ;
; 1.095 ; video_out:out|line_count[2]                                                                                                                       ; video_out:out|line_count[6]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.360      ;
; 1.095 ; video_out:out|line_count[0]                                                                                                                       ; video_out:out|line_count[4]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.360      ;
; 1.096 ; video_out:out|pixel_count[2]                                                                                                                      ; video_out:out|pixel_count[4]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; video_out:out|line_count[10]                                                                                                                      ; video_out:out|line_count[14]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.361      ;
; 1.097 ; video_out:out|pixel_count[8]                                                                                                                      ; video_out:out|pixel_count[10]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.363      ;
; 1.101 ; video_out:out|pixel_count[2]                                                                                                                      ; video_out:out|pixel_count[5]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.367      ;
; 1.102 ; video_out:out|pixel_count[8]                                                                                                                      ; video_out:out|pixel_count[11]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.368      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.928 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.116     ; 1.750      ;
; -2.928 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.116     ; 1.750      ;
; -2.928 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.116     ; 1.750      ;
; 5.397  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 2.494      ;
; 5.397  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 2.494      ;
; 5.397  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 2.494      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -0.830 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 1.750      ;
; -0.830 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 1.750      ;
; -0.830 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 1.750      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.370 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 1.634      ;
; 1.370 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 1.634      ;
; 1.370 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.078      ; 1.634      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.031 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.320      ;
; 2.031 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.320      ;
; 2.031 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.320      ;
; 2.813 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.475     ; 1.634      ;
; 2.813 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.475     ; 1.634      ;
; 2.813 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.475     ; 1.634      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 57.26 MHz  ; 57.26 MHz       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 152.3 MHz  ; 152.3 MHz       ; pll2|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 191.31 MHz ; 191.31 MHz      ; ENET0_RX_CLK                                     ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; ENET0_RX_CLK                                     ; -4.227  ; -570.714      ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; -2.051  ; -31.421       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 141.413 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.325 ; 0.000         ;
; ENET0_RX_CLK                                     ; 0.347 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.397 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[0] ; -2.496 ; -7.488        ;
; ENET0_RX_CLK                                     ; -0.653 ; -1.959        ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; ENET0_RX_CLK                                     ; 1.238 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.827 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; ENET0_RX_CLK                                     ; -3.000 ; -344.710      ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 3.687  ; 0.000         ;
; CLOCK_50                                         ; 9.791  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 79.149 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                             ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -4.227 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 5.146      ;
; -4.219 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 5.141      ;
; -4.193 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 5.122      ;
; -4.193 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 5.116      ;
; -4.182 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 5.105      ;
; -4.161 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 5.090      ;
; -4.145 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 5.064      ;
; -4.117 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 5.045      ;
; -4.115 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 5.043      ;
; -4.110 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 5.033      ;
; -4.103 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 5.022      ;
; -4.102 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 5.028      ;
; -4.092 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.081     ; 5.010      ;
; -4.087 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 5.011      ;
; -4.079 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 5.006      ;
; -4.076 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.066     ; 5.009      ;
; -4.076 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 5.003      ;
; -4.065 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 4.992      ;
; -4.053 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.065     ; 4.987      ;
; -4.053 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.981      ;
; -4.051 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.975      ;
; -4.047 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.967      ;
; -4.044 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.966      ;
; -4.044 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.066     ; 4.977      ;
; -4.042 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.970      ;
; -4.036 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.965      ;
; -4.028 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.081     ; 4.946      ;
; -4.028 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.951      ;
; -4.026 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.949      ;
; -4.023 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.952      ;
; -4.021 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.065     ; 4.955      ;
; -4.013 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.936      ;
; -4.005 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.929      ;
; -4.000 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.067     ; 4.932      ;
; -3.998 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.074     ; 4.923      ;
; -3.998 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.067     ; 4.930      ;
; -3.990 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.918      ;
; -3.986 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.909      ;
; -3.980 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 4.899      ;
; -3.977 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 4.896      ;
; -3.977 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.066     ; 4.910      ;
; -3.976 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 4.895      ;
; -3.975 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.897      ;
; -3.975 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.066     ; 4.908      ;
; -3.969 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.891      ;
; -3.968 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.890      ;
; -3.964 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.064     ; 4.899      ;
; -3.964 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.893      ;
; -3.963 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.887      ;
; -3.953 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.882      ;
; -3.952 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.881      ;
; -3.952 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.875      ;
; -3.943 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.872      ;
; -3.943 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.866      ;
; -3.942 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.871      ;
; -3.942 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.865      ;
; -3.934 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.862      ;
; -3.932 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.079     ; 4.852      ;
; -3.932 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.064     ; 4.867      ;
; -3.932 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.855      ;
; -3.931 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.854      ;
; -3.930 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.854      ;
; -3.927 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.073     ; 4.853      ;
; -3.924 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.847      ;
; -3.920 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.848      ;
; -3.919 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.066     ; 4.852      ;
; -3.916 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.074     ; 4.841      ;
; -3.911 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.840      ;
; -3.911 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.833      ;
; -3.911 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.840      ;
; -3.910 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 4.829      ;
; -3.910 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.839      ;
; -3.909 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 4.836      ;
; -3.907 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.074     ; 4.832      ;
; -3.906 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.066     ; 4.839      ;
; -3.904 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 4.831      ;
; -3.902 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.077     ; 4.824      ;
; -3.898 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 4.817      ;
; -3.898 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.069     ; 4.828      ;
; -3.898 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.822      ;
; -3.896 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.065     ; 4.830      ;
; -3.896 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.072     ; 4.823      ;
; -3.895 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.078     ; 4.816      ;
; -3.895 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 4.814      ;
; -3.894 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.823      ;
; -3.894 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.080     ; 4.813      ;
; -3.888 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.811      ;
; -3.887 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.075     ; 4.811      ;
; -3.886 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.814      ;
; -3.886 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.065     ; 4.820      ;
; -3.883 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.065     ; 4.817      ;
; -3.877 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.065     ; 4.811      ;
; -3.876 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 4.805      ;
; -3.876 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.076     ; 4.799      ;
; -3.873 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.071     ; 4.801      ;
; -3.870 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.065     ; 4.804      ;
; -3.870 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.065     ; 4.804      ;
; -3.870 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.065     ; 4.804      ;
; -3.870 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.065     ; 4.804      ;
; -3.870 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.065     ; 4.804      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.051 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_sync1_reg      ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 0.754      ;
; -2.011 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[3]     ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 0.714      ;
; -2.009 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[2]     ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 0.712      ;
; -2.008 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[12]    ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 0.711      ;
; -2.008 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[8]     ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 0.711      ;
; -2.008 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[10]    ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 0.711      ;
; -2.007 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[1]     ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 0.710      ;
; -2.007 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0]     ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 0.710      ;
; -2.007 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[7]     ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 0.710      ;
; -2.007 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[5]     ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 0.710      ;
; -2.007 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[11]    ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 0.710      ;
; -2.006 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[6]     ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 0.709      ;
; -2.006 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[4]     ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 0.709      ;
; -2.006 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[9]     ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.236     ; 0.709      ;
; -1.649 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[2]                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale_sync[0]                             ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.858     ; 0.730      ;
; -1.624 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg              ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.853     ; 0.710      ;
; 1.434  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.499      ;
; 1.434  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.499      ;
; 1.434  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.499      ;
; 1.434  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.499      ;
; 1.434  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.499      ;
; 1.434  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.499      ;
; 1.442  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.491      ;
; 1.442  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.491      ;
; 1.442  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.491      ;
; 1.442  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.491      ;
; 1.442  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.491      ;
; 1.442  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.491      ;
; 1.595  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.338      ;
; 1.595  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.338      ;
; 1.595  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.338      ;
; 1.595  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.338      ;
; 1.595  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.338      ;
; 1.595  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.338      ;
; 1.599  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[11] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.338      ;
; 1.599  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[11] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.338      ;
; 1.599  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[11] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.338      ;
; 1.599  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[11] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.338      ;
; 1.599  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[11] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.338      ;
; 1.599  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[11] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.338      ;
; 1.604  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[12] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.333      ;
; 1.604  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[12] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.333      ;
; 1.604  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[12] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.333      ;
; 1.604  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[12] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.333      ;
; 1.604  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[12] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.333      ;
; 1.604  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[12] ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.333      ;
; 1.649  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[7]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.284      ;
; 1.649  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[7]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.284      ;
; 1.649  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[7]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.284      ;
; 1.649  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[7]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.284      ;
; 1.649  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[7]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.284      ;
; 1.649  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[7]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 6.284      ;
; 1.671  ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[1]                                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 6.634      ;
; 1.679  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.258      ;
; 1.679  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.258      ;
; 1.679  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.258      ;
; 1.679  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.258      ;
; 1.679  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.258      ;
; 1.679  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[7]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.258      ;
; 1.685  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[6]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.252      ;
; 1.685  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[6]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.252      ;
; 1.685  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[6]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.252      ;
; 1.685  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[6]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.252      ;
; 1.685  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[6]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.252      ;
; 1.685  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[6]  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.062     ; 6.252      ;
; 1.689  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[14]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.237      ;
; 1.689  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[6]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.237      ;
; 1.689  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[22]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.237      ;
; 1.689  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[22]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.237      ;
; 1.689  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[35]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.237      ;
; 1.689  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[11]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.237      ;
; 1.689  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[21]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.237      ;
; 1.689  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[18]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.237      ;
; 1.689  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[34]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.237      ;
; 1.689  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[15]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.237      ;
; 1.689  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[31]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.237      ;
; 1.693  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[23]                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 6.242      ;
; 1.693  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[46]                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 6.242      ;
; 1.693  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[27]                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 6.242      ;
; 1.693  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[3]                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 6.242      ;
; 1.693  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[21]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 6.242      ;
; 1.693  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[10]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 6.242      ;
; 1.693  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[18]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 6.242      ;
; 1.693  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[2]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 6.242      ;
; 1.697  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[14]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.229      ;
; 1.697  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[6]                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.229      ;
; 1.697  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[22]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.229      ;
; 1.697  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[22]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.229      ;
; 1.697  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[35]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.229      ;
; 1.697  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[11]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.229      ;
; 1.697  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[21]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.229      ;
; 1.697  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[18]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.229      ;
; 1.697  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[34]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.229      ;
; 1.697  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[15]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.229      ;
; 1.697  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[31]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.229      ;
; 1.701  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[23]                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 6.234      ;
; 1.701  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[46]                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 6.234      ;
; 1.701  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[27]                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 6.234      ;
; 1.701  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[3]                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 6.234      ;
; 1.701  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[21]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 6.234      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+---------+-------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 141.413 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.371     ;
; 141.433 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.351     ;
; 141.433 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.351     ;
; 141.451 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.333     ;
; 141.499 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.285     ;
; 141.519 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.265     ;
; 141.519 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.265     ;
; 141.537 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.247     ;
; 141.587 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.197     ;
; 141.607 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.177     ;
; 141.607 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.177     ;
; 141.625 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.159     ;
; 141.641 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.143     ;
; 141.649 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.135     ;
; 141.649 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.135     ;
; 141.658 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.126     ;
; 141.661 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.123     ;
; 141.661 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.123     ;
; 141.679 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.105     ;
; 141.735 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.049     ;
; 141.735 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.049     ;
; 141.744 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.040     ;
; 141.746 ; video_out:out|pixel_count[13] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.038     ;
; 141.746 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.038     ;
; 141.766 ; video_out:out|pixel_count[13] ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.018     ;
; 141.766 ; video_out:out|pixel_count[13] ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.018     ;
; 141.766 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.018     ;
; 141.766 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.018     ;
; 141.784 ; video_out:out|pixel_count[13] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.000     ;
; 141.784 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 17.000     ;
; 141.790 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.994     ;
; 141.810 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.974     ;
; 141.810 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.974     ;
; 141.823 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.961     ;
; 141.823 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.961     ;
; 141.828 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.956     ;
; 141.832 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.952     ;
; 141.834 ; video_out:out|pixel_count[10] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.950     ;
; 141.853 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.931     ;
; 141.854 ; video_out:out|pixel_count[10] ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.930     ;
; 141.854 ; video_out:out|pixel_count[10] ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.930     ;
; 141.872 ; video_out:out|pixel_count[10] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.912     ;
; 141.873 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.911     ;
; 141.873 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.911     ;
; 141.877 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.907     ;
; 141.877 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.907     ;
; 141.886 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.898     ;
; 141.891 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.893     ;
; 141.958 ; video_out:out|pixel_count[11] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.826     ;
; 141.959 ; video_out:out|pixel_count[12] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.825     ;
; 141.978 ; video_out:out|pixel_count[11] ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.806     ;
; 141.978 ; video_out:out|pixel_count[11] ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.806     ;
; 141.979 ; video_out:out|pixel_count[12] ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.805     ;
; 141.979 ; video_out:out|pixel_count[12] ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.805     ;
; 141.982 ; video_out:out|pixel_count[13] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.802     ;
; 141.982 ; video_out:out|pixel_count[13] ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.802     ;
; 141.982 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.802     ;
; 141.982 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.802     ;
; 141.991 ; video_out:out|pixel_count[13] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.793     ;
; 141.991 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.793     ;
; 141.996 ; video_out:out|pixel_count[11] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.788     ;
; 141.997 ; video_out:out|pixel_count[12] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.787     ;
; 142.017 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.767     ;
; 142.026 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.758     ;
; 142.026 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.758     ;
; 142.035 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.749     ;
; 142.037 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.747     ;
; 142.037 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.747     ;
; 142.055 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.729     ;
; 142.070 ; video_out:out|pixel_count[10] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.714     ;
; 142.070 ; video_out:out|pixel_count[10] ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.714     ;
; 142.079 ; video_out:out|pixel_count[10] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.705     ;
; 142.080 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.704     ;
; 142.089 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.695     ;
; 142.089 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.695     ;
; 142.098 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.686     ;
; 142.099 ; video_out:out|pixel_count[15] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.685     ;
; 142.100 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.684     ;
; 142.100 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.684     ;
; 142.118 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.666     ;
; 142.119 ; video_out:out|pixel_count[15] ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.665     ;
; 142.119 ; video_out:out|pixel_count[15] ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.665     ;
; 142.137 ; video_out:out|pixel_count[15] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.647     ;
; 142.139 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.092     ; 16.646     ;
; 142.159 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.092     ; 16.626     ;
; 142.159 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.092     ; 16.626     ;
; 142.177 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.092     ; 16.608     ;
; 142.194 ; video_out:out|pixel_count[11] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.590     ;
; 142.194 ; video_out:out|pixel_count[11] ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.590     ;
; 142.195 ; video_out:out|pixel_count[12] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.589     ;
; 142.195 ; video_out:out|pixel_count[12] ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.589     ;
; 142.203 ; video_out:out|pixel_count[11] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.581     ;
; 142.204 ; video_out:out|pixel_count[12] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.580     ;
; 142.253 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.531     ;
; 142.253 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.531     ;
; 142.262 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.522     ;
; 142.269 ; video_out:out|pixel_count[14] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.515     ;
; 142.289 ; video_out:out|pixel_count[14] ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.495     ;
; 142.289 ; video_out:out|pixel_count[14] ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.495     ;
; 142.307 ; video_out:out|pixel_count[14] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.093     ; 16.477     ;
+---------+-------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.325 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[3]                                              ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.925      ;
; 0.334 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[24]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.931      ;
; 0.335 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[28]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.937      ;
; 0.336 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[36]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.938      ;
; 0.338 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST                                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[37]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.939      ;
; 0.338 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[8]                                              ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.939      ;
; 0.341 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[41]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.943      ;
; 0.343 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[17]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.945      ;
; 0.345 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[9]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.942      ;
; 0.346 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[8]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.943      ;
; 0.346 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[30]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.947      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                                           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|drop_packet_reg                                                                       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|drop_packet_reg                                                                                                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_WAIT_PACKET                                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_WAIT_PACKET                                                                                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_frame_valid_reg                                                            ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_frame_valid_reg                                                                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_response_valid_reg                                                              ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_response_valid_reg                                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_response_error_reg                                   ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_response_error_reg                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[0]                                              ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[0]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|arp_request_valid_reg                                                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|arp_request_valid_reg                                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_ARP_QUERY                                                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_ARP_QUERY                                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_IDLE                                                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_IDLE                                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|clear_cache_reg                                            ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|clear_cache_reg                                                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[5]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[5]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[4]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[4]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[2]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[2]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[1]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[1]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[3]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[3]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                            ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tvalid_reg                                                                                                   ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tvalid_reg                                                                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|temp_m_eth_payload_axis_tvalid_reg                                                                                              ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|temp_m_eth_payload_axis_tvalid_reg                                                                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                                            ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                                                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|temp_m_axis_tvalid_reg                                                                                                          ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|temp_m_axis_tvalid_reg                                                                                                                                            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|send_eth_header_reg                                                                                                             ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|send_eth_header_reg                                                                                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|frame_reg                                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|frame_reg                                                                                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|temp_m_eth_payload_axis_tvalid_reg                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|temp_m_eth_payload_axis_tvalid_reg                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                                                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_payload_axis_tvalid_reg                            ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_payload_axis_tvalid_reg                                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_encoded_reg[0]                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_encoded_reg[0]                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[0]                                       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[0]                                                                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_valid_reg                                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_valid_reg                                                                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_hdr_valid_reg                                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_hdr_valid_reg                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_hdr_valid_reg                                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_hdr_valid_reg                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|send_arp_header_reg                                      ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|send_arp_header_reg                                                                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_reg                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_reg                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem_read_data_valid_reg                                         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem_read_data_valid_reg                                                                           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[1]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[2]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[4]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[4]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[1]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[1]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[0]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[0]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[2]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[2]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[6]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[6]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[3]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[3]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[7]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[7]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[5]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[5]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[7]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[7]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[0]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[0]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[6]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[6]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|temp_m_ip_payload_axis_tvalid_reg                            ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|temp_m_ip_payload_axis_tvalid_reg                                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[1]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[1]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[0]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[0]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[3]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[3]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[2]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[2]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[4]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[4]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[5]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[5]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[6]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[6]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[7]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[7]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg                                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg                                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.347 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.398      ; 0.946      ;
; 0.354 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.359 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.387      ; 0.947      ;
; 0.365 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.608      ;
; 0.367 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.398      ; 0.966      ;
; 0.371 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.408      ; 0.980      ;
; 0.377 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[6]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.377      ; 0.955      ;
; 0.380 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[6]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.391      ; 0.972      ;
; 0.386 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[6]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.404      ; 0.991      ;
; 0.388 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.631      ;
; 0.390 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.631      ;
; 0.391 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.393      ; 0.985      ;
; 0.397 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.387      ; 0.985      ;
; 0.398 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[1]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[3]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[12]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.640      ;
; 0.401 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.386      ; 0.988      ;
; 0.402 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[0]                                                                       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.642      ;
; 0.403 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.644      ;
; 0.405 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.646      ;
; 0.410 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[6]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.398      ; 1.009      ;
; 0.410 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.652      ;
; 0.424 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.666      ;
; 0.424 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.666      ;
; 0.425 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.667      ;
; 0.510 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.750      ;
; 0.516 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.756      ;
; 0.534 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.775      ;
; 0.538 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.779      ;
; 0.550 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.791      ;
; 0.551 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.792      ;
; 0.552 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.793      ;
; 0.553 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.794      ;
; 0.557 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.798      ;
; 0.558 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[6]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[6]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.800      ;
; 0.559 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.800      ;
; 0.559 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.800      ;
; 0.560 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.801      ;
; 0.567 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.387      ; 1.155      ;
; 0.571 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.812      ;
; 0.576 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.817      ;
; 0.576 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.817      ;
; 0.578 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[4]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.819      ;
; 0.579 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.414      ; 1.194      ;
; 0.584 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.825      ;
; 0.586 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[7]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.827      ;
; 0.586 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.826      ;
; 0.591 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[5]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[5]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.832      ;
; 0.592 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[15]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.833      ;
; 0.594 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[30]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.836      ;
; 0.594 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.835      ;
; 0.600 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.842      ;
; 0.605 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.847      ;
; 0.607 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.849      ;
; 0.610 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[10]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.395      ; 1.206      ;
; 0.612 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.412      ; 1.225      ;
; 0.613 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.854      ;
; 0.613 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.854      ;
; 0.613 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.855      ;
; 0.614 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.855      ;
; 0.615 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.412      ; 1.228      ;
; 0.615 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.857      ;
; 0.616 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.425      ; 1.242      ;
; 0.617 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.371      ; 1.189      ;
; 0.620 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.385      ; 1.206      ;
; 0.620 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[3]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.392      ; 1.213      ;
; 0.620 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.069      ; 0.860      ;
; 0.622 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[6]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 0.863      ;
; 0.623 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.400      ; 1.224      ;
; 0.624 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[4]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.405      ; 1.230      ;
; 0.624 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.405      ; 1.230      ;
; 0.629 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.871      ;
; 0.632 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.399      ; 1.232      ;
; 0.634 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.392      ; 1.227      ;
; 0.636 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[3]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.405      ; 1.242      ;
; 0.640 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.391      ; 1.232      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.397 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[9] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[8] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.546 ; video_out:out|pixel_count[15]                                                                                                                     ; video_out:out|pixel_count[15]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.789      ;
; 0.549 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.791      ;
; 0.550 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.791      ;
; 0.551 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.793      ;
; 0.577 ; video_out:out|line_count[13]                                                                                                                      ; video_out:out|line_count[13]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.819      ;
; 0.577 ; video_out:out|line_count[15]                                                                                                                      ; video_out:out|line_count[15]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.819      ;
; 0.578 ; video_out:out|line_count[11]                                                                                                                      ; video_out:out|line_count[11]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.820      ;
; 0.578 ; video_out:out|line_count[5]                                                                                                                       ; video_out:out|line_count[5]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.820      ;
; 0.579 ; video_out:out|line_count[6]                                                                                                                       ; video_out:out|line_count[6]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.821      ;
; 0.580 ; video_out:out|line_count[1]                                                                                                                       ; video_out:out|line_count[1]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.822      ;
; 0.581 ; video_out:out|line_count[9]                                                                                                                       ; video_out:out|line_count[9]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.823      ;
; 0.582 ; video_out:out|line_count[14]                                                                                                                      ; video_out:out|line_count[14]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.824      ;
; 0.582 ; video_out:out|line_count[7]                                                                                                                       ; video_out:out|line_count[7]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.824      ;
; 0.582 ; video_out:out|line_count[2]                                                                                                                       ; video_out:out|line_count[2]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.824      ;
; 0.583 ; video_out:out|line_count[10]                                                                                                                      ; video_out:out|line_count[10]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; video_out:out|line_count[12]                                                                                                                      ; video_out:out|line_count[12]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; video_out:out|line_count[4]                                                                                                                       ; video_out:out|line_count[4]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.825      ;
; 0.600 ; video_out:out|pixel_count[13]                                                                                                                     ; video_out:out|pixel_count[13]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; video_out:out|pixel_count[3]                                                                                                                      ; video_out:out|pixel_count[3]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.602 ; video_out:out|pixel_count[2]                                                                                                                      ; video_out:out|pixel_count[2]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; video_out:out|pixel_count[8]                                                                                                                      ; video_out:out|pixel_count[8]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.605 ; video_out:out|pixel_count[9]                                                                                                                      ; video_out:out|pixel_count[9]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; video_out:out|pixel_count[6]                                                                                                                      ; video_out:out|pixel_count[6]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.608 ; video_out:out|pixel_count[5]                                                                                                                      ; video_out:out|pixel_count[5]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.851      ;
; 0.609 ; video_out:out|pixel_count[4]                                                                                                                      ; video_out:out|pixel_count[4]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.852      ;
; 0.612 ; video_out:out|pixel_count[7]                                                                                                                      ; video_out:out|pixel_count[7]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.855      ;
; 0.724 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ; video_out:out|video_out[6]                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.966      ;
; 0.729 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ; video_out:out|video_out[2]                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.971      ;
; 0.731 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ; video_out:out|video_out[5]                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.735 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ; video_out:out|video_out[1]                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.751 ; video_out:out|pixel_count[11]                                                                                                                     ; video_out:out|pixel_count[11]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.994      ;
; 0.753 ; video_out:out|pixel_count[12]                                                                                                                     ; video_out:out|pixel_count[12]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.753 ; video_out:out|pixel_count[10]                                                                                                                     ; video_out:out|pixel_count[10]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.754 ; video_out:out|pixel_count[14]                                                                                                                     ; video_out:out|pixel_count[14]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.997      ;
; 0.762 ; video_out:out|pixel_count[0]                                                                                                                      ; video_out:out|pixel_count[0]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.005      ;
; 0.804 ; video_out:out|even_field.0                                                                                                                        ; video_out:out|even_field.0                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.046      ;
; 0.863 ; video_out:out|line_count[13]                                                                                                                      ; video_out:out|line_count[14]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.105      ;
; 0.864 ; video_out:out|line_count[5]                                                                                                                       ; video_out:out|line_count[6]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.106      ;
; 0.864 ; video_out:out|line_count[11]                                                                                                                      ; video_out:out|line_count[12]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.106      ;
; 0.864 ; video_out:out|line_count[3]                                                                                                                       ; video_out:out|line_count[4]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.106      ;
; 0.867 ; video_out:out|line_count[1]                                                                                                                       ; video_out:out|line_count[2]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.109      ;
; 0.867 ; video_out:out|line_count[6]                                                                                                                       ; video_out:out|line_count[7]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.109      ;
; 0.868 ; video_out:out|line_count[9]                                                                                                                       ; video_out:out|line_count[10]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.110      ;
; 0.870 ; video_out:out|line_count[14]                                                                                                                      ; video_out:out|line_count[15]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.112      ;
; 0.870 ; video_out:out|line_count[0]                                                                                                                       ; video_out:out|line_count[1]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.112      ;
; 0.871 ; video_out:out|line_count[12]                                                                                                                      ; video_out:out|line_count[13]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.113      ;
; 0.871 ; video_out:out|line_count[10]                                                                                                                      ; video_out:out|line_count[11]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.113      ;
; 0.871 ; video_out:out|line_count[4]                                                                                                                       ; video_out:out|line_count[5]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.113      ;
; 0.881 ; video_out:out|line_count[2]                                                                                                                       ; video_out:out|line_count[4]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.123      ;
; 0.881 ; video_out:out|line_count[0]                                                                                                                       ; video_out:out|line_count[2]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.123      ;
; 0.882 ; video_out:out|line_count[12]                                                                                                                      ; video_out:out|line_count[14]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.124      ;
; 0.882 ; video_out:out|line_count[4]                                                                                                                       ; video_out:out|line_count[6]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.124      ;
; 0.882 ; video_out:out|line_count[10]                                                                                                                      ; video_out:out|line_count[12]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.124      ;
; 0.888 ; video_out:out|pixel_count[3]                                                                                                                      ; video_out:out|pixel_count[4]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; video_out:out|pixel_count[13]                                                                                                                     ; video_out:out|pixel_count[14]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; video_out:out|pixel_count[2]                                                                                                                      ; video_out:out|pixel_count[3]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; video_out:out|pixel_count[8]                                                                                                                      ; video_out:out|pixel_count[9]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.133      ;
; 0.892 ; video_out:out|pixel_count[6]                                                                                                                      ; video_out:out|pixel_count[7]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.135      ;
; 0.893 ; video_out:out|pixel_count[9]                                                                                                                      ; video_out:out|pixel_count[10]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.136      ;
; 0.896 ; video_out:out|pixel_count[4]                                                                                                                      ; video_out:out|pixel_count[5]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.139      ;
; 0.896 ; video_out:out|pixel_count[5]                                                                                                                      ; video_out:out|pixel_count[6]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.139      ;
; 0.899 ; video_out:out|pixel_count[13]                                                                                                                     ; video_out:out|pixel_count[15]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.142      ;
; 0.899 ; video_out:out|pixel_count[3]                                                                                                                      ; video_out:out|pixel_count[5]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.142      ;
; 0.900 ; video_out:out|pixel_count[7]                                                                                                                      ; video_out:out|pixel_count[8]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.143      ;
; 0.904 ; video_out:out|pixel_count[9]                                                                                                                      ; video_out:out|pixel_count[11]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.147      ;
; 0.907 ; video_out:out|pixel_count[5]                                                                                                                      ; video_out:out|pixel_count[7]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.150      ;
; 0.911 ; video_out:out|pixel_count[7]                                                                                                                      ; video_out:out|pixel_count[9]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.154      ;
; 0.956 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ; video_out:out|video_out[4]                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.198      ;
; 0.959 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ; video_out:out|video_out[3]                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.201      ;
; 0.962 ; video_out:out|line_count[13]                                                                                                                      ; video_out:out|line_count[15]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.204      ;
; 0.963 ; video_out:out|line_count[5]                                                                                                                       ; video_out:out|line_count[7]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.205      ;
; 0.963 ; video_out:out|line_count[11]                                                                                                                      ; video_out:out|line_count[13]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.205      ;
; 0.963 ; video_out:out|line_count[3]                                                                                                                       ; video_out:out|line_count[5]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.205      ;
; 0.967 ; video_out:out|line_count[9]                                                                                                                       ; video_out:out|line_count[11]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.209      ;
; 0.968 ; video_out:out|line_count[7]                                                                                                                       ; video_out:out|line_count[9]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.210      ;
; 0.974 ; video_out:out|line_count[11]                                                                                                                      ; video_out:out|line_count[14]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.216      ;
; 0.974 ; video_out:out|line_count[3]                                                                                                                       ; video_out:out|line_count[6]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.216      ;
; 0.977 ; video_out:out|line_count[1]                                                                                                                       ; video_out:out|line_count[4]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.219      ;
; 0.977 ; video_out:out|line_count[6]                                                                                                                       ; video_out:out|line_count[9]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.219      ;
; 0.978 ; video_out:out|line_count[9]                                                                                                                       ; video_out:out|line_count[12]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.220      ;
; 0.979 ; video_out:out|line_count[7]                                                                                                                       ; video_out:out|line_count[10]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.221      ;
; 0.980 ; video_out:out|line_count[2]                                                                                                                       ; video_out:out|line_count[5]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.222      ;
; 0.981 ; video_out:out|line_count[12]                                                                                                                      ; video_out:out|line_count[15]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.223      ;
; 0.981 ; video_out:out|line_count[4]                                                                                                                       ; video_out:out|line_count[7]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.223      ;
; 0.981 ; video_out:out|line_count[10]                                                                                                                      ; video_out:out|line_count[13]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.223      ;
; 0.988 ; video_out:out|pixel_count[2]                                                                                                                      ; video_out:out|pixel_count[4]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.231      ;
; 0.988 ; video_out:out|line_count[6]                                                                                                                       ; video_out:out|line_count[10]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.230      ;
; 0.989 ; video_out:out|pixel_count[8]                                                                                                                      ; video_out:out|pixel_count[10]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.232      ;
; 0.991 ; video_out:out|pixel_count[6]                                                                                                                      ; video_out:out|pixel_count[8]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.234      ;
; 0.991 ; video_out:out|line_count[2]                                                                                                                       ; video_out:out|line_count[6]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.233      ;
; 0.991 ; video_out:out|line_count[0]                                                                                                                       ; video_out:out|line_count[4]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.233      ;
; 0.992 ; video_out:out|line_count[10]                                                                                                                      ; video_out:out|line_count[14]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.234      ;
; 0.995 ; video_out:out|pixel_count[4]                                                                                                                      ; video_out:out|pixel_count[6]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.238      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.496 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.853     ; 1.582      ;
; -2.496 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.853     ; 1.582      ;
; -2.496 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.853     ; 1.582      ;
; 5.615  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.094     ; 2.290      ;
; 5.615  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.094     ; 2.290      ;
; 5.615  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.094     ; 2.290      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -0.653 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 1.582      ;
; -0.653 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 1.582      ;
; -0.653 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.070     ; 1.582      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.238 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 1.479      ;
; 1.238 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 1.479      ;
; 1.238 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 1.479      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.827 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.090      ;
; 1.827 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.090      ;
; 1.827 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.090      ;
; 2.484 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.479      ;
; 2.484 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.479      ;
; 2.484 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.479      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; ENET0_RX_CLK                                     ; -1.880  ; -209.692      ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; -0.891  ; -13.490       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 149.355 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.115 ; 0.000         ;
; ENET0_RX_CLK                                     ; 0.139 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.189 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll2|altpll_component|auto_generated|pll1|clk[0] ; -1.133 ; -3.399        ;
; ENET0_RX_CLK                                     ; 0.109  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; ENET0_RX_CLK                                     ; 0.662 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.007 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; ENET0_RX_CLK                                     ; -3.000 ; -268.090      ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; 3.759  ; 0.000         ;
; CLOCK_50                                         ; 9.400  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 79.219 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -1.880 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.823      ;
; -1.869 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.814      ;
; -1.835 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.782      ;
; -1.819 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.764      ;
; -1.803 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.746      ;
; -1.797 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.045     ; 2.739      ;
; -1.797 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.742      ;
; -1.791 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.736      ;
; -1.785 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.728      ;
; -1.785 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.728      ;
; -1.784 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.731      ;
; -1.780 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.727      ;
; -1.779 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.726      ;
; -1.777 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.724      ;
; -1.771 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.716      ;
; -1.763 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.707      ;
; -1.759 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.706      ;
; -1.755 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.700      ;
; -1.748 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.693      ;
; -1.746 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.038     ; 2.695      ;
; -1.737 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.684      ;
; -1.736 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.681      ;
; -1.730 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.677      ;
; -1.727 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.670      ;
; -1.726 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.669      ;
; -1.724 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.667      ;
; -1.723 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.670      ;
; -1.722 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.665      ;
; -1.716 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.661      ;
; -1.715 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.660      ;
; -1.714 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.657      ;
; -1.714 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.659      ;
; -1.713 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.658      ;
; -1.711 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.656      ;
; -1.708 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.655      ;
; -1.708 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.652      ;
; -1.708 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.655      ;
; -1.703 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.038     ; 2.652      ;
; -1.703 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.648      ;
; -1.702 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.649      ;
; -1.697 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.045     ; 2.639      ;
; -1.696 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.641      ;
; -1.696 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.641      ;
; -1.695 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.038     ; 2.644      ;
; -1.690 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.038     ; 2.639      ;
; -1.688 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.635      ;
; -1.688 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.038     ; 2.637      ;
; -1.687 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.634      ;
; -1.685 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.630      ;
; -1.685 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.629      ;
; -1.682 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.629      ;
; -1.682 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.629      ;
; -1.681 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.628      ;
; -1.677 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.624      ;
; -1.674 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.041     ; 2.620      ;
; -1.671 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.616      ;
; -1.670 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.038     ; 2.619      ;
; -1.669 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.616      ;
; -1.668 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.038     ; 2.617      ;
; -1.666 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.613      ;
; -1.666 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.611      ;
; -1.665 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.043     ; 2.609      ;
; -1.665 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.610      ;
; -1.665 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.612      ;
; -1.661 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.606      ;
; -1.659 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.604      ;
; -1.655 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.598      ;
; -1.654 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[9]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.597      ;
; -1.653 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.598      ;
; -1.653 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.598      ;
; -1.653 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.598      ;
; -1.652 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.038     ; 2.601      ;
; -1.652 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[9]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.599      ;
; -1.650 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.593      ;
; -1.649 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.592      ;
; -1.647 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.594      ;
; -1.647 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.038     ; 2.596      ;
; -1.645 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.588      ;
; -1.645 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.038     ; 2.594      ;
; -1.644 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.045     ; 2.586      ;
; -1.644 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.589      ;
; -1.643 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.045     ; 2.585      ;
; -1.643 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.588      ;
; -1.639 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[8]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.586      ;
; -1.639 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.586      ;
; -1.639 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.045     ; 2.581      ;
; -1.639 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.584      ;
; -1.637 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[1]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.580      ;
; -1.637 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.580      ;
; -1.636 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[11]   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[7]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.581      ;
; -1.635 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.580      ;
; -1.634 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.038     ; 2.583      ;
; -1.632 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.575      ;
; -1.632 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.575      ;
; -1.631 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[5]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.041     ; 2.577      ;
; -1.631 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]             ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 2.578      ;
; -1.631 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[2]    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.574      ;
; -1.631 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.045     ; 2.573      ;
; -1.631 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.044     ; 2.574      ;
; -1.631 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.042     ; 2.576      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -0.891 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_sync1_reg          ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.399      ;
; -0.869 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[3]          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[3]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.377      ;
; -0.867 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[2]          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[2]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.375      ;
; -0.866 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[8]          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[8]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.374      ;
; -0.865 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.373      ;
; -0.865 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[6]          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[6]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.373      ;
; -0.865 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[7]          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[7]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.373      ;
; -0.865 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[12]        ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.373      ;
; -0.865 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[9]          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[9]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.373      ;
; -0.865 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[10]        ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.373      ;
; -0.864 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[1]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.372      ;
; -0.864 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[4]          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[4]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.372      ;
; -0.864 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[5]          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[5]         ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.372      ;
; -0.864 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[11]         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[11]        ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.419     ; 0.372      ;
; -0.682 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[2]                                      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale_sync[0]                                 ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.225     ; 0.384      ;
; -0.669 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                  ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.222     ; 0.374      ;
; 4.500  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.455      ;
; 4.500  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.455      ;
; 4.500  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.455      ;
; 4.500  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.455      ;
; 4.500  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.455      ;
; 4.500  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.455      ;
; 4.500  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.455      ;
; 4.500  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.455      ;
; 4.500  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.455      ;
; 4.500  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.455      ;
; 4.500  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.455      ;
; 4.500  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.455      ;
; 4.587  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.368      ;
; 4.587  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.368      ;
; 4.587  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.368      ;
; 4.587  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.368      ;
; 4.587  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.368      ;
; 4.587  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.368      ;
; 4.595  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[11]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 3.358      ;
; 4.595  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[11]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 3.358      ;
; 4.595  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[11]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 3.358      ;
; 4.595  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[11]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 3.358      ;
; 4.595  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[11]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 3.358      ;
; 4.595  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[11]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 3.358      ;
; 4.595  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[12]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 3.358      ;
; 4.595  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[12]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 3.358      ;
; 4.595  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[12]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 3.358      ;
; 4.595  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[12]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 3.358      ;
; 4.595  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[12]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 3.358      ;
; 4.595  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_oper_reg[12]        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 3.358      ;
; 4.601  ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[1]                                                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.149      ; 3.535      ;
; 4.616  ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[0]                                                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.149      ; 3.520      ;
; 4.636  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[21]         ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.026     ; 3.325      ;
; 4.636  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[21]         ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.026     ; 3.325      ;
; 4.636  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[21]         ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.026     ; 3.325      ;
; 4.636  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[21]         ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.026     ; 3.325      ;
; 4.636  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[21]         ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.026     ; 3.325      ;
; 4.636  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[21]         ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.026     ; 3.325      ;
; 4.642  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[7]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.313      ;
; 4.642  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[7]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.313      ;
; 4.642  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[7]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.313      ;
; 4.642  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[7]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.313      ;
; 4.642  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[7]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.313      ;
; 4.642  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[7]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.313      ;
; 4.643  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[1]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.312      ;
; 4.643  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[1]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.312      ;
; 4.643  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[1]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.312      ;
; 4.643  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[1]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.312      ;
; 4.643  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[1]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.312      ;
; 4.643  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[1]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.312      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[23]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.030     ; 3.313      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[46]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.030     ; 3.313      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[27]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.030     ; 3.313      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[3]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.030     ; 3.313      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[21]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.030     ; 3.313      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[10]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.030     ; 3.313      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[18]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.030     ; 3.313      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[2]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.030     ; 3.313      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[23]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.030     ; 3.313      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[46]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.030     ; 3.313      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[27]                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.030     ; 3.313      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[3]                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.030     ; 3.313      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[21]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.030     ; 3.313      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[10]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.030     ; 3.313      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[18]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.030     ; 3.313      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[2]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.030     ; 3.313      ;
; 4.644  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|s_eth_payload_axis_tready_reg ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|s_eth_payload_axis_tready_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.050     ; 3.293      ;
; 4.647  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[29]         ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[23]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.026     ; 3.314      ;
; 4.647  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[29]         ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[43]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.026     ; 3.314      ;
; 4.647  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[29]         ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[6]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.026     ; 3.314      ;
; 4.647  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[29]         ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[14]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.026     ; 3.314      ;
; 4.647  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[29]         ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.026     ; 3.314      ;
; 4.647  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_tpa_reg[29]         ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[30]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.026     ; 3.314      ;
; 4.649  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[14]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.302      ;
; 4.649  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[6]                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.302      ;
; 4.649  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[22]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.302      ;
; 4.649  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[22]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.302      ;
; 4.649  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[35]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.302      ;
; 4.649  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[11]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.302      ;
; 4.649  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[21]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.302      ;
; 4.649  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[18]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.302      ;
; 4.649  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[34]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.302      ;
; 4.649  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[15]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.302      ;
; 4.649  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[3]                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tpa_reg[31]                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.302      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+---------+-------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 149.355 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.450      ;
; 149.358 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.447      ;
; 149.376 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.429      ;
; 149.376 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.429      ;
; 149.394 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.411      ;
; 149.397 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.408      ;
; 149.412 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.393      ;
; 149.415 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.390      ;
; 149.415 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.390      ;
; 149.415 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.390      ;
; 149.433 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.372      ;
; 149.433 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.372      ;
; 149.444 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.361      ;
; 149.447 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.358      ;
; 149.465 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.340      ;
; 149.465 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.340      ;
; 149.486 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.319      ;
; 149.486 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.319      ;
; 149.486 ; video_out:out|pixel_count[3]  ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.319      ;
; 149.495 ; video_out:out|pixel_count[13] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.310      ;
; 149.498 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.307      ;
; 149.498 ; video_out:out|pixel_count[13] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.307      ;
; 149.501 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.304      ;
; 149.516 ; video_out:out|pixel_count[13] ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.289      ;
; 149.516 ; video_out:out|pixel_count[13] ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.289      ;
; 149.519 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.286      ;
; 149.519 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.286      ;
; 149.525 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.280      ;
; 149.525 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.280      ;
; 149.525 ; video_out:out|pixel_count[8]  ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.280      ;
; 149.532 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.273      ;
; 149.535 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.270      ;
; 149.543 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.262      ;
; 149.543 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.262      ;
; 149.543 ; video_out:out|pixel_count[2]  ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.262      ;
; 149.553 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.252      ;
; 149.553 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.252      ;
; 149.556 ; video_out:out|pixel_count[10] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.249      ;
; 149.559 ; video_out:out|pixel_count[10] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.246      ;
; 149.575 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.230      ;
; 149.575 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.230      ;
; 149.575 ; video_out:out|pixel_count[9]  ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.230      ;
; 149.577 ; video_out:out|pixel_count[10] ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.228      ;
; 149.577 ; video_out:out|pixel_count[10] ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.228      ;
; 149.591 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.214      ;
; 149.594 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.211      ;
; 149.612 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.193      ;
; 149.612 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.193      ;
; 149.615 ; video_out:out|pixel_count[11] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.190      ;
; 149.618 ; video_out:out|pixel_count[11] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.187      ;
; 149.618 ; video_out:out|pixel_count[12] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.187      ;
; 149.621 ; video_out:out|pixel_count[12] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.184      ;
; 149.626 ; video_out:out|pixel_count[13] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.179      ;
; 149.626 ; video_out:out|pixel_count[13] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.179      ;
; 149.626 ; video_out:out|pixel_count[13] ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.179      ;
; 149.629 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.176      ;
; 149.629 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.176      ;
; 149.629 ; video_out:out|pixel_count[1]  ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.176      ;
; 149.636 ; video_out:out|pixel_count[11] ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.169      ;
; 149.636 ; video_out:out|pixel_count[11] ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.169      ;
; 149.639 ; video_out:out|pixel_count[12] ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.166      ;
; 149.639 ; video_out:out|pixel_count[12] ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.166      ;
; 149.663 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.142      ;
; 149.663 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.142      ;
; 149.663 ; video_out:out|pixel_count[5]  ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.142      ;
; 149.668 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.137      ;
; 149.671 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.134      ;
; 149.687 ; video_out:out|pixel_count[10] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.118      ;
; 149.687 ; video_out:out|pixel_count[10] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.118      ;
; 149.687 ; video_out:out|pixel_count[10] ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.118      ;
; 149.689 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.116      ;
; 149.689 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.116      ;
; 149.689 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.116      ;
; 149.692 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.113      ;
; 149.695 ; video_out:out|pixel_count[15] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.110      ;
; 149.698 ; video_out:out|pixel_count[15] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.107      ;
; 149.710 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.095      ;
; 149.710 ; video_out:out|pixel_count[6]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.095      ;
; 149.716 ; video_out:out|pixel_count[15] ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.089      ;
; 149.716 ; video_out:out|pixel_count[15] ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.089      ;
; 149.722 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.083      ;
; 149.722 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.083      ;
; 149.722 ; video_out:out|pixel_count[4]  ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.083      ;
; 149.736 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.059     ; 9.070      ;
; 149.739 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.059     ; 9.067      ;
; 149.746 ; video_out:out|pixel_count[11] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.059      ;
; 149.746 ; video_out:out|pixel_count[11] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.059      ;
; 149.746 ; video_out:out|pixel_count[11] ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.059      ;
; 149.749 ; video_out:out|pixel_count[12] ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.056      ;
; 149.749 ; video_out:out|pixel_count[12] ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.056      ;
; 149.749 ; video_out:out|pixel_count[12] ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.056      ;
; 149.757 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.059     ; 9.049      ;
; 149.757 ; video_out:out|pixel_count[0]  ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.059     ; 9.049      ;
; 149.784 ; video_out:out|pixel_count[14] ; video_out:out|video_out[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.021      ;
; 149.787 ; video_out:out|pixel_count[14] ; video_out:out|video_out[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.018      ;
; 149.799 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.006      ;
; 149.799 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.006      ;
; 149.799 ; video_out:out|pixel_count[7]  ; video_out:out|video_out[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.006      ;
; 149.805 ; video_out:out|pixel_count[14] ; video_out:out|video_out[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.000      ;
; 149.805 ; video_out:out|pixel_count[14] ; video_out:out|video_out[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 158.878      ; -0.060     ; 9.000      ;
+---------+-------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                  ; To Node                                                                                                                                                                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.115 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[3]                                              ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.450      ;
; 0.130 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[8]                                              ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_address_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.465      ;
; 0.132 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[24]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.463      ;
; 0.135 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[17]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.468      ;
; 0.135 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[28]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.468      ;
; 0.135 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[41]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.468      ;
; 0.136 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[37]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.469      ;
; 0.137 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[36]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.470      ;
; 0.137 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[30]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.470      ;
; 0.139 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[18]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.475      ;
; 0.141 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[9]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.472      ;
; 0.143 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[8]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.474      ;
; 0.143 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[40]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.476      ;
; 0.144 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[10]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.480      ;
; 0.147 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[7]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.478      ;
; 0.147 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[1]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.478      ;
; 0.148 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[4]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.479      ;
; 0.148 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[16]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.479      ;
; 0.148 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[38]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.483      ;
; 0.149 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[20]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.480      ;
; 0.149 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[44]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.484      ;
; 0.152 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[22]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.487      ;
; 0.153 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[0]                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.486      ;
; 0.153 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[33]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.484      ;
; 0.154 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[6]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a2~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.482      ;
; 0.154 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a0~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.482      ;
; 0.155 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[19]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.488      ;
; 0.156 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[25]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.491      ;
; 0.157 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[3]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a0~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.485      ;
; 0.160 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[11]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a2~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.487      ;
; 0.162 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a0~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.490      ;
; 0.163 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[34]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a2~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.500      ;
; 0.164 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a0~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.492      ;
; 0.164 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[4]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a0~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.492      ;
; 0.164 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[32]                                          ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_3sl1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.495      ;
; 0.169 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[10]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a2~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.497      ;
; 0.173 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST                                    ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                                                  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[11]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a1~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.506      ;
; 0.178 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[11]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a7~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.508      ;
; 0.179 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[11]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_e3h1:auto_generated|ram_block1a3~porta_address_reg0               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.511      ;
; 0.180 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_response_error_reg                                   ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_response_error_reg                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[0]                                              ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[0]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_reg                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_reg                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem_read_data_valid_reg                                         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem_read_data_valid_reg                                                                           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                   ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                         ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                                           ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[5]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|drop_packet_reg                                                                       ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|drop_packet_reg                                                                                                         ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_WAIT_PACKET                                                           ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_WAIT_PACKET                                                                                             ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_frame_valid_reg                                                            ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_frame_valid_reg                                                                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_response_valid_reg                                                              ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_response_valid_reg                                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|arp_request_valid_reg                                                                 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|arp_request_valid_reg                                                                                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_ARP_QUERY                                                             ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_ARP_QUERY                                                                                               ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_IDLE                                                                  ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_IDLE                                                                                                    ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|clear_cache_reg                                            ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|clear_cache_reg                                                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[4]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[4]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[1]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[1]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[0]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[0]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[2]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[2]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[6]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[6]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[3]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[3]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[7]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[7]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[5]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[5]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[5]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[5]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[7]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[7]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[0]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[0]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[6]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[6]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[4]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[4]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[2]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[2]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[1]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[1]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[3]                                        ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[3]                                                                          ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|temp_m_ip_payload_axis_tvalid_reg                            ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|temp_m_ip_payload_axis_tvalid_reg                                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                            ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tvalid_reg                                                                                                   ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tvalid_reg                                                                                                                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|temp_m_eth_payload_axis_tvalid_reg                                                                                              ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|temp_m_eth_payload_axis_tvalid_reg                                                                                                                                ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                                            ; ethernet:eth0|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                                                                              ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                        ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[9]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[9]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[7]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[7]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[5]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[5]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[0]                                               ; ethernet:eth0|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[0]                                                                                 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|temp_m_axis_tvalid_reg                                                                                                          ; ethernet:eth0|eth_axis_tx:eth_axis_tx_inst|temp_m_axis_tvalid_reg                                                                                                                                            ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                                        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.139 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.227      ; 0.470      ;
; 0.141 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.238      ; 0.483      ;
; 0.152 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.227      ; 0.483      ;
; 0.154 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.222      ; 0.480      ;
; 0.158 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[6]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.225      ; 0.487      ;
; 0.162 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[6]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.238      ; 0.504      ;
; 0.162 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[6]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.211      ; 0.477      ;
; 0.166 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.225      ; 0.495      ;
; 0.166 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[7]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.223      ; 0.493      ;
; 0.171 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[2]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.222      ; 0.497      ;
; 0.172 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[6]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.232      ; 0.508      ;
; 0.182 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                        ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                            ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.189 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[1]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[12]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[3]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.315      ;
; 0.193 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[0]                                                                       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.317      ;
; 0.195 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.318      ;
; 0.196 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.320      ;
; 0.198 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.322      ;
; 0.203 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.327      ;
; 0.206 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.330      ;
; 0.207 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.331      ;
; 0.208 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.332      ;
; 0.250 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.373      ;
; 0.254 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.377      ;
; 0.260 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.223      ; 0.587      ;
; 0.261 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.241      ; 0.606      ;
; 0.263 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.388      ;
; 0.265 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.389      ;
; 0.266 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.390      ;
; 0.268 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.391      ;
; 0.269 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.393      ;
; 0.270 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.393      ;
; 0.270 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[6]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[6]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.394      ;
; 0.270 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.394      ;
; 0.271 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.394      ;
; 0.272 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.254      ; 0.630      ;
; 0.273 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                      ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.397      ;
; 0.276 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.241      ; 0.621      ;
; 0.276 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.222      ; 0.602      ;
; 0.276 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.400      ;
; 0.278 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.241      ; 0.623      ;
; 0.279 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[10]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.230      ; 0.613      ;
; 0.281 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.208      ; 0.593      ;
; 0.281 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[4]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.404      ;
; 0.284 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                    ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.408      ;
; 0.286 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]               ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_datain_reg0  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.254      ; 0.644      ;
; 0.288 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[4]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.238      ; 0.630      ;
; 0.288 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[9]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.236      ; 0.628      ;
; 0.288 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.412      ;
; 0.290 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.238      ; 0.632      ;
; 0.290 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[3]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.225      ; 0.619      ;
; 0.290 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[8]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.232      ; 0.626      ;
; 0.290 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.414      ;
; 0.291 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.415      ;
; 0.292 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[7]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.039      ; 0.415      ;
; 0.294 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.229      ; 0.627      ;
; 0.294 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[5]                                                 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[5]                                                            ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.418      ;
; 0.295 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[3]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.238      ; 0.637      ;
; 0.295 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.419      ;
; 0.297 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[30]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.421      ;
; 0.297 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[15]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.421      ;
; 0.299 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.225      ; 0.628      ;
; 0.300 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[1]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.235      ; 0.639      ;
; 0.300 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.424      ;
; 0.303 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                     ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.428      ;
; 0.307 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[0]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a4~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.238      ; 0.649      ;
; 0.307 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[11]                                                          ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.223      ; 0.634      ;
; 0.308 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_addr_reg[5]                                                           ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.208      ; 0.620      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.189 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[8] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[7] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[4] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[5] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[9] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.262 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[6] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[3] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; video_out:out|pixel_count[15]                                                                                                                     ; video_out:out|pixel_count[15]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.265 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.389      ;
; 0.287 ; video_out:out|line_count[13]                                                                                                                      ; video_out:out|line_count[13]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.411      ;
; 0.287 ; video_out:out|line_count[15]                                                                                                                      ; video_out:out|line_count[15]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.411      ;
; 0.288 ; video_out:out|line_count[11]                                                                                                                      ; video_out:out|line_count[11]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.412      ;
; 0.288 ; video_out:out|line_count[5]                                                                                                                       ; video_out:out|line_count[5]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.412      ;
; 0.288 ; video_out:out|line_count[1]                                                                                                                       ; video_out:out|line_count[1]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.412      ;
; 0.289 ; video_out:out|line_count[9]                                                                                                                       ; video_out:out|line_count[9]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.413      ;
; 0.289 ; video_out:out|line_count[14]                                                                                                                      ; video_out:out|line_count[14]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.413      ;
; 0.289 ; video_out:out|line_count[7]                                                                                                                       ; video_out:out|line_count[7]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.413      ;
; 0.289 ; video_out:out|line_count[6]                                                                                                                       ; video_out:out|line_count[6]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.413      ;
; 0.290 ; video_out:out|line_count[10]                                                                                                                      ; video_out:out|line_count[10]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; video_out:out|line_count[12]                                                                                                                      ; video_out:out|line_count[12]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; video_out:out|line_count[4]                                                                                                                       ; video_out:out|line_count[4]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; video_out:out|line_count[2]                                                                                                                       ; video_out:out|line_count[2]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.414      ;
; 0.301 ; video_out:out|pixel_count[13]                                                                                                                     ; video_out:out|pixel_count[13]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; video_out:out|pixel_count[8]                                                                                                                      ; video_out:out|pixel_count[8]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; video_out:out|pixel_count[3]                                                                                                                      ; video_out:out|pixel_count[3]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; video_out:out|pixel_count[2]                                                                                                                      ; video_out:out|pixel_count[2]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; video_out:out|pixel_count[9]                                                                                                                      ; video_out:out|pixel_count[9]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.304 ; video_out:out|pixel_count[6]                                                                                                                      ; video_out:out|pixel_count[6]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.429      ;
; 0.306 ; video_out:out|pixel_count[4]                                                                                                                      ; video_out:out|pixel_count[4]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; video_out:out|pixel_count[7]                                                                                                                      ; video_out:out|pixel_count[7]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; video_out:out|pixel_count[5]                                                                                                                      ; video_out:out|pixel_count[5]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.431      ;
; 0.363 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ; video_out:out|video_out[6]                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.487      ;
; 0.364 ; video_out:out|pixel_count[14]                                                                                                                     ; video_out:out|pixel_count[14]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.489      ;
; 0.364 ; video_out:out|pixel_count[12]                                                                                                                     ; video_out:out|pixel_count[12]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.489      ;
; 0.364 ; video_out:out|pixel_count[10]                                                                                                                     ; video_out:out|pixel_count[10]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.489      ;
; 0.366 ; video_out:out|pixel_count[11]                                                                                                                     ; video_out:out|pixel_count[11]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.491      ;
; 0.369 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ; video_out:out|video_out[2]                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.493      ;
; 0.373 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ; video_out:out|video_out[1]                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.497      ;
; 0.375 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ; video_out:out|video_out[5]                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.499      ;
; 0.382 ; video_out:out|pixel_count[0]                                                                                                                      ; video_out:out|pixel_count[0]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.507      ;
; 0.393 ; video_out:out|even_field.0                                                                                                                        ; video_out:out|even_field.0                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.517      ;
; 0.436 ; video_out:out|line_count[13]                                                                                                                      ; video_out:out|line_count[14]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.560      ;
; 0.437 ; video_out:out|line_count[5]                                                                                                                       ; video_out:out|line_count[6]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.561      ;
; 0.437 ; video_out:out|line_count[11]                                                                                                                      ; video_out:out|line_count[12]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.561      ;
; 0.437 ; video_out:out|line_count[3]                                                                                                                       ; video_out:out|line_count[4]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.561      ;
; 0.437 ; video_out:out|line_count[1]                                                                                                                       ; video_out:out|line_count[2]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.561      ;
; 0.438 ; video_out:out|line_count[9]                                                                                                                       ; video_out:out|line_count[10]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.562      ;
; 0.447 ; video_out:out|line_count[14]                                                                                                                      ; video_out:out|line_count[15]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.571      ;
; 0.447 ; video_out:out|line_count[0]                                                                                                                       ; video_out:out|line_count[1]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.571      ;
; 0.447 ; video_out:out|line_count[6]                                                                                                                       ; video_out:out|line_count[7]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.571      ;
; 0.448 ; video_out:out|line_count[12]                                                                                                                      ; video_out:out|line_count[13]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.572      ;
; 0.448 ; video_out:out|line_count[10]                                                                                                                      ; video_out:out|line_count[11]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.572      ;
; 0.448 ; video_out:out|line_count[4]                                                                                                                       ; video_out:out|line_count[5]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.572      ;
; 0.450 ; video_out:out|pixel_count[2]                                                                                                                      ; video_out:out|pixel_count[3]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; video_out:out|pixel_count[8]                                                                                                                      ; video_out:out|pixel_count[9]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; video_out:out|line_count[0]                                                                                                                       ; video_out:out|line_count[2]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.574      ;
; 0.451 ; video_out:out|line_count[12]                                                                                                                      ; video_out:out|line_count[14]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; video_out:out|line_count[4]                                                                                                                       ; video_out:out|line_count[6]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; video_out:out|line_count[10]                                                                                                                      ; video_out:out|line_count[12]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; video_out:out|line_count[2]                                                                                                                       ; video_out:out|line_count[4]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.575      ;
; 0.453 ; video_out:out|pixel_count[6]                                                                                                                      ; video_out:out|pixel_count[7]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.578      ;
; 0.455 ; video_out:out|pixel_count[4]                                                                                                                      ; video_out:out|pixel_count[5]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.580      ;
; 0.459 ; video_out:out|pixel_count[3]                                                                                                                      ; video_out:out|pixel_count[4]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; video_out:out|pixel_count[13]                                                                                                                     ; video_out:out|pixel_count[14]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; video_out:out|pixel_count[9]                                                                                                                      ; video_out:out|pixel_count[10]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.585      ;
; 0.462 ; video_out:out|pixel_count[13]                                                                                                                     ; video_out:out|pixel_count[15]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; video_out:out|pixel_count[3]                                                                                                                      ; video_out:out|pixel_count[5]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.587      ;
; 0.463 ; video_out:out|pixel_count[9]                                                                                                                      ; video_out:out|pixel_count[11]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.588      ;
; 0.464 ; video_out:out|pixel_count[7]                                                                                                                      ; video_out:out|pixel_count[8]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.589      ;
; 0.464 ; video_out:out|pixel_count[5]                                                                                                                      ; video_out:out|pixel_count[6]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.589      ;
; 0.467 ; video_out:out|pixel_count[7]                                                                                                                      ; video_out:out|pixel_count[9]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.592      ;
; 0.467 ; video_out:out|pixel_count[5]                                                                                                                      ; video_out:out|pixel_count[7]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.592      ;
; 0.484 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ; video_out:out|video_out[4]                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.608      ;
; 0.486 ; video_out_fifo:video_output_buffer|dcfifo:dcfifo_component|dcfifo_4cg1:auto_generated|alt_synch_pipe_pal:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ; video_out:out|video_out[3]                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.610      ;
; 0.499 ; video_out:out|line_count[13]                                                                                                                      ; video_out:out|line_count[15]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.623      ;
; 0.500 ; video_out:out|line_count[5]                                                                                                                       ; video_out:out|line_count[7]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.624      ;
; 0.500 ; video_out:out|line_count[11]                                                                                                                      ; video_out:out|line_count[13]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.624      ;
; 0.500 ; video_out:out|line_count[3]                                                                                                                       ; video_out:out|line_count[5]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.624      ;
; 0.501 ; video_out:out|line_count[7]                                                                                                                       ; video_out:out|line_count[9]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.625      ;
; 0.501 ; video_out:out|line_count[9]                                                                                                                       ; video_out:out|line_count[11]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.625      ;
; 0.503 ; video_out:out|line_count[11]                                                                                                                      ; video_out:out|line_count[14]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.627      ;
; 0.503 ; video_out:out|line_count[3]                                                                                                                       ; video_out:out|line_count[6]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.627      ;
; 0.503 ; video_out:out|line_count[1]                                                                                                                       ; video_out:out|line_count[4]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.627      ;
; 0.504 ; video_out:out|line_count[7]                                                                                                                       ; video_out:out|line_count[10]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.628      ;
; 0.504 ; video_out:out|line_count[9]                                                                                                                       ; video_out:out|line_count[12]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.628      ;
; 0.513 ; video_out:out|pixel_count[12]                                                                                                                     ; video_out:out|pixel_count[13]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; video_out:out|pixel_count[2]                                                                                                                      ; video_out:out|pixel_count[4]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; video_out:out|pixel_count[8]                                                                                                                      ; video_out:out|pixel_count[10]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; video_out:out|pixel_count[14]                                                                                                                     ; video_out:out|pixel_count[15]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; video_out:out|pixel_count[10]                                                                                                                     ; video_out:out|pixel_count[11]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; video_out:out|line_count[6]                                                                                                                       ; video_out:out|line_count[9]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.637      ;
; 0.514 ; video_out:out|line_count[12]                                                                                                                      ; video_out:out|line_count[15]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.638      ;
; 0.514 ; video_out:out|line_count[4]                                                                                                                       ; video_out:out|line_count[7]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.638      ;
; 0.514 ; video_out:out|line_count[10]                                                                                                                      ; video_out:out|line_count[13]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.638      ;
; 0.514 ; video_out:out|line_count[2]                                                                                                                       ; video_out:out|line_count[5]                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.638      ;
; 0.516 ; video_out:out|pixel_count[2]                                                                                                                      ; video_out:out|pixel_count[5]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.641      ;
; 0.516 ; video_out:out|pixel_count[8]                                                                                                                      ; video_out:out|pixel_count[11]                                                                                                                     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.641      ;
; 0.516 ; video_out:out|pixel_count[6]                                                                                                                      ; video_out:out|pixel_count[8]                                                                                                                      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.641      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.133 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.222     ; 0.838      ;
; -1.133 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.222     ; 0.838      ;
; -1.133 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.222     ; 0.838      ;
; 6.705  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 1.228      ;
; 6.705  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 1.228      ;
; 6.705  ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 1.228      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.109 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 0.838      ;
; 0.109 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 0.838      ;
; 0.109 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 1.000        ; -0.040     ; 0.838      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.662 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.786      ;
; 0.662 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.786      ;
; 0.662 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.786      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.007 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.150      ;
; 1.007 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.150      ;
; 1.007 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.150      ;
; 1.473 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.881     ; 0.786      ;
; 1.473 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.881     ; 0.786      ;
; 1.473 ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet:eth0|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg ; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.881     ; 0.786      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                             ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; -4.795   ; 0.115 ; -2.928   ; 0.662   ; -3.000              ;
;  CLOCK_50                                         ; N/A      ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  ENET0_RX_CLK                                     ; -4.795   ; 0.139 ; -0.830   ; 0.662   ; -3.000              ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; 139.727  ; 0.189 ; N/A      ; N/A     ; 79.148              ;
;  pll2|altpll_component|auto_generated|pll1|clk[0] ; -2.432   ; 0.115 ; -2.928   ; 1.007   ; 3.687               ;
; Design-wide TNS                                   ; -686.406 ; 0.0   ; -11.274  ; 0.0     ; -345.37             ;
;  CLOCK_50                                         ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ENET0_RX_CLK                                     ; -649.017 ; 0.000 ; -2.490   ; 0.000   ; -345.370            ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll2|altpll_component|auto_generated|pll1|clk[0] ; -37.389  ; 0.000 ; -8.784   ; 0.000   ; 0.000               ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; ENET0_RX_CLK                                     ; ENET0_RX_CLK                                     ; 12480    ; 5        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK                                     ; 16       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 2200518  ; 0        ; 0        ; 0        ;
; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 16       ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 94283    ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; ENET0_RX_CLK                                     ; ENET0_RX_CLK                                     ; 12480    ; 5        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; ENET0_RX_CLK                                     ; 16       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 2200518  ; 0        ; 0        ; 0        ;
; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 16       ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 94283    ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                              ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; ENET0_RX_CLK                                     ; ENET0_RX_CLK                                     ; 3        ; 0        ; 0        ; 0        ;
; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                               ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; ENET0_RX_CLK                                     ; ENET0_RX_CLK                                     ; 3        ; 0        ; 0        ; 0        ;
; ENET0_RX_CLK                                     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 243   ; 243  ;
; Unconstrained Output Ports      ; 31    ; 31   ;
; Unconstrained Output Port Paths ; 31    ; 31   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; CLOCK_50                                         ; CLOCK_50                                         ; Base      ; Constrained ;
; ENET0_RX_CLK                                     ; ENET0_RX_CLK                                     ; Base      ; Constrained ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; ENET0_RX_DATA[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DATA[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DATA[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DATA[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DV      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; ENET0_TX_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_EN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_SYNC_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; ENET0_RX_DATA[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DATA[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DATA[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DATA[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_RX_DV      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; ENET0_TX_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_TX_EN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_SYNC_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Aug 19 20:40:06 2020
Info: Command: quartus_sta datatape -c datatape
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_4cg1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_b09:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_a09:dffpipe13|dffe14a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1297): *rdptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /opt/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332174): Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp|dffpipe_b09:dffpipe16|dffe17a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /opt/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID File: /opt/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
    Info (332050): read_sdc File: /opt/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID File: /opt/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332174): Ignored filter at qsta_default_script.tcl(1297): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /opt/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID File: /opt/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
    Info (332050): read_sdc File: /opt/intelFPGA/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Critical Warning (332012): Synopsys Design Constraints File file not found: 'datatape.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 850 -multiply_by 107 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[0]} {pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {pll2|altpll_component|auto_generated|pll1|clk[0]} {pll2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ENET0_RX_CLK ENET0_RX_CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.795
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.795            -649.017 ENET0_RX_CLK 
    Info (332119):    -2.432             -37.389 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   139.727               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.317
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.317               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.339               0.000 ENET0_RX_CLK 
    Info (332119):     0.430               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.928
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.928              -8.784 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.830              -2.490 ENET0_RX_CLK 
Info (332146): Worst-case removal slack is 1.370
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.370               0.000 ENET0_RX_CLK 
    Info (332119):     2.031               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -345.370 ENET0_RX_CLK 
    Info (332119):     3.699               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.813               0.000 CLOCK_50 
    Info (332119):    79.148               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.227
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.227            -570.714 ENET0_RX_CLK 
    Info (332119):    -2.051             -31.421 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   141.413               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.325
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.325               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.347               0.000 ENET0_RX_CLK 
    Info (332119):     0.397               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.496
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.496              -7.488 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.653              -1.959 ENET0_RX_CLK 
Info (332146): Worst-case removal slack is 1.238
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.238               0.000 ENET0_RX_CLK 
    Info (332119):     1.827               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -344.710 ENET0_RX_CLK 
    Info (332119):     3.687               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.791               0.000 CLOCK_50 
    Info (332119):    79.149               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.880
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.880            -209.692 ENET0_RX_CLK 
    Info (332119):    -0.891             -13.490 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   149.355               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.115
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.115               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.139               0.000 ENET0_RX_CLK 
    Info (332119):     0.189               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.133
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.133              -3.399 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.109               0.000 ENET0_RX_CLK 
Info (332146): Worst-case removal slack is 0.662
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.662               0.000 ENET0_RX_CLK 
    Info (332119):     1.007               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -268.090 ENET0_RX_CLK 
    Info (332119):     3.759               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):    79.219               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 732 megabytes
    Info: Processing ended: Wed Aug 19 20:40:09 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


