 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 5
Design : mips_processor
Version: M-2016.12-SP4
Date   : Sun Nov 17 14:47:03 2019
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: tt1p05v125c   Library: saed32rvt_tt1p05v125c
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays =  6.04%

Information: Percent of CCS-based delays =  5.75%

  Startpoint: datapath/IR/Q_reg_11_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: datapath/Registers/mem_reg_19__16_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  datapath/IR/Q_reg_11_/CLK (DFFX1_RVT)                   0.00       0.08 r
  datapath/IR/Q_reg_11_/Q (DFFX1_RVT)                     0.13       0.21 r
  datapath/IR/Q[11] (register_width32_5)                  0.00       0.21 r
  datapath/U46/Y (AO22X1_RVT)                             0.06 *     0.27 r
  datapath/Registers/wrAddr[0] (reg_file)                 0.00       0.27 r
  datapath/Registers/U3125/Y (AND3X1_RVT)                 0.07 *     0.35 r
  datapath/Registers/U2593/Y (NAND2X1_RVT)                0.15 *     0.50 f
  datapath/Registers/U405/Y (NBUFFX4_RVT)                -0.28 *     0.22 f
  datapath/Registers/U2576/Y (AO22X1_RVT)                 0.03 *     0.25 f
  datapath/Registers/mem_reg_19__16_/D (DFFX1_RVT)        0.00 *     0.25 f
  data arrival time                                                  0.25

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.19       0.19
  datapath/Registers/mem_reg_19__16_/CLK (DFFX1_RVT)      0.00       0.19 r
  library hold time                                       0.00       0.19
  data required time                                                 0.19
  --------------------------------------------------------------------------
  data required time                                                 0.19
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: datapath/IR/Q_reg_11_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: datapath/Registers/mem_reg_19__3_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  datapath/IR/Q_reg_11_/CLK (DFFX1_RVT)                   0.00       0.08 r
  datapath/IR/Q_reg_11_/Q (DFFX1_RVT)                     0.13       0.21 r
  datapath/IR/Q[11] (register_width32_5)                  0.00       0.21 r
  datapath/U46/Y (AO22X1_RVT)                             0.06 *     0.27 r
  datapath/Registers/wrAddr[0] (reg_file)                 0.00       0.27 r
  datapath/Registers/U3125/Y (AND3X1_RVT)                 0.07 *     0.35 r
  datapath/Registers/U2593/Y (NAND2X1_RVT)                0.15 *     0.50 f
  datapath/Registers/U405/Y (NBUFFX4_RVT)                -0.28 *     0.22 f
  datapath/Registers/U2589/Y (AO22X1_RVT)                 0.03 *     0.25 f
  datapath/Registers/mem_reg_19__3_/D (DFFX1_RVT)         0.00 *     0.25 f
  data arrival time                                                  0.25

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.18       0.18
  datapath/Registers/mem_reg_19__3_/CLK (DFFX1_RVT)       0.00       0.18 r
  library hold time                                       0.00       0.19
  data required time                                                 0.19
  --------------------------------------------------------------------------
  data required time                                                 0.19
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: datapath/IR/Q_reg_11_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: datapath/Registers/mem_reg_19__2_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  datapath/IR/Q_reg_11_/CLK (DFFX1_RVT)                   0.00       0.08 r
  datapath/IR/Q_reg_11_/Q (DFFX1_RVT)                     0.13       0.21 r
  datapath/IR/Q[11] (register_width32_5)                  0.00       0.21 r
  datapath/U46/Y (AO22X1_RVT)                             0.06 *     0.27 r
  datapath/Registers/wrAddr[0] (reg_file)                 0.00       0.27 r
  datapath/Registers/U3125/Y (AND3X1_RVT)                 0.07 *     0.35 r
  datapath/Registers/U2593/Y (NAND2X1_RVT)                0.15 *     0.50 f
  datapath/Registers/U405/Y (NBUFFX4_RVT)                -0.28 *     0.22 f
  datapath/Registers/U2590/Y (AO22X1_RVT)                 0.03 *     0.25 f
  datapath/Registers/mem_reg_19__2_/D (DFFX1_RVT)         0.00 *     0.25 f
  data arrival time                                                  0.25

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.18       0.18
  datapath/Registers/mem_reg_19__2_/CLK (DFFX1_RVT)       0.00       0.18 r
  library hold time                                       0.00       0.19
  data required time                                                 0.19
  --------------------------------------------------------------------------
  data required time                                                 0.19
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: datapath/IR/Q_reg_11_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: datapath/Registers/mem_reg_19__1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  datapath/IR/Q_reg_11_/CLK (DFFX1_RVT)                   0.00       0.08 r
  datapath/IR/Q_reg_11_/Q (DFFX1_RVT)                     0.13       0.21 r
  datapath/IR/Q[11] (register_width32_5)                  0.00       0.21 r
  datapath/U46/Y (AO22X1_RVT)                             0.06 *     0.27 r
  datapath/Registers/wrAddr[0] (reg_file)                 0.00       0.27 r
  datapath/Registers/U3125/Y (AND3X1_RVT)                 0.07 *     0.35 r
  datapath/Registers/U2593/Y (NAND2X1_RVT)                0.15 *     0.50 f
  datapath/Registers/U405/Y (NBUFFX4_RVT)                -0.28 *     0.22 f
  datapath/Registers/U2591/Y (AO22X1_RVT)                 0.03 *     0.25 f
  datapath/Registers/mem_reg_19__1_/D (DFFX1_RVT)         0.00 *     0.25 f
  data arrival time                                                  0.25

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.18       0.18
  datapath/Registers/mem_reg_19__1_/CLK (DFFX1_RVT)       0.00       0.18 r
  library hold time                                       0.00       0.19
  data required time                                                 0.19
  --------------------------------------------------------------------------
  data required time                                                 0.19
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: datapath/IR/Q_reg_11_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: datapath/Registers/mem_reg_19__5_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  datapath/IR/Q_reg_11_/CLK (DFFX1_RVT)                   0.00       0.08 r
  datapath/IR/Q_reg_11_/Q (DFFX1_RVT)                     0.13       0.21 r
  datapath/IR/Q[11] (register_width32_5)                  0.00       0.21 r
  datapath/U46/Y (AO22X1_RVT)                             0.06 *     0.27 r
  datapath/Registers/wrAddr[0] (reg_file)                 0.00       0.27 r
  datapath/Registers/U3125/Y (AND3X1_RVT)                 0.07 *     0.35 r
  datapath/Registers/U2593/Y (NAND2X1_RVT)                0.15 *     0.50 f
  datapath/Registers/U405/Y (NBUFFX4_RVT)                -0.28 *     0.22 f
  datapath/Registers/U2587/Y (AO22X1_RVT)                 0.03 *     0.25 f
  datapath/Registers/mem_reg_19__5_/D (DFFX1_RVT)         0.00 *     0.25 f
  data arrival time                                                  0.25

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.18       0.18
  datapath/Registers/mem_reg_19__5_/CLK (DFFX1_RVT)       0.00       0.18 r
  library hold time                                       0.00       0.19
  data required time                                                 0.19
  --------------------------------------------------------------------------
  data required time                                                 0.19
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


1
