#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24baeb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x24bb040 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x24d0000 .functor NOT 1, L_0x2501a00, C4<0>, C4<0>, C4<0>;
L_0x2501790 .functor XOR 1, L_0x2501630, L_0x25016f0, C4<0>, C4<0>;
L_0x25018f0 .functor XOR 1, L_0x2501790, L_0x2501850, C4<0>, C4<0>;
v0x24f9800_0 .net *"_ivl_10", 0 0, L_0x2501850;  1 drivers
v0x24f9900_0 .net *"_ivl_12", 0 0, L_0x25018f0;  1 drivers
v0x24f99e0_0 .net *"_ivl_2", 0 0, L_0x24fc490;  1 drivers
v0x24f9aa0_0 .net *"_ivl_4", 0 0, L_0x2501630;  1 drivers
v0x24f9b80_0 .net *"_ivl_6", 0 0, L_0x25016f0;  1 drivers
v0x24f9cb0_0 .net *"_ivl_8", 0 0, L_0x2501790;  1 drivers
v0x24f9d90_0 .net "a", 0 0, v0x24f4570_0;  1 drivers
v0x24f9e30_0 .net "b", 0 0, v0x24f4610_0;  1 drivers
v0x24f9ed0_0 .net "c", 0 0, v0x24f46b0_0;  1 drivers
v0x24f9f70_0 .var "clk", 0 0;
v0x24fa010_0 .net "d", 0 0, v0x24f4820_0;  1 drivers
v0x24fa0b0_0 .net "out_dut", 0 0, L_0x25014d0;  1 drivers
v0x24fa150_0 .net "out_ref", 0 0, L_0x24fb010;  1 drivers
v0x24fa1f0_0 .var/2u "stats1", 159 0;
v0x24fa290_0 .var/2u "strobe", 0 0;
v0x24fa330_0 .net "tb_match", 0 0, L_0x2501a00;  1 drivers
v0x24fa3f0_0 .net "tb_mismatch", 0 0, L_0x24d0000;  1 drivers
v0x24fa4b0_0 .net "wavedrom_enable", 0 0, v0x24f4910_0;  1 drivers
v0x24fa550_0 .net "wavedrom_title", 511 0, v0x24f49b0_0;  1 drivers
L_0x24fc490 .concat [ 1 0 0 0], L_0x24fb010;
L_0x2501630 .concat [ 1 0 0 0], L_0x24fb010;
L_0x25016f0 .concat [ 1 0 0 0], L_0x25014d0;
L_0x2501850 .concat [ 1 0 0 0], L_0x24fb010;
L_0x2501a00 .cmp/eeq 1, L_0x24fc490, L_0x25018f0;
S_0x24bb1d0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x24bb040;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x24bb950 .functor NOT 1, v0x24f46b0_0, C4<0>, C4<0>, C4<0>;
L_0x24d08c0 .functor NOT 1, v0x24f4610_0, C4<0>, C4<0>, C4<0>;
L_0x24fa760 .functor AND 1, L_0x24bb950, L_0x24d08c0, C4<1>, C4<1>;
L_0x24fa800 .functor NOT 1, v0x24f4820_0, C4<0>, C4<0>, C4<0>;
L_0x24fa930 .functor NOT 1, v0x24f4570_0, C4<0>, C4<0>, C4<0>;
L_0x24faa30 .functor AND 1, L_0x24fa800, L_0x24fa930, C4<1>, C4<1>;
L_0x24fab10 .functor OR 1, L_0x24fa760, L_0x24faa30, C4<0>, C4<0>;
L_0x24fabd0 .functor AND 1, v0x24f4570_0, v0x24f46b0_0, C4<1>, C4<1>;
L_0x24fac90 .functor AND 1, L_0x24fabd0, v0x24f4820_0, C4<1>, C4<1>;
L_0x24fad50 .functor OR 1, L_0x24fab10, L_0x24fac90, C4<0>, C4<0>;
L_0x24faec0 .functor AND 1, v0x24f4610_0, v0x24f46b0_0, C4<1>, C4<1>;
L_0x24faf30 .functor AND 1, L_0x24faec0, v0x24f4820_0, C4<1>, C4<1>;
L_0x24fb010 .functor OR 1, L_0x24fad50, L_0x24faf30, C4<0>, C4<0>;
v0x24d0270_0 .net *"_ivl_0", 0 0, L_0x24bb950;  1 drivers
v0x24d0310_0 .net *"_ivl_10", 0 0, L_0x24faa30;  1 drivers
v0x24f2d60_0 .net *"_ivl_12", 0 0, L_0x24fab10;  1 drivers
v0x24f2e20_0 .net *"_ivl_14", 0 0, L_0x24fabd0;  1 drivers
v0x24f2f00_0 .net *"_ivl_16", 0 0, L_0x24fac90;  1 drivers
v0x24f3030_0 .net *"_ivl_18", 0 0, L_0x24fad50;  1 drivers
v0x24f3110_0 .net *"_ivl_2", 0 0, L_0x24d08c0;  1 drivers
v0x24f31f0_0 .net *"_ivl_20", 0 0, L_0x24faec0;  1 drivers
v0x24f32d0_0 .net *"_ivl_22", 0 0, L_0x24faf30;  1 drivers
v0x24f33b0_0 .net *"_ivl_4", 0 0, L_0x24fa760;  1 drivers
v0x24f3490_0 .net *"_ivl_6", 0 0, L_0x24fa800;  1 drivers
v0x24f3570_0 .net *"_ivl_8", 0 0, L_0x24fa930;  1 drivers
v0x24f3650_0 .net "a", 0 0, v0x24f4570_0;  alias, 1 drivers
v0x24f3710_0 .net "b", 0 0, v0x24f4610_0;  alias, 1 drivers
v0x24f37d0_0 .net "c", 0 0, v0x24f46b0_0;  alias, 1 drivers
v0x24f3890_0 .net "d", 0 0, v0x24f4820_0;  alias, 1 drivers
v0x24f3950_0 .net "out", 0 0, L_0x24fb010;  alias, 1 drivers
S_0x24f3ab0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x24bb040;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x24f4570_0 .var "a", 0 0;
v0x24f4610_0 .var "b", 0 0;
v0x24f46b0_0 .var "c", 0 0;
v0x24f4780_0 .net "clk", 0 0, v0x24f9f70_0;  1 drivers
v0x24f4820_0 .var "d", 0 0;
v0x24f4910_0 .var "wavedrom_enable", 0 0;
v0x24f49b0_0 .var "wavedrom_title", 511 0;
S_0x24f3d50 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x24f3ab0;
 .timescale -12 -12;
v0x24f3fb0_0 .var/2s "count", 31 0;
E_0x24b5e00/0 .event negedge, v0x24f4780_0;
E_0x24b5e00/1 .event posedge, v0x24f4780_0;
E_0x24b5e00 .event/or E_0x24b5e00/0, E_0x24b5e00/1;
E_0x24b6050 .event negedge, v0x24f4780_0;
E_0x249e9f0 .event posedge, v0x24f4780_0;
S_0x24f40b0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x24f3ab0;
 .timescale -12 -12;
v0x24f42b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x24f4390 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x24f3ab0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24f4b10 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x24bb040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x24fb170 .functor NOT 1, v0x24f4570_0, C4<0>, C4<0>, C4<0>;
L_0x24fb1e0 .functor NOT 1, v0x24f4610_0, C4<0>, C4<0>, C4<0>;
L_0x24fb270 .functor AND 1, L_0x24fb170, L_0x24fb1e0, C4<1>, C4<1>;
L_0x24fb380 .functor NOT 1, v0x24f46b0_0, C4<0>, C4<0>, C4<0>;
L_0x24fb420 .functor AND 1, L_0x24fb270, L_0x24fb380, C4<1>, C4<1>;
L_0x24fb530 .functor NOT 1, v0x24f4820_0, C4<0>, C4<0>, C4<0>;
L_0x24fb5e0 .functor AND 1, L_0x24fb420, L_0x24fb530, C4<1>, C4<1>;
L_0x24fb6f0 .functor NOT 1, v0x24f4570_0, C4<0>, C4<0>, C4<0>;
L_0x24fb7b0 .functor AND 1, L_0x24fb6f0, v0x24f4610_0, C4<1>, C4<1>;
L_0x24fb870 .functor NOT 1, v0x24f46b0_0, C4<0>, C4<0>, C4<0>;
L_0x24fba50 .functor AND 1, L_0x24fb7b0, L_0x24fb870, C4<1>, C4<1>;
L_0x24fbb10 .functor NOT 1, v0x24f4820_0, C4<0>, C4<0>, C4<0>;
L_0x24fbd00 .functor AND 1, L_0x24fba50, L_0x24fbb10, C4<1>, C4<1>;
L_0x24fbe10 .functor OR 1, L_0x24fb5e0, L_0x24fbd00, C4<0>, C4<0>;
L_0x24fbc90 .functor NOT 1, v0x24f4570_0, C4<0>, C4<0>, C4<0>;
L_0x24fc0b0 .functor NOT 1, v0x24f4610_0, C4<0>, C4<0>, C4<0>;
L_0x24fc2c0 .functor AND 1, L_0x24fbc90, L_0x24fc0b0, C4<1>, C4<1>;
L_0x24fc3d0 .functor AND 1, L_0x24fc2c0, v0x24f46b0_0, C4<1>, C4<1>;
L_0x24fc530 .functor NOT 1, v0x24f4820_0, C4<0>, C4<0>, C4<0>;
L_0x24fc5a0 .functor AND 1, L_0x24fc3d0, L_0x24fc530, C4<1>, C4<1>;
L_0x24fc760 .functor OR 1, L_0x24fbe10, L_0x24fc5a0, C4<0>, C4<0>;
L_0x24fc870 .functor NOT 1, v0x24f4570_0, C4<0>, C4<0>, C4<0>;
L_0x24fc9a0 .functor NOT 1, v0x24f4610_0, C4<0>, C4<0>, C4<0>;
L_0x24fca10 .functor AND 1, L_0x24fc870, L_0x24fc9a0, C4<1>, C4<1>;
L_0x24fcbf0 .functor NOT 1, v0x24f46b0_0, C4<0>, C4<0>, C4<0>;
L_0x24fcc60 .functor AND 1, L_0x24fca10, L_0x24fcbf0, C4<1>, C4<1>;
L_0x24fce50 .functor AND 1, L_0x24fcc60, v0x24f4820_0, C4<1>, C4<1>;
L_0x24fcf10 .functor OR 1, L_0x24fc760, L_0x24fce50, C4<0>, C4<0>;
L_0x24fd110 .functor NOT 1, v0x24f4570_0, C4<0>, C4<0>, C4<0>;
L_0x24fd180 .functor AND 1, L_0x24fd110, v0x24f4610_0, C4<1>, C4<1>;
L_0x24fd340 .functor NOT 1, v0x24f46b0_0, C4<0>, C4<0>, C4<0>;
L_0x24fd3b0 .functor AND 1, L_0x24fd180, L_0x24fd340, C4<1>, C4<1>;
L_0x24fd5d0 .functor AND 1, L_0x24fd3b0, v0x24f4820_0, C4<1>, C4<1>;
L_0x24fd690 .functor OR 1, L_0x24fcf10, L_0x24fd5d0, C4<0>, C4<0>;
L_0x24fd8c0 .functor NOT 1, v0x24f4570_0, C4<0>, C4<0>, C4<0>;
L_0x24fd930 .functor AND 1, L_0x24fd8c0, v0x24f4610_0, C4<1>, C4<1>;
L_0x24fdb20 .functor AND 1, L_0x24fd930, v0x24f46b0_0, C4<1>, C4<1>;
L_0x24fdbe0 .functor NOT 1, v0x24f4820_0, C4<0>, C4<0>, C4<0>;
L_0x24fdd90 .functor AND 1, L_0x24fdb20, L_0x24fdbe0, C4<1>, C4<1>;
L_0x24fdea0 .functor OR 1, L_0x24fd690, L_0x24fdd90, C4<0>, C4<0>;
L_0x24fe100 .functor NOT 1, v0x24f4570_0, C4<0>, C4<0>, C4<0>;
L_0x24fe170 .functor AND 1, L_0x24fe100, v0x24f4610_0, C4<1>, C4<1>;
L_0x24fe390 .functor AND 1, L_0x24fe170, v0x24f46b0_0, C4<1>, C4<1>;
L_0x24fe450 .functor AND 1, L_0x24fe390, v0x24f4820_0, C4<1>, C4<1>;
L_0x24fe680 .functor OR 1, L_0x24fdea0, L_0x24fe450, C4<0>, C4<0>;
L_0x24fe790 .functor AND 1, v0x24f4570_0, v0x24f4610_0, C4<1>, C4<1>;
L_0x24fe980 .functor AND 1, L_0x24fe790, v0x24f46b0_0, C4<1>, C4<1>;
L_0x24fea40 .functor NOT 1, v0x24f4820_0, C4<0>, C4<0>, C4<0>;
L_0x24fec40 .functor AND 1, L_0x24fe980, L_0x24fea40, C4<1>, C4<1>;
L_0x24fed50 .functor OR 1, L_0x24fe680, L_0x24fec40, C4<0>, C4<0>;
L_0x24ff000 .functor NOT 1, v0x24f4610_0, C4<0>, C4<0>, C4<0>;
L_0x24ff070 .functor AND 1, v0x24f4570_0, L_0x24ff000, C4<1>, C4<1>;
L_0x24ff2e0 .functor NOT 1, v0x24f46b0_0, C4<0>, C4<0>, C4<0>;
L_0x24ff350 .functor AND 1, L_0x24ff070, L_0x24ff2e0, C4<1>, C4<1>;
L_0x24ff620 .functor NOT 1, v0x24f4820_0, C4<0>, C4<0>, C4<0>;
L_0x24ff690 .functor AND 1, L_0x24ff350, L_0x24ff620, C4<1>, C4<1>;
L_0x24ff970 .functor OR 1, L_0x24fed50, L_0x24ff690, C4<0>, C4<0>;
L_0x24ffa80 .functor NOT 1, v0x24f4610_0, C4<0>, C4<0>, C4<0>;
L_0x24ffcd0 .functor AND 1, v0x24f4570_0, L_0x24ffa80, C4<1>, C4<1>;
L_0x24ffd90 .functor AND 1, L_0x24ffcd0, v0x24f46b0_0, C4<1>, C4<1>;
L_0x2500040 .functor NOT 1, v0x24f4820_0, C4<0>, C4<0>, C4<0>;
L_0x25002c0 .functor AND 1, L_0x24ffd90, L_0x2500040, C4<1>, C4<1>;
L_0x25005d0 .functor OR 1, L_0x24ff970, L_0x25002c0, C4<0>, C4<0>;
L_0x25006e0 .functor AND 1, v0x24f4570_0, v0x24f4610_0, C4<1>, C4<1>;
L_0x2500d80 .functor NOT 1, v0x24f46b0_0, C4<0>, C4<0>, C4<0>;
L_0x2500df0 .functor AND 1, L_0x25006e0, L_0x2500d80, C4<1>, C4<1>;
L_0x2501120 .functor NOT 1, v0x24f4820_0, C4<0>, C4<0>, C4<0>;
L_0x2501190 .functor AND 1, L_0x2500df0, L_0x2501120, C4<1>, C4<1>;
L_0x25014d0 .functor OR 1, L_0x25005d0, L_0x2501190, C4<0>, C4<0>;
v0x24f4e00_0 .net *"_ivl_0", 0 0, L_0x24fb170;  1 drivers
v0x24f4ee0_0 .net *"_ivl_10", 0 0, L_0x24fb530;  1 drivers
v0x24f4fc0_0 .net *"_ivl_100", 0 0, L_0x24ff000;  1 drivers
v0x24f50b0_0 .net *"_ivl_102", 0 0, L_0x24ff070;  1 drivers
v0x24f5190_0 .net *"_ivl_104", 0 0, L_0x24ff2e0;  1 drivers
v0x24f52c0_0 .net *"_ivl_106", 0 0, L_0x24ff350;  1 drivers
v0x24f53a0_0 .net *"_ivl_108", 0 0, L_0x24ff620;  1 drivers
v0x24f5480_0 .net *"_ivl_110", 0 0, L_0x24ff690;  1 drivers
v0x24f5560_0 .net *"_ivl_112", 0 0, L_0x24ff970;  1 drivers
v0x24f5640_0 .net *"_ivl_114", 0 0, L_0x24ffa80;  1 drivers
v0x24f5720_0 .net *"_ivl_116", 0 0, L_0x24ffcd0;  1 drivers
v0x24f5800_0 .net *"_ivl_118", 0 0, L_0x24ffd90;  1 drivers
v0x24f58e0_0 .net *"_ivl_12", 0 0, L_0x24fb5e0;  1 drivers
v0x24f59c0_0 .net *"_ivl_120", 0 0, L_0x2500040;  1 drivers
v0x24f5aa0_0 .net *"_ivl_122", 0 0, L_0x25002c0;  1 drivers
v0x24f5b80_0 .net *"_ivl_124", 0 0, L_0x25005d0;  1 drivers
v0x24f5c60_0 .net *"_ivl_126", 0 0, L_0x25006e0;  1 drivers
v0x24f5e50_0 .net *"_ivl_128", 0 0, L_0x2500d80;  1 drivers
v0x24f5f30_0 .net *"_ivl_130", 0 0, L_0x2500df0;  1 drivers
v0x24f6010_0 .net *"_ivl_132", 0 0, L_0x2501120;  1 drivers
v0x24f60f0_0 .net *"_ivl_134", 0 0, L_0x2501190;  1 drivers
v0x24f61d0_0 .net *"_ivl_14", 0 0, L_0x24fb6f0;  1 drivers
v0x24f62b0_0 .net *"_ivl_16", 0 0, L_0x24fb7b0;  1 drivers
v0x24f6390_0 .net *"_ivl_18", 0 0, L_0x24fb870;  1 drivers
v0x24f6470_0 .net *"_ivl_2", 0 0, L_0x24fb1e0;  1 drivers
v0x24f6550_0 .net *"_ivl_20", 0 0, L_0x24fba50;  1 drivers
v0x24f6630_0 .net *"_ivl_22", 0 0, L_0x24fbb10;  1 drivers
v0x24f6710_0 .net *"_ivl_24", 0 0, L_0x24fbd00;  1 drivers
v0x24f67f0_0 .net *"_ivl_26", 0 0, L_0x24fbe10;  1 drivers
v0x24f68d0_0 .net *"_ivl_28", 0 0, L_0x24fbc90;  1 drivers
v0x24f69b0_0 .net *"_ivl_30", 0 0, L_0x24fc0b0;  1 drivers
v0x24f6a90_0 .net *"_ivl_32", 0 0, L_0x24fc2c0;  1 drivers
v0x24f6b70_0 .net *"_ivl_34", 0 0, L_0x24fc3d0;  1 drivers
v0x24f6e60_0 .net *"_ivl_36", 0 0, L_0x24fc530;  1 drivers
v0x24f6f40_0 .net *"_ivl_38", 0 0, L_0x24fc5a0;  1 drivers
v0x24f7020_0 .net *"_ivl_4", 0 0, L_0x24fb270;  1 drivers
v0x24f7100_0 .net *"_ivl_40", 0 0, L_0x24fc760;  1 drivers
v0x24f71e0_0 .net *"_ivl_42", 0 0, L_0x24fc870;  1 drivers
v0x24f72c0_0 .net *"_ivl_44", 0 0, L_0x24fc9a0;  1 drivers
v0x24f73a0_0 .net *"_ivl_46", 0 0, L_0x24fca10;  1 drivers
v0x24f7480_0 .net *"_ivl_48", 0 0, L_0x24fcbf0;  1 drivers
v0x24f7560_0 .net *"_ivl_50", 0 0, L_0x24fcc60;  1 drivers
v0x24f7640_0 .net *"_ivl_52", 0 0, L_0x24fce50;  1 drivers
v0x24f7720_0 .net *"_ivl_54", 0 0, L_0x24fcf10;  1 drivers
v0x24f7800_0 .net *"_ivl_56", 0 0, L_0x24fd110;  1 drivers
v0x24f78e0_0 .net *"_ivl_58", 0 0, L_0x24fd180;  1 drivers
v0x24f79c0_0 .net *"_ivl_6", 0 0, L_0x24fb380;  1 drivers
v0x24f7aa0_0 .net *"_ivl_60", 0 0, L_0x24fd340;  1 drivers
v0x24f7b80_0 .net *"_ivl_62", 0 0, L_0x24fd3b0;  1 drivers
v0x24f7c60_0 .net *"_ivl_64", 0 0, L_0x24fd5d0;  1 drivers
v0x24f7d40_0 .net *"_ivl_66", 0 0, L_0x24fd690;  1 drivers
v0x24f7e20_0 .net *"_ivl_68", 0 0, L_0x24fd8c0;  1 drivers
v0x24f7f00_0 .net *"_ivl_70", 0 0, L_0x24fd930;  1 drivers
v0x24f7fe0_0 .net *"_ivl_72", 0 0, L_0x24fdb20;  1 drivers
v0x24f80c0_0 .net *"_ivl_74", 0 0, L_0x24fdbe0;  1 drivers
v0x24f81a0_0 .net *"_ivl_76", 0 0, L_0x24fdd90;  1 drivers
v0x24f8280_0 .net *"_ivl_78", 0 0, L_0x24fdea0;  1 drivers
v0x24f8360_0 .net *"_ivl_8", 0 0, L_0x24fb420;  1 drivers
v0x24f8440_0 .net *"_ivl_80", 0 0, L_0x24fe100;  1 drivers
v0x24f8520_0 .net *"_ivl_82", 0 0, L_0x24fe170;  1 drivers
v0x24f8600_0 .net *"_ivl_84", 0 0, L_0x24fe390;  1 drivers
v0x24f86e0_0 .net *"_ivl_86", 0 0, L_0x24fe450;  1 drivers
v0x24f87c0_0 .net *"_ivl_88", 0 0, L_0x24fe680;  1 drivers
v0x24f88a0_0 .net *"_ivl_90", 0 0, L_0x24fe790;  1 drivers
v0x24f8980_0 .net *"_ivl_92", 0 0, L_0x24fe980;  1 drivers
v0x24f8e70_0 .net *"_ivl_94", 0 0, L_0x24fea40;  1 drivers
v0x24f8f50_0 .net *"_ivl_96", 0 0, L_0x24fec40;  1 drivers
v0x24f9030_0 .net *"_ivl_98", 0 0, L_0x24fed50;  1 drivers
v0x24f9110_0 .net "a", 0 0, v0x24f4570_0;  alias, 1 drivers
v0x24f91b0_0 .net "b", 0 0, v0x24f4610_0;  alias, 1 drivers
v0x24f92a0_0 .net "c", 0 0, v0x24f46b0_0;  alias, 1 drivers
v0x24f9390_0 .net "d", 0 0, v0x24f4820_0;  alias, 1 drivers
v0x24f9480_0 .net "out", 0 0, L_0x25014d0;  alias, 1 drivers
S_0x24f95e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x24bb040;
 .timescale -12 -12;
E_0x24b5ba0 .event anyedge, v0x24fa290_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24fa290_0;
    %nor/r;
    %assign/vec4 v0x24fa290_0, 0;
    %wait E_0x24b5ba0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24f3ab0;
T_3 ;
    %fork t_1, S_0x24f3d50;
    %jmp t_0;
    .scope S_0x24f3d50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24f3fb0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24f4820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f46b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f4610_0, 0;
    %assign/vec4 v0x24f4570_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x249e9f0;
    %load/vec4 v0x24f3fb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x24f3fb0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24f4820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f46b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f4610_0, 0;
    %assign/vec4 v0x24f4570_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x24b6050;
    %fork TD_tb.stim1.wavedrom_stop, S_0x24f4390;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24b5e00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x24f4570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f4610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24f46b0_0, 0;
    %assign/vec4 v0x24f4820_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x24f3ab0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x24bb040;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24f9f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24fa290_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x24bb040;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x24f9f70_0;
    %inv;
    %store/vec4 v0x24f9f70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x24bb040;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24f4780_0, v0x24fa3f0_0, v0x24f9d90_0, v0x24f9e30_0, v0x24f9ed0_0, v0x24fa010_0, v0x24fa150_0, v0x24fa0b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x24bb040;
T_7 ;
    %load/vec4 v0x24fa1f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x24fa1f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24fa1f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x24fa1f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24fa1f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24fa1f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24fa1f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x24bb040;
T_8 ;
    %wait E_0x24b5e00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24fa1f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fa1f0_0, 4, 32;
    %load/vec4 v0x24fa330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x24fa1f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fa1f0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24fa1f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fa1f0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x24fa150_0;
    %load/vec4 v0x24fa150_0;
    %load/vec4 v0x24fa0b0_0;
    %xor;
    %load/vec4 v0x24fa150_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x24fa1f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fa1f0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x24fa1f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fa1f0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/kmap2/iter0/response22/top_module.sv";
