
*** Running vivado
    with args -log ALU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ALU.tcl -notrace
Command: synth_design -top ALU -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10284 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 282.469 ; gain = 72.984
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/ALU.vhd:46]
INFO: [Synth 8-3491] module 'RomMemory' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RomMemory.vhd:27' bound to instance 'Memory1' of component 'RomMemory' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/ALU.vhd:72]
INFO: [Synth 8-638] synthesizing module 'RomMemory' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RomMemory.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'RomMemory' (1#1) [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RomMemory.vhd:34]
INFO: [Synth 8-3491] module 'RomMemory' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RomMemory.vhd:27' bound to instance 'Memory2' of component 'RomMemory' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/ALU.vhd:79]
INFO: [Synth 8-3491] module 'ControlUnit' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/ControlUnit.vhd:26' bound to instance 'ControlUnit_inst' of component 'ControlUnit' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/ALU.vhd:86]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/ControlUnit.vhd:35]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:36' bound to instance 'Adunare' of component 'RippleCarryAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/ControlUnit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:44]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:56]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (2#1) [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst_31' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (3#1) [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarryAdder.vhd:44]
INFO: [Synth 8-3491] module 'RippleCarrySubtractor' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:36' bound to instance 'Scadere' of component 'RippleCarrySubtractor' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/ControlUnit.vhd:72]
INFO: [Synth 8-638] synthesizing module 'RippleCarrySubtractor' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:58]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'FullAdder_inst_31' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'RippleCarrySubtractor' (4#1) [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/RippleCarrySubtractor.vhd:43]
INFO: [Synth 8-3491] module 'Inmultitor32b' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultitor32b.vhd:36' bound to instance 'Inmultirea' of component 'Inmultitor32b' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/ControlUnit.vhd:74]
INFO: [Synth 8-638] synthesizing module 'Inmultitor32b' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultitor32b.vhd:42]
INFO: [Synth 8-3491] module 'Inmultire' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:27' bound to instance 'm00' of component 'Inmultire' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultitor32b.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Inmultire' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:33]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f11' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:146]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f12' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:147]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f13' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:148]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f14' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:149]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f15' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:150]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f16' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:151]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f17' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:152]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f18' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:153]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f19' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:154]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f21' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:157]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f22' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:158]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f23' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:159]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f24' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:160]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f25' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:161]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f26' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:162]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f27' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:163]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f28' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:164]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f29' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:165]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f210' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:166]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f31' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:169]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f32' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:170]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f33' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:171]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f34' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:172]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f35' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:173]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f36' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:174]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f37' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:175]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f38' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:176]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f39' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:177]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'f310' of component 'FullAdder' [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:178]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'Inmultire' (5#1) [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultire.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Inmultitor32b' (6#1) [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/Inmultitor32b.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (7#1) [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/ControlUnit.vhd:35]
WARNING: [Synth 8-614] signal 'romAddr1' is read in the process but is not in the sensitivity list [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/ALU.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'ALU' (8#1) [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/ALU.vhd:46]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 319.965 ; gain = 110.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 319.965 ; gain = 110.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 319.965 ; gain = 110.480
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.srcs/sources_1/new/ControlUnit.vhd:82]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 337.258 ; gain = 127.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 800   
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module RomMemory 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module Inmultitor32b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
Module ControlUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'ControlUnit_inst/result_reg[11]' (FD) to 'ControlUnit_inst/result_reg[12]'
INFO: [Synth 8-3886] merging instance 'ControlUnit_inst/result_reg[12]' (FD) to 'ControlUnit_inst/result_reg[13]'
INFO: [Synth 8-3886] merging instance 'ControlUnit_inst/result_reg[13]' (FD) to 'ControlUnit_inst/result_reg[14]'
INFO: [Synth 8-3886] merging instance 'ControlUnit_inst/result_reg[14]' (FD) to 'ControlUnit_inst/result_reg[15]'
INFO: [Synth 8-3886] merging instance 'ControlUnit_inst/result_reg[15]' (FD) to 'ControlUnit_inst/result_reg[16]'
INFO: [Synth 8-3886] merging instance 'ControlUnit_inst/result_reg[16]' (FD) to 'ControlUnit_inst/result_reg[17]'
INFO: [Synth 8-3886] merging instance 'ControlUnit_inst/result_reg[17]' (FD) to 'ControlUnit_inst/result_reg[18]'
INFO: [Synth 8-3886] merging instance 'ControlUnit_inst/result_reg[18]' (FD) to 'ControlUnit_inst/result_reg[19]'
INFO: [Synth 8-3886] merging instance 'ControlUnit_inst/result_reg[19]' (FD) to 'ControlUnit_inst/result_reg[20]'
INFO: [Synth 8-3886] merging instance 'ControlUnit_inst/result_reg[20]' (FD) to 'ControlUnit_inst/result_reg[21]'
INFO: [Synth 8-3886] merging instance 'ControlUnit_inst/result_reg[21]' (FD) to 'ControlUnit_inst/result_reg[22]'
INFO: [Synth 8-3886] merging instance 'ControlUnit_inst/result_reg[22]' (FD) to 'ControlUnit_inst/result_reg[23]'
INFO: [Synth 8-3886] merging instance 'ControlUnit_inst/result_reg[23]' (FD) to 'ControlUnit_inst/result_reg[24]'
INFO: [Synth 8-3886] merging instance 'ControlUnit_inst/result_reg[24]' (FD) to 'ControlUnit_inst/result_reg[25]'
INFO: [Synth 8-3886] merging instance 'ControlUnit_inst/result_reg[25]' (FD) to 'ControlUnit_inst/result_reg[26]'
INFO: [Synth 8-3886] merging instance 'ControlUnit_inst/result_reg[26]' (FD) to 'ControlUnit_inst/result_reg[27]'
INFO: [Synth 8-3886] merging instance 'ControlUnit_inst/result_reg[27]' (FD) to 'ControlUnit_inst/result_reg[28]'
INFO: [Synth 8-3886] merging instance 'ControlUnit_inst/result_reg[28]' (FD) to 'ControlUnit_inst/result_reg[29]'
INFO: [Synth 8-3886] merging instance 'ControlUnit_inst/result_reg[29]' (FD) to 'ControlUnit_inst/result_reg[30]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 458.355 ; gain = 248.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 458.355 ; gain = 248.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 458.438 ; gain = 248.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 458.438 ; gain = 248.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 458.438 ; gain = 248.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 458.438 ; gain = 248.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 458.438 ; gain = 248.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 458.438 ; gain = 248.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 458.438 ; gain = 248.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     7|
|4     |LUT2   |    22|
|5     |LUT3   |    11|
|6     |LUT4   |    13|
|7     |LUT5   |    17|
|8     |LUT6   |    64|
|9     |MUXF7  |     1|
|10    |FDCE   |     8|
|11    |FDPE   |     4|
|12    |FDRE   |    18|
|13    |FDSE   |     5|
|14    |LDC    |     4|
|15    |IBUF   |     6|
|16    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+----------------------+------+
|      |Instance           |Module                |Cells |
+------+-------------------+----------------------+------+
|1     |top                |                      |   218|
|2     |  ControlUnit_inst |ControlUnit           |    30|
|3     |    Scadere        |RippleCarrySubtractor |    11|
|4     |  Memory1          |RomMemory             |    84|
|5     |  Memory2          |RomMemory_0           |    31|
+------+-------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 458.438 ; gain = 248.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 458.438 ; gain = 248.953
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 458.438 ; gain = 248.953
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
154 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 526.117 ; gain = 316.633
INFO: [Common 17-1381] The checkpoint 'D:/SSC/Proiect_SSC_ALU/Proiect_SSC_ALU.runs/synth_1/ALU.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 526.117 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jan 14 19:50:54 2024...
