

================================================================
== Vitis HLS Report for 'vel_der_Pipeline_sq_sum_loop'
================================================================
* Date:           Mon May 22 17:32:36 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  23.745 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.250 us|  0.250 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sq_sum_loop  |        3|        3|         1|          1|          1|     3|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    188|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   15|       0|    105|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     166|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   15|     166|    329|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    6|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_80s_80s_160_1_1_U25  |mul_80s_80s_160_1_1  |        0|  15|  0|  91|    0|
    |mux_32_80_1_1_U24        |mux_32_80_1_1        |        0|   0|  0|  14|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|  15|  0| 105|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+-----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+-----+------------+------------+
    |add_ln75_fu_92_p2   |         +|   0|  0|   10|           2|           1|
    |p_Val2_s_fu_124_p2  |         +|   0|  0|  168|         161|         161|
    |icmp_ln75_fu_86_p2  |      icmp|   0|  0|    8|           2|           2|
    |ap_enable_pp0       |       xor|   0|  0|    2|           1|           2|
    +--------------------+----------+----+---+-----+------------+------------+
    |Total               |          |   0|  0|  188|         166|         166|
    +--------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_2_fu_44                |   9|          2|    2|          4|
    |p_Result_s_fu_40         |   9|          2|  161|        322|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|  165|        330|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_2_fu_44                |    2|   0|    2|          0|
    |p_Result_s_fu_40         |  161|   0|  161|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  166|   0|  166|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  vel_der_Pipeline_sq_sum_loop|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  vel_der_Pipeline_sq_sum_loop|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  vel_der_Pipeline_sq_sum_loop|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  vel_der_Pipeline_sq_sum_loop|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  vel_der_Pipeline_sq_sum_loop|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  vel_der_Pipeline_sq_sum_loop|  return value|
|r_in_V_0_01_reload  |   in|   80|     ap_none|            r_in_V_0_01_reload|        scalar|
|r_in_V_1_02_reload  |   in|   80|     ap_none|            r_in_V_1_02_reload|        scalar|
|r_in_V_2_03_reload  |   in|   80|     ap_none|            r_in_V_2_03_reload|        scalar|
|X_V_4_out           |  out|  161|      ap_vld|                     X_V_4_out|       pointer|
|X_V_4_out_ap_vld    |  out|    1|      ap_vld|                     X_V_4_out|       pointer|
+--------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Result_s = alloca i32 1"   --->   Operation 4 'alloca' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 5 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r_in_V_2_03_reload_read = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %r_in_V_2_03_reload"   --->   Operation 6 'read' 'r_in_V_2_03_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_in_V_1_02_reload_read = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %r_in_V_1_02_reload"   --->   Operation 7 'read' 'r_in_V_1_02_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r_in_V_0_01_reload_read = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %r_in_V_0_01_reload"   --->   Operation 8 'read' 'r_in_V_0_01_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i_2"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i161 0, i161 %p_Result_s"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body13"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 23.7>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i2 %i_2" [src/runge_kutta_45.cpp:75]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.95ns)   --->   "%icmp_ln75 = icmp_eq  i2 %i, i2 3" [src/runge_kutta_45.cpp:75]   --->   Operation 14 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.56ns)   --->   "%add_ln75 = add i2 %i, i2 1" [src/runge_kutta_45.cpp:75]   --->   Operation 16 'add' 'add_ln75' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.body13.split, void %_ZlSILi162ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.preheader.exitStub" [src/runge_kutta_45.cpp:75]   --->   Operation 17 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_load_1 = load i161 %p_Result_s"   --->   Operation 18 'load' 'p_Result_load_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/runge_kutta_45.cpp:75]   --->   Operation 19 'specloopname' 'specloopname_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.70ns)   --->   "%r_V = mux i80 @_ssdm_op_Mux.ap_auto.3i80.i2, i80 %r_in_V_0_01_reload_read, i80 %r_in_V_1_02_reload_read, i80 %r_in_V_2_03_reload_read, i2 %i"   --->   Operation 20 'mux' 'r_V' <Predicate = (!icmp_ln75)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i80 %r_V"   --->   Operation 21 'sext' 'sext_ln1317' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (14.1ns)   --->   "%r_V_1 = mul i160 %sext_ln1317, i160 %sext_ln1317"   --->   Operation 22 'mul' 'r_V_1' <Predicate = (!icmp_ln75)> <Delay = 14.1> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i160 %r_V_1"   --->   Operation 23 'sext' 'sext_ln859' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (6.31ns)   --->   "%p_Val2_s = add i161 %sext_ln859, i161 %p_Result_load_1"   --->   Operation 24 'add' 'p_Val2_s' <Predicate = (!icmp_ln75)> <Delay = 6.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln75 = store i2 %add_ln75, i2 %i_2" [src/runge_kutta_45.cpp:75]   --->   Operation 25 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.58>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln75 = store i161 %p_Val2_s, i161 %p_Result_s" [src/runge_kutta_45.cpp:75]   --->   Operation 26 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.58>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.body13" [src/runge_kutta_45.cpp:75]   --->   Operation 27 'br' 'br_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_load = load i161 %p_Result_s"   --->   Operation 28 'load' 'p_Result_load' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i161P0A, i161 %X_V_4_out, i161 %p_Result_load"   --->   Operation 29 'write' 'write_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_in_V_0_01_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_in_V_1_02_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_in_V_2_03_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ X_V_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Result_s              (alloca           ) [ 011]
i_2                     (alloca           ) [ 011]
r_in_V_2_03_reload_read (read             ) [ 011]
r_in_V_1_02_reload_read (read             ) [ 011]
r_in_V_0_01_reload_read (read             ) [ 011]
store_ln0               (store            ) [ 000]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i                       (load             ) [ 000]
specpipeline_ln0        (specpipeline     ) [ 000]
icmp_ln75               (icmp             ) [ 011]
speclooptripcount_ln0   (speclooptripcount) [ 000]
add_ln75                (add              ) [ 000]
br_ln75                 (br               ) [ 000]
p_Result_load_1         (load             ) [ 000]
specloopname_ln75       (specloopname     ) [ 000]
r_V                     (mux              ) [ 000]
sext_ln1317             (sext             ) [ 000]
r_V_1                   (mul              ) [ 000]
sext_ln859              (sext             ) [ 000]
p_Val2_s                (add              ) [ 000]
store_ln75              (store            ) [ 000]
store_ln75              (store            ) [ 000]
br_ln75                 (br               ) [ 000]
p_Result_load           (load             ) [ 000]
write_ln0               (write            ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_in_V_0_01_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_0_01_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r_in_V_1_02_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_1_02_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r_in_V_2_03_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_2_03_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="X_V_4_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_V_4_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i80"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i80.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i161P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="p_Result_s_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="161" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="i_2_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="r_in_V_2_03_reload_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="80" slack="0"/>
<pin id="50" dir="0" index="1" bw="80" slack="0"/>
<pin id="51" dir="1" index="2" bw="80" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_in_V_2_03_reload_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="r_in_V_1_02_reload_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="80" slack="0"/>
<pin id="56" dir="0" index="1" bw="80" slack="0"/>
<pin id="57" dir="1" index="2" bw="80" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_in_V_1_02_reload_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="r_in_V_0_01_reload_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="80" slack="0"/>
<pin id="62" dir="0" index="1" bw="80" slack="0"/>
<pin id="63" dir="1" index="2" bw="80" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_in_V_0_01_reload_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln0_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="161" slack="0"/>
<pin id="69" dir="0" index="2" bw="161" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln0_store_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="0" index="1" bw="2" slack="0"/>
<pin id="76" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln0_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="161" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="2" slack="1"/>
<pin id="85" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln75_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="2" slack="0"/>
<pin id="88" dir="0" index="1" bw="2" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="add_ln75_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_Result_load_1_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="161" slack="1"/>
<pin id="100" dir="1" index="1" bw="161" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Result_load_1/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="r_V_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="80" slack="0"/>
<pin id="103" dir="0" index="1" bw="80" slack="1"/>
<pin id="104" dir="0" index="2" bw="80" slack="1"/>
<pin id="105" dir="0" index="3" bw="80" slack="1"/>
<pin id="106" dir="0" index="4" bw="2" slack="0"/>
<pin id="107" dir="1" index="5" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sext_ln1317_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="80" slack="0"/>
<pin id="112" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="r_V_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="80" slack="0"/>
<pin id="116" dir="0" index="1" bw="80" slack="0"/>
<pin id="117" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sext_ln859_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="160" slack="0"/>
<pin id="122" dir="1" index="1" bw="161" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_Val2_s_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="160" slack="0"/>
<pin id="126" dir="0" index="1" bw="161" slack="0"/>
<pin id="127" dir="1" index="2" bw="161" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln75_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="2" slack="0"/>
<pin id="132" dir="0" index="1" bw="2" slack="1"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln75_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="161" slack="0"/>
<pin id="137" dir="0" index="1" bw="161" slack="1"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_Result_load_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="161" slack="1"/>
<pin id="142" dir="1" index="1" bw="161" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Result_load/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="p_Result_s_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="161" slack="0"/>
<pin id="146" dir="1" index="1" bw="161" slack="0"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="152" class="1005" name="i_2_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="0"/>
<pin id="154" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="r_in_V_2_03_reload_read_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="80" slack="1"/>
<pin id="161" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="r_in_V_2_03_reload_read "/>
</bind>
</comp>

<comp id="164" class="1005" name="r_in_V_1_02_reload_read_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="80" slack="1"/>
<pin id="166" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="r_in_V_1_02_reload_read "/>
</bind>
</comp>

<comp id="169" class="1005" name="r_in_V_0_01_reload_read_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="80" slack="1"/>
<pin id="171" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="r_in_V_0_01_reload_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="38" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="83" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="83" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="83" pin="1"/><net_sink comp="101" pin=4"/></net>

<net id="113"><net_src comp="101" pin="5"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="110" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="114" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="98" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="92" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="124" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="140" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="147"><net_src comp="40" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="150"><net_src comp="144" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="151"><net_src comp="144" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="155"><net_src comp="44" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="158"><net_src comp="152" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="162"><net_src comp="48" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="101" pin=3"/></net>

<net id="167"><net_src comp="54" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="172"><net_src comp="60" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="101" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_V_4_out | {2 }
 - Input state : 
	Port: vel_der_Pipeline_sq_sum_loop : r_in_V_0_01_reload | {1 }
	Port: vel_der_Pipeline_sq_sum_loop : r_in_V_1_02_reload | {1 }
	Port: vel_der_Pipeline_sq_sum_loop : r_in_V_2_03_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln75 : 1
		add_ln75 : 1
		br_ln75 : 2
		r_V : 1
		sext_ln1317 : 2
		r_V_1 : 3
		sext_ln859 : 4
		p_Val2_s : 5
		store_ln75 : 2
		store_ln75 : 6
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|    add   |           add_ln75_fu_92           |    0    |    0    |    10   |
|          |           p_Val2_s_fu_124          |    0    |    0    |   168   |
|----------|------------------------------------|---------|---------|---------|
|    mul   |            r_V_1_fu_114            |    15   |    0    |    91   |
|----------|------------------------------------|---------|---------|---------|
|    mux   |             r_V_fu_101             |    0    |    0    |    14   |
|----------|------------------------------------|---------|---------|---------|
|   icmp   |           icmp_ln75_fu_86          |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|          | r_in_V_2_03_reload_read_read_fu_48 |    0    |    0    |    0    |
|   read   | r_in_V_1_02_reload_read_read_fu_54 |    0    |    0    |    0    |
|          | r_in_V_0_01_reload_read_read_fu_60 |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   write  |        write_ln0_write_fu_66       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   sext   |         sext_ln1317_fu_110         |    0    |    0    |    0    |
|          |          sext_ln859_fu_120         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    15   |    0    |   291   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|          i_2_reg_152          |    2   |
|       p_Result_s_reg_144      |   161  |
|r_in_V_0_01_reload_read_reg_169|   80   |
|r_in_V_1_02_reload_read_reg_164|   80   |
|r_in_V_2_03_reload_read_reg_159|   80   |
+-------------------------------+--------+
|             Total             |   403  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   15   |    0   |   291  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   403  |    -   |
+-----------+--------+--------+--------+
|   Total   |   15   |   403  |   291  |
+-----------+--------+--------+--------+
