{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687516323159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687516323159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 06:32:02 2023 " "Processing started: Fri Jun 23 06:32:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687516323159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687516323159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC -c ADC " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADC -c ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687516323159 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1687516323551 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 ADC.v(88) " "Verilog HDL Expression warning at ADC.v(88): truncated literal to match 3 bits" {  } { { "ADC.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 03 - ADC/ADC.v" 88 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1687516323612 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 ADC.v(89) " "Verilog HDL Expression warning at ADC.v(89): truncated literal to match 3 bits" {  } { { "ADC.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 03 - ADC/ADC.v" 89 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1687516323612 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 ADC.v(90) " "Verilog HDL Expression warning at ADC.v(90): truncated literal to match 3 bits" {  } { { "ADC.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 03 - ADC/ADC.v" 90 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1687516323616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.v 3 3 " "Found 3 design units, including 3 entities, in source file adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Master_ADS1115_Display " "Found entity 1: I2C_Master_ADS1115_Display" {  } { { "ADC.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 03 - ADC/ADC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687516323616 ""} { "Info" "ISGN_ENTITY_NAME" "2 seven_seg_display " "Found entity 2: seven_seg_display" {  } { { "ADC.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 03 - ADC/ADC.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687516323616 ""} { "Info" "ISGN_ENTITY_NAME" "3 ADC " "Found entity 3: ADC" {  } { { "ADC.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 03 - ADC/ADC.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687516323616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687516323616 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "start_condition ADC.v(43) " "Verilog HDL error at ADC.v(43): object \"start_condition\" is not declared" {  } { { "ADC.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 03 - ADC/ADC.v" 43 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1687516323616 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "sda ADC.v(49) " "Verilog HDL Procedural Assignment error at ADC.v(49): object \"sda\" on left-hand side of assignment must have a variable data type" {  } { { "ADC.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 03 - ADC/ADC.v" 49 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1687516323616 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "sda ADC.v(57) " "Verilog HDL Procedural Assignment error at ADC.v(57): object \"sda\" on left-hand side of assignment must have a variable data type" {  } { { "ADC.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 03 - ADC/ADC.v" 57 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1687516323616 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "sda ADC.v(60) " "Verilog HDL Procedural Assignment error at ADC.v(60): object \"sda\" on left-hand side of assignment must have a variable data type" {  } { { "ADC.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 03 - ADC/ADC.v" 60 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1687516323616 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "sda ADC.v(64) " "Verilog HDL Procedural Assignment error at ADC.v(64): object \"sda\" on left-hand side of assignment must have a variable data type" {  } { { "ADC.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 03 - ADC/ADC.v" 64 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1687516323616 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "sda ADC.v(71) " "Verilog HDL Procedural Assignment error at ADC.v(71): object \"sda\" on left-hand side of assignment must have a variable data type" {  } { { "ADC.v" "" { Text "C:/Users/evand/OneDrive/Documentos/Evandro/GitClone/Digital-Electronics-II/Task 03 - ADC/ADC.v" 71 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1687516323616 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687516323783 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 23 06:32:03 2023 " "Processing ended: Fri Jun 23 06:32:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687516323783 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687516323783 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687516323783 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687516323783 ""}
