{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 21:14:49 2022 " "Info: Processing started: Tue Oct 25 21:14:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU_4T -c CPU_4T --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_4T -c CPU_4T --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_4T_Final:inst2\|inst5~1 " "Warning: Node \"CPU_4T_Final:inst2\|inst5~1\" is a latch" {  } { { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { -120 304 368 -72 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[0\]~11 " "Warning: Node \"lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[0\]~11\" is a latch" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[1\]~10 " "Warning: Node \"lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[1\]~10\" is a latch" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[2\]~9 " "Warning: Node \"lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[2\]~9\" is a latch" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[3\]~8 " "Warning: Node \"lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[3\]~8\" is a latch" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[4\]~7 " "Warning: Node \"lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[4\]~7\" is a latch" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[5\]~6 " "Warning: Node \"lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[5\]~6\" is a latch" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -24 208 376 -8 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "STOP " "Info: Assuming node \"STOP\" is a latch enable. Will not compute fmax for this pin." {  } { { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -40 208 376 -24 "STOP" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aload " "Info: Assuming node \"aload\" is a latch enable. Will not compute fmax for this pin." {  } { { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -120 208 376 -104 "aload" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6 " "Info: Detected ripple clock \"CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6\" as buffer" {  } { { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { 184 320 384 264 "inst6" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_4T_Final:inst2\|inst1 " "Info: Detected gated clock \"CPU_4T_Final:inst2\|inst1\" as buffer" {  } { { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { -8 696 760 40 "inst1" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|inst1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5 " "Info: Detected ripple clock \"CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5\" as buffer" {  } { { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { 72 328 392 152 "inst5" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11 " "Info: Detected gated clock \"CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11\" as buffer" {  } { { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { -144 232 296 -96 "inst11" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_4T_Final:inst2\|inst8 " "Info: Detected ripple clock \"CPU_4T_Final:inst2\|inst8\" as buffer" {  } { { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { -120 480 544 -40 "inst8" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst " "Info: Detected ripple clock \"CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst\" as buffer" {  } { { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { -160 320 384 -80 "inst" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst4 " "Info: Detected ripple clock \"CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst4\" as buffer" {  } { { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { -56 328 392 24 "inst4" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_4T_Final:inst2\|inst2 " "Info: Detected gated clock \"CPU_4T_Final:inst2\|inst2\" as buffer" {  } { { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { 64 696 760 112 "inst2" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_4T_Final:inst2\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|q_a\[1\] memory lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_datain_reg7 163.64 MHz 6.111 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 163.64 MHz between source memory \"lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|q_a\[1\]\" and destination memory \"lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_datain_reg7\" (period= 6.111 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.424 ns + Longest memory memory " "Info: + Longest memory to memory delay is 4.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|q_a\[1\] 1 MEM M4K_X13_Y30 9 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X13_Y30; Fanout = 9; MEM Node = 'lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_hg71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.419 ns) 1.268 ns alu_16:inst\|74181:inst11\|43~0 2 COMB LCCOMB_X15_Y30_N4 3 " "Info: 2: + IC(0.761 ns) + CELL(0.419 ns) = 1.268 ns; Loc. = LCCOMB_X15_Y30_N4; Fanout = 3; COMB Node = 'alu_16:inst\|74181:inst11\|43~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] alu_16:inst|74181:inst11|43~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.438 ns) 2.192 ns alu_16:inst\|74181:inst11\|74~0 3 COMB LCCOMB_X14_Y30_N8 2 " "Info: 3: + IC(0.486 ns) + CELL(0.438 ns) = 2.192 ns; Loc. = LCCOMB_X14_Y30_N8; Fanout = 2; COMB Node = 'alu_16:inst\|74181:inst11\|74~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { alu_16:inst|74181:inst11|43~0 alu_16:inst|74181:inst11|74~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.416 ns) 2.872 ns alu_16:inst\|74181:inst11\|77~2 4 COMB LCCOMB_X14_Y30_N0 1 " "Info: 4: + IC(0.264 ns) + CELL(0.416 ns) = 2.872 ns; Loc. = LCCOMB_X14_Y30_N0; Fanout = 1; COMB Node = 'alu_16:inst\|74181:inst11\|77~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { alu_16:inst|74181:inst11|74~0 alu_16:inst|74181:inst11|77~2 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 3.267 ns alu_16:inst\|74181:inst11\|77~3 5 COMB LCCOMB_X14_Y30_N2 1 " "Info: 5: + IC(0.245 ns) + CELL(0.150 ns) = 3.267 ns; Loc. = LCCOMB_X14_Y30_N2; Fanout = 1; COMB Node = 'alu_16:inst\|74181:inst11\|77~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { alu_16:inst|74181:inst11|77~2 alu_16:inst|74181:inst11|77~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.106 ns) 4.424 ns lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_datain_reg7 6 MEM M4K_X13_Y31 1 " "Info: 6: + IC(1.051 ns) + CELL(0.106 ns) = 4.424 ns; Loc. = M4K_X13_Y31; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { alu_16:inst|74181:inst11|77~3 lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_rpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.617 ns ( 36.55 % ) " "Info: Total cell delay = 1.617 ns ( 36.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.807 ns ( 63.45 % ) " "Info: Total interconnect delay = 2.807 ns ( 63.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.424 ns" { lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] alu_16:inst|74181:inst11|43~0 alu_16:inst|74181:inst11|74~0 alu_16:inst|74181:inst11|77~2 alu_16:inst|74181:inst11|77~3 lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.424 ns" { lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] {} alu_16:inst|74181:inst11|43~0 {} alu_16:inst|74181:inst11|74~0 {} alu_16:inst|74181:inst11|77~2 {} alu_16:inst|74181:inst11|77~3 {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.761ns 0.486ns 0.264ns 0.245ns 1.051ns } { 0.088ns 0.419ns 0.438ns 0.416ns 0.150ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.443 ns - Smallest " "Info: - Smallest clock skew is -1.443 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.020 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 7.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_AD12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD12; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -24 208 376 -8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.245 ns) 2.084 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11 2 COMB LCCOMB_X32_Y1_N0 3 " "Info: 2: + IC(0.989 ns) + CELL(0.245 ns) = 2.084 ns; Loc. = LCCOMB_X32_Y1_N0; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { -144 232 296 -96 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.787 ns) 3.097 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst4 3 REG LCFF_X32_Y1_N19 2 " "Info: 3: + IC(0.226 ns) + CELL(0.787 ns) = 3.097 ns; Loc. = LCFF_X32_Y1_N19; Fanout = 2; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { -56 328 392 24 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.398 ns) 4.568 ns CPU_4T_Final:inst2\|inst2 4 COMB LCCOMB_X32_Y1_N8 1 " "Info: 4: + IC(1.073 ns) + CELL(0.398 ns) = 4.568 ns; Loc. = LCCOMB_X32_Y1_N8; Fanout = 1; COMB Node = 'CPU_4T_Final:inst2\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4 CPU_4T_Final:inst2|inst2 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { 64 696 760 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.000 ns) 5.394 ns CPU_4T_Final:inst2\|inst2~clkctrl 5 COMB CLKCTRL_G15 29 " "Info: 5: + IC(0.826 ns) + CELL(0.000 ns) = 5.394 ns; Loc. = CLKCTRL_G15; Fanout = 29; COMB Node = 'CPU_4T_Final:inst2\|inst2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { 64 696 760 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.660 ns) 7.020 ns lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_datain_reg7 6 MEM M4K_X13_Y31 1 " "Info: 6: + IC(0.966 ns) + CELL(0.660 ns) = 7.020 ns; Loc. = M4K_X13_Y31; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { CPU_4T_Final:inst2|inst2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_rpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.940 ns ( 41.88 % ) " "Info: Total cell delay = 2.940 ns ( 41.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.080 ns ( 58.12 % ) " "Info: Total interconnect delay = 4.080 ns ( 58.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.020 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4 CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.020 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4 {} CPU_4T_Final:inst2|inst2 {} CPU_4T_Final:inst2|inst2~clkctrl {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.989ns 0.226ns 1.073ns 0.826ns 0.966ns } { 0.000ns 0.850ns 0.245ns 0.787ns 0.398ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.463 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 8.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_AD12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD12; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -24 208 376 -8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.787 ns) 2.602 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6 2 REG LCFF_X32_Y1_N27 2 " "Info: 2: + IC(0.965 ns) + CELL(0.787 ns) = 2.602 ns; Loc. = LCFF_X32_Y1_N27; Fanout = 2; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { 184 320 384 264 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.150 ns) 3.058 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11 3 COMB LCCOMB_X32_Y1_N0 3 " "Info: 3: + IC(0.306 ns) + CELL(0.150 ns) = 3.058 ns; Loc. = LCCOMB_X32_Y1_N0; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { -144 232 296 -96 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.787 ns) 4.071 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5 4 REG LCFF_X32_Y1_N3 2 " "Info: 4: + IC(0.226 ns) + CELL(0.787 ns) = 4.071 ns; Loc. = LCFF_X32_Y1_N3; Fanout = 2; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { 72 328 392 152 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.787 ns) 5.362 ns CPU_4T_Final:inst2\|inst8 5 REG LCFF_X31_Y1_N15 2 " "Info: 5: + IC(0.504 ns) + CELL(0.787 ns) = 5.362 ns; Loc. = LCFF_X31_Y1_N15; Fanout = 2; REG Node = 'CPU_4T_Final:inst2\|inst8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { -120 480 544 -40 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.275 ns) 5.950 ns CPU_4T_Final:inst2\|inst1 6 COMB LCCOMB_X31_Y1_N8 1 " "Info: 6: + IC(0.313 ns) + CELL(0.275 ns) = 5.950 ns; Loc. = LCCOMB_X31_Y1_N8; Fanout = 1; COMB Node = 'CPU_4T_Final:inst2\|inst1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst1 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { -8 696 760 40 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 6.868 ns CPU_4T_Final:inst2\|inst1~clkctrl 7 COMB CLKCTRL_G14 30 " "Info: 7: + IC(0.918 ns) + CELL(0.000 ns) = 6.868 ns; Loc. = CLKCTRL_G14; Fanout = 30; COMB Node = 'CPU_4T_Final:inst2\|inst1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { CPU_4T_Final:inst2|inst1 CPU_4T_Final:inst2|inst1~clkctrl } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { -8 696 760 40 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.635 ns) 8.463 ns lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|q_a\[1\] 8 MEM M4K_X13_Y30 9 " "Info: 8: + IC(0.960 ns) + CELL(0.635 ns) = 8.463 ns; Loc. = M4K_X13_Y30; Fanout = 9; MEM Node = 'lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { CPU_4T_Final:inst2|inst1~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_hg71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.271 ns ( 50.47 % ) " "Info: Total cell delay = 4.271 ns ( 50.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.192 ns ( 49.53 % ) " "Info: Total interconnect delay = 4.192 ns ( 49.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.463 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst1 CPU_4T_Final:inst2|inst1~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.463 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst1 {} CPU_4T_Final:inst2|inst1~clkctrl {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 0.965ns 0.306ns 0.226ns 0.504ns 0.313ns 0.918ns 0.960ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.787ns 0.787ns 0.275ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.020 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4 CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.020 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4 {} CPU_4T_Final:inst2|inst2 {} CPU_4T_Final:inst2|inst2~clkctrl {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.989ns 0.226ns 1.073ns 0.826ns 0.966ns } { 0.000ns 0.850ns 0.245ns 0.787ns 0.398ns 0.000ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.463 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst1 CPU_4T_Final:inst2|inst1~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.463 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst1 {} CPU_4T_Final:inst2|inst1~clkctrl {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 0.965ns 0.306ns 0.226ns 0.504ns 0.313ns 0.918ns 0.960ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.787ns 0.787ns 0.275ns 0.000ns 0.635ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_hg71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_rpa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.424 ns" { lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] alu_16:inst|74181:inst11|43~0 alu_16:inst|74181:inst11|74~0 alu_16:inst|74181:inst11|77~2 alu_16:inst|74181:inst11|77~3 lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.424 ns" { lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] {} alu_16:inst|74181:inst11|43~0 {} alu_16:inst|74181:inst11|74~0 {} alu_16:inst|74181:inst11|77~2 {} alu_16:inst|74181:inst11|77~3 {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.761ns 0.486ns 0.264ns 0.245ns 1.051ns } { 0.088ns 0.419ns 0.438ns 0.416ns 0.150ns 0.106ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.020 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4 CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.020 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4 {} CPU_4T_Final:inst2|inst2 {} CPU_4T_Final:inst2|inst2~clkctrl {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.989ns 0.226ns 1.073ns 0.826ns 0.966ns } { 0.000ns 0.850ns 0.245ns 0.787ns 0.398ns 0.000ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.463 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst1 CPU_4T_Final:inst2|inst1~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.463 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst1 {} CPU_4T_Final:inst2|inst1~clkctrl {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 0.965ns 0.306ns 0.226ns 0.504ns 0.313ns 0.918ns 0.960ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.787ns 0.787ns 0.275ns 0.000ns 0.635ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 20 " "Warning: Circuit may not operate. Detected 20 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\] lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\] CLK 706 ps " "Info: Found hold time violation between source  pin or register \"lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\]\" and destination pin or register \"lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\]\" for clock \"CLK\" (Hold time is 706 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.388 ns + Largest " "Info: + Largest clock skew is 1.388 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.333 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 8.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_AD12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD12; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -24 208 376 -8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.787 ns) 2.602 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6 2 REG LCFF_X32_Y1_N27 2 " "Info: 2: + IC(0.965 ns) + CELL(0.787 ns) = 2.602 ns; Loc. = LCFF_X32_Y1_N27; Fanout = 2; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { 184 320 384 264 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.150 ns) 3.058 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11 3 COMB LCCOMB_X32_Y1_N0 3 " "Info: 3: + IC(0.306 ns) + CELL(0.150 ns) = 3.058 ns; Loc. = LCCOMB_X32_Y1_N0; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { -144 232 296 -96 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.787 ns) 4.071 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5 4 REG LCFF_X32_Y1_N3 2 " "Info: 4: + IC(0.226 ns) + CELL(0.787 ns) = 4.071 ns; Loc. = LCFF_X32_Y1_N3; Fanout = 2; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { 72 328 392 152 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.787 ns) 5.362 ns CPU_4T_Final:inst2\|inst8 5 REG LCFF_X31_Y1_N15 2 " "Info: 5: + IC(0.504 ns) + CELL(0.787 ns) = 5.362 ns; Loc. = LCFF_X31_Y1_N15; Fanout = 2; REG Node = 'CPU_4T_Final:inst2\|inst8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { -120 480 544 -40 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.150 ns) 5.956 ns CPU_4T_Final:inst2\|inst2 6 COMB LCCOMB_X32_Y1_N8 1 " "Info: 6: + IC(0.444 ns) + CELL(0.150 ns) = 5.956 ns; Loc. = LCCOMB_X32_Y1_N8; Fanout = 1; COMB Node = 'CPU_4T_Final:inst2\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst2 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { 64 696 760 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.000 ns) 6.782 ns CPU_4T_Final:inst2\|inst2~clkctrl 7 COMB CLKCTRL_G15 29 " "Info: 7: + IC(0.826 ns) + CELL(0.000 ns) = 6.782 ns; Loc. = CLKCTRL_G15; Fanout = 29; COMB Node = 'CPU_4T_Final:inst2\|inst2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { 64 696 760 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 8.333 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\] 8 REG LCFF_X5_Y29_N15 2 " "Info: 8: + IC(1.014 ns) + CELL(0.537 ns) = 8.333 ns; Loc. = LCFF_X5_Y29_N15; Fanout = 2; REG Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { CPU_4T_Final:inst2|inst2~clkctrl lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 80 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.048 ns ( 48.58 % ) " "Info: Total cell delay = 4.048 ns ( 48.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.285 ns ( 51.42 % ) " "Info: Total interconnect delay = 4.285 ns ( 51.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.333 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.333 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst2 {} CPU_4T_Final:inst2|inst2~clkctrl {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} } { 0.000ns 0.000ns 0.965ns 0.306ns 0.226ns 0.504ns 0.444ns 0.826ns 1.014ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.945 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 6.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_AD12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD12; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -24 208 376 -8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.245 ns) 2.084 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11 2 COMB LCCOMB_X32_Y1_N0 3 " "Info: 2: + IC(0.989 ns) + CELL(0.245 ns) = 2.084 ns; Loc. = LCCOMB_X32_Y1_N0; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { -144 232 296 -96 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.787 ns) 3.097 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst4 3 REG LCFF_X32_Y1_N19 2 " "Info: 3: + IC(0.226 ns) + CELL(0.787 ns) = 3.097 ns; Loc. = LCFF_X32_Y1_N19; Fanout = 2; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { -56 328 392 24 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.398 ns) 4.568 ns CPU_4T_Final:inst2\|inst2 4 COMB LCCOMB_X32_Y1_N8 1 " "Info: 4: + IC(1.073 ns) + CELL(0.398 ns) = 4.568 ns; Loc. = LCCOMB_X32_Y1_N8; Fanout = 1; COMB Node = 'CPU_4T_Final:inst2\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4 CPU_4T_Final:inst2|inst2 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { 64 696 760 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.000 ns) 5.394 ns CPU_4T_Final:inst2\|inst2~clkctrl 5 COMB CLKCTRL_G15 29 " "Info: 5: + IC(0.826 ns) + CELL(0.000 ns) = 5.394 ns; Loc. = CLKCTRL_G15; Fanout = 29; COMB Node = 'CPU_4T_Final:inst2\|inst2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { 64 696 760 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 6.945 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\] 6 REG LCFF_X5_Y29_N15 2 " "Info: 6: + IC(1.014 ns) + CELL(0.537 ns) = 6.945 ns; Loc. = LCFF_X5_Y29_N15; Fanout = 2; REG Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { CPU_4T_Final:inst2|inst2~clkctrl lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 80 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.817 ns ( 40.56 % ) " "Info: Total cell delay = 2.817 ns ( 40.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.128 ns ( 59.44 % ) " "Info: Total interconnect delay = 4.128 ns ( 59.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.945 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4 CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.945 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4 {} CPU_4T_Final:inst2|inst2 {} CPU_4T_Final:inst2|inst2~clkctrl {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} } { 0.000ns 0.000ns 0.989ns 0.226ns 1.073ns 0.826ns 1.014ns } { 0.000ns 0.850ns 0.245ns 0.787ns 0.398ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.333 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.333 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst2 {} CPU_4T_Final:inst2|inst2~clkctrl {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} } { 0.000ns 0.000ns 0.965ns 0.306ns 0.226ns 0.504ns 0.444ns 0.826ns 1.014ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.945 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4 CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.945 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4 {} CPU_4T_Final:inst2|inst2 {} CPU_4T_Final:inst2|inst2~clkctrl {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} } { 0.000ns 0.000ns 0.989ns 0.226ns 1.073ns 0.826ns 1.014ns } { 0.000ns 0.850ns 0.245ns 0.787ns 0.398ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 80 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.698 ns - Shortest register register " "Info: - Shortest register to register delay is 0.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\] 1 REG LCFF_X5_Y29_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y29_N15; Fanout = 2; REG Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 80 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.150 ns) 0.614 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|counter_comb_bita5 2 COMB LCCOMB_X5_Y29_N14 1 " "Info: 2: + IC(0.464 ns) + CELL(0.150 ns) = 0.614 ns; Loc. = LCCOMB_X5_Y29_N14; Fanout = 1; COMB Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|counter_comb_bita5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.614 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 64 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.698 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\] 3 REG LCFF_X5_Y29_N15 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.698 ns; Loc. = LCFF_X5_Y29_N15; Fanout = 2; REG Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita5 lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 80 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 33.52 % ) " "Info: Total cell delay = 0.234 ns ( 33.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.464 ns ( 66.48 % ) " "Info: Total interconnect delay = 0.464 ns ( 66.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita5 lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.698 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita5 {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} } { 0.000ns 0.464ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 80 12 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.333 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.333 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst2 {} CPU_4T_Final:inst2|inst2~clkctrl {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} } { 0.000ns 0.000ns 0.965ns 0.306ns 0.226ns 0.504ns 0.444ns 0.826ns 1.014ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.945 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4 CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.945 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4 {} CPU_4T_Final:inst2|inst2 {} CPU_4T_Final:inst2|inst2~clkctrl {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} } { 0.000ns 0.000ns 0.989ns 0.226ns 1.073ns 0.826ns 1.014ns } { 0.000ns 0.850ns 0.245ns 0.787ns 0.398ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita5 lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.698 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita5 {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} } { 0.000ns 0.464ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[2\]~9 jump_address\[2\] aload 4.592 ns register " "Info: tsu for register \"lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[2\]~9\" (data pin = \"jump_address\[2\]\", clock pin = \"aload\") is 4.592 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.358 ns + Longest pin register " "Info: + Longest pin to register delay is 6.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns jump_address\[2\] 1 PIN PIN_H3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_H3; Fanout = 2; PIN Node = 'jump_address\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { jump_address[2] } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -288 192 376 -272 "jump_address\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.221 ns) + CELL(0.275 ns) 6.358 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[2\]~9 2 REG LCCOMB_X5_Y29_N30 3 " "Info: 2: + IC(5.221 ns) + CELL(0.275 ns) = 6.358 ns; Loc. = LCCOMB_X5_Y29_N30; Fanout = 3; REG Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[2\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.496 ns" { jump_address[2] lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[2]~9 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 17.88 % ) " "Info: Total cell delay = 1.137 ns ( 17.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.221 ns ( 82.12 % ) " "Info: Total interconnect delay = 5.221 ns ( 82.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.358 ns" { jump_address[2] lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[2]~9 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.358 ns" { jump_address[2] {} jump_address[2]~combout {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[2]~9 {} } { 0.000ns 0.000ns 5.221ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.828 ns + " "Info: + Micro setup delay of destination is 0.828 ns" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aload destination 2.594 ns - Shortest register " "Info: - Shortest clock path from clock \"aload\" to destination register is 2.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns aload 1 CLK PIN_P2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 8; CLK Node = 'aload'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { aload } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -120 208 376 -104 "aload" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns aload~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'aload~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { aload aload~clkctrl } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -120 208 376 -104 "aload" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.150 ns) 2.594 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[2\]~9 3 REG LCCOMB_X5_Y29_N30 3 " "Info: 3: + IC(1.327 ns) + CELL(0.150 ns) = 2.594 ns; Loc. = LCCOMB_X5_Y29_N30; Fanout = 3; REG Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[2\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { aload~clkctrl lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[2]~9 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 44.29 % ) " "Info: Total cell delay = 1.149 ns ( 44.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.445 ns ( 55.71 % ) " "Info: Total interconnect delay = 1.445 ns ( 55.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.594 ns" { aload aload~clkctrl lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[2]~9 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.594 ns" { aload {} aload~combout {} aload~clkctrl {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[2]~9 {} } { 0.000ns 0.000ns 0.118ns 1.327ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.358 ns" { jump_address[2] lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[2]~9 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.358 ns" { jump_address[2] {} jump_address[2]~combout {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[2]~9 {} } { 0.000ns 0.000ns 5.221ns } { 0.000ns 0.862ns 0.275ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.594 ns" { aload aload~clkctrl lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[2]~9 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.594 ns" { aload {} aload~combout {} aload~clkctrl {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[2]~9 {} } { 0.000ns 0.000ns 0.118ns 1.327ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK cout\[6\] lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_we_reg 15.768 ns memory " "Info: tco from clock \"CLK\" to destination pin \"cout\[6\]\" through memory \"lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_we_reg\" is 15.768 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.409 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 8.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_AD12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD12; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -24 208 376 -8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.787 ns) 2.602 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6 2 REG LCFF_X32_Y1_N27 2 " "Info: 2: + IC(0.965 ns) + CELL(0.787 ns) = 2.602 ns; Loc. = LCFF_X32_Y1_N27; Fanout = 2; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { 184 320 384 264 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.150 ns) 3.058 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11 3 COMB LCCOMB_X32_Y1_N0 3 " "Info: 3: + IC(0.306 ns) + CELL(0.150 ns) = 3.058 ns; Loc. = LCCOMB_X32_Y1_N0; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { -144 232 296 -96 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.787 ns) 4.071 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5 4 REG LCFF_X32_Y1_N3 2 " "Info: 4: + IC(0.226 ns) + CELL(0.787 ns) = 4.071 ns; Loc. = LCFF_X32_Y1_N3; Fanout = 2; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { 72 328 392 152 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.787 ns) 5.362 ns CPU_4T_Final:inst2\|inst8 5 REG LCFF_X31_Y1_N15 2 " "Info: 5: + IC(0.504 ns) + CELL(0.787 ns) = 5.362 ns; Loc. = LCFF_X31_Y1_N15; Fanout = 2; REG Node = 'CPU_4T_Final:inst2\|inst8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { -120 480 544 -40 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.150 ns) 5.956 ns CPU_4T_Final:inst2\|inst2 6 COMB LCCOMB_X32_Y1_N8 1 " "Info: 6: + IC(0.444 ns) + CELL(0.150 ns) = 5.956 ns; Loc. = LCCOMB_X32_Y1_N8; Fanout = 1; COMB Node = 'CPU_4T_Final:inst2\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst2 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { 64 696 760 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.000 ns) 6.782 ns CPU_4T_Final:inst2\|inst2~clkctrl 7 COMB CLKCTRL_G15 29 " "Info: 7: + IC(0.826 ns) + CELL(0.000 ns) = 6.782 ns; Loc. = CLKCTRL_G15; Fanout = 29; COMB Node = 'CPU_4T_Final:inst2\|inst2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { 64 696 760 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.661 ns) 8.409 ns lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_we_reg 8 MEM M4K_X13_Y31 8 " "Info: 8: + IC(0.966 ns) + CELL(0.661 ns) = 8.409 ns; Loc. = M4K_X13_Y31; Fanout = 8; MEM Node = 'lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { CPU_4T_Final:inst2|inst2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_rpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.172 ns ( 49.61 % ) " "Info: Total cell delay = 4.172 ns ( 49.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.237 ns ( 50.39 % ) " "Info: Total interconnect delay = 4.237 ns ( 50.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.409 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.409 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst2 {} CPU_4T_Final:inst2|inst2~clkctrl {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.965ns 0.306ns 0.226ns 0.504ns 0.444ns 0.826ns 0.966ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.787ns 0.787ns 0.150ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_rpa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.150 ns + Longest memory pin " "Info: + Longest memory to pin delay is 7.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X13_Y31 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y31; Fanout = 8; MEM Node = 'lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_rpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|q_a\[6\] 2 MEM M4K_X13_Y31 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X13_Y31; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|q_a\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_rpa1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(2.798 ns) 7.150 ns cout\[6\] 3 PIN PIN_B9 0 " "Info: 3: + IC(1.359 ns) + CELL(2.798 ns) = 7.150 ns; Loc. = PIN_B9; Fanout = 0; PIN Node = 'cout\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.157 ns" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|q_a[6] cout[6] } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -456 1072 1248 -440 "cout\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.791 ns ( 80.99 % ) " "Info: Total cell delay = 5.791 ns ( 80.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.359 ns ( 19.01 % ) " "Info: Total interconnect delay = 1.359 ns ( 19.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.150 ns" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|q_a[6] cout[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.150 ns" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|q_a[6] {} cout[6] {} } { 0.000ns 0.000ns 1.359ns } { 0.000ns 2.993ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.409 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst2 CPU_4T_Final:inst2|inst2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.409 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst2 {} CPU_4T_Final:inst2|inst2~clkctrl {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.965ns 0.306ns 0.226ns 0.504ns 0.444ns 0.826ns 0.966ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.787ns 0.787ns 0.150ns 0.000ns 0.661ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.150 ns" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|q_a[6] cout[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.150 ns" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|q_a[6] {} cout[6] {} } { 0.000ns 0.000ns 1.359ns } { 0.000ns 2.993ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "jump_address\[0\] PC\[0\] 10.664 ns Longest " "Info: Longest tpd from source pin \"jump_address\[0\]\" to destination pin \"PC\[0\]\" is 10.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns jump_address\[0\] 1 PIN PIN_F2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_F2; Fanout = 2; PIN Node = 'jump_address\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { jump_address[0] } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -288 192 376 -272 "jump_address\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.008 ns) + CELL(0.438 ns) 6.318 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[0\]~10 2 COMB LCCOMB_X4_Y29_N14 1 " "Info: 2: + IC(5.008 ns) + CELL(0.438 ns) = 6.318 ns; Loc. = LCCOMB_X4_Y29_N14; Fanout = 1; COMB Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[0\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.446 ns" { jump_address[0] lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[0]~10 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 83 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.150 ns) 6.914 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[0\]~11 3 COMB LCCOMB_X5_Y29_N2 2 " "Info: 3: + IC(0.446 ns) + CELL(0.150 ns) = 6.914 ns; Loc. = LCCOMB_X5_Y29_N2; Fanout = 2; COMB Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[0\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[0]~10 lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[0]~11 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 83 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(2.808 ns) 10.664 ns PC\[0\] 4 PIN PIN_C4 0 " "Info: 4: + IC(0.942 ns) + CELL(2.808 ns) = 10.664 ns; Loc. = PIN_C4; Fanout = 0; PIN Node = 'PC\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.750 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[0]~11 PC[0] } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -200 928 1104 -184 "PC\[5..0\]" "" } { -288 560 640 -272 "PC\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.268 ns ( 40.02 % ) " "Info: Total cell delay = 4.268 ns ( 40.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.396 ns ( 59.98 % ) " "Info: Total interconnect delay = 6.396 ns ( 59.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.664 ns" { jump_address[0] lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[0]~10 lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[0]~11 PC[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.664 ns" { jump_address[0] {} jump_address[0]~combout {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[0]~10 {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[0]~11 {} PC[0] {} } { 0.000ns 0.000ns 5.008ns 0.446ns 0.942ns } { 0.000ns 0.872ns 0.438ns 0.150ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg5 aload CLK 3.944 ns memory " "Info: th for memory \"lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg5\" (data pin = \"aload\", clock pin = \"CLK\") is 3.944 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.489 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 8.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 CLK PIN_AD12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD12; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -24 208 376 -8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.787 ns) 2.602 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6 2 REG LCFF_X32_Y1_N27 2 " "Info: 2: + IC(0.965 ns) + CELL(0.787 ns) = 2.602 ns; Loc. = LCFF_X32_Y1_N27; Fanout = 2; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { 184 320 384 264 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.150 ns) 3.058 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11 3 COMB LCCOMB_X32_Y1_N0 3 " "Info: 3: + IC(0.306 ns) + CELL(0.150 ns) = 3.058 ns; Loc. = LCCOMB_X32_Y1_N0; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { -144 232 296 -96 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.787 ns) 4.071 ns CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5 4 REG LCFF_X32_Y1_N3 2 " "Info: 4: + IC(0.226 ns) + CELL(0.787 ns) = 4.071 ns; Loc. = LCFF_X32_Y1_N3; Fanout = 2; REG Node = 'CPU_4T_Final:inst2\|CPU_4T_origin:inst\|inst5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 } "NODE_NAME" } } { "CPU_4T_origin.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_origin.bdf" { { 72 328 392 152 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.787 ns) 5.362 ns CPU_4T_Final:inst2\|inst8 5 REG LCFF_X31_Y1_N15 2 " "Info: 5: + IC(0.504 ns) + CELL(0.787 ns) = 5.362 ns; Loc. = LCFF_X31_Y1_N15; Fanout = 2; REG Node = 'CPU_4T_Final:inst2\|inst8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { -120 480 544 -40 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.275 ns) 5.950 ns CPU_4T_Final:inst2\|inst1 6 COMB LCCOMB_X31_Y1_N8 1 " "Info: 6: + IC(0.313 ns) + CELL(0.275 ns) = 5.950 ns; Loc. = LCCOMB_X31_Y1_N8; Fanout = 1; COMB Node = 'CPU_4T_Final:inst2\|inst1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst1 } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { -8 696 760 40 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 6.868 ns CPU_4T_Final:inst2\|inst1~clkctrl 7 COMB CLKCTRL_G14 30 " "Info: 7: + IC(0.918 ns) + CELL(0.000 ns) = 6.868 ns; Loc. = CLKCTRL_G14; Fanout = 30; COMB Node = 'CPU_4T_Final:inst2\|inst1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { CPU_4T_Final:inst2|inst1 CPU_4T_Final:inst2|inst1~clkctrl } "NODE_NAME" } } { "CPU_4T_Final.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T_Final.bdf" { { -8 696 760 40 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.661 ns) 8.489 ns lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg5 8 MEM M4K_X13_Y30 8 " "Info: 8: + IC(0.960 ns) + CELL(0.661 ns) = 8.489 ns; Loc. = M4K_X13_Y30; Fanout = 8; MEM Node = 'lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { CPU_4T_Final:inst2|inst1~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_hg71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.297 ns ( 50.62 % ) " "Info: Total cell delay = 4.297 ns ( 50.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.192 ns ( 49.38 % ) " "Info: Total interconnect delay = 4.192 ns ( 49.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.489 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst1 CPU_4T_Final:inst2|inst1~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.489 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst1 {} CPU_4T_Final:inst2|inst1~clkctrl {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.965ns 0.306ns 0.226ns 0.504ns 0.313ns 0.918ns 0.960ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.787ns 0.787ns 0.275ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_hg71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.779 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns aload 1 CLK PIN_P2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 8; CLK Node = 'aload'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { aload } "NODE_NAME" } } { "CPU_4T.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit_4T/CPU_4T.bdf" { { -120 208 376 -104 "aload" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.275 ns) 2.705 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[5\]~0 2 COMB LCCOMB_X4_Y29_N16 1 " "Info: 2: + IC(1.431 ns) + CELL(0.275 ns) = 2.705 ns; Loc. = LCCOMB_X4_Y29_N16; Fanout = 1; COMB Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[5\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { aload lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~0 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 83 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.150 ns) 3.287 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[5\]~1 3 COMB LCCOMB_X5_Y29_N0 2 " "Info: 3: + IC(0.432 ns) + CELL(0.150 ns) = 3.287 ns; Loc. = LCCOMB_X5_Y29_N0; Fanout = 2; COMB Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[5\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~0 lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~1 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/cntr_n1j.tdf" 83 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.142 ns) 4.779 ns lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg5 4 MEM M4K_X13_Y30 8 " "Info: 4: + IC(1.350 ns) + CELL(0.142 ns) = 4.779 ns; Loc. = M4K_X13_Y30; Fanout = 8; MEM Node = 'lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~1 lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit_4T/db/altsyncram_hg71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.566 ns ( 32.77 % ) " "Info: Total cell delay = 1.566 ns ( 32.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.213 ns ( 67.23 % ) " "Info: Total interconnect delay = 3.213 ns ( 67.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.779 ns" { aload lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~0 lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~1 lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.779 ns" { aload {} aload~combout {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~0 {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~1 {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 1.431ns 0.432ns 1.350ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.489 ns" { CLK CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 CPU_4T_Final:inst2|inst8 CPU_4T_Final:inst2|inst1 CPU_4T_Final:inst2|inst1~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.489 ns" { CLK {} CLK~combout {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11 {} CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5 {} CPU_4T_Final:inst2|inst8 {} CPU_4T_Final:inst2|inst1 {} CPU_4T_Final:inst2|inst1~clkctrl {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.965ns 0.306ns 0.226ns 0.504ns 0.313ns 0.918ns 0.960ns } { 0.000ns 0.850ns 0.787ns 0.150ns 0.787ns 0.787ns 0.275ns 0.000ns 0.661ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.779 ns" { aload lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~0 lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~1 lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.779 ns" { aload {} aload~combout {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~0 {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~1 {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 1.431ns 0.432ns 1.350ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.142ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 21:14:49 2022 " "Info: Processing ended: Tue Oct 25 21:14:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
