# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Digital_Design_ARM_Processor.srcs/sources_1/new/CONDLogic.vhd" \
"../../../../Digital_Design_ARM_Processor.srcs/sources_1/new/Control.vhd" \
"../../../../Digital_Design_ARM_Processor.srcs/sources_1/new/FSM.vhd" \
"../../../../Digital_Design_ARM_Processor.srcs/sources_1/new/InstrDec.vhd" \
"../../../../Digital_Design_ARM_Processor.srcs/sim_1/new/Control_TB.vhd" \

# Do not sort compile order
nosort
