#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fe2cf26370 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v000001fe2cf26730_0 .net "Q", 1 0, L_000001fe2ced8950;  1 drivers
v000001fe2cf237d0_0 .var "clk", 0 0;
v000001fe2cf23870_0 .var "reset", 0 0;
S_000001fe2cf26500 .scope module, "dut" "sequential_circuit" 2 7, 3 1 0, S_000001fe2cf26370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "Q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_000001fe2ced8950 .functor BUFZ 2, v000001fe2ced6cc0_0, C4<00>, C4<00>, C4<00>;
v000001fe2ced6cc0_0 .var "Flop", 1 0;
v000001fe2ced6440_0 .net "Q", 1 0, L_000001fe2ced8950;  alias, 1 drivers
v000001fe2ced88b0_0 .net "clk", 0 0, v000001fe2cf237d0_0;  1 drivers
v000001fe2cf26690_0 .net "reset", 0 0, v000001fe2cf23870_0;  1 drivers
E_000001fe2cedc9b0 .event posedge, v000001fe2cf26690_0, v000001fe2ced88b0_0;
    .scope S_000001fe2cf26500;
T_0 ;
    %wait E_000001fe2cedc9b0;
    %load/vec4 v000001fe2cf26690_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fe2ced6cc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fe2ced6cc0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001fe2ced6cc0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001fe2cf26370;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fe2cf237d0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000001fe2cf26370;
T_2 ;
    %load/vec4 v000001fe2cf237d0_0;
    %inv;
    %assign/vec4 v000001fe2cf237d0_0, 0;
    %delay 5, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000001fe2cf26370;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe2cf23870_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fe2cf23870_0, 0;
    %delay 100, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001fe2cf26370;
T_4 ;
    %vpi_call 2 27 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "design.v";
