#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Jan 26 20:23:53 2022
# Process ID: 58678
# Current directory: /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.runs/impl_1/vivado.jou
# Running On: agustinsilva447-Lenovo-G50-80, OS: Linux, CPU Frequency: 837.702 MHz, CPU Physical cores: 2, Host memory: 12480 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2591.395 ; gain = 8.930 ; free physical = 1449 ; free virtual = 6951
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agustinsilva447/Descargas/pynq/core-comblock-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/agustinsilva447/Vitis/Vivado/2021.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2607.410 ; gain = 16.016 ; free physical = 1372 ; free virtual = 6885
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.gen/sources_1/bd/design_1/ip/design_1_comblock_0_0/design_1_comblock_0_0.dcp' for cell 'design_1_i/comblock_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.gen/sources_1/bd/design_1/ip/design_1_top_pynq_0_0/design_1_top_pynq_0_0.dcp' for cell 'design_1_i/top_pynq_0'
INFO: [Project 1-454] Reading design checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2607.691 ; gain = 0.000 ; free physical = 981 ; free virtual = 6498
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.617 ; gain = 0.000 ; free physical = 931 ; free virtual = 6447
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2631.617 ; gain = 24.207 ; free physical = 931 ; free virtual = 6447
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2647.590 ; gain = 15.973 ; free physical = 912 ; free virtual = 6428

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1994ac6cc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2710.402 ; gain = 62.812 ; free physical = 546 ; free virtual = 6062

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c5301428

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2951.449 ; gain = 0.000 ; free physical = 325 ; free virtual = 5841
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 35 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 946a9fe1

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2951.449 ; gain = 0.000 ; free physical = 325 ; free virtual = 5841
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 96 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 61f0fa5a

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2951.449 ; gain = 0.000 ; free physical = 324 ; free virtual = 5841
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 231 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/comblock_0/U0/comblock_i/reg1_o[0]_BUFG_inst to drive 130 load(s) on clock net design_1_i/comblock_0/U0/comblock_i/reg1_o_BUFG[0]
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: bd8e464e

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2951.449 ; gain = 0.000 ; free physical = 324 ; free virtual = 5841
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: bd8e464e

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2951.449 ; gain = 0.000 ; free physical = 324 ; free virtual = 5841
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: bd8e464e

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2951.449 ; gain = 0.000 ; free physical = 324 ; free virtual = 5841
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |              35  |                                              0  |
|  Constant propagation         |               0  |              96  |                                              0  |
|  Sweep                        |               0  |             231  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2951.449 ; gain = 0.000 ; free physical = 324 ; free virtual = 5841
Ending Logic Optimization Task | Checksum: 7255d68e

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2951.449 ; gain = 0.000 ; free physical = 324 ; free virtual = 5841

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 7255d68e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2951.449 ; gain = 0.000 ; free physical = 324 ; free virtual = 5841

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7255d68e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2951.449 ; gain = 0.000 ; free physical = 324 ; free virtual = 5841

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2951.449 ; gain = 0.000 ; free physical = 324 ; free virtual = 5841
Ending Netlist Obfuscation Task | Checksum: 7255d68e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2951.449 ; gain = 0.000 ; free physical = 324 ; free virtual = 5841
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2951.449 ; gain = 319.832 ; free physical = 324 ; free virtual = 5841
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2991.469 ; gain = 0.000 ; free physical = 316 ; free virtual = 5835
INFO: [Common 17-1381] The checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 259 ; free virtual = 5776
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 61bca523

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 259 ; free virtual = 5776
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 259 ; free virtual = 5776

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10e6e3f6f

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 282 ; free virtual = 5799

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a5954660

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 292 ; free virtual = 5810

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a5954660

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 292 ; free virtual = 5810
Phase 1 Placer Initialization | Checksum: 1a5954660

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 292 ; free virtual = 5810

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d26fce4e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 291 ; free virtual = 5808

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12f919f01

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 291 ; free virtual = 5808

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12f919f01

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 291 ; free virtual = 5808

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 25 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 11 nets or LUTs. Breaked 0 LUT, combined 11 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 272 ; free virtual = 5791

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             11  |                    11  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             11  |                    11  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 13bd127b5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 272 ; free virtual = 5791
Phase 2.4 Global Placement Core | Checksum: 1fc2eb56f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 272 ; free virtual = 5790
Phase 2 Global Placement | Checksum: 1fc2eb56f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 272 ; free virtual = 5790

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c4efac41

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 272 ; free virtual = 5790

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 136820ea4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 272 ; free virtual = 5791

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12ab215c6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 272 ; free virtual = 5791

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 164fa658e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 272 ; free virtual = 5791

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14afaf91b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 269 ; free virtual = 5787

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a1c95004

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 269 ; free virtual = 5788

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2527223cc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 269 ; free virtual = 5788
Phase 3 Detail Placement | Checksum: 2527223cc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 269 ; free virtual = 5787

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10a158331

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.387 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 721d1736

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 268 ; free virtual = 5785
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1021b4e89

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 268 ; free virtual = 5785
Phase 4.1.1.1 BUFG Insertion | Checksum: 10a158331

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 268 ; free virtual = 5785

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.387. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ea241dc6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 268 ; free virtual = 5785

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 268 ; free virtual = 5785
Phase 4.1 Post Commit Optimization | Checksum: 1ea241dc6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 268 ; free virtual = 5785

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ea241dc6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 269 ; free virtual = 5786

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ea241dc6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 269 ; free virtual = 5786
Phase 4.3 Placer Reporting | Checksum: 1ea241dc6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 269 ; free virtual = 5786

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 269 ; free virtual = 5786

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 269 ; free virtual = 5786
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 251e0ecd4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 269 ; free virtual = 5786
Ending Placer Task | Checksum: 1593eec2c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 269 ; free virtual = 5786
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 283 ; free virtual = 5800
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 275 ; free virtual = 5797
INFO: [Common 17-1381] The checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 268 ; free virtual = 5787
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 278 ; free virtual = 5798
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3089.098 ; gain = 0.000 ; free physical = 246 ; free virtual = 5769
INFO: [Common 17-1381] The checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a8919d66 ConstDB: 0 ShapeSum: b0ad4ec6 RouteDB: 0
Post Restoration Checksum: NetGraph: c6ff7715 NumContArr: b29d3415 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1799cab2a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 3129.562 ; gain = 40.465 ; free physical = 138 ; free virtual = 5641

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1799cab2a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 3129.562 ; gain = 40.465 ; free physical = 141 ; free virtual = 5644

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1799cab2a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 3137.559 ; gain = 48.461 ; free physical = 161 ; free virtual = 5626

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1799cab2a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 3137.559 ; gain = 48.461 ; free physical = 161 ; free virtual = 5626
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15fef420b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 3160.441 ; gain = 71.344 ; free physical = 150 ; free virtual = 5617
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.420  | TNS=0.000  | WHS=-0.239 | THS=-11.899|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0122709 %
  Global Horizontal Routing Utilization  = 0.0132691 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1363
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1306
  Number of Partially Routed Nets     = 57
  Number of Node Overlaps             = 94

Phase 2 Router Initialization | Checksum: 14044351b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 3160.441 ; gain = 71.344 ; free physical = 146 ; free virtual = 5613

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 14044351b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 3160.441 ; gain = 71.344 ; free physical = 146 ; free virtual = 5613
Phase 3 Initial Routing | Checksum: 1aad5ddb9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 3160.441 ; gain = 71.344 ; free physical = 146 ; free virtual = 5613

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.705  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e1597af1

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 3160.441 ; gain = 71.344 ; free physical = 146 ; free virtual = 5613
Phase 4 Rip-up And Reroute | Checksum: 1e1597af1

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 3160.441 ; gain = 71.344 ; free physical = 146 ; free virtual = 5613

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1fdac2cc0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 3160.441 ; gain = 71.344 ; free physical = 146 ; free virtual = 5613
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.820  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1fdac2cc0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 3160.441 ; gain = 71.344 ; free physical = 146 ; free virtual = 5613

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fdac2cc0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 3160.441 ; gain = 71.344 ; free physical = 146 ; free virtual = 5613
Phase 5 Delay and Skew Optimization | Checksum: 1fdac2cc0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 3160.441 ; gain = 71.344 ; free physical = 146 ; free virtual = 5613

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12479ca4d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 3160.441 ; gain = 71.344 ; free physical = 146 ; free virtual = 5613
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.820  | TNS=0.000  | WHS=0.065  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17886f6b2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 3160.441 ; gain = 71.344 ; free physical = 146 ; free virtual = 5613
Phase 6 Post Hold Fix | Checksum: 17886f6b2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 3160.441 ; gain = 71.344 ; free physical = 146 ; free virtual = 5613

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.223568 %
  Global Horizontal Routing Utilization  = 0.183232 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1133dfb56

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 3160.441 ; gain = 71.344 ; free physical = 146 ; free virtual = 5613

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1133dfb56

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 3160.441 ; gain = 71.344 ; free physical = 146 ; free virtual = 5612

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 143b3c5ab

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 3192.457 ; gain = 103.359 ; free physical = 145 ; free virtual = 5612

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.820  | TNS=0.000  | WHS=0.065  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 143b3c5ab

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 3192.457 ; gain = 103.359 ; free physical = 145 ; free virtual = 5612
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 3192.457 ; gain = 103.359 ; free physical = 168 ; free virtual = 5635

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 3192.457 ; gain = 103.359 ; free physical = 168 ; free virtual = 5635
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3192.457 ; gain = 0.000 ; free physical = 157 ; free virtual = 5628
INFO: [Common 17-1381] The checkpoint '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_1/acks_out_reg_i_1__0_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/acks_out_reg_i_1__0/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_1/acks_out_reg_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_1/ce_reg_i_1__0_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/ce_reg_i_1__0/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_1/ce_reg_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/acks_out_reg_i_2__0/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/acks_out_reg_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_1/reset_control_reg_i_2__5_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/reset_control_reg_i_2__5/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_1/reset_control_reg_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_2/acks_out_reg_i_1__2_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/acks_out_reg_i_1__2/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_2/acks_out_reg_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_2/ce_reg_i_1__2_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/ce_reg_i_1__2/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_2/ce_reg_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/acks_out_reg_i_2__2/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/acks_out_reg_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_2/reset_control_reg_i_2__4_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/reset_control_reg_i_2__4/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_2/reset_control_reg_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_3/acks_out_reg_i_1__4_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/acks_out_reg_i_1__4/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_3/acks_out_reg_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_3/ce_reg_i_1__4_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/ce_reg_i_1__4/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_3/ce_reg_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/acks_out_reg_i_2__4/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/acks_out_reg_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_3/reset_control_reg_i_2__3_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/reset_control_reg_i_2__3/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_3/reset_control_reg_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_4/acks_out is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/acks_out_reg_i_1__5/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_4/acks_out_reg_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_4/ce_reg_i_1__5_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/ce_reg_i_1__5/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_4/ce_reg_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/acks_out_reg_i_2__5/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/acks_out_reg_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_4/reset_control_reg_i_2__2_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/reset_control_reg_i_2__2/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_4/reset_control_reg_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_5/acks_out is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/acks_out_reg_i_1__3/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_5/acks_out_reg_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_5/ce_reg_i_1__3_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/ce_reg_i_1__3/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_5/ce_reg_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_5/logic/FSM_onehot_state_reg[2]_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/logic/acks_out_reg_i_2__3/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_5/logic/acks_out_reg_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_5/reset_control_reg_i_2__1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/reset_control_reg_i_2__1/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_5/reset_control_reg_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_6/acks_out is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/acks_out_reg_i_1__1/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_6/acks_out_reg_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_6/ce_reg_i_1__1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/ce_reg_i_1__1/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_6/ce_reg_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/acks_out_reg_i_2__1/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/acks_out_reg_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_6/reset_control_reg_i_2__0_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/reset_control_reg_i_2__0/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_6/reset_control_reg_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_7/acks_out is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/acks_out_reg_i_1/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_7/acks_out_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_7/ce_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/ce_reg_i_1/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_7/ce_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/FSM_onehot_state_reg[2] is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/acks_out_reg_i_2/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/acks_out_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/top_pynq_0/U0/top_queens/fsm_7/reset_control_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/reset_control_reg_i_2/O, cell design_1_i/top_pynq_0/U0/top_queens/fsm_7/reset_control_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 28 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3527.879 ; gain = 296.766 ; free physical = 521 ; free virtual = 5619
INFO: [Common 17-206] Exiting Vivado at Wed Jan 26 20:26:44 2022...
