  **** HLS Build v2025.1 6135595
Sourcing Tcl script 'C:/NCKH/LLma2_110M---UIT/Source_Code/run_matmul_hls.tcl'
INFO: [HLS 200-1510] Running: open_project matmul_hls_project -reset 
WARNING: [HLS 200-2182] The 'matmul_hls_project' project will not automatically appear within Vitis IDE workspaces and is meant only for TCL batch use.  Please use open_component instead of open_project/open_solution to generate Vitis IDE compatible component files and directory structure.
Resolution: For help on HLS 200-2182 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-2182.html
INFO: [HLS 200-10] Creating and opening solution 'C:/NCKH/LLma2_110M---UIT/Source_Code/matmul_hls_project'.
INFO: [HLS 200-1510] Running: add_files kernel_matmul.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_matmul.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb testbench_matmul.cpp 
INFO: [HLS 200-10] Adding test bench file 'testbench_matmul.cpp' to the project
INFO: [HLS 200-1510] Running: set_top kernel_matmul 
INFO: [HLS 200-1510] Running: open_solution solution1 -reset 
INFO: [HLS 200-10] Creating and opening solution 'C:/NCKH/LLma2_110M---UIT/Source_Code/matmul_hls_project/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set to 50.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=1 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../testbench_matmul.cpp in debug mode
csim.mk:88: recipe for target 'obj/testbench_matmul.o' failed
../../../../testbench_matmul.cpp:134:13: error: use of undeclared identifier 'isnan'; did you mean '_isnan'?
        if (isnan(output_hls[i]) || isinf(output_hls[i])) {
            ^~~~~
            _isnan
C:/Xilinx2025/2025.1/Vitis/tps/mingw/10.0.0/win64.o/nt/x86_64-w64-mingw32/include/math.h:299:23: note: '_isnan' declared here
  _CRTIMP int __cdecl _isnan (double);
                      ^
../../../../testbench_matmul.cpp:134:37: error: use of undeclared identifier 'isinf'
        if (isnan(output_hls[i]) || isinf(output_hls[i])) {
                                    ^
2 errors generated.
make: *** [obj/testbench_matmul.o] Error 1
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:03; Allocated memory: 0.902 MB.
4
    while executing
"source C:/NCKH/LLma2_110M---UIT/Source_Code/run_matmul_hls.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $tclfile] "

INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 2 seconds. Total elapsed time: 6.723 seconds; peak allocated memory: 522.328 MB.
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
