mdp

module final
    s : [ 0 .. 6 ];

    [] s=0 -> 1:(s'=4);
    [] s=1|s=2 -> 1:(s'=6); 
    [] s=3 -> 1:(s'=5);
    [] s=6 -> true;
endmodule

init
    s=0|s=1|s=2|s=3
endinit
