<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="WARNING" prefix="[HLS 200-40]" key="HLS_40_1850" tag="" content="Skipped source file &apos;conv_sysarr.back&apos;. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;Systolic_Array_PCNN_based/conv.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5324]" key="HLS 207-5324" tag="" content="unused parameter &apos;co&apos;: Systolic_Array_PCNN_based/conv.cpp:89:78" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5324]" key="HLS 207-5324" tag="" content="unused parameter &apos;r&apos;: Systolic_Array_PCNN_based/conv.cpp:89:86" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5324]" key="HLS 207-5324" tag="" content="unused parameter &apos;s&apos;: Systolic_Array_PCNN_based/conv.cpp:89:93" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5324]" key="HLS 207-5324" tag="" content="unused parameter &apos;C&apos;: Systolic_Array_PCNN_based/conv.cpp:89:100" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5324]" key="HLS 207-5324" tag="" content="unused parameter &apos;RS&apos;: Systolic_Array_PCNN_based/conv.cpp:89:107" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5358]" key="HLS 207-5358" tag="" content="Only for/while loops support the &apos;Unroll &apos;: Systolic_Array_PCNN_based/conv.cpp:98:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-1593]" key="HLS 207-1593" tag="" content="Ignore interface attribute or pragma which is not used in top function: Systolic_Array_PCNN_based/conv.cpp:143:9" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;Systolic_Array_PCNN_based/conv1d.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;Systolic_Array_PCNN_based/conv_sysarr.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;Systolic_Array_PCNN_based/conv_sysarr_fifo.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;::read()&apos; into &apos;Conv_sysarr(hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;)&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:57:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;::write(ap_axiu&lt;32, 0, 0, 0&gt; const&amp;)&apos; into &apos;Conv_sysarr(hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;)&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:215:71)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;::read()&apos; into &apos;Conv_sysarr(hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;)&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:80:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;::read()&apos; into &apos;Conv_sysarr(hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;)&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;::read()&apos; into &apos;Conv_sysarr(hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;)&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:59:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;::read()&apos; into &apos;Conv_sysarr(hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;)&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;::read()&apos; into &apos;Conv_sysarr(hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;)&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:69:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;::read()&apos; into &apos;Conv_sysarr(hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;)&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:65:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;::read()&apos; into &apos;Conv_sysarr(hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;)&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:61:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_113_13&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:27) in function &apos;Conv_sysarr&apos; completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:113:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_115_14&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:115:21) in function &apos;Conv_sysarr&apos; completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:115:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_115_14&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:115:21) in function &apos;Conv_sysarr&apos; completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:115:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_115_14&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:115:21) in function &apos;Conv_sysarr&apos; completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:115:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_115_14&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:115:21) in function &apos;Conv_sysarr&apos; completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:115:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_124_15&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:27) in function &apos;Conv_sysarr&apos; completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:124:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_126_16&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:21) in function &apos;Conv_sysarr&apos; completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_126_16&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:21) in function &apos;Conv_sysarr&apos; completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_126_16&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:21) in function &apos;Conv_sysarr&apos; completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_126_16&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:21) in function &apos;Conv_sysarr&apos; completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:126:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_164_24&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:164:28) in function &apos;Conv_sysarr&apos; completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:164:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_171_25&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:28) in function &apos;Conv_sysarr&apos; completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:171:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_173_26&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:173:21) in function &apos;Conv_sysarr&apos; completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:173:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_173_26&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:173:21) in function &apos;Conv_sysarr&apos; completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:173:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_173_26&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:173:21) in function &apos;Conv_sysarr&apos; completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:173:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_173_26&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:173:21) in function &apos;Conv_sysarr&apos; completely with a factor of 4 (Systolic_Array_PCNN_based/conv_sysarr.cpp:173:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_axiu&lt;32, 0, 0, 0&gt;::operator=(ap_axiu&lt;32, 0, 0, 0&gt;&amp;&amp;)&apos; into &apos;Conv_sysarr(hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;)&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:20:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_axiu&lt;32, 0, 0, 0&gt;::operator=(ap_axiu&lt;32, 0, 0, 0&gt;&amp;&amp;)&apos; into &apos;Conv_sysarr(hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;)&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:20:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_axiu&lt;32, 0, 0, 0&gt;::operator=(ap_axiu&lt;32, 0, 0, 0&gt;&amp;&amp;)&apos; into &apos;Conv_sysarr(hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;)&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:20:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_axiu&lt;32, 0, 0, 0&gt;::operator=(ap_axiu&lt;32, 0, 0, 0&gt;&amp;&amp;)&apos; into &apos;Conv_sysarr(hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;)&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:20:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_axiu&lt;32, 0, 0, 0&gt;::operator=(ap_axiu&lt;32, 0, 0, 0&gt;&amp;&amp;)&apos; into &apos;Conv_sysarr(hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;)&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:20:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_axiu&lt;32, 0, 0, 0&gt;::operator=(ap_axiu&lt;32, 0, 0, 0&gt;&amp;&amp;)&apos; into &apos;Conv_sysarr(hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;)&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:20:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_axiu&lt;32, 0, 0, 0&gt;::operator=(ap_axiu&lt;32, 0, 0, 0&gt;&amp;&amp;)&apos; into &apos;Conv_sysarr(hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;)&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:20:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_axiu&lt;32, 0, 0, 0&gt;::operator=(ap_axiu&lt;32, 0, 0, 0&gt;&amp;&amp;)&apos; into &apos;Conv_sysarr(hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;, hls::stream&lt;ap_axiu&lt;32, 0, 0, 0&gt;, 0&gt;&amp;)&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:20:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 33375 ; free virtual = 63986" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 33375 ; free virtual = 63986" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 33367 ; free virtual = 63980" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 33358 ; free virtual = 63972" resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_73_1&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:73) in function &apos;Conv_sysarr&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_76_2&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:76) in function &apos;Conv_sysarr&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_79_3&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:79) in function &apos;Conv_sysarr&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_94_10&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:94) in function &apos;Conv_sysarr&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_137_19&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:137) in function &apos;Conv_sysarr&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_150_22&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:150) in function &apos;Conv_sysarr&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_161_23&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:161) in function &apos;Conv_sysarr&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_214_29&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:214) in function &apos;Conv_sysarr&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_109" tag="" content="Partitioning array &apos;bias_l2&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:23) in dimension 1 with a cyclic factor 4." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_109" tag="" content="Partitioning array &apos;weight_l2&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:24) in dimension 1 with a cyclic factor 4." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_109" tag="" content="Partitioning array &apos;data_l2&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:25) in dimension 1 with a cyclic factor 4." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;data_l1&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:30) in dimension 2 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;output_l1&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:31) in dimension 2 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;data_l1.0&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:30) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;data_l1.1&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:30) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;data_l1.2&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:30) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;data_l1.3&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:30) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:161:35) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:192:32) in function &apos;Conv_sysarr&apos;... converting 7 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:191:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:192:32) in function &apos;Conv_sysarr&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:191:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:192:32) in function &apos;Conv_sysarr&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (Systolic_Array_PCNN_based/conv_sysarr.cpp:191:42) to (Systolic_Array_PCNN_based/conv_sysarr.cpp:192:32) in function &apos;Conv_sysarr&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;Conv_sysarr&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:16)...3 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 33323 ; free virtual = 63938" resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_93_9&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:93:33) in function &apos;Conv_sysarr&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_92_8&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:92:31) in function &apos;Conv_sysarr&apos; the outer loop is not a perfect loop." resolution="http://www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_136_18&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:136:36) in function &apos;Conv_sysarr&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_134_17&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:134:35) in function &apos;Conv_sysarr&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_105_12&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:105:35) in function &apos;Conv_sysarr&apos; more than one sub loop." resolution="http://www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_103_11&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:103:34) in function &apos;Conv_sysarr&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_85_5&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:85:29) in function &apos;Conv_sysarr&apos; more than one sub loop." resolution="http://www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_83_4&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:83:28) in function &apos;Conv_sysarr&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_213_28&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:11) in function &apos;Conv_sysarr&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_212_27&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:55:11) in function &apos;Conv_sysarr&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;output_l1[0]&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:197:57)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;bias_l2[0]&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:74:41)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;weight_l2[0]&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:77:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;data_l2[0]&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:80:42)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;data_l1[0][0]&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:141:40)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;output_l1[0]&apos; (Systolic_Array_PCNN_based/conv_sysarr.cpp:97:54)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 33322 ; free virtual = 63938" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;Conv_sysarr&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Conv_sysarr&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul42) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul55) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln93) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=add107_3_3_cast) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=add107_3_1_cast) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=add107_2_3_cast) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=add107_2_1_cast) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=add107_1_3_cast) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=add107_1_1_cast) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=add107_3359_cast) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=add107_2351_cast) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=add107_1343_cast) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=add107_cast) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=add107_3_2_cast) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=add107_2_2_cast) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=add107_1_2_cast) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=add107_3_cast) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=add107_1_cast) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=add107_2_cast) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=empty_52) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul165) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=p_mid19) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul165_mid1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln191) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln168_2) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln168_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln168) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln191_3) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=add_ln186) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln191_2) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln191_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln191_4) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln191_7) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=add_ln186_2) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln191_6) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln191_5) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln191_8) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln191_11) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=add_ln186_4) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln191_10) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln191_9) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln191_12) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln191_15) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln191_14) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln191_13) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln212) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln212_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_73_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_76_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_79_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_93_9_VITIS_LOOP_94_10&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 4." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_134_17_VITIS_LOOP_136_18_VITIS_LOOP_137_19&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 6." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_161_23&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;Conv_sysarr&apos; (Loop: VITIS_LOOP_161_23): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;output_l1_0_addr_3_write_ln197&apos;, Systolic_Array_PCNN_based/conv_sysarr.cpp:197) of variable &apos;add_ln191_12&apos;, Systolic_Array_PCNN_based/conv_sysarr.cpp:191 on array &apos;output_l1[0]&apos;, Systolic_Array_PCNN_based/conv_sysarr.cpp:31 and &apos;store&apos; operation (&apos;output_l1_0_addr_1_write_ln197&apos;, Systolic_Array_PCNN_based/conv_sysarr.cpp:197) of variable &apos;add_ln191_12&apos;, Systolic_Array_PCNN_based/conv_sysarr.cpp:191 on array &apos;output_l1[0]&apos;, Systolic_Array_PCNN_based/conv_sysarr.cpp:31." resolution="http://www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 46." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_212_27_VITIS_LOOP_213_28_VITIS_LOOP_214_29&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 5." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 17.15 seconds; current allocated memory: 148.543 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.43 seconds; current allocated memory: 153.118 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Conv_sysarr&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;Conv_sysarr/bias_in_V&apos; to &apos;ap_fifo&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;Conv_sysarr/weight_in_V&apos; to &apos;ap_fifo&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;Conv_sysarr/data_in_V&apos; to &apos;ap_fifo&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;Conv_sysarr/conv_out_V&apos; to &apos;ap_fifo&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;Conv_sysarr&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ama_addmuladd_8ns_8ns_8ns_11s_11_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;ama_addmuladd_9s_9s_8ns_8ns_9_4_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_6ns_9s_9ns_9_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_8ns_8ns_9ns_9_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_8ns_9s_8ns_9_4_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_8s_8s_32ns_32_4_1&apos;: 16 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_6ns_6ns_12_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_8ns_6ns_9_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_8ns_8ns_11_1_1&apos;: 7 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_8ns_8ns_16_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_8ns_8ns_71_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_8ns_8ns_9_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_8ns_9s_9_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_11s_11s_11_4_1&apos;: 16 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_11s_8ns_11_4_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_16ns_16ns_32_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_16ns_8ns_24_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_6ns_18ns_24_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_42_32_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_464_8_1_1&apos;: 18 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;udiv_32s_8ns_9_36_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_32s_8ns_8_36_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Conv_sysarr&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.54 seconds; current allocated memory: 160.488 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;Conv_sysarr_mul_8ns_8ns_16_1_1_Multiplier_0&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;Conv_sysarr_mul_8ns_8ns_11_1_1_Multiplier_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;Conv_sysarr_mul_8ns_8ns_71_1_1_Multiplier_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;Conv_sysarr_mul_6ns_6ns_12_1_1_Multiplier_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;Conv_sysarr_mul_8ns_6ns_9_1_1_Multiplier_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;Conv_sysarr_mul_8ns_9s_9_1_1_Multiplier_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;Conv_sysarr_mul_8ns_8ns_9_1_1_Multiplier_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;Conv_sysarr_udiv_32s_8ns_9_36_1_div&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;Conv_sysarr_urem_32s_8ns_8_36_1_div&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;Conv_sysarr_bias_l2_0_ram (RAM)&apos; using block RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;Conv_sysarr_weight_l2_0_ram (RAM)&apos; using block RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;Conv_sysarr_output_l1_0_ram (RAM)&apos; using block RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;Conv_sysarr_output_l1_3_ram (RAM)&apos; using block RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1562.242 ; gain = 1069.207 ; free physical = 33270 ; free virtual = 63901" resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for Conv_sysarr." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for Conv_sysarr." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 180.31 MHz" resolution=""/>
</Messages>
