// Seed: 1663889054
module module_0 (
    output uwire   id_0,
    output supply1 id_1
);
  assign id_1 = 1;
  assign module_2.type_3 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input wire id_2,
    input uwire id_3,
    input wire id_4,
    input tri0 id_5,
    output tri0 id_6
    , id_9,
    output tri1 id_7
);
  wire id_10;
  always @(posedge 1) if (id_5) if (id_1) id_0 = 1;
  module_0 modCall_1 (
      id_6,
      id_0
  );
  assign modCall_1.type_1 = 0;
  wire id_11;
endmodule
module module_2 (
    input uwire id_0,
    input tri0 id_1,
    input wand id_2,
    output supply0 id_3,
    input wor id_4,
    input wand id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
