$date
	Fri Mar 18 11:54:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sr_tb $end
$var wire 1 ! Q $end
$var wire 1 " QBAR $end
$var reg 1 # CLK $end
$var reg 1 $ R $end
$var reg 1 % S $end
$scope module inst0 $end
$var wire 1 & clk $end
$var wire 1 ' r $end
$var wire 1 ( s $end
$var reg 1 ) q $end
$var reg 1 * qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
0)
0(
0'
0&
0%
0$
0#
1"
0!
$end
#1
1#
1&
#2
1%
1(
0#
0&
#3
0*
0"
1)
1!
1#
1&
#4
0%
0(
1$
1'
0#
0&
#5
1*
1"
0)
0!
1#
1&
#6
0#
0&
#7
x*
x"
x)
x!
1%
1(
1#
1&
#8
0#
0&
