\BOOKMARK [0][-]{chapter.1}{Introduction}{}
\BOOKMARK [1][-]{section.1.1}{The domain}{chapter.1}
\BOOKMARK [1][-]{section.1.2}{The Airfoil program}{chapter.1}
\BOOKMARK [1][-]{section.1.3}{FPGAs, streaming and acceleration}{chapter.1}
\BOOKMARK [1][-]{section.1.4}{Contributions}{chapter.1}
\BOOKMARK [0][-]{chapter.2}{Background}{}
\BOOKMARK [1][-]{section.2.1}{Unstructured meshes and their representation}{chapter.2}
\BOOKMARK [1][-]{section.2.2}{Airfoil}{chapter.2}
\BOOKMARK [2][-]{subsection.2.2.1}{Computational kernels and data sets}{section.2.2}
\BOOKMARK [2][-]{subsection.2.2.2}{Indirection maps}{section.2.2}
\BOOKMARK [1][-]{section.2.3}{Hardware platform, Maxeler toolchain and the streaming model of computation}{chapter.2}
\BOOKMARK [2][-]{subsection.2.3.1}{MaxCompiler example}{section.2.3}
\BOOKMARK [2][-]{subsection.2.3.2}{Hardware}{section.2.3}
\BOOKMARK [2][-]{subsection.2.3.3}{Mesh partitioning and halos}{section.2.3}
\BOOKMARK [2][-]{subsection.2.3.4}{Floating point vs fixed point arithmetic}{section.2.3}
\BOOKMARK [1][-]{section.2.4}{Previous work}{chapter.2}
\BOOKMARK [0][-]{chapter.3}{Design and Modelling}{}
\BOOKMARK [1][-]{section.3.1}{DRAM and mesh storage}{chapter.3}
\BOOKMARK [1][-]{section.3.2}{Result accumulation and storage}{chapter.3}
\BOOKMARK [1][-]{section.3.3}{Halo exchange mechanism}{chapter.3}
\BOOKMARK [1][-]{section.3.4}{Two-level partitioning}{chapter.3}
\BOOKMARK [1][-]{section.3.5}{The case for a custom streaming pipeline}{chapter.3}
\BOOKMARK [1][-]{section.3.6}{Performance Model}{chapter.3}
\BOOKMARK [2][-]{subsection.3.6.1}{Phase 1}{section.3.6}
\BOOKMARK [2][-]{subsection.3.6.2}{Phase 2}{section.3.6}
\BOOKMARK [2][-]{subsection.3.6.3}{Phase 3}{section.3.6}
\BOOKMARK [2][-]{subsection.3.6.4}{Design space exploration}{section.3.6}
\BOOKMARK [0][-]{chapter.4}{Implementation}{}
\BOOKMARK [1][-]{section.4.1}{Mesh partitioning}{chapter.4}
\BOOKMARK [1][-]{section.4.2}{Edge scheduling}{chapter.4}
\BOOKMARK [2][-]{subsection.4.2.1}{No-op edges}{section.4.2}
\BOOKMARK [2][-]{subsection.4.2.2}{Complexity}{section.4.2}
\BOOKMARK [2][-]{subsection.4.2.3}{No-op edge-partitions}{section.4.2}
\BOOKMARK [2][-]{subsection.4.2.4}{Graph colouring and edge scheduling revisited}{section.4.2}
\BOOKMARK [1][-]{section.4.3}{Data sets and padding}{chapter.4}
\BOOKMARK [1][-]{section.4.4}{Data layout and preparation for streaming}{chapter.4}
\BOOKMARK [1][-]{section.4.5}{FPGA accelerator}{chapter.4}
\BOOKMARK [2][-]{subsection.4.5.1}{I/O streams and manager}{section.4.5}
\BOOKMARK [2][-]{subsection.4.5.2}{Result RAM division and duplication}{section.4.5}
\BOOKMARK [2][-]{subsection.4.5.3}{Resource usage}{section.4.5}
\BOOKMARK [2][-]{subsection.4.5.4}{State machine}{section.4.5}
\BOOKMARK [0][-]{chapter.5}{Experimentation}{}
\BOOKMARK [1][-]{section.5.1}{No-op edges}{chapter.5}
\BOOKMARK [1][-]{section.5.2}{Performance model validation}{chapter.5}
\BOOKMARK [1][-]{section.5.3}{Resource usage}{chapter.5}
\BOOKMARK [1][-]{section.5.4}{Conclusion}{chapter.5}
\BOOKMARK [0][-]{chapter.6}{Conclusions and further work}{}
\BOOKMARK [1][-]{section.6.1}{Contributions and reflection}{chapter.6}
\BOOKMARK [1][-]{section.6.2}{Further work}{chapter.6}
\BOOKMARK [0][-]{chapter*.48}{Bibliography}{}
\BOOKMARK [0][-]{appendix.A}{Code Samples}{}
\BOOKMARK [1][-]{section.A.1}{Airfoil Kernel definitions in C}{appendix.A}
\BOOKMARK [0][-]{appendix*.49}{List of Figures}{}
