TimeQuest Timing Analyzer report for BumperCar
Mon Jun 04 15:02:34 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|clk25m'
 12. Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'
 13. Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|clk50m'
 14. Slow Model Setup: 'clk100m'
 15. Slow Model Hold: 'clk100m'
 16. Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|clk50m'
 17. Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|clk25m'
 18. Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'
 19. Slow Model Minimum Pulse Width: 'clk100m'
 20. Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk25m'
 21. Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'
 22. Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk50m'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. Fast Model Setup Summary
 32. Fast Model Hold Summary
 33. Fast Model Recovery Summary
 34. Fast Model Removal Summary
 35. Fast Model Minimum Pulse Width Summary
 36. Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|clk25m'
 37. Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'
 38. Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|clk50m'
 39. Fast Model Setup: 'clk100m'
 40. Fast Model Hold: 'clk100m'
 41. Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|clk50m'
 42. Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|clk25m'
 43. Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'
 44. Fast Model Minimum Pulse Width: 'clk100m'
 45. Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk25m'
 46. Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'
 47. Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk50m'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Output Enable Times
 53. Minimum Output Enable Times
 54. Output Disable Times
 55. Minimum Output Disable Times
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Setup Transfers
 62. Hold Transfers
 63. Report TCCS
 64. Report RSKM
 65. Unconstrained Paths
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; BumperCar                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F672C8                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                 ;
+-----------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------+
; clk100m                                                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk100m }                                                                                             ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_ctrl:vga_ctrl_realization|clk25m }                                                                ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_ctrl:vga_ctrl_realization|clk50m }                                                                ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk } ;
+-----------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                   ;
+-----------+-----------------+--------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                           ; Note ;
+-----------+-----------------+--------------------------------------+------+
; 99.21 MHz ; 99.21 MHz       ; vga_ctrl:vga_ctrl_realization|clk25m ;      ;
+-----------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                     ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; -9.080 ; -1378.456     ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.570 ; -84.243       ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; 1.091  ; 0.000         ;
; clk100m                                                                                             ; 3.169  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                      ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; clk100m                                                                                             ; -3.180 ; -6.115        ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; -0.857 ; -0.857        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 0.499  ; 0.000         ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.739  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                       ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; clk100m                                                                                             ; -1.941 ; -4.909        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; -0.742 ; -378.420      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -0.742 ; -175.112      ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; -0.742 ; -1.484        ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -9.080 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 10.109     ;
; -9.004 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 10.033     ;
; -8.992 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 10.021     ;
; -8.916 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 9.945      ;
; -8.892 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 9.921      ;
; -8.852 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 9.881      ;
; -8.804 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 9.833      ;
; -8.781 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 9.810      ;
; -8.764 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 9.793      ;
; -8.705 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 9.734      ;
; -8.683 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 9.712      ;
; -8.607 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 9.636      ;
; -8.597 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 9.626      ;
; -8.593 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 9.622      ;
; -8.553 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 9.582      ;
; -8.521 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 9.550      ;
; -8.495 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 9.524      ;
; -8.476 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.516      ;
; -8.468 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 9.497      ;
; -8.455 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 9.484      ;
; -8.415 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.455      ;
; -8.409 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 9.438      ;
; -8.392 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 9.421      ;
; -8.388 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.428      ;
; -8.387 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.427      ;
; -8.369 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 9.398      ;
; -8.355 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.395      ;
; -8.327 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.367      ;
; -8.299 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.339      ;
; -8.280 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 9.309      ;
; -8.267 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.307      ;
; -8.240 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 9.269      ;
; -8.174 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.214      ;
; -8.113 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.153      ;
; -8.085 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.125      ;
; -8.053 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.093      ;
; -8.035 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 9.064      ;
; -7.995 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 9.024      ;
; -7.991 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.031      ;
; -7.964 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 9.004      ;
; -7.959 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.988      ;
; -7.923 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.952      ;
; -7.904 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.933      ;
; -7.903 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.943      ;
; -7.865 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.894      ;
; -7.847 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.876      ;
; -7.839 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.868      ;
; -7.808 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.848      ;
; -7.807 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.836      ;
; -7.793 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.822      ;
; -7.750 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.012     ; 8.778      ;
; -7.749 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.789      ;
; -7.748 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.777      ;
; -7.742 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.782      ;
; -7.740 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.780      ;
; -7.719 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 8.758      ;
; -7.709 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.738      ;
; -7.702 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.731      ;
; -7.701 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.741      ;
; -7.696 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.736      ;
; -7.689 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.729      ;
; -7.687 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.727      ;
; -7.671 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.711      ;
; -7.666 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.695      ;
; -7.659 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.012     ; 8.687      ;
; -7.656 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.696      ;
; -7.654 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.694      ;
; -7.648 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.677      ;
; -7.637 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.666      ;
; -7.635 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.675      ;
; -7.620 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.012     ; 8.648      ;
; -7.619 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.648      ;
; -7.611 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.640      ;
; -7.610 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.650      ;
; -7.593 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.633      ;
; -7.588 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.628      ;
; -7.575 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.615      ;
; -7.572 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.601      ;
; -7.569 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.598      ;
; -7.566 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.606      ;
; -7.562 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.602      ;
; -7.555 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.584      ;
; -7.548 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.012     ; 8.576      ;
; -7.543 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.572      ;
; -7.533 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.573      ;
; -7.525 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.565      ;
; -7.524 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.564      ;
; -7.513 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.553      ;
; -7.504 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 8.543      ;
; -7.503 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.025      ; 8.568      ;
; -7.502 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.531      ;
; -7.500 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.540      ;
; -7.500 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.529      ;
; -7.484 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.001     ; 8.523      ;
; -7.481 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.510      ;
; -7.479 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.519      ;
; -7.472 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.501      ;
; -7.464 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.493      ;
; -7.456 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 8.496      ;
; -7.454 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 8.483      ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                       ; Launch Clock                         ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.570 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 2.592      ;
; -1.570 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 2.592      ;
; -1.322 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 2.326      ;
; -1.322 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 2.326      ;
; -1.322 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 2.326      ;
; -1.322 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 2.326      ;
; -1.322 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 2.326      ;
; -1.322 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 2.326      ;
; -1.322 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 2.326      ;
; -1.322 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 2.326      ;
; -1.322 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 2.326      ;
; -1.315 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.037     ; 2.318      ;
; -1.315 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.037     ; 2.318      ;
; -1.315 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.037     ; 2.318      ;
; -1.315 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.037     ; 2.318      ;
; -1.315 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.037     ; 2.318      ;
; -1.298 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.025     ; 2.313      ;
; -1.298 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.025     ; 2.313      ;
; -1.298 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.025     ; 2.313      ;
; -1.298 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.025     ; 2.313      ;
; -1.250 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.035     ; 2.255      ;
; -1.250 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.035     ; 2.255      ;
; -1.250 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.035     ; 2.255      ;
; -1.248 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.035     ; 2.253      ;
; -1.248 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.035     ; 2.253      ;
; -1.247 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.035     ; 2.252      ;
; -1.247 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.035     ; 2.252      ;
; -1.224 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.005     ; 2.259      ;
; -1.224 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.005     ; 2.259      ;
; -1.223 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.005     ; 2.258      ;
; -1.223 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.005     ; 2.258      ;
; -1.221 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.005     ; 2.256      ;
; -1.221 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.005     ; 2.256      ;
; -1.219 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.005     ; 2.254      ;
; -1.216 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.026     ; 2.230      ;
; -1.216 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.026     ; 2.230      ;
; -1.216 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.026     ; 2.230      ;
; -1.216 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.026     ; 2.230      ;
; -1.216 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.026     ; 2.230      ;
; -1.216 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.026     ; 2.230      ;
; -1.216 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.026     ; 2.230      ;
; -1.216 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.026     ; 2.230      ;
; -1.216 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.026     ; 2.230      ;
; -1.216 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.026     ; 2.230      ;
; -1.216 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_oe            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.005     ; 2.251      ;
; -1.215 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_we            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.005     ; 2.250      ;
; -1.213 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.005     ; 2.248      ;
; -1.213 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.005     ; 2.248      ;
; -1.209 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.005     ; 2.244      ;
; -1.209 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.005     ; 2.244      ;
; -1.205 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.005     ; 2.240      ;
; -1.205 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.005     ; 2.240      ;
; -1.205 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.005     ; 2.240      ;
; -1.157 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 2.173      ;
; -1.157 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.024     ; 2.173      ;
; -0.856 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.890      ;
; -0.840 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.873      ;
; -0.830 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.008     ; 1.862      ;
; -0.825 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.859      ;
; -0.811 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.845      ;
; -0.780 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.814      ;
; -0.779 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.813      ;
; -0.779 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.813      ;
; -0.779 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.813      ;
; -0.778 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.812      ;
; -0.778 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.812      ;
; -0.731 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.765      ;
; -0.730 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.026     ; 1.744      ;
; -0.728 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.762      ;
; -0.482 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 1.513      ;
; -0.480 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 1.511      ;
; -0.480 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.514      ;
; -0.475 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 1.506      ;
; -0.325 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 1.356      ;
; -0.181 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.214      ;
; -0.180 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.213      ;
; -0.136 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.169      ;
; -0.136 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.169      ;
; -0.136 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.169      ;
; -0.131 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.164      ;
; -0.045 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.078      ;
; -0.035 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.068      ;
; -0.023 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.056      ;
; -0.020 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.053      ;
; -0.020 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.053      ;
; -0.020 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.053      ;
; -0.020 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.053      ;
; -0.019 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.052      ;
; -0.019 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.052      ;
; -0.018 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.051      ;
; -0.018 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.051      ;
; -0.017 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.050      ;
; -0.017 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.050      ;
; -0.017 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.050      ;
; -0.016 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.049      ;
; -0.016 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.049      ;
; -0.016 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.049      ;
; -0.016 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.049      ;
; -0.015 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.048      ;
; -0.015 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.007     ; 1.048      ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                                                                                                   ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.091 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 0.500        ; 1.052      ; 0.805      ;
; 1.591 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 1.000        ; 1.052      ; 0.805      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk100m'                                                                                                                                                                                                                      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                             ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 3.169 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.500        ; 3.375      ; 1.050      ;
; 3.414 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 0.500        ; 3.375      ; 0.805      ;
; 3.669 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 3.375      ; 1.050      ;
; 3.914 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 1.000        ; 3.375      ; 0.805      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk100m'                                                                                                                                                                                                                        ;
+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                             ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -3.180 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 0.000        ; 3.375      ; 0.805      ;
; -2.935 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 3.375      ; 1.050      ;
; -2.680 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; -0.500       ; 3.375      ; 0.805      ;
; -2.435 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; -0.500       ; 3.375      ; 1.050      ;
+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                                                                                                     ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.857 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 0.000        ; 1.052      ; 0.805      ;
; -0.357 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; -0.500       ; 1.052      ; 0.805      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                      ; Launch Clock                                                                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.499 ; vga_ctrl:vga_ctrl_realization|vy[0]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[0]                                          ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io                                            ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io                     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|pixel_count                                   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|pixel_count            ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]                                 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]          ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22]                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22]         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                                                   ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                            ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.735 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|rt[0]                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.048      ;
; 0.740 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.053      ;
; 0.744 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[4]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.057      ;
; 0.745 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[20]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.058      ;
; 0.748 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19]                             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[19]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[19] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[19]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[19] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.054      ;
; 0.751 ; vga_ctrl:vga_ctrl_realization|hst                                                                   ; vga_ctrl:vga_ctrl_realization|hs                                             ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.057      ;
; 0.751 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|rt[1]                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.064      ;
; 0.751 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.064      ;
; 0.751 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[7]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.064      ;
; 0.752 ; vga_ctrl:vga_ctrl_realization|vy[8]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[8]                                          ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.058      ;
; 0.752 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[18]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.065      ;
; 0.752 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[21]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.065      ;
; 0.753 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[0]                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.066      ;
; 0.898 ; vga_ctrl:vga_ctrl_realization|vst                                                                   ; vga_ctrl:vga_ctrl_realization|vs                                             ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.204      ;
; 0.900 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[17]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.213      ;
; 0.906 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[16]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.219      ;
; 0.912 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[7]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.225      ;
; 0.915 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[2]                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.228      ;
; 0.922 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.235      ;
; 0.922 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[1]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.235      ;
; 0.924 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.237      ;
; 0.926 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|rt[1]                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.239      ;
; 0.929 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|rt[0]                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.242      ;
; 0.981 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.293      ;
; 0.993 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[14]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.305      ;
; 1.035 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[31]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.017      ; 1.358      ;
; 1.043 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.356      ;
; 1.045 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[9]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.008      ; 1.359      ;
; 1.045 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[25]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.008      ; 1.359      ;
; 1.050 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[2]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.008      ; 1.364      ;
; 1.051 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.364      ;
; 1.053 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[0]           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.365      ;
; 1.054 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.367      ;
; 1.055 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.368      ;
; 1.055 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.368      ;
; 1.055 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.368      ;
; 1.056 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.368      ;
; 1.057 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[4]           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.369      ;
; 1.058 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.370      ;
; 1.061 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[9]           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.373      ;
; 1.061 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.373      ;
; 1.063 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.375      ;
; 1.063 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[1]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.008      ; 1.377      ;
; 1.064 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.377      ;
; 1.064 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.376      ;
; 1.065 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.378      ;
; 1.073 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[10]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.385      ;
; 1.075 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[10]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.387      ;
; 1.082 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[15]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.394      ;
; 1.089 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[30]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.401      ;
; 1.089 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[14]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.401      ;
; 1.090 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[29]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.402      ;
; 1.091 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[13]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.403      ;
; 1.110 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.423      ;
; 1.121 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[0]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.001     ; 1.426      ;
; 1.132 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[0]                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]          ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.438      ;
; 1.143 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[26]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.455      ;
; 1.149 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[5]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.008      ; 1.463      ;
; 1.156 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[10]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.006      ; 1.468      ;
; 1.164 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[1]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[1]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[1]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[1]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.470      ;
; 1.166 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10]                             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10]   ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[11]                             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[11]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.472      ;
; 1.171 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[10]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[10] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.477      ;
; 1.171 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[10]                             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[10]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.477      ;
; 1.171 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[11]                             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[11]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.477      ;
; 1.171 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[11]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[11] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.477      ;
; 1.171 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[11]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[11] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.477      ;
; 1.172 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[3]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[3]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[3]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[3]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[3]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[5]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[5]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[5]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[5]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.478      ;
; 1.173 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[1]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[1]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.479      ;
; 1.175 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[0]                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.007      ; 1.488      ;
; 1.176 ; vga_ctrl:vga_ctrl_realization|vx[7]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[7]                                          ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[3]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[5]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[5]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[12]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[12] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[12]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[12] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[12]                             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[12]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[12]                             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[12]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[7]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[7]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[7]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[7]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[7]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[7]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[8]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[8]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
+-------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                       ; Launch Clock                         ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.739 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.038      ;
; 0.741 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.040      ;
; 0.741 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.040      ;
; 0.742 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.041      ;
; 0.744 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.043      ;
; 0.746 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.045      ;
; 0.746 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.045      ;
; 0.746 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.045      ;
; 0.746 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.045      ;
; 0.747 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.046      ;
; 0.747 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.046      ;
; 0.748 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.047      ;
; 0.748 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.047      ;
; 0.748 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.047      ;
; 0.748 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.047      ;
; 0.748 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.047      ;
; 0.749 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.048      ;
; 0.749 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.048      ;
; 0.749 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.048      ;
; 0.749 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.048      ;
; 0.750 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.049      ;
; 0.750 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.049      ;
; 0.750 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.049      ;
; 0.750 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.049      ;
; 0.751 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.050      ;
; 0.751 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.050      ;
; 0.751 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.050      ;
; 0.752 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.051      ;
; 0.752 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.051      ;
; 0.753 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.052      ;
; 0.753 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.052      ;
; 0.754 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.053      ;
; 0.754 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.053      ;
; 0.754 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.053      ;
; 0.754 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.053      ;
; 0.757 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.056      ;
; 0.769 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.068      ;
; 0.779 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.078      ;
; 0.865 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.164      ;
; 0.870 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.169      ;
; 0.870 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.169      ;
; 0.870 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.169      ;
; 0.914 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.213      ;
; 0.915 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.214      ;
; 1.059 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.356      ;
; 1.209 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.506      ;
; 1.214 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.511      ;
; 1.214 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.514      ;
; 1.216 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.513      ;
; 1.462 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.762      ;
; 1.464 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.026     ; 1.744      ;
; 1.465 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.765      ;
; 1.512 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.812      ;
; 1.512 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.812      ;
; 1.513 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.813      ;
; 1.513 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.813      ;
; 1.513 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.813      ;
; 1.514 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.814      ;
; 1.545 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.845      ;
; 1.559 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.859      ;
; 1.564 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.008     ; 1.862      ;
; 1.574 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.007     ; 1.873      ;
; 1.590 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 1.890      ;
; 1.891 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.024     ; 2.173      ;
; 1.891 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.024     ; 2.173      ;
; 1.939 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 2.240      ;
; 1.939 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 2.240      ;
; 1.939 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 2.240      ;
; 1.943 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 2.244      ;
; 1.943 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 2.244      ;
; 1.947 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 2.248      ;
; 1.947 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 2.248      ;
; 1.949 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_we            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 2.250      ;
; 1.950 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.026     ; 2.230      ;
; 1.950 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.026     ; 2.230      ;
; 1.950 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.026     ; 2.230      ;
; 1.950 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.026     ; 2.230      ;
; 1.950 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.026     ; 2.230      ;
; 1.950 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.026     ; 2.230      ;
; 1.950 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.026     ; 2.230      ;
; 1.950 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.026     ; 2.230      ;
; 1.950 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.026     ; 2.230      ;
; 1.950 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.026     ; 2.230      ;
; 1.950 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_oe            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 2.251      ;
; 1.953 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 2.254      ;
; 1.955 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 2.256      ;
; 1.955 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 2.256      ;
; 1.957 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 2.258      ;
; 1.957 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 2.258      ;
; 1.958 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 2.259      ;
; 1.958 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 2.259      ;
; 1.981 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.035     ; 2.252      ;
; 1.981 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.035     ; 2.252      ;
; 1.982 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.035     ; 2.253      ;
; 1.982 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.035     ; 2.253      ;
; 1.984 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.035     ; 2.255      ;
; 1.984 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.035     ; 2.255      ;
; 1.984 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.035     ; 2.255      ;
; 2.032 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.025     ; 2.313      ;
; 2.032 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.025     ; 2.313      ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk100m'                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; clk100m ; Rise       ; clk100m                                                                                             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m~clkctrl|inclk[0]                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m~clkctrl|inclk[0]                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m~clkctrl|outclk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m~clkctrl|outclk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|clk50m|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|clk50m|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|paint_realization|sram_ctrl_realization|distilled_clk|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|paint_realization|sram_ctrl_realization|distilled_clk|clk                      ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hs                                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hs                                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hst                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hst                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[0]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[0]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[2]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[2]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[0]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[0]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io                   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                               ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~reg0 ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk25m|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk25m|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk50m|regout   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk50m|regout   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                  ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 6.182 ; 6.182 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.779 ; 4.779 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.996 ; 4.996 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.968 ; 4.968 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.788 ; 4.788 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.613 ; 4.613 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.582 ; 4.582 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.249 ; 5.249 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.717 ; 4.717 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.442 ; 4.442 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.916 ; 4.916 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.592 ; 4.592 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.315 ; 4.315 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.323 ; 4.323 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.498 ; 4.498 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.616 ; 4.616 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.525 ; 4.525 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.756 ; 4.756 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.126 ; 5.126 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.009 ; 5.009 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.254 ; 5.254 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.425 ; 5.425 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.249 ; 5.249 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.169 ; 5.169 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.724 ; 5.724 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.197 ; 5.197 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.218 ; 5.218 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 6.182 ; 6.182 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.600 ; 5.600 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.228 ; 5.228 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.201 ; 5.201 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.287 ; 5.287 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.242 ; 5.242 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.049 ; -4.049 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.513 ; -4.513 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.730 ; -4.730 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.702 ; -4.702 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.522 ; -4.522 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.347 ; -4.347 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.316 ; -4.316 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.983 ; -4.983 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.451 ; -4.451 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.176 ; -4.176 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.650 ; -4.650 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.326 ; -4.326 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.049 ; -4.049 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.057 ; -4.057 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.232 ; -4.232 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.350 ; -4.350 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.259 ; -4.259 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.490 ; -4.490 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.860 ; -4.860 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.743 ; -4.743 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.988 ; -4.988 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -5.159 ; -5.159 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.983 ; -4.983 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.903 ; -4.903 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -5.458 ; -5.458 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.931 ; -4.931 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.952 ; -4.952 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -5.916 ; -5.916 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -5.334 ; -5.334 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.962 ; -4.962 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.935 ; -4.935 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -5.021 ; -5.021 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.976 ; -4.976 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                          ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 17.216 ; 17.216 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 13.125 ; 13.125 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.324 ; 12.324 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 17.216 ; 17.216 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 17.375 ; 17.375 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 17.375 ; 17.375 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.402 ; 12.402 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 13.783 ; 13.783 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 10.685 ; 10.685 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 16.302 ; 16.302 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 14.901 ; 14.901 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 16.302 ; 16.302 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 14.904 ; 14.904 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.530 ; 12.530 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.757 ; 10.757 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.087  ; 9.087  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.067  ; 9.067  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.345  ; 9.345  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.866  ; 8.866  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.645  ; 9.645  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.374  ; 9.374  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.810  ; 9.810  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.736  ; 9.736  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.145 ; 10.145 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.757 ; 10.757 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.167  ; 9.167  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.615  ; 9.615  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.533  ; 9.533  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.295  ; 9.295  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.729  ; 8.729  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.527  ; 9.527  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.404  ; 9.404  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.559  ; 9.559  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.485 ; 10.485 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.453 ; 10.453 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.707  ; 9.707  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.914  ; 7.914  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.354  ; 8.354  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.277  ; 8.277  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.940  ; 7.940  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.893  ; 7.893  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.941  ; 7.941  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.000  ; 9.000  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.896  ; 7.896  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.925  ; 7.925  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.004  ; 8.004  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.977  ; 7.977  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.514  ; 7.514  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.559  ; 7.559  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.935  ; 7.935  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.959  ; 7.959  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.960  ; 7.960  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.979  ; 7.979  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.532  ; 8.532  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.398  ; 8.398  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.838  ; 8.838  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.783  ; 8.783  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.811  ; 8.811  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.066  ; 9.066  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.352  ; 9.352  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.386  ; 9.386  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.334  ; 8.334  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.707  ; 9.707  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.344  ; 9.344  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.883  ; 8.883  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.957  ; 8.957  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.513  ; 8.513  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.522  ; 8.522  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_oe        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.602  ; 8.602  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_we        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.212  ; 8.212  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                  ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 11.402 ; 11.402 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.172 ; 12.172 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 11.402 ; 11.402 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.521 ; 15.521 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 11.426 ; 11.426 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 16.471 ; 16.471 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 11.426 ; 11.426 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 11.985 ; 11.985 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 10.685 ; 10.685 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 13.105 ; 13.105 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 13.592 ; 13.592 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.735 ; 15.735 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 13.105 ; 13.105 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.530 ; 12.530 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.729  ; 8.729  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.087  ; 9.087  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.067  ; 9.067  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.345  ; 9.345  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.866  ; 8.866  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.645  ; 9.645  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.374  ; 9.374  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.810  ; 9.810  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.736  ; 9.736  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.145 ; 10.145 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.757 ; 10.757 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.167  ; 9.167  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.615  ; 9.615  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.533  ; 9.533  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.295  ; 9.295  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.729  ; 8.729  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.527  ; 9.527  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.404  ; 9.404  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.559  ; 9.559  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.485 ; 10.485 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.453 ; 10.453 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.514  ; 7.514  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.914  ; 7.914  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.354  ; 8.354  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.277  ; 8.277  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.940  ; 7.940  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.893  ; 7.893  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.941  ; 7.941  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.000  ; 9.000  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.896  ; 7.896  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.925  ; 7.925  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.004  ; 8.004  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.977  ; 7.977  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.514  ; 7.514  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.559  ; 7.559  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.935  ; 7.935  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.959  ; 7.959  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.960  ; 7.960  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.979  ; 7.979  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.532  ; 8.532  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.398  ; 8.398  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.838  ; 8.838  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.783  ; 8.783  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.811  ; 8.811  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.066  ; 9.066  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.352  ; 9.352  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.386  ; 9.386  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.334  ; 8.334  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.707  ; 9.707  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.344  ; 9.344  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.883  ; 8.883  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.957  ; 8.957  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.513  ; 8.513  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.522  ; 8.522  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_oe        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.602  ; 8.602  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_we        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.212  ; 8.212  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.085 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.694 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.708 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.640 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.530 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.527 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.508 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.520 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.457 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.501 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.481 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.507 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.382 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.116 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.219 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.085 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.163 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.209 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.538 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.489 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.908 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.654 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.645 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.951 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.526 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.299 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.260 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.317 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.241 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.064 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.846 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.098 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.081 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                                                                 ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.085 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.694 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.708 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.640 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.530 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.527 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.508 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.520 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.457 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.501 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.481 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.507 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.382 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.116 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.219 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.085 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.163 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.209 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.538 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.489 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.908 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.654 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.645 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.951 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.526 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.299 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.260 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.317 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.241 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.064 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.846 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.098 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.081 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                                                                 ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.085     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.694     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.708     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.640     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.530     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.527     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.508     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.520     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.457     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.501     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.481     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.507     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.382     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.116     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.219     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.085     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.163     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.209     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.538     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.489     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.908     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.654     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.645     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.951     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.526     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.299     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.260     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.317     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.241     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.064     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.846     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.098     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.081     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.085     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.694     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.708     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.640     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.530     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.527     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.508     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.520     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.457     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.501     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.481     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.507     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.382     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.116     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.219     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.085     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.163     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.209     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.538     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.489     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.908     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.654     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.645     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.951     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.526     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.299     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.260     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.317     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.241     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.064     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.846     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.098     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.081     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                     ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; -2.146 ; -278.991      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.052  ; 0.000         ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; 0.773  ; 0.000         ;
; clk100m                                                                                             ; 2.109  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                      ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; clk100m                                                                                             ; -1.753 ; -3.482        ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; -0.393 ; -0.393        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 0.215  ; 0.000         ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.237  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                       ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; clk100m                                                                                             ; -1.380 ; -3.380        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; -0.500 ; -255.000      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -0.500 ; -118.000      ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; -0.500 ; -1.000        ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -2.146 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 3.168      ;
; -2.113 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 3.135      ;
; -2.113 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 3.135      ;
; -2.109 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 3.131      ;
; -2.087 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 3.109      ;
; -2.076 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 3.098      ;
; -2.076 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 3.098      ;
; -2.050 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 3.072      ;
; -2.033 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 3.055      ;
; -2.000 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 3.022      ;
; -2.000 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 3.022      ;
; -1.991 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 3.013      ;
; -1.974 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.996      ;
; -1.958 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.980      ;
; -1.958 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.980      ;
; -1.955 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.977      ;
; -1.932 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.954      ;
; -1.924 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.956      ;
; -1.922 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.944      ;
; -1.922 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.944      ;
; -1.912 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.934      ;
; -1.897 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.929      ;
; -1.896 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.918      ;
; -1.888 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.920      ;
; -1.887 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.919      ;
; -1.879 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.901      ;
; -1.879 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.901      ;
; -1.860 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.892      ;
; -1.853 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.875      ;
; -1.851 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.883      ;
; -1.833 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.856      ;
; -1.829 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.861      ;
; -1.803 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.835      ;
; -1.796 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.819      ;
; -1.792 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.824      ;
; -1.789 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.811      ;
; -1.777 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.799      ;
; -1.776 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 2.797      ;
; -1.776 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.808      ;
; -1.772 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.795      ;
; -1.770 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.802      ;
; -1.767 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.799      ;
; -1.762 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.785      ;
; -1.757 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.789      ;
; -1.752 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.774      ;
; -1.749 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.771      ;
; -1.744 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.766      ;
; -1.744 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.766      ;
; -1.743 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.766      ;
; -1.739 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 2.760      ;
; -1.725 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.748      ;
; -1.720 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.752      ;
; -1.718 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.740      ;
; -1.715 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 2.736      ;
; -1.713 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.002     ; 2.743      ;
; -1.708 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.740      ;
; -1.703 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.726      ;
; -1.701 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.724      ;
; -1.699 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.731      ;
; -1.695 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.727      ;
; -1.686 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.011     ; 2.707      ;
; -1.683 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.715      ;
; -1.680 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 2.735      ;
; -1.679 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.701      ;
; -1.678 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.700      ;
; -1.672 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.695      ;
; -1.671 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.703      ;
; -1.667 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.689      ;
; -1.666 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.689      ;
; -1.661 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.016      ; 2.709      ;
; -1.659 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.691      ;
; -1.657 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.689      ;
; -1.654 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 2.709      ;
; -1.650 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.682      ;
; -1.647 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.670      ;
; -1.644 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.666      ;
; -1.642 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.665      ;
; -1.642 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 2.697      ;
; -1.640 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.672      ;
; -1.640 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.016      ; 2.688      ;
; -1.636 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.668      ;
; -1.636 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.658      ;
; -1.636 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.658      ;
; -1.630 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.662      ;
; -1.630 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.652      ;
; -1.626 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.002     ; 2.656      ;
; -1.625 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.647      ;
; -1.621 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.016      ; 2.669      ;
; -1.621 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.653      ;
; -1.616 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.648      ;
; -1.614 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.646      ;
; -1.614 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.002     ; 2.644      ;
; -1.613 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.636      ;
; -1.612 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.644      ;
; -1.610 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.009     ; 2.633      ;
; -1.606 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.628      ;
; -1.604 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 2.636      ;
; -1.604 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 2.659      ;
; -1.603 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.010     ; 2.625      ;
; -1.601 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.002     ; 2.631      ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                       ; Launch Clock                         ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.052 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.011     ; 0.969      ;
; 0.052 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.011     ; 0.969      ;
; 0.088 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.028     ; 0.916      ;
; 0.088 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.028     ; 0.916      ;
; 0.088 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.028     ; 0.916      ;
; 0.088 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.028     ; 0.916      ;
; 0.088 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.028     ; 0.916      ;
; 0.088 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.028     ; 0.916      ;
; 0.088 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.028     ; 0.916      ;
; 0.088 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.028     ; 0.916      ;
; 0.088 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.028     ; 0.916      ;
; 0.091 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.029     ; 0.912      ;
; 0.091 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.029     ; 0.912      ;
; 0.091 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.029     ; 0.912      ;
; 0.091 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.029     ; 0.912      ;
; 0.091 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.029     ; 0.912      ;
; 0.110 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.017     ; 0.905      ;
; 0.110 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.017     ; 0.905      ;
; 0.110 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.017     ; 0.905      ;
; 0.110 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.017     ; 0.905      ;
; 0.124 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 0.890      ;
; 0.124 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 0.890      ;
; 0.124 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 0.890      ;
; 0.124 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 0.890      ;
; 0.124 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 0.890      ;
; 0.124 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 0.890      ;
; 0.124 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 0.890      ;
; 0.124 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 0.890      ;
; 0.124 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 0.890      ;
; 0.124 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 0.890      ;
; 0.218 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 0.787      ;
; 0.219 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 0.786      ;
; 0.219 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 0.786      ;
; 0.224 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 0.781      ;
; 0.225 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 0.780      ;
; 0.225 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 0.780      ;
; 0.226 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 0.779      ;
; 0.231 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_we            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.802      ;
; 0.249 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.784      ;
; 0.249 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.784      ;
; 0.250 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.783      ;
; 0.250 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.783      ;
; 0.251 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.782      ;
; 0.251 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.782      ;
; 0.251 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.782      ;
; 0.255 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_oe            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.778      ;
; 0.258 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.775      ;
; 0.258 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.775      ;
; 0.261 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.772      ;
; 0.261 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.772      ;
; 0.264 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.769      ;
; 0.265 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.768      ;
; 0.265 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.768      ;
; 0.275 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.017     ; 0.740      ;
; 0.275 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.017     ; 0.740      ;
; 0.280 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.000      ; 0.752      ;
; 0.283 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.748      ;
; 0.354 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.679      ;
; 0.371 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.662      ;
; 0.378 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.655      ;
; 0.384 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.018     ; 0.630      ;
; 0.401 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.632      ;
; 0.401 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.632      ;
; 0.403 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.630      ;
; 0.404 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.629      ;
; 0.408 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.625      ;
; 0.408 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.625      ;
; 0.425 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.608      ;
; 0.429 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.604      ;
; 0.467 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.564      ;
; 0.469 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.001      ; 0.564      ;
; 0.470 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.561      ;
; 0.471 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.560      ;
; 0.550 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.481      ;
; 0.551 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.480      ;
; 0.554 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.477      ;
; 0.564 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.467      ;
; 0.564 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.467      ;
; 0.564 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.467      ;
; 0.567 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.464      ;
; 0.624 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.407      ;
; 0.629 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.402      ;
; 0.634 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.397      ;
; 0.636 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.395      ;
; 0.637 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.394      ;
; 0.637 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.394      ;
; 0.637 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.394      ;
; 0.638 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.393      ;
; 0.638 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.393      ;
; 0.638 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.393      ;
; 0.638 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.393      ;
; 0.638 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.393      ;
; 0.638 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.393      ;
; 0.638 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.393      ;
; 0.638 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.393      ;
; 0.639 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.392      ;
; 0.639 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.392      ;
; 0.639 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.392      ;
; 0.639 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.392      ;
; 0.640 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 0.391      ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                                                                                                   ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.773 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 0.500        ; 0.467      ; 0.367      ;
; 1.273 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 1.000        ; 0.467      ; 0.367      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk100m'                                                                                                                                                                                                                      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                             ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 2.109 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.500        ; 1.827      ; 0.391      ;
; 2.133 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 0.500        ; 1.827      ; 0.367      ;
; 2.609 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 1.827      ; 0.391      ;
; 2.633 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 1.000        ; 1.827      ; 0.367      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk100m'                                                                                                                                                                                                                        ;
+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                             ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.753 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 0.000        ; 1.827      ; 0.367      ;
; -1.729 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 1.827      ; 0.391      ;
; -1.253 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; -0.500       ; 1.827      ; 0.367      ;
; -1.229 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; -0.500       ; 1.827      ; 0.391      ;
+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                                                                                                     ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.393 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 0.000        ; 0.467      ; 0.367      ;
; 0.107  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; -0.500       ; 0.467      ; 0.367      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                      ; Launch Clock                                                                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.215 ; vga_ctrl:vga_ctrl_realization|vy[0]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[0]                                          ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io                                            ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io                     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|pixel_count                                   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|pixel_count            ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]                                 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]          ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22]                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22]         ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                                                   ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                            ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|rt[0]                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.391      ;
; 0.240 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19]                             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[19]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[19]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[19] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[19]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[19] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.393      ;
; 0.241 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[20]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.394      ;
; 0.241 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[4]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.394      ;
; 0.242 ; vga_ctrl:vga_ctrl_realization|vy[8]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[8]                                          ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; vga_ctrl:vga_ctrl_realization|hst                                                                   ; vga_ctrl:vga_ctrl_realization|hs                                             ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|rt[1]                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.396      ;
; 0.243 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.396      ;
; 0.243 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[7]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.396      ;
; 0.244 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[0]                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.397      ;
; 0.244 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[18]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.397      ;
; 0.244 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[21]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.397      ;
; 0.289 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[7]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.442      ;
; 0.291 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[2]                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.444      ;
; 0.293 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[1]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.446      ;
; 0.294 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.447      ;
; 0.295 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|rt[1]                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.448      ;
; 0.297 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.450      ;
; 0.297 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|rt[0]                  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.450      ;
; 0.315 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[31]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.010      ; 0.477      ;
; 0.321 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.474      ;
; 0.321 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[9]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.474      ;
; 0.322 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[2]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.002      ; 0.477      ;
; 0.324 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[25]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.477      ;
; 0.324 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.477      ;
; 0.325 ; vga_ctrl:vga_ctrl_realization|vst                                                                   ; vga_ctrl:vga_ctrl_realization|vs                                             ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.478      ;
; 0.325 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.478      ;
; 0.326 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.479      ;
; 0.326 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[17]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.479      ;
; 0.327 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.480      ;
; 0.327 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[0]           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[14]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[4]           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[9]           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[16]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.482      ;
; 0.329 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[1]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.002      ; 0.483      ;
; 0.330 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.484      ;
; 0.331 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.484      ;
; 0.332 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16]         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.484      ;
; 0.336 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[10]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.488      ;
; 0.337 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[10]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.489      ;
; 0.341 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[30]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.493      ;
; 0.342 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[15]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.494      ;
; 0.344 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[14]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.496      ;
; 0.345 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|temp_data[29]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.497      ;
; 0.345 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|target_data[13]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.497      ;
; 0.355 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10]                             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[10]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10]   ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[11]                             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[11]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[1]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[1]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[1]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[1]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[10]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[10] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[10]                             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[10]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[11]                             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[11]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[11]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[11] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[11]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[11] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[3]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[3]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[3]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[3]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[3]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[5]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[5]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[5]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[5]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[0]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|recover_state[1]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.001     ; 0.509      ;
; 0.358 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.511      ;
; 0.359 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[1]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[1]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; vga_ctrl:vga_ctrl_realization|vx[7]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[7]                                          ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[12]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[12] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[12]                        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[12] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[12]                             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[12]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[12]                             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[12]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[5]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[5]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[7]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[7]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[7]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[7]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[7]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[7]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[7]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[8]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[8]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count[8]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[8]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count[8]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[8]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[8]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]    ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[9]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p2_addr_count_self[9]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[9]                         ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p1_addr_count_self[9]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
+-------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                       ; Launch Clock                         ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.237 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.388      ;
; 0.237 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.388      ;
; 0.238 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.389      ;
; 0.238 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.389      ;
; 0.238 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.389      ;
; 0.239 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.390      ;
; 0.239 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.390      ;
; 0.239 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.390      ;
; 0.239 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.390      ;
; 0.239 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.390      ;
; 0.239 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.390      ;
; 0.239 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.390      ;
; 0.240 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.391      ;
; 0.240 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.391      ;
; 0.240 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.391      ;
; 0.240 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.391      ;
; 0.240 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.391      ;
; 0.240 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.391      ;
; 0.240 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.391      ;
; 0.241 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.392      ;
; 0.241 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.392      ;
; 0.241 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.392      ;
; 0.241 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.392      ;
; 0.242 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.393      ;
; 0.242 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.393      ;
; 0.242 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.393      ;
; 0.242 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.393      ;
; 0.242 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.393      ;
; 0.242 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.393      ;
; 0.242 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.393      ;
; 0.242 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.393      ;
; 0.243 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.394      ;
; 0.243 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.394      ;
; 0.243 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.394      ;
; 0.244 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.395      ;
; 0.246 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.397      ;
; 0.251 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.402      ;
; 0.256 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.407      ;
; 0.313 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.464      ;
; 0.316 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.467      ;
; 0.316 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.467      ;
; 0.316 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.467      ;
; 0.326 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.477      ;
; 0.329 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.480      ;
; 0.330 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.481      ;
; 0.409 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.560      ;
; 0.410 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.561      ;
; 0.411 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.564      ;
; 0.413 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.564      ;
; 0.451 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.604      ;
; 0.455 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.608      ;
; 0.472 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.625      ;
; 0.472 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.625      ;
; 0.476 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.629      ;
; 0.477 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.630      ;
; 0.479 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.632      ;
; 0.479 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.632      ;
; 0.496 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.018     ; 0.630      ;
; 0.502 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.655      ;
; 0.509 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.662      ;
; 0.526 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.679      ;
; 0.597 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.748      ;
; 0.600 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.000      ; 0.752      ;
; 0.605 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.017     ; 0.740      ;
; 0.605 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.017     ; 0.740      ;
; 0.615 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.768      ;
; 0.615 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.768      ;
; 0.616 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.769      ;
; 0.619 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.772      ;
; 0.619 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.772      ;
; 0.622 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.775      ;
; 0.622 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.775      ;
; 0.625 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_oe            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.778      ;
; 0.629 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.782      ;
; 0.629 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.782      ;
; 0.629 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.782      ;
; 0.630 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.783      ;
; 0.630 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.783      ;
; 0.631 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.784      ;
; 0.631 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.784      ;
; 0.649 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_we            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.001      ; 0.802      ;
; 0.654 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.027     ; 0.779      ;
; 0.655 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.027     ; 0.780      ;
; 0.655 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.027     ; 0.780      ;
; 0.656 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.027     ; 0.781      ;
; 0.661 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.027     ; 0.786      ;
; 0.661 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.027     ; 0.786      ;
; 0.662 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.027     ; 0.787      ;
; 0.756 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.018     ; 0.890      ;
; 0.756 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.018     ; 0.890      ;
; 0.756 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.018     ; 0.890      ;
; 0.756 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.018     ; 0.890      ;
; 0.756 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.018     ; 0.890      ;
; 0.756 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.018     ; 0.890      ;
; 0.756 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.018     ; 0.890      ;
; 0.756 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.018     ; 0.890      ;
; 0.756 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.018     ; 0.890      ;
; 0.756 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.018     ; 0.890      ;
; 0.770 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.017     ; 0.905      ;
; 0.770 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io             ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]           ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.017     ; 0.905      ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk100m'                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk100m ; Rise       ; clk100m                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m~clkctrl|inclk[0]                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m~clkctrl|inclk[0]                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m~clkctrl|outclk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m~clkctrl|outclk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|clk50m|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|clk50m|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|paint_realization|sram_ctrl_realization|distilled_clk|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|paint_realization|sram_ctrl_realization|distilled_clk|clk                      ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hs                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hs                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hst                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hst                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[0]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[0]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[2]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[2]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[0]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[0]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                               ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~reg0 ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk25m|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk25m|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk50m|regout   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk50m|regout   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                  ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.718 ; 2.718 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.152 ; 2.152 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.252 ; 2.252 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.219 ; 2.219 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.223 ; 2.223 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.125 ; 2.125 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.114 ; 2.114 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.392 ; 2.392 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.176 ; 2.176 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.080 ; 2.080 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.190 ; 2.190 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.113 ; 2.113 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.966 ; 1.966 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.976 ; 1.976 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.086 ; 2.086 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.116 ; 2.116 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.072 ; 2.072 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.205 ; 2.205 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.323 ; 2.323 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.253 ; 2.253 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.368 ; 2.368 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.426 ; 2.426 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.376 ; 2.376 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.339 ; 2.339 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.551 ; 2.551 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.349 ; 2.349 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.351 ; 2.351 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.718 ; 2.718 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.477 ; 2.477 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.356 ; 2.356 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.346 ; 2.346 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.430 ; 2.430 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.366 ; 2.366 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.846 ; -1.846 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.032 ; -2.032 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.132 ; -2.132 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.099 ; -2.099 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.103 ; -2.103 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.005 ; -2.005 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.994 ; -1.994 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.272 ; -2.272 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.056 ; -2.056 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.960 ; -1.960 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.070 ; -2.070 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.993 ; -1.993 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.846 ; -1.846 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.856 ; -1.856 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.966 ; -1.966 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.996 ; -1.996 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.952 ; -1.952 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.085 ; -2.085 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.203 ; -2.203 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.133 ; -2.133 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.248 ; -2.248 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.306 ; -2.306 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.256 ; -2.256 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.219 ; -2.219 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.431 ; -2.431 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.229 ; -2.229 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.231 ; -2.231 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.598 ; -2.598 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.357 ; -2.357 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.236 ; -2.236 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.226 ; -2.226 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.310 ; -2.310 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.246 ; -2.246 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                        ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 6.417 ; 6.417 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.324 ; 5.324 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.137 ; 5.137 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 6.417 ; 6.417 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 6.804 ; 6.804 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 6.804 ; 6.804 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.184 ; 5.184 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.561 ; 5.561 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.600 ; 4.600 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 6.485 ; 6.485 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 6.070 ; 6.070 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 6.485 ; 6.485 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 6.065 ; 6.065 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.088 ; 5.088 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.648 ; 4.648 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.950 ; 3.950 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.936 ; 3.936 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.085 ; 4.085 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.985 ; 3.985 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.178 ; 4.178 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.167 ; 4.167 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.235 ; 4.235 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.269 ; 4.269 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.326 ; 4.326 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.648 ; 4.648 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.051 ; 4.051 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.155 ; 4.155 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.118 ; 4.118 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.088 ; 4.088 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.919 ; 3.919 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.105 ; 4.105 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.110 ; 4.110 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.120 ; 4.120 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.514 ; 4.514 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.490 ; 4.490 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.209 ; 4.209 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.570 ; 3.570 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.720 ; 3.720 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.658 ; 3.658 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.581 ; 3.581 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.547 ; 3.547 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.578 ; 3.578 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.970 ; 3.970 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.544 ; 3.544 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.559 ; 3.559 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.619 ; 3.619 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.600 ; 3.600 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.428 ; 3.428 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.459 ; 3.459 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.572 ; 3.572 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.582 ; 3.582 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.587 ; 3.587 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.593 ; 3.593 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.810 ; 3.810 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.732 ; 3.732 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.883 ; 3.883 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.850 ; 3.850 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.868 ; 3.868 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.931 ; 3.931 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.073 ; 4.073 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.091 ; 4.091 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.785 ; 3.785 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.209 ; 4.209 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.090 ; 4.090 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.918 ; 3.918 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.966 ; 3.966 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.812 ; 3.812 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.817 ; 3.817 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_oe        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.879 ; 3.879 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_we        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.753 ; 3.753 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.837 ; 4.837 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.006 ; 5.006 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.837 ; 4.837 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.880 ; 5.880 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.853 ; 4.853 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 6.566 ; 6.566 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.853 ; 4.853 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.992 ; 4.992 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.600 ; 4.600 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.496 ; 5.496 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.645 ; 5.645 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 6.281 ; 6.281 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.496 ; 5.496 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.088 ; 5.088 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.919 ; 3.919 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.950 ; 3.950 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.936 ; 3.936 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.085 ; 4.085 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.985 ; 3.985 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.178 ; 4.178 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.167 ; 4.167 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.235 ; 4.235 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.269 ; 4.269 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.326 ; 4.326 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.648 ; 4.648 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.051 ; 4.051 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.155 ; 4.155 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.118 ; 4.118 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.088 ; 4.088 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.919 ; 3.919 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.105 ; 4.105 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.110 ; 4.110 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.120 ; 4.120 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.514 ; 4.514 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.490 ; 4.490 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.428 ; 3.428 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.570 ; 3.570 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.720 ; 3.720 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.658 ; 3.658 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.581 ; 3.581 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.547 ; 3.547 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.578 ; 3.578 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.970 ; 3.970 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.544 ; 3.544 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.559 ; 3.559 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.619 ; 3.619 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.600 ; 3.600 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.428 ; 3.428 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.459 ; 3.459 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.572 ; 3.572 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.582 ; 3.582 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.587 ; 3.587 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.593 ; 3.593 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.810 ; 3.810 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.732 ; 3.732 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.883 ; 3.883 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.850 ; 3.850 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.868 ; 3.868 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.931 ; 3.931 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.073 ; 4.073 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.091 ; 4.091 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.785 ; 3.785 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.209 ; 4.209 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.090 ; 4.090 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.918 ; 3.918 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.966 ; 3.966 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.812 ; 3.812 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.817 ; 3.817 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_oe        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.879 ; 3.879 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_we        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.753 ; 3.753 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.293 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.552 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.559 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.505 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.445 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.438 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.428 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.438 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.391 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.419 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.411 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.427 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.354 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.307 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.362 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.293 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.323 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.352 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.457 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.421 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.558 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.518 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.511 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.592 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.824 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.766 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.050 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.083 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.039 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.640 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.908 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.676 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.665 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                                                                 ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.293 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.552 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.559 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.505 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.445 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.438 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.428 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.438 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.391 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.419 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.411 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.427 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.354 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.307 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.362 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.293 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.323 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.352 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.457 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.421 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.558 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.518 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.511 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.592 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.824 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.766 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.050 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.083 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.039 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.640 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.908 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.676 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.665 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                                                                 ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.293     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.552     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.559     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.505     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.445     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.438     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.428     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.438     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.391     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.419     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.411     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.427     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.354     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.307     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.362     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.293     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.323     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.352     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.457     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.421     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.558     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.518     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.511     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.592     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.824     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.766     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.050     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.083     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.039     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.640     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.908     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.676     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.665     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.293     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.552     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.559     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.505     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.445     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.438     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.428     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.438     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.391     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.419     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.411     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.427     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.354     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.307     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.362     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.293     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.323     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.352     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.457     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.421     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.558     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.518     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.511     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.592     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.824     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.766     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.050     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.083     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.039     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.640     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.908     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.676     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.665     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                                ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                     ; -9.080    ; -3.180 ; N/A      ; N/A     ; -1.941              ;
;  clk100m                                                                                             ; 2.109     ; -3.180 ; N/A      ; N/A     ; -1.941              ;
;  vga_ctrl:vga_ctrl_realization|clk25m                                                                ; -9.080    ; 0.215  ; N/A      ; N/A     ; -0.742              ;
;  vga_ctrl:vga_ctrl_realization|clk50m                                                                ; 0.773     ; -0.857 ; N/A      ; N/A     ; -0.742              ;
;  vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.570    ; 0.237  ; N/A      ; N/A     ; -0.742              ;
; Design-wide TNS                                                                                      ; -1462.699 ; -6.972 ; 0.0      ; 0.0     ; -559.925            ;
;  clk100m                                                                                             ; 0.000     ; -6.115 ; N/A      ; N/A     ; -4.909              ;
;  vga_ctrl:vga_ctrl_realization|clk25m                                                                ; -1378.456 ; 0.000  ; N/A      ; N/A     ; -378.420            ;
;  vga_ctrl:vga_ctrl_realization|clk50m                                                                ; 0.000     ; -0.857 ; N/A      ; N/A     ; -1.484              ;
;  vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -84.243   ; 0.000  ; N/A      ; N/A     ; -175.112            ;
+------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                  ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 6.182 ; 6.182 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.779 ; 4.779 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.996 ; 4.996 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.968 ; 4.968 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.788 ; 4.788 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.613 ; 4.613 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.582 ; 4.582 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.249 ; 5.249 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.717 ; 4.717 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.442 ; 4.442 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.916 ; 4.916 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.592 ; 4.592 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.315 ; 4.315 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.323 ; 4.323 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.498 ; 4.498 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.616 ; 4.616 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.525 ; 4.525 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.756 ; 4.756 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.126 ; 5.126 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.009 ; 5.009 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.254 ; 5.254 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.425 ; 5.425 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.249 ; 5.249 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.169 ; 5.169 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.724 ; 5.724 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.197 ; 5.197 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.218 ; 5.218 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 6.182 ; 6.182 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.600 ; 5.600 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.228 ; 5.228 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.201 ; 5.201 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.287 ; 5.287 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.242 ; 5.242 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.846 ; -1.846 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.032 ; -2.032 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.132 ; -2.132 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.099 ; -2.099 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.103 ; -2.103 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.005 ; -2.005 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.994 ; -1.994 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.272 ; -2.272 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.056 ; -2.056 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.960 ; -1.960 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.070 ; -2.070 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.993 ; -1.993 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.846 ; -1.846 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.856 ; -1.856 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.966 ; -1.966 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.996 ; -1.996 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.952 ; -1.952 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.085 ; -2.085 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.203 ; -2.203 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.133 ; -2.133 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.248 ; -2.248 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.306 ; -2.306 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.256 ; -2.256 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.219 ; -2.219 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.431 ; -2.431 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.229 ; -2.229 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.231 ; -2.231 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.598 ; -2.598 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.357 ; -2.357 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.236 ; -2.236 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.226 ; -2.226 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.310 ; -2.310 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.246 ; -2.246 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                          ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 17.216 ; 17.216 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 13.125 ; 13.125 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.324 ; 12.324 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 17.216 ; 17.216 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 17.375 ; 17.375 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 17.375 ; 17.375 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.402 ; 12.402 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 13.783 ; 13.783 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 10.685 ; 10.685 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 16.302 ; 16.302 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 14.901 ; 14.901 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 16.302 ; 16.302 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 14.904 ; 14.904 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.530 ; 12.530 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.757 ; 10.757 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.087  ; 9.087  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.067  ; 9.067  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.345  ; 9.345  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.866  ; 8.866  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.645  ; 9.645  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.374  ; 9.374  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.810  ; 9.810  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.736  ; 9.736  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.145 ; 10.145 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.757 ; 10.757 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.167  ; 9.167  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.615  ; 9.615  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.533  ; 9.533  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.295  ; 9.295  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.729  ; 8.729  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.527  ; 9.527  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.404  ; 9.404  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.559  ; 9.559  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.485 ; 10.485 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.453 ; 10.453 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.707  ; 9.707  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.914  ; 7.914  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.354  ; 8.354  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.277  ; 8.277  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.940  ; 7.940  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.893  ; 7.893  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.941  ; 7.941  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.000  ; 9.000  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.896  ; 7.896  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.925  ; 7.925  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.004  ; 8.004  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.977  ; 7.977  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.514  ; 7.514  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.559  ; 7.559  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.935  ; 7.935  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.959  ; 7.959  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.960  ; 7.960  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.979  ; 7.979  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.532  ; 8.532  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.398  ; 8.398  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.838  ; 8.838  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.783  ; 8.783  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.811  ; 8.811  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.066  ; 9.066  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.352  ; 9.352  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.386  ; 9.386  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.334  ; 8.334  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.707  ; 9.707  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.344  ; 9.344  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.883  ; 8.883  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.957  ; 8.957  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.513  ; 8.513  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.522  ; 8.522  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_oe        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.602  ; 8.602  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_we        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.212  ; 8.212  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.837 ; 4.837 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.006 ; 5.006 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.837 ; 4.837 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.880 ; 5.880 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.853 ; 4.853 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 6.566 ; 6.566 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.853 ; 4.853 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.992 ; 4.992 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.600 ; 4.600 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.496 ; 5.496 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.645 ; 5.645 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 6.281 ; 6.281 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.496 ; 5.496 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.088 ; 5.088 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.919 ; 3.919 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.950 ; 3.950 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.936 ; 3.936 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.085 ; 4.085 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.985 ; 3.985 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.178 ; 4.178 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.167 ; 4.167 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.235 ; 4.235 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.269 ; 4.269 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.326 ; 4.326 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.648 ; 4.648 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.051 ; 4.051 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.155 ; 4.155 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.118 ; 4.118 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.088 ; 4.088 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.919 ; 3.919 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.105 ; 4.105 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.110 ; 4.110 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.120 ; 4.120 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.514 ; 4.514 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.490 ; 4.490 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.428 ; 3.428 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.570 ; 3.570 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.720 ; 3.720 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.658 ; 3.658 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.581 ; 3.581 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.547 ; 3.547 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.578 ; 3.578 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.970 ; 3.970 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.544 ; 3.544 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.559 ; 3.559 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.619 ; 3.619 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.600 ; 3.600 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.428 ; 3.428 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.459 ; 3.459 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.572 ; 3.572 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.582 ; 3.582 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.587 ; 3.587 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.593 ; 3.593 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.810 ; 3.810 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.732 ; 3.732 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.883 ; 3.883 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.850 ; 3.850 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.868 ; 3.868 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.931 ; 3.931 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.073 ; 4.073 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.091 ; 4.091 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.785 ; 3.785 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.209 ; 4.209 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.090 ; 4.090 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.918 ; 3.918 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.966 ; 3.966 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.812 ; 3.812 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.817 ; 3.817 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_oe        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.879 ; 3.879 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_we        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.753 ; 3.753 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                          ; To Clock                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; clk100m                                                                                             ; 1        ; 1        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; clk100m                                                                                             ; 1        ; 1        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 19613    ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 116      ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; 1        ; 1        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 118      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                          ; To Clock                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; clk100m                                                                                             ; 1        ; 1        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; clk100m                                                                                             ; 1        ; 1        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 19613    ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 116      ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; 1        ; 1        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 118      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 32    ; 32   ;
; Unconstrained Input Port Paths  ; 32    ; 32   ;
; Unconstrained Output Ports      ; 65    ; 65   ;
; Unconstrained Output Port Paths ; 115   ; 115  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jun 04 15:02:33 2018
Info: Command: quartus_sta BumperCar -c BumperCar
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'BumperCar.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name vga_ctrl:vga_ctrl_realization|clk25m vga_ctrl:vga_ctrl_realization|clk25m
    Info (332105): create_clock -period 1.000 -name vga_ctrl:vga_ctrl_realization|clk50m vga_ctrl:vga_ctrl_realization|clk50m
    Info (332105): create_clock -period 1.000 -name clk100m clk100m
    Info (332105): create_clock -period 1.000 -name vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.080
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.080     -1378.456 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):    -1.570       -84.243 vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
    Info (332119):     1.091         0.000 vga_ctrl:vga_ctrl_realization|clk50m 
    Info (332119):     3.169         0.000 clk100m 
Info (332146): Worst-case hold slack is -3.180
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.180        -6.115 clk100m 
    Info (332119):    -0.857        -0.857 vga_ctrl:vga_ctrl_realization|clk50m 
    Info (332119):     0.499         0.000 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):     0.739         0.000 vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.941        -4.909 clk100m 
    Info (332119):    -0.742      -378.420 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):    -0.742      -175.112 vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
    Info (332119):    -0.742        -1.484 vga_ctrl:vga_ctrl_realization|clk50m 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.146
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.146      -278.991 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):     0.052         0.000 vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
    Info (332119):     0.773         0.000 vga_ctrl:vga_ctrl_realization|clk50m 
    Info (332119):     2.109         0.000 clk100m 
Info (332146): Worst-case hold slack is -1.753
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.753        -3.482 clk100m 
    Info (332119):    -0.393        -0.393 vga_ctrl:vga_ctrl_realization|clk50m 
    Info (332119):     0.215         0.000 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):     0.237         0.000 vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -3.380 clk100m 
    Info (332119):    -0.500      -255.000 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):    -0.500      -118.000 vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
    Info (332119):    -0.500        -1.000 vga_ctrl:vga_ctrl_realization|clk50m 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 403 megabytes
    Info: Processing ended: Mon Jun 04 15:02:34 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


