# AUV

AUV is a simple RISC-V implementation written in SystemVerilog.

## Design

- RV32E_Zicsr_Zba_Zbs ISA
- One in-order 4-stage pipeline (IF-ID-EX/MEM-WB)
- 16-bit Wishbone 4 pipelined bus master
- Havard architecture

## License

This repo is licensed under the [MIT License](https://opensource.org/license/mit).