package riscv.ai

import java.io.{File, PrintWriter}
import scala.io.Source

/**
 * Verilog åå¤„ç†å·¥å…·
 * æ¸…ç†ç”Ÿæˆçš„ SystemVerilog æ–‡ä»¶ï¼Œç§»é™¤ä¸å¿…è¦çš„æ ‡è®°
 */
object PostProcessVerilog {
  
  /**
   * ä¸ºæ¨¡å—åæ·»åŠ å‰ç¼€
   * 
   * @param filePath æ–‡ä»¶è·¯å¾„
   * @param prefix å‰ç¼€ï¼ˆå¦‚ "ip1_"ï¼‰
   */
  def addModulePrefix(filePath: String, prefix: String): Unit = {
    val file = new File(filePath)
    if (!file.exists()) {
      println(s"âš ï¸  æ–‡ä»¶ä¸å­˜åœ¨: $filePath")
      return
    }
    
    println(s"ğŸ”§ æ·»åŠ æ¨¡å—å‰ç¼€: $filePath (å‰ç¼€: $prefix)")
    
    // è¯»å–æ‰€æœ‰è¡Œ
    val lines = Source.fromFile(file).getLines().toList
    
    // æ·»åŠ å‰ç¼€åˆ°æ¨¡å—å®šä¹‰å’Œå®ä¾‹åŒ–ï¼ˆä½†ä¸åŒ…æ‹¬ç«¯å£è¿æ¥ï¼‰
    val prefixedLines = lines.map { line =>
      // åŒ¹é… module å®šä¹‰: module ModuleName
      val modulePattern = """^(\s*module\s+)(\w+)(.*)$""".r
      // åŒ¹é…æ¨¡å—å®ä¾‹åŒ–: ModuleName instanceName (ä½†ä¸æ˜¯ç«¯å£è¿æ¥ .portName)
      val instancePattern = """^(\s*)(\w+)(\s+\w+\s*\()""".r
      
      line match {
        case modulePattern(prefix1, moduleName, suffix) =>
          // è·³è¿‡å·²æœ‰å‰ç¼€çš„æ¨¡å—å’Œæ ‡å‡†æ¨¡å—
          if (moduleName.startsWith(prefix) || moduleName.startsWith("picorv32")) {
            line
          } else {
            s"$prefix1$prefix$moduleName$suffix"
          }
        case instancePattern(indent, moduleName, suffix) =>
          // è·³è¿‡ç«¯å£è¿æ¥ï¼ˆä»¥ç‚¹å¼€å¤´ï¼‰ã€å·²æœ‰å‰ç¼€çš„å®ä¾‹åŒ–å’Œæ ‡å‡†æ¨¡å—
          if (line.trim.startsWith(".") || 
              moduleName.startsWith(prefix) || 
              moduleName.startsWith("picorv32")) {
            line
          } else {
            s"$indent$prefix$moduleName$suffix"
          }
        case _ => line
      }
    }
    
    // å†™å›æ–‡ä»¶
    val writer = new PrintWriter(file)
    try {
      prefixedLines.foreach(writer.println)
      println(s"âœ“ å‰ç¼€æ·»åŠ å®Œæˆ")
    } finally {
      writer.close()
    }
  }
  
  /**
   * æ¸…ç† SystemVerilog æ–‡ä»¶
   * - ç§»é™¤ FIRRTL é»‘ç›’èµ„æºæ–‡ä»¶æ¸…å•æ ‡è®°
   * - ç¡®ä¿æ–‡ä»¶ä»¥ endmodule ç»“æŸ
   */
  def cleanupVerilogFile(filePath: String): Unit = {
    val file = new File(filePath)
    if (!file.exists()) {
      println(s"âš ï¸  æ–‡ä»¶ä¸å­˜åœ¨: $filePath")
      return
    }
    
    println(s"ğŸ”§ æ¸…ç†æ–‡ä»¶: $filePath")
    
    // è¯»å–æ‰€æœ‰è¡Œ
    val lines = Source.fromFile(file).getLines().toList
    
    // è¿‡æ»¤æ‰èµ„æºæ¸…å•æ ‡è®°
    val cleanedLines = lines.takeWhile { line =>
      !line.contains("firrtl_black_box_resource_files")
    }
    
    // å†™å›æ–‡ä»¶
    val writer = new PrintWriter(file)
    try {
      cleanedLines.foreach(writer.println)
      println(s"âœ“ æ¸…ç†å®Œæˆ: ä» ${lines.size} è¡Œå‡å°‘åˆ° ${cleanedLines.size} è¡Œ")
    } finally {
      writer.close()
    }
  }
  
  /**
   * æ‰¹é‡æ¸…ç†ç›®å½•ä¸­çš„æ‰€æœ‰ .sv æ–‡ä»¶
   */
  def cleanupDirectory(dirPath: String): Unit = {
    val dir = new File(dirPath)
    if (!dir.exists() || !dir.isDirectory) {
      println(s"âš ï¸  ç›®å½•ä¸å­˜åœ¨: $dirPath")
      return
    }
    
    println(s"\nğŸ”§ æ¸…ç†ç›®å½•: $dirPath")
    
    val svFiles = dir.listFiles().filter(_.getName.endsWith(".sv"))
    svFiles.foreach { file =>
      cleanupVerilogFile(file.getAbsolutePath)
    }
    
    println(s"âœ… æ¸…ç†å®Œæˆ: å¤„ç†äº† ${svFiles.length} ä¸ªæ–‡ä»¶")
  }
}

/**
 * ç‹¬ç«‹è¿è¡Œçš„æ¸…ç†å·¥å…·
 */
object CleanupVerilogMain extends App {
  println("="*60)
  println("ğŸ§¹ SystemVerilog æ–‡ä»¶æ¸…ç†å·¥å…·")
  println("="*60)
  
  // æ¸…ç† generated ç›®å½•
  PostProcessVerilog.cleanupDirectory("generated")
  
  // æ¸…ç†æµ‹è¯•ç›®å½•
  PostProcessVerilog.cleanupDirectory("test_results/synthesis")
  
  println("\nâœ… æ‰€æœ‰æ–‡ä»¶æ¸…ç†å®Œæˆï¼")
}
