architecture Behavioral of Padder_STR is
component FA2_DF is
    Port ( a : in  STD_LOGIC;
           b : in  STD_LOGIC;
           cin : in  STD_LOGIC;
           cout : out  STD_LOGIC;
           sum : out  STD_LOGIC);
end component;
signal x: STD_LOGIC_VECTOR(2 downto 0);
begin
v0:FA2_DF port map(a(0),b(0),cin,x(0),sum(0));
v1:FA2_DF port map(a(1),b(1),x(0),x(1),sum(1));
v2:FA2_DF port map(a(2),b(2),x(1),x(2),sum(2));
v3:FA2_DF port map(a(3),b(3),x(2),cout,sum(3));

end Behavioral;
