

================================================================
== Vitis HLS Report for 'qaoaStep_hls_3_1_s'
================================================================
* Date:           Thu Nov 20 16:57:55 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        qaoa_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  15.929 ns|     2.00 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   158810|   205034|  2.530 ms|  3.266 ms|  158810|  205034|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+---------+---------+-----------+----------+--------+--------+------------------------------------------------+
        |                                            |                                  |  Latency (cycles) |  Latency (absolute)  |     Interval    |                    Pipeline                    |
        |                  Instance                  |              Module              |   min   |   max   |    min    |    max   |   min  |   max  |                      Type                      |
        +--------------------------------------------+----------------------------------+---------+---------+-----------+----------+--------+--------+------------------------------------------------+
        |grp_build_feasible_superposition_3_s_fu_58  |build_feasible_superposition_3_s  |      514|      514|   5.140 us|  5.140 us|     513|     513|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_applyCost_hls_3_s_fu_66                 |applyCost_hls_3_s                 |   156709|   156709|   1.567 ms|  1.567 ms|  156681|  156681|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_applyMixer_hls_3_s_fu_80                |applyMixer_hls_3_s                |     1582|    47806|  25.199 us|  0.761 ms|    1582|   47806|                                              no|
        +--------------------------------------------+----------------------------------+---------+---------+-----------+----------+--------+--------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |       16|  38|   8057|  16143|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|    280|    -|
|Register         |        -|   -|      9|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       16|  38|   8066|  16423|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       13|  47|     22|     93|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+----------------------------------+---------+----+------+-------+-----+
    |                  Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +--------------------------------------------+----------------------------------+---------+----+------+-------+-----+
    |grp_applyCost_hls_3_s_fu_66                 |applyCost_hls_3_s                 |        4|  11|  4647|  11232|    0|
    |grp_applyMixer_hls_3_s_fu_80                |applyMixer_hls_3_s                |       12|  25|  3219|   4720|    0|
    |grp_build_feasible_superposition_3_s_fu_58  |build_feasible_superposition_3_s  |        0|   0|    26|    141|    0|
    |mul_32s_22s_52_2_1_U74                      |mul_32s_22s_52_2_1                |        0|   2|   165|     50|    0|
    +--------------------------------------------+----------------------------------+---------+----+------+-------+-----+
    |Total                                       |                                  |       16|  38|  8057|  16143|    0|
    +--------------------------------------------+----------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  37|          7|    1|          7|
    |grp_fu_102_ce      |  14|          3|    1|          3|
    |grp_fu_102_p0      |  14|          3|   32|         96|
    |grp_fu_102_p1      |  14|          3|   22|         66|
    |grp_fu_106_ce      |   9|          2|    1|          2|
    |state_im_address0  |  14|          3|    9|         27|
    |state_im_address1  |  14|          3|    9|         27|
    |state_im_ce0       |  14|          3|    1|          3|
    |state_im_ce1       |  14|          3|    1|          3|
    |state_im_d1        |  14|          3|   32|         96|
    |state_im_we1       |  14|          3|    1|          3|
    |state_re_address0  |  14|          3|    9|         27|
    |state_re_address1  |  20|          4|    9|         36|
    |state_re_ce0       |  14|          3|    1|          3|
    |state_re_ce1       |  20|          4|    1|          4|
    |state_re_d1        |  20|          4|   32|        128|
    |state_re_we1       |  20|          4|    1|          4|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 280|         58|  163|        535|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+---+----+-----+-----------+
    |                           Name                          | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                |  6|   0|    6|          0|
    |grp_applyCost_hls_3_s_fu_66_ap_start_reg                 |  1|   0|    1|          0|
    |grp_applyMixer_hls_3_s_fu_80_ap_start_reg                |  1|   0|    1|          0|
    |grp_build_feasible_superposition_3_s_fu_58_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------------------+---+----+-----+-----------+
    |Total                                                    |  9|   0|    9|          0|
    +---------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  qaoaStep_hls<3, 1>|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  qaoaStep_hls<3, 1>|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  qaoaStep_hls<3, 1>|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  qaoaStep_hls<3, 1>|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  qaoaStep_hls<3, 1>|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  qaoaStep_hls<3, 1>|  return value|
|grp_fu_828_p_din0   |  out|   32|  ap_ctrl_hs|  qaoaStep_hls<3, 1>|  return value|
|grp_fu_828_p_din1   |  out|   32|  ap_ctrl_hs|  qaoaStep_hls<3, 1>|  return value|
|grp_fu_828_p_dout0  |   in|   52|  ap_ctrl_hs|  qaoaStep_hls<3, 1>|  return value|
|grp_fu_828_p_ce     |  out|    1|  ap_ctrl_hs|  qaoaStep_hls<3, 1>|  return value|
|state_re_address0   |  out|    9|   ap_memory|            state_re|         array|
|state_re_ce0        |  out|    1|   ap_memory|            state_re|         array|
|state_re_q0         |   in|   32|   ap_memory|            state_re|         array|
|state_re_address1   |  out|    9|   ap_memory|            state_re|         array|
|state_re_ce1        |  out|    1|   ap_memory|            state_re|         array|
|state_re_we1        |  out|    1|   ap_memory|            state_re|         array|
|state_re_d1         |  out|   32|   ap_memory|            state_re|         array|
|state_im_address0   |  out|    9|   ap_memory|            state_im|         array|
|state_im_ce0        |  out|    1|   ap_memory|            state_im|         array|
|state_im_q0         |   in|   32|   ap_memory|            state_im|         array|
|state_im_address1   |  out|    9|   ap_memory|            state_im|         array|
|state_im_ce1        |  out|    1|   ap_memory|            state_im|         array|
|state_im_we1        |  out|    1|   ap_memory|            state_im|         array|
|state_im_d1         |  out|   32|   ap_memory|            state_im|         array|
|d_address0          |  out|    4|   ap_memory|                   d|         array|
|d_ce0               |  out|    1|   ap_memory|                   d|         array|
|d_q0                |   in|   32|   ap_memory|                   d|         array|
|gamma_0_0_val       |   in|   32|     ap_none|       gamma_0_0_val|        scalar|
|beta_0_0_val        |   in|   32|     ap_none|        beta_0_0_val|        scalar|
+--------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln198 = call void @build_feasible_superposition<3>, i32 %state_re, i32 %state_im" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:198]   --->   Operation 7 'call' 'call_ln198' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 4.90>
ST_2 : Operation 8 [1/2] (4.90ns)   --->   "%call_ln198 = call void @build_feasible_superposition<3>, i32 %state_re, i32 %state_im" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:198]   --->   Operation 8 'call' 'call_ln198' <Predicate = true> <Delay = 4.90> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%gamma_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gamma_0_0_val" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:197]   --->   Operation 9 'read' 'gamma_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln202 = call void @applyCost_hls<3>, i32 %state_re, i32 %state_im, i32 %d, i32 %gamma_0_0_val_read, i126 %cordic_apfixed_circ_table_arctan_128" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:202]   --->   Operation 10 'call' 'call_ln202' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln202 = call void @applyCost_hls<3>, i32 %state_re, i32 %state_im, i32 %d, i32 %gamma_0_0_val_read, i126 %cordic_apfixed_circ_table_arctan_128" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:202]   --->   Operation 11 'call' 'call_ln202' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 4.18>
ST_5 : Operation 12 [1/1] (0.00ns)   --->   "%beta_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %beta_0_0_val" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:197]   --->   Operation 12 'read' 'beta_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 13 [2/2] (4.18ns)   --->   "%call_ln203 = call void @applyMixer_hls<3>, i32 %state_re, i32 %state_im, i32 %beta_0_0_val_read, i126 %circ_table_arctan_1289" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:203]   --->   Operation 13 'call' 'call_ln203' <Predicate = true> <Delay = 4.18> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_im, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_re, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %d, i64 666, i64 207, i64 1"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln203 = call void @applyMixer_hls<3>, i32 %state_re, i32 %state_im, i32 %beta_0_0_val_read, i126 %circ_table_arctan_1289" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:203]   --->   Operation 18 'call' 'call_ln203' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln205 = ret" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:205]   --->   Operation 19 'ret' 'ret_ln205' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ state_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ d]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ gamma_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ beta_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cordic_apfixed_circ_table_arctan_128]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ circ_table_arctan_1289]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln198         (call         ) [ 0000000]
gamma_0_0_val_read (read         ) [ 0000100]
call_ln202         (call         ) [ 0000000]
beta_0_0_val_read  (read         ) [ 0000001]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specmemcore_ln0    (specmemcore  ) [ 0000000]
specinterface_ln0  (specinterface) [ 0000000]
call_ln203         (call         ) [ 0000000]
ret_ln205          (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_re">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_re"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state_im">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_im"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gamma_0_0_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gamma_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="beta_0_0_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cordic_apfixed_circ_table_arctan_128">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_apfixed_circ_table_arctan_128"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="circ_table_arctan_1289">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="circ_table_arctan_1289"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="build_feasible_superposition<3>"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="applyCost_hls<3>"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="applyMixer_hls<3>"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="gamma_0_0_val_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gamma_0_0_val_read/3 "/>
</bind>
</comp>

<comp id="52" class="1004" name="beta_0_0_val_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_0_0_val_read/5 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_build_feasible_superposition_3_s_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln198/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_applyCost_hls_3_s_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="0" index="3" bw="32" slack="0"/>
<pin id="71" dir="0" index="4" bw="32" slack="0"/>
<pin id="72" dir="0" index="5" bw="126" slack="0"/>
<pin id="73" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln202/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_applyMixer_hls_3_s_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="0" index="3" bw="32" slack="0"/>
<pin id="85" dir="0" index="4" bw="126" slack="0"/>
<pin id="86" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln203/5 "/>
</bind>
</comp>

<comp id="92" class="1005" name="gamma_0_0_val_read_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="1"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gamma_0_0_val_read "/>
</bind>
</comp>

<comp id="97" class="1005" name="beta_0_0_val_read_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="1"/>
<pin id="99" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="beta_0_0_val_read "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="105" dir="1" index="2" bw="52" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln65/42 mul_ln65_1/43 mul_ln56/2 mul_ln56_4/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="109" dir="1" index="2" bw="52" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln88/32 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="78"><net_src comp="46" pin="2"/><net_sink comp="66" pin=4"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="66" pin=5"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="90"><net_src comp="52" pin="2"/><net_sink comp="80" pin=3"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="95"><net_src comp="46" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="66" pin=4"/></net>

<net id="100"><net_src comp="52" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="80" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_re | {1 2 3 4 5 6 }
	Port: state_im | {1 2 5 6 }
	Port: d | {}
	Port: cordic_apfixed_circ_table_arctan_128 | {}
	Port: circ_table_arctan_1289 | {}
 - Input state : 
	Port: qaoaStep_hls<3, 1> : state_re | {3 4 5 6 }
	Port: qaoaStep_hls<3, 1> : state_im | {3 4 5 6 }
	Port: qaoaStep_hls<3, 1> : d | {3 4 }
	Port: qaoaStep_hls<3, 1> : gamma_0_0_val | {3 }
	Port: qaoaStep_hls<3, 1> : beta_0_0_val | {5 }
	Port: qaoaStep_hls<3, 1> : cordic_apfixed_circ_table_arctan_128 | {3 4 }
	Port: qaoaStep_hls<3, 1> : circ_table_arctan_1289 | {5 6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          | grp_build_feasible_superposition_3_s_fu_58 |    0    |    0    |    0    |    77   |   104   |
|   call   |         grp_applyCost_hls_3_s_fu_66        |    0    |    17   | 21.5846 |   7331  |  10663  |
|          |        grp_applyMixer_hls_3_s_fu_80        |    8    |    29   | 58.1224 |   3979  |   3846  |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|    mul   |                 grp_fu_102                 |    0    |    2    |    0    |   165   |    50   |
|          |                 grp_fu_106                 |    0    |    4    |    0    |   165   |    50   |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|   read   |        gamma_0_0_val_read_read_fu_46       |    0    |    0    |    0    |    0    |    0    |
|          |        beta_0_0_val_read_read_fu_52        |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                            |    8    |    52   |  79.707 |  11717  |  14713  |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| beta_0_0_val_read_reg_97|   32   |
|gamma_0_0_val_read_reg_92|   32   |
+-------------------------+--------+
|          Total          |   64   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------||---------|
|  grp_applyCost_hls_3_s_fu_66 |  p4  |   2  |  32  |   64   ||    0    ||    9    |
| grp_applyMixer_hls_3_s_fu_80 |  p3  |   2  |  32  |   64   ||    0    ||    9    |
|------------------------------|------|------|------|--------||---------||---------||---------|
|             Total            |      |      |      |   128  ||  3.176  ||    0    ||    18   |
|------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    8   |   52   |   79   |  11717 |  14713 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    3   |    0   |   18   |
|  Register |    -   |    -   |    -   |   64   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   52   |   82   |  11781 |  14731 |
+-----------+--------+--------+--------+--------+--------+
