--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main_schematic.twx main_schematic.ncd -o
main_schematic.twr main_schematic.pcf -ucf ADC_DAC.ucf -ucf GenIO.ucf

Design file:              main_schematic.ncd
Physical constraint file: main_schematic.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6186 paths analyzed, 557 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.005ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_7/modCount_0 (SLICE_X31Y64.SR), 92 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/state_FSM_FFd1 (FF)
  Destination:          XLXI_7/modCount_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.002ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.107 - 0.110)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/state_FSM_FFd1 to XLXI_7/modCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y68.YQ      Tcko                  0.652   XLXI_21/state_FSM_FFd1
                                                       XLXI_21/state_FSM_FFd1
    SLICE_X35Y69.F2      net (fanout=6)        1.761   XLXI_21/state_FSM_FFd1
    SLICE_X35Y69.X       Tilo                  0.704   N36
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_lut<9>_SW0
    SLICE_X33Y69.G4      net (fanout=1)        0.609   N36
    SLICE_X33Y69.COUT    Topcyg                1.001   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_lut<9>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X33Y70.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X33Y70.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<10>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X33Y71.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X33Y71.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<12>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X33Y72.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X33Y72.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<14>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X33Y73.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X33Y73.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<16>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X33Y74.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X33Y74.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<18>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X33Y75.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X33Y75.XB      Tcinxb                0.404   XLXI_7/modCount_cmp_ge0000
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<20>
    SLICE_X31Y64.SR      net (fanout=17)       1.371   XLXI_7/modCount_cmp_ge0000
    SLICE_X31Y64.CLK     Tsrck                 0.910   XLXI_7/modCount<0>
                                                       XLXI_7/modCount_0
    -------------------------------------------------  ---------------------------
    Total                                      8.002ns (4.261ns logic, 3.741ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/state_FSM_FFd5 (FF)
  Destination:          XLXI_7/modCount_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.905ns (Levels of Logic = 12)
  Clock Path Skew:      -0.003ns (0.040 - 0.043)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/state_FSM_FFd5 to XLXI_7/modCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y69.YQ      Tcko                  0.652   XLXI_21/state_FSM_FFd51
                                                       XLXI_21/state_FSM_FFd5
    SLICE_X32Y68.F4      net (fanout=14)       1.471   XLXI_21/state_FSM_FFd51
    SLICE_X32Y68.X       Tilo                  0.759   XLXI_21/state_FSM_FFd6
                                                       XLXI_21/frequencyModCount<11>11
    SLICE_X33Y65.G4      net (fanout=1)        0.275   XLXI_21/N23
    SLICE_X33Y65.COUT    Topcyg                1.001   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<1>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_lut<1>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<1>
    SLICE_X33Y66.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<1>
    SLICE_X33Y66.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<3>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<2>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<3>
    SLICE_X33Y67.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<3>
    SLICE_X33Y67.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<4>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
    SLICE_X33Y68.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
    SLICE_X33Y68.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<6>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
    SLICE_X33Y69.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
    SLICE_X33Y69.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<8>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X33Y70.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X33Y70.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<10>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X33Y71.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X33Y71.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<12>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X33Y72.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X33Y72.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<14>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X33Y73.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X33Y73.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<16>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X33Y74.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X33Y74.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<18>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X33Y75.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X33Y75.XB      Tcinxb                0.404   XLXI_7/modCount_cmp_ge0000
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<20>
    SLICE_X31Y64.SR      net (fanout=17)       1.371   XLXI_7/modCount_cmp_ge0000
    SLICE_X31Y64.CLK     Tsrck                 0.910   XLXI_7/modCount<0>
                                                       XLXI_7/modCount_0
    -------------------------------------------------  ---------------------------
    Total                                      7.905ns (4.788ns logic, 3.117ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/state_FSM_FFd1 (FF)
  Destination:          XLXI_7/modCount_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.879ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.107 - 0.110)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/state_FSM_FFd1 to XLXI_7/modCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y68.YQ      Tcko                  0.652   XLXI_21/state_FSM_FFd1
                                                       XLXI_21/state_FSM_FFd1
    SLICE_X35Y69.G2      net (fanout=6)        1.737   XLXI_21/state_FSM_FFd1
    SLICE_X35Y69.Y       Tilo                  0.704   N36
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_lut<8>_SW0
    SLICE_X33Y69.F4      net (fanout=1)        0.349   N34
    SLICE_X33Y69.COUT    Topcyf                1.162   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_lut<8>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<8>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X33Y70.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X33Y70.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<10>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X33Y71.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X33Y71.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<12>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X33Y72.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X33Y72.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<14>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X33Y73.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X33Y73.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<16>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X33Y74.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X33Y74.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<18>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X33Y75.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X33Y75.XB      Tcinxb                0.404   XLXI_7/modCount_cmp_ge0000
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<20>
    SLICE_X31Y64.SR      net (fanout=17)       1.371   XLXI_7/modCount_cmp_ge0000
    SLICE_X31Y64.CLK     Tsrck                 0.910   XLXI_7/modCount<0>
                                                       XLXI_7/modCount_0
    -------------------------------------------------  ---------------------------
    Total                                      7.879ns (4.422ns logic, 3.457ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/modCount_1 (SLICE_X31Y64.SR), 92 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/state_FSM_FFd1 (FF)
  Destination:          XLXI_7/modCount_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.002ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.107 - 0.110)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/state_FSM_FFd1 to XLXI_7/modCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y68.YQ      Tcko                  0.652   XLXI_21/state_FSM_FFd1
                                                       XLXI_21/state_FSM_FFd1
    SLICE_X35Y69.F2      net (fanout=6)        1.761   XLXI_21/state_FSM_FFd1
    SLICE_X35Y69.X       Tilo                  0.704   N36
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_lut<9>_SW0
    SLICE_X33Y69.G4      net (fanout=1)        0.609   N36
    SLICE_X33Y69.COUT    Topcyg                1.001   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_lut<9>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X33Y70.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X33Y70.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<10>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X33Y71.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X33Y71.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<12>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X33Y72.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X33Y72.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<14>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X33Y73.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X33Y73.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<16>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X33Y74.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X33Y74.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<18>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X33Y75.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X33Y75.XB      Tcinxb                0.404   XLXI_7/modCount_cmp_ge0000
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<20>
    SLICE_X31Y64.SR      net (fanout=17)       1.371   XLXI_7/modCount_cmp_ge0000
    SLICE_X31Y64.CLK     Tsrck                 0.910   XLXI_7/modCount<0>
                                                       XLXI_7/modCount_1
    -------------------------------------------------  ---------------------------
    Total                                      8.002ns (4.261ns logic, 3.741ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/state_FSM_FFd5 (FF)
  Destination:          XLXI_7/modCount_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.905ns (Levels of Logic = 12)
  Clock Path Skew:      -0.003ns (0.040 - 0.043)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/state_FSM_FFd5 to XLXI_7/modCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y69.YQ      Tcko                  0.652   XLXI_21/state_FSM_FFd51
                                                       XLXI_21/state_FSM_FFd5
    SLICE_X32Y68.F4      net (fanout=14)       1.471   XLXI_21/state_FSM_FFd51
    SLICE_X32Y68.X       Tilo                  0.759   XLXI_21/state_FSM_FFd6
                                                       XLXI_21/frequencyModCount<11>11
    SLICE_X33Y65.G4      net (fanout=1)        0.275   XLXI_21/N23
    SLICE_X33Y65.COUT    Topcyg                1.001   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<1>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_lut<1>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<1>
    SLICE_X33Y66.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<1>
    SLICE_X33Y66.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<3>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<2>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<3>
    SLICE_X33Y67.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<3>
    SLICE_X33Y67.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<4>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
    SLICE_X33Y68.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
    SLICE_X33Y68.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<6>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
    SLICE_X33Y69.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
    SLICE_X33Y69.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<8>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X33Y70.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X33Y70.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<10>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X33Y71.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X33Y71.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<12>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X33Y72.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X33Y72.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<14>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X33Y73.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X33Y73.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<16>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X33Y74.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X33Y74.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<18>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X33Y75.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X33Y75.XB      Tcinxb                0.404   XLXI_7/modCount_cmp_ge0000
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<20>
    SLICE_X31Y64.SR      net (fanout=17)       1.371   XLXI_7/modCount_cmp_ge0000
    SLICE_X31Y64.CLK     Tsrck                 0.910   XLXI_7/modCount<0>
                                                       XLXI_7/modCount_1
    -------------------------------------------------  ---------------------------
    Total                                      7.905ns (4.788ns logic, 3.117ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/state_FSM_FFd1 (FF)
  Destination:          XLXI_7/modCount_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.879ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.107 - 0.110)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/state_FSM_FFd1 to XLXI_7/modCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y68.YQ      Tcko                  0.652   XLXI_21/state_FSM_FFd1
                                                       XLXI_21/state_FSM_FFd1
    SLICE_X35Y69.G2      net (fanout=6)        1.737   XLXI_21/state_FSM_FFd1
    SLICE_X35Y69.Y       Tilo                  0.704   N36
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_lut<8>_SW0
    SLICE_X33Y69.F4      net (fanout=1)        0.349   N34
    SLICE_X33Y69.COUT    Topcyf                1.162   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_lut<8>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<8>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X33Y70.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X33Y70.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<10>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X33Y71.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X33Y71.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<12>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X33Y72.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X33Y72.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<14>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X33Y73.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X33Y73.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<16>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X33Y74.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X33Y74.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<18>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X33Y75.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X33Y75.XB      Tcinxb                0.404   XLXI_7/modCount_cmp_ge0000
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<20>
    SLICE_X31Y64.SR      net (fanout=17)       1.371   XLXI_7/modCount_cmp_ge0000
    SLICE_X31Y64.CLK     Tsrck                 0.910   XLXI_7/modCount<0>
                                                       XLXI_7/modCount_1
    -------------------------------------------------  ---------------------------
    Total                                      7.879ns (4.422ns logic, 3.457ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/modCount_2 (SLICE_X31Y65.SR), 92 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/state_FSM_FFd1 (FF)
  Destination:          XLXI_7/modCount_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.002ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.107 - 0.110)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/state_FSM_FFd1 to XLXI_7/modCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y68.YQ      Tcko                  0.652   XLXI_21/state_FSM_FFd1
                                                       XLXI_21/state_FSM_FFd1
    SLICE_X35Y69.F2      net (fanout=6)        1.761   XLXI_21/state_FSM_FFd1
    SLICE_X35Y69.X       Tilo                  0.704   N36
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_lut<9>_SW0
    SLICE_X33Y69.G4      net (fanout=1)        0.609   N36
    SLICE_X33Y69.COUT    Topcyg                1.001   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_lut<9>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X33Y70.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X33Y70.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<10>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X33Y71.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X33Y71.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<12>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X33Y72.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X33Y72.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<14>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X33Y73.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X33Y73.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<16>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X33Y74.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X33Y74.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<18>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X33Y75.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X33Y75.XB      Tcinxb                0.404   XLXI_7/modCount_cmp_ge0000
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<20>
    SLICE_X31Y65.SR      net (fanout=17)       1.371   XLXI_7/modCount_cmp_ge0000
    SLICE_X31Y65.CLK     Tsrck                 0.910   XLXI_7/modCount<2>
                                                       XLXI_7/modCount_2
    -------------------------------------------------  ---------------------------
    Total                                      8.002ns (4.261ns logic, 3.741ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/state_FSM_FFd5 (FF)
  Destination:          XLXI_7/modCount_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.905ns (Levels of Logic = 12)
  Clock Path Skew:      -0.003ns (0.040 - 0.043)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/state_FSM_FFd5 to XLXI_7/modCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y69.YQ      Tcko                  0.652   XLXI_21/state_FSM_FFd51
                                                       XLXI_21/state_FSM_FFd5
    SLICE_X32Y68.F4      net (fanout=14)       1.471   XLXI_21/state_FSM_FFd51
    SLICE_X32Y68.X       Tilo                  0.759   XLXI_21/state_FSM_FFd6
                                                       XLXI_21/frequencyModCount<11>11
    SLICE_X33Y65.G4      net (fanout=1)        0.275   XLXI_21/N23
    SLICE_X33Y65.COUT    Topcyg                1.001   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<1>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_lut<1>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<1>
    SLICE_X33Y66.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<1>
    SLICE_X33Y66.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<3>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<2>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<3>
    SLICE_X33Y67.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<3>
    SLICE_X33Y67.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<4>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
    SLICE_X33Y68.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<5>
    SLICE_X33Y68.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<6>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
    SLICE_X33Y69.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<7>
    SLICE_X33Y69.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<8>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X33Y70.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X33Y70.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<10>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X33Y71.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X33Y71.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<12>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X33Y72.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X33Y72.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<14>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X33Y73.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X33Y73.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<16>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X33Y74.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X33Y74.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<18>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X33Y75.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X33Y75.XB      Tcinxb                0.404   XLXI_7/modCount_cmp_ge0000
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<20>
    SLICE_X31Y65.SR      net (fanout=17)       1.371   XLXI_7/modCount_cmp_ge0000
    SLICE_X31Y65.CLK     Tsrck                 0.910   XLXI_7/modCount<2>
                                                       XLXI_7/modCount_2
    -------------------------------------------------  ---------------------------
    Total                                      7.905ns (4.788ns logic, 3.117ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_21/state_FSM_FFd1 (FF)
  Destination:          XLXI_7/modCount_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.879ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.107 - 0.110)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_21/state_FSM_FFd1 to XLXI_7/modCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y68.YQ      Tcko                  0.652   XLXI_21/state_FSM_FFd1
                                                       XLXI_21/state_FSM_FFd1
    SLICE_X35Y69.G2      net (fanout=6)        1.737   XLXI_21/state_FSM_FFd1
    SLICE_X35Y69.Y       Tilo                  0.704   N36
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_lut<8>_SW0
    SLICE_X33Y69.F4      net (fanout=1)        0.349   N34
    SLICE_X33Y69.COUT    Topcyf                1.162   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_lut<8>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<8>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X33Y70.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<9>
    SLICE_X33Y70.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<10>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X33Y71.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<11>
    SLICE_X33Y71.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<12>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X33Y72.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<13>
    SLICE_X33Y72.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<14>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X33Y73.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<15>
    SLICE_X33Y73.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<16>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X33Y74.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<17>
    SLICE_X33Y74.COUT    Tbyp                  0.118   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<18>
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X33Y75.CIN     net (fanout=1)        0.000   XLXI_7/Mcompar_modCount_cmp_ge0000_cy<19>
    SLICE_X33Y75.XB      Tcinxb                0.404   XLXI_7/modCount_cmp_ge0000
                                                       XLXI_7/Mcompar_modCount_cmp_ge0000_cy<20>
    SLICE_X31Y65.SR      net (fanout=17)       1.371   XLXI_7/modCount_cmp_ge0000
    SLICE_X31Y65.CLK     Tsrck                 0.910   XLXI_7/modCount<2>
                                                       XLXI_7/modCount_2
    -------------------------------------------------  ---------------------------
    Total                                      7.879ns (4.422ns logic, 3.457ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_20/ResDORdy/DInToggle (SLICE_X51Y64.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_20/ResDORdy/DInToggle (FF)
  Destination:          XLXI_20/ResDORdy/DInToggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.003ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_20/ResDORdy/DInToggle to XLXI_20/ResDORdy/DInToggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.YQ      Tcko                  0.470   XLXI_20/ResDORdy/DInToggle
                                                       XLXI_20/ResDORdy/DInToggle
    SLICE_X51Y64.BY      net (fanout=2)        0.398   XLXI_20/ResDORdy/DInToggle
    SLICE_X51Y64.CLK     Tckdi       (-Th)    -0.135   XLXI_20/ResDORdy/DInToggle
                                                       XLXI_20/ResDORdy/DInToggle
    -------------------------------------------------  ---------------------------
    Total                                      1.003ns (0.605ns logic, 0.398ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_20/ResDORdy/prevDIn (SLICE_X43Y65.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_20/ResDORdy/qDIn (FF)
  Destination:          XLXI_20/ResDORdy/prevDIn (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.028ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.028 - 0.021)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_20/ResDORdy/qDIn to XLXI_20/ResDORdy/prevDIn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.YQ      Tcko                  0.470   XLXI_20/ResDORdy/qDIn
                                                       XLXI_20/ResDORdy/qDIn
    SLICE_X43Y65.BY      net (fanout=2)        0.423   XLXI_20/ResDORdy/qDIn
    SLICE_X43Y65.CLK     Tckdi       (-Th)    -0.135   XLXI_20/ResDORdy/prevDIn
                                                       XLXI_20/ResDORdy/prevDIn
    -------------------------------------------------  ---------------------------
    Total                                      1.028ns (0.605ns logic, 0.423ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_20/qPS_Clk_Prev (SLICE_X64Y63.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_20/qPS_Clk (FF)
  Destination:          XLXI_20/qPS_Clk_Prev (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.086ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.054 - 0.057)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_20/qPS_Clk to XLXI_20/qPS_Clk_Prev
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y62.YQ      Tcko                  0.470   XLXI_20/qPS_Clk
                                                       XLXI_20/qPS_Clk
    SLICE_X64Y63.BY      net (fanout=3)        0.464   XLXI_20/qPS_Clk
    SLICE_X64Y63.CLK     Tckdi       (-Th)    -0.152   XLXI_20/qPS_Clk_Prev
                                                       XLXI_20/qPS_Clk_Prev
    -------------------------------------------------  ---------------------------
    Total                                      1.086ns (0.622ns logic, 0.464ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_21/inputNote<4>/CLK
  Logical resource: XLXI_21/inputNote_4/CK
  Location pin: SLICE_X40Y63.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_21/inputNote<4>/CLK
  Logical resource: XLXI_21/inputNote_4/CK
  Location pin: SLICE_X40Y63.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_21/inputNote<4>/CLK
  Logical resource: XLXI_21/inputNote_4/CK
  Location pin: SLICE_X40Y63.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    8.005|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6186 paths, 0 nets, and 866 connections

Design statistics:
   Minimum period:   8.005ns{1}   (Maximum frequency: 124.922MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 08 21:02:54 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4512 MB



