<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32L4xx_HAL_Driver: Inc/stm32l4xx_ll_dma2d.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32L4xx_HAL_Driver
   &#160;<span id="projectnumber">1.14.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32l4xx__ll__dma2d_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32l4xx_ll_dma2d.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of DMA2D LL module.  
<a href="#details">More...</a></p>

<p><a href="stm32l4xx__ll__dma2d_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structLL__DMA2D__InitTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__ES__Init__Struct.html#structLL__DMA2D__InitTypeDef">LL_DMA2D_InitTypeDef</a></td></tr>
<tr class="memdesc:structLL__DMA2D__InitTypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">LL DMA2D Init Structure Definition.  <a href="group__DMA2D__LL__ES__Init__Struct.html#structLL__DMA2D__InitTypeDef">More...</a><br /></td></tr>
<tr class="separator:structLL__DMA2D__InitTypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structLL__DMA2D__LayerCfgTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__ES__Init__Struct.html#structLL__DMA2D__LayerCfgTypeDef">LL_DMA2D_LayerCfgTypeDef</a></td></tr>
<tr class="memdesc:structLL__DMA2D__LayerCfgTypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">LL DMA2D Layer Configuration Structure Definition.  <a href="group__DMA2D__LL__ES__Init__Struct.html#structLL__DMA2D__LayerCfgTypeDef">More...</a><br /></td></tr>
<tr class="separator:structLL__DMA2D__LayerCfgTypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structLL__DMA2D__ColorTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__ES__Init__Struct.html#structLL__DMA2D__ColorTypeDef">LL_DMA2D_ColorTypeDef</a></td></tr>
<tr class="memdesc:structLL__DMA2D__ColorTypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">LL DMA2D Output Color Structure Definition.  <a href="group__DMA2D__LL__ES__Init__Struct.html#structLL__DMA2D__ColorTypeDef">More...</a><br /></td></tr>
<tr class="separator:structLL__DMA2D__ColorTypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga18417173e6a564149aa3b2b4e8a9a8af"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#ga18417173e6a564149aa3b2b4e8a9a8af">LL_DMA2D_Start</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga18417173e6a564149aa3b2b4e8a9a8af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start a DMA2D transfer. @rmtoll CR START LL_DMA2D_Start.  <a href="group__DMA2D__LL__EF__Configuration.html#ga18417173e6a564149aa3b2b4e8a9a8af">More...</a><br /></td></tr>
<tr class="separator:ga18417173e6a564149aa3b2b4e8a9a8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9faabcd48a5159a167b751334cffed4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#gaa9faabcd48a5159a167b751334cffed4">LL_DMA2D_IsTransferOngoing</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:gaa9faabcd48a5159a167b751334cffed4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if a DMA2D transfer is ongoing. @rmtoll CR START LL_DMA2D_IsTransferOngoing.  <a href="group__DMA2D__LL__EF__Configuration.html#gaa9faabcd48a5159a167b751334cffed4">More...</a><br /></td></tr>
<tr class="separator:gaa9faabcd48a5159a167b751334cffed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a3952a84b67972b244f5c35096127fd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#ga3a3952a84b67972b244f5c35096127fd">LL_DMA2D_Suspend</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga3a3952a84b67972b244f5c35096127fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Suspend DMA2D transfer.  <a href="group__DMA2D__LL__EF__Configuration.html#ga3a3952a84b67972b244f5c35096127fd">More...</a><br /></td></tr>
<tr class="separator:ga3a3952a84b67972b244f5c35096127fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5286038f2faeceb5227c6c22dd0548a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#gad5286038f2faeceb5227c6c22dd0548a">LL_DMA2D_Resume</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:gad5286038f2faeceb5227c6c22dd0548a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resume DMA2D transfer.  <a href="group__DMA2D__LL__EF__Configuration.html#gad5286038f2faeceb5227c6c22dd0548a">More...</a><br /></td></tr>
<tr class="separator:gad5286038f2faeceb5227c6c22dd0548a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac87ca2d5a78002b0b9491377f241373e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#gac87ca2d5a78002b0b9491377f241373e">LL_DMA2D_IsSuspended</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:gac87ca2d5a78002b0b9491377f241373e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if DMA2D transfer is suspended.  <a href="group__DMA2D__LL__EF__Configuration.html#gac87ca2d5a78002b0b9491377f241373e">More...</a><br /></td></tr>
<tr class="separator:gac87ca2d5a78002b0b9491377f241373e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada6a1e97e767cd54fe959217ec4aae83"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#gada6a1e97e767cd54fe959217ec4aae83">LL_DMA2D_Abort</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:gada6a1e97e767cd54fe959217ec4aae83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Abort DMA2D transfer.  <a href="group__DMA2D__LL__EF__Configuration.html#gada6a1e97e767cd54fe959217ec4aae83">More...</a><br /></td></tr>
<tr class="separator:gada6a1e97e767cd54fe959217ec4aae83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga793e3567f9b5d0c8448bf948d40e1731"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#ga793e3567f9b5d0c8448bf948d40e1731">LL_DMA2D_IsAborted</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga793e3567f9b5d0c8448bf948d40e1731"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if DMA2D transfer is aborted.  <a href="group__DMA2D__LL__EF__Configuration.html#ga793e3567f9b5d0c8448bf948d40e1731">More...</a><br /></td></tr>
<tr class="separator:ga793e3567f9b5d0c8448bf948d40e1731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3e3d201e7d9d0e708fb0e4a7afa72f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#gaee3e3d201e7d9d0e708fb0e4a7afa72f">LL_DMA2D_SetMode</a> (DMA2D_TypeDef *DMA2Dx, uint32_t Mode)</td></tr>
<tr class="memdesc:gaee3e3d201e7d9d0e708fb0e4a7afa72f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D mode. @rmtoll CR MODE LL_DMA2D_SetMode.  <a href="group__DMA2D__LL__EF__Configuration.html#gaee3e3d201e7d9d0e708fb0e4a7afa72f">More...</a><br /></td></tr>
<tr class="separator:gaee3e3d201e7d9d0e708fb0e4a7afa72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59ae5c5189faacd94e9bc93af804a6a1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#ga59ae5c5189faacd94e9bc93af804a6a1">LL_DMA2D_GetMode</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga59ae5c5189faacd94e9bc93af804a6a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D mode @rmtoll CR MODE LL_DMA2D_GetMode.  <a href="group__DMA2D__LL__EF__Configuration.html#ga59ae5c5189faacd94e9bc93af804a6a1">More...</a><br /></td></tr>
<tr class="separator:ga59ae5c5189faacd94e9bc93af804a6a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d489890b3efb7d6b5572a02c1025126"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#ga9d489890b3efb7d6b5572a02c1025126">LL_DMA2D_SetOutputColorMode</a> (DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode)</td></tr>
<tr class="memdesc:ga9d489890b3efb7d6b5572a02c1025126"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D output color mode. @rmtoll OPFCCR CM LL_DMA2D_SetOutputColorMode.  <a href="group__DMA2D__LL__EF__Configuration.html#ga9d489890b3efb7d6b5572a02c1025126">More...</a><br /></td></tr>
<tr class="separator:ga9d489890b3efb7d6b5572a02c1025126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8804d4abd00cfd41d04931279a14a9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#ga0b8804d4abd00cfd41d04931279a14a9">LL_DMA2D_GetOutputColorMode</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga0b8804d4abd00cfd41d04931279a14a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D output color mode. @rmtoll OPFCCR CM LL_DMA2D_GetOutputColorMode.  <a href="group__DMA2D__LL__EF__Configuration.html#ga0b8804d4abd00cfd41d04931279a14a9">More...</a><br /></td></tr>
<tr class="separator:ga0b8804d4abd00cfd41d04931279a14a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b33b22e735bcd492d3394f0c962e2a5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#ga7b33b22e735bcd492d3394f0c962e2a5">LL_DMA2D_SetOutputRBSwapMode</a> (DMA2D_TypeDef *DMA2Dx, uint32_t RBSwapMode)</td></tr>
<tr class="memdesc:ga7b33b22e735bcd492d3394f0c962e2a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D output Red Blue swap mode. @rmtoll OPFCCR RBS LL_DMA2D_SetOutputRBSwapMode.  <a href="group__DMA2D__LL__EF__Configuration.html#ga7b33b22e735bcd492d3394f0c962e2a5">More...</a><br /></td></tr>
<tr class="separator:ga7b33b22e735bcd492d3394f0c962e2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabebca403ac850a6bbfc81a8d4491a408"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#gabebca403ac850a6bbfc81a8d4491a408">LL_DMA2D_GetOutputRBSwapMode</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:gabebca403ac850a6bbfc81a8d4491a408"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D output Red Blue swap mode. @rmtoll OPFCCR RBS LL_DMA2D_GetOutputRBSwapMode.  <a href="group__DMA2D__LL__EF__Configuration.html#gabebca403ac850a6bbfc81a8d4491a408">More...</a><br /></td></tr>
<tr class="separator:gabebca403ac850a6bbfc81a8d4491a408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0fc2d1cd24f15ef2c7f9e26f0fd4410"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#gae0fc2d1cd24f15ef2c7f9e26f0fd4410">LL_DMA2D_SetOutputAlphaInvMode</a> (DMA2D_TypeDef *DMA2Dx, uint32_t AlphaInversionMode)</td></tr>
<tr class="memdesc:gae0fc2d1cd24f15ef2c7f9e26f0fd4410"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D output alpha inversion mode. @rmtoll OPFCCR AI LL_DMA2D_SetOutputAlphaInvMode.  <a href="group__DMA2D__LL__EF__Configuration.html#gae0fc2d1cd24f15ef2c7f9e26f0fd4410">More...</a><br /></td></tr>
<tr class="separator:gae0fc2d1cd24f15ef2c7f9e26f0fd4410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c55c01f2d480e291c8ee4e50389271b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#ga6c55c01f2d480e291c8ee4e50389271b">LL_DMA2D_GetOutputAlphaInvMode</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga6c55c01f2d480e291c8ee4e50389271b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D output alpha inversion mode. @rmtoll OPFCCR AI LL_DMA2D_GetOutputAlphaInvMode.  <a href="group__DMA2D__LL__EF__Configuration.html#ga6c55c01f2d480e291c8ee4e50389271b">More...</a><br /></td></tr>
<tr class="separator:ga6c55c01f2d480e291c8ee4e50389271b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga897ab6790b9770a103d9715dc5a044eb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#ga897ab6790b9770a103d9715dc5a044eb">LL_DMA2D_SetOutputSwapMode</a> (DMA2D_TypeDef *DMA2Dx, uint32_t OutputSwapMode)</td></tr>
<tr class="memdesc:ga897ab6790b9770a103d9715dc5a044eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D output swap mode. @rmtoll OPFCCR SB LL_DMA2D_SetOutputSwapMode.  <a href="group__DMA2D__LL__EF__Configuration.html#ga897ab6790b9770a103d9715dc5a044eb">More...</a><br /></td></tr>
<tr class="separator:ga897ab6790b9770a103d9715dc5a044eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352b3aa719bfaf68304b3f54f044c640"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#ga352b3aa719bfaf68304b3f54f044c640">LL_DMA2D_GetOutputSwapMode</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga352b3aa719bfaf68304b3f54f044c640"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D output swap mode. @rmtoll OPFCCR SB LL_DMA2D_GetOutputSwapMode.  <a href="group__DMA2D__LL__EF__Configuration.html#ga352b3aa719bfaf68304b3f54f044c640">More...</a><br /></td></tr>
<tr class="separator:ga352b3aa719bfaf68304b3f54f044c640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadc207684adf051a6433d827f94c4a79"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#gaadc207684adf051a6433d827f94c4a79">LL_DMA2D_SetLineOffsetMode</a> (DMA2D_TypeDef *DMA2Dx, uint32_t LineOffsetMode)</td></tr>
<tr class="memdesc:gaadc207684adf051a6433d827f94c4a79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D line offset mode. @rmtoll CR LOM LL_DMA2D_SetLineOffsetMode.  <a href="group__DMA2D__LL__EF__Configuration.html#gaadc207684adf051a6433d827f94c4a79">More...</a><br /></td></tr>
<tr class="separator:gaadc207684adf051a6433d827f94c4a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458611ae908283f05ebba45f3756cd09"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#ga458611ae908283f05ebba45f3756cd09">LL_DMA2D_GetLineOffsetMode</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga458611ae908283f05ebba45f3756cd09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D line offset mode. @rmtoll CR LOM LL_DMA2D_GetLineOffsetMode.  <a href="group__DMA2D__LL__EF__Configuration.html#ga458611ae908283f05ebba45f3756cd09">More...</a><br /></td></tr>
<tr class="separator:ga458611ae908283f05ebba45f3756cd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412e3eb74add66689532aec2d14a2dc3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#ga412e3eb74add66689532aec2d14a2dc3">LL_DMA2D_SetLineOffset</a> (DMA2D_TypeDef *DMA2Dx, uint32_t LineOffset)</td></tr>
<tr class="memdesc:ga412e3eb74add66689532aec2d14a2dc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D line offset, expressed on 14 bits ([13:0] bits). @rmtoll OOR LO LL_DMA2D_SetLineOffset.  <a href="group__DMA2D__LL__EF__Configuration.html#ga412e3eb74add66689532aec2d14a2dc3">More...</a><br /></td></tr>
<tr class="separator:ga412e3eb74add66689532aec2d14a2dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09299e7b57e964df14d33703a6fa4de3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#ga09299e7b57e964df14d33703a6fa4de3">LL_DMA2D_GetLineOffset</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga09299e7b57e964df14d33703a6fa4de3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D line offset, expressed on 14 bits ([13:0] bits). @rmtoll OOR LO LL_DMA2D_GetLineOffset.  <a href="group__DMA2D__LL__EF__Configuration.html#ga09299e7b57e964df14d33703a6fa4de3">More...</a><br /></td></tr>
<tr class="separator:ga09299e7b57e964df14d33703a6fa4de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga672d28a79b5054990f65b83033ecd641"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#ga672d28a79b5054990f65b83033ecd641">LL_DMA2D_SetNbrOfPixelsPerLines</a> (DMA2D_TypeDef *DMA2Dx, uint32_t NbrOfPixelsPerLines)</td></tr>
<tr class="memdesc:ga672d28a79b5054990f65b83033ecd641"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D number of pixels per lines, expressed on 14 bits ([13:0] bits). @rmtoll NLR PL LL_DMA2D_SetNbrOfPixelsPerLines.  <a href="group__DMA2D__LL__EF__Configuration.html#ga672d28a79b5054990f65b83033ecd641">More...</a><br /></td></tr>
<tr class="separator:ga672d28a79b5054990f65b83033ecd641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa471e86ed1a64628c828a043be5d166f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#gaa471e86ed1a64628c828a043be5d166f">LL_DMA2D_GetNbrOfPixelsPerLines</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:gaa471e86ed1a64628c828a043be5d166f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D number of pixels per lines, expressed on 14 bits ([13:0] bits) @rmtoll NLR PL LL_DMA2D_GetNbrOfPixelsPerLines.  <a href="group__DMA2D__LL__EF__Configuration.html#gaa471e86ed1a64628c828a043be5d166f">More...</a><br /></td></tr>
<tr class="separator:gaa471e86ed1a64628c828a043be5d166f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ec69f2c915582fa66aeaf159029419b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#ga4ec69f2c915582fa66aeaf159029419b">LL_DMA2D_SetNbrOfLines</a> (DMA2D_TypeDef *DMA2Dx, uint32_t NbrOfLines)</td></tr>
<tr class="memdesc:ga4ec69f2c915582fa66aeaf159029419b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D number of lines, expressed on 16 bits ([15:0] bits). @rmtoll NLR NL LL_DMA2D_SetNbrOfLines.  <a href="group__DMA2D__LL__EF__Configuration.html#ga4ec69f2c915582fa66aeaf159029419b">More...</a><br /></td></tr>
<tr class="separator:ga4ec69f2c915582fa66aeaf159029419b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf318bdb5524d080ca910791c9a03fda4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#gaf318bdb5524d080ca910791c9a03fda4">LL_DMA2D_GetNbrOfLines</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:gaf318bdb5524d080ca910791c9a03fda4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D number of lines, expressed on 16 bits ([15:0] bits). @rmtoll NLR NL LL_DMA2D_GetNbrOfLines.  <a href="group__DMA2D__LL__EF__Configuration.html#gaf318bdb5524d080ca910791c9a03fda4">More...</a><br /></td></tr>
<tr class="separator:gaf318bdb5524d080ca910791c9a03fda4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5297c9d66bd8a68d05fcdfa8833a4a3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#gae5297c9d66bd8a68d05fcdfa8833a4a3">LL_DMA2D_SetOutputMemAddr</a> (DMA2D_TypeDef *DMA2Dx, uint32_t OutputMemoryAddress)</td></tr>
<tr class="memdesc:gae5297c9d66bd8a68d05fcdfa8833a4a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D output memory address, expressed on 32 bits ([31:0] bits). @rmtoll OMAR MA LL_DMA2D_SetOutputMemAddr.  <a href="group__DMA2D__LL__EF__Configuration.html#gae5297c9d66bd8a68d05fcdfa8833a4a3">More...</a><br /></td></tr>
<tr class="separator:gae5297c9d66bd8a68d05fcdfa8833a4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac32ee582a4f7545fd57875f5d5fd446b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#gac32ee582a4f7545fd57875f5d5fd446b">LL_DMA2D_GetOutputMemAddr</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:gac32ee582a4f7545fd57875f5d5fd446b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DMA2D output memory address, expressed on 32 bits ([31:0] bits). @rmtoll OMAR MA LL_DMA2D_GetOutputMemAddr.  <a href="group__DMA2D__LL__EF__Configuration.html#gac32ee582a4f7545fd57875f5d5fd446b">More...</a><br /></td></tr>
<tr class="separator:gac32ee582a4f7545fd57875f5d5fd446b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d5598cb7740c00aad395c26a830f0f8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#ga3d5598cb7740c00aad395c26a830f0f8">LL_DMA2D_SetOutputColor</a> (DMA2D_TypeDef *DMA2Dx, uint32_t OutputColor)</td></tr>
<tr class="memdesc:ga3d5598cb7740c00aad395c26a830f0f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D output color, expressed on 32 bits ([31:0] bits).  <a href="group__DMA2D__LL__EF__Configuration.html#ga3d5598cb7740c00aad395c26a830f0f8">More...</a><br /></td></tr>
<tr class="separator:ga3d5598cb7740c00aad395c26a830f0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc6abcc5332f6f297c200221900b302"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#ga7fc6abcc5332f6f297c200221900b302">LL_DMA2D_GetOutputColor</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga7fc6abcc5332f6f297c200221900b302"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DMA2D output color, expressed on 32 bits ([31:0] bits).  <a href="group__DMA2D__LL__EF__Configuration.html#ga7fc6abcc5332f6f297c200221900b302">More...</a><br /></td></tr>
<tr class="separator:ga7fc6abcc5332f6f297c200221900b302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1468db61b41d5e4f3cb38b832e8a344b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#ga1468db61b41d5e4f3cb38b832e8a344b">LL_DMA2D_SetLineWatermark</a> (DMA2D_TypeDef *DMA2Dx, uint32_t LineWatermark)</td></tr>
<tr class="memdesc:ga1468db61b41d5e4f3cb38b832e8a344b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D line watermark, expressed on 16 bits ([15:0] bits). @rmtoll LWR LW LL_DMA2D_SetLineWatermark.  <a href="group__DMA2D__LL__EF__Configuration.html#ga1468db61b41d5e4f3cb38b832e8a344b">More...</a><br /></td></tr>
<tr class="separator:ga1468db61b41d5e4f3cb38b832e8a344b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ed3da467f5a1d3f7b6e22be8f4ab5b4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#ga8ed3da467f5a1d3f7b6e22be8f4ab5b4">LL_DMA2D_GetLineWatermark</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga8ed3da467f5a1d3f7b6e22be8f4ab5b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D line watermark, expressed on 16 bits ([15:0] bits). @rmtoll LWR LW LL_DMA2D_GetLineWatermark.  <a href="group__DMA2D__LL__EF__Configuration.html#ga8ed3da467f5a1d3f7b6e22be8f4ab5b4">More...</a><br /></td></tr>
<tr class="separator:ga8ed3da467f5a1d3f7b6e22be8f4ab5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f8ba9710c5712207b04ced701e5fbf6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#ga9f8ba9710c5712207b04ced701e5fbf6">LL_DMA2D_SetDeadTime</a> (DMA2D_TypeDef *DMA2Dx, uint32_t DeadTime)</td></tr>
<tr class="memdesc:ga9f8ba9710c5712207b04ced701e5fbf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D dead time, expressed on 8 bits ([7:0] bits). @rmtoll AMTCR DT LL_DMA2D_SetDeadTime.  <a href="group__DMA2D__LL__EF__Configuration.html#ga9f8ba9710c5712207b04ced701e5fbf6">More...</a><br /></td></tr>
<tr class="separator:ga9f8ba9710c5712207b04ced701e5fbf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga095989e9ead2f2fbb61061f40a02e3d4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#ga095989e9ead2f2fbb61061f40a02e3d4">LL_DMA2D_GetDeadTime</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga095989e9ead2f2fbb61061f40a02e3d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D dead time, expressed on 8 bits ([7:0] bits). @rmtoll AMTCR DT LL_DMA2D_GetDeadTime.  <a href="group__DMA2D__LL__EF__Configuration.html#ga095989e9ead2f2fbb61061f40a02e3d4">More...</a><br /></td></tr>
<tr class="separator:ga095989e9ead2f2fbb61061f40a02e3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga335359dabf03f75f987b2bc01d825fae"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#ga335359dabf03f75f987b2bc01d825fae">LL_DMA2D_EnableDeadTime</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga335359dabf03f75f987b2bc01d825fae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA2D dead time functionality. @rmtoll AMTCR EN LL_DMA2D_EnableDeadTime.  <a href="group__DMA2D__LL__EF__Configuration.html#ga335359dabf03f75f987b2bc01d825fae">More...</a><br /></td></tr>
<tr class="separator:ga335359dabf03f75f987b2bc01d825fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68090f3fbc749c1c917543ccda2bd1a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#gab68090f3fbc749c1c917543ccda2bd1a">LL_DMA2D_DisableDeadTime</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:gab68090f3fbc749c1c917543ccda2bd1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA2D dead time functionality. @rmtoll AMTCR EN LL_DMA2D_DisableDeadTime.  <a href="group__DMA2D__LL__EF__Configuration.html#gab68090f3fbc749c1c917543ccda2bd1a">More...</a><br /></td></tr>
<tr class="separator:gab68090f3fbc749c1c917543ccda2bd1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc91fdedfacccbe27487c6d5fab777d4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Configuration.html#gacc91fdedfacccbe27487c6d5fab777d4">LL_DMA2D_IsEnabledDeadTime</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:gacc91fdedfacccbe27487c6d5fab777d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if DMA2D dead time functionality is enabled. @rmtoll AMTCR EN LL_DMA2D_IsEnabledDeadTime.  <a href="group__DMA2D__LL__EF__Configuration.html#gacc91fdedfacccbe27487c6d5fab777d4">More...</a><br /></td></tr>
<tr class="separator:gacc91fdedfacccbe27487c6d5fab777d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd3643dc50e37fa857f78df7015b91c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#gafbd3643dc50e37fa857f78df7015b91c">LL_DMA2D_FGND_SetMemAddr</a> (DMA2D_TypeDef *DMA2Dx, uint32_t MemoryAddress)</td></tr>
<tr class="memdesc:gafbd3643dc50e37fa857f78df7015b91c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D foreground memory address, expressed on 32 bits ([31:0] bits). @rmtoll FGMAR MA LL_DMA2D_FGND_SetMemAddr.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#gafbd3643dc50e37fa857f78df7015b91c">More...</a><br /></td></tr>
<tr class="separator:gafbd3643dc50e37fa857f78df7015b91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6a4d4f38735141663b44cbaa9626f6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#ga2d6a4d4f38735141663b44cbaa9626f6">LL_DMA2D_FGND_GetMemAddr</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga2d6a4d4f38735141663b44cbaa9626f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DMA2D foreground memory address, expressed on 32 bits ([31:0] bits). @rmtoll FGMAR MA LL_DMA2D_FGND_GetMemAddr.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#ga2d6a4d4f38735141663b44cbaa9626f6">More...</a><br /></td></tr>
<tr class="separator:ga2d6a4d4f38735141663b44cbaa9626f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc2ee8e8f7d25d7acee1d900ad78c993"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#gadc2ee8e8f7d25d7acee1d900ad78c993">LL_DMA2D_FGND_EnableCLUTLoad</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:gadc2ee8e8f7d25d7acee1d900ad78c993"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA2D foreground CLUT loading. @rmtoll FGPFCCR START LL_DMA2D_FGND_EnableCLUTLoad.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#gadc2ee8e8f7d25d7acee1d900ad78c993">More...</a><br /></td></tr>
<tr class="separator:gadc2ee8e8f7d25d7acee1d900ad78c993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga629ebb89eca3239043ab7a5dcf5ea627"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#ga629ebb89eca3239043ab7a5dcf5ea627">LL_DMA2D_FGND_IsEnabledCLUTLoad</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga629ebb89eca3239043ab7a5dcf5ea627"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if DMA2D foreground CLUT loading is enabled. @rmtoll FGPFCCR START LL_DMA2D_FGND_IsEnabledCLUTLoad.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#ga629ebb89eca3239043ab7a5dcf5ea627">More...</a><br /></td></tr>
<tr class="separator:ga629ebb89eca3239043ab7a5dcf5ea627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4107da7c8f9e62647313521a13d5370"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#gad4107da7c8f9e62647313521a13d5370">LL_DMA2D_FGND_SetColorMode</a> (DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode)</td></tr>
<tr class="memdesc:gad4107da7c8f9e62647313521a13d5370"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D foreground color mode. @rmtoll FGPFCCR CM LL_DMA2D_FGND_SetColorMode.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#gad4107da7c8f9e62647313521a13d5370">More...</a><br /></td></tr>
<tr class="separator:gad4107da7c8f9e62647313521a13d5370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga170d7f5fc7510be780f78731ddabf951"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#ga170d7f5fc7510be780f78731ddabf951">LL_DMA2D_FGND_GetColorMode</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga170d7f5fc7510be780f78731ddabf951"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D foreground color mode. @rmtoll FGPFCCR CM LL_DMA2D_FGND_GetColorMode.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#ga170d7f5fc7510be780f78731ddabf951">More...</a><br /></td></tr>
<tr class="separator:ga170d7f5fc7510be780f78731ddabf951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae73f94223e78c5a05b413ca2e432e3d3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#gae73f94223e78c5a05b413ca2e432e3d3">LL_DMA2D_FGND_SetAlphaMode</a> (DMA2D_TypeDef *DMA2Dx, uint32_t AphaMode)</td></tr>
<tr class="memdesc:gae73f94223e78c5a05b413ca2e432e3d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D foreground alpha mode. @rmtoll FGPFCCR AM LL_DMA2D_FGND_SetAlphaMode.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#gae73f94223e78c5a05b413ca2e432e3d3">More...</a><br /></td></tr>
<tr class="separator:gae73f94223e78c5a05b413ca2e432e3d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2500f64813ced4c35b50aa73cebac70d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#ga2500f64813ced4c35b50aa73cebac70d">LL_DMA2D_FGND_GetAlphaMode</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga2500f64813ced4c35b50aa73cebac70d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D foreground alpha mode. @rmtoll FGPFCCR AM LL_DMA2D_FGND_GetAlphaMode.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#ga2500f64813ced4c35b50aa73cebac70d">More...</a><br /></td></tr>
<tr class="separator:ga2500f64813ced4c35b50aa73cebac70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafef58f8a6e73b8d481a7c2237bdfd309"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#gafef58f8a6e73b8d481a7c2237bdfd309">LL_DMA2D_FGND_SetAlpha</a> (DMA2D_TypeDef *DMA2Dx, uint32_t Alpha)</td></tr>
<tr class="memdesc:gafef58f8a6e73b8d481a7c2237bdfd309"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D foreground alpha value, expressed on 8 bits ([7:0] bits). @rmtoll FGPFCCR ALPHA LL_DMA2D_FGND_SetAlpha.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#gafef58f8a6e73b8d481a7c2237bdfd309">More...</a><br /></td></tr>
<tr class="separator:gafef58f8a6e73b8d481a7c2237bdfd309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0084331252b3f58e6b6cc4983f4cdff4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#ga0084331252b3f58e6b6cc4983f4cdff4">LL_DMA2D_FGND_GetAlpha</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga0084331252b3f58e6b6cc4983f4cdff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D foreground alpha value, expressed on 8 bits ([7:0] bits). @rmtoll FGPFCCR ALPHA LL_DMA2D_FGND_GetAlpha.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#ga0084331252b3f58e6b6cc4983f4cdff4">More...</a><br /></td></tr>
<tr class="separator:ga0084331252b3f58e6b6cc4983f4cdff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7e66d9a3acaf8782c9af37b20da6e3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#ga2d7e66d9a3acaf8782c9af37b20da6e3">LL_DMA2D_FGND_SetRBSwapMode</a> (DMA2D_TypeDef *DMA2Dx, uint32_t RBSwapMode)</td></tr>
<tr class="memdesc:ga2d7e66d9a3acaf8782c9af37b20da6e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D foreground Red Blue swap mode. @rmtoll FGPFCCR RBS LL_DMA2D_FGND_SetRBSwapMode.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#ga2d7e66d9a3acaf8782c9af37b20da6e3">More...</a><br /></td></tr>
<tr class="separator:ga2d7e66d9a3acaf8782c9af37b20da6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60454d23c696c4e58ff352b1bf3ec6e4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#ga60454d23c696c4e58ff352b1bf3ec6e4">LL_DMA2D_FGND_GetRBSwapMode</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga60454d23c696c4e58ff352b1bf3ec6e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D foreground Red Blue swap mode. @rmtoll FGPFCCR RBS LL_DMA2D_FGND_GetRBSwapMode.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#ga60454d23c696c4e58ff352b1bf3ec6e4">More...</a><br /></td></tr>
<tr class="separator:ga60454d23c696c4e58ff352b1bf3ec6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41a1ec1652549188ecbfba5f944ecbc4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#ga41a1ec1652549188ecbfba5f944ecbc4">LL_DMA2D_FGND_SetAlphaInvMode</a> (DMA2D_TypeDef *DMA2Dx, uint32_t AlphaInversionMode)</td></tr>
<tr class="memdesc:ga41a1ec1652549188ecbfba5f944ecbc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D foreground alpha inversion mode. @rmtoll FGPFCCR AI LL_DMA2D_FGND_SetAlphaInvMode.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#ga41a1ec1652549188ecbfba5f944ecbc4">More...</a><br /></td></tr>
<tr class="separator:ga41a1ec1652549188ecbfba5f944ecbc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf00e6ae92fc9c2e041b9bf188ca8007"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#gacf00e6ae92fc9c2e041b9bf188ca8007">LL_DMA2D_FGND_GetAlphaInvMode</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:gacf00e6ae92fc9c2e041b9bf188ca8007"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D foreground alpha inversion mode. @rmtoll FGPFCCR AI LL_DMA2D_FGND_GetAlphaInvMode.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#gacf00e6ae92fc9c2e041b9bf188ca8007">More...</a><br /></td></tr>
<tr class="separator:gacf00e6ae92fc9c2e041b9bf188ca8007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga697fd6c70b73e0422c58252638166b2b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#ga697fd6c70b73e0422c58252638166b2b">LL_DMA2D_FGND_SetLineOffset</a> (DMA2D_TypeDef *DMA2Dx, uint32_t LineOffset)</td></tr>
<tr class="memdesc:ga697fd6c70b73e0422c58252638166b2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D foreground line offset, expressed on 14 bits ([13:0] bits). @rmtoll FGOR LO LL_DMA2D_FGND_SetLineOffset.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#ga697fd6c70b73e0422c58252638166b2b">More...</a><br /></td></tr>
<tr class="separator:ga697fd6c70b73e0422c58252638166b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e1874362aca0cc08a3b45bf068579c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#gae1e1874362aca0cc08a3b45bf068579c">LL_DMA2D_FGND_GetLineOffset</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:gae1e1874362aca0cc08a3b45bf068579c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D foreground line offset, expressed on 14 bits ([13:0] bits). @rmtoll FGOR LO LL_DMA2D_FGND_GetLineOffset.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#gae1e1874362aca0cc08a3b45bf068579c">More...</a><br /></td></tr>
<tr class="separator:gae1e1874362aca0cc08a3b45bf068579c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c274e8c1916759537e9db43b6893288"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#ga4c274e8c1916759537e9db43b6893288">LL_DMA2D_FGND_SetColor</a> (DMA2D_TypeDef *DMA2Dx, uint32_t Red, uint32_t Green, uint32_t Blue)</td></tr>
<tr class="memdesc:ga4c274e8c1916759537e9db43b6893288"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D foreground color values, expressed on 24 bits ([23:0] bits). @rmtoll FGCOLR RED LL_DMA2D_FGND_SetColor @rmtoll FGCOLR GREEN LL_DMA2D_FGND_SetColor @rmtoll FGCOLR BLUE LL_DMA2D_FGND_SetColor.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#ga4c274e8c1916759537e9db43b6893288">More...</a><br /></td></tr>
<tr class="separator:ga4c274e8c1916759537e9db43b6893288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae254a39c3e88bd953f487bfeb9cf8a6f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#gae254a39c3e88bd953f487bfeb9cf8a6f">LL_DMA2D_FGND_SetRedColor</a> (DMA2D_TypeDef *DMA2Dx, uint32_t Red)</td></tr>
<tr class="memdesc:gae254a39c3e88bd953f487bfeb9cf8a6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D foreground red color value, expressed on 8 bits ([7:0] bits). @rmtoll FGCOLR RED LL_DMA2D_FGND_SetRedColor.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#gae254a39c3e88bd953f487bfeb9cf8a6f">More...</a><br /></td></tr>
<tr class="separator:gae254a39c3e88bd953f487bfeb9cf8a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a951637db639f2c204ebb8ff91bf62c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#ga4a951637db639f2c204ebb8ff91bf62c">LL_DMA2D_FGND_GetRedColor</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga4a951637db639f2c204ebb8ff91bf62c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D foreground red color value, expressed on 8 bits ([7:0] bits). @rmtoll FGCOLR RED LL_DMA2D_FGND_GetRedColor.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#ga4a951637db639f2c204ebb8ff91bf62c">More...</a><br /></td></tr>
<tr class="separator:ga4a951637db639f2c204ebb8ff91bf62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f7dea6971864314bf66c0b210599224"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#ga1f7dea6971864314bf66c0b210599224">LL_DMA2D_FGND_SetGreenColor</a> (DMA2D_TypeDef *DMA2Dx, uint32_t Green)</td></tr>
<tr class="memdesc:ga1f7dea6971864314bf66c0b210599224"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D foreground green color value, expressed on 8 bits ([7:0] bits). @rmtoll FGCOLR GREEN LL_DMA2D_FGND_SetGreenColor.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#ga1f7dea6971864314bf66c0b210599224">More...</a><br /></td></tr>
<tr class="separator:ga1f7dea6971864314bf66c0b210599224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dc438a77663aa510d006794dbfa9984"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#ga6dc438a77663aa510d006794dbfa9984">LL_DMA2D_FGND_GetGreenColor</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga6dc438a77663aa510d006794dbfa9984"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D foreground green color value, expressed on 8 bits ([7:0] bits). @rmtoll FGCOLR GREEN LL_DMA2D_FGND_GetGreenColor.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#ga6dc438a77663aa510d006794dbfa9984">More...</a><br /></td></tr>
<tr class="separator:ga6dc438a77663aa510d006794dbfa9984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ee8b654d54af836877c62674c53d9c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#gac3ee8b654d54af836877c62674c53d9c">LL_DMA2D_FGND_SetBlueColor</a> (DMA2D_TypeDef *DMA2Dx, uint32_t Blue)</td></tr>
<tr class="memdesc:gac3ee8b654d54af836877c62674c53d9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D foreground blue color value, expressed on 8 bits ([7:0] bits). @rmtoll FGCOLR BLUE LL_DMA2D_FGND_SetBlueColor.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#gac3ee8b654d54af836877c62674c53d9c">More...</a><br /></td></tr>
<tr class="separator:gac3ee8b654d54af836877c62674c53d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga913b6904549e91ae31de61bd212641a1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#ga913b6904549e91ae31de61bd212641a1">LL_DMA2D_FGND_GetBlueColor</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga913b6904549e91ae31de61bd212641a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D foreground blue color value, expressed on 8 bits ([7:0] bits). @rmtoll FGCOLR BLUE LL_DMA2D_FGND_GetBlueColor.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#ga913b6904549e91ae31de61bd212641a1">More...</a><br /></td></tr>
<tr class="separator:ga913b6904549e91ae31de61bd212641a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3562ff3e806ffd6fe694bdf301b83ed9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#ga3562ff3e806ffd6fe694bdf301b83ed9">LL_DMA2D_FGND_SetCLUTMemAddr</a> (DMA2D_TypeDef *DMA2Dx, uint32_t CLUTMemoryAddress)</td></tr>
<tr class="memdesc:ga3562ff3e806ffd6fe694bdf301b83ed9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D foreground CLUT memory address, expressed on 32 bits ([31:0] bits). @rmtoll FGCMAR MA LL_DMA2D_FGND_SetCLUTMemAddr.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#ga3562ff3e806ffd6fe694bdf301b83ed9">More...</a><br /></td></tr>
<tr class="separator:ga3562ff3e806ffd6fe694bdf301b83ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015e944506d4043c831eb99210874c11"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#ga015e944506d4043c831eb99210874c11">LL_DMA2D_FGND_GetCLUTMemAddr</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga015e944506d4043c831eb99210874c11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DMA2D foreground CLUT memory address, expressed on 32 bits ([31:0] bits). @rmtoll FGCMAR MA LL_DMA2D_FGND_GetCLUTMemAddr.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#ga015e944506d4043c831eb99210874c11">More...</a><br /></td></tr>
<tr class="separator:ga015e944506d4043c831eb99210874c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92c717273a279b1d4b4fafde9eadd457"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#ga92c717273a279b1d4b4fafde9eadd457">LL_DMA2D_FGND_SetCLUTSize</a> (DMA2D_TypeDef *DMA2Dx, uint32_t CLUTSize)</td></tr>
<tr class="memdesc:ga92c717273a279b1d4b4fafde9eadd457"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D foreground CLUT size, expressed on 8 bits ([7:0] bits). @rmtoll FGPFCCR CS LL_DMA2D_FGND_SetCLUTSize.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#ga92c717273a279b1d4b4fafde9eadd457">More...</a><br /></td></tr>
<tr class="separator:ga92c717273a279b1d4b4fafde9eadd457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab166666bd8fafbba175e435562c2b7b3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#gab166666bd8fafbba175e435562c2b7b3">LL_DMA2D_FGND_GetCLUTSize</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:gab166666bd8fafbba175e435562c2b7b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DMA2D foreground CLUT size, expressed on 8 bits ([7:0] bits). @rmtoll FGPFCCR CS LL_DMA2D_FGND_GetCLUTSize.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#gab166666bd8fafbba175e435562c2b7b3">More...</a><br /></td></tr>
<tr class="separator:gab166666bd8fafbba175e435562c2b7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92d64c5e807eb51972da8d3a28e1b694"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#ga92d64c5e807eb51972da8d3a28e1b694">LL_DMA2D_FGND_SetCLUTColorMode</a> (DMA2D_TypeDef *DMA2Dx, uint32_t CLUTColorMode)</td></tr>
<tr class="memdesc:ga92d64c5e807eb51972da8d3a28e1b694"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D foreground CLUT color mode. @rmtoll FGPFCCR CCM LL_DMA2D_FGND_SetCLUTColorMode.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#ga92d64c5e807eb51972da8d3a28e1b694">More...</a><br /></td></tr>
<tr class="separator:ga92d64c5e807eb51972da8d3a28e1b694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7598b43ef92e824fb5140228ca6f7e6e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FGND__Configuration.html#ga7598b43ef92e824fb5140228ca6f7e6e">LL_DMA2D_FGND_GetCLUTColorMode</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga7598b43ef92e824fb5140228ca6f7e6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D foreground CLUT color mode. @rmtoll FGPFCCR CCM LL_DMA2D_FGND_GetCLUTColorMode.  <a href="group__DMA2D__LL__EF__FGND__Configuration.html#ga7598b43ef92e824fb5140228ca6f7e6e">More...</a><br /></td></tr>
<tr class="separator:ga7598b43ef92e824fb5140228ca6f7e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3171ce54877113e4c0a3289ae6873863"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#ga3171ce54877113e4c0a3289ae6873863">LL_DMA2D_BGND_SetMemAddr</a> (DMA2D_TypeDef *DMA2Dx, uint32_t MemoryAddress)</td></tr>
<tr class="memdesc:ga3171ce54877113e4c0a3289ae6873863"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D background memory address, expressed on 32 bits ([31:0] bits). @rmtoll BGMAR MA LL_DMA2D_BGND_SetMemAddr.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#ga3171ce54877113e4c0a3289ae6873863">More...</a><br /></td></tr>
<tr class="separator:ga3171ce54877113e4c0a3289ae6873863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa99afd27f9fb4dbfbeb9660f505543bf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#gaa99afd27f9fb4dbfbeb9660f505543bf">LL_DMA2D_BGND_GetMemAddr</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:gaa99afd27f9fb4dbfbeb9660f505543bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DMA2D background memory address, expressed on 32 bits ([31:0] bits). @rmtoll BGMAR MA LL_DMA2D_BGND_GetMemAddr.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#gaa99afd27f9fb4dbfbeb9660f505543bf">More...</a><br /></td></tr>
<tr class="separator:gaa99afd27f9fb4dbfbeb9660f505543bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a037530d82c83d5ca84b42c1ad358b4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#ga3a037530d82c83d5ca84b42c1ad358b4">LL_DMA2D_BGND_EnableCLUTLoad</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga3a037530d82c83d5ca84b42c1ad358b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA2D background CLUT loading. @rmtoll BGPFCCR START LL_DMA2D_BGND_EnableCLUTLoad.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#ga3a037530d82c83d5ca84b42c1ad358b4">More...</a><br /></td></tr>
<tr class="separator:ga3a037530d82c83d5ca84b42c1ad358b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d7cc6a3b6d2abda2ad9e7358ad6ebad"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#ga6d7cc6a3b6d2abda2ad9e7358ad6ebad">LL_DMA2D_BGND_IsEnabledCLUTLoad</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga6d7cc6a3b6d2abda2ad9e7358ad6ebad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate if DMA2D background CLUT loading is enabled. @rmtoll BGPFCCR START LL_DMA2D_BGND_IsEnabledCLUTLoad.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#ga6d7cc6a3b6d2abda2ad9e7358ad6ebad">More...</a><br /></td></tr>
<tr class="separator:ga6d7cc6a3b6d2abda2ad9e7358ad6ebad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc198580a3a132a6fae4688658aa879"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#gafbc198580a3a132a6fae4688658aa879">LL_DMA2D_BGND_SetColorMode</a> (DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode)</td></tr>
<tr class="memdesc:gafbc198580a3a132a6fae4688658aa879"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D background color mode. @rmtoll BGPFCCR CM LL_DMA2D_BGND_SetColorMode.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#gafbc198580a3a132a6fae4688658aa879">More...</a><br /></td></tr>
<tr class="separator:gafbc198580a3a132a6fae4688658aa879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga318ef49248680288e7f213af1f18cced"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#ga318ef49248680288e7f213af1f18cced">LL_DMA2D_BGND_GetColorMode</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga318ef49248680288e7f213af1f18cced"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D background color mode. @rmtoll BGPFCCR CM LL_DMA2D_BGND_GetColorMode.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#ga318ef49248680288e7f213af1f18cced">More...</a><br /></td></tr>
<tr class="separator:ga318ef49248680288e7f213af1f18cced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab15ef0be4f3dfbbe12d4c25ffe1e1fa4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#gab15ef0be4f3dfbbe12d4c25ffe1e1fa4">LL_DMA2D_BGND_SetAlphaMode</a> (DMA2D_TypeDef *DMA2Dx, uint32_t AphaMode)</td></tr>
<tr class="memdesc:gab15ef0be4f3dfbbe12d4c25ffe1e1fa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D background alpha mode. @rmtoll BGPFCCR AM LL_DMA2D_BGND_SetAlphaMode.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#gab15ef0be4f3dfbbe12d4c25ffe1e1fa4">More...</a><br /></td></tr>
<tr class="separator:gab15ef0be4f3dfbbe12d4c25ffe1e1fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga753d0a0ecd4d00fe0382b17f530dc82f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#ga753d0a0ecd4d00fe0382b17f530dc82f">LL_DMA2D_BGND_GetAlphaMode</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga753d0a0ecd4d00fe0382b17f530dc82f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D background alpha mode. @rmtoll BGPFCCR AM LL_DMA2D_BGND_GetAlphaMode.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#ga753d0a0ecd4d00fe0382b17f530dc82f">More...</a><br /></td></tr>
<tr class="separator:ga753d0a0ecd4d00fe0382b17f530dc82f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d12303b205943ef25fa03027da75ea7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#ga8d12303b205943ef25fa03027da75ea7">LL_DMA2D_BGND_SetAlpha</a> (DMA2D_TypeDef *DMA2Dx, uint32_t Alpha)</td></tr>
<tr class="memdesc:ga8d12303b205943ef25fa03027da75ea7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D background alpha value, expressed on 8 bits ([7:0] bits). @rmtoll BGPFCCR ALPHA LL_DMA2D_BGND_SetAlpha.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#ga8d12303b205943ef25fa03027da75ea7">More...</a><br /></td></tr>
<tr class="separator:ga8d12303b205943ef25fa03027da75ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4b4430453c4685ce4c34a2120f39f9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#ga2f4b4430453c4685ce4c34a2120f39f9">LL_DMA2D_BGND_GetAlpha</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga2f4b4430453c4685ce4c34a2120f39f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D background alpha value, expressed on 8 bits ([7:0] bits). @rmtoll BGPFCCR ALPHA LL_DMA2D_BGND_GetAlpha.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#ga2f4b4430453c4685ce4c34a2120f39f9">More...</a><br /></td></tr>
<tr class="separator:ga2f4b4430453c4685ce4c34a2120f39f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3b188b5de4973d600f24892237624fd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#gaa3b188b5de4973d600f24892237624fd">LL_DMA2D_BGND_SetRBSwapMode</a> (DMA2D_TypeDef *DMA2Dx, uint32_t RBSwapMode)</td></tr>
<tr class="memdesc:gaa3b188b5de4973d600f24892237624fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D background Red Blue swap mode. @rmtoll BGPFCCR RBS LL_DMA2D_BGND_SetRBSwapMode.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#gaa3b188b5de4973d600f24892237624fd">More...</a><br /></td></tr>
<tr class="separator:gaa3b188b5de4973d600f24892237624fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee8a1793f9c1e02b97754795279121e2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#gaee8a1793f9c1e02b97754795279121e2">LL_DMA2D_BGND_GetRBSwapMode</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:gaee8a1793f9c1e02b97754795279121e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D background Red Blue swap mode. @rmtoll BGPFCCR RBS LL_DMA2D_BGND_GetRBSwapMode.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#gaee8a1793f9c1e02b97754795279121e2">More...</a><br /></td></tr>
<tr class="separator:gaee8a1793f9c1e02b97754795279121e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab60bf69673f10f39ff7b706a5ba37c8a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#gab60bf69673f10f39ff7b706a5ba37c8a">LL_DMA2D_BGND_SetAlphaInvMode</a> (DMA2D_TypeDef *DMA2Dx, uint32_t AlphaInversionMode)</td></tr>
<tr class="memdesc:gab60bf69673f10f39ff7b706a5ba37c8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D background alpha inversion mode. @rmtoll BGPFCCR AI LL_DMA2D_BGND_SetAlphaInvMode.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#gab60bf69673f10f39ff7b706a5ba37c8a">More...</a><br /></td></tr>
<tr class="separator:gab60bf69673f10f39ff7b706a5ba37c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b40b51b93cdb257cd83c6c49785ade6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#ga6b40b51b93cdb257cd83c6c49785ade6">LL_DMA2D_BGND_GetAlphaInvMode</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga6b40b51b93cdb257cd83c6c49785ade6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D background alpha inversion mode. @rmtoll BGPFCCR AI LL_DMA2D_BGND_GetAlphaInvMode.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#ga6b40b51b93cdb257cd83c6c49785ade6">More...</a><br /></td></tr>
<tr class="separator:ga6b40b51b93cdb257cd83c6c49785ade6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5f3209f0385fa00403a8182f53c4f5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#ga2b5f3209f0385fa00403a8182f53c4f5">LL_DMA2D_BGND_SetLineOffset</a> (DMA2D_TypeDef *DMA2Dx, uint32_t LineOffset)</td></tr>
<tr class="memdesc:ga2b5f3209f0385fa00403a8182f53c4f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D background line offset, expressed on 14 bits ([13:0] bits). @rmtoll BGOR LO LL_DMA2D_BGND_SetLineOffset.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#ga2b5f3209f0385fa00403a8182f53c4f5">More...</a><br /></td></tr>
<tr class="separator:ga2b5f3209f0385fa00403a8182f53c4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4902c2601bad5f4879bc3498c4a53443"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#ga4902c2601bad5f4879bc3498c4a53443">LL_DMA2D_BGND_GetLineOffset</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga4902c2601bad5f4879bc3498c4a53443"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D background line offset, expressed on 14 bits ([13:0] bits). @rmtoll BGOR LO LL_DMA2D_BGND_GetLineOffset.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#ga4902c2601bad5f4879bc3498c4a53443">More...</a><br /></td></tr>
<tr class="separator:ga4902c2601bad5f4879bc3498c4a53443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga025474e355a6f2cfd8573f43f2b38699"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#ga025474e355a6f2cfd8573f43f2b38699">LL_DMA2D_BGND_SetColor</a> (DMA2D_TypeDef *DMA2Dx, uint32_t Red, uint32_t Green, uint32_t Blue)</td></tr>
<tr class="memdesc:ga025474e355a6f2cfd8573f43f2b38699"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D background color values, expressed on 24 bits ([23:0] bits). @rmtoll BGCOLR RED LL_DMA2D_BGND_SetColor @rmtoll BGCOLR GREEN LL_DMA2D_BGND_SetColor @rmtoll BGCOLR BLUE LL_DMA2D_BGND_SetColor.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#ga025474e355a6f2cfd8573f43f2b38699">More...</a><br /></td></tr>
<tr class="separator:ga025474e355a6f2cfd8573f43f2b38699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9b8db22c34ecd6889e112311cb54ca"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#ga5f9b8db22c34ecd6889e112311cb54ca">LL_DMA2D_BGND_SetRedColor</a> (DMA2D_TypeDef *DMA2Dx, uint32_t Red)</td></tr>
<tr class="memdesc:ga5f9b8db22c34ecd6889e112311cb54ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D background red color value, expressed on 8 bits ([7:0] bits). @rmtoll BGCOLR RED LL_DMA2D_BGND_SetRedColor.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#ga5f9b8db22c34ecd6889e112311cb54ca">More...</a><br /></td></tr>
<tr class="separator:ga5f9b8db22c34ecd6889e112311cb54ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fdfe5c4c2ed1d398aee324afe086c01"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#ga0fdfe5c4c2ed1d398aee324afe086c01">LL_DMA2D_BGND_GetRedColor</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga0fdfe5c4c2ed1d398aee324afe086c01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D background red color value, expressed on 8 bits ([7:0] bits). @rmtoll BGCOLR RED LL_DMA2D_BGND_GetRedColor.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#ga0fdfe5c4c2ed1d398aee324afe086c01">More...</a><br /></td></tr>
<tr class="separator:ga0fdfe5c4c2ed1d398aee324afe086c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4125026b52c004ed301f211d3c164dd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#gaf4125026b52c004ed301f211d3c164dd">LL_DMA2D_BGND_SetGreenColor</a> (DMA2D_TypeDef *DMA2Dx, uint32_t Green)</td></tr>
<tr class="memdesc:gaf4125026b52c004ed301f211d3c164dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D background green color value, expressed on 8 bits ([7:0] bits). @rmtoll BGCOLR GREEN LL_DMA2D_BGND_SetGreenColor.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#gaf4125026b52c004ed301f211d3c164dd">More...</a><br /></td></tr>
<tr class="separator:gaf4125026b52c004ed301f211d3c164dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga275baa6e1036b2c5aeb626452aa35a7d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#ga275baa6e1036b2c5aeb626452aa35a7d">LL_DMA2D_BGND_GetGreenColor</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga275baa6e1036b2c5aeb626452aa35a7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D background green color value, expressed on 8 bits ([7:0] bits). @rmtoll BGCOLR GREEN LL_DMA2D_BGND_GetGreenColor.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#ga275baa6e1036b2c5aeb626452aa35a7d">More...</a><br /></td></tr>
<tr class="separator:ga275baa6e1036b2c5aeb626452aa35a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6807d9fb50d02e6db1cf559620b995b0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#ga6807d9fb50d02e6db1cf559620b995b0">LL_DMA2D_BGND_SetBlueColor</a> (DMA2D_TypeDef *DMA2Dx, uint32_t Blue)</td></tr>
<tr class="memdesc:ga6807d9fb50d02e6db1cf559620b995b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D background blue color value, expressed on 8 bits ([7:0] bits). @rmtoll BGCOLR BLUE LL_DMA2D_BGND_SetBlueColor.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#ga6807d9fb50d02e6db1cf559620b995b0">More...</a><br /></td></tr>
<tr class="separator:ga6807d9fb50d02e6db1cf559620b995b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ea49fe168b80878340c311160bf0cf5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#ga8ea49fe168b80878340c311160bf0cf5">LL_DMA2D_BGND_GetBlueColor</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga8ea49fe168b80878340c311160bf0cf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D background blue color value, expressed on 8 bits ([7:0] bits). @rmtoll BGCOLR BLUE LL_DMA2D_BGND_GetBlueColor.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#ga8ea49fe168b80878340c311160bf0cf5">More...</a><br /></td></tr>
<tr class="separator:ga8ea49fe168b80878340c311160bf0cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e13d6822e2b2d5240056e846023fd9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#gae5e13d6822e2b2d5240056e846023fd9">LL_DMA2D_BGND_SetCLUTMemAddr</a> (DMA2D_TypeDef *DMA2Dx, uint32_t CLUTMemoryAddress)</td></tr>
<tr class="memdesc:gae5e13d6822e2b2d5240056e846023fd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D background CLUT memory address, expressed on 32 bits ([31:0] bits). @rmtoll BGCMAR MA LL_DMA2D_BGND_SetCLUTMemAddr.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#gae5e13d6822e2b2d5240056e846023fd9">More...</a><br /></td></tr>
<tr class="separator:gae5e13d6822e2b2d5240056e846023fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46398b7d5da8f64dfc962e4f95f9683f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#ga46398b7d5da8f64dfc962e4f95f9683f">LL_DMA2D_BGND_GetCLUTMemAddr</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga46398b7d5da8f64dfc962e4f95f9683f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DMA2D background CLUT memory address, expressed on 32 bits ([31:0] bits). @rmtoll BGCMAR MA LL_DMA2D_BGND_GetCLUTMemAddr.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#ga46398b7d5da8f64dfc962e4f95f9683f">More...</a><br /></td></tr>
<tr class="separator:ga46398b7d5da8f64dfc962e4f95f9683f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e94389bfaf0525451e88ac9cc8fec05"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#ga6e94389bfaf0525451e88ac9cc8fec05">LL_DMA2D_BGND_SetCLUTSize</a> (DMA2D_TypeDef *DMA2Dx, uint32_t CLUTSize)</td></tr>
<tr class="memdesc:ga6e94389bfaf0525451e88ac9cc8fec05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D background CLUT size, expressed on 8 bits ([7:0] bits). @rmtoll BGPFCCR CS LL_DMA2D_BGND_SetCLUTSize.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#ga6e94389bfaf0525451e88ac9cc8fec05">More...</a><br /></td></tr>
<tr class="separator:ga6e94389bfaf0525451e88ac9cc8fec05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63a07c20e6d5da642ec8a32da851d8a1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#ga63a07c20e6d5da642ec8a32da851d8a1">LL_DMA2D_BGND_GetCLUTSize</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga63a07c20e6d5da642ec8a32da851d8a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DMA2D background CLUT size, expressed on 8 bits ([7:0] bits). @rmtoll BGPFCCR CS LL_DMA2D_BGND_GetCLUTSize.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#ga63a07c20e6d5da642ec8a32da851d8a1">More...</a><br /></td></tr>
<tr class="separator:ga63a07c20e6d5da642ec8a32da851d8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12f2d839af6cb6e6961b01c49c829bd4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#ga12f2d839af6cb6e6961b01c49c829bd4">LL_DMA2D_BGND_SetCLUTColorMode</a> (DMA2D_TypeDef *DMA2Dx, uint32_t CLUTColorMode)</td></tr>
<tr class="memdesc:ga12f2d839af6cb6e6961b01c49c829bd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA2D background CLUT color mode. @rmtoll BGPFCCR CCM LL_DMA2D_BGND_SetCLUTColorMode.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#ga12f2d839af6cb6e6961b01c49c829bd4">More...</a><br /></td></tr>
<tr class="separator:ga12f2d839af6cb6e6961b01c49c829bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf81dd2ccbeb146cc9e9ff47dfdf85c54"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__BGND__Configuration.html#gaf81dd2ccbeb146cc9e9ff47dfdf85c54">LL_DMA2D_BGND_GetCLUTColorMode</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:gaf81dd2ccbeb146cc9e9ff47dfdf85c54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D background CLUT color mode. @rmtoll BGPFCCR CCM LL_DMA2D_BGND_GetCLUTColorMode.  <a href="group__DMA2D__LL__EF__BGND__Configuration.html#gaf81dd2ccbeb146cc9e9ff47dfdf85c54">More...</a><br /></td></tr>
<tr class="separator:gaf81dd2ccbeb146cc9e9ff47dfdf85c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9761562860559ec7f2ab0ac7acb88d66"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FLAG__MANAGEMENT.html#ga9761562860559ec7f2ab0ac7acb88d66">LL_DMA2D_IsActiveFlag_CE</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga9761562860559ec7f2ab0ac7acb88d66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the DMA2D Configuration Error Interrupt Flag is set or not @rmtoll ISR CEIF LL_DMA2D_IsActiveFlag_CE.  <a href="group__DMA2D__LL__EF__FLAG__MANAGEMENT.html#ga9761562860559ec7f2ab0ac7acb88d66">More...</a><br /></td></tr>
<tr class="separator:ga9761562860559ec7f2ab0ac7acb88d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c385ccd3822c4b9aba9745b5deb650c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FLAG__MANAGEMENT.html#ga2c385ccd3822c4b9aba9745b5deb650c">LL_DMA2D_IsActiveFlag_CTC</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga2c385ccd3822c4b9aba9745b5deb650c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the DMA2D CLUT Transfer Complete Interrupt Flag is set or not @rmtoll ISR CTCIF LL_DMA2D_IsActiveFlag_CTC.  <a href="group__DMA2D__LL__EF__FLAG__MANAGEMENT.html#ga2c385ccd3822c4b9aba9745b5deb650c">More...</a><br /></td></tr>
<tr class="separator:ga2c385ccd3822c4b9aba9745b5deb650c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38212c25bace1655b92b7277c53f95ae"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FLAG__MANAGEMENT.html#ga38212c25bace1655b92b7277c53f95ae">LL_DMA2D_IsActiveFlag_CAE</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga38212c25bace1655b92b7277c53f95ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the DMA2D CLUT Access Error Interrupt Flag is set or not @rmtoll ISR CAEIF LL_DMA2D_IsActiveFlag_CAE.  <a href="group__DMA2D__LL__EF__FLAG__MANAGEMENT.html#ga38212c25bace1655b92b7277c53f95ae">More...</a><br /></td></tr>
<tr class="separator:ga38212c25bace1655b92b7277c53f95ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a5a23fdd8c934913a04522c8afad13"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FLAG__MANAGEMENT.html#ga15a5a23fdd8c934913a04522c8afad13">LL_DMA2D_IsActiveFlag_TW</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga15a5a23fdd8c934913a04522c8afad13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the DMA2D Transfer Watermark Interrupt Flag is set or not @rmtoll ISR TWIF LL_DMA2D_IsActiveFlag_TW.  <a href="group__DMA2D__LL__EF__FLAG__MANAGEMENT.html#ga15a5a23fdd8c934913a04522c8afad13">More...</a><br /></td></tr>
<tr class="separator:ga15a5a23fdd8c934913a04522c8afad13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eecca4cccc5ce143d222a51783f8784"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FLAG__MANAGEMENT.html#ga4eecca4cccc5ce143d222a51783f8784">LL_DMA2D_IsActiveFlag_TC</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga4eecca4cccc5ce143d222a51783f8784"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the DMA2D Transfer Complete Interrupt Flag is set or not @rmtoll ISR TCIF LL_DMA2D_IsActiveFlag_TC.  <a href="group__DMA2D__LL__EF__FLAG__MANAGEMENT.html#ga4eecca4cccc5ce143d222a51783f8784">More...</a><br /></td></tr>
<tr class="separator:ga4eecca4cccc5ce143d222a51783f8784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c47f0d063cffe8480f0361da2950c41"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FLAG__MANAGEMENT.html#ga3c47f0d063cffe8480f0361da2950c41">LL_DMA2D_IsActiveFlag_TE</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga3c47f0d063cffe8480f0361da2950c41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the DMA2D Transfer Error Interrupt Flag is set or not @rmtoll ISR TEIF LL_DMA2D_IsActiveFlag_TE.  <a href="group__DMA2D__LL__EF__FLAG__MANAGEMENT.html#ga3c47f0d063cffe8480f0361da2950c41">More...</a><br /></td></tr>
<tr class="separator:ga3c47f0d063cffe8480f0361da2950c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3edfc8bbaceab5510ecc6cf4274c7b60"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FLAG__MANAGEMENT.html#ga3edfc8bbaceab5510ecc6cf4274c7b60">LL_DMA2D_ClearFlag_CE</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga3edfc8bbaceab5510ecc6cf4274c7b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear DMA2D Configuration Error Interrupt Flag @rmtoll IFCR CCEIF LL_DMA2D_ClearFlag_CE.  <a href="group__DMA2D__LL__EF__FLAG__MANAGEMENT.html#ga3edfc8bbaceab5510ecc6cf4274c7b60">More...</a><br /></td></tr>
<tr class="separator:ga3edfc8bbaceab5510ecc6cf4274c7b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga920cf4457f06f43b50e312aa8310bd5d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FLAG__MANAGEMENT.html#ga920cf4457f06f43b50e312aa8310bd5d">LL_DMA2D_ClearFlag_CTC</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga920cf4457f06f43b50e312aa8310bd5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear DMA2D CLUT Transfer Complete Interrupt Flag @rmtoll IFCR CCTCIF LL_DMA2D_ClearFlag_CTC.  <a href="group__DMA2D__LL__EF__FLAG__MANAGEMENT.html#ga920cf4457f06f43b50e312aa8310bd5d">More...</a><br /></td></tr>
<tr class="separator:ga920cf4457f06f43b50e312aa8310bd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae875e5932364ced0249bff213df5e7a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FLAG__MANAGEMENT.html#gaae875e5932364ced0249bff213df5e7a">LL_DMA2D_ClearFlag_CAE</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:gaae875e5932364ced0249bff213df5e7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear DMA2D CLUT Access Error Interrupt Flag @rmtoll IFCR CAECIF LL_DMA2D_ClearFlag_CAE.  <a href="group__DMA2D__LL__EF__FLAG__MANAGEMENT.html#gaae875e5932364ced0249bff213df5e7a">More...</a><br /></td></tr>
<tr class="separator:gaae875e5932364ced0249bff213df5e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65e07547f06a7121a94ddb65c157250c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FLAG__MANAGEMENT.html#ga65e07547f06a7121a94ddb65c157250c">LL_DMA2D_ClearFlag_TW</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga65e07547f06a7121a94ddb65c157250c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear DMA2D Transfer Watermark Interrupt Flag @rmtoll IFCR CTWIF LL_DMA2D_ClearFlag_TW.  <a href="group__DMA2D__LL__EF__FLAG__MANAGEMENT.html#ga65e07547f06a7121a94ddb65c157250c">More...</a><br /></td></tr>
<tr class="separator:ga65e07547f06a7121a94ddb65c157250c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a407709663e112d4aba4c1781da28fd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FLAG__MANAGEMENT.html#ga8a407709663e112d4aba4c1781da28fd">LL_DMA2D_ClearFlag_TC</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga8a407709663e112d4aba4c1781da28fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear DMA2D Transfer Complete Interrupt Flag @rmtoll IFCR CTCIF LL_DMA2D_ClearFlag_TC.  <a href="group__DMA2D__LL__EF__FLAG__MANAGEMENT.html#ga8a407709663e112d4aba4c1781da28fd">More...</a><br /></td></tr>
<tr class="separator:ga8a407709663e112d4aba4c1781da28fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb891d619444d4595be3b60a74a0393"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__FLAG__MANAGEMENT.html#ga5cb891d619444d4595be3b60a74a0393">LL_DMA2D_ClearFlag_TE</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga5cb891d619444d4595be3b60a74a0393"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear DMA2D Transfer Error Interrupt Flag @rmtoll IFCR CTEIF LL_DMA2D_ClearFlag_TE.  <a href="group__DMA2D__LL__EF__FLAG__MANAGEMENT.html#ga5cb891d619444d4595be3b60a74a0393">More...</a><br /></td></tr>
<tr class="separator:ga5cb891d619444d4595be3b60a74a0393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfe3fbbc764ffdf70ffac54bfc8234b7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#gacfe3fbbc764ffdf70ffac54bfc8234b7">LL_DMA2D_EnableIT_CE</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:gacfe3fbbc764ffdf70ffac54bfc8234b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Configuration Error Interrupt @rmtoll CR CEIE LL_DMA2D_EnableIT_CE.  <a href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#gacfe3fbbc764ffdf70ffac54bfc8234b7">More...</a><br /></td></tr>
<tr class="separator:gacfe3fbbc764ffdf70ffac54bfc8234b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73fe2ee8043b97c0a8db3f237174a251"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga73fe2ee8043b97c0a8db3f237174a251">LL_DMA2D_EnableIT_CTC</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga73fe2ee8043b97c0a8db3f237174a251"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLUT Transfer Complete Interrupt @rmtoll CR CTCIE LL_DMA2D_EnableIT_CTC.  <a href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga73fe2ee8043b97c0a8db3f237174a251">More...</a><br /></td></tr>
<tr class="separator:ga73fe2ee8043b97c0a8db3f237174a251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c2ec39c4a506346d7c547b3261ea8e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga48c2ec39c4a506346d7c547b3261ea8e">LL_DMA2D_EnableIT_CAE</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga48c2ec39c4a506346d7c547b3261ea8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CLUT Access Error Interrupt @rmtoll CR CAEIE LL_DMA2D_EnableIT_CAE.  <a href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga48c2ec39c4a506346d7c547b3261ea8e">More...</a><br /></td></tr>
<tr class="separator:ga48c2ec39c4a506346d7c547b3261ea8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4063dc42a584e3cc55eb970f0e963d74"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga4063dc42a584e3cc55eb970f0e963d74">LL_DMA2D_EnableIT_TW</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga4063dc42a584e3cc55eb970f0e963d74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Transfer Watermark Interrupt @rmtoll CR TWIE LL_DMA2D_EnableIT_TW.  <a href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga4063dc42a584e3cc55eb970f0e963d74">More...</a><br /></td></tr>
<tr class="separator:ga4063dc42a584e3cc55eb970f0e963d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaececc229ad74b7093b37100aebc454b9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#gaececc229ad74b7093b37100aebc454b9">LL_DMA2D_EnableIT_TC</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:gaececc229ad74b7093b37100aebc454b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Transfer Complete Interrupt @rmtoll CR TCIE LL_DMA2D_EnableIT_TC.  <a href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#gaececc229ad74b7093b37100aebc454b9">More...</a><br /></td></tr>
<tr class="separator:gaececc229ad74b7093b37100aebc454b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dabbb09605c910253247531d93061fb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga1dabbb09605c910253247531d93061fb">LL_DMA2D_EnableIT_TE</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga1dabbb09605c910253247531d93061fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Transfer Error Interrupt @rmtoll CR TEIE LL_DMA2D_EnableIT_TE.  <a href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga1dabbb09605c910253247531d93061fb">More...</a><br /></td></tr>
<tr class="separator:ga1dabbb09605c910253247531d93061fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae14d936ad4c6826b8cb597fa8d7faf7b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#gae14d936ad4c6826b8cb597fa8d7faf7b">LL_DMA2D_DisableIT_CE</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:gae14d936ad4c6826b8cb597fa8d7faf7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Configuration Error Interrupt @rmtoll CR CEIE LL_DMA2D_DisableIT_CE.  <a href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#gae14d936ad4c6826b8cb597fa8d7faf7b">More...</a><br /></td></tr>
<tr class="separator:gae14d936ad4c6826b8cb597fa8d7faf7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c68ce257161c6b242d9240cc059dbe4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga2c68ce257161c6b242d9240cc059dbe4">LL_DMA2D_DisableIT_CTC</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga2c68ce257161c6b242d9240cc059dbe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable CLUT Transfer Complete Interrupt @rmtoll CR CTCIE LL_DMA2D_DisableIT_CTC.  <a href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga2c68ce257161c6b242d9240cc059dbe4">More...</a><br /></td></tr>
<tr class="separator:ga2c68ce257161c6b242d9240cc059dbe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d6a36d8fef52c88cd77c9ffceeda60a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga4d6a36d8fef52c88cd77c9ffceeda60a">LL_DMA2D_DisableIT_CAE</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga4d6a36d8fef52c88cd77c9ffceeda60a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable CLUT Access Error Interrupt @rmtoll CR CAEIE LL_DMA2D_DisableIT_CAE.  <a href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga4d6a36d8fef52c88cd77c9ffceeda60a">More...</a><br /></td></tr>
<tr class="separator:ga4d6a36d8fef52c88cd77c9ffceeda60a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c1a2ddfe73c54eb3c21b5cd642bbcd4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga8c1a2ddfe73c54eb3c21b5cd642bbcd4">LL_DMA2D_DisableIT_TW</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga8c1a2ddfe73c54eb3c21b5cd642bbcd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Transfer Watermark Interrupt @rmtoll CR TWIE LL_DMA2D_DisableIT_TW.  <a href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga8c1a2ddfe73c54eb3c21b5cd642bbcd4">More...</a><br /></td></tr>
<tr class="separator:ga8c1a2ddfe73c54eb3c21b5cd642bbcd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga482a3d6c817070fd4baaa7ab929bea60"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga482a3d6c817070fd4baaa7ab929bea60">LL_DMA2D_DisableIT_TC</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga482a3d6c817070fd4baaa7ab929bea60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Transfer Complete Interrupt @rmtoll CR TCIE LL_DMA2D_DisableIT_TC.  <a href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga482a3d6c817070fd4baaa7ab929bea60">More...</a><br /></td></tr>
<tr class="separator:ga482a3d6c817070fd4baaa7ab929bea60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2106ba626b71dc27914439850ddf9f06"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga2106ba626b71dc27914439850ddf9f06">LL_DMA2D_DisableIT_TE</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga2106ba626b71dc27914439850ddf9f06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Transfer Error Interrupt @rmtoll CR TEIE LL_DMA2D_DisableIT_TE.  <a href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga2106ba626b71dc27914439850ddf9f06">More...</a><br /></td></tr>
<tr class="separator:ga2106ba626b71dc27914439850ddf9f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13052580bc645ab8e7df4626fd3daf7e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga13052580bc645ab8e7df4626fd3daf7e">LL_DMA2D_IsEnabledIT_CE</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga13052580bc645ab8e7df4626fd3daf7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the DMA2D Configuration Error interrupt source is enabled or disabled. @rmtoll CR CEIE LL_DMA2D_IsEnabledIT_CE.  <a href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga13052580bc645ab8e7df4626fd3daf7e">More...</a><br /></td></tr>
<tr class="separator:ga13052580bc645ab8e7df4626fd3daf7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7801a625bb8f5c05f78b0cbd829f10e7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga7801a625bb8f5c05f78b0cbd829f10e7">LL_DMA2D_IsEnabledIT_CTC</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga7801a625bb8f5c05f78b0cbd829f10e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the DMA2D CLUT Transfer Complete interrupt source is enabled or disabled. @rmtoll CR CTCIE LL_DMA2D_IsEnabledIT_CTC.  <a href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga7801a625bb8f5c05f78b0cbd829f10e7">More...</a><br /></td></tr>
<tr class="separator:ga7801a625bb8f5c05f78b0cbd829f10e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3f39bb1b5b6ecf49c349acd282f222"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga8e3f39bb1b5b6ecf49c349acd282f222">LL_DMA2D_IsEnabledIT_CAE</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga8e3f39bb1b5b6ecf49c349acd282f222"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the DMA2D CLUT Access Error interrupt source is enabled or disabled. @rmtoll CR CAEIE LL_DMA2D_IsEnabledIT_CAE.  <a href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga8e3f39bb1b5b6ecf49c349acd282f222">More...</a><br /></td></tr>
<tr class="separator:ga8e3f39bb1b5b6ecf49c349acd282f222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2253efc48bf98188dd26a1b0d156046c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga2253efc48bf98188dd26a1b0d156046c">LL_DMA2D_IsEnabledIT_TW</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga2253efc48bf98188dd26a1b0d156046c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the DMA2D Transfer Watermark interrupt source is enabled or disabled. @rmtoll CR TWIE LL_DMA2D_IsEnabledIT_TW.  <a href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga2253efc48bf98188dd26a1b0d156046c">More...</a><br /></td></tr>
<tr class="separator:ga2253efc48bf98188dd26a1b0d156046c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d26d6486631fa5154e836b0c6b025d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga83d26d6486631fa5154e836b0c6b025d">LL_DMA2D_IsEnabledIT_TC</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga83d26d6486631fa5154e836b0c6b025d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the DMA2D Transfer Complete interrupt source is enabled or disabled. @rmtoll CR TCIE LL_DMA2D_IsEnabledIT_TC.  <a href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga83d26d6486631fa5154e836b0c6b025d">More...</a><br /></td></tr>
<tr class="separator:ga83d26d6486631fa5154e836b0c6b025d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga951acbd61907d24b5b235c120627d4cf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga951acbd61907d24b5b235c120627d4cf">LL_DMA2D_IsEnabledIT_TE</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga951acbd61907d24b5b235c120627d4cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the DMA2D Transfer Error interrupt source is enabled or disabled. @rmtoll CR TEIE LL_DMA2D_IsEnabledIT_TE.  <a href="group__DMA2D__LL__EF__IT__MANAGEMENT.html#ga951acbd61907d24b5b235c120627d4cf">More...</a><br /></td></tr>
<tr class="separator:ga951acbd61907d24b5b235c120627d4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82af8b17a1114581989085e555f23a6e"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Init__Functions.html#ga82af8b17a1114581989085e555f23a6e">LL_DMA2D_DeInit</a> (DMA2D_TypeDef *DMA2Dx)</td></tr>
<tr class="memdesc:ga82af8b17a1114581989085e555f23a6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initialize DMA2D registers (registers restored to their default values).  <a href="group__DMA2D__LL__EF__Init__Functions.html#ga82af8b17a1114581989085e555f23a6e">More...</a><br /></td></tr>
<tr class="separator:ga82af8b17a1114581989085e555f23a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6697e42f6dd4a37e87b87af6d141bc66"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Init__Functions.html#ga6697e42f6dd4a37e87b87af6d141bc66">LL_DMA2D_Init</a> (DMA2D_TypeDef *DMA2Dx, <a class="el" href="group__DMA2D__LL__ES__Init__Struct.html#structLL__DMA2D__InitTypeDef">LL_DMA2D_InitTypeDef</a> *DMA2D_InitStruct)</td></tr>
<tr class="memdesc:ga6697e42f6dd4a37e87b87af6d141bc66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize DMA2D registers according to the specified parameters in DMA2D_InitStruct.  <a href="group__DMA2D__LL__EF__Init__Functions.html#ga6697e42f6dd4a37e87b87af6d141bc66">More...</a><br /></td></tr>
<tr class="separator:ga6697e42f6dd4a37e87b87af6d141bc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6712d78a8227d1b1cf9e7708e82f520c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Init__Functions.html#ga6712d78a8227d1b1cf9e7708e82f520c">LL_DMA2D_StructInit</a> (<a class="el" href="group__DMA2D__LL__ES__Init__Struct.html#structLL__DMA2D__InitTypeDef">LL_DMA2D_InitTypeDef</a> *DMA2D_InitStruct)</td></tr>
<tr class="memdesc:ga6712d78a8227d1b1cf9e7708e82f520c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set each <a class="el" href="group__DMA2D__LL__ES__Init__Struct.html#structLL__DMA2D__InitTypeDef">LL_DMA2D_InitTypeDef</a> field to default value.  <a href="group__DMA2D__LL__EF__Init__Functions.html#ga6712d78a8227d1b1cf9e7708e82f520c">More...</a><br /></td></tr>
<tr class="separator:ga6712d78a8227d1b1cf9e7708e82f520c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34ec37db029ab9236488d7bbdd581f12"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Init__Functions.html#ga34ec37db029ab9236488d7bbdd581f12">LL_DMA2D_ConfigLayer</a> (DMA2D_TypeDef *DMA2Dx, <a class="el" href="group__DMA2D__LL__ES__Init__Struct.html#structLL__DMA2D__LayerCfgTypeDef">LL_DMA2D_LayerCfgTypeDef</a> *DMA2D_LayerCfg, uint32_t LayerIdx)</td></tr>
<tr class="memdesc:ga34ec37db029ab9236488d7bbdd581f12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the foreground or background according to the specified parameters in the <a class="el" href="group__DMA2D__LL__ES__Init__Struct.html#structLL__DMA2D__LayerCfgTypeDef" title="LL DMA2D Layer Configuration Structure Definition.">LL_DMA2D_LayerCfgTypeDef</a> structure.  <a href="group__DMA2D__LL__EF__Init__Functions.html#ga34ec37db029ab9236488d7bbdd581f12">More...</a><br /></td></tr>
<tr class="separator:ga34ec37db029ab9236488d7bbdd581f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f94e0815e2a9215cd4236e1e9d17d4f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Init__Functions.html#ga4f94e0815e2a9215cd4236e1e9d17d4f">LL_DMA2D_LayerCfgStructInit</a> (<a class="el" href="group__DMA2D__LL__ES__Init__Struct.html#structLL__DMA2D__LayerCfgTypeDef">LL_DMA2D_LayerCfgTypeDef</a> *DMA2D_LayerCfg)</td></tr>
<tr class="memdesc:ga4f94e0815e2a9215cd4236e1e9d17d4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set each <a class="el" href="group__DMA2D__LL__ES__Init__Struct.html#structLL__DMA2D__LayerCfgTypeDef">LL_DMA2D_LayerCfgTypeDef</a> field to default value.  <a href="group__DMA2D__LL__EF__Init__Functions.html#ga4f94e0815e2a9215cd4236e1e9d17d4f">More...</a><br /></td></tr>
<tr class="separator:ga4f94e0815e2a9215cd4236e1e9d17d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga489b605c4e34441ad9f42da21d395fa0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Init__Functions.html#ga489b605c4e34441ad9f42da21d395fa0">LL_DMA2D_ConfigOutputColor</a> (DMA2D_TypeDef *DMA2Dx, <a class="el" href="group__DMA2D__LL__ES__Init__Struct.html#structLL__DMA2D__ColorTypeDef">LL_DMA2D_ColorTypeDef</a> *DMA2D_ColorStruct)</td></tr>
<tr class="memdesc:ga489b605c4e34441ad9f42da21d395fa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize DMA2D output color register according to the specified parameters in DMA2D_ColorStruct.  <a href="group__DMA2D__LL__EF__Init__Functions.html#ga489b605c4e34441ad9f42da21d395fa0">More...</a><br /></td></tr>
<tr class="separator:ga489b605c4e34441ad9f42da21d395fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93ef5c4e5b0af46eb613b26d70dfe7ad"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Init__Functions.html#ga93ef5c4e5b0af46eb613b26d70dfe7ad">LL_DMA2D_GetOutputBlueColor</a> (DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode)</td></tr>
<tr class="memdesc:ga93ef5c4e5b0af46eb613b26d70dfe7ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D output Blue color.  <a href="group__DMA2D__LL__EF__Init__Functions.html#ga93ef5c4e5b0af46eb613b26d70dfe7ad">More...</a><br /></td></tr>
<tr class="separator:ga93ef5c4e5b0af46eb613b26d70dfe7ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdd643c5cae42daea41d16a1d0423300"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Init__Functions.html#gafdd643c5cae42daea41d16a1d0423300">LL_DMA2D_GetOutputGreenColor</a> (DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode)</td></tr>
<tr class="memdesc:gafdd643c5cae42daea41d16a1d0423300"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D output Green color.  <a href="group__DMA2D__LL__EF__Init__Functions.html#gafdd643c5cae42daea41d16a1d0423300">More...</a><br /></td></tr>
<tr class="separator:gafdd643c5cae42daea41d16a1d0423300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c4f905a6a246913b5d80a69856a51e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Init__Functions.html#ga61c4f905a6a246913b5d80a69856a51e">LL_DMA2D_GetOutputRedColor</a> (DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode)</td></tr>
<tr class="memdesc:ga61c4f905a6a246913b5d80a69856a51e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D output Red color.  <a href="group__DMA2D__LL__EF__Init__Functions.html#ga61c4f905a6a246913b5d80a69856a51e">More...</a><br /></td></tr>
<tr class="separator:ga61c4f905a6a246913b5d80a69856a51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae64368c4879bf5b0c2c29383f5f8ce8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Init__Functions.html#gaae64368c4879bf5b0c2c29383f5f8ce8">LL_DMA2D_GetOutputAlphaColor</a> (DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode)</td></tr>
<tr class="memdesc:gaae64368c4879bf5b0c2c29383f5f8ce8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return DMA2D output Alpha color.  <a href="group__DMA2D__LL__EF__Init__Functions.html#gaae64368c4879bf5b0c2c29383f5f8ce8">More...</a><br /></td></tr>
<tr class="separator:gaae64368c4879bf5b0c2c29383f5f8ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbde150e8a054170a89c66e458c9020d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA2D__LL__EF__Init__Functions.html#gafbde150e8a054170a89c66e458c9020d">LL_DMA2D_ConfigSize</a> (DMA2D_TypeDef *DMA2Dx, uint32_t NbrOfLines, uint32_t NbrOfPixelsPerLines)</td></tr>
<tr class="memdesc:gafbde150e8a054170a89c66e458c9020d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure DMA2D transfer size.  <a href="group__DMA2D__LL__EF__Init__Functions.html#gafbde150e8a054170a89c66e458c9020d">More...</a><br /></td></tr>
<tr class="separator:gafbde150e8a054170a89c66e458c9020d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of DMA2D LL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2017 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p class="definition">Definition in file <a class="el" href="stm32l4xx__ll__dma2d_8h_source.html">stm32l4xx_ll_dma2d.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_f93dfce691d792349f1c14ede440e2e6.html">Inc</a></li><li class="navelem"><a class="el" href="stm32l4xx__ll__dma2d_8h.html">stm32l4xx_ll_dma2d.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
