Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Feb  6 15:35:27 2024
| Host         : DESKTOP-M1PCUD5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (25)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (25)
-------------------------------
 There are 25 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.512        0.000                      0                   46        0.047        0.000                      0                   46        3.000        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        194.512        0.000                      0                   46        0.365        0.000                      0                   46       13.360        0.000                       0                    27  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      194.540        0.000                      0                   46        0.365        0.000                      0                   46       13.360        0.000                       0                    27  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        194.512        0.000                      0                   46        0.047        0.000                      0                   46  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      194.512        0.000                      0                   46        0.047        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.512ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 1.236ns (24.522%)  route 3.804ns (75.478%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.149     2.484    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y31          LUT3 (Prop_lut3_I2_O)        0.124     2.608 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q[1]_i_1/O
                         net (fo=1, routed)           0.947     3.555    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_d[1]
    SLICE_X1Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511   197.942    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/C
                         clock pessimism              0.547   198.489    
                         clock uncertainty           -0.318   198.172    
    SLICE_X1Y32          FDCE (Setup_fdce_C_D)       -0.105   198.067    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        198.067    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                194.512    

Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.236ns (26.480%)  route 3.432ns (73.520%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.505     3.182    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511   197.942    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/C
                         clock pessimism              0.547   198.489    
                         clock uncertainty           -0.318   198.172    
    SLICE_X0Y32          FDCE (Setup_fdce_C_CE)      -0.205   197.967    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        197.967    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.236ns (26.480%)  route 3.432ns (73.520%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.505     3.182    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X1Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511   197.942    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/C
                         clock pessimism              0.547   198.489    
                         clock uncertainty           -0.318   198.172    
    SLICE_X1Y32          FDCE (Setup_fdce_C_CE)      -0.205   197.967    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        197.967    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.236ns (26.480%)  route 3.432ns (73.520%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.505     3.182    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511   197.942    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/C
                         clock pessimism              0.547   198.489    
                         clock uncertainty           -0.318   198.172    
    SLICE_X0Y32          FDCE (Setup_fdce_C_CE)      -0.205   197.967    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        197.967    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.236ns (26.480%)  route 3.432ns (73.520%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.505     3.182    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511   197.942    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/C
                         clock pessimism              0.547   198.489    
                         clock uncertainty           -0.318   198.172    
    SLICE_X0Y32          FDCE (Setup_fdce_C_CE)      -0.205   197.967    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                        197.967    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.236ns (26.480%)  route 3.432ns (73.520%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.505     3.182    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511   197.942    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/C
                         clock pessimism              0.547   198.489    
                         clock uncertainty           -0.318   198.172    
    SLICE_X0Y32          FDCE (Setup_fdce_C_CE)      -0.205   197.967    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                        197.967    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.857ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 1.084ns (23.597%)  route 3.510ns (76.403%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 197.945 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.482ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.634    -1.482    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.456    -1.026 f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/Q
                         net (fo=5, routed)           1.624     0.598    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]
    SLICE_X2Y37          LUT4 (Prop_lut4_I0_O)        0.124     0.722 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_i_2__0/O
                         net (fo=1, routed)           0.000     0.722    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_i_2__0_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.102 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.306     2.408    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_n_0
    SLICE_X1Y36          LUT2 (Prop_lut2_I0_O)        0.124     2.532 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_q_i_1__0/O
                         net (fo=11, routed)          0.580     3.112    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_q_i_1__0_n_0
    SLICE_X1Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.514   197.945    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X1Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/C
                         clock pessimism              0.547   198.492    
                         clock uncertainty           -0.318   198.175    
    SLICE_X1Y36          FDCE (Setup_fdce_C_CE)      -0.205   197.970    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                        197.970    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                194.857    

Slack (MET) :             194.890ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.236ns (27.074%)  route 3.329ns (72.926%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 197.943 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.403     3.080    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512   197.943    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]/C
                         clock pessimism              0.549   198.492    
                         clock uncertainty           -0.318   198.175    
    SLICE_X0Y33          FDCE (Setup_fdce_C_CE)      -0.205   197.970    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        197.970    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                194.890    

Slack (MET) :             194.890ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.236ns (27.074%)  route 3.329ns (72.926%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 197.943 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.403     3.080    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512   197.943    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
                         clock pessimism              0.549   198.492    
                         clock uncertainty           -0.318   198.175    
    SLICE_X0Y33          FDCE (Setup_fdce_C_CE)      -0.205   197.970    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        197.970    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                194.890    

Slack (MET) :             194.890ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.236ns (27.074%)  route 3.329ns (72.926%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 197.943 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.403     3.080    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512   197.943    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/C
                         clock pessimism              0.549   198.492    
                         clock uncertainty           -0.318   198.175    
    SLICE_X0Y33          FDCE (Setup_fdce_C_CE)      -0.205   197.970    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                        197.970    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                194.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.226ns (47.900%)  route 0.246ns (52.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.498    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/Q
                         net (fo=4, routed)           0.246    -0.124    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]
    SLICE_X0Y33          LUT5 (Prop_lut5_I0_O)        0.098    -0.026 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.026    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_d[8]
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.895    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/C
                         clock pessimism              0.397    -0.498    
    SLICE_X0Y33          FDCE (Hold_fdce_C_D)         0.107    -0.391    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.226ns (46.645%)  route 0.259ns (53.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.592    -0.496    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.128    -0.368 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/Q
                         net (fo=4, routed)           0.259    -0.110    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]
    SLICE_X0Y37          LUT5 (Prop_lut5_I0_O)        0.098    -0.012 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.012    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_d__0[8]
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/C
                         clock pessimism              0.396    -0.496    
    SLICE_X0Y37          FDCE (Hold_fdce_C_D)         0.107    -0.389    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.227ns (38.207%)  route 0.367ns (61.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.498    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/Q
                         net (fo=6, routed)           0.367    -0.003    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]
    SLICE_X0Y32          LUT6 (Prop_lut6_I4_O)        0.099     0.096 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.096    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_d[5]
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.858    -0.896    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/C
                         clock pessimism              0.411    -0.485    
    SLICE_X0Y32          FDCE (Hold_fdce_C_D)         0.092    -0.393    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.484%)  route 0.405ns (68.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.498    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/Q
                         net (fo=3, routed)           0.405     0.048    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.045     0.093 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q[9]_i_1/O
                         net (fo=1, routed)           0.000     0.093    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_d[9]
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.895    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/C
                         clock pessimism              0.397    -0.498    
    SLICE_X0Y33          FDCE (Hold_fdce_C_D)         0.092    -0.406    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.227ns (37.467%)  route 0.379ns (62.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.498    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/Q
                         net (fo=6, routed)           0.379     0.009    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]
    SLICE_X0Y32          LUT6 (Prop_lut6_I1_O)        0.099     0.108 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.108    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_d[4]
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.858    -0.896    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/C
                         clock pessimism              0.411    -0.485    
    SLICE_X0Y32          FDCE (Hold_fdce_C_D)         0.092    -0.393    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.227ns (38.073%)  route 0.369ns (61.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.592    -0.496    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.128    -0.368 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]/Q
                         net (fo=6, routed)           0.369     0.001    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]
    SLICE_X0Y37          LUT6 (Prop_lut6_I2_O)        0.099     0.100 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.100    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_d__0[9]
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/C
                         clock pessimism              0.396    -0.496    
    SLICE_X0Y37          FDCE (Hold_fdce_C_D)         0.092    -0.404    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.560%)  route 0.423ns (69.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.592    -0.496    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[2]/Q
                         net (fo=2, routed)           0.423     0.067    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/next_match_value_q[0]
    SLICE_X1Y37          LUT4 (Prop_lut4_I0_O)        0.045     0.112 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.112    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q[2]_i_1_n_0
    SLICE_X1Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X1Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[2]/C
                         clock pessimism              0.396    -0.496    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.092    -0.404    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.271ns (42.135%)  route 0.372ns (57.865%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.592    -0.496    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.128    -0.368 f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/Q
                         net (fo=8, routed)           0.175    -0.194    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]
    SLICE_X1Y37          LUT2 (Prop_lut2_I1_O)        0.098    -0.096 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q[5]_i_2__0/O
                         net (fo=1, routed)           0.197     0.102    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q[5]_i_2__0_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I3_O)        0.045     0.147 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.147    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_d__0[5]
    SLICE_X1Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.893    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X1Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/C
                         clock pessimism              0.411    -0.482    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.091    -0.391    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.460%)  route 0.445ns (70.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.497    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/Q
                         net (fo=5, routed)           0.445     0.089    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]
    SLICE_X0Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.134 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.134    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_d__0[4]
    SLICE_X0Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.893    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/C
                         clock pessimism              0.396    -0.497    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.092    -0.405    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.460%)  route 0.445ns (70.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.498    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/Q
                         net (fo=5, routed)           0.445     0.088    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]
    SLICE_X0Y33          LUT4 (Prop_lut4_I0_O)        0.045     0.133 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q[7]_i_1/O
                         net (fo=1, routed)           0.000     0.133    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_d[7]
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.895    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/C
                         clock pessimism              0.397    -0.498    
    SLICE_X0Y33          FDCE (Hold_fdce_C_D)         0.092    -0.406    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.539    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y37      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y37      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y37      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y37      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y37      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y37      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y37      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y37      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y37      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y37      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y37      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y37      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    design_1_i/pwm_wrapper_0/inst/wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.540ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 1.236ns (24.522%)  route 3.804ns (75.478%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.149     2.484    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y31          LUT3 (Prop_lut3_I2_O)        0.124     2.608 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q[1]_i_1/O
                         net (fo=1, routed)           0.947     3.555    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_d[1]
    SLICE_X1Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511   197.942    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/C
                         clock pessimism              0.547   198.489    
                         clock uncertainty           -0.289   198.200    
    SLICE_X1Y32          FDCE (Setup_fdce_C_D)       -0.105   198.095    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        198.095    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                194.540    

Slack (MET) :             194.813ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.236ns (26.480%)  route 3.432ns (73.520%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.505     3.182    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511   197.942    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/C
                         clock pessimism              0.547   198.489    
                         clock uncertainty           -0.289   198.200    
    SLICE_X0Y32          FDCE (Setup_fdce_C_CE)      -0.205   197.995    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        197.995    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                194.813    

Slack (MET) :             194.813ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.236ns (26.480%)  route 3.432ns (73.520%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.505     3.182    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X1Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511   197.942    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/C
                         clock pessimism              0.547   198.489    
                         clock uncertainty           -0.289   198.200    
    SLICE_X1Y32          FDCE (Setup_fdce_C_CE)      -0.205   197.995    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        197.995    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                194.813    

Slack (MET) :             194.813ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.236ns (26.480%)  route 3.432ns (73.520%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.505     3.182    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511   197.942    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/C
                         clock pessimism              0.547   198.489    
                         clock uncertainty           -0.289   198.200    
    SLICE_X0Y32          FDCE (Setup_fdce_C_CE)      -0.205   197.995    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        197.995    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                194.813    

Slack (MET) :             194.813ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.236ns (26.480%)  route 3.432ns (73.520%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.505     3.182    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511   197.942    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/C
                         clock pessimism              0.547   198.489    
                         clock uncertainty           -0.289   198.200    
    SLICE_X0Y32          FDCE (Setup_fdce_C_CE)      -0.205   197.995    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                        197.995    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                194.813    

Slack (MET) :             194.813ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.236ns (26.480%)  route 3.432ns (73.520%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.505     3.182    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511   197.942    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/C
                         clock pessimism              0.547   198.489    
                         clock uncertainty           -0.289   198.200    
    SLICE_X0Y32          FDCE (Setup_fdce_C_CE)      -0.205   197.995    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                        197.995    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                194.813    

Slack (MET) :             194.886ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 1.084ns (23.597%)  route 3.510ns (76.403%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 197.945 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.482ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.634    -1.482    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.456    -1.026 f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/Q
                         net (fo=5, routed)           1.624     0.598    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]
    SLICE_X2Y37          LUT4 (Prop_lut4_I0_O)        0.124     0.722 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_i_2__0/O
                         net (fo=1, routed)           0.000     0.722    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_i_2__0_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.102 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.306     2.408    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_n_0
    SLICE_X1Y36          LUT2 (Prop_lut2_I0_O)        0.124     2.532 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_q_i_1__0/O
                         net (fo=11, routed)          0.580     3.112    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_q_i_1__0_n_0
    SLICE_X1Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.514   197.945    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X1Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/C
                         clock pessimism              0.547   198.492    
                         clock uncertainty           -0.289   198.203    
    SLICE_X1Y36          FDCE (Setup_fdce_C_CE)      -0.205   197.998    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                        197.998    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                194.886    

Slack (MET) :             194.918ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.236ns (27.074%)  route 3.329ns (72.926%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 197.943 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.403     3.080    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512   197.943    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]/C
                         clock pessimism              0.549   198.492    
                         clock uncertainty           -0.289   198.203    
    SLICE_X0Y33          FDCE (Setup_fdce_C_CE)      -0.205   197.998    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        197.998    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                194.918    

Slack (MET) :             194.918ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.236ns (27.074%)  route 3.329ns (72.926%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 197.943 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.403     3.080    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512   197.943    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
                         clock pessimism              0.549   198.492    
                         clock uncertainty           -0.289   198.203    
    SLICE_X0Y33          FDCE (Setup_fdce_C_CE)      -0.205   197.998    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        197.998    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                194.918    

Slack (MET) :             194.918ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.236ns (27.074%)  route 3.329ns (72.926%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 197.943 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.403     3.080    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512   197.943    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/C
                         clock pessimism              0.549   198.492    
                         clock uncertainty           -0.289   198.203    
    SLICE_X0Y33          FDCE (Setup_fdce_C_CE)      -0.205   197.998    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                        197.998    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                194.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.226ns (47.900%)  route 0.246ns (52.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.498    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/Q
                         net (fo=4, routed)           0.246    -0.124    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]
    SLICE_X0Y33          LUT5 (Prop_lut5_I0_O)        0.098    -0.026 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.026    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_d[8]
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.895    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/C
                         clock pessimism              0.397    -0.498    
    SLICE_X0Y33          FDCE (Hold_fdce_C_D)         0.107    -0.391    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.226ns (46.645%)  route 0.259ns (53.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.592    -0.496    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.128    -0.368 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/Q
                         net (fo=4, routed)           0.259    -0.110    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]
    SLICE_X0Y37          LUT5 (Prop_lut5_I0_O)        0.098    -0.012 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.012    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_d__0[8]
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/C
                         clock pessimism              0.396    -0.496    
    SLICE_X0Y37          FDCE (Hold_fdce_C_D)         0.107    -0.389    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.227ns (38.207%)  route 0.367ns (61.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.498    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/Q
                         net (fo=6, routed)           0.367    -0.003    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]
    SLICE_X0Y32          LUT6 (Prop_lut6_I4_O)        0.099     0.096 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.096    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_d[5]
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.858    -0.896    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/C
                         clock pessimism              0.411    -0.485    
    SLICE_X0Y32          FDCE (Hold_fdce_C_D)         0.092    -0.393    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.484%)  route 0.405ns (68.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.498    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/Q
                         net (fo=3, routed)           0.405     0.048    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.045     0.093 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q[9]_i_1/O
                         net (fo=1, routed)           0.000     0.093    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_d[9]
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.895    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/C
                         clock pessimism              0.397    -0.498    
    SLICE_X0Y33          FDCE (Hold_fdce_C_D)         0.092    -0.406    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.227ns (37.467%)  route 0.379ns (62.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.498    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/Q
                         net (fo=6, routed)           0.379     0.009    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]
    SLICE_X0Y32          LUT6 (Prop_lut6_I1_O)        0.099     0.108 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.108    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_d[4]
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.858    -0.896    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/C
                         clock pessimism              0.411    -0.485    
    SLICE_X0Y32          FDCE (Hold_fdce_C_D)         0.092    -0.393    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.227ns (38.073%)  route 0.369ns (61.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.592    -0.496    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.128    -0.368 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]/Q
                         net (fo=6, routed)           0.369     0.001    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]
    SLICE_X0Y37          LUT6 (Prop_lut6_I2_O)        0.099     0.100 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.100    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_d__0[9]
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/C
                         clock pessimism              0.396    -0.496    
    SLICE_X0Y37          FDCE (Hold_fdce_C_D)         0.092    -0.404    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.560%)  route 0.423ns (69.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.592    -0.496    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[2]/Q
                         net (fo=2, routed)           0.423     0.067    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/next_match_value_q[0]
    SLICE_X1Y37          LUT4 (Prop_lut4_I0_O)        0.045     0.112 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.112    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q[2]_i_1_n_0
    SLICE_X1Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X1Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[2]/C
                         clock pessimism              0.396    -0.496    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.092    -0.404    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.271ns (42.135%)  route 0.372ns (57.865%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.592    -0.496    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.128    -0.368 f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/Q
                         net (fo=8, routed)           0.175    -0.194    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]
    SLICE_X1Y37          LUT2 (Prop_lut2_I1_O)        0.098    -0.096 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q[5]_i_2__0/O
                         net (fo=1, routed)           0.197     0.102    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q[5]_i_2__0_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I3_O)        0.045     0.147 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.147    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_d__0[5]
    SLICE_X1Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.893    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X1Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/C
                         clock pessimism              0.411    -0.482    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.091    -0.391    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.460%)  route 0.445ns (70.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.497    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/Q
                         net (fo=5, routed)           0.445     0.089    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]
    SLICE_X0Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.134 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.134    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_d__0[4]
    SLICE_X0Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.893    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/C
                         clock pessimism              0.396    -0.497    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.092    -0.405    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.460%)  route 0.445ns (70.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.498    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/Q
                         net (fo=5, routed)           0.445     0.088    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]
    SLICE_X0Y33          LUT4 (Prop_lut4_I0_O)        0.045     0.133 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q[7]_i_1/O
                         net (fo=1, routed)           0.000     0.133    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_d[7]
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.895    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/C
                         clock pessimism              0.397    -0.498    
    SLICE_X0Y33          FDCE (Hold_fdce_C_D)         0.092    -0.406    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.539    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y37      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y37      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y37      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y37      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y37      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y37      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y37      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y37      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y37      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y37      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y37      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y37      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y36      design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    design_1_i/pwm_wrapper_0/inst/wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.512ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 1.236ns (24.522%)  route 3.804ns (75.478%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.149     2.484    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y31          LUT3 (Prop_lut3_I2_O)        0.124     2.608 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q[1]_i_1/O
                         net (fo=1, routed)           0.947     3.555    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_d[1]
    SLICE_X1Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511   197.942    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/C
                         clock pessimism              0.547   198.489    
                         clock uncertainty           -0.318   198.172    
    SLICE_X1Y32          FDCE (Setup_fdce_C_D)       -0.105   198.067    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        198.067    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                194.512    

Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.236ns (26.480%)  route 3.432ns (73.520%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.505     3.182    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511   197.942    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/C
                         clock pessimism              0.547   198.489    
                         clock uncertainty           -0.318   198.172    
    SLICE_X0Y32          FDCE (Setup_fdce_C_CE)      -0.205   197.967    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        197.967    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.236ns (26.480%)  route 3.432ns (73.520%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.505     3.182    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X1Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511   197.942    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/C
                         clock pessimism              0.547   198.489    
                         clock uncertainty           -0.318   198.172    
    SLICE_X1Y32          FDCE (Setup_fdce_C_CE)      -0.205   197.967    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        197.967    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.236ns (26.480%)  route 3.432ns (73.520%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.505     3.182    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511   197.942    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/C
                         clock pessimism              0.547   198.489    
                         clock uncertainty           -0.318   198.172    
    SLICE_X0Y32          FDCE (Setup_fdce_C_CE)      -0.205   197.967    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        197.967    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.236ns (26.480%)  route 3.432ns (73.520%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.505     3.182    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511   197.942    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/C
                         clock pessimism              0.547   198.489    
                         clock uncertainty           -0.318   198.172    
    SLICE_X0Y32          FDCE (Setup_fdce_C_CE)      -0.205   197.967    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                        197.967    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.236ns (26.480%)  route 3.432ns (73.520%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.505     3.182    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511   197.942    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/C
                         clock pessimism              0.547   198.489    
                         clock uncertainty           -0.318   198.172    
    SLICE_X0Y32          FDCE (Setup_fdce_C_CE)      -0.205   197.967    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                        197.967    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.857ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 1.084ns (23.597%)  route 3.510ns (76.403%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 197.945 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.482ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.634    -1.482    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.456    -1.026 f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/Q
                         net (fo=5, routed)           1.624     0.598    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]
    SLICE_X2Y37          LUT4 (Prop_lut4_I0_O)        0.124     0.722 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_i_2__0/O
                         net (fo=1, routed)           0.000     0.722    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_i_2__0_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.102 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.306     2.408    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_n_0
    SLICE_X1Y36          LUT2 (Prop_lut2_I0_O)        0.124     2.532 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_q_i_1__0/O
                         net (fo=11, routed)          0.580     3.112    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_q_i_1__0_n_0
    SLICE_X1Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.514   197.945    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X1Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/C
                         clock pessimism              0.547   198.492    
                         clock uncertainty           -0.318   198.175    
    SLICE_X1Y36          FDCE (Setup_fdce_C_CE)      -0.205   197.970    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                        197.970    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                194.857    

Slack (MET) :             194.890ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.236ns (27.074%)  route 3.329ns (72.926%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 197.943 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.403     3.080    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512   197.943    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]/C
                         clock pessimism              0.549   198.492    
                         clock uncertainty           -0.318   198.175    
    SLICE_X0Y33          FDCE (Setup_fdce_C_CE)      -0.205   197.970    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        197.970    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                194.890    

Slack (MET) :             194.890ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.236ns (27.074%)  route 3.329ns (72.926%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 197.943 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.403     3.080    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512   197.943    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
                         clock pessimism              0.549   198.492    
                         clock uncertainty           -0.318   198.175    
    SLICE_X0Y33          FDCE (Setup_fdce_C_CE)      -0.205   197.970    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        197.970    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                194.890    

Slack (MET) :             194.890ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.236ns (27.074%)  route 3.329ns (72.926%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 197.943 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.403     3.080    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512   197.943    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/C
                         clock pessimism              0.549   198.492    
                         clock uncertainty           -0.318   198.175    
    SLICE_X0Y33          FDCE (Setup_fdce_C_CE)      -0.205   197.970    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                        197.970    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                194.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.226ns (47.900%)  route 0.246ns (52.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.498    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/Q
                         net (fo=4, routed)           0.246    -0.124    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]
    SLICE_X0Y33          LUT5 (Prop_lut5_I0_O)        0.098    -0.026 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.026    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_d[8]
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.895    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/C
                         clock pessimism              0.397    -0.498    
                         clock uncertainty            0.318    -0.181    
    SLICE_X0Y33          FDCE (Hold_fdce_C_D)         0.107    -0.074    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.226ns (46.645%)  route 0.259ns (53.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.592    -0.496    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.128    -0.368 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/Q
                         net (fo=4, routed)           0.259    -0.110    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]
    SLICE_X0Y37          LUT5 (Prop_lut5_I0_O)        0.098    -0.012 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.012    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_d__0[8]
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/C
                         clock pessimism              0.396    -0.496    
                         clock uncertainty            0.318    -0.179    
    SLICE_X0Y37          FDCE (Hold_fdce_C_D)         0.107    -0.072    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.227ns (38.207%)  route 0.367ns (61.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.498    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/Q
                         net (fo=6, routed)           0.367    -0.003    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]
    SLICE_X0Y32          LUT6 (Prop_lut6_I4_O)        0.099     0.096 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.096    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_d[5]
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.858    -0.896    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/C
                         clock pessimism              0.411    -0.485    
                         clock uncertainty            0.318    -0.168    
    SLICE_X0Y32          FDCE (Hold_fdce_C_D)         0.092    -0.076    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.484%)  route 0.405ns (68.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.498    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/Q
                         net (fo=3, routed)           0.405     0.048    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.045     0.093 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q[9]_i_1/O
                         net (fo=1, routed)           0.000     0.093    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_d[9]
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.895    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/C
                         clock pessimism              0.397    -0.498    
                         clock uncertainty            0.318    -0.181    
    SLICE_X0Y33          FDCE (Hold_fdce_C_D)         0.092    -0.089    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.227ns (37.467%)  route 0.379ns (62.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.498    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/Q
                         net (fo=6, routed)           0.379     0.009    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]
    SLICE_X0Y32          LUT6 (Prop_lut6_I1_O)        0.099     0.108 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.108    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_d[4]
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.858    -0.896    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/C
                         clock pessimism              0.411    -0.485    
                         clock uncertainty            0.318    -0.168    
    SLICE_X0Y32          FDCE (Hold_fdce_C_D)         0.092    -0.076    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.227ns (38.073%)  route 0.369ns (61.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.592    -0.496    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.128    -0.368 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]/Q
                         net (fo=6, routed)           0.369     0.001    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]
    SLICE_X0Y37          LUT6 (Prop_lut6_I2_O)        0.099     0.100 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.100    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_d__0[9]
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/C
                         clock pessimism              0.396    -0.496    
                         clock uncertainty            0.318    -0.179    
    SLICE_X0Y37          FDCE (Hold_fdce_C_D)         0.092    -0.087    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.560%)  route 0.423ns (69.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.592    -0.496    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[2]/Q
                         net (fo=2, routed)           0.423     0.067    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/next_match_value_q[0]
    SLICE_X1Y37          LUT4 (Prop_lut4_I0_O)        0.045     0.112 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.112    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q[2]_i_1_n_0
    SLICE_X1Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X1Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[2]/C
                         clock pessimism              0.396    -0.496    
                         clock uncertainty            0.318    -0.179    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.092    -0.087    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.271ns (42.135%)  route 0.372ns (57.865%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.592    -0.496    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.128    -0.368 f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/Q
                         net (fo=8, routed)           0.175    -0.194    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]
    SLICE_X1Y37          LUT2 (Prop_lut2_I1_O)        0.098    -0.096 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q[5]_i_2__0/O
                         net (fo=1, routed)           0.197     0.102    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q[5]_i_2__0_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I3_O)        0.045     0.147 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.147    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_d__0[5]
    SLICE_X1Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.893    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X1Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/C
                         clock pessimism              0.411    -0.482    
                         clock uncertainty            0.318    -0.165    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.091    -0.074    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.460%)  route 0.445ns (70.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.497    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/Q
                         net (fo=5, routed)           0.445     0.089    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]
    SLICE_X0Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.134 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.134    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_d__0[4]
    SLICE_X0Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.893    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/C
                         clock pessimism              0.396    -0.497    
                         clock uncertainty            0.318    -0.180    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.092    -0.088    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.460%)  route 0.445ns (70.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.498    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/Q
                         net (fo=5, routed)           0.445     0.088    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]
    SLICE_X0Y33          LUT4 (Prop_lut4_I0_O)        0.045     0.133 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q[7]_i_1/O
                         net (fo=1, routed)           0.000     0.133    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_d[7]
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.895    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/C
                         clock pessimism              0.397    -0.498    
                         clock uncertainty            0.318    -0.181    
    SLICE_X0Y33          FDCE (Hold_fdce_C_D)         0.092    -0.089    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.222    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.512ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 1.236ns (24.522%)  route 3.804ns (75.478%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.149     2.484    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y31          LUT3 (Prop_lut3_I2_O)        0.124     2.608 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q[1]_i_1/O
                         net (fo=1, routed)           0.947     3.555    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_d[1]
    SLICE_X1Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511   197.942    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/C
                         clock pessimism              0.547   198.489    
                         clock uncertainty           -0.318   198.172    
    SLICE_X1Y32          FDCE (Setup_fdce_C_D)       -0.105   198.067    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        198.067    
                         arrival time                          -3.555    
  -------------------------------------------------------------------
                         slack                                194.512    

Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.236ns (26.480%)  route 3.432ns (73.520%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.505     3.182    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511   197.942    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/C
                         clock pessimism              0.547   198.489    
                         clock uncertainty           -0.318   198.172    
    SLICE_X0Y32          FDCE (Setup_fdce_C_CE)      -0.205   197.967    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        197.967    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.236ns (26.480%)  route 3.432ns (73.520%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.505     3.182    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X1Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511   197.942    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/C
                         clock pessimism              0.547   198.489    
                         clock uncertainty           -0.318   198.172    
    SLICE_X1Y32          FDCE (Setup_fdce_C_CE)      -0.205   197.967    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        197.967    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.236ns (26.480%)  route 3.432ns (73.520%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.505     3.182    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511   197.942    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/C
                         clock pessimism              0.547   198.489    
                         clock uncertainty           -0.318   198.172    
    SLICE_X0Y32          FDCE (Setup_fdce_C_CE)      -0.205   197.967    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        197.967    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.236ns (26.480%)  route 3.432ns (73.520%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.505     3.182    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511   197.942    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/C
                         clock pessimism              0.547   198.489    
                         clock uncertainty           -0.318   198.172    
    SLICE_X0Y32          FDCE (Setup_fdce_C_CE)      -0.205   197.967    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                        197.967    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.785ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 1.236ns (26.480%)  route 3.432ns (73.520%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 197.942 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.505     3.182    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511   197.942    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/C
                         clock pessimism              0.547   198.489    
                         clock uncertainty           -0.318   198.172    
    SLICE_X0Y32          FDCE (Setup_fdce_C_CE)      -0.205   197.967    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                        197.967    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                194.785    

Slack (MET) :             194.857ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 1.084ns (23.597%)  route 3.510ns (76.403%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 197.945 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.482ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.634    -1.482    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.456    -1.026 f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/Q
                         net (fo=5, routed)           1.624     0.598    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]
    SLICE_X2Y37          LUT4 (Prop_lut4_I0_O)        0.124     0.722 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_i_2__0/O
                         net (fo=1, routed)           0.000     0.722    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_i_2__0_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.102 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.306     2.408    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_n_0
    SLICE_X1Y36          LUT2 (Prop_lut2_I0_O)        0.124     2.532 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_q_i_1__0/O
                         net (fo=11, routed)          0.580     3.112    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_q_i_1__0_n_0
    SLICE_X1Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.514   197.945    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X1Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/C
                         clock pessimism              0.547   198.492    
                         clock uncertainty           -0.318   198.175    
    SLICE_X1Y36          FDCE (Setup_fdce_C_CE)      -0.205   197.970    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                        197.970    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                194.857    

Slack (MET) :             194.890ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.236ns (27.074%)  route 3.329ns (72.926%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 197.943 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.403     3.080    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512   197.943    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]/C
                         clock pessimism              0.549   198.492    
                         clock uncertainty           -0.318   198.175    
    SLICE_X0Y33          FDCE (Setup_fdce_C_CE)      -0.205   197.970    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        197.970    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                194.890    

Slack (MET) :             194.890ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.236ns (27.074%)  route 3.329ns (72.926%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 197.943 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.403     3.080    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512   197.943    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
                         clock pessimism              0.549   198.492    
                         clock uncertainty           -0.318   198.175    
    SLICE_X0Y33          FDCE (Setup_fdce_C_CE)      -0.205   197.970    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        197.970    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                194.890    

Slack (MET) :             194.890ns  (required time - arrival time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.236ns (27.074%)  route 3.329ns (72.926%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 197.943 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.630    -1.486    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.456    -1.030 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[2]/Q
                         net (fo=4, routed)           1.708     0.678    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[2]
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.124     0.802 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.802    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=13, routed)          1.218     2.553    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     2.677 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1/O
                         net (fo=11, routed)          0.403     3.080    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_i_1_n_0
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.431 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512   197.943    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/C
                         clock pessimism              0.549   198.492    
                         clock uncertainty           -0.318   198.175    
    SLICE_X0Y33          FDCE (Setup_fdce_C_CE)      -0.205   197.970    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                        197.970    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                194.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.226ns (47.900%)  route 0.246ns (52.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.498    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/Q
                         net (fo=4, routed)           0.246    -0.124    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]
    SLICE_X0Y33          LUT5 (Prop_lut5_I0_O)        0.098    -0.026 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.026    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_d[8]
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.895    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/C
                         clock pessimism              0.397    -0.498    
                         clock uncertainty            0.318    -0.181    
    SLICE_X0Y33          FDCE (Hold_fdce_C_D)         0.107    -0.074    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.226ns (46.645%)  route 0.259ns (53.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.592    -0.496    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.128    -0.368 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/Q
                         net (fo=4, routed)           0.259    -0.110    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]
    SLICE_X0Y37          LUT5 (Prop_lut5_I0_O)        0.098    -0.012 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.012    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_d__0[8]
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/C
                         clock pessimism              0.396    -0.496    
                         clock uncertainty            0.318    -0.179    
    SLICE_X0Y37          FDCE (Hold_fdce_C_D)         0.107    -0.072    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.227ns (38.207%)  route 0.367ns (61.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.498    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/Q
                         net (fo=6, routed)           0.367    -0.003    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]
    SLICE_X0Y32          LUT6 (Prop_lut6_I4_O)        0.099     0.096 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.096    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_d[5]
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.858    -0.896    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/C
                         clock pessimism              0.411    -0.485    
                         clock uncertainty            0.318    -0.168    
    SLICE_X0Y32          FDCE (Hold_fdce_C_D)         0.092    -0.076    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.484%)  route 0.405ns (68.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.498    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/Q
                         net (fo=3, routed)           0.405     0.048    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.045     0.093 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q[9]_i_1/O
                         net (fo=1, routed)           0.000     0.093    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_d[9]
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.895    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/C
                         clock pessimism              0.397    -0.498    
                         clock uncertainty            0.318    -0.181    
    SLICE_X0Y33          FDCE (Hold_fdce_C_D)         0.092    -0.089    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.227ns (37.467%)  route 0.379ns (62.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.498    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.128    -0.370 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/Q
                         net (fo=6, routed)           0.379     0.009    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]
    SLICE_X0Y32          LUT6 (Prop_lut6_I1_O)        0.099     0.108 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.108    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_d[4]
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.858    -0.896    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/C
                         clock pessimism              0.411    -0.485    
                         clock uncertainty            0.318    -0.168    
    SLICE_X0Y32          FDCE (Hold_fdce_C_D)         0.092    -0.076    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.227ns (38.073%)  route 0.369ns (61.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.592    -0.496    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.128    -0.368 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]/Q
                         net (fo=6, routed)           0.369     0.001    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]
    SLICE_X0Y37          LUT6 (Prop_lut6_I2_O)        0.099     0.100 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.100    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_d__0[9]
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/C
                         clock pessimism              0.396    -0.496    
                         clock uncertainty            0.318    -0.179    
    SLICE_X0Y37          FDCE (Hold_fdce_C_D)         0.092    -0.087    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.560%)  route 0.423ns (69.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.592    -0.496    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[2]/Q
                         net (fo=2, routed)           0.423     0.067    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/next_match_value_q[0]
    SLICE_X1Y37          LUT4 (Prop_lut4_I0_O)        0.045     0.112 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.112    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q[2]_i_1_n_0
    SLICE_X1Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X1Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[2]/C
                         clock pessimism              0.396    -0.496    
                         clock uncertainty            0.318    -0.179    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.092    -0.087    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.271ns (42.135%)  route 0.372ns (57.865%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.592    -0.496    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.128    -0.368 f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/Q
                         net (fo=8, routed)           0.175    -0.194    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]
    SLICE_X1Y37          LUT2 (Prop_lut2_I1_O)        0.098    -0.096 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q[5]_i_2__0/O
                         net (fo=1, routed)           0.197     0.102    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q[5]_i_2__0_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I3_O)        0.045     0.147 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.147    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_d__0[5]
    SLICE_X1Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.893    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X1Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/C
                         clock pessimism              0.411    -0.482    
                         clock uncertainty            0.318    -0.165    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.091    -0.074    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.460%)  route 0.445ns (70.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.497    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/Q
                         net (fo=5, routed)           0.445     0.089    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]
    SLICE_X0Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.134 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.134    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_d__0[4]
    SLICE_X0Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.893    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/C
                         clock pessimism              0.396    -0.497    
                         clock uncertainty            0.318    -0.180    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.092    -0.088    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.460%)  route 0.445ns (70.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.590    -0.498    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/Q
                         net (fo=5, routed)           0.445     0.088    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]
    SLICE_X0Y33          LUT4 (Prop_lut4_I0_O)        0.045     0.133 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q[7]_i_1/O
                         net (fo=1, routed)           0.000     0.133    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_d[7]
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.859    -0.895    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/C
                         clock pessimism              0.397    -0.498    
                         clock uncertainty            0.318    -0.181    
    SLICE_X0Y33          FDCE (Hold_fdce_C_D)         0.092    -0.089    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.222    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            spd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.640ns  (logic 3.969ns (70.357%)  route 1.672ns (29.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.631    -1.485    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y34          FDPE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDPE (Prop_fdpe_C_Q)         0.456    -1.029 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/Q
                         net (fo=1, routed)           1.672     0.643    spd_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.513     4.156 r  spd_OBUF_inst/O
                         net (fo=0)                   0.000     4.156    spd
    M17                                                               r  spd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dir
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.636ns  (logic 3.966ns (70.366%)  route 1.670ns (29.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.633    -1.483    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y36          FDPE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.456    -1.027 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/Q
                         net (fo=1, routed)           1.670     0.644    dir_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.510     4.153 r  dir_OBUF_inst/O
                         net (fo=0)                   0.000     4.153    dir
    M16                                                               r  dir (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            spd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.678ns  (logic 1.355ns (80.746%)  route 0.323ns (19.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.497    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y34          FDPE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDPE (Prop_fdpe_C_Q)         0.141    -0.356 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/Q
                         net (fo=1, routed)           0.323    -0.033    spd_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.214     1.180 r  spd_OBUF_inst/O
                         net (fo=0)                   0.000     1.180    spd
    M17                                                               r  spd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dir
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.687ns  (logic 1.352ns (80.134%)  route 0.335ns (19.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.497    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y36          FDPE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.141    -0.356 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/Q
                         net (fo=1, routed)           0.335    -0.021    dir_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.211     1.190 r  dir_OBUF_inst/O
                         net (fo=0)                   0.000     1.190    dir
    M16                                                               r  dir (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            spd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.640ns  (logic 3.969ns (70.357%)  route 1.672ns (29.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.631    -1.485    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y34          FDPE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDPE (Prop_fdpe_C_Q)         0.456    -1.029 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/Q
                         net (fo=1, routed)           1.672     0.643    spd_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.513     4.156 r  spd_OBUF_inst/O
                         net (fo=0)                   0.000     4.156    spd
    M17                                                               r  spd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dir
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.636ns  (logic 3.966ns (70.366%)  route 1.670ns (29.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.633    -1.483    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y36          FDPE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.456    -1.027 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/Q
                         net (fo=1, routed)           1.670     0.644    dir_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.510     4.153 r  dir_OBUF_inst/O
                         net (fo=0)                   0.000     4.153    dir
    M16                                                               r  dir (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            spd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.678ns  (logic 1.355ns (80.746%)  route 0.323ns (19.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.497    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y34          FDPE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDPE (Prop_fdpe_C_Q)         0.141    -0.356 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/Q
                         net (fo=1, routed)           0.323    -0.033    spd_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.214     1.180 r  spd_OBUF_inst/O
                         net (fo=0)                   0.000     1.180    spd
    M17                                                               r  spd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dir
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.687ns  (logic 1.352ns (80.134%)  route 0.335ns (19.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.591    -0.497    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y36          FDPE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.141    -0.356 r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/Q
                         net (fo=1, routed)           0.335    -0.021    dir_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.211     1.190 r  dir_OBUF_inst/O
                         net (fo=0)                   0.000     1.190    dir
    M16                                                               r  dir (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    R2                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.688 f  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.218    design_1_i/pwm_wrapper_0/inst/wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.247 f  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.063    design_1_i/pwm_wrapper_0/inst/wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -5.241 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.660    design_1_i/pwm_wrapper_0/inst/wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.112    design_1_i/pwm_wrapper_0/inst/wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.478ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    R2                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.688 f  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.218    design_1_i/pwm_wrapper_0/inst/wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.247 f  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.063    design_1_i/pwm_wrapper_0/inst/wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.478ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -5.241 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.660    design_1_i/pwm_wrapper_0/inst/wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.112    design_1_i/pwm_wrapper_0/inst/wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.960ns  (logic 1.466ns (37.013%)  route 2.494ns (62.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.494     3.960    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/rst
    SLICE_X0Y32          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511    -2.058    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.960ns  (logic 1.466ns (37.013%)  route 2.494ns (62.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.494     3.960    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/rst
    SLICE_X0Y32          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511    -2.058    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.960ns  (logic 1.466ns (37.013%)  route 2.494ns (62.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.494     3.960    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/rst
    SLICE_X0Y32          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511    -2.058    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.960ns  (logic 1.466ns (37.013%)  route 2.494ns (62.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.494     3.960    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/rst
    SLICE_X0Y32          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511    -2.058    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.955ns  (logic 1.466ns (37.054%)  route 2.490ns (62.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.490     3.955    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/rst
    SLICE_X1Y32          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511    -2.058    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.819ns  (logic 1.466ns (38.378%)  route 2.353ns (61.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.353     3.819    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/rst
    SLICE_X0Y33          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512    -2.057    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.819ns  (logic 1.466ns (38.378%)  route 2.353ns (61.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.353     3.819    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/rst
    SLICE_X0Y33          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512    -2.057    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.819ns  (logic 1.466ns (38.378%)  route 2.353ns (61.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.353     3.819    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/rst
    SLICE_X0Y33          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512    -2.057    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.819ns  (logic 1.466ns (38.378%)  route 2.353ns (61.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.353     3.819    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/rst
    SLICE_X0Y33          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512    -2.057    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.819ns  (logic 1.466ns (38.378%)  route 2.353ns (61.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.353     3.819    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/rst
    SLICE_X0Y33          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512    -2.057    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.234ns (23.202%)  route 0.773ns (76.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.773     1.007    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/rst
    SLICE_X1Y37          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X1Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.234ns (23.202%)  route 0.773ns (76.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.773     1.007    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/rst
    SLICE_X1Y37          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.234ns (23.103%)  route 0.778ns (76.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.778     1.011    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/rst
    SLICE_X0Y37          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.234ns (23.103%)  route 0.778ns (76.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.778     1.011    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/rst
    SLICE_X0Y37          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.234ns (23.103%)  route 0.778ns (76.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.778     1.011    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/rst
    SLICE_X0Y37          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.234ns (23.103%)  route 0.778ns (76.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.778     1.011    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/rst
    SLICE_X0Y37          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.234ns (23.103%)  route 0.778ns (76.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.778     1.011    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/rst
    SLICE_X0Y37          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.234ns (23.103%)  route 0.778ns (76.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.778     1.011    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/rst
    SLICE_X0Y37          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.234ns (21.820%)  route 0.837ns (78.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.837     1.071    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/rst
    SLICE_X1Y36          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.893    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X1Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.075ns  (logic 0.234ns (21.731%)  route 0.841ns (78.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.841     1.075    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/rst
    SLICE_X0Y36          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.893    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.960ns  (logic 1.466ns (37.013%)  route 2.494ns (62.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.494     3.960    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/rst
    SLICE_X0Y32          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511    -2.058    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.960ns  (logic 1.466ns (37.013%)  route 2.494ns (62.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.494     3.960    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/rst
    SLICE_X0Y32          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511    -2.058    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.960ns  (logic 1.466ns (37.013%)  route 2.494ns (62.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.494     3.960    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/rst
    SLICE_X0Y32          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511    -2.058    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.960ns  (logic 1.466ns (37.013%)  route 2.494ns (62.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.494     3.960    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/rst
    SLICE_X0Y32          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511    -2.058    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.955ns  (logic 1.466ns (37.054%)  route 2.490ns (62.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.490     3.955    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/rst
    SLICE_X1Y32          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.511    -2.058    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y32          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.819ns  (logic 1.466ns (38.378%)  route 2.353ns (61.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.353     3.819    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/rst
    SLICE_X0Y33          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512    -2.057    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.819ns  (logic 1.466ns (38.378%)  route 2.353ns (61.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.353     3.819    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/rst
    SLICE_X0Y33          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512    -2.057    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.819ns  (logic 1.466ns (38.378%)  route 2.353ns (61.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.353     3.819    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/rst
    SLICE_X0Y33          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512    -2.057    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.819ns  (logic 1.466ns (38.378%)  route 2.353ns (61.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.353     3.819    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/rst
    SLICE_X0Y33          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512    -2.057    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.819ns  (logic 1.466ns (38.378%)  route 2.353ns (61.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=25, routed)          2.353     3.819    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/rst
    SLICE_X0Y33          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.512    -2.057    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X0Y33          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/counter_q_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.234ns (23.202%)  route 0.773ns (76.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.773     1.007    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/rst
    SLICE_X1Y37          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X1Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.234ns (23.202%)  route 0.773ns (76.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.773     1.007    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/rst
    SLICE_X1Y37          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/CLK
    SLICE_X1Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.234ns (23.103%)  route 0.778ns (76.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.778     1.011    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/rst
    SLICE_X0Y37          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.234ns (23.103%)  route 0.778ns (76.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.778     1.011    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/rst
    SLICE_X0Y37          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.234ns (23.103%)  route 0.778ns (76.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.778     1.011    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/rst
    SLICE_X0Y37          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.234ns (23.103%)  route 0.778ns (76.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.778     1.011    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/rst
    SLICE_X0Y37          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.234ns (23.103%)  route 0.778ns (76.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.778     1.011    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/rst
    SLICE_X0Y37          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.234ns (23.103%)  route 0.778ns (76.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.778     1.011    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/rst
    SLICE_X0Y37          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.862    -0.892    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y37          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.234ns (21.820%)  route 0.837ns (78.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.837     1.071    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/rst
    SLICE_X1Y36          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.893    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X1Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.075ns  (logic 0.234ns (21.731%)  route 0.841ns (78.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=25, routed)          0.841     1.075    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/rst
    SLICE_X0Y36          FDCE                                         f  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    design_1_i/pwm_wrapper_0/inst/wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  design_1_i/pwm_wrapper_0/inst/wiz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.861    -0.893    design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/CLK
    SLICE_X0Y36          FDCE                                         r  design_1_i/pwm_wrapper_0/inst/u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/C





