<profile>

<section name = "Vivado HLS Report for 'normalize_array_array_ap_fixed_16u_config24_s'" level="0">
<item name = "Date">Sun Nov 14 10:24:42 2021
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.264, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3, 3, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 378, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 16, 952, 32, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 306, -</column>
<column name="Register">-, -, 454, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 7, 1, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="myproject_axi_mul_14s_12ns_24_2_1_U2183">myproject_axi_mul_14s_12ns_24_2_1, 0, 1, 59, 2, 0</column>
<column name="myproject_axi_mul_14s_13ns_24_2_1_U2192">myproject_axi_mul_14s_13ns_24_2_1, 0, 1, 59, 2, 0</column>
<column name="myproject_axi_mul_14s_13ns_24_2_1_U2195">myproject_axi_mul_14s_13ns_24_2_1, 0, 1, 59, 2, 0</column>
<column name="myproject_axi_mul_14s_13ns_24_2_1_U2196">myproject_axi_mul_14s_13ns_24_2_1, 0, 1, 59, 2, 0</column>
<column name="myproject_axi_mul_14s_14ns_24_2_1_U2182">myproject_axi_mul_14s_14ns_24_2_1, 0, 1, 59, 2, 0</column>
<column name="myproject_axi_mul_14s_14ns_24_2_1_U2185">myproject_axi_mul_14s_14ns_24_2_1, 0, 1, 59, 2, 0</column>
<column name="myproject_axi_mul_14s_14ns_24_2_1_U2186">myproject_axi_mul_14s_14ns_24_2_1, 0, 1, 59, 2, 0</column>
<column name="myproject_axi_mul_14s_14ns_24_2_1_U2187">myproject_axi_mul_14s_14ns_24_2_1, 0, 1, 59, 2, 0</column>
<column name="myproject_axi_mul_14s_14ns_24_2_1_U2188">myproject_axi_mul_14s_14ns_24_2_1, 0, 1, 59, 2, 0</column>
<column name="myproject_axi_mul_14s_14ns_24_2_1_U2189">myproject_axi_mul_14s_14ns_24_2_1, 0, 1, 59, 2, 0</column>
<column name="myproject_axi_mul_14s_14ns_24_2_1_U2190">myproject_axi_mul_14s_14ns_24_2_1, 0, 1, 59, 2, 0</column>
<column name="myproject_axi_mul_14s_14ns_24_2_1_U2191">myproject_axi_mul_14s_14ns_24_2_1, 0, 1, 59, 2, 0</column>
<column name="myproject_axi_mul_14s_14ns_24_2_1_U2193">myproject_axi_mul_14s_14ns_24_2_1, 0, 1, 59, 2, 0</column>
<column name="myproject_axi_mul_14s_14ns_24_2_1_U2194">myproject_axi_mul_14s_14ns_24_2_1, 0, 1, 59, 2, 0</column>
<column name="myproject_axi_mul_14s_15ns_24_2_1_U2184">myproject_axi_mul_14s_15ns_24_2_1, 0, 1, 63, 2, 0</column>
<column name="myproject_axi_mul_14s_15ns_24_2_1_U2197">myproject_axi_mul_14s_15ns_24_2_1, 0, 1, 63, 2, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1192_10_fu_1856_p2">+, 0, 0, 23, 16, 11</column>
<column name="add_ln1192_11_fu_1880_p2">+, 0, 0, 23, 16, 8</column>
<column name="add_ln1192_12_fu_1904_p2">+, 0, 0, 23, 16, 13</column>
<column name="add_ln1192_13_fu_1928_p2">+, 0, 0, 23, 16, 11</column>
<column name="add_ln1192_14_fu_1952_p2">+, 0, 0, 23, 16, 11</column>
<column name="add_ln1192_15_fu_1976_p2">+, 0, 0, 23, 16, 11</column>
<column name="add_ln1192_16_fu_2000_p2">+, 0, 0, 23, 16, 8</column>
<column name="add_ln1192_17_fu_2024_p2">+, 0, 0, 23, 16, 10</column>
<column name="add_ln1192_18_fu_2048_p2">+, 0, 0, 23, 16, 12</column>
<column name="add_ln1192_19_fu_2072_p2">+, 0, 0, 23, 16, 8</column>
<column name="add_ln1192_5_fu_1736_p2">+, 0, 0, 23, 16, 13</column>
<column name="add_ln1192_6_fu_1760_p2">+, 0, 0, 23, 16, 11</column>
<column name="add_ln1192_7_fu_1784_p2">+, 0, 0, 23, 16, 12</column>
<column name="add_ln1192_8_fu_1808_p2">+, 0, 0, 23, 16, 10</column>
<column name="add_ln1192_9_fu_1832_p2">+, 0, 0, 23, 16, 11</column>
<column name="add_ln1192_fu_1712_p2">+, 0, 0, 23, 16, 9</column>
<column name="io_acc_block_signal_op170">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op5">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="data_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_10_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_11_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_12_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_13_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_14_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_15_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_8_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_9_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_10_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_11_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_12_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_13_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_14_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_15_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_8_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_9_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_10_reg_2299">14, 0, 14, 0</column>
<column name="tmp_11_reg_2304">14, 0, 14, 0</column>
<column name="tmp_12_reg_2309">14, 0, 14, 0</column>
<column name="tmp_13_reg_2314">14, 0, 14, 0</column>
<column name="tmp_14_reg_2319">14, 0, 14, 0</column>
<column name="tmp_15_reg_2324">14, 0, 14, 0</column>
<column name="tmp_1_reg_2264">14, 0, 14, 0</column>
<column name="tmp_2_reg_2269">14, 0, 14, 0</column>
<column name="tmp_3_reg_2274">14, 0, 14, 0</column>
<column name="tmp_4_reg_2279">14, 0, 14, 0</column>
<column name="tmp_5_reg_2284">14, 0, 14, 0</column>
<column name="tmp_6_reg_2289">14, 0, 14, 0</column>
<column name="tmp_7_reg_2294">14, 0, 14, 0</column>
<column name="tmp_8_reg_2249">14, 0, 14, 0</column>
<column name="tmp_9_reg_2254">14, 0, 14, 0</column>
<column name="tmp_data_V_58_0_reg_2089">14, 0, 14, 0</column>
<column name="tmp_data_V_58_10_reg_2139">14, 0, 14, 0</column>
<column name="tmp_data_V_58_11_reg_2144">14, 0, 14, 0</column>
<column name="tmp_data_V_58_12_reg_2149">14, 0, 14, 0</column>
<column name="tmp_data_V_58_13_reg_2154">14, 0, 14, 0</column>
<column name="tmp_data_V_58_14_reg_2159">14, 0, 14, 0</column>
<column name="tmp_data_V_58_15_reg_2164">14, 0, 14, 0</column>
<column name="tmp_data_V_58_1_reg_2094">14, 0, 14, 0</column>
<column name="tmp_data_V_58_2_reg_2099">14, 0, 14, 0</column>
<column name="tmp_data_V_58_3_reg_2104">14, 0, 14, 0</column>
<column name="tmp_data_V_58_4_reg_2109">14, 0, 14, 0</column>
<column name="tmp_data_V_58_5_reg_2114">14, 0, 14, 0</column>
<column name="tmp_data_V_58_6_reg_2119">14, 0, 14, 0</column>
<column name="tmp_data_V_58_7_reg_2124">14, 0, 14, 0</column>
<column name="tmp_data_V_58_8_reg_2129">14, 0, 14, 0</column>
<column name="tmp_data_V_58_9_reg_2134">14, 0, 14, 0</column>
<column name="tmp_s_reg_2259">14, 0, 14, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, normalize&lt;array,array&lt;ap_fixed,16u&gt;,config24&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, normalize&lt;array,array&lt;ap_fixed,16u&gt;,config24&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, normalize&lt;array,array&lt;ap_fixed,16u&gt;,config24&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, normalize&lt;array,array&lt;ap_fixed,16u&gt;,config24&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, normalize&lt;array,array&lt;ap_fixed,16u&gt;,config24&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, normalize&lt;array,array&lt;ap_fixed,16u&gt;,config24&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, normalize&lt;array,array&lt;ap_fixed,16u&gt;,config24&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, normalize&lt;array,array&lt;ap_fixed,16u&gt;,config24&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, normalize&lt;array,array&lt;ap_fixed,16u&gt;,config24&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, normalize&lt;array,array&lt;ap_fixed,16u&gt;,config24&gt;, return value</column>
<column name="data_V_data_0_V_dout">in, 14, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_empty_n">in, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_read">out, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_1_V_dout">in, 14, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_empty_n">in, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_read">out, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_2_V_dout">in, 14, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_empty_n">in, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_read">out, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_3_V_dout">in, 14, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_empty_n">in, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_read">out, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_4_V_dout">in, 14, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_4_V_empty_n">in, 1, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_4_V_read">out, 1, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_5_V_dout">in, 14, ap_fifo, data_V_data_5_V, pointer</column>
<column name="data_V_data_5_V_empty_n">in, 1, ap_fifo, data_V_data_5_V, pointer</column>
<column name="data_V_data_5_V_read">out, 1, ap_fifo, data_V_data_5_V, pointer</column>
<column name="data_V_data_6_V_dout">in, 14, ap_fifo, data_V_data_6_V, pointer</column>
<column name="data_V_data_6_V_empty_n">in, 1, ap_fifo, data_V_data_6_V, pointer</column>
<column name="data_V_data_6_V_read">out, 1, ap_fifo, data_V_data_6_V, pointer</column>
<column name="data_V_data_7_V_dout">in, 14, ap_fifo, data_V_data_7_V, pointer</column>
<column name="data_V_data_7_V_empty_n">in, 1, ap_fifo, data_V_data_7_V, pointer</column>
<column name="data_V_data_7_V_read">out, 1, ap_fifo, data_V_data_7_V, pointer</column>
<column name="data_V_data_8_V_dout">in, 14, ap_fifo, data_V_data_8_V, pointer</column>
<column name="data_V_data_8_V_empty_n">in, 1, ap_fifo, data_V_data_8_V, pointer</column>
<column name="data_V_data_8_V_read">out, 1, ap_fifo, data_V_data_8_V, pointer</column>
<column name="data_V_data_9_V_dout">in, 14, ap_fifo, data_V_data_9_V, pointer</column>
<column name="data_V_data_9_V_empty_n">in, 1, ap_fifo, data_V_data_9_V, pointer</column>
<column name="data_V_data_9_V_read">out, 1, ap_fifo, data_V_data_9_V, pointer</column>
<column name="data_V_data_10_V_dout">in, 14, ap_fifo, data_V_data_10_V, pointer</column>
<column name="data_V_data_10_V_empty_n">in, 1, ap_fifo, data_V_data_10_V, pointer</column>
<column name="data_V_data_10_V_read">out, 1, ap_fifo, data_V_data_10_V, pointer</column>
<column name="data_V_data_11_V_dout">in, 14, ap_fifo, data_V_data_11_V, pointer</column>
<column name="data_V_data_11_V_empty_n">in, 1, ap_fifo, data_V_data_11_V, pointer</column>
<column name="data_V_data_11_V_read">out, 1, ap_fifo, data_V_data_11_V, pointer</column>
<column name="data_V_data_12_V_dout">in, 14, ap_fifo, data_V_data_12_V, pointer</column>
<column name="data_V_data_12_V_empty_n">in, 1, ap_fifo, data_V_data_12_V, pointer</column>
<column name="data_V_data_12_V_read">out, 1, ap_fifo, data_V_data_12_V, pointer</column>
<column name="data_V_data_13_V_dout">in, 14, ap_fifo, data_V_data_13_V, pointer</column>
<column name="data_V_data_13_V_empty_n">in, 1, ap_fifo, data_V_data_13_V, pointer</column>
<column name="data_V_data_13_V_read">out, 1, ap_fifo, data_V_data_13_V, pointer</column>
<column name="data_V_data_14_V_dout">in, 14, ap_fifo, data_V_data_14_V, pointer</column>
<column name="data_V_data_14_V_empty_n">in, 1, ap_fifo, data_V_data_14_V, pointer</column>
<column name="data_V_data_14_V_read">out, 1, ap_fifo, data_V_data_14_V, pointer</column>
<column name="data_V_data_15_V_dout">in, 14, ap_fifo, data_V_data_15_V, pointer</column>
<column name="data_V_data_15_V_empty_n">in, 1, ap_fifo, data_V_data_15_V, pointer</column>
<column name="data_V_data_15_V_read">out, 1, ap_fifo, data_V_data_15_V, pointer</column>
<column name="res_V_data_0_V_din">out, 14, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 14, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 14, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_3_V_din">out, 14, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_full_n">in, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_write">out, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_4_V_din">out, 14, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_full_n">in, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_write">out, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_5_V_din">out, 14, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_full_n">in, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_write">out, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_6_V_din">out, 14, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_full_n">in, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_write">out, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_7_V_din">out, 14, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_full_n">in, 1, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_write">out, 1, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_8_V_din">out, 14, ap_fifo, res_V_data_8_V, pointer</column>
<column name="res_V_data_8_V_full_n">in, 1, ap_fifo, res_V_data_8_V, pointer</column>
<column name="res_V_data_8_V_write">out, 1, ap_fifo, res_V_data_8_V, pointer</column>
<column name="res_V_data_9_V_din">out, 14, ap_fifo, res_V_data_9_V, pointer</column>
<column name="res_V_data_9_V_full_n">in, 1, ap_fifo, res_V_data_9_V, pointer</column>
<column name="res_V_data_9_V_write">out, 1, ap_fifo, res_V_data_9_V, pointer</column>
<column name="res_V_data_10_V_din">out, 14, ap_fifo, res_V_data_10_V, pointer</column>
<column name="res_V_data_10_V_full_n">in, 1, ap_fifo, res_V_data_10_V, pointer</column>
<column name="res_V_data_10_V_write">out, 1, ap_fifo, res_V_data_10_V, pointer</column>
<column name="res_V_data_11_V_din">out, 14, ap_fifo, res_V_data_11_V, pointer</column>
<column name="res_V_data_11_V_full_n">in, 1, ap_fifo, res_V_data_11_V, pointer</column>
<column name="res_V_data_11_V_write">out, 1, ap_fifo, res_V_data_11_V, pointer</column>
<column name="res_V_data_12_V_din">out, 14, ap_fifo, res_V_data_12_V, pointer</column>
<column name="res_V_data_12_V_full_n">in, 1, ap_fifo, res_V_data_12_V, pointer</column>
<column name="res_V_data_12_V_write">out, 1, ap_fifo, res_V_data_12_V, pointer</column>
<column name="res_V_data_13_V_din">out, 14, ap_fifo, res_V_data_13_V, pointer</column>
<column name="res_V_data_13_V_full_n">in, 1, ap_fifo, res_V_data_13_V, pointer</column>
<column name="res_V_data_13_V_write">out, 1, ap_fifo, res_V_data_13_V, pointer</column>
<column name="res_V_data_14_V_din">out, 14, ap_fifo, res_V_data_14_V, pointer</column>
<column name="res_V_data_14_V_full_n">in, 1, ap_fifo, res_V_data_14_V, pointer</column>
<column name="res_V_data_14_V_write">out, 1, ap_fifo, res_V_data_14_V, pointer</column>
<column name="res_V_data_15_V_din">out, 14, ap_fifo, res_V_data_15_V, pointer</column>
<column name="res_V_data_15_V_full_n">in, 1, ap_fifo, res_V_data_15_V, pointer</column>
<column name="res_V_data_15_V_write">out, 1, ap_fifo, res_V_data_15_V, pointer</column>
</table>
</item>
</section>
</profile>
