#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri May 31 21:36:15 2024
# Process ID: 8020
# Current directory: C:/Users/ddd31/Desktop/00_RTL_Skeleton
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27584 C:\Users\ddd31\Desktop\00_RTL_Skeleton\dsd_mlp.xpr
# Log file: C:/Users/ddd31/Desktop/00_RTL_Skeleton/vivado.log
# Journal file: C:/Users/ddd31/Desktop/00_RTL_Skeleton\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/tb_pu_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 905.555 ; gain = 169.230
update_compile_order -fileset sources_1
launch_simulation
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:61]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:62]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:63]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:64]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:65]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:66]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:67]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:68]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:69]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:70]
ERROR: [VRFC 10-2865] module 'top' ignored due to previous errors [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:61]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:62]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:63]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:64]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:65]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:66]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:67]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:68]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:69]
ERROR: [VRFC 10-3005] 'ref_data_mem' needs 2 dimensions [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:70]
ERROR: [VRFC 10-2865] module 'top' ignored due to previous errors [C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference design_1_top_mlp_0_0
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'resultbuf_addr' has a dependency on the module local parameter or undefined parameter 'RBAW'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'resultbuf_addr_output' has a dependency on the module local parameter or undefined parameter 'RBAW'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.FP_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "X_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.FP_BW')) * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DATA_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(784 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')))" into user parameter "W_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((10 * spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM'))) * 4)" into user parameter "Y_BUF_DEPTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "spirit:ceil(spirit:log(2,(spirit:decode(id('MODELPARAM_VALUE.IN_IMG_NUM')) * 10)))" into user parameter "RBAW".
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:module_ref:top_mlp:1.0 - top_mlp_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_mlp_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
Successfully read diagram <design_1> from BD file <C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_top_mlp_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/IRQ_F2P(intr) and /top_mlp_0_upgraded_ipi/done_intr_o(undef)
Wrote  : <C:\Users\ddd31\Desktop\00_RTL_Skeleton\dsd_mlp.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.852 ; gain = 69.445
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_distributor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" Line 1. Module top(image_number=10,FPW=32,ROMPATH="C:/Users/ddd31/Desktop/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" Line 1. Module glbl_ctrl(image_number=10,input_addr_width=13) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" Line 1. Module x_buffer(input_addr_width=13,input_data_width=32,ROMPATH="C:/Users/ddd31/Desktop/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" Line 1. Module w_buffer(ROMPATH="C:/Users/ddd31/Desktop/roms/") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" Line 3. Module w_distributor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" Line 3. Module pu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_ctrl(image_number=10,input_...
Compiling module xil_defaultlib.x_buffer(input_addr_width=13,inp...
Compiling module xil_defaultlib.w_buffer(ROMPATH="C:/Users/ddd31...
Compiling module xil_defaultlib.w_distributor
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.pu_default
Compiling module xil_defaultlib.temp_buf(output_addr_width=7)
Compiling module xil_defaultlib.top(image_number=10,FPW=32,ROMPA...
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 31 21:40:36 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1095.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/ddd31/Desktop/00_RTL_Skeleton/tb_pu_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/ddd31/Desktop/00_RTL_Skeleton/tb_pu_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {C:/Users/ddd31/Desktop/00_RTL_Skeleton/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/ddd31/Desktop/00_RTL_Skeleton/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1376.570 ; gain = 280.719
run all
save_wave_config {C:/Users/ddd31/Desktop/00_RTL_Skeleton/top_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_distributor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" Line 1. Module top(image_number=10,FPW=32,ROMPATH="C:/Users/ddd31/Desktop/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" Line 1. Module glbl_ctrl(image_number=10,input_addr_width=13) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" Line 1. Module x_buffer(input_addr_width=13,input_data_width=32,ROMPATH="C:/Users/ddd31/Desktop/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" Line 1. Module w_buffer(ROMPATH="C:/Users/ddd31/Desktop/roms/") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" Line 3. Module w_distributor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" Line 3. Module pu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_ctrl(image_number=10,input_...
Compiling module xil_defaultlib.x_buffer(input_addr_width=13,inp...
Compiling module xil_defaultlib.w_buffer(ROMPATH="C:/Users/ddd31...
Compiling module xil_defaultlib.w_distributor
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.pu_default
Compiling module xil_defaultlib.temp_buf(output_addr_width=7)
Compiling module xil_defaultlib.top(image_number=10,FPW=32,ROMPA...
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/ddd31/Desktop/00_RTL_Skeleton/tb_pu_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/ddd31/Desktop/00_RTL_Skeleton/tb_pu_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {C:/Users/ddd31/Desktop/00_RTL_Skeleton/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/ddd31/Desktop/00_RTL_Skeleton/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2021.992 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L smartconnect_v1_0 -L xilinx_vip -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_distributor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.sim/sim_1/behav/xsim'
"xelab -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47877f89ee7641e59098d0229991100e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/top.v" Line 1. Module top(image_number=10,FPW=32,ROMPATH="C:/Users/ddd31/Desktop/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" Line 1. Module glbl_ctrl(image_number=10,input_addr_width=13) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/x_buffer.v" Line 1. Module x_buffer(input_addr_width=13,input_data_width=32,ROMPATH="C:/Users/ddd31/Desktop/roms/",ROMHEX="IMGROM10.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_buffer.v" Line 1. Module w_buffer(ROMPATH="C:/Users/ddd31/Desktop/roms/") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/w_distributor.v" Line 3. Module w_distributor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/pu.v" Line 3. Module pu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/shift_register.v" Line 2. Module shift_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ddd31/Desktop/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/new/mac.v" Line 1. Module mac doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_ctrl(image_number=10,input_...
Compiling module xil_defaultlib.x_buffer(input_addr_width=13,inp...
Compiling module xil_defaultlib.w_buffer(ROMPATH="C:/Users/ddd31...
Compiling module xil_defaultlib.w_distributor
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.pu_default
Compiling module xil_defaultlib.temp_buf(output_addr_width=7)
Compiling module xil_defaultlib.top(image_number=10,FPW=32,ROMPA...
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.992 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2021.992 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 31 23:47:28 2024...
