# Generated by Yosys 0.7+543 (git sha1 2b00c1db, clang 3.8.1-24+rpi1 -fPIC -Os)

.model sdram_test
.inputs master_clk_i sdram_clk_i led_disp_d0_o led_disp_d1_o led_disp_d2_o led_disp_d3_o led_disp_d4_o led_disp_d5_o led_disp_d6_o led_disp_d7_o pb_i
.outputs sdram_clk_o led_status[0] led_status[1] led_status[2] led_status[3] sdramCntl_inst_sd_intf_cke sdramCntl_inst_sd_intf_we sdramCntl_inst_sd_intf_addr[0] sdramCntl_inst_sd_intf_addr[1] sdramCntl_inst_sd_intf_addr[2] sdramCntl_inst_sd_intf_addr[3] sdramCntl_inst_sd_intf_addr[4] sdramCntl_inst_sd_intf_addr[5] sdramCntl_inst_sd_intf_addr[6] sdramCntl_inst_sd_intf_addr[7] sdramCntl_inst_sd_intf_addr[8] sdramCntl_inst_sd_intf_addr[9] sdramCntl_inst_sd_intf_addr[10] sdramCntl_inst_sd_intf_addr[11] sdramCntl_inst_sd_intf_addr[12] sdramCntl_inst_sd_intf_dqml sdramCntl_inst_sd_intf_cas sdramCntl_inst_sd_intf_dqmh sdramCntl_inst_sd_intf_ras sdramCntl_inst_sd_intf_bs[0] sdramCntl_inst_sd_intf_bs[1] sdramCntl_inst_sd_intf_cs sdramCntl_inst_sd_intf_dq[0] sdramCntl_inst_sd_intf_dq[1] sdramCntl_inst_sd_intf_dq[2] sdramCntl_inst_sd_intf_dq[3] sdramCntl_inst_sd_intf_dq[4] sdramCntl_inst_sd_intf_dq[5] sdramCntl_inst_sd_intf_dq[6] sdramCntl_inst_sd_intf_dq[7] sdramCntl_inst_sd_intf_dq[8] sdramCntl_inst_sd_intf_dq[9] sdramCntl_inst_sd_intf_dq[10] sdramCntl_inst_sd_intf_dq[11] sdramCntl_inst_sd_intf_dq[12] sdramCntl_inst_sd_intf_dq[13] sdramCntl_inst_sd_intf_dq[14] sdramCntl_inst_sd_intf_dq[15]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$10706$n585 I1=$abc$10706$n424 I2=$false I3=$false O=$abc$10706$n2
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$10706$n420 I1=sdramCntl_inst_state_r[5] I2=$false I3=$false O=$abc$10706$n585
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$10706$n421 I1=$abc$10706$n422 I2=$abc$10706$n423 I3=$false O=$abc$10706$n420
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sdramCntl_inst_timer_r[8] I1=sdramCntl_inst_timer_r[9] I2=sdramCntl_inst_timer_r[10] I3=$false O=$abc$10706$n421
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=sdramCntl_inst_timer_r[4] I1=sdramCntl_inst_timer_r[5] I2=sdramCntl_inst_timer_r[6] I3=sdramCntl_inst_timer_r[7] O=$abc$10706$n422
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sdramCntl_inst_timer_r[0] I1=sdramCntl_inst_timer_r[1] I2=sdramCntl_inst_timer_r[2] I3=sdramCntl_inst_timer_r[3] O=$abc$10706$n423
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=$false I3=$false O=$abc$10706$n424
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$10706$n585 I1=$abc$10706$n426 I2=$false I3=$false O=$abc$10706$n12
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$10706$n420 I1=sdramCntl_inst_state_r[1] I2=$false I3=$false O=$abc$10706$n426
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n442 I2=$abc$10706$n428 I3=$false O=$abc$10706$n122
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$10706$n429 I1=$abc$10706$n502 I2=memory_test_inst_test_state[1] I3=$false O=$abc$10706$n428
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$0\memory_test_inst_rd_enable[0:0] I1=$abc$10706$n430 I2=$false I3=$false O=$abc$10706$n429
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n431 I1=$abc$10706$n435 I2=$abc$10706$n437 I3=$abc$10706$n438 O=$abc$10706$n430
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$10706$n432 I1=$abc$10706$n433 I2=$abc$10706$n434 I3=$false O=$abc$10706$n431
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=memory_test_inst_address[19] I1=memory_test_inst_address[20] I2=memory_test_inst_address[21] I3=$false O=$abc$10706$n432
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=memory_test_inst_address[15] I1=memory_test_inst_address[16] I2=memory_test_inst_address[17] I3=memory_test_inst_address[18] O=$abc$10706$n433
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=memory_test_inst_address[11] I1=memory_test_inst_address[12] I2=memory_test_inst_address[13] I3=memory_test_inst_address[14] O=$abc$10706$n434
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$10706$n424 I1=$abc$10706$n436 I2=memory_test_inst_address[0] I3=memory_test_inst_address[1] O=$abc$10706$n435
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=memory_test_inst_address[24] I1=memory_test_inst_address[25] I2=memory_test_inst_address[26] I3=memory_test_inst_address[2] O=$abc$10706$n436
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=memory_test_inst_address[7] I1=memory_test_inst_address[8] I2=memory_test_inst_address[9] I3=memory_test_inst_address[10] O=$abc$10706$n437
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=memory_test_inst_address[3] I1=memory_test_inst_address[4] I2=memory_test_inst_address[5] I3=memory_test_inst_address[6] O=$abc$10706$n438
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=sdramCntl_inst_rdPipeline_r[0] I1=sdramCntl_inst_wrPipeline_r[0] I2=$false I3=$false O=$0\memory_test_inst_rd_enable[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=initialized I1=pb_debounced I2=$false I3=$false O=$abc$10706$n502
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$10706$n430 I1=memory_test_inst_test_state[0] I2=$false I3=$false O=$abc$10706$n441
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$0\memory_test_inst_rd_enable[0:0] I1=$abc$10706$n502 I2=$false I3=$false O=$abc$10706$n442
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n429 I1=memory_test_inst_test_state[0] I2=$abc$10706$n502 I3=$false O=$abc$10706$n250
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$10706$n711_1 I1=sdramCntl_inst_state_r[1] I2=$abc$10706$n540_1 I3=$false O=$abc$10706$n296
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$10706$n481 I1=$abc$10706$n447 I2=$abc$10706$n522 I3=$false O=$abc$10706$n446
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$10706$n448 I1=$abc$10706$n460 I2=$abc$10706$n478 I3=$abc$10706$n561 O=$abc$10706$n447
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=memory_test_inst_address[18] I1=$abc$10706$n449 I2=$abc$10706$n456 I3=$abc$10706$n452 O=$abc$10706$n448
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=$abc$10706$n450 I1=$abc$10706$n451 I2=$false I3=$false O=$abc$10706$n449
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[2][9] I1=sdramCntl_inst_activeRow_r[1][9] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$10706$n450
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[0][9] I1=sdramCntl_inst_activeRow_r[3][9] I2=memory_test_inst_address[23] I3=memory_test_inst_address[22] O=$abc$10706$n451
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$10706$n453 I1=$abc$10706$n455 I2=$abc$10706$n454 I3=memory_test_inst_address[9] O=$abc$10706$n452
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[0][0] I3=$false O=$abc$10706$n453
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[1][0] I1=sdramCntl_inst_activeRow_r[3][0] I2=memory_test_inst_address[23] I3=memory_test_inst_address[22] O=$abc$10706$n454
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[2][0] I3=$false O=$abc$10706$n455
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$10706$n457 I1=$abc$10706$n458 I2=$abc$10706$n459 I3=memory_test_inst_address[17] O=$abc$10706$n456
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[0][8] I3=$false O=$abc$10706$n457
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[3][8] I3=$false O=$abc$10706$n458
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[2][8] I1=sdramCntl_inst_activeRow_r[1][8] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$10706$n459
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=$abc$10706$n461 I1=$abc$10706$n465 I2=$abc$10706$n469_1 I3=$abc$10706$n473 O=$abc$10706$n460
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$10706$n462 I1=$abc$10706$n464 I2=$abc$10706$n463 I3=memory_test_inst_address[11] O=$abc$10706$n461
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[0][2] I3=$false O=$abc$10706$n462
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[2][2] I1=sdramCntl_inst_activeRow_r[1][2] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$10706$n463
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[3][2] I3=$false O=$abc$10706$n464
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$10706$n466_1 I1=$abc$10706$n468 I2=$abc$10706$n467 I3=memory_test_inst_address[12] O=$abc$10706$n465
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[0][3] I3=$false O=$abc$10706$n466_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[1][3] I1=sdramCntl_inst_activeRow_r[3][3] I2=memory_test_inst_address[23] I3=memory_test_inst_address[22] O=$abc$10706$n467
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[2][3] I3=$false O=$abc$10706$n468
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$10706$n471 I1=$abc$10706$n470 I2=$abc$10706$n472_1 I3=memory_test_inst_address[15] O=$abc$10706$n469_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[0][6] I3=$false O=$abc$10706$n470
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[3][6] I3=$false O=$abc$10706$n471
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[2][6] I1=sdramCntl_inst_activeRow_r[1][6] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$10706$n472_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=$abc$10706$n458 I1=$abc$10706$n457 I2=$abc$10706$n459 I3=memory_test_inst_address[17] O=$abc$10706$n473
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$10706$n479 I1=$abc$10706$n480 I2=$false I3=$false O=$abc$10706$n478
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$10706$n468 I1=$abc$10706$n466_1 I2=$abc$10706$n467 I3=memory_test_inst_address[12] O=$abc$10706$n479
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$10706$n450 I1=$abc$10706$n451 I2=memory_test_inst_address[18] I3=$false O=$abc$10706$n480
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$10706$n482 I1=$abc$10706$n492 I2=$abc$10706$n506 I3=$abc$10706$n517 O=$abc$10706$n481
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$10706$n487 I1=$abc$10706$n491 I2=$abc$10706$n787 I3=$false O=$abc$10706$n482
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[2][10] I1=sdramCntl_inst_activeRow_r[1][10] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$10706$n486
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=$abc$10706$n488 I1=$abc$10706$n490 I2=$abc$10706$n489 I3=memory_test_inst_address[16] O=$abc$10706$n487
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[0][7] I3=$false O=$abc$10706$n488
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[2][7] I1=sdramCntl_inst_activeRow_r[1][7] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$10706$n489
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[3][7] I3=$false O=$abc$10706$n490
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$10706$n455 I1=$abc$10706$n453 I2=$abc$10706$n454 I3=memory_test_inst_address[9] O=$abc$10706$n491
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$10706$n497 I1=$abc$10706$n789 I2=memory_test_inst_address[13] I3=$abc$10706$n792 O=$abc$10706$n492
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000000000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=$false I3=$false O=$abc$10706$n494
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$10706$n498 I1=$abc$10706$n500 I2=$abc$10706$n499 I3=memory_test_inst_address[10] O=$abc$10706$n497
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[0][1] I3=$false O=$abc$10706$n498
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[2][1] I1=sdramCntl_inst_activeRow_r[1][1] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$10706$n499
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[3][1] I3=$false O=$abc$10706$n500
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sdramCntl_inst_activeFlag_r[1] I1=sdramCntl_inst_activeFlag_r[3] I2=memory_test_inst_address[23] I3=memory_test_inst_address[22] O=$abc$10706$n505_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$10706$n511 I1=$abc$10706$n515 I2=$abc$10706$n516 I3=$abc$10706$n797 O=$abc$10706$n506
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[2][5] I1=sdramCntl_inst_activeRow_r[1][5] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$10706$n510
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=$abc$10706$n514_1 I1=$abc$10706$n512_1 I2=$abc$10706$n513 I3=memory_test_inst_address[20] O=$abc$10706$n511
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[0][11] I3=$false O=$abc$10706$n512_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[2][11] I1=sdramCntl_inst_activeRow_r[1][11] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$10706$n513
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=sdramCntl_inst_activeRow_r[3][11] I3=$false O=$abc$10706$n514_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$10706$n470 I1=$abc$10706$n471 I2=$abc$10706$n472_1 I3=memory_test_inst_address[15] O=$abc$10706$n515
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$10706$n490 I1=$abc$10706$n488 I2=$abc$10706$n489 I3=memory_test_inst_address[16] O=$abc$10706$n516
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$10706$n518 I1=$abc$10706$n519 I2=$abc$10706$n521 I3=$false O=$abc$10706$n517
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$10706$n500 I1=$abc$10706$n498 I2=$abc$10706$n499 I3=memory_test_inst_address[10] O=$abc$10706$n518
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$10706$n512_1 I1=$abc$10706$n514_1 I2=$abc$10706$n513 I3=memory_test_inst_address[20] O=$abc$10706$n519
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$10706$n464 I1=$abc$10706$n462 I2=$abc$10706$n463 I3=memory_test_inst_address[11] O=$abc$10706$n521
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=sdramCntl_inst_wrTimer_r[0] I1=sdramCntl_inst_wrTimer_r[1] I2=$abc$10706$n523 I3=$abc$10706$n524_1 O=$abc$10706$n522
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=sdramCntl_inst_rasTimer_r[0] I1=sdramCntl_inst_rasTimer_r[1] I2=sdramCntl_inst_rasTimer_r[2] I3=$false O=$abc$10706$n523
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=sdramCntl_inst_rdPipeline_r[1] I1=sdramCntl_inst_rdPipeline_r[2] I2=sdramCntl_inst_rdPipeline_r[3] I3=sdramCntl_inst_rdPipeline_r[4] O=$abc$10706$n524_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$10706$n526 I1=$abc$10706$n532 I2=$false I3=$false O=$abc$10706$n525
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$10706$n527_1 I1=$abc$10706$n420 I2=$false I3=$false O=$abc$10706$n526
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[1] I1=sdramCntl_inst_rfshCntr_r[0] I2=$abc$10706$n528_1 I3=$abc$10706$n531_1 O=$abc$10706$n527_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[4] I1=sdramCntl_inst_rfshCntr_r[5] I2=$abc$10706$n529_1 I3=$abc$10706$n530_1 O=$abc$10706$n528_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[10] I1=sdramCntl_inst_rfshCntr_r[11] I2=sdramCntl_inst_rfshCntr_r[12] I3=sdramCntl_inst_rfshCntr_r[13] O=$abc$10706$n529_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[6] I1=sdramCntl_inst_rfshCntr_r[7] I2=sdramCntl_inst_rfshCntr_r[8] I3=sdramCntl_inst_rfshCntr_r[9] O=$abc$10706$n530_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[2] I1=sdramCntl_inst_rfshCntr_r[3] I2=$false I3=$false O=$abc$10706$n531_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=sdramCntl_inst_ba_r[0] I2=memory_test_inst_address[23] I3=sdramCntl_inst_ba_r[1] O=$abc$10706$n532
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$10706$n536 I1=sdramCntl_inst_sDataDir_x I2=$false I3=$false O=$abc$10706$n534
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\memory_test_inst_rd_enable[0:0] I1=memory_test_inst_rd_enable I2=$false I3=$false O=sdramCntl_inst_sDataDir_x
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=memory_test_inst_rd_enable I1=memory_test_inst_wr_enable I2=$0\memory_test_inst_rd_enable[0:0] I3=$false O=$abc$10706$n536
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[3] I1=sdramCntl_inst_state_r[5] I2=sdramCntl_inst_state_r[2] I3=$abc$10706$n420 O=$abc$10706$n540_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000111111111
.gate SB_LUT4 I0=$abc$10706$n420 I1=sdramCntl_inst_state_r[2] I2=$abc$10706$n542 I3=sdramCntl_inst_state_r[6] O=$abc$10706$n301
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$10706$n420 I1=$abc$10706$n528_1 I2=$abc$10706$n543 I3=$false O=$abc$10706$n542
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[1] I1=$abc$10706$n531_1 I2=sdramCntl_inst_rfshCntr_r[0] I3=$false O=$abc$10706$n543
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$10706$n545 I1=sdramCntl_inst_state_r[1] I2=sdramCntl_inst_state_r[3] I3=$abc$10706$n420 O=$abc$10706$n307
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=$abc$10706$n527_1 I1=$abc$10706$n522 I2=$false I3=$false O=$abc$10706$n545
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sdramCntl_inst_state_r[4] I1=sdramCntl_inst_state_r[0] I2=$abc$10706$n420 I3=$false O=$abc$10706$n310
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$10706$n420 I1=sdramCntl_inst_state_r[5] I2=$abc$10706$n548 I3=$false O=$abc$10706$n323
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$10706$n550 I1=$abc$10706$n549 I2=$abc$10706$n446 I3=$false O=$abc$10706$n548
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=sdramCntl_inst_sDataDir_x I1=$abc$10706$n525 I2=sdramCntl_inst_state_r[1] I3=$false O=$abc$10706$n549
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$10706$n525 I1=$abc$10706$n536 I2=sdramCntl_inst_state_r[1] I3=$false O=$abc$10706$n550
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[4] I1=$abc$10706$n420 I2=$abc$10706$n542 I3=sdramCntl_inst_state_r[6] O=$abc$10706$n328
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$10706$n557 I1=$abc$10706$n555 I2=$abc$10706$n556 I3=$false O=$abc$10706$n554
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$10706$n447 I1=$abc$10706$n481 I2=$abc$10706$n524_1 I3=$false O=$abc$10706$n555
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sdramCntl_inst_sAddr_r[0] I1=$abc$10706$n532 I2=$abc$10706$n534 I3=$false O=$abc$10706$n556
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$10706$n522 I1=$abc$10706$n532 I2=sdramCntl_inst_sAddr_r[0] I3=$false O=$abc$10706$n557
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$10706$n559 I1=memory_test_inst_address[0] I2=$false I3=$false O=$abc$10706$n558
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$10706$n560 I1=$abc$10706$n566 I2=$abc$10706$n524_1 I3=$abc$10706$n532 O=$abc$10706$n559
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$10706$n561 I1=$abc$10706$n562 I2=$abc$10706$n564 I3=$abc$10706$n565 O=$abc$10706$n560
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$10706$n521 I1=$abc$10706$n785 I2=memory_test_inst_address[21] I3=$false O=$abc$10706$n561
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010100
.gate SB_LUT4 I0=$abc$10706$n465 I1=$abc$10706$n473 I2=$abc$10706$n797 I3=$false O=$abc$10706$n562
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$10706$n515 I1=$abc$10706$n789 I2=memory_test_inst_address[13] I3=$abc$10706$n792 O=$abc$10706$n564
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000000000
.gate SB_LUT4 I0=$abc$10706$n461 I1=$abc$10706$n479 I2=$abc$10706$n480 I3=$abc$10706$n511 O=$abc$10706$n565
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$10706$n567 I1=$abc$10706$n568 I2=$abc$10706$n569 I3=$abc$10706$n570 O=$abc$10706$n566
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$10706$n456 I1=$abc$10706$n487 I2=$abc$10706$n491 I3=$abc$10706$n516 O=$abc$10706$n567
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=memory_test_inst_address[18] I1=$abc$10706$n449 I2=$abc$10706$n518 I3=$false O=$abc$10706$n568
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$10706$n452 I1=$abc$10706$n469_1 I2=$false I3=$false O=$abc$10706$n569
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$10706$n497 I1=$abc$10706$n519 I2=$abc$10706$n787 I3=$false O=$abc$10706$n570
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[10] I2=$abc$10706$n574 I3=sdramCntl_inst_state_r[1] O=sdramCntl_inst_sAddr_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$10706$n578 I1=memory_test_inst_address[1] I2=$abc$10706$n575 I3=sdramCntl_inst_sAddr_r[1] O=$abc$10706$n574
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$10706$n559 I1=$abc$10706$n577 I2=$abc$10706$n576 I3=$abc$10706$n545 O=$abc$10706$n575
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$10706$n534 I1=$abc$10706$n527_1 I2=$false I3=$false O=$abc$10706$n576
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n522 I1=$abc$10706$n532 I2=$false I3=$false O=$abc$10706$n577
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$10706$n579 I1=$abc$10706$n576 I2=$abc$10706$n524_1 I3=$abc$10706$n532 O=$abc$10706$n578
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$10706$n580 I1=$abc$10706$n583 I2=$abc$10706$n585_1 I3=$false O=$abc$10706$n579
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$10706$n452 I1=$abc$10706$n581_1 I2=$abc$10706$n582 I3=$abc$10706$n568 O=$abc$10706$n580
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$10706$n469_1 I1=$abc$10706$n515 I2=$false I3=$false O=$abc$10706$n581_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$10706$n479 I1=$abc$10706$n497 I2=$abc$10706$n519 I3=$false O=$abc$10706$n582
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$10706$n461 I1=$abc$10706$n584_1 I2=$abc$10706$n787 I3=$false O=$abc$10706$n583
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$10706$n480 I1=$abc$10706$n487 I2=$abc$10706$n511 I3=$abc$10706$n797 O=$abc$10706$n584_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$10706$n586 I1=$abc$10706$n561 I2=$abc$10706$n587 I3=$abc$10706$n588_1 O=$abc$10706$n585_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$10706$n789 I1=memory_test_inst_address[13] I2=$false I3=$false O=$abc$10706$n586
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$10706$n456 I1=$abc$10706$n465 I2=$abc$10706$n473 I3=$abc$10706$n516 O=$abc$10706$n587
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$10706$n491 I1=$abc$10706$n792 I2=$false I3=$false O=$abc$10706$n588_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[11] I2=$abc$10706$n591 I3=sdramCntl_inst_state_r[1] O=sdramCntl_inst_sAddr_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$10706$n578 I1=memory_test_inst_address[2] I2=$abc$10706$n575 I3=sdramCntl_inst_sAddr_r[2] O=$abc$10706$n591
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[12] I2=$abc$10706$n593 I3=sdramCntl_inst_state_r[1] O=sdramCntl_inst_sAddr_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$10706$n578 I1=memory_test_inst_address[3] I2=$abc$10706$n575 I3=sdramCntl_inst_sAddr_r[3] O=$abc$10706$n593
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$10706$n595 I1=sdramCntl_inst_state_r[1] I2=$abc$10706$n596 I3=$false O=sdramCntl_inst_sAddr_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$10706$n578 I1=memory_test_inst_address[4] I2=$abc$10706$n575 I3=sdramCntl_inst_sAddr_r[4] O=$abc$10706$n595
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=memory_test_inst_address[13] I1=sdramCntl_inst_state_r[5] I2=sdramCntl_inst_state_r[2] I3=$false O=$abc$10706$n596
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$10706$n598_1 I1=sdramCntl_inst_state_r[1] I2=$abc$10706$n599 I3=$false O=sdramCntl_inst_sAddr_x[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$10706$n578 I1=memory_test_inst_address[5] I2=$abc$10706$n575 I3=sdramCntl_inst_sAddr_r[5] O=$abc$10706$n598_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=memory_test_inst_address[14] I1=sdramCntl_inst_state_r[5] I2=sdramCntl_inst_state_r[2] I3=$false O=$abc$10706$n599
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=memory_test_inst_address[6] I1=$abc$10706$n559 I2=$abc$10706$n534 I3=$false O=$abc$10706$n603
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[16] I2=$abc$10706$n607 I3=sdramCntl_inst_state_r[1] O=sdramCntl_inst_sAddr_x[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$10706$n578 I1=memory_test_inst_address[7] I2=$abc$10706$n575 I3=sdramCntl_inst_sAddr_r[7] O=$abc$10706$n607
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[17] I2=$abc$10706$n609_1 I3=sdramCntl_inst_state_r[1] O=sdramCntl_inst_sAddr_x[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$10706$n578 I1=memory_test_inst_address[8] I2=$abc$10706$n575 I3=sdramCntl_inst_sAddr_r[8] O=$abc$10706$n609_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$10706$n611_1 I1=$abc$10706$n576 I2=$abc$10706$n612_1 I3=$abc$10706$n613 O=sdramCntl_inst_sAddr_x[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$10706$n559 I1=$abc$10706$n577 I2=$false I3=$false O=$abc$10706$n611_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=sdramCntl_inst_sAddr_r[9] I1=$abc$10706$n545 I2=sdramCntl_inst_state_r[1] I3=$false O=$abc$10706$n612_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=memory_test_inst_address[18] I1=sdramCntl_inst_state_r[5] I2=sdramCntl_inst_state_r[4] I3=$false O=$abc$10706$n613
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[19] I2=$abc$10706$n615 I3=sdramCntl_inst_sAddr_r[10] O=sdramCntl_inst_sAddr_x[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$10706$n575 I1=sdramCntl_inst_state_r[1] I2=$false I3=$false O=$abc$10706$n615
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[20] I2=$abc$10706$n615 I3=sdramCntl_inst_sAddr_r[11] O=sdramCntl_inst_sAddr_x[11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=memory_test_inst_address[21] I2=$abc$10706$n615 I3=sdramCntl_inst_sAddr_r[12] O=sdramCntl_inst_sAddr_x[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$10706$n494 I1=sdramCntl_inst_activeFlag_r[0] I2=sdramCntl_inst_state_r[5] I3=$abc$10706$n619 O=sdramCntl_inst_activeFlag_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$10706$n494 I1=$abc$10706$n620 I2=$abc$10706$n621_1 I3=sdramCntl_inst_activeFlag_r[0] O=$abc$10706$n619
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$10706$n446 I1=$abc$10706$n576 I2=$abc$10706$n532 I3=$false O=$abc$10706$n620
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$10706$n545 I1=sdramCntl_inst_state_r[1] I2=$false I3=$false O=$abc$10706$n621_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n624 I1=sdramCntl_inst_activeFlag_r[1] I2=sdramCntl_inst_state_r[5] I3=$abc$10706$n623_1 O=sdramCntl_inst_activeFlag_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$10706$n624 I1=$abc$10706$n620 I2=$abc$10706$n621_1 I3=sdramCntl_inst_activeFlag_r[1] O=$abc$10706$n623_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=memory_test_inst_address[23] I1=memory_test_inst_address[22] I2=$false I3=$false O=$abc$10706$n624
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n627 I1=sdramCntl_inst_activeFlag_r[2] I2=sdramCntl_inst_state_r[5] I3=$abc$10706$n626 O=sdramCntl_inst_activeFlag_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$10706$n627 I1=$abc$10706$n620 I2=$abc$10706$n621_1 I3=sdramCntl_inst_activeFlag_r[2] O=$abc$10706$n626
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=memory_test_inst_address[23] I2=$false I3=$false O=$abc$10706$n627
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n424 I1=sdramCntl_inst_activeFlag_r[3] I2=sdramCntl_inst_state_r[5] I3=$abc$10706$n629 O=sdramCntl_inst_activeFlag_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$10706$n424 I1=$abc$10706$n620 I2=$abc$10706$n621_1 I3=sdramCntl_inst_activeFlag_r[3] O=$abc$10706$n629
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=memory_test_inst_test_state[0] I1=$abc$10706$n502 I2=memory_test_inst_test_state[1] I3=$false O=$abc$10706$n503
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$0\memory_test_inst_rand_enable[0:0] I1=$abc$10706$n502 I2=$false I3=$false O=$abc$10706$n505
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$0\memory_test_inst_rd_enable[0:0] I1=$abc$10706$n747 I2=$false I3=$false O=$0\memory_test_inst_rand_enable[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=memory_test_inst_test_state[0] I1=memory_test_inst_test_state[1] I2=$false I3=$false O=$abc$10706$n747
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$10706$n502 I1=memory_test_inst_test_state[0] I2=$false I3=$false O=$abc$10706$n514
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sdramCntl_inst_sdramData_r[8] I1=memory_test_inst_rand_gen_shfreg[8] I2=sdramCntl_inst_sdramData_r[2] I3=memory_test_inst_rand_gen_shfreg[2] O=$abc$10706$n646_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=memory_test_inst_rand_gen_shfreg[15] I1=sdramCntl_inst_sdramData_r[15] I2=sdramCntl_inst_sdramData_r[1] I3=memory_test_inst_rand_gen_shfreg[1] O=$abc$10706$n647_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$10706$n503 I1=$abc$10706$n649 I2=$abc$10706$n651_1 I3=$abc$10706$n652_1 O=$abc$10706$n648
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=memory_test_inst_rand_gen_shfreg[9] I1=sdramCntl_inst_sdramData_r[9] I2=$abc$10706$n650_1 I3=$false O=$abc$10706$n649
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=memory_test_inst_rand_gen_shfreg[8] I1=sdramCntl_inst_sdramData_r[8] I2=sdramCntl_inst_sdramData_r[3] I3=memory_test_inst_rand_gen_shfreg[3] O=$abc$10706$n650_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=memory_test_inst_rand_gen_shfreg[2] I1=sdramCntl_inst_sdramData_r[2] I2=memory_test_inst_rand_gen_shfreg[0] I3=sdramCntl_inst_sdramData_r[0] O=$abc$10706$n651_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=memory_test_inst_rand_gen_shfreg[7] I1=sdramCntl_inst_sdramData_r[7] I2=memory_test_inst_rand_gen_shfreg[11] I3=sdramCntl_inst_sdramData_r[11] O=$abc$10706$n652_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=memory_test_inst_rand_load I1=memory_test_inst_rand_enable I2=$false I3=$false O=$abc$10706$n530
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=pb_i I1=pb_prev I2=$false I3=$false O=$abc$10706$n531
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$10706$n531 I1=$abc$10706$n656 I2=$false I3=$false O=$abc$10706$n535
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=debounce_cntr[0] I1=debounce_cntr[1] I2=$abc$10706$n657_1 I3=$false O=$abc$10706$n656
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=debounce_cntr[2] I1=debounce_cntr[3] I2=debounce_cntr[4] I3=debounce_cntr[5] O=$abc$10706$n657_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$10706$n531 I1=debounce_cntr[0] I2=$false I3=$false O=$abc$10706$n538
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=sdramCntl_inst_state_r[4] I1=sdramCntl_inst_state_r[2] I2=$abc$10706$n420 I3=$abc$10706$n12 O=$abc$10706$n540
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$10706$n550 I1=$abc$10706$n549 I2=$abc$10706$n555 I3=$false O=$abc$10706$n581
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[0] I1=$abc$10706$n420 I2=$abc$10706$n663_1 I3=$false O=$abc$10706$n588
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=sdramCntl_inst_state_r[1] I1=$abc$10706$n664 I2=$false I3=$false O=$abc$10706$n663_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sdramCntl_inst_state_r[4] I1=sdramCntl_inst_state_r[2] I2=$abc$10706$n665_1 I3=$false O=$abc$10706$n664
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[5] I1=sdramCntl_inst_state_r[6] I2=sdramCntl_inst_state_r[3] I3=$false O=$abc$10706$n665_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=sdramCntl_inst_timer_r[0] I1=$abc$10706$n588 I2=$false I3=$false O=$abc$10706$n589
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n585 I1=$abc$10706$n494 I2=$false I3=$false O=$abc$10706$n594
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$10706$n585 I1=$abc$10706$n624 I2=$false I3=$false O=$abc$10706$n598
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$10706$n585 I1=$abc$10706$n627 I2=$false I3=$false O=$abc$10706$n602
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n653 I2=$false I3=$false O=$abc$10706$n707
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test_inst_address[0] I1=memory_test_inst_address[1] I2=$false I3=$false O=$abc$10706$n708
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n657 I2=$false I3=$false O=$abc$10706$n709
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n659 I2=$false I3=$false O=$abc$10706$n710
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n661 I2=$false I3=$false O=$abc$10706$n711
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n663 I2=$false I3=$false O=$abc$10706$n712
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n665 I2=$false I3=$false O=$abc$10706$n713
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n667 I2=$false I3=$false O=$abc$10706$n714
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n669 I2=$false I3=$false O=$abc$10706$n715
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n671 I2=$false I3=$false O=$abc$10706$n716
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n673 I2=$false I3=$false O=$abc$10706$n717
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n675 I2=$false I3=$false O=$abc$10706$n718
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n677 I2=$false I3=$false O=$abc$10706$n719
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n679 I2=$false I3=$false O=$abc$10706$n720
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n681 I2=$false I3=$false O=$abc$10706$n721
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n683 I2=$false I3=$false O=$abc$10706$n722
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n685 I2=$false I3=$false O=$abc$10706$n723
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n687 I2=$false I3=$false O=$abc$10706$n724
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n689 I2=$false I3=$false O=$abc$10706$n725
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n691 I2=$false I3=$false O=$abc$10706$n726
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n693 I2=$false I3=$false O=$abc$10706$n727
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n695 I2=$false I3=$false O=$abc$10706$n728
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n697 I2=$false I3=$false O=$abc$10706$n729
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n699 I2=$false I3=$false O=$abc$10706$n730
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n701 I2=$false I3=$false O=$abc$10706$n731
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n703 I2=$false I3=$false O=$abc$10706$n732
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n441 I1=$abc$10706$n705 I2=$false I3=$false O=$abc$10706$n733
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n429 I1=memory_test_inst_test_state[0] I2=$false I3=$false O=$abc$10706$n737
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=memory_test_inst_error I1=$abc$10706$n747 I2=$false I3=$false O=$abc$10706$n744
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test_inst_test_state[1] I1=memory_test_inst_error I2=memory_test_inst_test_state[0] I3=$false O=$abc$10706$n745
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=memory_test_inst_error I1=memory_test_inst_test_state[1] I2=memory_test_inst_test_state[0] I3=$false O=$abc$10706$n746
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$10706$n621_1 I1=$abc$10706$n702 I2=$abc$10706$n704 I3=$abc$10706$n665_1 O=sdramCntl_inst_cmd_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$10706$n703_1 I1=$abc$10706$n611_1 I2=$abc$10706$n527_1 I3=$false O=$abc$10706$n702
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$10706$n536 I1=$abc$10706$n579 I2=sdramCntl_inst_sDataDir_x I3=$false O=$abc$10706$n703_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$10706$n663_1 I1=$abc$10706$n420 I2=$false I3=$false O=$abc$10706$n704
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$10706$n578 I1=sdramCntl_inst_state_r[1] I2=$abc$10706$n706 I3=$false O=sdramCntl_inst_cmd_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$10706$n704 I1=sdramCntl_inst_state_r[5] I2=sdramCntl_inst_state_r[4] I3=$false O=$abc$10706$n706
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$10706$n620 I1=$abc$10706$n621_1 I2=$abc$10706$n704 I3=$false O=sdramCntl_inst_cmd_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$10706$n420 I1=$abc$10706$n1023 I2=$abc$10706$n709_1 I3=$false O=sdramCntl_inst_timer_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=sdramCntl_inst_state_r[3] I1=sdramCntl_inst_state_r[6] I2=$abc$10706$n420 I3=$false O=$abc$10706$n709_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=sdramCntl_inst_timer_r[1] I1=$abc$10706$n664 I2=$abc$10706$n711_1 I3=$abc$10706$n420 O=sdramCntl_inst_timer_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$10706$n545 I1=$abc$10706$n620 I2=$abc$10706$n426 I3=$false O=$abc$10706$n711_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$10706$n420 I1=$abc$10706$n1027 I2=$abc$10706$n709_1 I3=$false O=sdramCntl_inst_timer_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$10706$n420 I1=$abc$10706$n1030 I2=$false I3=$false O=sdramCntl_inst_timer_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n1032 I1=sdramCntl_inst_state_r[0] I2=$abc$10706$n420 I3=$false O=sdramCntl_inst_timer_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$10706$n420 I1=$abc$10706$n1035 I2=$false I3=$false O=sdramCntl_inst_timer_x[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n1037 I1=sdramCntl_inst_state_r[0] I2=$abc$10706$n420 I3=$false O=sdramCntl_inst_timer_x[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$10706$n1039 I1=sdramCntl_inst_state_r[0] I2=$abc$10706$n420 I3=$false O=sdramCntl_inst_timer_x[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$10706$n1041 I1=sdramCntl_inst_state_r[0] I2=$abc$10706$n420 I3=$false O=sdramCntl_inst_timer_x[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$10706$n1043 I1=sdramCntl_inst_state_r[0] I2=$abc$10706$n420 I3=$false O=sdramCntl_inst_timer_x[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$10706$n1045 I1=sdramCntl_inst_state_r[0] I2=$abc$10706$n420 I3=$false O=sdramCntl_inst_timer_x[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$10706$n523 I1=$abc$10706$n1132 I2=$abc$10706$n585 I3=$false O=sdramCntl_inst_rasTimer_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=sdramCntl_inst_rasTimer_r[2] I1=$abc$10706$n585 I2=sdramCntl_inst_rasTimer_r[1] I3=sdramCntl_inst_rasTimer_r[0] O=sdramCntl_inst_rasTimer_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000000000010
.gate SB_LUT4 I0=$abc$10706$n523 I1=$abc$10706$n1134 I2=$abc$10706$n585 I3=$false O=sdramCntl_inst_rasTimer_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$10706$n725_1 I1=sdramCntl_inst_wrTimer_r[0] I2=sdramCntl_inst_wrTimer_r[1] I3=$false O=sdramCntl_inst_wrTimer_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$10706$n579 I1=$abc$10706$n524_1 I2=$abc$10706$n550 I3=$false O=$abc$10706$n725_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sdramCntl_inst_wrTimer_r[0] I1=sdramCntl_inst_wrTimer_r[1] I2=$abc$10706$n725_1 I3=$false O=sdramCntl_inst_wrTimer_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$10706$n550 I1=$abc$10706$n555 I2=$false I3=$false O=sdramCntl_inst_wrPipeline_x
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$10706$n549 I1=$abc$10706$n555 I2=$false I3=$false O=sdramCntl_inst_rdPipeline_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$10706$n709_1 I1=$abc$10706$n1287 I2=$abc$10706$n731_1 I3=$false O=sdramCntl_inst_rfshCntr_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[0] I1=$abc$10706$n1096 I2=$abc$10706$n733_1 I3=$abc$10706$n732_1 O=$abc$10706$n731_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[4] I1=$abc$10706$n420 I2=$abc$10706$n709_1 I3=$false O=$abc$10706$n732_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=sdramCntl_inst_refTimer_r[0] I1=sdramCntl_inst_refTimer_r[1] I2=$abc$10706$n734 I3=$abc$10706$n735_1 O=$abc$10706$n733_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=sdramCntl_inst_refTimer_r[6] I1=sdramCntl_inst_refTimer_r[7] I2=sdramCntl_inst_refTimer_r[8] I3=sdramCntl_inst_refTimer_r[9] O=$abc$10706$n734
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sdramCntl_inst_refTimer_r[2] I1=sdramCntl_inst_refTimer_r[3] I2=sdramCntl_inst_refTimer_r[4] I3=sdramCntl_inst_refTimer_r[5] O=$abc$10706$n735_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$10706$n737_1 I1=sdramCntl_inst_rfshCntr_r[1] I2=sdramCntl_inst_rfshCntr_r[0] I3=$abc$10706$n709_1 O=sdramCntl_inst_rfshCntr_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101110101010
.gate SB_LUT4 I0=$abc$10706$n733_1 I1=sdramCntl_inst_rfshCntr_r[0] I2=sdramCntl_inst_rfshCntr_r[1] I3=$abc$10706$n732_1 O=$abc$10706$n737_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=$abc$10706$n709_1 I1=$abc$10706$n1288 I2=$abc$10706$n739 I3=$false O=sdramCntl_inst_rfshCntr_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[2] I1=$abc$10706$n1098 I2=$abc$10706$n733_1 I3=$abc$10706$n732_1 O=$abc$10706$n739
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=sdramCntl_inst_state_r[4] I1=$abc$10706$n1289 I2=$abc$10706$n709_1 I3=$abc$10706$n741 O=sdramCntl_inst_rfshCntr_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[3] I1=$abc$10706$n1099 I2=$abc$10706$n733_1 I3=$abc$10706$n732_1 O=$abc$10706$n741
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$10706$n709_1 I1=$abc$10706$n1290 I2=$abc$10706$n743 I3=$false O=sdramCntl_inst_rfshCntr_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[4] I1=$abc$10706$n1100 I2=$abc$10706$n733_1 I3=$abc$10706$n732_1 O=$abc$10706$n743
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$10706$n709_1 I1=$abc$10706$n1291 I2=$abc$10706$n745_1 I3=$false O=sdramCntl_inst_rfshCntr_x[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[5] I1=$abc$10706$n1101 I2=$abc$10706$n733_1 I3=$abc$10706$n732_1 O=$abc$10706$n745_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$10706$n709_1 I1=$abc$10706$n1292 I2=$abc$10706$n747_1 I3=$false O=sdramCntl_inst_rfshCntr_x[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[6] I1=$abc$10706$n1102 I2=$abc$10706$n733_1 I3=$abc$10706$n732_1 O=$abc$10706$n747_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$10706$n709_1 I1=$abc$10706$n1293 I2=$abc$10706$n749_1 I3=$false O=sdramCntl_inst_rfshCntr_x[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[7] I1=$abc$10706$n1103 I2=$abc$10706$n733_1 I3=$abc$10706$n732_1 O=$abc$10706$n749_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$10706$n709_1 I1=$abc$10706$n1294 I2=$abc$10706$n751_1 I3=$false O=sdramCntl_inst_rfshCntr_x[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[8] I1=$abc$10706$n1104 I2=$abc$10706$n733_1 I3=$abc$10706$n732_1 O=$abc$10706$n751_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$10706$n709_1 I1=$abc$10706$n1295 I2=$abc$10706$n753_1 I3=$false O=sdramCntl_inst_rfshCntr_x[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[9] I1=$abc$10706$n1105 I2=$abc$10706$n733_1 I3=$abc$10706$n732_1 O=$abc$10706$n753_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$10706$n709_1 I1=$abc$10706$n1296 I2=$abc$10706$n755_1 I3=$false O=sdramCntl_inst_rfshCntr_x[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[10] I1=$abc$10706$n1106 I2=$abc$10706$n733_1 I3=$abc$10706$n732_1 O=$abc$10706$n755_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$10706$n709_1 I1=$abc$10706$n1297 I2=$abc$10706$n757 I3=$false O=sdramCntl_inst_rfshCntr_x[11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[11] I1=$abc$10706$n1107 I2=$abc$10706$n733_1 I3=$abc$10706$n732_1 O=$abc$10706$n757
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$10706$n709_1 I1=$abc$10706$n1298 I2=$abc$10706$n759 I3=$false O=sdramCntl_inst_rfshCntr_x[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[12] I1=$abc$10706$n1108 I2=$abc$10706$n733_1 I3=$abc$10706$n732_1 O=$abc$10706$n759
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$10706$n709_1 I1=$abc$10706$n1299 I2=$abc$10706$n761 I3=$false O=sdramCntl_inst_rfshCntr_x[13]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sdramCntl_inst_rfshCntr_r[13] I1=$abc$10706$n1109 I2=$abc$10706$n733_1 I3=$abc$10706$n732_1 O=$abc$10706$n761
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$10706$n733_1 I1=$abc$10706$n1110 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n733_1 I1=$abc$10706$n1114 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$10706$n733_1 I1=$abc$10706$n1116 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$10706$n733_1 I1=$abc$10706$n1118 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n733_1 I1=$abc$10706$n1120 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n733_1 I1=$abc$10706$n1122 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n733_1 I1=$abc$10706$n1124 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n733_1 I1=$abc$10706$n1126 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$10706$n733_1 I1=$abc$10706$n1128 I2=$false I3=$false O=sdramCntl_inst_refTimer_x[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$10706$n656 I1=$abc$10706$n1135 I2=$false I3=$false O=$abc$10706$n1136
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$10706$n656 I1=debounce_cntr[1] I2=$false I3=$false O=$abc$10706$n1138
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$10706$n656 I1=$abc$10706$n1139 I2=$false I3=$false O=$abc$10706$n1140
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n656 I1=$abc$10706$n1141 I2=$false I3=$false O=$abc$10706$n1142
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n656 I1=$abc$10706$n1143 I2=$false I3=$false O=$abc$10706$n1144
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n656 I1=$abc$10706$n1145 I2=$false I3=$false O=$abc$10706$n1146
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test_inst_rand_gen_shfreg[3] I1=memory_test_inst_rand_gen_shfreg[12] I2=memory_test_inst_rand_gen_shfreg[14] I3=memory_test_inst_rand_gen_shfreg[15] O=$0\SDRAM_TEST_MEMORY_TEST_INST_RAND_GEN_RAND_SHIFT.xor_bit[31:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$10706$n420 I1=sdramCntl_inst_state_r[0] I2=$false I3=$false O=$abc$10706$n1247
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10706$n502 I1=$false I2=$false I3=$false O=memory_test_inst_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sdramCntl_inst_refTimer_r[0] I1=$false I2=$false I3=$false O=$abc$10706$n584
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=initialized I1=$false I2=$false I3=$false O=$abc$10706$n622
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=memory_test_inst_test_state[0] I1=$false I2=$false I3=$false O=$abc$10706$n652
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sdramCntl_inst_refTimer_r[1] I1=$false I2=$false I3=$false O=sdramCntl_inst_refTimer_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[1][12] I1=sdramCntl_inst_activeRow_r[3][12] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$10706$n784
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[0][12] I1=sdramCntl_inst_activeRow_r[2][12] I2=memory_test_inst_address[22] I3=$abc$10706$n784 O=$abc$10706$n785
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[0][10] I1=sdramCntl_inst_activeRow_r[3][10] I2=memory_test_inst_address[23] I3=memory_test_inst_address[22] O=$abc$10706$n786
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$10706$n786 I1=$abc$10706$n486 I2=memory_test_inst_address[19] I3=$false O=$abc$10706$n787
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[1][4] I1=sdramCntl_inst_activeRow_r[3][4] I2=memory_test_inst_address[22] I3=memory_test_inst_address[23] O=$abc$10706$n788
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[0][4] I1=sdramCntl_inst_activeRow_r[2][4] I2=memory_test_inst_address[22] I3=$abc$10706$n788 O=$abc$10706$n789
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=sdramCntl_inst_activeBank_r[0] I2=memory_test_inst_address[23] I3=sdramCntl_inst_activeBank_r[1] O=$abc$10706$n790
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=sdramCntl_inst_activeFlag_r[0] I1=sdramCntl_inst_activeFlag_r[2] I2=memory_test_inst_address[23] I3=$false O=$abc$10706$n791
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=memory_test_inst_address[22] I1=$abc$10706$n791 I2=$abc$10706$n505_1 I3=$abc$10706$n790 O=$abc$10706$n792
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$10706$n534 I1=$abc$10706$n522 I2=sdramCntl_inst_sAddr_r[0] I3=$abc$10706$n527_1 O=$abc$10706$n793
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100110000
.gate SB_LUT4 I0=$abc$10706$n558 I1=$abc$10706$n554 I2=$abc$10706$n527_1 I3=$abc$10706$n793 O=$abc$10706$n794
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$10706$n794 I1=sdramCntl_inst_state_r[1] I2=sdramCntl_inst_state_r[5] I3=memory_test_inst_address[9] O=sdramCntl_inst_sAddr_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=sdramCntl_inst_activeRow_r[0][5] I1=sdramCntl_inst_activeRow_r[3][5] I2=memory_test_inst_address[23] I3=memory_test_inst_address[22] O=$abc$10706$n796
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$10706$n796 I1=$abc$10706$n510 I2=memory_test_inst_address[14] I3=$false O=$abc$10706$n797
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000111
.gate SB_LUT4 I0=$abc$10706$n534 I1=sdramCntl_inst_sAddr_r[6] I2=sdramCntl_inst_state_r[1] I3=$false O=$abc$10706$n798
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$10706$n559 I1=$abc$10706$n577 I2=$abc$10706$n522 I3=$abc$10706$n527_1 O=$abc$10706$n799
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=$abc$10706$n603 I1=$abc$10706$n527_1 I2=sdramCntl_inst_sAddr_r[6] I3=$abc$10706$n799 O=$abc$10706$n800
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$10706$n798 I1=$abc$10706$n800 I2=sdramCntl_inst_state_r[5] I3=memory_test_inst_address[15] O=sdramCntl_inst_sAddr_x[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$10706$n430 I1=$abc$10706$n442 I2=memory_test_inst_test_state[0] I3=$abc$10706$n505 O=$abc$10706$n802
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=memory_test_inst_rand_gen_shfreg[3] I1=sdramCntl_inst_sdramData_r[3] I2=memory_test_inst_rand_gen_shfreg[12] I3=sdramCntl_inst_sdramData_r[12] O=$abc$10706$n806
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=memory_test_inst_rand_gen_shfreg[14] I1=sdramCntl_inst_sdramData_r[14] I2=sdramCntl_inst_sdramData_r[10] I3=memory_test_inst_rand_gen_shfreg[10] O=$abc$10706$n807
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$10706$n806 I1=$abc$10706$n807 I2=$abc$10706$n646_1 I3=$abc$10706$n647_1 O=$abc$10706$n808
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=memory_test_inst_rand_gen_shfreg[4] I1=sdramCntl_inst_sdramData_r[4] I2=memory_test_inst_rand_gen_shfreg[5] I3=sdramCntl_inst_sdramData_r[5] O=$abc$10706$n809
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=memory_test_inst_rand_gen_shfreg[6] I1=sdramCntl_inst_sdramData_r[6] I2=memory_test_inst_rand_gen_shfreg[13] I3=sdramCntl_inst_sdramData_r[13] O=$abc$10706$n810
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$0\memory_test_inst_rd_enable[0:0] I1=$abc$10706$n810 I2=$abc$10706$n809 I3=$abc$10706$n808 O=$abc$10706$n811
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$10706$n648 I1=$abc$10706$n811 I2=$abc$10706$n802 I3=$false O=$abc$10706$n527
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$false I1=$true I2=sdramCntl_inst_rfshCntr_r[0] I3=$false O=$abc$10706$n1096
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[10] I3=$auto$alumacc.cc:474:replace_alu$3575.C[10] O=$abc$10706$n1106
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3575.C[10] CO=$auto$alumacc.cc:474:replace_alu$3575.C[11] I0=$false I1=sdramCntl_inst_rfshCntr_r[10]
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[11] I3=$auto$alumacc.cc:474:replace_alu$3575.C[11] O=$abc$10706$n1107
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3575.C[11] CO=$auto$alumacc.cc:474:replace_alu$3575.C[12] I0=$false I1=sdramCntl_inst_rfshCntr_r[11]
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[12] I3=$auto$alumacc.cc:474:replace_alu$3575.C[12] O=$abc$10706$n1108
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3575.C[12] CO=$auto$alumacc.cc:474:replace_alu$3575.C[13] I0=$false I1=sdramCntl_inst_rfshCntr_r[12]
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[13] I3=$auto$alumacc.cc:474:replace_alu$3575.C[13] O=$abc$10706$n1109
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sdramCntl_inst_rfshCntr_r[0] CO=$auto$alumacc.cc:474:replace_alu$3575.C[2] I0=$false I1=sdramCntl_inst_rfshCntr_r[1]
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[2] I3=$auto$alumacc.cc:474:replace_alu$3575.C[2] O=$abc$10706$n1098
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3575.C[2] CO=$auto$alumacc.cc:474:replace_alu$3575.C[3] I0=$false I1=sdramCntl_inst_rfshCntr_r[2]
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[3] I3=$auto$alumacc.cc:474:replace_alu$3575.C[3] O=$abc$10706$n1099
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3575.C[3] CO=$auto$alumacc.cc:474:replace_alu$3575.C[4] I0=$false I1=sdramCntl_inst_rfshCntr_r[3]
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[4] I3=$auto$alumacc.cc:474:replace_alu$3575.C[4] O=$abc$10706$n1100
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3575.C[4] CO=$auto$alumacc.cc:474:replace_alu$3575.C[5] I0=$false I1=sdramCntl_inst_rfshCntr_r[4]
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[5] I3=$auto$alumacc.cc:474:replace_alu$3575.C[5] O=$abc$10706$n1101
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3575.C[5] CO=$auto$alumacc.cc:474:replace_alu$3575.C[6] I0=$false I1=sdramCntl_inst_rfshCntr_r[5]
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[6] I3=$auto$alumacc.cc:474:replace_alu$3575.C[6] O=$abc$10706$n1102
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3575.C[6] CO=$auto$alumacc.cc:474:replace_alu$3575.C[7] I0=$false I1=sdramCntl_inst_rfshCntr_r[6]
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[7] I3=$auto$alumacc.cc:474:replace_alu$3575.C[7] O=$abc$10706$n1103
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3575.C[7] CO=$auto$alumacc.cc:474:replace_alu$3575.C[8] I0=$false I1=sdramCntl_inst_rfshCntr_r[7]
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[8] I3=$auto$alumacc.cc:474:replace_alu$3575.C[8] O=$abc$10706$n1104
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3575.C[8] CO=$auto$alumacc.cc:474:replace_alu$3575.C[9] I0=$false I1=sdramCntl_inst_rfshCntr_r[8]
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sdramCntl_inst_rfshCntr_r[9] I3=$auto$alumacc.cc:474:replace_alu$3575.C[9] O=$abc$10706$n1105
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3575.C[9] CO=$auto$alumacc.cc:474:replace_alu$3575.C[10] I0=$false I1=sdramCntl_inst_rfshCntr_r[9]
.attr src "iceriver/catboard.v:196|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=memory_test_inst_address[0] I3=$false O=$abc$10706$n653
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[10] I3=$auto$alumacc.cc:474:replace_alu$3578.C[10] O=$abc$10706$n673
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3578.C[10] CO=$auto$alumacc.cc:474:replace_alu$3578.C[11] I0=$false I1=memory_test_inst_address[10]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[11] I3=$auto$alumacc.cc:474:replace_alu$3578.C[11] O=$abc$10706$n675
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3578.C[11] CO=$auto$alumacc.cc:474:replace_alu$3578.C[12] I0=$false I1=memory_test_inst_address[11]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[12] I3=$auto$alumacc.cc:474:replace_alu$3578.C[12] O=$abc$10706$n677
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3578.C[12] CO=$auto$alumacc.cc:474:replace_alu$3578.C[13] I0=$false I1=memory_test_inst_address[12]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[13] I3=$auto$alumacc.cc:474:replace_alu$3578.C[13] O=$abc$10706$n679
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3578.C[13] CO=$auto$alumacc.cc:474:replace_alu$3578.C[14] I0=$false I1=memory_test_inst_address[13]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[14] I3=$auto$alumacc.cc:474:replace_alu$3578.C[14] O=$abc$10706$n681
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3578.C[14] CO=$auto$alumacc.cc:474:replace_alu$3578.C[15] I0=$false I1=memory_test_inst_address[14]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[15] I3=$auto$alumacc.cc:474:replace_alu$3578.C[15] O=$abc$10706$n683
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3578.C[15] CO=$auto$alumacc.cc:474:replace_alu$3578.C[16] I0=$false I1=memory_test_inst_address[15]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[16] I3=$auto$alumacc.cc:474:replace_alu$3578.C[16] O=$abc$10706$n685
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3578.C[16] CO=$auto$alumacc.cc:474:replace_alu$3578.C[17] I0=$false I1=memory_test_inst_address[16]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[17] I3=$auto$alumacc.cc:474:replace_alu$3578.C[17] O=$abc$10706$n687
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3578.C[17] CO=$auto$alumacc.cc:474:replace_alu$3578.C[18] I0=$false I1=memory_test_inst_address[17]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[18] I3=$auto$alumacc.cc:474:replace_alu$3578.C[18] O=$abc$10706$n689
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3578.C[18] CO=$auto$alumacc.cc:474:replace_alu$3578.C[19] I0=$false I1=memory_test_inst_address[18]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[19] I3=$auto$alumacc.cc:474:replace_alu$3578.C[19] O=$abc$10706$n691
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3578.C[19] CO=$auto$alumacc.cc:474:replace_alu$3578.C[20] I0=$false I1=memory_test_inst_address[19]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=memory_test_inst_address[0] CO=$auto$alumacc.cc:474:replace_alu$3578.C[2] I0=$false I1=memory_test_inst_address[1]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[20] I3=$auto$alumacc.cc:474:replace_alu$3578.C[20] O=$abc$10706$n693
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3578.C[20] CO=$auto$alumacc.cc:474:replace_alu$3578.C[21] I0=$false I1=memory_test_inst_address[20]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[21] I3=$auto$alumacc.cc:474:replace_alu$3578.C[21] O=$abc$10706$n695
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3578.C[21] CO=$auto$alumacc.cc:474:replace_alu$3578.C[22] I0=$false I1=memory_test_inst_address[21]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[22] I3=$auto$alumacc.cc:474:replace_alu$3578.C[22] O=$abc$10706$n697
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3578.C[22] CO=$auto$alumacc.cc:474:replace_alu$3578.C[23] I0=$false I1=memory_test_inst_address[22]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[23] I3=$auto$alumacc.cc:474:replace_alu$3578.C[23] O=$abc$10706$n699
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3578.C[23] CO=$auto$alumacc.cc:474:replace_alu$3578.C[24] I0=$false I1=memory_test_inst_address[23]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[24] I3=$auto$alumacc.cc:474:replace_alu$3578.C[24] O=$abc$10706$n701
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3578.C[24] CO=$auto$alumacc.cc:474:replace_alu$3578.C[25] I0=$false I1=memory_test_inst_address[24]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[25] I3=$auto$alumacc.cc:474:replace_alu$3578.C[25] O=$abc$10706$n703
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3578.C[25] CO=$auto$alumacc.cc:474:replace_alu$3578.C[26] I0=$false I1=memory_test_inst_address[25]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[26] I3=$auto$alumacc.cc:474:replace_alu$3578.C[26] O=$abc$10706$n705
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[2] I3=$auto$alumacc.cc:474:replace_alu$3578.C[2] O=$abc$10706$n657
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3578.C[2] CO=$auto$alumacc.cc:474:replace_alu$3578.C[3] I0=$false I1=memory_test_inst_address[2]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[3] I3=$auto$alumacc.cc:474:replace_alu$3578.C[3] O=$abc$10706$n659
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3578.C[3] CO=$auto$alumacc.cc:474:replace_alu$3578.C[4] I0=$false I1=memory_test_inst_address[3]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[4] I3=$auto$alumacc.cc:474:replace_alu$3578.C[4] O=$abc$10706$n661
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3578.C[4] CO=$auto$alumacc.cc:474:replace_alu$3578.C[5] I0=$false I1=memory_test_inst_address[4]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[5] I3=$auto$alumacc.cc:474:replace_alu$3578.C[5] O=$abc$10706$n663
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3578.C[5] CO=$auto$alumacc.cc:474:replace_alu$3578.C[6] I0=$false I1=memory_test_inst_address[5]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[6] I3=$auto$alumacc.cc:474:replace_alu$3578.C[6] O=$abc$10706$n665
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3578.C[6] CO=$auto$alumacc.cc:474:replace_alu$3578.C[7] I0=$false I1=memory_test_inst_address[6]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[7] I3=$auto$alumacc.cc:474:replace_alu$3578.C[7] O=$abc$10706$n667
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3578.C[7] CO=$auto$alumacc.cc:474:replace_alu$3578.C[8] I0=$false I1=memory_test_inst_address[7]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[8] I3=$auto$alumacc.cc:474:replace_alu$3578.C[8] O=$abc$10706$n669
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3578.C[8] CO=$auto$alumacc.cc:474:replace_alu$3578.C[9] I0=$false I1=memory_test_inst_address[8]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test_inst_address[9] I3=$auto$alumacc.cc:474:replace_alu$3578.C[9] O=$abc$10706$n671
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3578.C[9] CO=$auto$alumacc.cc:474:replace_alu$3578.C[10] I0=$false I1=memory_test_inst_address[9]
.attr src "iceriver/catboard.v:480|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debounce_cntr[0] I2=$false I3=$true O=$abc$10706$n1135
.attr src "iceriver/catboard.v:160|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=debounce_cntr[0] CO=$auto$alumacc.cc:474:replace_alu$3581.C[2] I0=debounce_cntr[1] I1=$true
.attr src "iceriver/catboard.v:160|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debounce_cntr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3581.C[2] O=$abc$10706$n1139
.attr src "iceriver/catboard.v:160|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3581.C[2] CO=$auto$alumacc.cc:474:replace_alu$3581.C[3] I0=debounce_cntr[2] I1=$true
.attr src "iceriver/catboard.v:160|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debounce_cntr[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3581.C[3] O=$abc$10706$n1141
.attr src "iceriver/catboard.v:160|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3581.C[3] CO=$auto$alumacc.cc:474:replace_alu$3581.C[4] I0=debounce_cntr[3] I1=$true
.attr src "iceriver/catboard.v:160|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debounce_cntr[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3581.C[4] O=$abc$10706$n1143
.attr src "iceriver/catboard.v:160|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3581.C[4] CO=$auto$alumacc.cc:474:replace_alu$3581.C[5] I0=debounce_cntr[4] I1=$true
.attr src "iceriver/catboard.v:160|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debounce_cntr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3581.C[5] O=$abc$10706$n1145
.attr src "iceriver/catboard.v:160|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rasTimer_r[0] I2=$false I3=$true O=$abc$10706$n1132
.attr src "iceriver/catboard.v:179|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sdramCntl_inst_rasTimer_r[0] CO=$auto$alumacc.cc:474:replace_alu$3584.C[2] I0=sdramCntl_inst_rasTimer_r[1] I1=$true
.attr src "iceriver/catboard.v:179|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rasTimer_r[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3584.C[2] O=$abc$10706$n1134
.attr src "iceriver/catboard.v:179|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[0] I2=$false I3=$true O=$abc$10706$n1110
.attr src "iceriver/catboard.v:191|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sdramCntl_inst_refTimer_r[0] CO=$auto$alumacc.cc:474:replace_alu$3590.C[2] I0=sdramCntl_inst_refTimer_r[1] I1=$true
.attr src "iceriver/catboard.v:191|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3590.C[2] O=$abc$10706$n1114
.attr src "iceriver/catboard.v:191|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3590.C[2] CO=$auto$alumacc.cc:474:replace_alu$3590.C[3] I0=sdramCntl_inst_refTimer_r[2] I1=$true
.attr src "iceriver/catboard.v:191|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3590.C[3] O=$abc$10706$n1116
.attr src "iceriver/catboard.v:191|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3590.C[3] CO=$auto$alumacc.cc:474:replace_alu$3590.C[4] I0=sdramCntl_inst_refTimer_r[3] I1=$true
.attr src "iceriver/catboard.v:191|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3590.C[4] O=$abc$10706$n1118
.attr src "iceriver/catboard.v:191|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3590.C[4] CO=$auto$alumacc.cc:474:replace_alu$3590.C[5] I0=sdramCntl_inst_refTimer_r[4] I1=$true
.attr src "iceriver/catboard.v:191|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3590.C[5] O=$abc$10706$n1120
.attr src "iceriver/catboard.v:191|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3590.C[5] CO=$auto$alumacc.cc:474:replace_alu$3590.C[6] I0=sdramCntl_inst_refTimer_r[5] I1=$true
.attr src "iceriver/catboard.v:191|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3590.C[6] O=$abc$10706$n1122
.attr src "iceriver/catboard.v:191|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3590.C[6] CO=$auto$alumacc.cc:474:replace_alu$3590.C[7] I0=sdramCntl_inst_refTimer_r[6] I1=$true
.attr src "iceriver/catboard.v:191|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3590.C[7] O=$abc$10706$n1124
.attr src "iceriver/catboard.v:191|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3590.C[7] CO=$auto$alumacc.cc:474:replace_alu$3590.C[8] I0=sdramCntl_inst_refTimer_r[7] I1=$true
.attr src "iceriver/catboard.v:191|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3590.C[8] O=$abc$10706$n1126
.attr src "iceriver/catboard.v:191|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3590.C[8] CO=$auto$alumacc.cc:474:replace_alu$3590.C[9] I0=sdramCntl_inst_refTimer_r[8] I1=$true
.attr src "iceriver/catboard.v:191|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_refTimer_r[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3590.C[9] O=$abc$10706$n1128
.attr src "iceriver/catboard.v:191|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[0] I2=$false I3=$true O=$abc$10706$n1023
.attr src "iceriver/catboard.v:208|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3593.C[10] O=$abc$10706$n1045
.attr src "iceriver/catboard.v:208|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sdramCntl_inst_timer_r[0] CO=$auto$alumacc.cc:474:replace_alu$3593.C[2] I0=sdramCntl_inst_timer_r[1] I1=$true
.attr src "iceriver/catboard.v:208|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3593.C[2] O=$abc$10706$n1027
.attr src "iceriver/catboard.v:208|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3593.C[2] CO=$auto$alumacc.cc:474:replace_alu$3593.C[3] I0=sdramCntl_inst_timer_r[2] I1=$true
.attr src "iceriver/catboard.v:208|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3593.C[3] O=$abc$10706$n1030
.attr src "iceriver/catboard.v:208|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3593.C[3] CO=$auto$alumacc.cc:474:replace_alu$3593.C[4] I0=sdramCntl_inst_timer_r[3] I1=$true
.attr src "iceriver/catboard.v:208|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3593.C[4] O=$abc$10706$n1032
.attr src "iceriver/catboard.v:208|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3593.C[4] CO=$auto$alumacc.cc:474:replace_alu$3593.C[5] I0=sdramCntl_inst_timer_r[4] I1=$true
.attr src "iceriver/catboard.v:208|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3593.C[5] O=$abc$10706$n1035
.attr src "iceriver/catboard.v:208|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3593.C[5] CO=$auto$alumacc.cc:474:replace_alu$3593.C[6] I0=sdramCntl_inst_timer_r[5] I1=$true
.attr src "iceriver/catboard.v:208|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3593.C[6] O=$abc$10706$n1037
.attr src "iceriver/catboard.v:208|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3593.C[6] CO=$auto$alumacc.cc:474:replace_alu$3593.C[7] I0=sdramCntl_inst_timer_r[6] I1=$true
.attr src "iceriver/catboard.v:208|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3593.C[7] O=$abc$10706$n1039
.attr src "iceriver/catboard.v:208|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3593.C[7] CO=$auto$alumacc.cc:474:replace_alu$3593.C[8] I0=sdramCntl_inst_timer_r[7] I1=$true
.attr src "iceriver/catboard.v:208|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3593.C[8] O=$abc$10706$n1041
.attr src "iceriver/catboard.v:208|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3593.C[8] CO=$auto$alumacc.cc:474:replace_alu$3593.C[9] I0=sdramCntl_inst_timer_r[8] I1=$true
.attr src "iceriver/catboard.v:208|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_timer_r[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3593.C[9] O=$abc$10706$n1043
.attr src "iceriver/catboard.v:208|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3593.C[9] CO=$auto$alumacc.cc:474:replace_alu$3593.C[10] I0=sdramCntl_inst_timer_r[9] I1=$true
.attr src "iceriver/catboard.v:208|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[0] I2=$false I3=$true O=$abc$10706$n1287
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3596.C[10] O=$abc$10706$n1296
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3596.C[10] CO=$auto$alumacc.cc:474:replace_alu$3596.C[11] I0=sdramCntl_inst_rfshCntr_r[10] I1=$true
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3596.C[11] O=$abc$10706$n1297
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3596.C[11] CO=$auto$alumacc.cc:474:replace_alu$3596.C[12] I0=sdramCntl_inst_rfshCntr_r[11] I1=$true
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3596.C[12] O=$abc$10706$n1298
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3596.C[12] CO=$auto$alumacc.cc:474:replace_alu$3596.C[13] I0=sdramCntl_inst_rfshCntr_r[12] I1=$true
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3596.C[13] O=$abc$10706$n1299
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sdramCntl_inst_rfshCntr_r[0] CO=$auto$alumacc.cc:474:replace_alu$3596.C[2] I0=sdramCntl_inst_rfshCntr_r[1] I1=$true
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3596.C[2] O=$abc$10706$n1288
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3596.C[2] CO=$auto$alumacc.cc:474:replace_alu$3596.C[3] I0=sdramCntl_inst_rfshCntr_r[2] I1=$true
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3596.C[3] O=$abc$10706$n1289
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3596.C[3] CO=$auto$alumacc.cc:474:replace_alu$3596.C[4] I0=sdramCntl_inst_rfshCntr_r[3] I1=$true
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3596.C[4] O=$abc$10706$n1290
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3596.C[4] CO=$auto$alumacc.cc:474:replace_alu$3596.C[5] I0=sdramCntl_inst_rfshCntr_r[4] I1=$true
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3596.C[5] O=$abc$10706$n1291
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3596.C[5] CO=$auto$alumacc.cc:474:replace_alu$3596.C[6] I0=sdramCntl_inst_rfshCntr_r[5] I1=$true
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3596.C[6] O=$abc$10706$n1292
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3596.C[6] CO=$auto$alumacc.cc:474:replace_alu$3596.C[7] I0=sdramCntl_inst_rfshCntr_r[6] I1=$true
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3596.C[7] O=$abc$10706$n1293
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3596.C[7] CO=$auto$alumacc.cc:474:replace_alu$3596.C[8] I0=sdramCntl_inst_rfshCntr_r[7] I1=$true
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3596.C[8] O=$abc$10706$n1294
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3596.C[8] CO=$auto$alumacc.cc:474:replace_alu$3596.C[9] I0=sdramCntl_inst_rfshCntr_r[8] I1=$true
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sdramCntl_inst_rfshCntr_r[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3596.C[9] O=$abc$10706$n1295
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3596.C[9] CO=$auto$alumacc.cc:474:replace_alu$3596.C[10] I0=sdramCntl_inst_rfshCntr_r[9] I1=$true
.attr src "iceriver/catboard.v:228|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[0] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[0]
.attr src "iceriver/catboard.v:378"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[1] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[1]
.attr src "iceriver/catboard.v:378"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[2] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[2]
.attr src "iceriver/catboard.v:378"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[3] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[3]
.attr src "iceriver/catboard.v:378"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[4] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[4]
.attr src "iceriver/catboard.v:378"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[5] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[5]
.attr src "iceriver/catboard.v:378"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[6] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[6]
.attr src "iceriver/catboard.v:378"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[7] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[7]
.attr src "iceriver/catboard.v:378"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[8] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[8]
.attr src "iceriver/catboard.v:378"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[9] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[9]
.attr src "iceriver/catboard.v:378"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[10] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[10]
.attr src "iceriver/catboard.v:378"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[11] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[11]
.attr src "iceriver/catboard.v:378"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[12] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[12]
.attr src "iceriver/catboard.v:378"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[13] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[13]
.attr src "iceriver/catboard.v:378"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[14] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[14]
.attr src "iceriver/catboard.v:378"
.gate $_TBUF_ A=sdramCntl_inst_sData_r[15] E=sdramCntl_inst_sDataDir_r Y=sdramCntl_inst_sd_intf_dq[15]
.attr src "iceriver/catboard.v:378"
.gate SB_DFF C=sdram_clk_i D=$abc$10706$n250 Q=memory_test_inst_test_state[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$abc$10706$n122 Q=memory_test_inst_test_state[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$10706$n744 Q=led_status[0] S=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$10706$n745 Q=led_status[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$10706$n746 Q=led_status[2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$10706$n747 Q=led_status[3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$10706$n737 Q=memory_test_inst_rand_load S=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=sdram_clk_i D=$0\memory_test_inst_rd_enable[0:0] E=$abc$10706$n503 Q=memory_test_inst_rd_enable
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=$0\memory_test_inst_rand_enable[0:0] E=$abc$10706$n502 Q=memory_test_inst_rand_enable
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n707 E=$abc$10706$n505 Q=memory_test_inst_address[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n708 E=$abc$10706$n505 Q=memory_test_inst_address[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n709 E=$abc$10706$n505 Q=memory_test_inst_address[2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n710 E=$abc$10706$n505 Q=memory_test_inst_address[3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n711 E=$abc$10706$n505 Q=memory_test_inst_address[4] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n712 E=$abc$10706$n505 Q=memory_test_inst_address[5] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n713 E=$abc$10706$n505 Q=memory_test_inst_address[6] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n714 E=$abc$10706$n505 Q=memory_test_inst_address[7] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n715 E=$abc$10706$n505 Q=memory_test_inst_address[8] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n716 E=$abc$10706$n505 Q=memory_test_inst_address[9] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n717 E=$abc$10706$n505 Q=memory_test_inst_address[10] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n718 E=$abc$10706$n505 Q=memory_test_inst_address[11] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n719 E=$abc$10706$n505 Q=memory_test_inst_address[12] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n720 E=$abc$10706$n505 Q=memory_test_inst_address[13] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n721 E=$abc$10706$n505 Q=memory_test_inst_address[14] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n722 E=$abc$10706$n505 Q=memory_test_inst_address[15] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n723 E=$abc$10706$n505 Q=memory_test_inst_address[16] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n724 E=$abc$10706$n505 Q=memory_test_inst_address[17] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n725 E=$abc$10706$n505 Q=memory_test_inst_address[18] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n726 E=$abc$10706$n505 Q=memory_test_inst_address[19] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n727 E=$abc$10706$n505 Q=memory_test_inst_address[20] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n728 E=$abc$10706$n505 Q=memory_test_inst_address[21] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n729 E=$abc$10706$n505 Q=memory_test_inst_address[22] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n730 E=$abc$10706$n505 Q=memory_test_inst_address[23] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n731 E=$abc$10706$n505 Q=memory_test_inst_address[24] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n732 E=$abc$10706$n505 Q=memory_test_inst_address[25] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n733 E=$abc$10706$n505 Q=memory_test_inst_address[26] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=$0\memory_test_inst_rd_enable[0:0] E=$abc$10706$n514 Q=memory_test_inst_wr_enable
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n652 E=$abc$10706$n527 Q=memory_test_inst_error R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:460|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$0\SDRAM_TEST_MEMORY_TEST_INST_RAND_GEN_RAND_SHIFT.xor_bit[31:0] E=$abc$10706$n530 Q=memory_test_inst_rand_gen_shfreg[0] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:441|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[0] E=$abc$10706$n530 Q=memory_test_inst_rand_gen_shfreg[1] S=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:441|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[1] E=$abc$10706$n530 Q=memory_test_inst_rand_gen_shfreg[2] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:441|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[2] E=$abc$10706$n530 Q=memory_test_inst_rand_gen_shfreg[3] S=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:441|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[3] E=$abc$10706$n530 Q=memory_test_inst_rand_gen_shfreg[4] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:441|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[4] E=$abc$10706$n530 Q=memory_test_inst_rand_gen_shfreg[5] S=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:441|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[5] E=$abc$10706$n530 Q=memory_test_inst_rand_gen_shfreg[6] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:441|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[6] E=$abc$10706$n530 Q=memory_test_inst_rand_gen_shfreg[7] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:441|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[7] E=$abc$10706$n530 Q=memory_test_inst_rand_gen_shfreg[8] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:441|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[8] E=$abc$10706$n530 Q=memory_test_inst_rand_gen_shfreg[9] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:441|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[9] E=$abc$10706$n530 Q=memory_test_inst_rand_gen_shfreg[10] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:441|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[10] E=$abc$10706$n530 Q=memory_test_inst_rand_gen_shfreg[11] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:441|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[11] E=$abc$10706$n530 Q=memory_test_inst_rand_gen_shfreg[12] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:441|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[12] E=$abc$10706$n530 Q=memory_test_inst_rand_gen_shfreg[13] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:441|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[13] E=$abc$10706$n530 Q=memory_test_inst_rand_gen_shfreg[14] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:441|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[14] E=$abc$10706$n530 Q=memory_test_inst_rand_gen_shfreg[15] R=memory_test_inst_rand_load
.attr src "iceriver/catboard.v:441|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=sdram_clk_i D=$abc$10706$n622 Q=initialized S=initialized
.attr src "iceriver/catboard.v:167|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=pb_i Q=pb_prev
.attr src "iceriver/catboard.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=sdram_clk_i D=pb_i E=$abc$10706$n535 Q=pb_debounced
.attr src "iceriver/catboard.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=sdram_clk_i D=$abc$10706$n1136 Q=debounce_cntr[0] R=$abc$10706$n531
.attr src "iceriver/catboard.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=sdram_clk_i D=$abc$10706$n1138 E=$abc$10706$n538 Q=debounce_cntr[1] R=$abc$10706$n531
.attr src "iceriver/catboard.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=sdram_clk_i D=$abc$10706$n1140 Q=debounce_cntr[2] R=$abc$10706$n531
.attr src "iceriver/catboard.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$10706$n1142 Q=debounce_cntr[3] R=$abc$10706$n531
.attr src "iceriver/catboard.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$10706$n1144 Q=debounce_cntr[4] S=$abc$10706$n531
.attr src "iceriver/catboard.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$10706$n1146 Q=debounce_cntr[5] S=$abc$10706$n531
.attr src "iceriver/catboard.v:150|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFS C=sdram_clk_i D=$abc$10706$n1247 Q=sdramCntl_inst_state_r[0] S=memory_test_inst_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFR C=sdram_clk_i D=$abc$10706$n296 Q=sdramCntl_inst_state_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$10706$n301 Q=sdramCntl_inst_state_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$10706$n307 Q=sdramCntl_inst_state_r[3] R=memory_test_inst_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$10706$n310 Q=sdramCntl_inst_state_r[4] R=memory_test_inst_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$10706$n323 Q=sdramCntl_inst_state_r[5] R=memory_test_inst_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$10706$n328 Q=sdramCntl_inst_state_r[6] R=memory_test_inst_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFS C=sdram_clk_i D=sdramCntl_inst_cmd_x[0] Q=sdramCntl_inst_sd_intf_we S=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFS C=sdram_clk_i D=sdramCntl_inst_cmd_x[1] Q=sdramCntl_inst_sd_intf_cas S=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFS C=sdram_clk_i D=sdramCntl_inst_cmd_x[2] Q=sdramCntl_inst_sd_intf_ras S=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[0] E=$abc$10706$n540 Q=sdramCntl_inst_sAddr_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[1] E=$abc$10706$n540 Q=sdramCntl_inst_sAddr_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[2] E=$abc$10706$n540 Q=sdramCntl_inst_sAddr_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[3] E=$abc$10706$n540 Q=sdramCntl_inst_sAddr_r[3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[4] E=$abc$10706$n540 Q=sdramCntl_inst_sAddr_r[4] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[5] E=$abc$10706$n540 Q=sdramCntl_inst_sAddr_r[5] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[6] E=$abc$10706$n540 Q=sdramCntl_inst_sAddr_r[6] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[7] E=$abc$10706$n540 Q=sdramCntl_inst_sAddr_r[7] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[8] E=$abc$10706$n540 Q=sdramCntl_inst_sAddr_r[8] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[9] E=$abc$10706$n540 Q=sdramCntl_inst_sAddr_r[9] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[10] E=$abc$10706$n540 Q=sdramCntl_inst_sAddr_r[10] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[11] E=$abc$10706$n540 Q=sdramCntl_inst_sAddr_r[11] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sAddr_x[12] E=$abc$10706$n540 Q=sdramCntl_inst_sAddr_r[12] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sDataDir_x E=$abc$10706$n581 Q=sdramCntl_inst_sDataDir_r R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_rdPipeline_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rdPipeline_r[2] Q=sdramCntl_inst_rdPipeline_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rdPipeline_r[3] Q=sdramCntl_inst_rdPipeline_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rdPipeline_r[4] Q=sdramCntl_inst_rdPipeline_r[3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rdPipeline_x[4] Q=sdramCntl_inst_rdPipeline_r[4] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_address[22] Q=sdramCntl_inst_ba_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_address[23] Q=sdramCntl_inst_ba_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[0] Q=sdramCntl_inst_rfshCntr_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[1] Q=sdramCntl_inst_rfshCntr_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[2] Q=sdramCntl_inst_rfshCntr_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[3] Q=sdramCntl_inst_rfshCntr_r[3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[4] Q=sdramCntl_inst_rfshCntr_r[4] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[5] Q=sdramCntl_inst_rfshCntr_r[5] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[6] Q=sdramCntl_inst_rfshCntr_r[6] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[7] Q=sdramCntl_inst_rfshCntr_r[7] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[8] Q=sdramCntl_inst_rfshCntr_r[8] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[9] Q=sdramCntl_inst_rfshCntr_r[9] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[10] Q=sdramCntl_inst_rfshCntr_r[10] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[11] Q=sdramCntl_inst_rfshCntr_r[11] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[12] Q=sdramCntl_inst_rfshCntr_r[12] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rfshCntr_x[13] Q=sdramCntl_inst_rfshCntr_r[13] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_refTimer_x[0] Q=sdramCntl_inst_refTimer_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFES C=sdram_clk_i D=sdramCntl_inst_refTimer_x[1] E=$abc$10706$n584 Q=sdramCntl_inst_refTimer_r[1] S=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:28"
.gate SB_DFFS C=sdram_clk_i D=sdramCntl_inst_refTimer_x[2] Q=sdramCntl_inst_refTimer_r[2] S=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFS C=sdram_clk_i D=sdramCntl_inst_refTimer_x[3] Q=sdramCntl_inst_refTimer_r[3] S=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_refTimer_x[4] Q=sdramCntl_inst_refTimer_r[4] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_refTimer_x[5] Q=sdramCntl_inst_refTimer_r[5] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_refTimer_x[6] Q=sdramCntl_inst_refTimer_r[6] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_refTimer_x[7] Q=sdramCntl_inst_refTimer_r[7] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFS C=sdram_clk_i D=sdramCntl_inst_refTimer_x[8] Q=sdramCntl_inst_refTimer_r[8] S=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFS C=sdram_clk_i D=sdramCntl_inst_refTimer_x[9] Q=sdramCntl_inst_refTimer_r[9] S=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[0] Q=sdramCntl_inst_sData_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[1] Q=sdramCntl_inst_sData_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[2] Q=sdramCntl_inst_sData_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[3] Q=sdramCntl_inst_sData_r[3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[4] Q=sdramCntl_inst_sData_r[4] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[5] Q=sdramCntl_inst_sData_r[5] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[6] Q=sdramCntl_inst_sData_r[6] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[7] Q=sdramCntl_inst_sData_r[7] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[8] Q=sdramCntl_inst_sData_r[8] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[9] Q=sdramCntl_inst_sData_r[9] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[10] Q=sdramCntl_inst_sData_r[10] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[11] Q=sdramCntl_inst_sData_r[11] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[12] Q=sdramCntl_inst_sData_r[12] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[13] Q=sdramCntl_inst_sData_r[13] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[14] Q=sdramCntl_inst_sData_r[14] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test_inst_rand_gen_shfreg[15] Q=sdramCntl_inst_sData_r[15] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[22] E=$abc$10706$n585 Q=sdramCntl_inst_activeBank_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[23] E=$abc$10706$n585 Q=sdramCntl_inst_activeBank_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_wrPipeline_x Q=sdramCntl_inst_wrPipeline_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[0] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[1] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[2] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[3] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[4] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[4] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[5] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[5] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[6] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[6] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[7] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[7] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[8] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[8] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[9] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[9] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[10] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[10] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[11] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[11] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[12] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[12] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[13] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[13] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[14] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[14] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_sd_intf_dq[15] E=sdramCntl_inst_rdPipeline_r[1] Q=sdramCntl_inst_sdramData_r[15] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_wrTimer_x[0] Q=sdramCntl_inst_wrTimer_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_wrTimer_x[1] Q=sdramCntl_inst_wrTimer_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[0] E=$abc$10706$n588 Q=sdramCntl_inst_timer_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[1] E=$abc$10706$n589 Q=sdramCntl_inst_timer_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[2] E=$abc$10706$n588 Q=sdramCntl_inst_timer_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[3] E=$abc$10706$n588 Q=sdramCntl_inst_timer_r[3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[4] E=$abc$10706$n588 Q=sdramCntl_inst_timer_r[4] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[5] E=$abc$10706$n588 Q=sdramCntl_inst_timer_r[5] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[6] E=$abc$10706$n588 Q=sdramCntl_inst_timer_r[6] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[7] E=$abc$10706$n588 Q=sdramCntl_inst_timer_r[7] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[8] E=$abc$10706$n588 Q=sdramCntl_inst_timer_r[8] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[9] E=$abc$10706$n588 Q=sdramCntl_inst_timer_r[9] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_timer_x[10] E=$abc$10706$n588 Q=sdramCntl_inst_timer_r[10] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rasTimer_x[0] Q=sdramCntl_inst_rasTimer_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rasTimer_x[1] Q=sdramCntl_inst_rasTimer_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=sdramCntl_inst_rasTimer_x[2] Q=sdramCntl_inst_rasTimer_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[9] E=$abc$10706$n594 Q=sdramCntl_inst_activeRow_r[0][0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[10] E=$abc$10706$n594 Q=sdramCntl_inst_activeRow_r[0][1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[11] E=$abc$10706$n594 Q=sdramCntl_inst_activeRow_r[0][2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[12] E=$abc$10706$n594 Q=sdramCntl_inst_activeRow_r[0][3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[13] E=$abc$10706$n594 Q=sdramCntl_inst_activeRow_r[0][4] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[14] E=$abc$10706$n594 Q=sdramCntl_inst_activeRow_r[0][5] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[15] E=$abc$10706$n594 Q=sdramCntl_inst_activeRow_r[0][6] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[16] E=$abc$10706$n594 Q=sdramCntl_inst_activeRow_r[0][7] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[17] E=$abc$10706$n594 Q=sdramCntl_inst_activeRow_r[0][8] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[18] E=$abc$10706$n594 Q=sdramCntl_inst_activeRow_r[0][9] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[19] E=$abc$10706$n594 Q=sdramCntl_inst_activeRow_r[0][10] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[20] E=$abc$10706$n594 Q=sdramCntl_inst_activeRow_r[0][11] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[21] E=$abc$10706$n594 Q=sdramCntl_inst_activeRow_r[0][12] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[9] E=$abc$10706$n598 Q=sdramCntl_inst_activeRow_r[1][0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[10] E=$abc$10706$n598 Q=sdramCntl_inst_activeRow_r[1][1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[11] E=$abc$10706$n598 Q=sdramCntl_inst_activeRow_r[1][2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[12] E=$abc$10706$n598 Q=sdramCntl_inst_activeRow_r[1][3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[13] E=$abc$10706$n598 Q=sdramCntl_inst_activeRow_r[1][4] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[14] E=$abc$10706$n598 Q=sdramCntl_inst_activeRow_r[1][5] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[15] E=$abc$10706$n598 Q=sdramCntl_inst_activeRow_r[1][6] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[16] E=$abc$10706$n598 Q=sdramCntl_inst_activeRow_r[1][7] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[17] E=$abc$10706$n598 Q=sdramCntl_inst_activeRow_r[1][8] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[18] E=$abc$10706$n598 Q=sdramCntl_inst_activeRow_r[1][9] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[19] E=$abc$10706$n598 Q=sdramCntl_inst_activeRow_r[1][10] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[20] E=$abc$10706$n598 Q=sdramCntl_inst_activeRow_r[1][11] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[21] E=$abc$10706$n598 Q=sdramCntl_inst_activeRow_r[1][12] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[9] E=$abc$10706$n602 Q=sdramCntl_inst_activeRow_r[2][0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[10] E=$abc$10706$n602 Q=sdramCntl_inst_activeRow_r[2][1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[11] E=$abc$10706$n602 Q=sdramCntl_inst_activeRow_r[2][2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[12] E=$abc$10706$n602 Q=sdramCntl_inst_activeRow_r[2][3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[13] E=$abc$10706$n602 Q=sdramCntl_inst_activeRow_r[2][4] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[14] E=$abc$10706$n602 Q=sdramCntl_inst_activeRow_r[2][5] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[15] E=$abc$10706$n602 Q=sdramCntl_inst_activeRow_r[2][6] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[16] E=$abc$10706$n602 Q=sdramCntl_inst_activeRow_r[2][7] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[17] E=$abc$10706$n602 Q=sdramCntl_inst_activeRow_r[2][8] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[18] E=$abc$10706$n602 Q=sdramCntl_inst_activeRow_r[2][9] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[19] E=$abc$10706$n602 Q=sdramCntl_inst_activeRow_r[2][10] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[20] E=$abc$10706$n602 Q=sdramCntl_inst_activeRow_r[2][11] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[21] E=$abc$10706$n602 Q=sdramCntl_inst_activeRow_r[2][12] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[9] E=$abc$10706$n2 Q=sdramCntl_inst_activeRow_r[3][0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[10] E=$abc$10706$n2 Q=sdramCntl_inst_activeRow_r[3][1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[11] E=$abc$10706$n2 Q=sdramCntl_inst_activeRow_r[3][2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[12] E=$abc$10706$n2 Q=sdramCntl_inst_activeRow_r[3][3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[13] E=$abc$10706$n2 Q=sdramCntl_inst_activeRow_r[3][4] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[14] E=$abc$10706$n2 Q=sdramCntl_inst_activeRow_r[3][5] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[15] E=$abc$10706$n2 Q=sdramCntl_inst_activeRow_r[3][6] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[16] E=$abc$10706$n2 Q=sdramCntl_inst_activeRow_r[3][7] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[17] E=$abc$10706$n2 Q=sdramCntl_inst_activeRow_r[3][8] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[18] E=$abc$10706$n2 Q=sdramCntl_inst_activeRow_r[3][9] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[19] E=$abc$10706$n2 Q=sdramCntl_inst_activeRow_r[3][10] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[20] E=$abc$10706$n2 Q=sdramCntl_inst_activeRow_r[3][11] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=memory_test_inst_address[21] E=$abc$10706$n2 Q=sdramCntl_inst_activeRow_r[3][12] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_activeFlag_x[0] E=$abc$10706$n12 Q=sdramCntl_inst_activeFlag_r[0] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_activeFlag_x[1] E=$abc$10706$n12 Q=sdramCntl_inst_activeFlag_r[1] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_activeFlag_x[2] E=$abc$10706$n12 Q=sdramCntl_inst_activeFlag_r[2] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=sdramCntl_inst_activeFlag_x[3] E=$abc$10706$n12 Q=sdramCntl_inst_activeFlag_r[3] R=memory_test_inst_host_intf_rst_i
.attr src "iceriver/catboard.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.names sdram_clk_i clk
1 1
.names memory_test_inst_rand_gen_shfreg[0] memory_test_inst_rand_val[0]
1 1
.names memory_test_inst_rand_gen_shfreg[1] memory_test_inst_rand_val[1]
1 1
.names memory_test_inst_rand_gen_shfreg[2] memory_test_inst_rand_val[2]
1 1
.names memory_test_inst_rand_gen_shfreg[3] memory_test_inst_rand_val[3]
1 1
.names memory_test_inst_rand_gen_shfreg[4] memory_test_inst_rand_val[4]
1 1
.names memory_test_inst_rand_gen_shfreg[5] memory_test_inst_rand_val[5]
1 1
.names memory_test_inst_rand_gen_shfreg[6] memory_test_inst_rand_val[6]
1 1
.names memory_test_inst_rand_gen_shfreg[7] memory_test_inst_rand_val[7]
1 1
.names memory_test_inst_rand_gen_shfreg[8] memory_test_inst_rand_val[8]
1 1
.names memory_test_inst_rand_gen_shfreg[9] memory_test_inst_rand_val[9]
1 1
.names memory_test_inst_rand_gen_shfreg[10] memory_test_inst_rand_val[10]
1 1
.names memory_test_inst_rand_gen_shfreg[11] memory_test_inst_rand_val[11]
1 1
.names memory_test_inst_rand_gen_shfreg[12] memory_test_inst_rand_val[12]
1 1
.names memory_test_inst_rand_gen_shfreg[13] memory_test_inst_rand_val[13]
1 1
.names memory_test_inst_rand_gen_shfreg[14] memory_test_inst_rand_val[14]
1 1
.names memory_test_inst_rand_gen_shfreg[15] memory_test_inst_rand_val[15]
1 1
.names $undef memory_test_inst_test_state[2]
1 1
.names memory_test_inst_host_intf_rst_i reset
1 1
.names memory_test_inst_address[22] sdramCntl_inst_activeBank_x[0]
1 1
.names memory_test_inst_address[23] sdramCntl_inst_activeBank_x[1]
1 1
.names memory_test_inst_address[9] sdramCntl_inst_activeRow_x[0][0]
1 1
.names memory_test_inst_address[10] sdramCntl_inst_activeRow_x[0][1]
1 1
.names memory_test_inst_address[11] sdramCntl_inst_activeRow_x[0][2]
1 1
.names memory_test_inst_address[12] sdramCntl_inst_activeRow_x[0][3]
1 1
.names memory_test_inst_address[13] sdramCntl_inst_activeRow_x[0][4]
1 1
.names memory_test_inst_address[14] sdramCntl_inst_activeRow_x[0][5]
1 1
.names memory_test_inst_address[15] sdramCntl_inst_activeRow_x[0][6]
1 1
.names memory_test_inst_address[16] sdramCntl_inst_activeRow_x[0][7]
1 1
.names memory_test_inst_address[17] sdramCntl_inst_activeRow_x[0][8]
1 1
.names memory_test_inst_address[18] sdramCntl_inst_activeRow_x[0][9]
1 1
.names memory_test_inst_address[19] sdramCntl_inst_activeRow_x[0][10]
1 1
.names memory_test_inst_address[20] sdramCntl_inst_activeRow_x[0][11]
1 1
.names memory_test_inst_address[21] sdramCntl_inst_activeRow_x[0][12]
1 1
.names memory_test_inst_address[9] sdramCntl_inst_activeRow_x[1][0]
1 1
.names memory_test_inst_address[10] sdramCntl_inst_activeRow_x[1][1]
1 1
.names memory_test_inst_address[11] sdramCntl_inst_activeRow_x[1][2]
1 1
.names memory_test_inst_address[12] sdramCntl_inst_activeRow_x[1][3]
1 1
.names memory_test_inst_address[13] sdramCntl_inst_activeRow_x[1][4]
1 1
.names memory_test_inst_address[14] sdramCntl_inst_activeRow_x[1][5]
1 1
.names memory_test_inst_address[15] sdramCntl_inst_activeRow_x[1][6]
1 1
.names memory_test_inst_address[16] sdramCntl_inst_activeRow_x[1][7]
1 1
.names memory_test_inst_address[17] sdramCntl_inst_activeRow_x[1][8]
1 1
.names memory_test_inst_address[18] sdramCntl_inst_activeRow_x[1][9]
1 1
.names memory_test_inst_address[19] sdramCntl_inst_activeRow_x[1][10]
1 1
.names memory_test_inst_address[20] sdramCntl_inst_activeRow_x[1][11]
1 1
.names memory_test_inst_address[21] sdramCntl_inst_activeRow_x[1][12]
1 1
.names memory_test_inst_address[9] sdramCntl_inst_activeRow_x[2][0]
1 1
.names memory_test_inst_address[10] sdramCntl_inst_activeRow_x[2][1]
1 1
.names memory_test_inst_address[11] sdramCntl_inst_activeRow_x[2][2]
1 1
.names memory_test_inst_address[12] sdramCntl_inst_activeRow_x[2][3]
1 1
.names memory_test_inst_address[13] sdramCntl_inst_activeRow_x[2][4]
1 1
.names memory_test_inst_address[14] sdramCntl_inst_activeRow_x[2][5]
1 1
.names memory_test_inst_address[15] sdramCntl_inst_activeRow_x[2][6]
1 1
.names memory_test_inst_address[16] sdramCntl_inst_activeRow_x[2][7]
1 1
.names memory_test_inst_address[17] sdramCntl_inst_activeRow_x[2][8]
1 1
.names memory_test_inst_address[18] sdramCntl_inst_activeRow_x[2][9]
1 1
.names memory_test_inst_address[19] sdramCntl_inst_activeRow_x[2][10]
1 1
.names memory_test_inst_address[20] sdramCntl_inst_activeRow_x[2][11]
1 1
.names memory_test_inst_address[21] sdramCntl_inst_activeRow_x[2][12]
1 1
.names memory_test_inst_address[9] sdramCntl_inst_activeRow_x[3][0]
1 1
.names memory_test_inst_address[10] sdramCntl_inst_activeRow_x[3][1]
1 1
.names memory_test_inst_address[11] sdramCntl_inst_activeRow_x[3][2]
1 1
.names memory_test_inst_address[12] sdramCntl_inst_activeRow_x[3][3]
1 1
.names memory_test_inst_address[13] sdramCntl_inst_activeRow_x[3][4]
1 1
.names memory_test_inst_address[14] sdramCntl_inst_activeRow_x[3][5]
1 1
.names memory_test_inst_address[15] sdramCntl_inst_activeRow_x[3][6]
1 1
.names memory_test_inst_address[16] sdramCntl_inst_activeRow_x[3][7]
1 1
.names memory_test_inst_address[17] sdramCntl_inst_activeRow_x[3][8]
1 1
.names memory_test_inst_address[18] sdramCntl_inst_activeRow_x[3][9]
1 1
.names memory_test_inst_address[19] sdramCntl_inst_activeRow_x[3][10]
1 1
.names memory_test_inst_address[20] sdramCntl_inst_activeRow_x[3][11]
1 1
.names memory_test_inst_address[21] sdramCntl_inst_activeRow_x[3][12]
1 1
.names memory_test_inst_address[22] sdramCntl_inst_ba_x[0]
1 1
.names memory_test_inst_address[23] sdramCntl_inst_ba_x[1]
1 1
.names memory_test_inst_address[22] sdramCntl_inst_bank_s[0]
1 1
.names memory_test_inst_address[23] sdramCntl_inst_bank_s[1]
1 1
.names sdramCntl_inst_sd_intf_we sdramCntl_inst_cmd_r[0]
1 1
.names sdramCntl_inst_sd_intf_cas sdramCntl_inst_cmd_r[1]
1 1
.names sdramCntl_inst_sd_intf_ras sdramCntl_inst_cmd_r[2]
1 1
.names memory_test_inst_address[0] sdramCntl_inst_col_s[0]
1 1
.names memory_test_inst_address[1] sdramCntl_inst_col_s[1]
1 1
.names memory_test_inst_address[2] sdramCntl_inst_col_s[2]
1 1
.names memory_test_inst_address[3] sdramCntl_inst_col_s[3]
1 1
.names memory_test_inst_address[4] sdramCntl_inst_col_s[4]
1 1
.names memory_test_inst_address[5] sdramCntl_inst_col_s[5]
1 1
.names memory_test_inst_address[6] sdramCntl_inst_col_s[6]
1 1
.names memory_test_inst_address[7] sdramCntl_inst_col_s[7]
1 1
.names memory_test_inst_address[8] sdramCntl_inst_col_s[8]
1 1
.names memory_test_inst_address[0] sdramCntl_inst_host_intf_addr_i[0]
1 1
.names memory_test_inst_address[1] sdramCntl_inst_host_intf_addr_i[1]
1 1
.names memory_test_inst_address[2] sdramCntl_inst_host_intf_addr_i[2]
1 1
.names memory_test_inst_address[3] sdramCntl_inst_host_intf_addr_i[3]
1 1
.names memory_test_inst_address[4] sdramCntl_inst_host_intf_addr_i[4]
1 1
.names memory_test_inst_address[5] sdramCntl_inst_host_intf_addr_i[5]
1 1
.names memory_test_inst_address[6] sdramCntl_inst_host_intf_addr_i[6]
1 1
.names memory_test_inst_address[7] sdramCntl_inst_host_intf_addr_i[7]
1 1
.names memory_test_inst_address[8] sdramCntl_inst_host_intf_addr_i[8]
1 1
.names memory_test_inst_address[9] sdramCntl_inst_host_intf_addr_i[9]
1 1
.names memory_test_inst_address[10] sdramCntl_inst_host_intf_addr_i[10]
1 1
.names memory_test_inst_address[11] sdramCntl_inst_host_intf_addr_i[11]
1 1
.names memory_test_inst_address[12] sdramCntl_inst_host_intf_addr_i[12]
1 1
.names memory_test_inst_address[13] sdramCntl_inst_host_intf_addr_i[13]
1 1
.names memory_test_inst_address[14] sdramCntl_inst_host_intf_addr_i[14]
1 1
.names memory_test_inst_address[15] sdramCntl_inst_host_intf_addr_i[15]
1 1
.names memory_test_inst_address[16] sdramCntl_inst_host_intf_addr_i[16]
1 1
.names memory_test_inst_address[17] sdramCntl_inst_host_intf_addr_i[17]
1 1
.names memory_test_inst_address[18] sdramCntl_inst_host_intf_addr_i[18]
1 1
.names memory_test_inst_address[19] sdramCntl_inst_host_intf_addr_i[19]
1 1
.names memory_test_inst_address[20] sdramCntl_inst_host_intf_addr_i[20]
1 1
.names memory_test_inst_address[21] sdramCntl_inst_host_intf_addr_i[21]
1 1
.names memory_test_inst_address[22] sdramCntl_inst_host_intf_addr_i[22]
1 1
.names memory_test_inst_address[23] sdramCntl_inst_host_intf_addr_i[23]
1 1
.names memory_test_inst_rand_gen_shfreg[0] sdramCntl_inst_host_intf_data_i[0]
1 1
.names memory_test_inst_rand_gen_shfreg[1] sdramCntl_inst_host_intf_data_i[1]
1 1
.names memory_test_inst_rand_gen_shfreg[2] sdramCntl_inst_host_intf_data_i[2]
1 1
.names memory_test_inst_rand_gen_shfreg[3] sdramCntl_inst_host_intf_data_i[3]
1 1
.names memory_test_inst_rand_gen_shfreg[4] sdramCntl_inst_host_intf_data_i[4]
1 1
.names memory_test_inst_rand_gen_shfreg[5] sdramCntl_inst_host_intf_data_i[5]
1 1
.names memory_test_inst_rand_gen_shfreg[6] sdramCntl_inst_host_intf_data_i[6]
1 1
.names memory_test_inst_rand_gen_shfreg[7] sdramCntl_inst_host_intf_data_i[7]
1 1
.names memory_test_inst_rand_gen_shfreg[8] sdramCntl_inst_host_intf_data_i[8]
1 1
.names memory_test_inst_rand_gen_shfreg[9] sdramCntl_inst_host_intf_data_i[9]
1 1
.names memory_test_inst_rand_gen_shfreg[10] sdramCntl_inst_host_intf_data_i[10]
1 1
.names memory_test_inst_rand_gen_shfreg[11] sdramCntl_inst_host_intf_data_i[11]
1 1
.names memory_test_inst_rand_gen_shfreg[12] sdramCntl_inst_host_intf_data_i[12]
1 1
.names memory_test_inst_rand_gen_shfreg[13] sdramCntl_inst_host_intf_data_i[13]
1 1
.names memory_test_inst_rand_gen_shfreg[14] sdramCntl_inst_host_intf_data_i[14]
1 1
.names memory_test_inst_rand_gen_shfreg[15] sdramCntl_inst_host_intf_data_i[15]
1 1
.names sdramCntl_inst_sdramData_r[0] sdramCntl_inst_host_intf_data_o[0]
1 1
.names sdramCntl_inst_sdramData_r[1] sdramCntl_inst_host_intf_data_o[1]
1 1
.names sdramCntl_inst_sdramData_r[2] sdramCntl_inst_host_intf_data_o[2]
1 1
.names sdramCntl_inst_sdramData_r[3] sdramCntl_inst_host_intf_data_o[3]
1 1
.names sdramCntl_inst_sdramData_r[4] sdramCntl_inst_host_intf_data_o[4]
1 1
.names sdramCntl_inst_sdramData_r[5] sdramCntl_inst_host_intf_data_o[5]
1 1
.names sdramCntl_inst_sdramData_r[6] sdramCntl_inst_host_intf_data_o[6]
1 1
.names sdramCntl_inst_sdramData_r[7] sdramCntl_inst_host_intf_data_o[7]
1 1
.names sdramCntl_inst_sdramData_r[8] sdramCntl_inst_host_intf_data_o[8]
1 1
.names sdramCntl_inst_sdramData_r[9] sdramCntl_inst_host_intf_data_o[9]
1 1
.names sdramCntl_inst_sdramData_r[10] sdramCntl_inst_host_intf_data_o[10]
1 1
.names sdramCntl_inst_sdramData_r[11] sdramCntl_inst_host_intf_data_o[11]
1 1
.names sdramCntl_inst_sdramData_r[12] sdramCntl_inst_host_intf_data_o[12]
1 1
.names sdramCntl_inst_sdramData_r[13] sdramCntl_inst_host_intf_data_o[13]
1 1
.names sdramCntl_inst_sdramData_r[14] sdramCntl_inst_host_intf_data_o[14]
1 1
.names sdramCntl_inst_sdramData_r[15] sdramCntl_inst_host_intf_data_o[15]
1 1
.names sdramCntl_inst_rdPipeline_r[1] sdramCntl_inst_rdPipeline_x[0]
1 1
.names sdramCntl_inst_rdPipeline_r[2] sdramCntl_inst_rdPipeline_x[1]
1 1
.names sdramCntl_inst_rdPipeline_r[3] sdramCntl_inst_rdPipeline_x[2]
1 1
.names sdramCntl_inst_rdPipeline_r[4] sdramCntl_inst_rdPipeline_x[3]
1 1
.names memory_test_inst_address[9] sdramCntl_inst_row_s[0]
1 1
.names memory_test_inst_address[10] sdramCntl_inst_row_s[1]
1 1
.names memory_test_inst_address[11] sdramCntl_inst_row_s[2]
1 1
.names memory_test_inst_address[12] sdramCntl_inst_row_s[3]
1 1
.names memory_test_inst_address[13] sdramCntl_inst_row_s[4]
1 1
.names memory_test_inst_address[14] sdramCntl_inst_row_s[5]
1 1
.names memory_test_inst_address[15] sdramCntl_inst_row_s[6]
1 1
.names memory_test_inst_address[16] sdramCntl_inst_row_s[7]
1 1
.names memory_test_inst_address[17] sdramCntl_inst_row_s[8]
1 1
.names memory_test_inst_address[18] sdramCntl_inst_row_s[9]
1 1
.names memory_test_inst_address[19] sdramCntl_inst_row_s[10]
1 1
.names memory_test_inst_address[20] sdramCntl_inst_row_s[11]
1 1
.names memory_test_inst_address[21] sdramCntl_inst_row_s[12]
1 1
.names memory_test_inst_rand_gen_shfreg[0] sdramCntl_inst_sData_x[0]
1 1
.names memory_test_inst_rand_gen_shfreg[1] sdramCntl_inst_sData_x[1]
1 1
.names memory_test_inst_rand_gen_shfreg[2] sdramCntl_inst_sData_x[2]
1 1
.names memory_test_inst_rand_gen_shfreg[3] sdramCntl_inst_sData_x[3]
1 1
.names memory_test_inst_rand_gen_shfreg[4] sdramCntl_inst_sData_x[4]
1 1
.names memory_test_inst_rand_gen_shfreg[5] sdramCntl_inst_sData_x[5]
1 1
.names memory_test_inst_rand_gen_shfreg[6] sdramCntl_inst_sData_x[6]
1 1
.names memory_test_inst_rand_gen_shfreg[7] sdramCntl_inst_sData_x[7]
1 1
.names memory_test_inst_rand_gen_shfreg[8] sdramCntl_inst_sData_x[8]
1 1
.names memory_test_inst_rand_gen_shfreg[9] sdramCntl_inst_sData_x[9]
1 1
.names memory_test_inst_rand_gen_shfreg[10] sdramCntl_inst_sData_x[10]
1 1
.names memory_test_inst_rand_gen_shfreg[11] sdramCntl_inst_sData_x[11]
1 1
.names memory_test_inst_rand_gen_shfreg[12] sdramCntl_inst_sData_x[12]
1 1
.names memory_test_inst_rand_gen_shfreg[13] sdramCntl_inst_sData_x[13]
1 1
.names memory_test_inst_rand_gen_shfreg[14] sdramCntl_inst_sData_x[14]
1 1
.names memory_test_inst_rand_gen_shfreg[15] sdramCntl_inst_sData_x[15]
1 1
.names sdramCntl_inst_sd_intf_dq[0] sdramCntl_inst_sDriver[0]
1 1
.names sdramCntl_inst_sd_intf_dq[1] sdramCntl_inst_sDriver[1]
1 1
.names sdramCntl_inst_sd_intf_dq[2] sdramCntl_inst_sDriver[2]
1 1
.names sdramCntl_inst_sd_intf_dq[3] sdramCntl_inst_sDriver[3]
1 1
.names sdramCntl_inst_sd_intf_dq[4] sdramCntl_inst_sDriver[4]
1 1
.names sdramCntl_inst_sd_intf_dq[5] sdramCntl_inst_sDriver[5]
1 1
.names sdramCntl_inst_sd_intf_dq[6] sdramCntl_inst_sDriver[6]
1 1
.names sdramCntl_inst_sd_intf_dq[7] sdramCntl_inst_sDriver[7]
1 1
.names sdramCntl_inst_sd_intf_dq[8] sdramCntl_inst_sDriver[8]
1 1
.names sdramCntl_inst_sd_intf_dq[9] sdramCntl_inst_sDriver[9]
1 1
.names sdramCntl_inst_sd_intf_dq[10] sdramCntl_inst_sDriver[10]
1 1
.names sdramCntl_inst_sd_intf_dq[11] sdramCntl_inst_sDriver[11]
1 1
.names sdramCntl_inst_sd_intf_dq[12] sdramCntl_inst_sDriver[12]
1 1
.names sdramCntl_inst_sd_intf_dq[13] sdramCntl_inst_sDriver[13]
1 1
.names sdramCntl_inst_sd_intf_dq[14] sdramCntl_inst_sDriver[14]
1 1
.names sdramCntl_inst_sd_intf_dq[15] sdramCntl_inst_sDriver[15]
1 1
.names sdramCntl_inst_sAddr_r[0] sdramCntl_inst_sd_intf_addr[0]
1 1
.names sdramCntl_inst_sAddr_r[1] sdramCntl_inst_sd_intf_addr[1]
1 1
.names sdramCntl_inst_sAddr_r[2] sdramCntl_inst_sd_intf_addr[2]
1 1
.names sdramCntl_inst_sAddr_r[3] sdramCntl_inst_sd_intf_addr[3]
1 1
.names sdramCntl_inst_sAddr_r[4] sdramCntl_inst_sd_intf_addr[4]
1 1
.names sdramCntl_inst_sAddr_r[5] sdramCntl_inst_sd_intf_addr[5]
1 1
.names sdramCntl_inst_sAddr_r[6] sdramCntl_inst_sd_intf_addr[6]
1 1
.names sdramCntl_inst_sAddr_r[7] sdramCntl_inst_sd_intf_addr[7]
1 1
.names sdramCntl_inst_sAddr_r[8] sdramCntl_inst_sd_intf_addr[8]
1 1
.names sdramCntl_inst_sAddr_r[9] sdramCntl_inst_sd_intf_addr[9]
1 1
.names sdramCntl_inst_sAddr_r[10] sdramCntl_inst_sd_intf_addr[10]
1 1
.names sdramCntl_inst_sAddr_r[11] sdramCntl_inst_sd_intf_addr[11]
1 1
.names sdramCntl_inst_sAddr_r[12] sdramCntl_inst_sd_intf_addr[12]
1 1
.names memory_test_inst_address[22] sdramCntl_inst_sd_intf_bs[0]
1 1
.names memory_test_inst_address[23] sdramCntl_inst_sd_intf_bs[1]
1 1
.names $true sdramCntl_inst_sd_intf_cke
1 1
.names $false sdramCntl_inst_sd_intf_cs
1 1
.names $false sdramCntl_inst_sd_intf_dqmh
1 1
.names $false sdramCntl_inst_sd_intf_dqml
1 1
.names sdramCntl_inst_sd_intf_dq[0] sdramCntl_inst_sdramData_x[0]
1 1
.names sdramCntl_inst_sd_intf_dq[1] sdramCntl_inst_sdramData_x[1]
1 1
.names sdramCntl_inst_sd_intf_dq[2] sdramCntl_inst_sdramData_x[2]
1 1
.names sdramCntl_inst_sd_intf_dq[3] sdramCntl_inst_sdramData_x[3]
1 1
.names sdramCntl_inst_sd_intf_dq[4] sdramCntl_inst_sdramData_x[4]
1 1
.names sdramCntl_inst_sd_intf_dq[5] sdramCntl_inst_sdramData_x[5]
1 1
.names sdramCntl_inst_sd_intf_dq[6] sdramCntl_inst_sdramData_x[6]
1 1
.names sdramCntl_inst_sd_intf_dq[7] sdramCntl_inst_sdramData_x[7]
1 1
.names sdramCntl_inst_sd_intf_dq[8] sdramCntl_inst_sdramData_x[8]
1 1
.names sdramCntl_inst_sd_intf_dq[9] sdramCntl_inst_sdramData_x[9]
1 1
.names sdramCntl_inst_sd_intf_dq[10] sdramCntl_inst_sdramData_x[10]
1 1
.names sdramCntl_inst_sd_intf_dq[11] sdramCntl_inst_sdramData_x[11]
1 1
.names sdramCntl_inst_sd_intf_dq[12] sdramCntl_inst_sdramData_x[12]
1 1
.names sdramCntl_inst_sd_intf_dq[13] sdramCntl_inst_sdramData_x[13]
1 1
.names sdramCntl_inst_sd_intf_dq[14] sdramCntl_inst_sdramData_x[14]
1 1
.names sdramCntl_inst_sd_intf_dq[15] sdramCntl_inst_sdramData_x[15]
1 1
.names $false sdramCntl_inst_wrPipeline_r[1]
1 1
.names $false sdramCntl_inst_wrPipeline_r[2]
1 1
.names $false sdramCntl_inst_wrPipeline_r[3]
1 1
.names $false sdramCntl_inst_wrPipeline_r[4]
1 1
.names master_clk_i sdram_clk_o
1 1
.end
