<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="zh">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>VSF Documented: source/hal/driver/Allwinner/F1CX00S/F1C100S/f1c100s_reg.h 源文件</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">VSF Documented
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.9.8 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>首页</span></a></li>
      <li><a href="pages.html"><span>相关页面</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="namespaces.html"><span>命名空间</span></a></li>
      <li><a href="annotated.html"><span>结构体</span></a></li>
      <li class="current"><a href="files.html"><span>文件</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>文件列表</span></a></li>
      <li><a href="globals.html"><span>全局定义</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_e31421c8d11a714f997d94dfd878485b.html">hal</a></li><li class="navelem"><a class="el" href="dir_25d0b491454d9cd33ec551022795e759.html">driver</a></li><li class="navelem"><a class="el" href="dir_624d69a5c402e51f49bfebfc2d3c1632.html">Allwinner</a></li><li class="navelem"><a class="el" href="dir_a3d821bfae9208c90862b2ad1404c312.html">F1CX00S</a></li><li class="navelem"><a class="el" href="dir_fbd88052a3b514b97b5c35e0b16318fc.html">F1C100S</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">f1c100s_reg.h</div></div>
</div><!--header-->
<div class="contents">
<a href="f1c100s__reg_8h.html">浏览该文件的文档.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*****************************************************************************</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> *   Copyright(C)2009-2022 by VSF Team                                       *</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *  Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);          *</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *  you may not use this file except in compliance with the License.         *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> *  You may obtain a copy of the License at                                  *</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0                            *</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> *  Unless required by applicable law or agreed to in writing, software      *</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> *  distributed under the License is distributed on an &quot;AS IS&quot; BASIS,        *</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. *</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> *  See the License for the specific language governing permissions and      *</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> *  limitations under the License.                                           *</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *                                                                           *</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#ifndef __F1C100S_REG_H__</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#define __F1C100S_REG_H__</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">/*============================ INCLUDES ======================================*/</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &lt;<a class="code" href="stdint_8h.html">stdint.h</a>&gt;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">/*============================ MACROS ========================================*/</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">// System Controller</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aec568b16623f3ddf61c3cdfb985249ad">   33</a></span><span class="preprocessor">#define SYSCON_BASE                                     ((syscon_reg_t *)0x01c00000)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1953a5c5a7c14d9ddecf61f04d0f663d">   34</a></span><span class="preprocessor">#   define SYSCON_USB_CTRL                              0x004</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a81115243e40012bc096c4b6b03b48230">   35</a></span><span class="preprocessor">#       define USB_FIFO_MODE                            (3UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adf847ac073db0cc5e94bb6ad97c42740">   36</a></span><span class="preprocessor">#       define USB_FIFO_MODE_8KB                        (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">// CCU</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac262730d508500e7e1b0634ccc742001">   39</a></span><span class="preprocessor">#define CCU_BASE                                        ((ccu_reg_t *)0x01c20000)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1899d01154ef72d67b7ecd888add5ce3">   40</a></span><span class="preprocessor">#   define CCU_PLL_CPU_CTRL                             0x000</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a60118023e2fb8af6d2e9df87f89083aa">   41</a></span><span class="preprocessor">#       define PLL_CPU_CTRL_PLL_ENABLE                  (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a381eaba402827795bdedd9bd9f588229">   42</a></span><span class="preprocessor">#       define PLL_CPU_CTRL_LOCK                        (1UL &lt;&lt; 28)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa60e791eae23204087e3d07c2c69d0dd">   43</a></span><span class="preprocessor">#       define __PLL_CPU_CTRL_PLL_OUT_EVT_DIV_P(__P)    (((__P) &gt;&gt; 1) &lt;&lt; 16)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a97ce3e6a8f9cc7a8293aa522c8057119">   44</a></span><span class="preprocessor">#       define __PLL_CPU_CTRL_PLL_FACTOR_N(__N)         (((__N) - 1) &lt;&lt; 8)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#abd8464a2857d9d79a84abe8ec003cf89">   45</a></span><span class="preprocessor">#       define __PLL_CPU_CTRL_PLL_FACTOR_K(__K)         (((__K) - 1) &lt;&lt; 4)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7972404137a52ed616d8a8431c17dc81">   46</a></span><span class="preprocessor">#       define __PLL_CPU_CTRL_PLL_FACTOR_M(__M)         (((__M) - 1) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">//      PLL = (24MHz * N * K) / (M * P), range [200MHz, 2.6GHz]</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">//      P in [1, 2, 4]</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af396fbe95704f89bca9b38ea6f3ed518">   49</a></span><span class="preprocessor">#       define PLL_CPU_CTRL_PLL_OUT_EVT_DIV_P(...)      __PLL_CPU_CTRL_PLL_OUT_EVT_DIV_P((6UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">//      N in [1 .. 32]</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6185b259fee988603cdea248f7d8e522">   51</a></span><span class="preprocessor">#       define PLL_CPU_CTRL_PLL_FACTOR_N(...)           __PLL_CPU_CTRL_PLL_FACTOR_N((32UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">//      K in [1 .. 4]</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1dc1668265b1ca53380d79e040d88824">   53</a></span><span class="preprocessor">#       define PLL_CPU_CTRL_PLL_FACTOR_K(...)           __PLL_CPU_CTRL_PLL_FACTOR_K((4UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">//      M in [1 .. 4]</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa4555764260af5aa5f080a149c9381ff">   55</a></span><span class="preprocessor">#       define PLL_CPU_CTRL_PLL_FACTOR_M(...)           __PLL_CPU_CTRL_PLL_FACTOR_M((4UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9bb7e6b86b44a32e154bee973708bfed">   56</a></span><span class="preprocessor">#   define CCU_PLL_AUDIO_CTRL                           0x008</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aed878b925b6d0153948b4f2046987d83">   57</a></span><span class="preprocessor">#       define PLL_AUDIO_CTRL_PLL_ENABLE                (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad688691975ee41c93143c423eaa89adc">   58</a></span><span class="preprocessor">#       define PLL_AUDIO_CTRL_LOCK                      (1UL &lt;&lt; 28)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#afa741a24dc9d76ddac884559dcc286a3">   59</a></span><span class="preprocessor">#       define PLL_AUDIO_CTRL_PLL_SDM_EN                (1UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4a284809923d894f27bc2f1334123432">   60</a></span><span class="preprocessor">#       define __PLL_AUDIO_CTRL_PLL_FACTOR_N(__N)       (((__N) - 1) &lt;&lt; 8)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af4d4571cc2c5298a8878fe1d25a1b74e">   61</a></span><span class="preprocessor">#       define __PLL_AUDIO_CTRL_PLL_PREDIV_M(__M)       (((__M) - 1) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">//      PLL = (24MHz * N * 2) / M, range [20MHz, 200MHz]</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">//      N in [1 .. 128], if PLL_AUDIO_CTRL_PLL_SDM_EN is enabled, N in [1 .. 16]</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a10bd9fa6f2bb86b57f2fb941f50fa73d">   64</a></span><span class="preprocessor">#       define PLL_AUDIO_CTRL_PLL_FACTOR_N(...)         __PLL_AUDIO_CTRL_PLL_FACTOR_N((128UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">//      M in [1 .. 32]</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a70857b1c0189cbb6de26761852c61ca0">   66</a></span><span class="preprocessor">#       define PLL_AUDIO_CTRL_PLL_PREDIV_M(...)         __PLL_AUDIO_CTRL_PLL_PREDIV_M((32UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a61c9e003f252e680b7c8c34cde7824fd">   67</a></span><span class="preprocessor">#   define CCU_PLL_VIDEO_CTRL                           0x010</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1da28cfbfbfa9ee5b3d6f5d351f1a98c">   68</a></span><span class="preprocessor">#       define PLL_VIDEO_CTRL_PLL_ENABLE                (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa303145bbbb833b05b4d175fdb7777ef">   69</a></span><span class="preprocessor">#       define PLL_VIDEO_CTRL_PLL_MODE                  (1UL &lt;&lt; 30)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a5d6488b19d21322b645e1731970a903f">   70</a></span><span class="preprocessor">#       define PLL_VIDEO_CTRL_PLL_MODE_AUTO             PLL_VIDEO_CTRL_PLL_MODE</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac578cd91b78fa833714f414df841ebcd">   71</a></span><span class="preprocessor">#       define PLL_VIDEO_CTRL_PLL_MODE_MANUAL           0</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7f68b0055cc4b0d5bd7c730c8dc8a672">   72</a></span><span class="preprocessor">#       define PLL_VIDEO_CTRL_LOCK                      (1UL &lt;&lt; 28)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a13a51f800bd74a7e95f262fca7480836">   73</a></span><span class="preprocessor">#       define PLL_VIDEO_CTRL_FRAC_CLK_OUT              (1UL &lt;&lt; 25)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a41cb31a64174288b2cdb0958e25c467f">   74</a></span><span class="preprocessor">#       define PLL_VIDEO_CTRL_PLL_MODE_SEL              (1UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a124e5944d27c8862b47f8555f246c81a">   75</a></span><span class="preprocessor">#       define PLL_VIDEO_CTRL_PLL_MODE_INTEGER          PLL_VIDEO_CTRL_PLL_MODE_SEL</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aebfdb19884dcd9edb6025b84088d2b6f">   76</a></span><span class="preprocessor">#       define PLL_VIDEO_CTRL_PLL_MODE_FRACTIONAL       0</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a492626ac30bf180821a6a3bf496ffb89">   77</a></span><span class="preprocessor">#       define PLL_VIDEO_CTRL_PLL_SDM_EN                (1UL &lt;&lt; 20)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa5c4bc4d2543c3d3aa727165825b2d00">   78</a></span><span class="preprocessor">#       define __PLL_VIDEO_CTRL_PLL_FACTOR_N(__N)       (((__N) - 1) &lt;&lt; 8)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a10f39c30814594dafd2c3772990a67e1">   79</a></span><span class="preprocessor">#       define __PLL_VIDEO_CTRL_PLL_PREDIV_M(__M)       (((__M) - 1) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">//      Integer mode:</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">//          PLL = (24MHz * N) / M, range [30MHz, 600MHz]</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">//      N in [1 .. 128]</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a560e2c7f921864301a544b0ffe5719a4">   83</a></span><span class="preprocessor">#       define PLL_VIDEO_CTRL_PLL_FACTOR_N(...)         __PLL_VIDEO_CTRL_PLL_FACTOR_N((128UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">//      M in [1 .. 16]</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab73a8c1ed218d893583d3c90b803b0e4">   85</a></span><span class="preprocessor">#       define PLL_VIDEO_CTRL_PLL_PREDIV_M(...)         __PLL_VIDEO_CTRL_PLL_PREDIV_M((16UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a45238cd2ac48b1c7d441c026e7dc3416">   86</a></span><span class="preprocessor">#   define CCU_PLL_VE_CTRL                              0x018</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a15f7194c91b97f01a5780396afb83cb0">   87</a></span><span class="preprocessor">#       define PLL_VE_CTRL_PLL_ENABLE                   (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1dc1a41df0da5d88bb68e8918863c318">   88</a></span><span class="preprocessor">#       define PLL_VE_CTRL_LOCK                         (1UL &lt;&lt; 28)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#acc6cfc7c0e2da706fd2fd5e292516934">   89</a></span><span class="preprocessor">#       define PLL_VE_CTRL_FRAC_CLK_OUT                 (1UL &lt;&lt; 25)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad567696c3ec972767277ca9aef6b64f8">   90</a></span><span class="preprocessor">#       define PLL_VE_CTRL_PLL_MODE_SEL                 (1UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1ba225c7081759c789777271e1ea9156">   91</a></span><span class="preprocessor">#       define PLL_VE_CTRL_PLL_MODE_FRACTIONAL          (0UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af425191a20b819aa4aab9327b6882c00">   92</a></span><span class="preprocessor">#       define PLL_VE_CTRL_PLL_MODE_INTEGER             (1UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a217a73194eca6dbd456f57515c7858c5">   93</a></span><span class="preprocessor">#       define __PLL_VE_CTRL_PLL_FACTOR_N(__N)          (((__N) - 1) &lt;&lt; 8)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a52b199df811c3fb6d4ce5c40e5b7348b">   94</a></span><span class="preprocessor">#       define __PLL_VE_CTRL_PLL_PREDIV_M(__M)          (((__M) - 1) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">//      Integer mode:</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">//          PLL = (24MHz * N) / M, range [30MHz, 600MHz]</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">//      N in [1 .. 128]</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4eaa03a42b1f3b35c54062bba23c28a3">   98</a></span><span class="preprocessor">#       define PLL_VE_CTRL_PLL_FACTOR_N(...)            __PLL_VE_CTRL_PLL_FACTOR_N((128UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">//      M in [1 .. 16]</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af24bb6f5721b9f9008b6695c7db44ed1">  100</a></span><span class="preprocessor">#       define PLL_VE_CTRL_PLL_PREDIV_M(...)            __PLL_VE_CTRL_PLL_PREDIV_M((16UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a83718c1129f115be78444d2f5c4a1e46">  101</a></span><span class="preprocessor">#   define CCU_PLL_DDR_CTRL                             0x020</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adc7b9ecf93a38792da9ffa023a6e6d6e">  102</a></span><span class="preprocessor">#       define PLL_DDR_CTRL_PLL_ENABLE                  (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac4372604b70cd6b7d008aeaeb5a0dc95">  103</a></span><span class="preprocessor">#       define PLL_DDR_CTRL_LOCK                        (1UL &lt;&lt; 28)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae48070702353860a7a849556dca5f25e">  104</a></span><span class="preprocessor">#       define PLL_DDR_CTRL_SDRAM_SIGMA_DELTA_EN        (1UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1859713730c4bd5746e07e334e7c82c1">  105</a></span><span class="preprocessor">#       define PLL_DDR_CTRL_PLL_DDR_CFG_UPDATE          (1UL &lt;&lt; 20)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a30c2cb321ad8a9b5993684438fc1a4d0">  106</a></span><span class="preprocessor">#       define __PLL_DDR_CTRL_PLL_FACTOR_N(__N)         (((__N) - 1) &lt;&lt; 8)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a388df497b212de6ce4625757e9fe6172">  107</a></span><span class="preprocessor">#       define __PLL_DDR_CTRL_PLL_FACTOR_K(__K)         (((__K) - 1) &lt;&lt; 4)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aba18da87ee1e0007d32551bf8c19ae87">  108</a></span><span class="preprocessor">#       define __PLL_DDR_CTRL_PLL_FACTOR_M(__M)         (((__M) - 1) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">//      PLL = (24MHz * N * K) / M</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">//      N in [1 .. 32]</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a72045a9a90f92b6eb8fe5a243ef78cfa">  111</a></span><span class="preprocessor">#       define PLL_DDR_CTRL_PLL_FACTOR_N(...)           __PLL_DDR_CTRL_PLL_FACTOR_N((32UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">//      K in [1 .. 4]</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a104a7e5e4531151088b5d09c3bd5bae0">  113</a></span><span class="preprocessor">#       define PLL_DDR_CTRL_PLL_FACTOR_K(...)           __PLL_DDR_CTRL_PLL_FACTOR_K((4UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">//      M in [1 .. 4]</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a064628d99fbaff21def0da514a6d9056">  115</a></span><span class="preprocessor">#       define PLL_DDR_CTRL_PLL_FACTOR_M(...)           __PLL_DDR_CTRL_PLL_FACTOR_M((4UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a88c516b34e5a0a0b9f471e52e81cfc0a">  116</a></span><span class="preprocessor">#   define CCU_PLL_PERIPH_CTRL                          0x028</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae9bd5651749795d24fde486eee21d549">  117</a></span><span class="preprocessor">#       define PLL_PERIPH_CTRL_PLL_ENABLE               (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0d402a2193671d08206237dcb2d20d9f">  118</a></span><span class="preprocessor">#       define PLL_PERIPH_CTRL_LOCK                     (1UL &lt;&lt; 28)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#afe972d49dfcdb1a33c9a304031d76a68">  119</a></span><span class="preprocessor">#       define PLL_PERIPH_CTRL_PLL_24M_OUT_EN           (1UL &lt;&lt; 18)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9cc8dd7bf8a70fca5968a9d4722b1181">  120</a></span><span class="preprocessor">#       define __PLL_PERIPH_CTRL_PLL_FACTOR_N(__N)      (((__N) - 1) &lt;&lt; 8)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af0b317df3aacc59bc9469b6da3bf8fd1">  121</a></span><span class="preprocessor">#       define __PLL_PERIPH_CTRL_PLL_FACTOR_K(__K)      (((__K) - 1) &lt;&lt; 4)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">//      PLL = 24MHz * N * K</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">//      N in [1 .. 32]</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a71b2e313bf49effe3a7aa849724f021b">  124</a></span><span class="preprocessor">#       define PLL_PERIPH_CTRL_PLL_FACTOR_N(...)        __PLL_PERIPH_CTRL_PLL_FACTOR_N((32UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">//      K in [1 .. 4]</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4b90dfb6b411921ebd35067c9f2b0f1f">  126</a></span><span class="preprocessor">#       define PLL_PERIPH_CTRL_PLL_FACTOR_K(...)        __PLL_PERIPH_CTRL_PLL_FACTOR_K((4UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a472077d3612fbaa665142a13b12abbf3">  127</a></span><span class="preprocessor">#   define CCU_CPU_CLK_SRC                              0x050</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7747a5ccd4637d41a03c1861b7cf2458">  128</a></span><span class="preprocessor">#       define CPU_CLK_SRC_SEL                          (3UL &lt;&lt; 16)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab61aa698d805db9a004daee2272ca145">  129</a></span><span class="preprocessor">#       define CPU_CLK_SRC_SEL_LOSC                     (0UL &lt;&lt; 16)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a2a485bb3ea086f24ea61b6ecebd3be1d">  130</a></span><span class="preprocessor">#       define CPU_CLK_SRC_SEL_OSC24M                   (1UL &lt;&lt; 16)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aebaf91793b16da443fac3e331f8577a6">  131</a></span><span class="preprocessor">#       define CPU_CLK_SRC_SEL_PLL_CPU                  (2UL &lt;&lt; 16)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#acaba05996e391f80af746f5e9ab2b4a1">  132</a></span><span class="preprocessor">#   define CCU_AHB_APB_HCLKC_CFG                        0x054</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af2efac63bfeedab9b943e77bd33c1e08">  133</a></span><span class="preprocessor">#       define __AHB_APB_HCLKC_CFG_HCLKC_DIV(__DIV)     (((__DIV) - 1) &lt;&lt; 16)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">//      HCLKC_DIV in [1 .. 4]</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a032b4db3eca3ba1dfec6d77df2f7639c">  135</a></span><span class="preprocessor">#       define AHB_APB_HCLKC_CFG_HCLKC_DIV(...)         __AHB_APB_HCLKC_CFG_HCLKC_DIV((4UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae0cff28752ac8acc6c9ca5dea9d58255">  136</a></span><span class="preprocessor">#       define AHB_APB_HCLKC_CFG_AHB_CLK_SRC_SEL        (3UL &lt;&lt; 12)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6fa9a5d05e2fbb2c6155f22c75a95221">  137</a></span><span class="preprocessor">#       define AHB_APB_HCLKC_CFG_AHB_CLK_SRC_SEL_LOSC   (0UL &lt;&lt; 12)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a355abdbdb48447ffd28ca7d235e11ab6">  138</a></span><span class="preprocessor">#       define AHB_APB_HCLKC_CFG_AHB_CLK_SRC_SEL_OSC24M (1UL &lt;&lt; 12)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a555497f0b41459add0d71576be4a3df6">  139</a></span><span class="preprocessor">#       define AHB_APB_HCLKC_CFG_AHB_CLK_SRC_SEL_CPUCLK (2UL &lt;&lt; 12)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af41e0fda13ca2ec80d583b6ada7edcab">  140</a></span><span class="preprocessor">#       define AHB_APB_HCLKC_CFG_AHB_CLK_SRC_SEL_PERIPH (3UL &lt;&lt; 12)     </span><span class="comment">// PLL_PERIPH/AHB_PRE_DIV</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3afdbcf5819dd194254bbed34fd06c47">  141</a></span><span class="preprocessor">#       define __AHB_APB_HCLKC_CFG_APB_CLK_RATIO(__R)   ((__R) &lt;&lt; 8)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab9dfa8a55d672e6350a1770efe243aad">  142</a></span><span class="preprocessor">#       define __AHB_APB_HCLKC_CFG_AHB_PRE_DIV(__DIV)   (((__DIV) - 1) &lt;&lt; 6)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aef7316f969ae983dfb0834393e19ec23">  143</a></span><span class="preprocessor">#       define __AHB_APB_HCLKC_CFG_AHB_CLK_DIV_RATIO(__R)   ((__R) &lt;&lt; 4)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">//      R in [1, 2, 3], divider is 2 ^ R</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a106f535457eb076aac28141c64a2ff04">  145</a></span><span class="preprocessor">#       define AHB_APB_HCLKC_CFG_APB_CLK_RATIO(...)     __AHB_APB_HCLKC_CFG_APB_CLK_RATIO((3UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">//      AHB_PRE_DIV in [1 .. 4]</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9a86f9aed28d046fd1b0110420fc0e9a">  147</a></span><span class="preprocessor">#       define AHB_APB_HCLKC_CFG_AHB_PRE_DIV(...)       __AHB_APB_HCLKC_CFG_AHB_PRE_DIV((4UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">//      R in [0 .. 3], divider is 2 ^ R</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3f2a36b978b970bcbc11f9d6a24383ff">  149</a></span><span class="preprocessor">#       define AHB_APB_HCLKC_CFG_AHB_CLK_DIV_RATIO(...) __AHB_APB_HCLKC_CFG_AHB_CLK_DIV_RATIO((3UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac58912c1b75bf97fa18e30b795b889c0">  150</a></span><span class="preprocessor">#   define CCU_BUS_CLK_GATINT0                          0x060</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4284e100e60e5b4a69f03ac1804c38d0">  151</a></span><span class="preprocessor">#       define BUS_CLK_GATING0_USB_OTG_GATING           (1UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad2ba4b1e74f6c03545da2207446ebf2b">  152</a></span><span class="preprocessor">#       define BUS_CLK_GATING0_SPI1_GATING              (1UL &lt;&lt; 21)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3764aa597c7435253c249857cb1a56e6">  153</a></span><span class="preprocessor">#       define BUS_CLK_GATING0_SPI0_GATING              (1UL &lt;&lt; 20)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a065cf0615d771d1423a8b860146837d3">  154</a></span><span class="preprocessor">#       define BUS_CLK_GATING0_SDRAM_GATING             (1UL &lt;&lt; 14)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a411a8573879d14fffafcab8ba049e6ea">  155</a></span><span class="preprocessor">#       define BUS_CLK_GATING0_SD1_GATING               (1UL &lt;&lt; 9)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aadc486cd24aec6d4eb7ed733d4f708d8">  156</a></span><span class="preprocessor">#       define BUS_CLK_GATING0_SD0_GATING               (1UL &lt;&lt; 8)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0716f33c2b2590bd920700a32e571661">  157</a></span><span class="preprocessor">#       define BUS_CLK_GATING0_DMA_GATING               (1UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6bc3e78cea1f154a5ea11312bb8a0a67">  158</a></span><span class="preprocessor">#   define CCU_BUS_CLK_GATE1                            0x064</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a599cc31f871de7a745a4ee3766635669">  159</a></span><span class="preprocessor">#       define BUS_CLK_GATING1_DEFE_GATING              (1UL &lt;&lt; 14)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa509a7f31a806144407bcc99891bd00c">  160</a></span><span class="preprocessor">#       define BUS_CLK_GATING1_DEBE_GATING              (1UL &lt;&lt; 12)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aad73fa2f8b0a2d7cc8a6ceaf9a52f1f7">  161</a></span><span class="preprocessor">#       define BUS_CLK_GATING1_TVE_GATING               (1UL &lt;&lt; 10)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae3923b885bb5d49a42681db18914cb0c">  162</a></span><span class="preprocessor">#       define BUS_CLK_GATING1_TBD_GATING               (1UL &lt;&lt; 9)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a58500e02d336197817ec9303c4f625ca">  163</a></span><span class="preprocessor">#       define BUS_CLK_GATING1_CSI_GATING               (1UL &lt;&lt; 8)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a43a3fad598bc7a42ffd312e60e9638a3">  164</a></span><span class="preprocessor">#       define BUS_CLK_GATING1_DEINTERLACE_GATING       (1UL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9c3b5072c07f2aa362c89e5750f82f64">  165</a></span><span class="preprocessor">#       define BUS_CLK_GATING1_LCD_GATING               (1UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aec24ffc6fd7c042c3f621b187a0ac2de">  166</a></span><span class="preprocessor">#       define BUS_CLK_GATING1_VE_GATING                (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a83b2b4fe6c41ad8ca72e05a1f3ac844e">  167</a></span><span class="preprocessor">#   define CCU_BUS_CLK_GATE2                            0x068</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab55f1a39ccdbe43849255d4864c45c4d">  168</a></span><span class="preprocessor">#       define BUS_CLK_GATING2_UART2_GATING             (1UL &lt;&lt; 22)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aef08ad68a0e88d0291629f412e8b5419">  169</a></span><span class="preprocessor">#       define BUS_CLK_GATING2_UART1_GATING             (1UL &lt;&lt; 21)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a2dbb44dab6257ce0fd8e9f71fc8d2925">  170</a></span><span class="preprocessor">#       define BUS_CLK_GATING2_UART0_GATING             (1UL &lt;&lt; 20)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0078e1b29fc36cde37e32cc5eb3ef666">  171</a></span><span class="preprocessor">#       define BUS_CLK_GATING2_TWI2_GATING              (1UL &lt;&lt; 18)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#abbd3eab08ceaa7311a6b159ce47cba33">  172</a></span><span class="preprocessor">#       define BUS_CLK_GATING2_TWI1_GATING              (1UL &lt;&lt; 17)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac3acc4f483fd3e9bfdb7b46595b36670">  173</a></span><span class="preprocessor">#       define BUS_CLK_GATING2_TWI0_GATING              (1UL &lt;&lt; 16)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a5c81e119d09aee22ef86c38497545ca5">  174</a></span><span class="preprocessor">#       define BUS_CLK_GATING2_RSB_GATING               (1UL &lt;&lt; 3)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1419e95b28a37bbafb069033590c5163">  175</a></span><span class="preprocessor">#       define BUS_CLK_GATING2_CIR_GATING               (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a81e27726014476d763831c80d27c06dc">  176</a></span><span class="preprocessor">#       define BUS_CLK_GATING2_OWA_GATING               (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aac58dacd6964603e6a60d56ba81163f3">  177</a></span><span class="preprocessor">#       define BUS_CLK_GATING2_AUDIO_CODEC_GATING       (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aede9b17be2710e910e48a5a1e2149040">  178</a></span><span class="preprocessor">#   define CCU_SDMMC0_CLK                               0x088</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a941aa8cefe5ad84990aa7027abf96726">  179</a></span><span class="preprocessor">#       define SDMMC0_CLK_SCLK_GATING                   (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a80425ab59fe3d08982da72feebf5649a">  180</a></span><span class="preprocessor">#       define SDMMC0_CLK_CLK_SRC_SEL                   (3UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4053ed2126b322fddf2d23b2595174e1">  181</a></span><span class="preprocessor">#       define SDMMC0_CLK_CLK_SRC_SEL_OSC24M            (0UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4d71ab83a08713b57b4c5634d6f815f3">  182</a></span><span class="preprocessor">#       define SDMMC0_CLK_CLK_SRC_SEL_PLL_PERIPH        (1UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6dc6db9a70046663675908d1eb1f33bb">  183</a></span><span class="preprocessor">#       define __SDMMC0_CLK_SAMPLE_CLK_PHASE_CTR(__DLY) ((__DLY) &lt;&lt; 20)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3d58c0bd9cd0dc6aae54b8bd1498e7fe">  184</a></span><span class="preprocessor">#       define __SDMMC0_CLK_CLK_DIV_RATIO_N(__N)        ((__N) &lt;&lt; 16)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a2d61f5191e44d82d251c95c18dbf683f">  185</a></span><span class="preprocessor">#       define __SDMMC0_CLK_OUTPUT_CLK_PHASE_CTR(__DLY) ((__DLY) &lt;&lt; 8)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a503f089bd2b4d1485fd7b66d6c06d46f">  186</a></span><span class="preprocessor">#       define __SDMMC0_CLK_CLK_DIV_RATIO_M(__M)        (((__M) - 1) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">//      DLY in [0 .. 7]</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aaea1707e905d8e62c4d86f3b2f0a5568">  188</a></span><span class="preprocessor">#       define SDMMC0_CLK_SAMPLE_CLK_PHASE_CTR(...)     __SDMMC0_CLK_SAMPLE_CLK_PHASE_CTR((7UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">//      N in [0 .. 3], divider is 2 ^ N</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a27a27343a05ac7f834516d5c0cc4a344">  190</a></span><span class="preprocessor">#       define SDMMC0_CLK_CLK_DIV_RATIO_N(...)          __SDMMC0_CLK_CLK_DIV_RATIO_N((3UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">//      DLY in [0 .. 7]</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#afdb73410432be35463fbbd9f6f63e07a">  192</a></span><span class="preprocessor">#       define SDMMC0_CLK_OUTPUT_CLK_PHASE_CTR(...)     __SDMMC0_CLK_OUTPUT_CLK_PHASE_CTR((7UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">//      M in [1 .. 16]</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aadf7bef118129f06f9cbafa598e98dc0">  194</a></span><span class="preprocessor">#       define SDMMC0_CLK_CLK_DIV_RATIO_M(...)          __SDMMC0_CLK_CLK_DIV_RATIO_M((16UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aef94d2957930ffabb4aba49e75022a9e">  195</a></span><span class="preprocessor">#   define CCU_SDMMC1_CLK                               0x08c</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a5fdc05173c19fcae32d7ee6a0bd1690f">  196</a></span><span class="preprocessor">#       define SDMMC1_CLK_SCLK_GATING                   (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7046c7f2f80d8e9200c57f77bdddd999">  197</a></span><span class="preprocessor">#       define SDMMC1_CLK_CLK_SRC_SEL                   (3UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae00b398fea71863468ac2f2e1b94d58d">  198</a></span><span class="preprocessor">#       define SDMMC1_CLK_CLK_SRC_SEL_OSC24M            (0UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aed5821da3cc57a3396fa4a1e2b4b7c87">  199</a></span><span class="preprocessor">#       define SDMMC1_CLK_CLK_SRC_SEL_PLL_PERIPH        (1UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aacbd8a12c2efc8e0a0632821eb7f29e8">  200</a></span><span class="preprocessor">#       define __SDMMC1_CLK_SAMPLE_CLK_PHASE_CTR(__DLY) ((__DLY) &lt;&lt; 20)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa8edff48dc354fdcd6c872843612b2cf">  201</a></span><span class="preprocessor">#       define __SDMMC1_CLK_CLK_DIV_RATIO_N(__N)        ((__N) &lt;&lt; 16)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a77d1ff25a8f5358cfa15ac2a0c0e6823">  202</a></span><span class="preprocessor">#       define __SDMMC1_CLK_OUTPUT_CLK_PHASE_CTR(__DLY) ((__DLY) &lt;&lt; 8)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a88f9922b6074ff3bc3b8bcad3005468e">  203</a></span><span class="preprocessor">#       define __SDMMC1_CLK_CLK_DIV_RATIO_M(__M)        (((__M) - 1) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">//      DLY in [0 .. 7]</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a86412ca05e91e5698d9d3e69c1a20a72">  205</a></span><span class="preprocessor">#       define SDMMC1_CLK_SAMPLE_CLK_PHASE_CTR(...)     __SDMMC1_CLK_SAMPLE_CLK_PHASE_CTR((7UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">//      N in [0 .. 3], divider is 2 ^ N</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3d09676c323b598b111f0b1deab9ccdf">  207</a></span><span class="preprocessor">#       define SDMMC1_CLK_CLK_DIV_RATIO_N(...)          __SDMMC1_CLK_CLK_DIV_RATIO_N((3UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">//      DLY in [0 .. 7]</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3de0572b6749c78f7b1db01f7c5c7916">  209</a></span><span class="preprocessor">#       define SDMMC1_CLK_OUTPUT_CLK_PHASE_CTR(...)     __SDMMC1_CLK_OUTPUT_CLK_PHASE_CTR((7UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">//      M in [1 .. 16]</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a13780c4540d548c98360a31e90127322">  211</a></span><span class="preprocessor">#       define SDMMC1_CLK_CLK_DIV_RATIO_M(...)          __SDMMC1_CLK_CLK_DIV_RATIO_M((16UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a33836e9389cbf0e842c0e5a10e1b10a5">  212</a></span><span class="preprocessor">#   define CCU_DAUDIO_CLK                               0x0b0</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa6b7be595f996d65fd294f5897f0a64f">  213</a></span><span class="preprocessor">#       define DAUDIO_CLK_SCLK_GATING                   (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1900efaa5ec9b362a044bf915f5166eb">  214</a></span><span class="preprocessor">#       define DAUTIO_CLK_CLK_SRC_SEL                   (3UL &lt;&lt; 16)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac3b50fd69606212a4054bde5f32b5d6e">  215</a></span><span class="preprocessor">#       define DAUTIO_CLK_CLK_SRC_SEL_PLL_AUDIO_8X      (0UL &lt;&lt; 16)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1cc425cc1691407aee04b70a0f9ac200">  216</a></span><span class="preprocessor">#       define DAUTIO_CLK_CLK_SRC_SEL_PLL_AUDIO_8XD2    (1UL &lt;&lt; 16)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa8bde288e85916de050a4ce3e30d4409">  217</a></span><span class="preprocessor">#       define DAUTIO_CLK_CLK_SRC_SEL_PLL_AUDIO_8XD4    (2UL &lt;&lt; 16)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad842edb32674975d517db5920a9a5d08">  218</a></span><span class="preprocessor">#       define DAUTIO_CLK_CLK_SRC_SEL_PLL_AUDIO_8XD8    (3UL &lt;&lt; 16)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab0d31d7bb4f8dc3e796991a4dee74855">  219</a></span><span class="preprocessor">#   define CCU_OWA_CLK                                  0x0b4</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa3264091bc788152891b306e7241c1ef">  220</a></span><span class="preprocessor">#       define OWA_CLK_SCLK_GATING                      (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a67a139657e9ffe7884b53c778ee8f3fa">  221</a></span><span class="preprocessor">#       define OWA_CLK_CLK_SRC_SEL                      (3UL &lt;&lt; 16)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a19a1e13f9b297d689616159011e7ff38">  222</a></span><span class="preprocessor">#       define OWA_CLK_CLK_SRC_SEL_PLL2                 (0UL &lt;&lt; 16)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a66f7b845c352c6558fa1ea16a4def880">  223</a></span><span class="preprocessor">#       define OWA_CLK_CLK_SRC_SEL_PLL2D2               (1UL &lt;&lt; 16)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4f601c35307c9514bd2b665c75136053">  224</a></span><span class="preprocessor">#       define OWA_CLK_CLK_SRC_SEL_PLL2D4               (2UL &lt;&lt; 16)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a506da2d12c76c70498fa27203ca8693e">  225</a></span><span class="preprocessor">#       define OWA_CLK_CLK_SRC_SEL_PLL2D8               (3UL &lt;&lt; 16)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1a86ebd8e91045d10cc78a1db2d68652">  226</a></span><span class="preprocessor">#   define CCU_CIR_CLK                                  0x0b8</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a09dc9d9a5d256d0d827a27b2879a9790">  227</a></span><span class="preprocessor">#       define CIR_CLK_SCLK_GATING                      (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a929624785626b4bcb2fb61c00e7435bc">  228</a></span><span class="preprocessor">#       define CIR_CLK_CLK_SRC_SEL                      (3UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a73a4f79709a1c385ae59e6768014d5a4">  229</a></span><span class="preprocessor">#       define CIR_CLK_CLK_SRC_SEL_LOSC                 (0UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1b69e80eb45c055b4f50af34ee335aab">  230</a></span><span class="preprocessor">#       define CIR_CLK_CLK_SRC_SEL_OSC24M               (1UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a54ddd95090978f7b1ec8aebe03148ed1">  231</a></span><span class="preprocessor">#       define __CIR_CLK_CLK_DIV_RATION_N(__N)          ((__N) &lt;&lt; 16)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a5b0db6c5c9bc66a2e56a9c4fa35a67a2">  232</a></span><span class="preprocessor">#       define __CIR_CLK_CLK_DIV_RATION_M(__M)          (((__M) - 1) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">//      N in [0 .. 3], divider is 2 ^ N</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a41c28decd7cf837a1b5c0727c2748c75">  234</a></span><span class="preprocessor">#       define CIR_CLK_CLK_DIV_RATION_N(...)            __CIR_CLK_CLK_DIV_RATION_N((3UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">//      M in [1 .. 16]</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad3968dc46195a62ddd12367457483198">  236</a></span><span class="preprocessor">#       define CIR_CLK_CLK_DIV_RATION_M(...)            __CIR_CLK_CLK_DIV_RATION_M((16UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab0792984e920ea30b4554497e043a1d6">  237</a></span><span class="preprocessor">#   define CCU_USBPHY_CLK                               0x0cc</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac0dcb79c90cc36d47e66deac3b18ccf5">  238</a></span><span class="preprocessor">#       define USBPHY_CLK_SCLK_GATING                   (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9abbd08de86fa2b98642437147b7a7ea">  239</a></span><span class="preprocessor">#       define USBPHY_CLK_USBPHY_RST                    (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4db9028d7d822d64b342270f54c04313">  240</a></span><span class="preprocessor">#   define CCU_DRAM_GATING                              0x100</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1a73836953e759efb0303a410d583178">  241</a></span><span class="preprocessor">#       define DRAM_GATING_BE_DCLK_GATING               (1UL &lt;&lt; 26)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a42983c5b848de76a72b9c4ac62a4f08c">  242</a></span><span class="preprocessor">#       define DRAM_GATING_FE_DCLK_GATING               (1UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a14985056ea980ce8edfab1eff9357a40">  243</a></span><span class="preprocessor">#       define DRAM_GATING_TVD_DCLK_GATING              (1UL &lt;&lt; 3)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6e331039df2a76941af94be58d5ec850">  244</a></span><span class="preprocessor">#       define DRAM_GATING_DEINTERLACE_DCLK_GATING      (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a02324d68fcc09a01b6af8c29c957ec32">  245</a></span><span class="preprocessor">#       define DRAM_GATING_CSI_DCLK_GATING              (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad222af99a008477d7869142b08a514b1">  246</a></span><span class="preprocessor">#       define DRAM_GATING_VE_DCLK_GATING               (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0685d222a09860f62c51c386342959b3">  247</a></span><span class="preprocessor">#   define CCU_BE_CLK                                   0x104</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae6f4aac38d3a059ae0ed6c78b4645567">  248</a></span><span class="preprocessor">#       define BE_CLK_SCLK_GATING                       (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af1985e51a98deb8cac5960ea1cb9a13a">  249</a></span><span class="preprocessor">#       define BE_CLK_CLK_SRC_SEL                       (3UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3f26ef908051f44536e38060ca5bc8e3">  250</a></span><span class="preprocessor">#       define BE_CLK_CLK_SRC_SEL_PLL_VIDEO             (0UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a380d3ba4f906dbca14efcd33e98d7d6c">  251</a></span><span class="preprocessor">#       define BE_CLK_CLK_SRC_SEL_PLL_PERIPH            (2UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a250cd248274eb95ff365c0625a3c2ba1">  252</a></span><span class="preprocessor">#       define __BE_CLK_CLK_DIV_RATIO_M(__M)            (((__M) - 1) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">//      M in [1 .. 16]</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a05f9d717e67e7366fbc0ba142e6f4a88">  254</a></span><span class="preprocessor">#       define BE_CLK_CLK_DIV_RATIO_M(...)              __BE_CLK_CLK_DIV_RATIO_M((16, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a01e5838d8f52de908a42c2f43081ad70">  255</a></span><span class="preprocessor">#   define CCU_FE_CLK                                   0x10c</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a189a5201450292a79f229a616d45d9aa">  256</a></span><span class="preprocessor">#       define FE_CLK_SCLK_GATING                       (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac41308dbb042f7270d46a6a83b42c7e8">  257</a></span><span class="preprocessor">#       define FE_CLK_CLK_SRC_SEL                       (3UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#afab4b0d84454bcd25d5e55b91d57ac97">  258</a></span><span class="preprocessor">#       define FE_CLK_CLK_SRC_SEL_PLL_VIDEO             (0UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6ecdce48617c8168223f32facc316d6d">  259</a></span><span class="preprocessor">#       define FE_CLK_CLK_SRC_SEL_PLL_PERIPH            (2UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af2177037794632c123c7c89057e4b0ea">  260</a></span><span class="preprocessor">#       define __FE_CLK_CLK_DIV_RATIO_M(__M)            (((__M) - 1) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">//      M in [1 .. 16]</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#afde7e50b7e032b63276cf930067723bc">  262</a></span><span class="preprocessor">#       define FE_CLK_CLK_DIV_RATIO_M(...)              __FE_CLK_CLK_DIV_RATIO_M((16, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a59ee8df09c7564f6c1fff407cc50832a">  263</a></span><span class="preprocessor">#   define CCU_TCON_CLK                                 0x118</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab0478059cd9b1723af3a3500358761ad">  264</a></span><span class="preprocessor">#       define TCON_CLK_SCLK_GATING                     (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae0b528b84300a87d27713dc4be45da5d">  265</a></span><span class="preprocessor">#       define TCON_CLK_CLK_SRC_SEL                     (7UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aed2f6b4049358fccacdaf3dc7c576b89">  266</a></span><span class="preprocessor">#       define TCON_CLK_CLK_SRC_SEL_PLL_VIDEO_1X        (0UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a85f1c2294a8ba850730e4314f02db525">  267</a></span><span class="preprocessor">#       define TCON_CLK_CLK_SRC_SEL_PLL_VIDEO_2X        (2UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4ec4f526f6553120b723c828257b0ea3">  268</a></span><span class="preprocessor">#   define CCU_DI_CLK                                   0x11c</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a03f6e6ba18fdf315a7ab3b83ab4b814b">  269</a></span><span class="preprocessor">#       define DI_CLK_SCLK_GATING                       (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ada4c6eae76e830bbd2460acc341e5316">  270</a></span><span class="preprocessor">#       define DI_CLK_CLK_SRC_SEL                       (7UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adda012bfdb697d3bee4831c67141c716">  271</a></span><span class="preprocessor">#       define DI_CLK_CLK_SRC_SEL_PLL_VIDEO_1X          (0UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4a6355e330e4f76356db78fb0711999a">  272</a></span><span class="preprocessor">#       define DI_CLK_CLK_SRC_SEL_PLL_VIDEO_2X          (2UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae46405a1b9ece1a6916b5977a0dcda10">  273</a></span><span class="preprocessor">#       define __DI_CLK_CLK_DIV_RATIO_M(__M)            (((__M) - 1) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">//      M in [1 .. 16]</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad23438dd9bcea08b497725f5b2efa2e9">  275</a></span><span class="preprocessor">#       define DI_CLK_CLK_DIV_RATIO_M(...)              __DI_CLK_CLK_DIV_RATIO_M((16UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#affe92de9777282da0e64590002dc6c6f">  276</a></span><span class="preprocessor">#   define CCU_TVE_CLK                                  0x120</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0b71f8b82ae1b50c2916029a35e80a55">  277</a></span><span class="preprocessor">#       define TVE_CLK_SCLK2_GATING                     (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1fe159de903ce39153087e44c6b0794d">  278</a></span><span class="preprocessor">#       define TVE_CLK_SCLK2_SRC_SEL                    (7UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#abfbf1b12780553a54de7f901ab56de61">  279</a></span><span class="preprocessor">#       define TVE_CLK_SCLK2_SRC_SEL_PLL_VIDEO_1X       (0UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab507f6b97003f1624f110e794a8eb743">  280</a></span><span class="preprocessor">#       define TVE_CLK_SCLK2_SRC_SEL_PLL_VIDEO_2X       (2UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#abe6c81b6b770d5af2079e12ef8ee487e">  281</a></span><span class="preprocessor">#       define TVE_CLK_SCLK1_GATING                     (1UL &lt;&lt; 15)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4889ace292942cf6a7bae797fd976ff0">  282</a></span><span class="preprocessor">#       define TVE_CLK_SCLK1_SRC_SEL                    (1UL &lt;&lt; 8)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a061e997591f6257d09fdaa28f4163bdf">  283</a></span><span class="preprocessor">#       define TVE_CLK_SCLK1_SRC_SEL_TVE_SCLK2          (0UL &lt;&lt; 8)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a207b6796fc910fb522ac2ebd539dd30e">  284</a></span><span class="preprocessor">#       define TVE_CLK_SCLK1_SRC_SEL_TVE_SCLK2_D2       (1UL &lt;&lt; 8)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a26885fcdf3a5fd6af88e9f086157242e">  285</a></span><span class="preprocessor">#       define __TVE_CLK_CLK_DIV_RATIO_M(__M)           (((__M) - 1) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">//      M in [1 .. 16]</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7ee40828beb67d87aea3b4c0f9eab038">  287</a></span><span class="preprocessor">#       define TVE_CLK_CLK_DIV_RATIO_M(...)             __TVE_CLK_CLK_DIV_RATIO_M((16UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab5799a1a14e22809f2924090ab9bc103">  288</a></span><span class="preprocessor">#   define CCU_TVD_CLK                                  0x124</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4e3ea80be3c23f20ea34db66032021b5">  289</a></span><span class="preprocessor">#       define TVD_CLK_SCLK_GATING                      (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a682e37b224de1a82f557bcbb67d6f8f8">  290</a></span><span class="preprocessor">#       define TVD_CLK_CLK_SRC_SEL                      (7UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a17c2402e9ce5b9b3dcab00bd12e996bf">  291</a></span><span class="preprocessor">#       define TVD_CLK_CLK_SRC_SEL_PLL_VIDEO_1X         (0UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aac6ba5ba4ca091a651fa176faccd96db">  292</a></span><span class="preprocessor">#       define TVD_CLK_CLK_SRC_SEL_OSC24M               (1UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ace73e0348eaedb39d37955af6329c662">  293</a></span><span class="preprocessor">#       define TVD_CLK_CLK_SRC_SEL_PLL_VIDEO_2X         (2UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3819021b6cb9d8c095f5bf6422412525">  294</a></span><span class="preprocessor">#       define __TVD_CLK_CLK_DIV_RATIO_M(__M)           (((__M) - 1) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">//      M in [1 .. 16]</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a251972e7da2907144c8c9a928ab03d81">  296</a></span><span class="preprocessor">#       define TVD_CLK_CLK_DIV_RATIO_M(...)             __TVD_CLK_CLK_DIV_RATIO_M((16UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adb100cbfbffa784ed16ca488c8b8e01a">  297</a></span><span class="preprocessor">#   define CCU_CSI_CLK                                  0x134</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adb77e252e52b2d6f5c7033517fe9f760">  298</a></span><span class="preprocessor">#       define CSI_CLK_CSI_MCLK_GATING                  (1UL &lt;&lt; 15)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4a0fc9e97f237af7c84b9a3a566f07ec">  299</a></span><span class="preprocessor">#       define CSI_CLK_MCLK_SRC_SEL                     (7UL &lt;&lt; 8)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae9ebc0630d0d4c8d59663db875e02375">  300</a></span><span class="preprocessor">#       define CSI_CLK_MCLK_SRC_SEL_PLL_VIDEO_1X        (0UL &lt;&lt; 8)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac2b10134de81beae2d2ce4a6ffba1c12">  301</a></span><span class="preprocessor">#       define CSI_CLK_MCLK_SRC_SEL_OSC24M              (5UL &lt;&lt; 8)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aaed93a335ae04b548b33efc9ed18c72c">  302</a></span><span class="preprocessor">#       define __CSI_CLK_CLSI_MCLK_DIV_M(__M)           (((__M( - 1) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">//      M in [1 .. 16]</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a42d8b7b3b7c3d66cf108b800a6aa75df">  304</a></span><span class="preprocessor">#       define CSI_CLK_CLSI_MCLK_DIV_M(...)             __CSI_CLK_CLSI_MCLK_DIV_M((16UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4e44a0a985382455943fb5b6d97e5e47">  305</a></span><span class="preprocessor">#   define CCU_VE_CLK                                   0x13c</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4ee834cb4b672ddb07db24b793bca882">  306</a></span><span class="preprocessor">#       define VE_CLK_SCLK_GATING                       (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a747d9b8590189db4dbb5dcf4e27f35b5">  307</a></span><span class="preprocessor">#   define CCU_AUDIO_CODEC_CLK                          0x140</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aada4f23a9ace39a89a30df58ab9f118e">  308</a></span><span class="preprocessor">#       define AUDIO_CODEC_CLK_SCLK_GATING              (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6437c12a7d4fabc4f6664e959278b353">  309</a></span><span class="preprocessor">#   define CCU_AVS_CLK                                  0x144</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab5b70554ab04d591132a85ff9f49ee3f">  310</a></span><span class="preprocessor">#       define AVS_CLK_SCLK_GATING                      (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a77514b10ca9fcf20842c114f57a97aa1">  311</a></span><span class="preprocessor">#   define CCU_PLL_STABLE_TIME0                         0x200</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aec9090ddd5316a6fe7b5af04ef874690">  312</a></span><span class="preprocessor">#       define __PLL_STABLE_TIME0_PLL_LOCK_TIME(__T)    ((__T) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">//      T in [0 .. 0xFFFF]</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a48abc4af3c3914acef2c392b26b63d13">  314</a></span><span class="preprocessor">#       define PLL_STABLE_TIME0_PLL_LOCK_TIME(...)      __PLL_STABLE_TIME0_PLL_LOCK_TIME((0xFFFFUL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae5f0363d2f9dbfdf9b55568878ef29a3">  315</a></span><span class="preprocessor">#   define CCU_PLL_STABLE_TIME1                         0x204</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a20b98d2a6014220aacfe2c2c8977770c">  316</a></span><span class="preprocessor">#       define __PLL_STABLE_TIME1_PLL_LOCK_TIME(__T)    ((__T) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">//      T in [0 .. 0xFFFF]</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad70bcfe5f05805c88809d2c7b07a689f">  318</a></span><span class="preprocessor">#       define PLL_STABLE_TIME1_PLL_LOCK_TIME(...)      __PLL_STABLE_TIME1_PLL_LOCK_TIME((0xFFFFUL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#acda56ab841daf05b1c784dd01c57054a">  319</a></span><span class="preprocessor">#   define CCU_PLL_CPU_BIAS                             0x220</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0382c15d81b6d9660a65d0784360bca2">  320</a></span><span class="preprocessor">#   define CCU_PLL_AUDIO_BIAS                           0x224</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a181bf5e20167e04162d3add5e447fb9a">  321</a></span><span class="preprocessor">#   define CCU_PLL_VIDEO_BIAS                           0x228</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a42d2f6d4793fef73c59895ac868f1d83">  322</a></span><span class="preprocessor">#   define CCU_PLL_VE_BIAS                              0x22c</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a65818debcdc8f2ec8b4d6f0e036bfa25">  323</a></span><span class="preprocessor">#   define CCU_PLL_DDR0_BIAS                            0x230</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a40673ee1420fad529536d8ff0370b926">  324</a></span><span class="preprocessor">#   define CCU_PLL_PERIPH_BIAS                          0x234</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af1fce48794bc9cb51059362b94cda158">  325</a></span><span class="preprocessor">#   define CCU_PLL_CPU_TUN                              0x250</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a59b1041b01c6c29ae0ad1ed1b3bef196">  326</a></span><span class="preprocessor">#   define CCU_PLL_DDR_TUN                              0x260</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae329e95b56e588d480552f0b539d5c74">  327</a></span><span class="preprocessor">#   define CCU_PLL_AUDIO_PAT_CTRL                       0x284</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa85e1c64002842e29f6558b57e2f3297">  328</a></span><span class="preprocessor">#   define CCU_PLL_VIDEO_PAT_CTRL                       0x288</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae5ead94fc8cd5ee39839a9d0743d803d">  329</a></span><span class="preprocessor">#   define CCU_PLL_DDR_PAT_CTRL                         0x290</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aaa00ceecbd05e2bbe0ee40a014022cce">  330</a></span><span class="preprocessor">#   define CCU_BUS_SOFT_RST0                            0x2c0</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#acf27bcb65e4159d0d4715d153615d6ba">  331</a></span><span class="preprocessor">#       define BUS_SOFT_RST0_USBOTG_RST                 (1UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7427eea3af579ebc24eca817c091dcad">  332</a></span><span class="preprocessor">#       define BUS_SOFT_RST0_SPI1_RST                   (1UL &lt;&lt; 21)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6ac67e7e7df28e90658aca2edbe99576">  333</a></span><span class="preprocessor">#       define BUS_SOFT_RST0_SPI0_RST                   (1UL &lt;&lt; 20)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a99d08b91f82470481b151b1e637a05d1">  334</a></span><span class="preprocessor">#       define BUS_SOFT_RST0_SDRAM_RST                  (1UL &lt;&lt; 14)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#affc5ac8ecef72f53f5bd12683ad072e8">  335</a></span><span class="preprocessor">#       define BUS_SOFT_RST0_SD1_RST                    (1UL &lt;&lt; 9)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6a9f6392857d4f40dcfec8f4051ac546">  336</a></span><span class="preprocessor">#       define BUS_SOFT_RST0_SD0_RST                    (1UL &lt;&lt; 8)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#acbdd5cb81c8a03e8873ae1e17f545733">  337</a></span><span class="preprocessor">#       define BUS_SOFT_RST0_DMA_RST                    (1UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab24d540c9c6ab1a39ecda32d2b5227dc">  338</a></span><span class="preprocessor">#   define CCU_BUS_SOFT_RST1                            0x2c4</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a5445917ea1c5e48b17e8d44d65ac73d0">  339</a></span><span class="preprocessor">#       define BUS_SOFT_RST1_DEFE_RST                   (1UL &lt;&lt; 14)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3746065cf41e9873ef416840bd82a758">  340</a></span><span class="preprocessor">#       define BUS_SOFT_RST1_DEBE_RST                   (1UL &lt;&lt; 12)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a797bd7b7a03e15480c7028f6eacb8e3a">  341</a></span><span class="preprocessor">#       define BUS_SOFT_RST1_TVE_RST                    (1UL &lt;&lt; 10)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad1ff1b1f2e2de9d2b38f3755f0f1cfbc">  342</a></span><span class="preprocessor">#       define BUS_SOFT_RST1_RVD_RST                    (1UL &lt;&lt; 9)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#afdcfd7e701a656d5d967a10e9cefac8f">  343</a></span><span class="preprocessor">#       define BUS_SOFT_RST1_CSI_RST                    (1UL &lt;&lt; 8)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a2e48a002a6b092ef9f9e20c644d8b050">  344</a></span><span class="preprocessor">#       define BUS_SOFT_RST1_DEINTERLACE_RST            (1UL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af59abc4288ff81715f02585a9c8f552d">  345</a></span><span class="preprocessor">#       define BUS_SOFT_RST1_LCD_RST                    (1UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7d67522f8cb344d19010127863078020">  346</a></span><span class="preprocessor">#       define BUS_SOFT_RST1_VE_RST                     (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7b1a160494f5e3b3b39283a956a31907">  347</a></span><span class="preprocessor">#   define CCU_BUS_SOFT_RST2                            0x2d0</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adfcf33ff163165813e12c22b53b9ce5b">  348</a></span><span class="preprocessor">#       define BUS_SOFT_RST2_UART2_RST                  (1UL &lt;&lt; 22)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac8cd101b01e1b2fe784adf1b32f448c8">  349</a></span><span class="preprocessor">#       define BUS_SOFT_RST2_UART1_RST                  (1UL &lt;&lt; 21)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aaea5d9393640f713628b82b8b8d54979">  350</a></span><span class="preprocessor">#       define BUS_SOFT_RST2_UART0_RST                  (1UL &lt;&lt; 20)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3228fa8479e90c881ed60fd5e2a0e178">  351</a></span><span class="preprocessor">#       define BUS_SOFT_RST2_TWI2_RST                   (1UL &lt;&lt; 18)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a95525c631986a20d0f67de82e5c37bc9">  352</a></span><span class="preprocessor">#       define BUS_SOFT_RST2_TWI1_RST                   (1UL &lt;&lt; 17)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a541ffba503a5bf75d67dcc116ce86ce8">  353</a></span><span class="preprocessor">#       define BUS_SOFT_RST2_TWI0_RST                   (1UL &lt;&lt; 16)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a43563570857df32003999c21ec782605">  354</a></span><span class="preprocessor">#       define BUS_SOFT_RST2_DAUDIO_RST                 (1UL &lt;&lt; 12)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#abbab1842c341fd19b1862a52a64876c2">  355</a></span><span class="preprocessor">#       define BUS_SOFT_RST2_RSB_RST                    (1UL &lt;&lt; 3)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a10a47c28839a3c0881d2fd0eda609543">  356</a></span><span class="preprocessor">#       define BUS_SOFT_RST2_CIR_RST                    (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af083fa136225b89e5f765a6e70e010c6">  357</a></span><span class="preprocessor">#       define BUS_SOFT_RST2_OWA_RST                    (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a246002d4c288d4ebd61722bcba1df324">  358</a></span><span class="preprocessor">#       define BUS_SOFT_RST2_AUDIO_CODEC_RST            (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span> </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">// dram</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af664e1a9045803369e50e29fdc1ca530">  362</a></span><span class="preprocessor">#define DRAM_BASE                                       ((dram_reg_t *)0x01c01000)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad6db9e11b2d64db46ea1b35c4216c4e8">  363</a></span><span class="preprocessor">#   define DRAM_SCONR                                   0x000</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4a797ff914056ac12e68e7fe1ae43d20">  364</a></span><span class="preprocessor">#   define DRAM_STMG0R                                  0x004</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#acdd3887d1c61811cdb6ab563ff817470">  365</a></span><span class="preprocessor">#   define DRAM_STMG1R                                  0x008</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a30ff89ef9c5bf4a1b49e13073810799d">  366</a></span><span class="preprocessor">#   define DRAM_SCTLR                                   0x00c</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a91a7a66c3652391d604633991ad72fcf">  367</a></span><span class="preprocessor">#   define DRAM_SREFR                                   0x010</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a86930ad860701546c72776f6323689c4">  368</a></span><span class="preprocessor">#   define DRAM_SEXTMR                                  0x014</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8526c5be1f5c86dbbc440ecc0db20d0f">  369</a></span><span class="preprocessor">#   define DRAM_DDLYR                                   0x024</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a922d3ae66a76115a7faa20d69f1933a1">  370</a></span><span class="preprocessor">#   define DRAM_DADRR                                   0x028</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a64efb01629529d2d340223b8fec9c75b">  371</a></span><span class="preprocessor">#   define DRAM_DVALR                                   0x02c</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad25ae8faf04f3fa1f425c520446f1e2a">  372</a></span><span class="preprocessor">#   define DRAM_DRPTR0                                  0x030</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3f265ffa690f7f68413c2d728a103d40">  373</a></span><span class="preprocessor">#   define DRAM_DRPTR1                                  0x034</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac571fa225a7e20538d039fba23bb2417">  374</a></span><span class="preprocessor">#   define DRAM_DRPTR2                                  0x038</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a056dbd4a64a85812e33400bf868a3489">  375</a></span><span class="preprocessor">#   define DRAM_DRPTR3                                  0x03c</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adc21959fb226841e3e1d442e1ea6b6da">  376</a></span><span class="preprocessor">#   define DRAM_SEFR                                    0x040</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab6d03e536482e49195d5b07e0ebf6e80">  377</a></span><span class="preprocessor">#   define DRAM_MAE                                     0x044</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a169376431d3c3b338c8ba972719f322b">  378</a></span><span class="preprocessor">#   define DRAM_ASPR                                    0x048</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac3c6b783d65105868c96520b560c6e78">  379</a></span><span class="preprocessor">#   define DRAM_SDLY0                                   0x04C</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0b5a81895340e95ce958f10e6fe4b112">  380</a></span><span class="preprocessor">#   define DRAM_SDLY1                                   0x050</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aab7b746cdb2416f9880412733f6574d4">  381</a></span><span class="preprocessor">#   define DRAM_SDLY2                                   0x054</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad358a74d838b8aa1007c764a0c71c771">  382</a></span><span class="preprocessor">#   define DRAM_MCR0                                    0x100</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac850fa0f42fb9fff096ffb18e52d3524">  383</a></span><span class="preprocessor">#   define DRAM_MCR1                                    0x104</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a47849839fb4a7c642f5899f7d8b75bef">  384</a></span><span class="preprocessor">#   define DRAM_MCR2                                    0x108</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a544f3fda626bfe283f300196de03fdfe">  385</a></span><span class="preprocessor">#   define DRAM_MCR3                                    0x10c</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa1f851f808b25878c1c55d094d9817d7">  386</a></span><span class="preprocessor">#   define DRAM_MCR4                                    0x110</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a238235d65681a4156b2aa2e804fcb459">  387</a></span><span class="preprocessor">#   define DRAM_MCR5                                    0x114</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae8d64e5f0de5acc70cc129e68d1022d2">  388</a></span><span class="preprocessor">#   define DRAM_MCR6                                    0x118</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae537067aad991ef1856b927514806f2d">  389</a></span><span class="preprocessor">#   define DRAM_MCR7                                    0x11c</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a870406e4d8663642c3a0da5b961bdbd5">  390</a></span><span class="preprocessor">#   define DRAM_MCR8                                    0x120</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9fc0b8c2fc153c6860d7dd7b48d5f8c5">  391</a></span><span class="preprocessor">#   define DRAM_MCR9                                    0x124</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ade557e954129964222afeb7edcdd74d7">  392</a></span><span class="preprocessor">#   define DRAM_MCR10                                   0x128</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aafd957753a374fe8131f360ef68694f6">  393</a></span><span class="preprocessor">#   define DRAM_MCR11                                   0x12c</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a466f27d4963c88dc36cf5b4380d382b7">  394</a></span><span class="preprocessor">#   define DRAM_BWCR                                    0x140</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span> </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span> </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">// PIO</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9f972601deb493f9c0897db196d19061">  398</a></span><span class="preprocessor">#define PIO_BASE                                        ((pio_reg_t *)0x01c20800)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span> </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span> </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">// UART</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7a07348b4332ff6b88abf6092347deba">  402</a></span><span class="preprocessor">#define UART0_BASE                                      ((uart_reg_t *)0x01c25000)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a383bf0c4670c3a7fa72df80f66331a46">  403</a></span><span class="preprocessor">#define UART1_BASE                                      ((uart_reg_t *)0x01c25400)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac9998d643534960b684d45a60b998421">  404</a></span><span class="preprocessor">#define UART2_BASE                                      ((uart_reg_t *)0x01c25800)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3eb7d5a767dae7774aa2b4be28e20a7e">  405</a></span><span class="preprocessor">#   define UART_RBR                                     0x000</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7a676f075475e46d27eb878977b867ec">  406</a></span><span class="preprocessor">#   define UART_THR                                     0x000</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7ff21e0cfc73a2db80c3907c5cac5a61">  407</a></span><span class="preprocessor">#   define UART_DLL                                     0x000</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad686c217adf0bc18745cc0578901a988">  408</a></span><span class="preprocessor">#   define UART_DLH                                     0x004</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aaf7aaa372e86b3aa99e6c78242be2722">  409</a></span><span class="preprocessor">#   define UART_IER                                     0x004</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aca0e454f5be62055b89329f25afc7ce0">  410</a></span><span class="preprocessor">#       define IER_PTIME                                (1UL &lt;&lt; 7)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa7fadcbbfdbde55471b8bc82014e54e0">  411</a></span><span class="preprocessor">#       define IER_EDSSI                                (1UL &lt;&lt; 3)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa57877e202ebf65e9f9b08e14b539fd3">  412</a></span><span class="preprocessor">#       define IER_ELSI                                 (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1e0a94b0c9c1c1dd9a38a9bbcf34f273">  413</a></span><span class="preprocessor">#       define IER_ETBEI                                (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8c98feb6953fbe0ac5ea029a51ee83dd">  414</a></span><span class="preprocessor">#       define IER_ERBFI                                (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a16add7e6b9f91a6698c5910704111b68">  415</a></span><span class="preprocessor">#   define UART_IIR                                     0x008</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a220a678f91ca8244b30fe813200c26c1">  416</a></span><span class="preprocessor">#   define UART_FCR                                     0x008</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a02ee6869befce871ff5adae2742a5e29">  417</a></span><span class="preprocessor">#       define FCR_RT                                   (3UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a773efd808b180dc8bda53e64d93e5f40">  418</a></span><span class="preprocessor">#       define FCR_RT_1                                 (0UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a13f21ad2944d806aa87cb243a122a5ea">  419</a></span><span class="preprocessor">#       define FCR_RT_QUARTER                           (1UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a34db2f115cbf723722ddf979a4c4fe5b">  420</a></span><span class="preprocessor">#       define FCR_RT_HALF                              (2UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aabc60291db0e846f43fdee03e6d91006">  421</a></span><span class="preprocessor">#       define FCR_RT_2_LESS                            (3UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adec40f234e06a055ba9f06eabc895f93">  422</a></span><span class="preprocessor">#       define FCR_TFT                                  (3UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a34082a9a603123e25717d303fedf9c5d">  423</a></span><span class="preprocessor">#       define FCR_TFT_EMPTY                            (0UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3bb5cb1694c8836ebceb56c49057f41d">  424</a></span><span class="preprocessor">#       define FCR_TFT_2                                (1UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a785663de18b1aca1c8749a7e189e6a40">  425</a></span><span class="preprocessor">#       define FCR_TFT_QUARTER                          (2UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adeb36f5701a0bfa033901caf2eb946ff">  426</a></span><span class="preprocessor">#       define FCR_TFT_HALF                             (3UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a452321ce3ca139fbed82d7c64f148104">  427</a></span><span class="preprocessor">#       define FCR_DMAM                                 (1UL &lt;&lt; 3)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab2dcd46279bd91634c3c6af411d3bb0c">  428</a></span><span class="preprocessor">#       define FCR_XFIFOR                               (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#abddc81da3d69a1a176ad46777684f80d">  429</a></span><span class="preprocessor">#       define FCR_RFIFOR                               (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab28a1634957045b23ccbccd7b021f88c">  430</a></span><span class="preprocessor">#       define FCR_FIFOE                                (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a36c30861e332468c7f1998648e706740">  431</a></span><span class="preprocessor">#   define UART_LCR                                     0x00c</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1cf80a668c79b3081803063178f40920">  432</a></span><span class="preprocessor">#       define LCR_DLAB                                 (1UL &lt;&lt; 7)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a896faa6ed28b750f3a5b9927ea12aedb">  433</a></span><span class="preprocessor">#       define LCR_BC                                   (1UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a45cef17a89c1bccd27f5ea466fa00a56">  434</a></span><span class="preprocessor">#       define LCR_EPS                                  (3UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa301f4b6a4dd23a8c69677f62b9b8506">  435</a></span><span class="preprocessor">#       define LCR_EPS_ODD                              (0UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af1f447435ecc5f4c221ab0b9032d0db6">  436</a></span><span class="preprocessor">#       define LCR_EPS_EVEN                             (1UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a45a3f2bfdcf75fe69f76f132f245c994">  437</a></span><span class="preprocessor">#       define LCR_PEN                                  (1UL &lt;&lt; 3)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a180c83a954cf1e7fb67c3e3704824fad">  438</a></span><span class="preprocessor">#       define LCR_STOP                                 (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a707c32aeb0ae1404a3ab3e1ec61b4259">  439</a></span><span class="preprocessor">#       define LCR_STOP_1                               (0UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8e2462227e8b601fb766463a1d1235f0">  440</a></span><span class="preprocessor">#       define LCR_STOP_2                               (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a48ad6e4e3833e1fbbc4019b3d025ed06">  441</a></span><span class="preprocessor">#       define LCR_DLS                                  (3UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a2067a72cc37bec0781c7c4cf7db031e8">  442</a></span><span class="preprocessor">#       define LCR_DLS_5                                (0UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7abf46fcffea273ca4b07709477dbf52">  443</a></span><span class="preprocessor">#       define LCR_DLS_6                                (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a908d252d5476dfa60a16693b651ca965">  444</a></span><span class="preprocessor">#       define LCR_DLS_7                                (2UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a975916a030f4bb22c07029d255f79b7f">  445</a></span><span class="preprocessor">#       define LCR_DLS_8                                (3UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8ef39bc0942ddd0411d87001d12224f4">  446</a></span><span class="preprocessor">#   define UART_MCR                                     0x010</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a5f4b481de2422aac0410cc807738e294">  447</a></span><span class="preprocessor">#       define MCR_SIRE                                 (1UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae31be7fcc3823ed4beb0398e8bd9c419">  448</a></span><span class="preprocessor">#       define MCR_AFCE                                 (1UL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9a36c894c4069f4d187aa465cb320632">  449</a></span><span class="preprocessor">#       define MCR_LOOP                                 (1UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aed27b96a2b261695692cfdec8bf8b1c5">  450</a></span><span class="preprocessor">#       define MCR_RTS                                  (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a213d57e849bb18388f24d65874af6325">  451</a></span><span class="preprocessor">#       define MCR_DTR                                  (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span> </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0f8ac527073d763bac90daba987361c6">  453</a></span><span class="preprocessor">#   define UART_LSR                                     0x014</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a71067c48bdde7dc6c5d0a1c56746e776">  454</a></span><span class="preprocessor">#   define UART_MSR                                     0x018</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3f93ee03b47d93061567e2979a9a2a5f">  455</a></span><span class="preprocessor">#   define UART_SCH                                     0x01c</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a56f33b7fdeb324df388af1eb8946738b">  456</a></span><span class="preprocessor">#   define UART_USR                                     0x07c</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a864fdb17f0e0976e22525023d61ae297">  457</a></span><span class="preprocessor">#       define USR_RFF                                  (1UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a869831f10bdfcb06bced3859f3c71355">  458</a></span><span class="preprocessor">#       define USR_RFNE                                 (1UL &lt;&lt; 3)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0926f45eb3c42efe7e2f45c50cbfbc4a">  459</a></span><span class="preprocessor">#       define USR_TFE                                  (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af9c27369f9f2e274d515658727edb952">  460</a></span><span class="preprocessor">#       define USR_TFNF                                 (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a40e69c97256a06fd91f57ca2d639bdf1">  461</a></span><span class="preprocessor">#       define USR_BUSY                                 (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aee8e37e7a95546fff68851ad1d455042">  462</a></span><span class="preprocessor">#   define UART_TFL                                     0x080</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab5cde082454201e12fad78b71537448b">  463</a></span><span class="preprocessor">#   define UART_RFL                                     0x084</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3337834a0f738581a60ecd9b1906a9eb">  464</a></span><span class="preprocessor">#   define UART_HALT                                    0x0a4</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span> </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">// SPI</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adeaa49ab944c7dcae2a868b0450232c8">  468</a></span><span class="preprocessor">#define SPI0_BASE                                       ((spi_reg_t *)0x01c05000)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">  469</a></span><span class="preprocessor">#define SPI1_BASE                                       ((spi_reg_t *)0x01c06000)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa101b6ae46c8e920a6a224902b40ddc4">  470</a></span><span class="preprocessor">#   define SPI_GCR                                      0x004</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7d915c8ec98c3c2f22954b90ccf624e5">  471</a></span><span class="preprocessor">#       define GCR_EN                                   (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1807ea53a9cca7e2aa73de1e6de697b6">  472</a></span><span class="preprocessor">#       define GCR_MODE                                 (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a37326209164e7e6c9ae5b63dcc6aa715">  473</a></span><span class="preprocessor">#       define GCR_MODE_MASTE                           (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9076e94794ac6f86dbcda28a9c567750">  474</a></span><span class="preprocessor">#       define GCR_MODE_SLAVE                           (0UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a512fffca688039e1e4937515147f8564">  475</a></span><span class="preprocessor">#       define GCR_TP_EN                                (1UL &lt;&lt; 7)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6f8961e8aa6c310e1de388e94594efe3">  476</a></span><span class="preprocessor">#       define GCR_SRST                                 (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adb360b2cc3fc823994d9f334867c72af">  477</a></span><span class="preprocessor">#   define SPI_TCR                                      0x008</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af7cbcd6d69128b8dc64d914afc424e76">  478</a></span><span class="preprocessor">#       define __TCR_CPHA(__CPHA)                       ((__CPHA) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0868d28672abaa4f7f0e72e7d697a827">  479</a></span><span class="preprocessor">#       define __TCR_CPOL(__CPOL)                       (((__CPOL) ^ 1) &lt;&lt; 1)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a141ba3eca2cc42e222fc45c187874b72">  480</a></span><span class="preprocessor">#       define __TCR_SPOL(__SPOL)                       (((__SPOL) ^ 1) &lt;&lt; 2)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">//      CPHA in [0, 1]</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a84f9bb35a58e6d856f7440603c0a0fa7">  482</a></span><span class="preprocessor">#       define TCR_CPHA(...)                            __TCR_CPHA((1, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment">//      CPOL in [0, 1]</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3a4b35b6df7aa5dc944b4d8ec1e330c6">  484</a></span><span class="preprocessor">#       define TCR_CPOL(...)                            __TCR_CPOL((0, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">//      SPOL in [0, 1]</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af121aeb2dbeefc3c0dda7b1eb1b72000">  486</a></span><span class="preprocessor">#       define TCR_SPOL(...)                            __TCR_SPOL((0, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a80d2fbe2e191632b27958e66a811acfc">  487</a></span><span class="preprocessor">#       define TCR_SSCTL                                (1UL &lt;&lt; 3)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a18ab62a62cd9c5d6e9a750ed06121f84">  488</a></span><span class="preprocessor">#       define __TCR_SS_SEL(__SEL)                      ((__SEL) &lt;&lt; 4)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">//      SEL in [0 .. 3]</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a33f95bba0f8b9293bdad08ba5970a8a2">  490</a></span><span class="preprocessor">#       define TCR_SS_SEL(...)                          __TCR_SS_SEL((3, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a53275dea8a77f2a5b73ac7ff18e00ad1">  491</a></span><span class="preprocessor">#       define TCR_SS_OWNER                             (1UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#acff5beb6cd59448d5adf951e3e746222">  492</a></span><span class="preprocessor">#       define TCR_SS_OWNER_SPI                         (0UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a5cbf15db49edc8c73e0ec23bd23b541c">  493</a></span><span class="preprocessor">#       define TCR_SS_OWNER_SOFTWARE                    (1UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adb39d4abb8fa4777a5dc1f7456994941">  494</a></span><span class="preprocessor">#       define __TCR_SS_LEVEL(__LVL)                    ((__LVL) &lt;&lt; 7)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment">//      LVL in [0 .. 1]</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ada18e0aba89494d612c88b68bcb34a6b">  496</a></span><span class="preprocessor">#       define TCR_SS_LEVEL(...)                        __TCR_SS_LEVEL((1, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a956f0bab1089166932f639edb35ecf6c">  497</a></span><span class="preprocessor">#       define TCR_DHB                                  (1UL &lt;&lt; 8)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a71172be364653e8cc2adb594ef9556dc">  498</a></span><span class="preprocessor">#       define TCR_DDB                                  (1UL &lt;&lt; 9)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a006ca271ee102130f7314dd99de52935">  499</a></span><span class="preprocessor">#       define TCR_RPSM                                 (1UL &lt;&lt; 10)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab568e8363faa4cd99ddeac32249ff68e">  500</a></span><span class="preprocessor">#       define TCR_RPSM_NORMAL                          (0UL &lt;&lt; 10)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a82b79b40a8eded7f2de12b6e8a73b8b9">  501</a></span><span class="preprocessor">#       define TCR_RPSM_RAPID                           (1UL &lt;&lt; 10)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a21b9ab2a1a4bdc54c01324e80ea3ccb6">  502</a></span><span class="preprocessor">#       define TCR_SDC                                  (1UL &lt;&lt; 11)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8ca7eb01c4e762ff01eba0de9a9d5106">  503</a></span><span class="preprocessor">#       define TCR_FBS                                  (1UL &lt;&lt; 12)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad50a18d1b7bc2b04020fb6cdba4b0d1b">  504</a></span><span class="preprocessor">#       define TCR_FBS_MSB_FIRST                        (0UL &lt;&lt; 12)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9b7b4a92d8ece9f546c00bb7b625f8dd">  505</a></span><span class="preprocessor">#       define TCR_FBS_LSB_FIRST                        (1UL &lt;&lt; 12)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a23323a0fce61c4a1d9075888eb0b8236">  506</a></span><span class="preprocessor">#       define TCR_SDM                                  (1UL &lt;&lt; 13)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a269d2c69c3a50770ff0194ee5084f0b8">  507</a></span><span class="preprocessor">#       define TCR_XCH                                  (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a26b7c15b3b208fc90b3d65f6d22bcbf1">  508</a></span><span class="preprocessor">#   define SPI_IER                                  0x010</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a56e304d26def0b6ab46b96e70eff4f22">  509</a></span><span class="preprocessor">#   define SPI_ISR                                  0x014</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8f9f9829cc040677bada0fd7e30243a1">  510</a></span><span class="preprocessor">#   define SPI_FCR                                  0x018</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a506b71adfe18dc5bb419cd4a8ae11fd2">  511</a></span><span class="preprocessor">#       define FCR_RX_TRIG_LEVEL(__LVL)             ((__LVL) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a63ba3251ecd1e13d68e3ae5ebd980c47">  512</a></span><span class="preprocessor">#       define FCR_RF_DRQ_EN                        (1UL &lt;&lt; 8)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0791933f3cb87e536df129ffd98967ba">  513</a></span><span class="preprocessor">#       define FCR_RX_DMA_MODE                      (1UL &lt;&lt; 9)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0989352088863dc6367cad83ff1123bb">  514</a></span><span class="preprocessor">#       define FCR_RX_DMA_MODE_NORMAL               (0UL &lt;&lt; 9)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4972d5ca3bc797a76e999040ff4bcd2f">  515</a></span><span class="preprocessor">#       define FCR_RX_DMA_MODE_DEDICATE             (1UL &lt;&lt; 9)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a88321bf089ecd90f64498c4f46a33957">  516</a></span><span class="preprocessor">#       define FCR_RX_FIFO_ACCESS_SIZE              (3UL &lt;&lt; 10)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac2cef0b37165660d057b54d3c4d65af0">  517</a></span><span class="preprocessor">#       define FCR_RX_FIFO_ACCESS_SIZE_BYTE         (0UL &lt;&lt; 10)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6a30e649f1c025658caf3c1d353813b7">  518</a></span><span class="preprocessor">#       define FCR_RX_FIFO_ACCESS_SIZE_WORD         (1UL &lt;&lt; 10)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad62e9f8c88b3e479365514d25e1a75f4">  519</a></span><span class="preprocessor">#       define FCR_RX_FIFO_ACCESS_SIZE_BY_BUS       (3UL &lt;&lt; 10)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7feb09d1df0df935c7750d59d1b7c2d4">  520</a></span><span class="preprocessor">#       define FCR_RF_TEST                          (1UL &lt;&lt; 14)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6bafd30acdd326d78d2cd0f16b1adb4c">  521</a></span><span class="preprocessor">#       define FCR_RF_RST                           (1UL &lt;&lt; 15)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7c2ef05fd8fcf748faddbd5bec05bfd4">  522</a></span><span class="preprocessor">#       define FCR_TX_TRIG_LEVEL(__LVL)             ((__LVL) &lt;&lt; 16)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adc4c6c31db7b1d5d816d9c38ae62b585">  523</a></span><span class="preprocessor">#       define FCR_TX_FIFO_ACCESS_SIZE              (3UL &lt;&lt; 26)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1c4de430139d1692b1e287a3287722f3">  524</a></span><span class="preprocessor">#       define FCR_TX_FIFO_ACCESS_SIZE_BYTE         (0UL &lt;&lt; 26)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a454533755b91c06380afe7aa880d29b1">  525</a></span><span class="preprocessor">#       define FCR_TX_FIFO_ACCESS_SIZE_WORD         (1UL &lt;&lt; 26)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a332054726ad0301653f63b9cff4c6b9e">  526</a></span><span class="preprocessor">#       define FCR_TX_FIFO_ACCESS_SIZE_BY_BUS       (3UL &lt;&lt; 26)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad69a0d9ce91de64fd0abaf92fd03f810">  527</a></span><span class="preprocessor">#       define FCR_TF_TEST                          (1UL &lt;&lt; 30)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab5a5ac9129367d5fe6c5235d1d5c9169">  528</a></span><span class="preprocessor">#       define FCR_TF_RST                           (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adfe3e4747a2d49605d77444922a30870">  529</a></span><span class="preprocessor">#   define SPI_FSR                                  0x01c</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a216c70056d8b30eb0e04901b37587a7d">  530</a></span><span class="preprocessor">#   define SPI_WCR                                  0x020</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a40e23d8cae8d9d4ad5ca04e492e1ce95">  531</a></span><span class="preprocessor">#   define SPI_CCR                                  0x024</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a5c2bd3b5b3deb952a7aa96e9a4c870b1">  532</a></span><span class="preprocessor">#       define CCR_CDR2(__N)                        ((__N) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad475d944b6946f878d0c7ed1a322da13">  533</a></span><span class="preprocessor">#       define CCR_CDR1(_N)                         ((__N) &lt;&lt; 8)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adaed40ed3cb1accfe0f905393ef625e1">  534</a></span><span class="preprocessor">#       define CCR_DRS                              (1UL &lt;&lt; 12)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1255dded447bc3def055811a38471d8a">  535</a></span><span class="preprocessor">#       define CCR_DRS_CDR1                         (0UL &lt;&lt; 12)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae20211ed6a9d7b5eda1eb0de40b02d2e">  536</a></span><span class="preprocessor">#       define CCR_DRS_CDR2                         (1UL &lt;&lt; 12)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad8467df4cc674ccfd67eac73309ad2a8">  537</a></span><span class="preprocessor">#   define SPI_MBC                                  0x030</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a25ca0a17d56a800c28d6d2b0aa4578df">  538</a></span><span class="preprocessor">#   define SPI_MTC                                  0x034</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a18ab0d9490e2b7db532ba3063af3dd26">  539</a></span><span class="preprocessor">#   define SPI_BCC                                  0x038</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a78498dabbb7fb024923b06417117f374">  540</a></span><span class="preprocessor">#   define SPI_TXD                                  0x200</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a2b8dd0885c0cac7940ee57cf8d7f4e4a">  541</a></span><span class="preprocessor">#   define SPI_RXD                                  0x300</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span> </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7cd89968db5f07f6721d95768f59e3de">  544</a></span><span class="preprocessor">#define TCON_BASE                                   ((tcon_reg_t *)0x01C0C000)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aea60e0596b1c0e0869d9c17749e8e165">  545</a></span><span class="preprocessor">#   define TCON_CTRL                                0x000</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a774afe20f1338dad8af3f78e2d205219">  546</a></span><span class="preprocessor">#       define TCON_CTRL_MODULE_EN                  (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#accbe19a6fb2c3c170bdc1bdd6f679e55">  547</a></span><span class="preprocessor">#       define TCON_CTRL_IO_MAP_SEL                 (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a762a1ce321ff183548affcaf0f237007">  548</a></span><span class="preprocessor">#       define TCON_CTRL_IO_MAP_SEL_TCON0           (0UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7ee02eb2cf9a4ff916f421fb4d4a3836">  549</a></span><span class="preprocessor">#       define TCON_CTRL_IO_MAP_SEL_TCON1           (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac8239eabfb17411e546256203cd0af20">  550</a></span><span class="preprocessor">#   define TCON_INT_REG0                            0x004</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a633c7d22a26e9f5fb867d44fb83cd726">  551</a></span><span class="preprocessor">#   define TCON_INT_REG1                            0x008</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad78a0d35c655be1d0e860b5860e37178">  552</a></span><span class="preprocessor">#   define TCON_FRM_CTRL                            0x010</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa4bbb0fc1370e726b4c4fc5876622c77">  553</a></span><span class="preprocessor">#       define TCON_FRM_CTRL_TCON0_FRM_EN           (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1272ad88920dac5053e71e2d4e9bec14">  554</a></span><span class="preprocessor">#       define TCON_FRM_CTRL_TCON0_FRM_MODE_R       (1UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4f3fc729efccfca5baf164ecc974da07">  555</a></span><span class="preprocessor">#       define TCON_FRM_CTRL_TCON0_FRM_MODE_R6      (0UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ada83668db42bdfb42ac9e59702dbc7b3">  556</a></span><span class="preprocessor">#       define TCON_FRM_CTRL_TCON0_FRM_MODE_R5      (1UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a74dd178961fe9a8a83c538a404476066">  557</a></span><span class="preprocessor">#       define TCON_FRM_CTRL_TCON0_FRM_MODE_G       (1UL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3a53d52e724d5c728037729992536b72">  558</a></span><span class="preprocessor">#       define TCON_FRM_CTRL_TCON0_FRM_MODE_G6      (0UL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a92c02a01469caac46ef389135169c746">  559</a></span><span class="preprocessor">#       define TCON_FRM_CTRL_TCON0_FRM_MODE_G5      (1UL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9f08371f87e2b3499fad0db25d57033b">  560</a></span><span class="preprocessor">#       define TCON_FRM_CTRL_TCON0_FRM_MODE_B       (1UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af8ee49f6d1cd40dba226ff311657b8b6">  561</a></span><span class="preprocessor">#       define TCON_FRM_CTRL_TCON0_FRM_MODE_B6      (0UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aeb9ffbc87cd13a45f77b81b3eba308a3">  562</a></span><span class="preprocessor">#       define TCON_FRM_CTRL_TCON0_FRM_MODE_B5      (1UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae0d76f593f993ce3f27ba5169cc18aab">  563</a></span><span class="preprocessor">#   define TCON_FRM_SEED0_R                         0x014</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a435e74098b178884f6f2fd62b3bb8cb7">  564</a></span><span class="preprocessor">#   define TCON_FRM_SEED0_G                         0x018</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab188b5b2dd0d571cfb2ca6b6758316f1">  565</a></span><span class="preprocessor">#   define TCON_FRM_SEED0_B                         0x01c</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a383782b0a2f04274dba57affb261f416">  566</a></span><span class="preprocessor">#   define TCON_FRM_SEED1_R                         0x020</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aca6417340612005af786b9acb4ea1835">  567</a></span><span class="preprocessor">#   define TCON_FRM_SEED1_G                         0x024</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a970d57be6e92954d56133e44e2fa4bd4">  568</a></span><span class="preprocessor">#   define TCON_FRM_SEED1_B                         0x028</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a66f135fd042c18b53ee36d63d76c5adf">  569</a></span><span class="preprocessor">#   define TCON_FRM_TBL0                            0x02c</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3ffc4c853b3570c726c6c7c60e23daa1">  570</a></span><span class="preprocessor">#   define TCON_FRM_TBL1                            0x030</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa31c7441eb34f6c0e58d695bd789a584">  571</a></span><span class="preprocessor">#   define TCON_FRM_TBL2                            0x034</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a27a79df65dc251b06d53bdd8eded6714">  572</a></span><span class="preprocessor">#   define TCON_FRM_TBL3                            0x038</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a2ec875903de6829d2e43043888af1564">  573</a></span><span class="preprocessor">#   define TCON0_CTRL                               0x040</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a05d2306c27551787d9c41ca9f48af1fa">  574</a></span><span class="preprocessor">#       define TCON0_CTRL_EN                        (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af44e2586be78c006ef2bce186a6f233b">  575</a></span><span class="preprocessor">#       define TCON0_CTRL_IF                        (3UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae961a16c07ca16c56aadb3f6317c0b22">  576</a></span><span class="preprocessor">#       define TCON0_CTRL_IF_HV                     (0UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a466acc3893eb99835fc69fb43eb2d624">  577</a></span><span class="preprocessor">#       define TCON0_CTRL_IF_8080                   (1UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adfcc3fba6897cb24250a6c9a8e5b1c47">  578</a></span><span class="preprocessor">#       define TCON0_CTRL_RBG_GBR                   (1UL &lt;&lt; 23)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a424361587e55841c935ef77af4ad778c">  579</a></span><span class="preprocessor">#       define __TCON0_CTRL_STA_DLY(__DLY)          ((__DLY) &lt;&lt; 4)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac86d9359586acac2ace812eaa730df26">  580</a></span><span class="preprocessor">#       define TCON0_CTRL_STA_DLY(...)              __TCON0_CTRL_STA_DLY((0x1FUL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa955dc0787640dcae8db8d79358ae0b8">  581</a></span><span class="preprocessor">#   define TCON0_CLK_CTRL                           0x044</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment">//      TODO: MAYBE ERROR</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab1793741b8fff9bc0c80b6b185b2f91e">  583</a></span><span class="preprocessor">#       define TCON0_CLK_CTRL_LCKL_EN               (0xFUL &lt;&lt; 28)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a286a4c006c8a3521f78aede60d4f3021">  584</a></span><span class="preprocessor">#       define __TCON0_CLK_CTRL_DCLKDIV(__DIV)      ((__DIV) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">//      Tdclk = Tsclk * DCLKDIV</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">//      if DCLK1 and DCLK2 are used, DIV in (5, 96)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment">//      if DCLK only, DIV in [2, 4 .. 255]</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a97b89d5de2342e26529bcd06aefb44e4">  588</a></span><span class="preprocessor">#       define TCON0_CLK_CTRL_DCLKDIV(...)          __TCON0_CLK_CTRL_DCLKDIV((255UL, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4b75904fce4523fb3f93e70b9dd70dba">  589</a></span><span class="preprocessor">#   define TCON0_BASIC_TIMING0                      0x048</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac663a1fb482bfc649e90f85977ff0b9f">  590</a></span><span class="preprocessor">#   define TCON0_BASIC_TIMING1                      0x04c</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a78c90a89b6ca53e6b67e6bd353166c22">  591</a></span><span class="preprocessor">#   define TCON0_BASIC_TIMING2                      0x050</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae5658eeec169dfef11b643676510c9a1">  592</a></span><span class="preprocessor">#   define TCON0_BASIC_TIMING3                      0x054</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8e33bfe3b0d1653860d41f38bbab2fab">  593</a></span><span class="preprocessor">#   define TCON0_HV_TIMING                          0x058</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3a3aa66701539092017833e8093bcf92">  594</a></span><span class="preprocessor">#   define TCON0_CPU_IF                             0x060</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac8c9a5a59b86f6c264f73b3e13cb3289">  595</a></span><span class="preprocessor">#   define TCON0_CPU_WR                             0x064</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adaca3ad83d5554166572856336d28fe7">  596</a></span><span class="preprocessor">#   define TCON0_CPU_RD                             0x068</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aaddbf1a0d9e39efff48614eef0696da2">  597</a></span><span class="preprocessor">#   define TCON0_CPU_RD_NX                          0x06c</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8f2954eeedc9fb5183d9ac51cc5cdb0e">  598</a></span><span class="preprocessor">#   define TCON0_IO_CTRL0                           0x088</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a2340b61b6f187b68154f4b9aa4843d00">  599</a></span><span class="preprocessor">#       define TCON0_IO_CTRL0_DCLK_SEL              (3UL &lt;&lt; 28)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a5a9e8b2befcec45811d98daac7d5d09b">  600</a></span><span class="preprocessor">#       define TCON0_IO_CTRL0_DCLK_SEL_DCLK0        (0UL &lt;&lt; 28)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa84119b87b2ed1003a630cd117d60998">  601</a></span><span class="preprocessor">#       define TCON0_IO_CTRL0_DCLK_SEL_DCLK1        (1UL &lt;&lt; 28)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0331b91629cfaa10931071dd076bb61c">  602</a></span><span class="preprocessor">#       define TCON0_IO_CTRL0_DCLK_SEL_DCLK2        (2UL &lt;&lt; 28)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#abf742ad2f1c78f64d9063e8be0345582">  603</a></span><span class="preprocessor">#       define TCON0_IO_CTRL0_IO3_INV               (1UL &lt;&lt; 27)     </span><span class="comment">// DEN</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae73f38bb20ecbbce5ba1d7ce0da35d59">  604</a></span><span class="preprocessor">#       define TCON0_IO_CTRL0_IO2_INV               (1UL &lt;&lt; 26)     </span><span class="comment">// CLK</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7cf061124f223612316ee1659269c17b">  605</a></span><span class="preprocessor">#       define TCON0_IO_CTRL0_IO1_INV               (1UL &lt;&lt; 25)     </span><span class="comment">// H_SYNC</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aecb5db2c34c9818aaeb452e54274b59d">  606</a></span><span class="preprocessor">#       define TCON0_IO_CTRL0_IO0_INV               (1UL &lt;&lt; 24)     </span><span class="comment">// V_SYNC</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9f7793d0e17a05f1e66696a6317a6942">  607</a></span><span class="preprocessor">#   define TCON0_IO_CTRL1                           0x08c</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a5d058514bc8831e2b5f8a0fcaf33bfe9">  608</a></span><span class="preprocessor">#   define TCON1_CTRL                               0x090</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3e629fc34da1fdb5b221c632919b028a">  609</a></span><span class="preprocessor">#       define TCON1_CTRL_EN                        (1UL &lt;&lt; 31)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af64ab2475890cddb86194b9801392ac6">  610</a></span><span class="preprocessor">#   define TCON1_BASIC0                             0x094</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ace6bd90a0543a366d59d174df70f3a0f">  611</a></span><span class="preprocessor">#   define TCON1_BASIC1                             0x098</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af50c5c5b5805f1bffa983b73644244fe">  612</a></span><span class="preprocessor">#   define TCON1_BASIC2                             0x09c</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9750134a8055220680c0a26bc67385a9">  613</a></span><span class="preprocessor">#   define TCON1_BASIC3                             0x0a0</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0f671b7daf9015a39b4051326610f8b2">  614</a></span><span class="preprocessor">#   define TCON1_BASIC4                             0x0a4</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a83fa7f8865d6d048aafdb1d6f2f155e3">  615</a></span><span class="preprocessor">#   define TCON1_BASIC5                             0x0a8</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af5e7fb97e41fc8f2a197176615756108">  616</a></span><span class="preprocessor">#   define TCON1_IO_CTRL0                           0x0f0</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa2a1ff20b085e70b018c07e242409fc4">  617</a></span><span class="preprocessor">#   define TCON1_IO_CTRL1                           0x0f4</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac125bd4bdc148a6cef43410942a4f9db">  618</a></span><span class="preprocessor">#   define TCON_DEBUG_INFO                          0x0fc</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span> </div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span> </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aee993e1f3b4e9106fe7838b0388826c6">  621</a></span><span class="preprocessor">#define DEBE_BASE                                   ((debe_reg_t *)0x01E60000)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a24cc90c76e2bd1dd056776cdc5653de0">  622</a></span><span class="preprocessor">#   define DEBE_MODE_CTRL                           0x800</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">//      LAYER in [0 .. 3]</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4ba86ec5b17861a13951272c0210958b">  624</a></span><span class="preprocessor">#       define DEBE_MODE_CTRL_LAYER_EN(__LAYER)     ((1UL &lt;&lt; __LAYER) &lt;&lt; 8)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac83b17b011669f62db2b4f23e0c08519">  625</a></span><span class="preprocessor">#       define DEBE_MODE_CTRL_CHANNEL_START         (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a2ca3b3edd93b2708f182a4886b72bf57">  626</a></span><span class="preprocessor">#       define DEBE_MODE_CTRL_DEBE_EN               (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a057d3943cafa1dc6984f66cb2edc7fc6">  627</a></span><span class="preprocessor">#   define DEBE_BACKCOLOR                           0x804</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a58ba2412651df0f081fbda4412729bb8">  628</a></span><span class="preprocessor">#   define DEBE_DISP_SIZE                           0x808</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">//      W: 11-bit</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9569c5d267f5074c80cb903dc760951b">  630</a></span><span class="preprocessor">#       define DEBE_DISP_SIZE_WIDTH(__W)            (((__W) - 1) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment">//      H: 11-bit</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a75779556389f6ee8d1f9309bac2fd112">  632</a></span><span class="preprocessor">#       define DEBE_DISP_SIZE_HEIGHT(__H)           (((__H) - 1) &lt;&lt; 16)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a2a1d7f0b2b1edcadeb79161a3d7dbebe">  633</a></span><span class="preprocessor">#   define DEBE_LAY0_SIZE                           0x810</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a90e78c0d59d77f4f4e9adac48a2ec963">  634</a></span><span class="preprocessor">#   define DEBE_LAY1_SIZE                           0x814</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a26dd1a04795e97155f898d26c47908f0">  635</a></span><span class="preprocessor">#   define DEBE_LAY2_SIZE                           0x818</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8c38f1fb243f4b1a339dd21d943b62d3">  636</a></span><span class="preprocessor">#   define DEBE_LAY3_SIZE                           0x81c</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">//      W: 11-bit</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3cd51976ef0e030e47cc6e3ff0416200">  638</a></span><span class="preprocessor">#       define DEBE_LAY_SIZE_WIDTH(__W)             (((__W) - 1) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">//      H: 11-bit</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9414c45a03d3b295b1692abed2a54515">  640</a></span><span class="preprocessor">#       define DEBE_LAY_SIZE_HEIGHT(__H)            (((__H) - 1) &lt;&lt; 16)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aaf47844c3584b3938db2e6ca0c97d952">  641</a></span><span class="preprocessor">#   define DEBE_LAY0_CODNT                          0x820</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9ab634d934b250a8722eda03ee50b425">  642</a></span><span class="preprocessor">#   define DEBE_LAY1_CODNT                          0x824</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af50b62e6ec7f1b9a7ca9d124f3366f29">  643</a></span><span class="preprocessor">#   define DEBE_LAY2_CODNT                          0x828</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8dc9c604fe98abdbbea39509d6e0073a">  644</a></span><span class="preprocessor">#   define DEBE_LAY3_CODNT                          0x82c</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad978eba93800aaaba0f7043bdddfe143">  645</a></span><span class="preprocessor">#       define DEBE_LAY_CODNT_X(__X)                ((__X) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aca81abe89fc14a1d12b8b9e712f23bad">  646</a></span><span class="preprocessor">#       define DEBE_LAY_CODNT_Y(__Y)                ((__Y) &lt;&lt; 16)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aac106b6b3b3b1b8ba57ef67963847c72">  647</a></span><span class="preprocessor">#   define DEBE_LAY0_LINEWIDTH                      0x840</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af28c45d4758728e63f0991c4d52eb502">  648</a></span><span class="preprocessor">#   define DEBE_LAY1_LINEWIDTH                      0x844</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#acee93b7414dc1e3d97aba20b3efd7df0">  649</a></span><span class="preprocessor">#   define DEBE_LAY2_LINEWIDTH                      0x848</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a32265d9098616243bb01fca461ed2f28">  650</a></span><span class="preprocessor">#   define DEBE_LAY3_LINEWIDTH                      0x84c</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a187672f7c74a117490ed3fe5980f077d">  651</a></span><span class="preprocessor">#       define DEBE_LAY_LINEWIDTH_BIT(__W)          (__W)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a44b23b4b0bb4afff817c20d7e7fb2a41">  652</a></span><span class="preprocessor">#       define DEBE_LAY_LINEWIDTH_BYTE(__W)         ((__W) &lt;&lt; 3)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1b6f1e927a57d651a39e4a47df6c1dc1">  653</a></span><span class="preprocessor">#       define DEBE_LAY_LINEWIDTH_HWORD(__W)        ((__W) &lt;&lt; 4)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0c3c21d05d68a92b30c5ba91a1b4984c">  654</a></span><span class="preprocessor">#       define DEBE_LAY_LINEWIDTH_WORD(__W)         ((__W) &lt;&lt; 5)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aef0917ec992a30014337bce20f9ce5ed">  655</a></span><span class="preprocessor">#   define DEBE_LAY0_FB_ADDR0                       0x850</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a01b4e0966153a0b06b037c3d935b0b2a">  656</a></span><span class="preprocessor">#   define DEBE_LAY1_FB_ADDR0                       0x854</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac3e6b52dc91a6ec834c49b04737bd510">  657</a></span><span class="preprocessor">#   define DEBE_LAY2_FB_ADDR0                       0x858</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#afe05c47d77d418d16a2e68d520d09e22">  658</a></span><span class="preprocessor">#   define DEBE_LAY3_FB_ADDR0                       0x85c</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a05361adc45100a8308823f609e020be9">  659</a></span><span class="preprocessor">#   define DEBE_LAY0_FB_ADDR1                       0x860</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7491fd557712c7d0c2dcde0d3ce81ed1">  660</a></span><span class="preprocessor">#   define DEBE_LAY1_FB_ADDR1                       0x864</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1409bf1f01e749a18571394002dc7ae9">  661</a></span><span class="preprocessor">#   define DEBE_LAY2_FB_ADDR1                       0x868</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7f34c3ffdf2dd14bed56fb1bc534ff97">  662</a></span><span class="preprocessor">#   define DEBE_LAY3_FB_ADDR1                       0x86c</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aee924928f324198b3916f2921b2b7905">  663</a></span><span class="preprocessor">#   define DEBE_REGBUFF_CTRL                        0x870</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a2c326b1e0989d6897085e90c5766de49">  664</a></span><span class="preprocessor">#       define DEBE_REGBUFF_CTRL_DIABLE_AUTO_RELOAD (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aafc0c22e581d145528b48e239e8f840c">  665</a></span><span class="preprocessor">#       define DEBE_REGBUFF_CTRL_RELOAD             (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0b9b8364e2f4f113b14de070476ef6bb">  666</a></span><span class="preprocessor">#   define DEBE_CK_MAX                              0x880</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aca4dd67ea1e330e77a281aacb392a555">  667</a></span><span class="preprocessor">#   define DEBE_CK_MIN                              0x884</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0a5680a770c7e3ad7a9f81069f05391e">  668</a></span><span class="preprocessor">#   define DEBE_CK_CFG                              0x888</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6182e9e6d5f9338f5e8cb2dfa4aa8d27">  669</a></span><span class="preprocessor">#   define DEBE_LAY0_ATT_CTRL0                      0x890</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a91580b8bd601f2fd80b7addebadd6580">  670</a></span><span class="preprocessor">#   define DEBE_LAY1_ATT_CTRL0                      0x894</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af85c3817cd58e13f6a286f206261050d">  671</a></span><span class="preprocessor">#   define DEBE_LAY2_ATT_CTRL0                      0x898</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a60f5f35fc5189e5c29980484a37c53b2">  672</a></span><span class="preprocessor">#   define DEBE_LAY3_ATT_CTRL0                      0x89c</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a003aa6c792eec4a0c2740f48bd018f94">  673</a></span><span class="preprocessor">#   define DEBE_LAY0_ATT_CTRL1                      0x8a0</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac04842d8ac180ffc4da656617c9083ab">  674</a></span><span class="preprocessor">#   define DEBE_LAY1_ATT_CTRL1                      0x8a4</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0be60bb5c05e2c901137c91901a1b4e3">  675</a></span><span class="preprocessor">#   define DEBE_LAY2_ATT_CTRL1                      0x8a8</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6edda76010a77aa313990800f235d16e">  676</a></span><span class="preprocessor">#   define DEBE_LAY3_ATT_CTRL1                      0x8ac</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a289bbeb747db343c8fb9f684efcc16a7">  677</a></span><span class="preprocessor">#   define DEBE_HWC_CTRL                            0x8d8</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af89e9a77f955cfa9594f97cd7859d656">  678</a></span><span class="preprocessor">#   define DEBE_HWCFB_CTRL                          0x8e0</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0288606ef3907e1f86d64414a405ad2b">  679</a></span><span class="preprocessor">#   define DEBE_WB_CTRL                             0x8f0</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9f334a017ce1363d60bceffb60e292d6">  680</a></span><span class="preprocessor">#   define DEBE_WB_ADDR                             0x8f4</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aea7baf85152d320de3bc13263877bcad">  681</a></span><span class="preprocessor">#   define DEBE_WB_LW                               0x8f8</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac73cc629599711b0b4941c8888ae1b60">  682</a></span><span class="preprocessor">#   define DEBE_IYUV_CH_CTRL                        0x920</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a64e104e3506480f98924cf20fd8f5095">  683</a></span><span class="preprocessor">#   define DEBE_CH0_YUV_FB_ADDR                     0x930</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a646c7f169fcd3b5aae919d8fce07e7a2">  684</a></span><span class="preprocessor">#   define DEBE_CH1_YUV_FB_ADDR                     0x934</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3398b570e2168c1dafd63832d2dedbcc">  685</a></span><span class="preprocessor">#   define DEBE_CH2_YUV_FB_ADDR                     0x938</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac544eb7a0fd490500c8894a34c121fb5">  686</a></span><span class="preprocessor">#   define DEBE_CH0_YUV_BLW                         0x940</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab8d9b0fa9178a19b97c0d1d44df19f41">  687</a></span><span class="preprocessor">#   define DEBE_CH1_YUV_BLW                         0x944</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aebad29dbdcb0c08c872698196bd6a733">  688</a></span><span class="preprocessor">#   define DEBE_CH2_YUV_BLW                         0x948</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad0567ebe64dd764d056190a40efc3500">  689</a></span><span class="preprocessor">#   define DEBE_COEF00                              0x950</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#affc8887dcec9eb6e923216a00dac2bdb">  690</a></span><span class="preprocessor">#   define DEBE_COEF01                              0x954</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a86830b9535b9f9d4ae81b206e9bcfac4">  691</a></span><span class="preprocessor">#   define DEBE_COEF02                              0x958</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#afd82d73236ad626d74b8dffbae64163d">  692</a></span><span class="preprocessor">#   define DEBE_COEF03                              0x95c</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a467c94a4a812c94894db546153201f8e">  693</a></span><span class="preprocessor">#   define DEBE_COEF10                              0x960</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae63068b336db3ac3fa1cdb4606d2203e">  694</a></span><span class="preprocessor">#   define DEBE_COEF11                              0x964</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa3a5bcf39c2b099332b66c155eb990bb">  695</a></span><span class="preprocessor">#   define DEBE_COEF12                              0x968</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a428302fe3315335b5cb2a259f9924314">  696</a></span><span class="preprocessor">#   define DEBE_COEF13                              0x96c</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#abb069810081d2c0c96359e5b3aa39664">  697</a></span><span class="preprocessor">#   define DEBE_COEF20                              0x970</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a32c2a2fc3195575beb53cdcba69da847">  698</a></span><span class="preprocessor">#   define DEBE_COEF21                              0x974</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0cb6401a5bfe54b8bb19c9909811df2c">  699</a></span><span class="preprocessor">#   define DEBE_COEF22                              0x978</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ade69f766289b6aa5fdd365e80f820230">  700</a></span><span class="preprocessor">#   define DEBE_COEF23                              0x97c</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span> </div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span> </div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a63a92306b46c28e9a73d1c127907e4f7">  703</a></span><span class="preprocessor">#define TVE_BASE                                    ((tve_reg_t *)0x01c0a000)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#abb2fe81fbefd170d22b644c60aee97b1">  704</a></span><span class="preprocessor">#   define TVE_ENABLE                               0x000</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a72fa5b92941068a53247e7f55cbf0742">  705</a></span><span class="preprocessor">#       define __TVE_ENABLE_DAC_MAP(__DAC, __OUT)   ((__OUT) &lt;&lt; (((__DAC) + 1) &lt;&lt; 2))</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a24efa573091ca3ff87fe65763c2165e0">  706</a></span><span class="preprocessor">#       define TVE_ENABLE_DAC_MAP(__DAC, ...)       __TVE_ENABLE_DAC_MAP(_DAC, (0xF, ##__VA_ARGS__))</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a32987fb8eb87b820bc75e8d9753e192c">  707</a></span><span class="preprocessor">#       define TVE_ENABLE_EN                        (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a14f7a34556283182c07d90c15996c0c2">  708</a></span><span class="preprocessor">#   define TVE_CFG0                                 0x004</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4b620e950b426b3dda178497860c5b2a">  709</a></span><span class="preprocessor">#       define TVE_CFG0_YC_EN                       (1UL &lt;&lt; 17)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a730d9b10b1bfae4a55098d21c95fce0c">  710</a></span><span class="preprocessor">#       define TVE_CFG0_CVBS_EN                     (1UL &lt;&lt; 16)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#afe34bd08ef483a1f1c6811e73b0b4b85">  711</a></span><span class="preprocessor">#       define TVE_CFG0_TVMODE_SELECT(...)          ((0xF, ##__VA_ARGS__) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a01c1078082faa0a4f9bb61638b797596">  712</a></span><span class="preprocessor">#   define TVE_DAC1                                 0x008</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab936284d7565a627ec55cd2daa92cb56">  713</a></span><span class="preprocessor">#       define TVE_DAC1_CLOCK_INVERT                (1UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8745d7934018cbc5a79443156af315c7">  714</a></span><span class="preprocessor">#       define TVE_DAC1_DAC_EN(__DAC)               (1UL &lt;&lt; (__DAC))</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a5b6837956feb5a78bc7c7d73543a8ee0">  715</a></span><span class="preprocessor">#   define TVE_NOTCH                                0x00c</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8cf804511abcfe7b08494b129b1664a2">  716</a></span><span class="preprocessor">#   define TVE_CHROMA_FREQUENCY                     0x010</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac61110cff8bc79361464236bce0def30">  717</a></span><span class="preprocessor">#   define TVE_PORCH                                0x014</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#abf0973ca470c22ad3f92e851cda503a8">  718</a></span><span class="preprocessor">#   define TVE_LINE                                 0x01c</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a5d408c777f8c21a609c8517ba0c5cd42">  719</a></span><span class="preprocessor">#   define TVE_LEVEL                                0x020</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7c535ab42163be858dd168394a2c582a">  720</a></span><span class="preprocessor">#   define TVE_DAC2                                 0x024</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1dd6c3e1451b96fe21303cabfd8c36ca">  721</a></span><span class="preprocessor">#   define TVE_DETECT_STATUS                        0x038</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8582c73eacee67c9c4a4fbfaea9934f7">  722</a></span><span class="preprocessor">#   define TVE_CBCR_LEVEL                           0x10c</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a32a864065b2bb2a7ffb24727a9e4c6ee">  723</a></span><span class="preprocessor">#   define TVE_BURST_WIDTH                          0x114</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8a225d44781cc738f1ac65d254f0e065">  724</a></span><span class="preprocessor">#   define TVE_CBCR_GAIN                            0x118</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4453febf8e2335e6f3c5d67b449551d6">  725</a></span><span class="preprocessor">#   define TVE_SYNC_VBI                             0x11c</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af4604486865fa5b08543734dbd080dba">  726</a></span><span class="preprocessor">#   define TVE_ACTIVE_LINE                          0x124</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1f6f04b3783a648587e7ad983a4eb595">  727</a></span><span class="preprocessor">#   define TVE_CHROMA                               0x128</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae383fc599a23f22720cd7e9366e5a01c">  728</a></span><span class="preprocessor">#   define TVE_ENCODER                              0x12c</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae199fd351f62230340fedb878a57ffd3">  729</a></span><span class="preprocessor">#   define TVE_RESYNC                               0x130</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8330c8fca212cd56381aabc2ff3b6bd3">  730</a></span><span class="preprocessor">#   define TVE_SLAVE                                0x134</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span> </div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span> </div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a251f8c6600afee0dddf950c7a41d4723">  733</a></span><span class="preprocessor">#define TIMER_BASE                                  ((timer_reg_t *)0x01c20c00)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7b13de4f5fd0926fc097d3708c1f1734">  734</a></span><span class="preprocessor">#   define TMR_IRQ_EN                               0x000</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af13d20bd9a3999038f8496fce036081e">  735</a></span><span class="preprocessor">#   define TMR_IRQ_STA                              0x004</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6aeec519716652c279c12b663969a8bd">  736</a></span><span class="preprocessor">#   define TMR0_CTRL                                0x010</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac98cfc0128b3452ff68503dc4fc577f8">  737</a></span><span class="preprocessor">#   define TMR0_INTV_VALUE                          0x014</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7a87cc843fd5c019f4f84d4dd7506079">  738</a></span><span class="preprocessor">#   define TMR0_CUR_VALUE                           0x018</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab40717a2fa4451c3140175cc0a201984">  739</a></span><span class="preprocessor">#   define TMR1_CTRL                                0x020</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a22c7bb9605b1cbba548b1c154a41291f">  740</a></span><span class="preprocessor">#   define TMR1_INTV_VALUE                          0x024</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8aafa300f8f03e2544d238c61bce33f2">  741</a></span><span class="preprocessor">#   define TMR1_CUR_VALUE                           0x028</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9f95cb9dbf7d8bc625d56d12f5e08898">  742</a></span><span class="preprocessor">#   define TMR2_CTRL                                0x030</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af6001dc098179be3704d2c46fe9dfea5">  743</a></span><span class="preprocessor">#   define TMR2_INTV_VALUE                          0x034</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6acd96ab0856a81442791a9b5f0b632b">  744</a></span><span class="preprocessor">#   define TMR2_CUR_VALUE                           0x038</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aedd6157ebe2d7b212494fc10248bb57e">  745</a></span><span class="preprocessor">#       define TMR_CTRL_MODE                        (1UL &lt;&lt; 7)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4f8cb2b48d6f4c13a6c243fbedc8475d">  746</a></span><span class="preprocessor">#       define TMR_CTRL_MODE_CONTINUOUS             (0UL &lt;&lt; 7)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a97163089576e5144334b58708a44254b">  747</a></span><span class="preprocessor">#       define TMR_CTRL_MODE_SINGLE                 (1UL &lt;&lt; 7)</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac20f2fa7a6fe9d21f7167df66d29a570">  748</a></span><span class="preprocessor">#       define TMR_CTRL_CLK_SRC                     (3UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa58822630ae7dd72dc4f5d522146f4db">  749</a></span><span class="preprocessor">#       define TMR_CTRL_CLK_SRC_LOSC                (0UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a399fffc8722ea47166574896d4250b09">  750</a></span><span class="preprocessor">#       define TMR_CTRL_CLK_SRC_OSC24M              (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af6b9fdae2419af14dbaa622a377f0594">  751</a></span><span class="preprocessor">#       define TMR_CTRL_RELOAD                      (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae4cf2b1c982ff422d62d65329ed040ad">  752</a></span><span class="preprocessor">#       define TMR_CTRL_EN                          (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a579fb7f7ceed92dd6b02fe28656b6493">  753</a></span><span class="preprocessor">#   define AVS_CNT_CTL                              0x080</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a183c1b1a99fed2b4ed7ea04cc0c43eca">  754</a></span><span class="preprocessor">#   define AVS_CNT0                                 0x084</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3826c2083b275c41da609e6880fa7c51">  755</a></span><span class="preprocessor">#   define AVS_CNT1                                 0x088</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a38319fff2f2ba89cf042d766645f4006">  756</a></span><span class="preprocessor">#   define AVS_CNT_DIV                              0x08c</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a07b40e15a561ea95354499f73be0e1da">  757</a></span><span class="preprocessor">#   define WDOG_IRQ_EN                              0x0a0</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab211394c063a2daa5d4183ca27c94725">  758</a></span><span class="preprocessor">#   define WDOG_IRQ_STA                             0x0a4</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa003f9aa1fb6c65fce053420f730bfbc">  759</a></span><span class="preprocessor">#   define WDOG_CTRL                                0x0b0</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a325d7685a842e29dbf0571b0f8387177">  760</a></span><span class="preprocessor">#   define WDOG_CFG                                 0x0b4</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac634a6e56c1fd9d8243c2912b5601128">  761</a></span><span class="preprocessor">#   define WDOG_MODE                                0x0b8</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span> </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span> </div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a762b0b8eb264ea901df4ab6c07d5f7c9">  764</a></span><span class="preprocessor">#define MUSB_BASE                                   ((musb_reg_t *)0x01c13000)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment">//  use naming spec form musbmhdrc document</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a22ef65f5dbcfa43b14d5bd2ae872b64d">  766</a></span><span class="preprocessor">#   define MUSB_FAddr                               0x0098</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a40ae116582f000077b5523926a00953a">  767</a></span><span class="preprocessor">#   define MUSB_Power                               0x0040</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a27e2c922ba6a513ca9ea25b0c4b7a7a4">  768</a></span><span class="preprocessor">#       define MUSBD_Power_ISOUpdate                (1UL &lt;&lt; 7)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aaab20e385ebaf89eba65979682932cad">  769</a></span><span class="preprocessor">#       define MUSBD_Power_SoftConn                 (1UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a67dcbe91682cd6192f84b9c587b578b3">  770</a></span><span class="preprocessor">#       define MUSBD_Power_HSEnab                   (1UL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6d9ef44de2da7f09c968968f7d663d1f">  771</a></span><span class="preprocessor">#       define MUSB_Power_HSMode                    (1UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab890ac3b90e1830711f8674dada4edf9">  772</a></span><span class="preprocessor">#       define MUSB_Power_Reset                     (1UL &lt;&lt; 3)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a2e99fd2a4e7a134f488aafd6b302772d">  773</a></span><span class="preprocessor">#       define MUSB_Power_Resume                    (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a03aa37dbf0e04e390ed101ff95ac28fb">  774</a></span><span class="preprocessor">#       define MUSB_Power_SuspendMode               (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aefe68e2936955d0c07426bfe5db53bea">  775</a></span><span class="preprocessor">#       define MUSB_Power_EnableSuspendM            (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a66d4ce53a27daf174c2afba97181b6b9">  776</a></span><span class="preprocessor">#   define MUSB_IntrTx                              0x0044</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7722867c02366a75e24f86edf239432e">  777</a></span><span class="preprocessor">#   define MUSB_IntrRx                              0x0046</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac860242c2ce224d5edb3372dc2d12cb3">  778</a></span><span class="preprocessor">#   define MUSB_IntrTxE                             0x0048</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a68a6eb2f7624aeb1a192ff5c4b3b3367">  779</a></span><span class="preprocessor">#   define MUSB_IntrRxE                             0x004a</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0b5abdfeb4642b5c326074174d778f16">  780</a></span><span class="preprocessor">#   define MUSB_IntrUSB                             0x004c</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af560f6b86fe5283302ebca6023f93c04">  781</a></span><span class="preprocessor">#       define MUSBD_IntrUSB_VBusError              (1UL &lt;&lt; 7)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6b245493ede5a92fded2481eda09ad46">  782</a></span><span class="preprocessor">#       define MUSB_IntrUSB_SessReq                 (1UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad749d02adb0a060134dba155e6494b12">  783</a></span><span class="preprocessor">#       define MUSB_IntrUSB_Discon                  (1UL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a66df985b5e5b91ef41af6aa5b9937d8f">  784</a></span><span class="preprocessor">#       define MUSBH_IntrUSB_Conn                   (1UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a802f48e65d03ecef61a5accf28338645">  785</a></span><span class="preprocessor">#       define MUSB_IntrUSB_SOF                     (1UL &lt;&lt; 3)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8d45a8cc5419f7a2f271ecbb31fe93f2">  786</a></span><span class="preprocessor">#       define MUSBD_IntrUSB_Reset                  (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aed0ffe9683af2c028e46d49802e44830">  787</a></span><span class="preprocessor">#       define MUSBH_IntrUSB_Babble                 (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a901aaaadf2dc4b8635b35574332a3453">  788</a></span><span class="preprocessor">#       define MUSB_IntrUSB_Resume                  (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3ed4a824b52d0ce0fec05212113adbe1">  789</a></span><span class="preprocessor">#       define MUSBD_IntrUSB_Suspend                (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adf7fa538e27e8818c475775680f904b5">  790</a></span><span class="preprocessor">#   define MUSB_IntrUSBE                            0x0050</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a69195f3c4bc3287b5d90c10c64a2252e">  791</a></span><span class="preprocessor">#       define MUSBD_IntrUSBE_VBusError             (1UL &lt;&lt; 7)</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a51b3b5316187380f302f1c09f240d6e8">  792</a></span><span class="preprocessor">#       define MUSB_IntrUSBE_SessReq                (1UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a49c50a8f2a06f7a10b3dd8994ecaf65e">  793</a></span><span class="preprocessor">#       define MUSB_IntrUSBE_Discon                 (1UL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0d3d9696ad98fb2ea87beb30cf93155c">  794</a></span><span class="preprocessor">#       define MUSBH_IntrUSBE_Conn                  (1UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#afbce8a1c95f2e9b928b4c4105d195aab">  795</a></span><span class="preprocessor">#       define MUSB_IntrUSBE_SOF                    (1UL &lt;&lt; 3)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a07e7f5f12dbc13807b06bdc2e56cf880">  796</a></span><span class="preprocessor">#       define MUSBD_IntrUSBE_Reset                 (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8b780973ca9017b62656147c6e6c3dde">  797</a></span><span class="preprocessor">#       define MUSBH_IntrUSBE_Babble                (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a99f2f7672dd6f70cd2ce893bef326741">  798</a></span><span class="preprocessor">#       define MUSB_IntrUSBE_Resume                 (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae9897f415bd25345c06be92f2b87c77a">  799</a></span><span class="preprocessor">#       define MUSBD_IntrUSBE_Suspend               (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac56170fa72b7ce78bb45a510ce07207c">  800</a></span><span class="preprocessor">#   define MUSB_Frame                               0x0054</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad6a974064cf66284eae342902efb1277">  801</a></span><span class="preprocessor">#   define MUSB_Index                               0x0042</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8931162fee49ce5614f144a2bd55f671">  802</a></span><span class="preprocessor">#   define MUSB_Testmode                            0x007c</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span> </div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aee9f6341b30b70d83589c92e1e3edcdd">  804</a></span><span class="preprocessor">#   define MUSB_TxMaxP                              0x0080</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad3de946de51daaba30920a0abd7914bb">  805</a></span><span class="preprocessor">#   define MUSB_CSR0                                0x0082</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac710a9765ca74727e224e86b23a7f798">  806</a></span><span class="preprocessor">#       define MUSBD_CSR0_FlushFIFO                 (1UL &lt;&lt; 8)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aaf5a7295875c5848bb4ab999cad49a5f">  807</a></span><span class="preprocessor">#       define MUSBD_CSR0_ServicedSetupEnd          (1UL &lt;&lt; 7)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3fa87301d5165b455e6dde49060d8fe7">  808</a></span><span class="preprocessor">#       define MUSBD_CSR0_ServicedRxPktRdy          (1UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac8a141fc28e1e069d2d456b238feda10">  809</a></span><span class="preprocessor">#       define MUSBD_CSR0_SendStall                 (1UL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab43227c93716243fc9fa74175f1e1eb8">  810</a></span><span class="preprocessor">#       define MUSBD_CSR0_SetupEnd                  (1UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab95524b99035cf3ffd558874d0c48d6a">  811</a></span><span class="preprocessor">#       define MUSBD_CSR0_DataEnd                   (1UL &lt;&lt; 3)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#afeb114ddd0866e8cf261e9305f98da07">  812</a></span><span class="preprocessor">#       define MUSBD_CSR0_SentStall                 (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a571499b017b3a6bac885afea732fb916">  813</a></span><span class="preprocessor">#       define MUSBD_CSR0_TxPktRdy                  (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7f01627732c4c2a62b18223ddd60dabc">  814</a></span><span class="preprocessor">#       define MUSBD_CSR0_RxPktRdy                  (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span> </div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a03f20ba70b152d3466f9c3dab584c3aa">  816</a></span><span class="preprocessor">#       define MUSBH_CSR0_DisPing                   (1UL &lt;&lt; 11)</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a066a0476690963b112851418ca57c022">  817</a></span><span class="preprocessor">#       define MUSBH_CSR0_DataToggleWrEnable        (1UL &lt;&lt; 10)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a179dea482e7ac3b4a9ccb00e934a7278">  818</a></span><span class="preprocessor">#       define MUSBH_CSR0_DataToggle                (1UL &lt;&lt; 9)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a095cdc1d1ef0f75823c0ff23ff5ba4fb">  819</a></span><span class="preprocessor">#       define MUSBH_CSR0_FlushFIFO                 (1UL &lt;&lt; 8)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a15af631feca5faa068d543a7e0db284d">  820</a></span><span class="preprocessor">#       define MUSBH_CSR0_NAKTimeout                (1UL &lt;&lt; 7)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0ad1c468c4fc7db2d360abd4984145a4">  821</a></span><span class="preprocessor">#       define MUSBH_CSR0_StatusPkt                 (1UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3d201dec528cb159432c396dbd63bc63">  822</a></span><span class="preprocessor">#       define MUSBH_CSR0_ReqPkt                    (1UL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6483a73c916e4b80255a8656698f0c74">  823</a></span><span class="preprocessor">#       define MUSBH_CSR0_Error                     (1UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#afdcd77d81c646a5504bd50fc36adbba1">  824</a></span><span class="preprocessor">#       define MUSBH_CSR0_SetupPkt                  (1UL &lt;&lt; 3)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#afca4b1c2ef72642e2bce9a1d0069cbac">  825</a></span><span class="preprocessor">#       define MUSBH_CSR0_RxStall                   (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af1c2b6ac83feecebadbbc94776ad7b38">  826</a></span><span class="preprocessor">#       define MUSBH_CSR0_TxPktRdy                  (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a2564e610d9022d42cda6bff232d4ecf4">  827</a></span><span class="preprocessor">#       define MUSBH_CSR0_RxPktRdy                  (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0868873bd24e14ad46aed5031f35228f">  828</a></span><span class="preprocessor">#   define MUSB_TxCSR                               0x0082</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae3a6723bf3f5ceb3d228a6eafdd12c9f">  829</a></span><span class="preprocessor">#       define MUSBD_TxCSRL_IncompTx                (1UL &lt;&lt; 7)</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a36322aa475e2b07c2e7c97c59e889fdc">  830</a></span><span class="preprocessor">#       define MUSBD_TxCSRL_ClrDataTog              (1UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3c50f9ca8536437eabe2261c0d013692">  831</a></span><span class="preprocessor">#       define MUSBD_TxCSRL_SentStall               (1UL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae016a314836ad10870ec6e3746e6d715">  832</a></span><span class="preprocessor">#       define MUSBD_TxCSRL_SendStall               (1UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a2b6855760d87a16800d53cefe4655ecb">  833</a></span><span class="preprocessor">#       define MUSBD_TxCSRL_FlushFIFO               (1UL &lt;&lt; 3)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a589cf7e860f83c16aafbe367b298a531">  834</a></span><span class="preprocessor">#       define MUSBD_TxCSRL_UnderRun                (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adeb8d9787dd691b4d2961f82759c20c0">  835</a></span><span class="preprocessor">#       define MUSBD_TxCSRL_FIFONotEmpty            (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a5c430e54b38b6761be4e07da43ad9f64">  836</a></span><span class="preprocessor">#       define MUSBD_TxCSRL_TxPktRdy                (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a308b00dfa95ce2216239d31bc0d49cf1">  837</a></span><span class="preprocessor">#       define MUSBD_TxCSRH_NAKTimeout              (1UL &lt;&lt; 7)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a538adf8184bea1649a8b05b7aa4ab211">  838</a></span><span class="preprocessor">#       define MUSBD_TxCSRH_AutoSet                 (1UL &lt;&lt; 7)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adaeec563636768e2e8113161b0b62b25">  839</a></span><span class="preprocessor">#       define MUSBD_TxCSRH_ISO                     (1UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1058d7ec3270864df93e093857e212fb">  840</a></span><span class="preprocessor">#       define MUSBD_TxCSRH_Mode                    (1UL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad473a811be54a3ba84c0e2fe68424643">  841</a></span><span class="preprocessor">#       define MUSBD_TxCSRH_Mode_Tx                 (1UL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa909d67d802d33dd8e18288d530d03a3">  842</a></span><span class="preprocessor">#       define MUSBD_TxCSRH_Mode_Rx                 (0UL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6b8bac0efe56660de212ad8f61693c3e">  843</a></span><span class="preprocessor">#       define MUSBD_TxCSRH_DMAReqEnab              (1UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4cd19321bb66f616b56d9c25f9173409">  844</a></span><span class="preprocessor">#       define MUSBD_TxCSRH_FrcDataTog              (1UL &lt;&lt; 3)</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a19a3d6ffa911b73111e0f2654eab2753">  845</a></span><span class="preprocessor">#       define MUSBD_TxCSRH_DMAReqMode              (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span> </div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8280adec1089dbd34677f4c5794300e2">  847</a></span><span class="preprocessor">#       define MUSBH_TxCSRL_NAKTimeout              (1UL &lt;&lt; 7)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#afd683c6a43cf8e5ae6cc0811c03240e4">  848</a></span><span class="preprocessor">#       define MUSBH_TxCSRL_IncomTx                 (1UL &lt;&lt; 7)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac83e604b80ec8e5db74dd11f05a13845">  849</a></span><span class="preprocessor">#       define MUSBH_TxCSRL_ClrDataTog              (1UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9a38e37e946664d52ea61cde4828e51d">  850</a></span><span class="preprocessor">#       define MUSBH_TxCSRL_RxStall                 (1UL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a68e91524b5081d2e3af74428d21debba">  851</a></span><span class="preprocessor">#       define MUSBH_TxCSRL_SetupPkt                (1UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a17d2dcdde8bfe2809da04b65926b969f">  852</a></span><span class="preprocessor">#       define MUSBH_TxCSRL_FlushFIFO               (1UL &lt;&lt; 3)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0555b3e4b4b2f8725a0c6235e669c076">  853</a></span><span class="preprocessor">#       define MUSBH_TxCSRL_Error                   (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac572cba086ae94794515f99c2e9b3d5f">  854</a></span><span class="preprocessor">#       define MUSBH_TxCSRL_FIFONotEmpty            (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a955eb426c23110587588859f2656cb79">  855</a></span><span class="preprocessor">#       define MUSBH_TxCSRL_TxPktRdy                (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a926c4a7c93f646b203befd0920a42934">  856</a></span><span class="preprocessor">#       define MUSBH_TxCSRH_AutoSet                 (1UL &lt;&lt; 7)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a853eb1d1d305d0567e2b4b04c27e33d5">  857</a></span><span class="preprocessor">#       define MUSBH_TxCSRH_Mode                    (1UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8e28d30102d5dd75aeb71b5855fcd3c0">  858</a></span><span class="preprocessor">#       define MUSBH_TxCSRH_Mode_Tx                 (1UL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a99ae949a38925517d1436d48431563b7">  859</a></span><span class="preprocessor">#       define MUSBH_TxCSRH_Mode_Rx                 (0UL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a75c919d9036b4eaf99e72be762e97326">  860</a></span><span class="preprocessor">#       define MUSBH_TxCSRH_DMAReqEnab              (1UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a070f39c555681edf9dd4a286f45c6a15">  861</a></span><span class="preprocessor">#       define MUSBH_TxCSRH_FrcDataTog              (1UL &lt;&lt; 3)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a65587b084556cd78459c40ad8ad2e350">  862</a></span><span class="preprocessor">#       define MUSBH_TxCSRH_DMAReqMode              (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9090bfb1434214ce420d1b1efd7bed55">  863</a></span><span class="preprocessor">#       define MUSBH_TxCSRH_DataToggleWrEnable      (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9a7103614182680906b3727e22425b26">  864</a></span><span class="preprocessor">#       define MUSBH_TxCSRH_DataToggle              (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8fcc0d7c65ce4806e17f41c1362da6fb">  865</a></span><span class="preprocessor">#   define MUSB_RxMaxP                              0x0084</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a99901fadab04fb7f884c0e6eaf77b06d">  866</a></span><span class="preprocessor">#   define MUSB_RxCSR                               0x0086</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a03b009073aad820993bd582fdcf50a88">  867</a></span><span class="preprocessor">#       define MUSBD_RxCSRL_ClrDataTog              (1UL &lt;&lt; 7)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#acd36de0c412e61307a093cfb08bed7f9">  868</a></span><span class="preprocessor">#       define MUSBD_RxCSRL_SentStall               (1UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7f9b964315cadb22fe90286259f99ff3">  869</a></span><span class="preprocessor">#       define MUSBD_RxCSRL_SendStall               (1UL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#acda836eea6a6fcdba3c8e827d9ea7121">  870</a></span><span class="preprocessor">#       define MUSBD_RxCSRL_FlushFIFO               (1UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a08fc2e42e86bf15d8af946e883266744">  871</a></span><span class="preprocessor">#       define MUSBD_RxCSRL_DataError               (1UL &lt;&lt; 3)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aec6a3193291166f2bb48398602424457">  872</a></span><span class="preprocessor">#       define MUSBD_RxCSRL_OverRun                 (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae3f69554c4d05a75060db3aec2a03003">  873</a></span><span class="preprocessor">#       define MUSBD_RxCSRL_FIFOFull                (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac3707b1140071b489b9a8c073adbdc92">  874</a></span><span class="preprocessor">#       define MUSBD_RxCSRL_RxPktRdy                (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa07151c1e31137cd074ea32d16b461d2">  875</a></span><span class="preprocessor">#       define MUSBD_RxCSRH_AutoClear               (1UL &lt;&lt; 7)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a88be2acab42f123839925a1467d05c18">  876</a></span><span class="preprocessor">#       define MUSBD_RxCSRH_ISO                     (1UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a72898464d00200bd62088d975972b481">  877</a></span><span class="preprocessor">#       define MUSBD_RxCSRH_DMAReqEnab              (1UL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab9bfddf187359f7de90c4d54d332729e">  878</a></span><span class="preprocessor">#       define MUSBD_RxCSRH_DisNyet                 (1UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a2c13afa92cbd596f1904e3dfb458b840">  879</a></span><span class="preprocessor">#       define MUSBD_RxCSRH_PIDError                (1UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab694eea9063c74b8bbc45293fab804d2">  880</a></span><span class="preprocessor">#       define MUSBD_RxCSRH_DMAReqMode              (1UL &lt;&lt; 3)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa8fd33394e1d4d6c9793d4ec0cc95b7d">  881</a></span><span class="preprocessor">#       define MUSBD_RxCSRH_IncompRx                (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span> </div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a15f740d3358eb0f1db3c1e426745b6b8">  883</a></span><span class="preprocessor">#       define MUSBH_RxCSRL_ClrDataTog              (1UL &lt;&lt; 7)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a64581eee3caa2f9a1499f3f1624e9df5">  884</a></span><span class="preprocessor">#       define MUSBH_RxCSRL_RxStall                 (1UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4277a3ef86b689b380e491c227af7854">  885</a></span><span class="preprocessor">#       define MUSBH_RxCSRL_ReqPkt                  (1UL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6d55fd7e301bee4bad4b671ec47c1568">  886</a></span><span class="preprocessor">#       define MUSBH_RxCSRL_FlushFIFO               (1UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af63a8b643e5b82519730f785e623f694">  887</a></span><span class="preprocessor">#       define MUSBH_RxCSRL_DataError               (1UL &lt;&lt; 3)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3e1018a46176c9a4ee65a250f2aec807">  888</a></span><span class="preprocessor">#       define MUSBH_RxCSRL_NAKTimeout              (1UL &lt;&lt; 3)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1c5cda9f2ffad1a858ebac2000491e0c">  889</a></span><span class="preprocessor">#       define MUSBH_RxCSRL_Error                   (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4c3dc83258b544d09dd791480ebb3c96">  890</a></span><span class="preprocessor">#       define MUSBH_RxCSRL_FIFOFull                (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9c47466126a95bace466b083ba12f4a6">  891</a></span><span class="preprocessor">#       define MUSBH_RxCSRL_RxPktRdy                (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac18aa7b4746f300d91b7327279e01b76">  892</a></span><span class="preprocessor">#       define MUSBH_RxCSRH_AutoClear               (1UL &lt;&lt; 7)</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a15312481f7238ca7c2277b9708ebe3d6">  893</a></span><span class="preprocessor">#       define MUSBH_RxCSRH_AutoReq                 (1UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af19dada791d62a43c3fc016acc6d6395">  894</a></span><span class="preprocessor">#       define MUSBH_RxCSRH_DMAReqEnab              (1UL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a30e378b809f93bfc5846fae6ad92aa4f">  895</a></span><span class="preprocessor">#       define MUSBH_RxCSRH_PIDError                (1UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a72b09877a82a52d72e2ad707e0e8cbd2">  896</a></span><span class="preprocessor">#       define MUSBH_RxCSRH_DMAReqMode              (1UL &lt;&lt; 3)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8d4d909ab8a2e0a9e88043d27f297836">  897</a></span><span class="preprocessor">#       define MUSBH_RxCSRH_DataToggleWrEnable      (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae35933e5cf9397ce700baa2006ee1588">  898</a></span><span class="preprocessor">#       define MUSBH_RxCSRH_DataToggle              (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8e755fa8fdcd60776fe94cff80e1df94">  899</a></span><span class="preprocessor">#       define MUSBH_RxCSRH_IncompRx                (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3dd39954a3a258e9045860f3009e9a87">  900</a></span><span class="preprocessor">#   define MUSB_Count0                              0x0088</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a818075e28a9903575bc18b56a58dc307">  901</a></span><span class="preprocessor">#   define MUSB_RxCount                             0x0088</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad0486a39fc69f02dc55afcd515ae32b0">  902</a></span><span class="preprocessor">#   define MUSB_Type0                               0x008c</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7d3fcc547baa79dd968b47b19c83eaeb">  903</a></span><span class="preprocessor">#   define MUSB_TxType                              0x008c</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0c30250a76798c6e7d382a23f6303a33">  904</a></span><span class="preprocessor">#   define MUSB_NAKLimit0                           0x008d</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa08739fa1544872acc20447e1bc220dd">  905</a></span><span class="preprocessor">#   define MUSB_TxInterval                          0x008d</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a62a6a4bf20208ced37babb3b8a1d4a7e">  906</a></span><span class="preprocessor">#   define MUSB_RxType                              0x008e</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adfdca0e92f6123e4bb0ca94fae6925fc">  907</a></span><span class="preprocessor">#   define MUSB_RxInterval                          0x008f</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a65bf8412f8e4fe3917bdeee393430133">  908</a></span><span class="preprocessor">#   define MUSB_ConfigData                          0x001f</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span> </div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adf27ef12429dc8a86026376eb6e06f01">  910</a></span><span class="preprocessor">#   define MUSB_FIFO0                               0x0000</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a62b9fcba088785f3a8c27be51ac56b91">  911</a></span><span class="preprocessor">#   define MUSB_FIFO1                               0x0004</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4666db5d27446f260858710cf9b87c52">  912</a></span><span class="preprocessor">#   define MUSB_FIFO2                               0x0008</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a56570b44956d46726cd0e4a18320c7a3">  913</a></span><span class="preprocessor">#   define MUSB_FIFO3                               0x000c</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a5727b4e95b7903eb6b73001abe7f53a1">  914</a></span><span class="preprocessor">#   define MUSB_FIFO4                               0x0010</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#abfbb027714826d2a0f247c2425f8b181">  915</a></span><span class="preprocessor">#   define MUSB_FIFO5                               0x0014</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span> </div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae9d07c809a7d5472c456703033597ee0">  917</a></span><span class="preprocessor">#   define MUSB_DevCtl                              0x0041</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af63f3b6cc0a0e3ac18e5f09d9a5c069a">  918</a></span><span class="preprocessor">#       define MUSB_DevCtl_FSDev                    (1UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aad2ce6d546ccefc22fb4f2c04cc86789">  919</a></span><span class="preprocessor">#       define MUSB_DevCtl_LSDev                    (1UL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a88e9ad2e78f4f7905aeafa7bc06f18be">  920</a></span><span class="preprocessor">#       define MUSB_DevCtl_HostMode                 (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab9d56ae79ad66db09fb4c410e6e9da2f">  921</a></span><span class="preprocessor">#       define MUSB_DevCtl_Session                  (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a485a1872eb66ac8c3b4c3d959e648074">  922</a></span><span class="preprocessor">#   define MUSB_MISC                                </span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a738957d918b24f983b7bee08eaef3f5d">  923</a></span><span class="preprocessor">#   define MUSB_TxFIFOsz                            0x0090</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac92d4cd6d2273ff6c2a32d910d528437">  924</a></span><span class="preprocessor">#   define MUSB_RxFIFOsz                            0x0094</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac01af852528d335312d3c3555519e558">  925</a></span><span class="preprocessor">#   define MUSB_TxFIFOadd                           0x0092</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1fd6d820c9e7d18b8b54287c0543eab8">  926</a></span><span class="preprocessor">#   define MUSB_RxFIFOadd                           0x0096</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aeae3ed1ca39cbef6b6bf442022b46ece">  927</a></span><span class="preprocessor">#   define MUSB_TxFuncAddr                          0x0098</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adc69795c6ef973949e50581fb6a26ab8">  928</a></span><span class="preprocessor">#   define MUSB_TxHubAddr                           0x009a</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a05004baf7171d84bb7a5a6e74d1e6a0f">  929</a></span><span class="preprocessor">#   define MUSB_TxHubPort                           0x009b</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a687aa57dc320422722a11a9ec3202381">  930</a></span><span class="preprocessor">#   define MUSB_RxFuncAddr                          0x009c</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9628b462a5baee6c8a0736fcde84d592">  931</a></span><span class="preprocessor">#   define MUSB_RxHubAddr                           0x009e</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af184515283d296587f7508f7e3d6e15e">  932</a></span><span class="preprocessor">#   define MUSB_RxHubPort                           0x009f</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span> </div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9f0de7b9427c899f9b44188bd61d0ff2">  934</a></span><span class="preprocessor">#   define MUSB_Vendor0                             0x0043</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6d310adff32d02a6a2a5187eeaf00d21">  935</a></span><span class="preprocessor">#   define MUSB_Vendor1                             0x007d</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0e611688392b775c02a9f09896bd9db8">  936</a></span><span class="preprocessor">#   define MUSB_Vendor2                             0x007e</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a75232ed5b456d70665f426de13881cf7">  937</a></span><span class="preprocessor">#   define MUSB_HWVers                              </span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a62ddfb13a902bc7fd9500b5267e559aa">  938</a></span><span class="preprocessor">#   define MUSB_EPInfo                              0x0078</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a847260474a57218e23bae40a7b7270d3">  939</a></span><span class="preprocessor">#   define MUSB_RAMInfo                             0x0079</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae20ba7b19ae3869b193489dbebdaae34">  940</a></span><span class="preprocessor">#   define MUSB_LinkInfo                            0x007a</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3c718b4543982adf682da8b029f973a8">  941</a></span><span class="preprocessor">#   define MUSB_VPLen                               0x007b</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9524e2657420bba0f94ee466d242b4e7">  942</a></span><span class="preprocessor">#   define MUSB_HS_EOF1                             0x007c</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a2726c4da877c8e66cd9f3e59b899076f">  943</a></span><span class="preprocessor">#   define MUSB_FS_EOF1                             0x007d</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#acbe119107ec097a9eedf89a380a7bf12">  944</a></span><span class="preprocessor">#   define MUSB_LS_EOF1                             0x007e</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a166dd1b5c861a2e25dce56809fd368fe">  945</a></span><span class="preprocessor">#   define MUSB_SOFT_RST                            </span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span> </div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0969a73ba03eb5318986f7d6906f2e52">  947</a></span><span class="preprocessor">#   define MUSB_ISCR                                0x0400</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a773c8d9b82de7d6596746c585efc2694">  948</a></span><span class="preprocessor">#       define MUSB_ISCR_VBUS_VALID_FROM_DATA       (1UL &lt;&lt; 30)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a07fa522b4ce401f35de392c257eca024">  949</a></span><span class="preprocessor">#       define MUSB_ISCR_VBUS_VALID_FROM_VBUS       (1UL &lt;&lt; 29)</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac798a50ce72c52075f52e79cd4b3ebca">  950</a></span><span class="preprocessor">#       define MUSB_ISCR_EXT_ID_STATUS              (1UL &lt;&lt; 28)</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af7bc6e04521f304204c088bffe303926">  951</a></span><span class="preprocessor">#       define MUSB_ISCR_EXT_DM_STATUS              (1UL &lt;&lt; 27)</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#abcb5f7e530d000d352c129239418195f">  952</a></span><span class="preprocessor">#       define MUSB_ISCR_EXT_DP_STATUS              (1UL &lt;&lt; 26)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a12119eb557ee0f943a919092ce413a3d">  953</a></span><span class="preprocessor">#       define MUSB_ISCR_MERGED_VBUS_STATUS         (1UL &lt;&lt; 25)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac2d58c82194da1f5f48582262af3c3e1">  954</a></span><span class="preprocessor">#       define MUSB_ISCR_MERGED_ID_STATUS           (1UL &lt;&lt; 24)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9ac8336f8b409c9fe99f27785bd8daa9">  955</a></span><span class="preprocessor">#       define MUSB_ISCR_ID_PULLUP_EN               (1UL &lt;&lt; 17)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8b0fac3041573645c4196bbc5aaa5265">  956</a></span><span class="preprocessor">#       define MUSB_ISCR_DPDM_PULLUP_EN             (1UL &lt;&lt; 16)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae9381bfcfaa798b74d232dd2f08fb256">  957</a></span><span class="preprocessor">#       define MUSB_ISCR_FORCE_ID                   (3UL &lt;&lt; 14)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3ff69cea7ff417cded69dd031d3971f5">  958</a></span><span class="preprocessor">#       define MUSB_ISCR_FORCE_ID_DEVICE            (3UL &lt;&lt; 14)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#acdafc70383b5010072cf5653486e6f72">  959</a></span><span class="preprocessor">#       define MUSB_ISCR_FORCE_ID_HOST              (2UL &lt;&lt; 14)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3298157a5ed8efe07a0a949b2bb47cf4">  960</a></span><span class="preprocessor">#       define MUSB_ISCR_FORCE_VBUS_VALID           (3UL &lt;&lt; 12)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9feea0510029158f92bb25f9cf32580e">  961</a></span><span class="preprocessor">#       define MUSB_ISCR_FORCE_VBUS_VALID_HIGH      (3UL &lt;&lt; 12)</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ada04758872e415068185277f20cf84a3">  962</a></span><span class="preprocessor">#       define MUSB_ISCR_FORCE_VBUS_VALID_LOW       (2UL &lt;&lt; 12)</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#af2cff802b714db84f4854c1eb5772934">  963</a></span><span class="preprocessor">#       define MUSB_ISCR_VBUS_VALID_SRC             (1UL &lt;&lt; 10)</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae087832547b9f1535f60cb1ee22bd51b">  964</a></span><span class="preprocessor">#       define MUSB_ISCR_HOSC_EN                    (1UL &lt;&lt; 7)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a86e4ae10ea8bec8ee61e9fef5246aee0">  965</a></span><span class="preprocessor">#       define MUSB_ISCR_VBUS_CHANGE_DETECT         (1UL &lt;&lt; 6)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4ef29c1a1bcc8fd46281b7229cd828fa">  966</a></span><span class="preprocessor">#       define MUSB_ISCR_ID_CHANGE_DETECT           (1UL &lt;&lt; 5)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9c7ff2708b299da8d8aaadb881c0a88a">  967</a></span><span class="preprocessor">#       define MUSB_ISCR_DPDM_CHANGE_DETECT         (1UL &lt;&lt; 4)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a108421060e36d832da5bb2222444a68e">  968</a></span><span class="preprocessor">#       define MUSB_ISCR_IRQ_ENABLE                 (1UL &lt;&lt; 3)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#afdcc1d1c71a13a768445376679ce50a4">  969</a></span><span class="preprocessor">#       define MUSB_ISCR_VBUS_CHANGE_DETECT_EN      (1UL &lt;&lt; 2)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae9617478e68979e360885e7c9912f8bc">  970</a></span><span class="preprocessor">#       define MUSB_ISCR_ID_CHANGE_DETECT_EN        (1UL &lt;&lt; 1)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a82cd4b6ef7b8c99b58e9eda5dd3fd0ba">  971</a></span><span class="preprocessor">#       define MUSB_ISCR_DPDM_CHANGE_DETECT_EN      (1UL &lt;&lt; 0)</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span> </div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span> </div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae6b1c162a60de64198014a9d656790ef">  974</a></span><span class="preprocessor">#define TP_BASE                                     ((tp_reg_t *)0x01c24800)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7e1e97ee2c0b5136062fb703104ed5a7">  975</a></span><span class="preprocessor">#   define TP_CTRL0                                 0x00</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac3047b58395b94bd20474ee89a771b64">  976</a></span><span class="preprocessor">        #define ADC_FIRST_DLY(__DLY)                ((__DLY) &lt;&lt; 24)         </span><span class="comment">/* 8 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ade2ec0eedf4ba6f8bd99cc71c019aab2">  977</a></span><span class="preprocessor">        #define ADC_FIRST_DLY_MODE(__DLY_MODE)      ((__DLY_MODE) &lt;&lt; 23)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#acdb97e2d7fcc6b972e4725785210c214">  978</a></span><span class="preprocessor">        #define ADC_CLK_SEL(__CLK_SEL)              ((__CLK_SEL) &lt;&lt; 22)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1b2a5b97b855d4f8d53d7bd426dff697">  979</a></span><span class="preprocessor">        #define ADC_CLK_DIV(__CLK_DIV)              ((__CLK_DIV) &lt;&lt; 20)     </span><span class="comment">/* 3 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aae7d5d8a05298377172bbab0dc189b6f">  980</a></span><span class="preprocessor">        #define FS_DIV(x)                           ((x) &lt;&lt; 16)             </span><span class="comment">/* 4 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6d8e7fb9e18daf6a197de9857c579e58">  981</a></span><span class="preprocessor">        #define T_ACQ(x)                            ((x) &lt;&lt; 0)              </span><span class="comment">/* 16 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a456d6210ffe6e20c73cb81c1d783718b">  982</a></span><span class="preprocessor">#   define TP_CTRL1                                 0x04</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa464df8cbf3787f53ad7d8e5f7c83559">  983</a></span><span class="preprocessor">        #define STYLUS_UP_DEBOUN(x)                 ((x) &lt;&lt; 12)             </span><span class="comment">/* 8 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a5a630d1868d723e47ea0bbbd1459ea15">  984</a></span><span class="preprocessor">        #define STYLUS_UP_DEBOUN_EN(x)              ((x) &lt;&lt; 9)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a15ead5ad3f454cc394f2aaa15a5bc45e">  985</a></span><span class="preprocessor">        #define TOUCH_PAN_CALI_EN(x)                ((x) &lt;&lt; 6)</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#abfdcc926632339c52c8ca6c8637d3c64">  986</a></span><span class="preprocessor">        #define TP_DUAL_EN(x)                       ((x) &lt;&lt; 5)</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adf54c5ebca09b76ed699f59aa77a9b79">  987</a></span><span class="preprocessor">        #define TP_MODE_EN(x)                       ((x) &lt;&lt; 4)</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa5184b1cbd84a82a7238eb8383ceeaba">  988</a></span><span class="preprocessor">        #define TP_ADC_SELECT(x)                    ((x) &lt;&lt; 3)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6bf902ad969ee7f2516856e1c347695b">  989</a></span><span class="preprocessor">        #define ADC_CHAN_SELECT(x)                  ((x) &lt;&lt; 0)              </span><span class="comment">/* 3 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a672cd63313f73be1d84df201de87f612">  990</a></span><span class="preprocessor">#   define TP_CTRL2                                 0x08</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3b493fee803e2acb0822e84172121bea">  991</a></span><span class="preprocessor">        #define TP_SENSITIVE_ADJUST(x)              ((x) &lt;&lt; 28)             </span><span class="comment">/* 4 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a669e562d022a72b2578a844162a44ecd">  992</a></span><span class="preprocessor">        #define TP_MODE_SELECT(x)                   ((x) &lt;&lt; 26)             </span><span class="comment">/* 2 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae3ca9df36b109876cc29f399c5b4cee8">  993</a></span><span class="preprocessor">        #define PRE_MEA_EN(x)                       ((x) &lt;&lt; 24)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0e3669a2c80a0c64ca1746d95de2ee99">  994</a></span><span class="preprocessor">        #define PRE_MEA_THRE_CNT(x)                 ((x) &lt;&lt; 0)              </span><span class="comment">/* 24 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac71fd1188b2ba7349816763745566d9c">  995</a></span><span class="preprocessor">#   define TP_CTRL3                                 0x0c</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adf8ea852ea0038d2f156be19bba7bd49">  996</a></span><span class="preprocessor">        #define FILTER_EN(x)                        ((x) &lt;&lt; 2)</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a201fa6812510a0c755596ce743172276">  997</a></span><span class="preprocessor">        #define FILTER_TYPE(x)                      ((x) &lt;&lt; 0)              </span><span class="comment">/* 2 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a454ddfb666af15df9ef522461efed1ff">  998</a></span><span class="preprocessor">#   define TP_INT_FIFOC                             0x10</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a19bb36441d8e2ccea09c1d2b77e4dc1f">  999</a></span><span class="preprocessor">        #define TEMP_IRQ_EN(x)                      ((x) &lt;&lt; 18)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a27e7efa2ddb4b35e60155a23074cdabc"> 1000</a></span><span class="preprocessor">        #define OVERRUN_IRQ_EN(x)                   ((x) &lt;&lt; 17)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#abc1495be6b5a0b3b6d7b627c77836787"> 1001</a></span><span class="preprocessor">        #define DATA_IRQ_EN(x)                      ((x) &lt;&lt; 16)</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a5fe10fd80c1e158b38842ecaa589317f"> 1002</a></span><span class="preprocessor">        #define TP_DATA_XY_CHANGE(x)                ((x) &lt;&lt; 13)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a09885c08adf26b1d37f5e50d855ffcf5"> 1003</a></span><span class="preprocessor">        #define FIFO_TRIG(x)                        ((x) &lt;&lt; 8)              </span><span class="comment">/* 5 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa46e4b96b5732895844397561b131eb4"> 1004</a></span><span class="preprocessor">        #define DATA_DRQ_EN(x)                      ((x) &lt;&lt; 7)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa42002aeb95766323a130de10848a6d6"> 1005</a></span><span class="preprocessor">        #define FIFO_FLUSH(x)                       ((x) &lt;&lt; 4)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a05daf62e62a38608b2780db00c3431c2"> 1006</a></span><span class="preprocessor">        #define TP_UP_IRQ_EN(x)                     ((x) &lt;&lt; 1)</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8b3a3501aec40a00d92a6c9fd145790a"> 1007</a></span><span class="preprocessor">        #define TP_DOWN_IRQ_EN(x)                   ((x) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3f9db5a352e86bed3ce6da6acb7ca439"> 1008</a></span><span class="preprocessor">#   define TP_INT_FIFOS                             0x14</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3e1d667ad98d40ad86dd4528e33c1351"> 1009</a></span><span class="preprocessor">        #define TEMP_DATA_PENDING                   (1 &lt;&lt; 18)</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a333277029afa6645ecf30b413b28b5c3"> 1010</a></span><span class="preprocessor">        #define FIFO_OVERRUN_PENDING                (1 &lt;&lt; 17)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7fd16585c1f13d9b3e2485f2f9ebf0f9"> 1011</a></span><span class="preprocessor">        #define FIFO_DATA_PENDING                   (1 &lt;&lt; 16)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a27307112114e6f99b370f2c7fdd57097"> 1012</a></span><span class="preprocessor">        #define TP_IDLE_FLG                         (1 &lt;&lt; 2)</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9579ccd766ae27dbe4f5be5bded85a56"> 1013</a></span><span class="preprocessor">        #define TP_UP_PENDING                       (1 &lt;&lt; 1)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4965ea0e4098bfba3f3a99f0660dc5c6"> 1014</a></span><span class="preprocessor">        #define TP_DOWN_PENDING                     (1 &lt;&lt; 0)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3d94a63b2d4838674d05c54230b4654c"> 1015</a></span><span class="preprocessor">#   define TP_TPR                                   0x18</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a12fb5b0fe1fb128d03e83ec077ec1166"> 1016</a></span><span class="preprocessor">        #define TEMP_ENABLE(x)                      ((x) &lt;&lt; 16)</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6fff82e9b24fb7a03febc00b51f3b3fe"> 1017</a></span><span class="preprocessor">        #define TEMP_PERIOD(x)                      ((x) &lt;&lt; 0)              </span><span class="comment">/* t = x * 256 * 16 / clkin */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3773d6f72bcbc32bc4fd27770f4e7761"> 1018</a></span><span class="preprocessor">#   define TP_CDAT                                  0x1c</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a78b042a8c9004f0df9b30be89782078b"> 1019</a></span><span class="preprocessor">#   define TP_TEMP_DATA                             0x20</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a554d4e6dc7fc096898d16cd90d49487b"> 1020</a></span><span class="preprocessor">#   define TP_DATA                                  0x24</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span> </div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment">/*============================ MACROFIED FUNCTIONS ===========================*/</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span> </div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a469f9de2dddca0a8544828bae79e76be"> 1024</a></span><span class="preprocessor">#define read_reg8(__base, __reg)                    (*(volatile uint8_t *)((uint32_t)(__base) + (__reg)))</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a04a182369c0f12f8488b7fcb0a968e32"> 1025</a></span><span class="preprocessor">#define read_reg16(__base, __reg)                   (*(volatile uint16_t *)((uint32_t)(__base) + (__reg)))</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a945eb4745c54113f423b2cd61db2d0c0"> 1026</a></span><span class="preprocessor">#define read_reg32(__base, __reg)                   (*(volatile uint32_t *)((uint32_t)(__base) + (__reg)))</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6cd6b56d300e1ccb4537d5b9b5e4caa7"> 1027</a></span><span class="preprocessor">#define write_reg8(__base, __reg, __value)          (*(volatile uint8_t *)((uint32_t)(__base) + (__reg)) = (uint8_t)(__value))</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#acd87a80228fec6e6c86fe5a11c742060"> 1028</a></span><span class="preprocessor">#define write_reg16(__base, __reg, __value)         (*(volatile uint16_t *)((uint32_t)(__base) + (__reg)) = (uint16_t)(__value))</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1e01e17a4c9ad3555f6ee25d8bc7ab4b"> 1029</a></span><span class="preprocessor">#define write_reg32(__base, __reg, __value)         (*(volatile uint32_t *)((uint32_t)(__base) + (__reg)) = (uint32_t)(__value))</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span> </div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="comment">/*============================ TYPES =========================================*/</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span> </div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment">// copied from utilities/compiler/__common/__type.h</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="preprocessor">#ifndef __REG_TYPE__</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9de5cbbb25cbd6662be386188ab9f787"> 1035</a></span><span class="preprocessor">#define __REG_TYPE__</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span> </div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb"> 1037</a></span><span class="keyword">typedef</span> <span class="keyword">volatile</span> <a class="code hl_typedef" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a>;</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1daf700d608b9b747dd2ed7ab3966fd9"> 1038</a></span><span class="keyword">typedef</span> <span class="keyword">volatile</span> <a class="code hl_typedef" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>           <a class="code hl_typedef" href="f1c100s__reg_8h.html#a1daf700d608b9b747dd2ed7ab3966fd9">reg16_t</a>;</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad"> 1039</a></span><span class="keyword">typedef</span> <span class="keyword">volatile</span> <a class="code hl_typedef" href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a>           <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a>;</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span> </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a85b737d0e2faf1bd4749abf0615267e6"> 1041</a></span><span class="preprocessor">#define __REG_CONNECT(__A, __B)     __A##__B</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a923879b1028e7d79ac187b872c71bb63"> 1042</a></span><span class="preprocessor">#define __REG_RSVD_NAME(__NAME)     __REG_CONNECT(__unused_, __NAME)</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span> </div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1ee66488aead4642f0b5c48180c8a7b2"> 1044</a></span><span class="preprocessor">#define ____REG_RSVD(__NAME, __BIT)                                             \</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="preprocessor">        reg##__BIT##_t              __NAME : __BIT;</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a29c85712b9077733fc9e03f6d49cb08b"> 1046</a></span><span class="preprocessor">#define ____REG_RSVD_N(__NAME, __BIT, __N)                                      \</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="preprocessor">        reg##__BIT##_t              __NAME[__N];</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1712c96c38cd3443c1915f9c7a85eda0"> 1048</a></span><span class="preprocessor">#define __REG_RSVD(__BIT)           ____REG_RSVD(REG_RSVD_NAME, __BIT)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a86769ef163b1d239509cc960f0d7bdde"> 1049</a></span><span class="preprocessor">#define __REG_RSVD_N(__BIT, __N)    ____REG_RSVD_N(REG_RSVD_NAME, __BIT, (__N))</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span> </div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac607e6d1590c02e6d73abe03c2ec252f"> 1051</a></span><span class="preprocessor">#define REG_RSVD_NAME               __REG_RSVD_NAME(__LINE__)</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a049118f9bdf1fccef94f039d0ec4c29d"> 1052</a></span><span class="preprocessor">#define REG_RSVD(__BIT)             __REG_RSVD(__BIT)</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae1b73dc85c62376736001a0947099833"> 1053</a></span><span class="preprocessor">#define REG_RSVD_N(__BIT, __N)      __REG_RSVD_N(__BIT, (__N))</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span> </div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae2755cb4f38e7fb9bd55060c786c3ee3"> 1055</a></span><span class="preprocessor">#define REG_RSVD_U8                 REG_RSVD(8)</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3f2f240b4d9c184f843e19eb38d74993"> 1056</a></span><span class="preprocessor">#define REG_RSVD_U16                REG_RSVD(16)</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8a4cc841de38d24decca96a1aad68ac3"> 1057</a></span><span class="preprocessor">#define REG_RSVD_U32                REG_RSVD(32)</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span> </div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7d8e8de15bfa21af5aeb23926ec63ed9"> 1059</a></span><span class="preprocessor">#define REG_RSVD_U8N(__N)           REG_RSVD_N(8, (__N))</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6b909c582cbe31cb5c426d00cb78740a"> 1060</a></span><span class="preprocessor">#define REG_RSVD_U16N(__N)          REG_RSVD_N(16, (__N))</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390"> 1061</a></span><span class="preprocessor">#define REG_RSVD_U32N(__N)          REG_RSVD_N(32, (__N))</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span> </div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a60dc27dd9f227939a0e17d76a9b1788e"> 1063</a></span><span class="preprocessor">#define REG8_RSVD_N(__N)            REG_RSVD_U8N(__N)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1099e081ce7a01416e0a0766f53b843a"> 1064</a></span><span class="preprocessor">#define REG8_RSVD_B(__BYTE_CNT)     REG8_RSVD_N(__BYTE_CNT)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#afad60b3113655ac1291c60a53b52cffa"> 1065</a></span><span class="preprocessor">#define REG8_RSVD_8B                REG8_RSVD_B(8)</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1fd25c2415e597762dab79d90f158ecb"> 1066</a></span><span class="preprocessor">#define REG8_RSVD_16B               REG8_RSVD_B(16)</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a584756e21b11b58cd9afc28d4be665db"> 1067</a></span><span class="preprocessor">#define REG8_RSVD_32B               REG8_RSVD_B(32)</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a70725fdc9ea9b794abeda1b8e3b3759b"> 1068</a></span><span class="preprocessor">#define REG8_RSVD_64B               REG8_RSVD_B(64)</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a45343eb34084ece597d5928b1a9610dc"> 1069</a></span><span class="preprocessor">#define REG8_RSVD_128B              REG8_RSVD_B(128)</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a70ca3b5fdf238bf3037b4ae8c742edf9"> 1070</a></span><span class="preprocessor">#define REG8_RSVD_256B              REG8_RSVD_B(256)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4ca8c77e44c4a9a3b24296fe8a35a1d1"> 1071</a></span><span class="preprocessor">#define REG8_RSVD_512B              REG8_RSVD_B(512)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab7b6cc737944e5aa7d52915030c1124d"> 1072</a></span><span class="preprocessor">#define REG8_RSVD_1K                REG8_RSVD_B(1024)</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7b26881c051088fae1ed5443159ce55f"> 1073</a></span><span class="preprocessor">#define REG8_RSVD_2K                REG8_RSVD_B(2048)</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a5ba2454a9bf407e4178aac784501cb1f"> 1074</a></span><span class="preprocessor">#define REG8_RSVD_4K                REG8_RSVD_B(4096)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a11fd2888050c6c10581e11987db7c33e"> 1075</a></span><span class="preprocessor">#define REG8_RSVD_8K                REG8_RSVD_B(8192)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a21455f87c9d8445879c019c5d8e4ded8"> 1076</a></span><span class="preprocessor">#define REG8_RSVD_16K               REG8_RSVD_B(16 * 1024)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a85d2f3e91b78fc0189632d98a57e91c9"> 1077</a></span><span class="preprocessor">#define REG8_RSVD_32K               REG8_RSVD_B(32 * 1024)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a603550c134ce6672cadde32382951ea5"> 1078</a></span><span class="preprocessor">#define REG8_RSVD_64K               REG8_RSVD_B(64 * 1024)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac755e6951c896c5bce52e10be0d03803"> 1079</a></span><span class="preprocessor">#define REG8_RSVD_128K              REG8_RSVD_B(128 * 1024)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9e0b9b7909d9064c815b908c206c0dad"> 1080</a></span><span class="preprocessor">#define REG8_RSVD_256K              REG8_RSVD_B(256 * 1024)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3712e4fba5f0b1812ad18396cc67e090"> 1081</a></span><span class="preprocessor">#define REG8_RSVD_512K              REG8_RSVD_B(512 * 1024)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aefdda170088ce95f4cc3a5a065eecd39"> 1082</a></span><span class="preprocessor">#define REG8_RSVD_1M                REG8_RSVD_B(1024 * 1024)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span> </div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9844d50c1593c83b92feaa4336fd05e8"> 1084</a></span><span class="preprocessor">#define REG16_RSVD_N(__N)           REG_RSVD_U16N(__N)</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment">// __BYTE_CNT MUST be multiple of 2</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aed0495ebfb6e15cc18950caab535af87"> 1086</a></span><span class="preprocessor">#define REG16_RSVD_B(__BYTE_CNT)    REG16_RSVD_N(__BYTE_CNT &gt;&gt; 1)</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae3ecbd08eff18b0c98de7017534ee5a0"> 1087</a></span><span class="preprocessor">#define REG16_RSVD_8B               REG16_RSVD_B(8)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a128558850c8e122abc1784c4ef91653c"> 1088</a></span><span class="preprocessor">#define REG16_RSVD_16B              REG16_RSVD_B(16)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab4093f7d18eafe49aca0617eff906db7"> 1089</a></span><span class="preprocessor">#define REG16_RSVD_32B              REG16_RSVD_B(32)</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a60e1c0661413dbc135515aa265216b07"> 1090</a></span><span class="preprocessor">#define REG16_RSVD_64B              REG16_RSVD_B(64)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7f341b5f41ee18e6ffd48b9c2d3036ab"> 1091</a></span><span class="preprocessor">#define REG16_RSVD_128B             REG16_RSVD_B(128)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a5adf2f5d16b0f8a2bd61c0f309a877ae"> 1092</a></span><span class="preprocessor">#define REG16_RSVD_256B             REG16_RSVD_B(256)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a2a70551afcdbaccdfa48ecb6ef187555"> 1093</a></span><span class="preprocessor">#define REG16_RSVD_512B             REG16_RSVD_B(512)</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a595476caf46645cf249cd01bd419c348"> 1094</a></span><span class="preprocessor">#define REG16_RSVD_1K               REG16_RSVD_B(1024)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae9dccacbacb975dfeac7b827d07b0785"> 1095</a></span><span class="preprocessor">#define REG16_RSVD_2K               REG16_RSVD_B(2048)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aab95c60f7c14079f5904dc60d3e6c9f1"> 1096</a></span><span class="preprocessor">#define REG16_RSVD_4K               REG16_RSVD_B(4096)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a501c11098f852da9d02e45fd9075cdde"> 1097</a></span><span class="preprocessor">#define REG16_RSVD_8K               REG16_RSVD_B(8192)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a94f30a1b3b035865f05ea6807d0ea0aa"> 1098</a></span><span class="preprocessor">#define REG16_RSVD_16K              REG16_RSVD_B(16 * 1024)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a5fe5261b1071151e35691e62450493ba"> 1099</a></span><span class="preprocessor">#define REG16_RSVD_32K              REG16_RSVD_B(32 * 1024)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a665b288f83624c0128ad7c1d3281106f"> 1100</a></span><span class="preprocessor">#define REG16_RSVD_64K              REG16_RSVD_B(64 * 1024)</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a3973f05b4bcd8bce3b4ece591508f368"> 1101</a></span><span class="preprocessor">#define REG16_RSVD_128K             REG16_RSVD_B(128 * 1024)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aeebcfd1e43fdb6d8c87b9317d1d808b2"> 1102</a></span><span class="preprocessor">#define REG16_RSVD_256K             REG16_RSVD_B(256 * 1024)</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9deb0e3f81b030a0f5f78a386c828652"> 1103</a></span><span class="preprocessor">#define REG16_RSVD_512K             REG16_RSVD_B(512 * 1024)</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ad4793c42faabe58d336a146db084ae4a"> 1104</a></span><span class="preprocessor">#define REG16_RSVD_1M               REG16_RSVD_B(1024 * 1024)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span> </div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ae4eebd650aeb2c608b74ef6a660cf976"> 1106</a></span><span class="preprocessor">#define REG32_RSVD_N(__N)           REG_RSVD_U32N(__N)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="comment">// __BYTE_CNT MUST be multiple of 4</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a57a0450702e2ab95c73173e8ba7c9c33"> 1108</a></span><span class="preprocessor">#define REG32_RSVD_B(__BYTE_CNT)    REG_RSVD_U32N(__BYTE_CNT &gt;&gt; 2)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a472830fb78eb57107e60fc07c47af0a1"> 1109</a></span><span class="preprocessor">#define REG32_RSVD_8B               REG32_RSVD_B(8)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a9e7510ecb418c2415bad9e7d0465533c"> 1110</a></span><span class="preprocessor">#define REG32_RSVD_16B              REG32_RSVD_B(16)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aeddda096af32bc93d7da214cc9050d58"> 1111</a></span><span class="preprocessor">#define REG32_RSVD_32B              REG32_RSVD_B(32)</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a7bec37223a4cbc47d34a755d9f3a921f"> 1112</a></span><span class="preprocessor">#define REG32_RSVD_64B              REG32_RSVD_B(64)</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#afcab6ab03136ace843c2f16e913e70db"> 1113</a></span><span class="preprocessor">#define REG32_RSVD_128B             REG32_RSVD_B(128)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#afa1c4f8befb3d6cbf4c3549df8e31a23"> 1114</a></span><span class="preprocessor">#define REG32_RSVD_256B             REG32_RSVD_B(256)</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#adca6edbbf41f2fe34bc6db4953f65c70"> 1115</a></span><span class="preprocessor">#define REG32_RSVD_512B             REG32_RSVD_B(512)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#acbe4df82e1d5c022d7c787c84459f6c6"> 1116</a></span><span class="preprocessor">#define REG32_RSVD_1K               REG32_RSVD_B(1024)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ac44e4364edc62892b230d76641cd1d8a"> 1117</a></span><span class="preprocessor">#define REG32_RSVD_2K               REG32_RSVD_B(2048)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6a6ba8a787d02cc37989d98987e43302"> 1118</a></span><span class="preprocessor">#define REG32_RSVD_4K               REG32_RSVD_B(4096)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#abfdd5dc7222b7027eb8a27383637b955"> 1119</a></span><span class="preprocessor">#define REG32_RSVD_8K               REG32_RSVD_B(8192)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a1c5bfa0bd6cbebcbb72a2276af15c18e"> 1120</a></span><span class="preprocessor">#define REG32_RSVD_16K              REG32_RSVD_B(16 * 1024)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4b707296167aa095911a18771df68116"> 1121</a></span><span class="preprocessor">#define REG32_RSVD_32K              REG32_RSVD_B(32 * 1024)</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a016a8c44b72d3f89f43fc148b7208270"> 1122</a></span><span class="preprocessor">#define REG32_RSVD_64K              REG32_RSVD_B(64 * 1024)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a8ccba167f1631a18eec8b642152db1fe"> 1123</a></span><span class="preprocessor">#define REG32_RSVD_128K             REG32_RSVD_B(128 * 1024)</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a6505f1445ae978252b927caf430b4ab6"> 1124</a></span><span class="preprocessor">#define REG32_RSVD_256K             REG32_RSVD_B(256 * 1024)</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0ff6a0dc3094d0881c33e20f44628ef0"> 1125</a></span><span class="preprocessor">#define REG32_RSVD_512K             REG32_RSVD_B(512 * 1024)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aeb799fbf37333f3702ed4eed7354b193"> 1126</a></span><span class="preprocessor">#define REG32_RSVD_1M               REG32_RSVD_B(1024 * 1024)</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span> </div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="preprocessor">#endif      </span><span class="comment">// __REG_TYPE__</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span> </div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083"> 1130</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>{</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74"> 1132</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a>          = 1,</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4"> 1133</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4">UART1_IRQn</a>,</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5"> 1134</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5">UART2_IRQn</a>,</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083aa3b8520ad3eaada7ad7bf9382f0dd372"> 1135</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083aa3b8520ad3eaada7ad7bf9382f0dd372">OWA_IRQn</a>            = 5,</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083afa0aee636fe9c03fd40c8b5043ac55b5"> 1136</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083afa0aee636fe9c03fd40c8b5043ac55b5">CIR_IRQn</a>,</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083aaf10d0ac9af8ffe7fe95a45329d3c6a7"> 1137</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083aaf10d0ac9af8ffe7fe95a45329d3c6a7">TWI0_IRQn</a>,</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083ac19659374b565d0e0e6985ad60ff1be9"> 1138</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083ac19659374b565d0e0e6985ad60ff1be9">TWI1_IRQn</a>,                               </div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a3d951dbe830172b266ee2a28fd516610"> 1139</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a3d951dbe830172b266ee2a28fd516610">TWI2_IRQn</a>,</div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454"> 1140</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a>,</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>,</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083adffcd012ea2c7bf76124965d8506df72"> 1143</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083adffcd012ea2c7bf76124965d8506df72">Timer0_IRQn</a>         = 13,</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083ad0611a4c93162877ed3eb622f49e14a3"> 1144</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083ad0611a4c93162877ed3eb622f49e14a3">Timer1_IRQn</a>,</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a8cd7de6b935d0bac80feda9290863c34"> 1145</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a8cd7de6b935d0bac80feda9290863c34">Timer2_IRQn</a>,</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a3274791ebe1a6d3974521af8d4c549e6"> 1146</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a3274791ebe1a6d3974521af8d4c549e6">WatchDog_IRQn</a>,                           </div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a1b666950214ca75d9c011c8a1b506153"> 1147</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a1b666950214ca75d9c011c8a1b506153">RSB_IRQn</a>,</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a4968eb85558b7cd25e0f0fa1b839f881"> 1148</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a4968eb85558b7cd25e0f0fa1b839f881">DMA_IRQn</a>,</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span> </div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a9d935eea543b5112c496ecb58ad979cf"> 1150</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a9d935eea543b5112c496ecb58ad979cf">TouchPanel_IRQn</a>     = 20,               </div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a9a82722e502df28ac42d14ca9184f4b8"> 1151</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a9a82722e502df28ac42d14ca9184f4b8">AudioCodec_IRQn</a>,</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a7d4bd6e725ce308b551997fdc9721f91"> 1152</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a7d4bd6e725ce308b551997fdc9721f91">KEYADC_IRQn</a>,</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083ac73685e156a53c2499594d4e80d67d38"> 1153</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083ac73685e156a53c2499594d4e80d67d38">SDC0_IRQn</a>,</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083ad26ae0b9ed457639125ff14c07e172cc"> 1154</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083ad26ae0b9ed457639125ff14c07e172cc">SDC1_IRQn</a>,                               </div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a295cd6ead33508e95ac316b5c95c4c0f"> 1156</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a295cd6ead33508e95ac316b5c95c4c0f">USBOTG_IRQn</a>         = 26,</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a14157e085b5733b6cd5b58781e0de9ab"> 1157</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a14157e085b5733b6cd5b58781e0de9ab">TVD_IRQn</a>,</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a5f20f03e10088061b0592483761cb2e5"> 1158</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a5f20f03e10088061b0592483761cb2e5">TVE_IRQn</a>,                                </div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083ab351c5815a30e93e36725ead0abfdbc6"> 1159</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083ab351c5815a30e93e36725ead0abfdbc6">TCON_IRQn</a>,</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a30c444db57a8f27915607401b23bd654"> 1160</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a30c444db57a8f27915607401b23bd654">DEFE_IRQn</a>,</div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a73465527251aa66ef65d094b647caf93"> 1161</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a73465527251aa66ef65d094b647caf93">DEBE_IRQn</a>,</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a6f1c8e1353d878ff8e9490111b3ac644"> 1162</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a6f1c8e1353d878ff8e9490111b3ac644">CSI_IRQn</a>,                                </div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a3d136d047773dcc0ab21b9bd670cc083"> 1163</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a3d136d047773dcc0ab21b9bd670cc083">DEInterlacer_IRQn</a>,</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083adebf8c5fa5f77e9d5871d57defa2c95b"> 1164</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083adebf8c5fa5f77e9d5871d57defa2c95b">VE_IRQn</a>,</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083af464238367c20f8e5dc86bccbabbe424"> 1165</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083af464238367c20f8e5dc86bccbabbe424">DAUDIO_IRQn</a>,</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span> </div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee"> 1167</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee">PIOD_IRQn</a>           = 38,</div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3"> 1168</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3">PIOE_IRQn</a>,</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a234ff737c56115e83f84764f42212e73"> 1169</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a234ff737c56115e83f84764f42212e73">PIOF_IRQn</a>,                               </div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a0885682fa5efb7ca655ac0b6ee0d3270"> 1171</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a0885682fa5efb7ca655ac0b6ee0d3270">SWI0_IRQn</a>           = 60,               </div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a3c692d1e7d777e2b22cc4503bec2f118"> 1172</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a3c692d1e7d777e2b22cc4503bec2f118">SWI1_IRQn</a>,</div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083ac0f9fd91ceb111550590025b69348fe2"> 1173</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083ac0f9fd91ceb111550590025b69348fe2">SWI2_IRQn</a>,</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083af3a19daf825b83ebc7adbe4cb4b3d48b"> 1174</a></span>    <a class="code hl_enumvalue" href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083af3a19daf825b83ebc7adbe4cb4b3d48b">SWI3_IRQn</a>,</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a4a0206df9604302e0741c1aa4ca1ded3"> 1175</a></span>}<a class="code hl_typedef" href="f1c100s__reg_8h.html#a4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a>;</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span> </div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span> </div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span> </div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="structsyscon__reg__t.html"> 1179</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structsyscon__reg__t.html">syscon_reg_t</a> {</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="structsyscon__reg__t.html#a9fb568e2ca494520de46b77ef141fc2d"> 1181</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structsyscon__reg__t.html#a9fb568e2ca494520de46b77ef141fc2d">USB_CTRL</a>;</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a5c9948a683e1b21567480fc8bc818fff"> 1182</a></span>} <a class="code hl_struct" href="structsyscon__reg__t.html">syscon_reg_t</a>;</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span> </div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="structccu__reg__t.html"> 1184</a></span>typedef struct <a class="code hl_struct" href="structccu__reg__t.html">ccu_reg_t</a> {</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#aba0006d368584857bfd3e1fa6c1cad4b"> 1185</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structccu__reg__t.html#aba0006d368584857bfd3e1fa6c1cad4b">PLL_CPU_CTRL</a>;                           <span class="comment">// 0x000</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#ad1a7038c1898acd55993b31d0fa8a809"> 1187</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PLL_AUDIO_CTRL;                         <span class="comment">// 0x008</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#aa6744cf6393fef57179d98ce9151b352"> 1189</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PLL_VIDEO_CTRL;                         <span class="comment">// 0x010</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#a0b6322820f911b7c8c28a8630cf1171b"> 1191</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PLL_VE_CTRL;                            <span class="comment">// 0x018</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#a742248bc099d1423bc269218900d6ec3"> 1193</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PLL_DDR_CTRL;                           <span class="comment">// 0x020</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#a84a7bed97dd711e4b42b3ebfb4b71830"> 1195</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PLL_PERIPH_CTRL;                        <span class="comment">// 0x028</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(9)</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#adb1f19b0eaece5bad0f107412a90aac4"> 1197</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CPU_CLK_SRC;                            <span class="comment">// 0x050</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#ae3c193e5a6413768ac0d6033b4713301"> 1198</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> AHB_APB_HCLKC_CFG;                      <span class="comment">// 0x054</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(2)</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#a7036da0f4304dacb17a710262d933262"> 1200</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BUS_CLK_GATING0;                        <span class="comment">// 0x060</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#a58a25df9d177e79cf0767dda10a1a505"> 1201</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BUS_CLK_GATING1;                        <span class="comment">// 0x064</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#abf71e67e46b9105be9fee2e6d834c625"> 1202</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BUS_CLK_GATING2;                        <span class="comment">// 0x068</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(7)</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#a7fe9453cb70bfb7edcfef22c64118c6d"> 1204</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> SDMMC0_CLK;                             <span class="comment">// 0x088</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#a274fbacea1d74fd94ca02536c96dbcd6"> 1205</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> SDMMC1_CLK;                             <span class="comment">// 0x08c</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(8)</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#a8b0c324522809a6250b9d797d1a3ca0e"> 1207</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DAUDIO_CLK;                             <span class="comment">// 0x0b0</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#af9ae68314ecf9694d6929d292b303453"> 1208</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> OWA_CLK;                                <span class="comment">// 0x0b4</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#a7dd5e5da69d4dd205425e18311e6de69"> 1209</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CIR_CLK;                                <span class="comment">// 0x0b8</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(4)</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#a80292e28c5403cb66969962a0309f2b2"> 1211</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> USBPHY_CLK;                             <span class="comment">// 0x0cc</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(12)</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#a37f501bd2b8a610546f9f41ee70761a7"> 1213</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DRAM_GATING;                            <span class="comment">// 0x100</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#a85307ec5c2e8cd55902c2d8dd5d5f49b"> 1214</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BE_CLK;                                 <span class="comment">// 0x104</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#ad84124fb8e5bb1bb57dd854bacd7caa5"> 1216</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> FE_CLK;                                 <span class="comment">// 0x10c</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(2)</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#a264cad89dcac01e3302f5e16a814a7bd"> 1218</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TCON_CLK;                               <span class="comment">// 0x118</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#af4af3dc14f6fac3347e581aa40bf42d2"> 1219</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DI_CLK;                                 <span class="comment">// 0x11c</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#acea608504cbf5962f43e6f2bc9372726"> 1220</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TVE_CLK;                                <span class="comment">// 0x120</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#ada47efcf53a35088e2da7ef73648d261"> 1221</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TVD_CLK;                                <span class="comment">// 0x124</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(3)</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#a48db7f03dc775cab90675f0366424f6a"> 1223</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CSI_CLK;                                <span class="comment">// 0x134</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#acee19dab7181cc4ac0a905caa64ac041"> 1225</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> VE_CLK;                                 <span class="comment">// 0x13c</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#ae204f0335b2debabca27b0a5cea9f125"> 1226</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> AUDIO_CODEC_CLK;                        <span class="comment">// 0x140</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#acbbd0a15e343dd31719c8e531f124b5d"> 1227</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> AVS_CLK;                                <span class="comment">// 0x144</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(46)</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#a90fa288b2f650d662dfa8f31704bebfb"> 1229</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PLL_STABLE_TIME0;                       <span class="comment">// 0x200</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#a893f7639d1f4bd0989bd14a2617e1478"> 1230</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PLL_STABLE_TIME1;                       <span class="comment">// 0x204</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(6)</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#a2a2944acc5636bfd02206682a166dc7a"> 1232</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PLL_CPU_BIAS;                           <span class="comment">// 0x220</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#a3a27a53c1ca38e202c49c24721dcd863"> 1233</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PLL_AUDIO_BIAS;                         <span class="comment">// 0x224</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#aecb2c81808fce50cd865204a94136c2f"> 1234</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PLL_VIDEO_BIAS;                         <span class="comment">// 0x228</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#a5df1eb812b7c7d3b82937f8dfb5968e6"> 1235</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PLL_VE_BIAS;                            <span class="comment">// 0x22c</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#aa82135c8ee526711c532cc04e5d107c8"> 1236</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PLL_DDR0_BIAS;                          <span class="comment">// 0x230</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#aca5c76dbdc12d76bffaadab946136727"> 1237</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PLL_PERIPH_BIAS;                        <span class="comment">// 0x234</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(6)</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#a02d69b6f48b132428829130e6b99031a"> 1239</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PLL_CPU_TUN;                            <span class="comment">// 0x250</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(3)</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#ab1ca065e4328b5104bf2807de561f12d"> 1241</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PLL_DDR_TUN;                            <span class="comment">// 0x260</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(8)</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#a21433d057c496a3019eeb06f6cc3f278"> 1243</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PLL_AUDIO_PAT_CTRL;                     <span class="comment">// 0x284</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#a8fb87f9aa40f8cf2f0c58fb720d512cd"> 1244</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PLL_VIDEO_PAT_CTRL;                     <span class="comment">// 0x288</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#ab0ce5897f41f62cc4d854ae8735a1db5"> 1246</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> PLL_DDR0_PAT_CTRL;                      <span class="comment">// 0x290</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(11)</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#ad7703dce5e3fb52aaa993467510625df"> 1248</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BUS_SOFT_RST0;                          <span class="comment">// 0x2c0</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#aeb2f8652568e370152f9e9db045cf5ab"> 1249</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BUS_SOFT_RST1;                          <span class="comment">// 0x2c4</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(2)</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="structccu__reg__t.html#a4a989423ae5f57c5595f2fd0ad9649d6"> 1251</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BUS_SOFT_RST2;                          <span class="comment">// 0x2d0</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#abbcec0f0e4b4c6aa3630daec9c1ccbf6"> 1252</a></span>} <a class="code hl_struct" href="structccu__reg__t.html">ccu_reg_t</a>;</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span> </div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="structdram__reg__t.html"> 1254</a></span>typedef struct <a class="code hl_struct" href="structdram__reg__t.html">dram_reg_t</a> {</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#ac554062be265eb8ab395d510aeca3018"> 1255</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structdram__reg__t.html#ac554062be265eb8ab395d510aeca3018">SCONR</a>;                                  <span class="comment">// 0x000</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#ad73ea8937337a5dfc61dcc6d7c99d3cc"> 1256</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structdram__reg__t.html#ad73ea8937337a5dfc61dcc6d7c99d3cc">STMG0R</a>;                                 <span class="comment">// 0x004</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#ae281d2fc2e7019b482c1d9f9bf6c8d69"> 1257</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structdram__reg__t.html#ae281d2fc2e7019b482c1d9f9bf6c8d69">STMG1R</a>;                                 <span class="comment">// 0x008</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#a76a12891a5b2450006d9fc8e019fa9f4"> 1258</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structdram__reg__t.html#a76a12891a5b2450006d9fc8e019fa9f4">SCTLR</a>;                                  <span class="comment">// 0x00c</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#ab8a1cd99b13ebadebcf9e05f512d538b"> 1259</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structdram__reg__t.html#ab8a1cd99b13ebadebcf9e05f512d538b">SREFR</a>;                                  <span class="comment">// 0x010</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#a30c54b47853a12e779b4ffd2125f61f9"> 1260</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structdram__reg__t.html#a30c54b47853a12e779b4ffd2125f61f9">SEXTMR</a>;                                 <span class="comment">// 0x014</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(3)</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#afefd3fdcc2ad62c1a240b8f761ca541c"> 1262</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DDLYR;                                  <span class="comment">// 0x024</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#a1a618a9f2b35fa1103eb38467eb806f3"> 1263</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DADRR;                                  <span class="comment">// 0x028</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#aefdbec0df52db6a521a8f4c7a3ecd4e7"> 1264</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DVALR;                                  <span class="comment">// 0x02c</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#a5228b35be5f3b9e9f00bf638be1ba024"> 1265</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DRPTR0;                                 <span class="comment">// 0x030</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#adad22758ff28ec3134ca4f960efea497"> 1266</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DRPTR1;                                 <span class="comment">// 0x034</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#a1f43540a617d754135e1f4c92a513314"> 1267</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DRPTR2;                                 <span class="comment">// 0x038</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#aa578738939cd9dfd49ca708c46ef7b9d"> 1268</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DRPTR3;                                 <span class="comment">// 0x03c</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#a6385566c638a1404da9fac973063542c"> 1269</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> SEFR;                                   <span class="comment">// 0x040</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#ad672caa3f896d077d8cb2ea081c87a2e"> 1270</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> MAE;                                    <span class="comment">// 0x044</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#a87a56ffe73759b3e234f95cfe1cca794"> 1271</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> ASPR;                                   <span class="comment">// 0x048</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#a394c2b4c782926ae15cb21c47bdffd46"> 1272</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> SDLY0;                                  <span class="comment">// 0x04C</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#a05cca6ed16445f5136c354095f153521"> 1273</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> SDLY1;                                  <span class="comment">// 0x050</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#a6f41439b6d5ab3cb029f3e47523ae60d"> 1274</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> SDLY2;                                  <span class="comment">// 0x054</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(42)</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#ac29f69ee84f1c654b5fd4206bd22fa68"> 1276</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> MCR0;                                   <span class="comment">// 0x100</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#a22d43a2d76b42b6fc71558da11b5aa8a"> 1277</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> MCR1;                                   <span class="comment">// 0x104</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#af012b571737096789c4a509ae62bf0d1"> 1278</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> MCR2;                                   <span class="comment">// 0x108</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#a459fb68653e041708499c436cb188a78"> 1279</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> MCR3;                                   <span class="comment">// 0x10c</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#abccd2523e52d458915ab670680fc281e"> 1280</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> MCR4;                                   <span class="comment">// 0x110</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#a3c0ec4803a890456656dfc54d7bb022c"> 1281</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> MCR5;                                   <span class="comment">// 0x114</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#a6829e76943034c22c970a600f94288d7"> 1282</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> MCR6;                                   <span class="comment">// 0x118</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#a1bb1c3c2781506ae19b6e3b7fb76fd48"> 1283</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> MCR7;                                   <span class="comment">// 0x11c</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#a4630188fb236ba61739bac4b6543f8e3"> 1284</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> MCR8;                                   <span class="comment">// 0x120</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#a082428fc5dafb6977bd7a64c15a42e22"> 1285</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> MCR9;                                   <span class="comment">// 0x124</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#a4c7dfe9735593b06dc91f8c9bd8c6420"> 1286</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> MCR10;                                  <span class="comment">// 0x128</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#abf85cb00a9ff000dda52f9a341d464b3"> 1287</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> MCR11;                                  <span class="comment">// 0x12c</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>    <a class="code hl_define" href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(4)</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="structdram__reg__t.html#a4dd415e5d4d9f6c8c4cb7a889b11cbca"> 1289</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BWCR;                                   <span class="comment">// 0x140</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a0693105f67f150a538abc71c6d5e7eb1"> 1290</a></span>} <a class="code hl_struct" href="structdram__reg__t.html">dram_reg_t</a>;</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span> </div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="structpio__port__t.html"> 1292</a></span>typedef struct <a class="code hl_struct" href="structpio__port__t.html">pio_port_t</a> {</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="structpio__port__t.html#afefaf82241118a10370b06ea8895371b"> 1293</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structpio__port__t.html#afefaf82241118a10370b06ea8895371b">CFG0</a>;</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="structpio__port__t.html#a9c48ac3efd669d238720ddd6816cfdb7"> 1294</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structpio__port__t.html#a9c48ac3efd669d238720ddd6816cfdb7">CFG1</a>;</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="structpio__port__t.html#aa25e9da97d3970bd6c539e7529eea9f9"> 1295</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structpio__port__t.html#aa25e9da97d3970bd6c539e7529eea9f9">CFG2</a>;</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="structpio__port__t.html#a0c7d97cb118db151d9fa9a182ad3badb"> 1296</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structpio__port__t.html#a0c7d97cb118db151d9fa9a182ad3badb">CFG3</a>;</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="structpio__port__t.html#adcee54c59c7c651f2b6a61e054f0cafa"> 1297</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structpio__port__t.html#adcee54c59c7c651f2b6a61e054f0cafa">DATA</a>;</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="structpio__port__t.html#a80af3753a53bdf79640929f5c702e646"> 1298</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structpio__port__t.html#a80af3753a53bdf79640929f5c702e646">DRV0</a>;</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="structpio__port__t.html#a440113b594b42711c72e5201ecae9232"> 1299</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structpio__port__t.html#a440113b594b42711c72e5201ecae9232">DRV1</a>;</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="structpio__port__t.html#a8bef2c6fb23bbe9d1464601554f74c17"> 1300</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structpio__port__t.html#a8bef2c6fb23bbe9d1464601554f74c17">PUL0</a>;</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="structpio__port__t.html#a753db45646b06198954583223ff473f0"> 1301</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structpio__port__t.html#a753db45646b06198954583223ff473f0">PUL1</a>;</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa87f0adbf2d625b83212e597a1671080"> 1302</a></span>} <a class="code hl_struct" href="structpio__port__t.html">pio_port_t</a>;</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span> </div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="structpio__port__int__t.html"> 1304</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structpio__port__int__t.html">pio_port_int_t</a> {</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"><a class="line" href="structpio__port__int__t.html#ac33a2b84f07c78cd9e0512c6577b2b58"> 1305</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structpio__port__int__t.html#ac33a2b84f07c78cd9e0512c6577b2b58">INT_CFG0</a>;</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="structpio__port__int__t.html#ad8b0a6dfc15faf8470765d25361c7706"> 1306</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structpio__port__int__t.html#ad8b0a6dfc15faf8470765d25361c7706">INT_CFG1</a>;</div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="structpio__port__int__t.html#ac2c68339a2321450a8704fdce47bfdbc"> 1307</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structpio__port__int__t.html#ac2c68339a2321450a8704fdce47bfdbc">INT_CFG2</a>;</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="structpio__port__int__t.html#a6f428c21252610176de9fb642b61da80"> 1308</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structpio__port__int__t.html#a6f428c21252610176de9fb642b61da80">INT_CFG3</a>;</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="structpio__port__int__t.html#a315ed4ec36003bc0db0e8ca916d37933"> 1309</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structpio__port__int__t.html#a315ed4ec36003bc0db0e8ca916d37933">INT_CTRL</a>;</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="structpio__port__int__t.html#a66481a89e41f4f591ffef2e15c0d4d6b"> 1310</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structpio__port__int__t.html#a66481a89e41f4f591ffef2e15c0d4d6b">INT_STA</a>;</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="structpio__port__int__t.html#a253ba5b834cf080a117d3d797020a32d"> 1311</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structpio__port__int__t.html#a253ba5b834cf080a117d3d797020a32d">INT_DEB</a>;</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a345ae1f198d706226ddb8ba0caca20cb"> 1313</a></span>} <a class="code hl_struct" href="structpio__port__int__t.html">pio_port_int_t</a>;</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span> </div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="structpio__reg__t.html"> 1315</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structpio__reg__t.html">pio_reg_t</a> {</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>    <span class="keyword">union </span>{</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="structpio__reg__t.html#a0a71553c56e50863ddeaae589a022b94"> 1317</a></span>        <a class="code hl_struct" href="structpio__port__t.html">pio_port_t</a> PORT[6];</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="structpio__reg__t.html#a021c43e71bf097482c0089f36265c3e1"> 1319</a></span>            <a class="code hl_struct" href="structpio__port__t.html">pio_port_t</a> <a class="code hl_variable" href="structpio__reg__t.html#a021c43e71bf097482c0089f36265c3e1">PORTA</a>;</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="structpio__reg__t.html#ab09d6ca2c2d348ce1d003d8600ae6832"> 1320</a></span>            <a class="code hl_struct" href="structpio__port__t.html">pio_port_t</a> <a class="code hl_variable" href="structpio__reg__t.html#ab09d6ca2c2d348ce1d003d8600ae6832">PORTB</a>;</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="structpio__reg__t.html#a1b212cb8dd25e18486b1f0fdcd7303cf"> 1321</a></span>            <a class="code hl_struct" href="structpio__port__t.html">pio_port_t</a> <a class="code hl_variable" href="structpio__reg__t.html#a1b212cb8dd25e18486b1f0fdcd7303cf">PORTC</a>;</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="structpio__reg__t.html#a755bab0f50e561e4412fde55e1f87277"> 1322</a></span>            <a class="code hl_struct" href="structpio__port__t.html">pio_port_t</a> <a class="code hl_variable" href="structpio__reg__t.html#a755bab0f50e561e4412fde55e1f87277">PORTD</a>;</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="structpio__reg__t.html#aad5ff6caba0f1d3ba4fabe6360d92367"> 1323</a></span>            <a class="code hl_struct" href="structpio__port__t.html">pio_port_t</a> <a class="code hl_variable" href="structpio__reg__t.html#aad5ff6caba0f1d3ba4fabe6360d92367">PORTE</a>;</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="structpio__reg__t.html#ad140c3e854a6ac65691c6c3433fb6ba9"> 1324</a></span>            <a class="code hl_struct" href="structpio__port__t.html">pio_port_t</a> <a class="code hl_variable" href="structpio__reg__t.html#ad140c3e854a6ac65691c6c3433fb6ba9">PORTF</a>;</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span>        };</div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>    };</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(74)</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="structpio__reg__t.html#a9387feda851907fc50960b385aff40d3"> 1328</a></span>    <a class="code hl_struct" href="structpio__port__int__t.html">pio_port_int_t</a> PORT_INT[3];</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(24)</div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="structpio__reg__t.html#a07bafdebb1c87849edb518c8fe01699b"> 1330</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> SDR_PAD_DRV;</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="structpio__reg__t.html#acd4b6ea5872951f9a816beb0fb13bd37"> 1331</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> SDR_PAD_PUL;</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a5661e09bb81006c739aa72890bfd1dd6"> 1332</a></span>} <a class="code hl_struct" href="structpio__reg__t.html">pio_reg_t</a>;</div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span> </div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>typedef struct <a class="code hl_struct" href="structuart__reg__t.html">uart_reg_t</a> {</div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span>    <span class="keyword">union </span>{</div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="structuart__reg__t.html#a02bdab223131aedb60fd2efeead64204"> 1336</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structuart__reg__t.html#a02bdab223131aedb60fd2efeead64204">RBR</a>;                                <span class="comment">// 0x000</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="structuart__reg__t.html#a39f584f61293e5b0be0d32f7a7d524c2"> 1337</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structuart__reg__t.html#a39f584f61293e5b0be0d32f7a7d524c2">THR</a>;                                <span class="comment">// 0x000</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="structuart__reg__t.html#a31d59509f127450e492d7bdc8635a8d6"> 1338</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structuart__reg__t.html#a31d59509f127450e492d7bdc8635a8d6">DLL</a>;                                <span class="comment">// 0x000</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span>    };</div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span>    <span class="keyword">union </span>{</div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="structuart__reg__t.html#aa96f52beec00cbcd0b7f55a0bf50d00e"> 1341</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structuart__reg__t.html#aa96f52beec00cbcd0b7f55a0bf50d00e">DLH</a>;                                <span class="comment">// 0x004</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="structuart__reg__t.html#a4a5786a8dc52d69a94a0856e5779afb7"> 1342</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structuart__reg__t.html#a4a5786a8dc52d69a94a0856e5779afb7">IER</a>;                                <span class="comment">// 0x004</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>    };</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>    <span class="keyword">union </span>{</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="structuart__reg__t.html#a926036dbe070bb70253b42c1caf07834"> 1345</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structuart__reg__t.html#a926036dbe070bb70253b42c1caf07834">IIR</a>;                                <span class="comment">// 0x008</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="structuart__reg__t.html#a2a74e00fce4f65ec4d969e13c6c80a26"> 1346</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structuart__reg__t.html#a2a74e00fce4f65ec4d969e13c6c80a26">FCR</a>;                                <span class="comment">// 0x008</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>    };</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="structuart__reg__t.html#ab581ef684bd86a8414f3dcf1d37ed767"> 1348</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structuart__reg__t.html#ab581ef684bd86a8414f3dcf1d37ed767">LCR</a>;                                    <span class="comment">// 0x00c</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="structuart__reg__t.html#a02fa264221cdd18d59e0309a362e6a1f"> 1349</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structuart__reg__t.html#a02fa264221cdd18d59e0309a362e6a1f">MCR</a>;                                    <span class="comment">// 0x010</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="structuart__reg__t.html#aca39c14606efc7fd09917578b7f38b49"> 1350</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structuart__reg__t.html#aca39c14606efc7fd09917578b7f38b49">LSR</a>;                                    <span class="comment">// 0x014</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="structuart__reg__t.html#ad47e925687a8f5ac4ae74dea4624eb5b"> 1351</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structuart__reg__t.html#ad47e925687a8f5ac4ae74dea4624eb5b">MSR</a>;                                    <span class="comment">// 0x018</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="structuart__reg__t.html#ad17c0cfd24c8871ad4ae84ec78645ef4"> 1352</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structuart__reg__t.html#ad17c0cfd24c8871ad4ae84ec78645ef4">SCH</a>;                                    <span class="comment">// 0x01c</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(23)</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="structuart__reg__t.html#a616a66360f47545d1dd5994a382802bf"> 1354</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> USR;                                    <span class="comment">// 0x07c</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="structuart__reg__t.html#ab6169a9688fdc7805650e9ac90ce1280"> 1355</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TFL;                                    <span class="comment">// 0x080</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="structuart__reg__t.html#a633dbf095ca5fc64ac511c6485e71428"> 1356</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RFL;                                    <span class="comment">// 0x084</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(7)</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="structuart__reg__t.html#a7634c4dc1ae74a2a55577debb98daaaa"> 1358</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> HALT;                                   <span class="comment">// 0x0a4</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a74e133fb753f68d025a5b12dbc3f5f68"> 1359</a></span>} <a class="code hl_struct" href="structuart__reg__t.html">uart_reg_t</a>;</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span> </div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="structspi__reg__t.html"> 1361</a></span>typedef struct <a class="code hl_struct" href="structspi__reg__t.html">spi_reg_t</a> {</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="structspi__reg__t.html#ae7e583d09ab17a0d7dd2bd739474871a"> 1363</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> GCR;                                    <span class="comment">// 0x004</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="structspi__reg__t.html#ad5b75a8ef7082dbdc64c2f2358e82500"> 1364</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> TCR;                                    <span class="comment">// 0x008</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="structspi__reg__t.html#add325399671b72a3e8b8cd62183307e7"> 1366</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> IER;                                    <span class="comment">// 0x010</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="structspi__reg__t.html#ad32f07b660c5975e886c59e107e7584d"> 1367</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> ISR;                                    <span class="comment">// 0x014</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="structspi__reg__t.html#ab9ed507f1cd5326f3b87728412e258e7"> 1368</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> FCR;                                    <span class="comment">// 0x018</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="structspi__reg__t.html#a95777cfbbf57ed1b24a3649a2d2edf10"> 1369</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> FSR;                                    <span class="comment">// 0x01c</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="structspi__reg__t.html#a03470a8f75e3517fa0252e9b66e2200d"> 1370</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> WCR;                                    <span class="comment">// 0x020</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="structspi__reg__t.html#a76f403887de995c6626cabffbb592c07"> 1371</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CCR;                                    <span class="comment">// 0x024</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(2)</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="structspi__reg__t.html#a7ea91acbd178318ff0a9c1ac7be6b426"> 1373</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> MBC;                                    <span class="comment">// 0x030</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="structspi__reg__t.html#ab1db12b2b2f6b812e11deb2fccd13117"> 1374</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> MTC;                                    <span class="comment">// 0x034</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="structspi__reg__t.html#aaf7da53ddba891d0e9fbbf20dbc76fc8"> 1375</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BCC;                                    <span class="comment">// 0x038</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(113)</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>    union {</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="structspi__reg__t.html#aa57ea00d1c4c31a71655801aec7a9993"> 1378</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structspi__reg__t.html#aa57ea00d1c4c31a71655801aec7a9993">TXD_WORD</a>;                           <span class="comment">// 0x200</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="structspi__reg__t.html#a2244327e732ea007f3429b7af8b4cb60"> 1379</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> <a class="code hl_variable" href="structspi__reg__t.html#a2244327e732ea007f3429b7af8b4cb60">TXD_BYTE</a>;                            <span class="comment">// 0x200</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>    };</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(63)</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>    union {</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="structspi__reg__t.html#af42f2ce2d9ffa7468fb0e38f07b877f2"> 1383</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structspi__reg__t.html#af42f2ce2d9ffa7468fb0e38f07b877f2">RXD_WORD</a>;                           <span class="comment">// 0x300</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="structspi__reg__t.html#a754ef0a3f674dd95c2fbf45213a2f488"> 1384</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> <a class="code hl_variable" href="structspi__reg__t.html#a754ef0a3f674dd95c2fbf45213a2f488">RXD_BYTE</a>;                            <span class="comment">// 0x300</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span>    };</div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa04e6eabf92caf77c0cd0e5a716075ea"> 1386</a></span>} <a class="code hl_struct" href="structspi__reg__t.html">spi_reg_t</a>;</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span> </div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html"> 1388</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structtcon__reg__t.html">tcon_reg_t</a> {</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#af849aa162b850b20b9232e91a7a88cd7"> 1389</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#af849aa162b850b20b9232e91a7a88cd7">CTRL</a>;                                   <span class="comment">// 0x000</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#af257f6799dc2d0986203b4c8ff893bb4"> 1390</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#af257f6799dc2d0986203b4c8ff893bb4">INT_REG0</a>;                               <span class="comment">// 0x004</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#a388a8b6a84b353b99830dea52b33550e"> 1391</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#a388a8b6a84b353b99830dea52b33550e">INT_REG1</a>;                               <span class="comment">// 0x008</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#a70bc7be2ae225f498cd2b2a05f64b0dc"> 1393</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> FRM_CTRL;                               <span class="comment">// 0x010</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>    union {</div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#a27dd915664aa2227629ded2da1608ab8"> 1396</a></span>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#a27dd915664aa2227629ded2da1608ab8">FRM_SEED0_R</a>;                    <span class="comment">// 0x014</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#aeb3c23ddef97ccf97e90433610bc97e1"> 1397</a></span>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#aeb3c23ddef97ccf97e90433610bc97e1">FRM_SEED0_G</a>;                    <span class="comment">// 0x018</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#abf5de86f56de0c7493783ce8e79abef2"> 1398</a></span>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#abf5de86f56de0c7493783ce8e79abef2">FRM_SEED0_B</a>;                    <span class="comment">// 0x01c</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#adb775246dc8b0bb8d602dbc6c0ede495"> 1399</a></span>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#adb775246dc8b0bb8d602dbc6c0ede495">FRM_SEED1_R</a>;                    <span class="comment">// 0x020</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#a334625764f3cf5486017450cbdc4b1e7"> 1400</a></span>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#a334625764f3cf5486017450cbdc4b1e7">FRM_SEED1_G</a>;                    <span class="comment">// 0x024</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#a1b686f889603d6d738fa66bd12584205"> 1401</a></span>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#a1b686f889603d6d738fa66bd12584205">FRM_SEED1_B</a>;                    <span class="comment">// 0x028</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>        };</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#a2135500d3d2e1e3f5f3f7772db316fb4"> 1403</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> FRM_SEED[6];</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>    };</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>    <span class="keyword">union </span>{</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#aaf7bd38219820dc7042bab318be38230"> 1407</a></span>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#aaf7bd38219820dc7042bab318be38230">FRM_TBL0</a>;                       <span class="comment">// 0x02c</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#ae9bbad38763c117b035502b04158c526"> 1408</a></span>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#ae9bbad38763c117b035502b04158c526">FRM_TBL1</a>;                       <span class="comment">// 0x030</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#a473beeac43d33ca8cce4fe25411b3add"> 1409</a></span>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#a473beeac43d33ca8cce4fe25411b3add">FRM_TBL2</a>;                       <span class="comment">// 0x034</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#a4cee0fba8ac4a461e9a0d2bee24a1fcf"> 1410</a></span>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#a4cee0fba8ac4a461e9a0d2bee24a1fcf">FRM_TBL3</a>;                       <span class="comment">// 0x038</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>        };</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#a5a1851673897f5477bea17b7b6c243a4"> 1412</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> FRM_TBL[4];</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>    };</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>    struct {</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CTRL;                               <span class="comment">// 0x040</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#ab99f0871af06389887d8f1b0084ec08a"> 1417</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#ab99f0871af06389887d8f1b0084ec08a">CLK_CTRL</a>;                           <span class="comment">// 0x044</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#ac7207eadf7bb2f5b66209e7145173cb1"> 1418</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#ac7207eadf7bb2f5b66209e7145173cb1">BASIC_TIMING0</a>;                      <span class="comment">// 0x048: ACTIVE</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#a4d5a541b85d87a0aa8bfcfae66ef7f03"> 1419</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#a4d5a541b85d87a0aa8bfcfae66ef7f03">BASIC_TIMING1</a>;                      <span class="comment">// 0x04c: HORIZONTAL</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#a2a57d3d9585def4482b68c77872edb3b"> 1420</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#a2a57d3d9585def4482b68c77872edb3b">BASIC_TIMING2</a>;                      <span class="comment">// 0x050: VERTICAL</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#a4a8fb8f6955bc86b584a18b1a73ad918"> 1421</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#a4a8fb8f6955bc86b584a18b1a73ad918">BASIC_TIMING3</a>;                      <span class="comment">// 0x054: SYNC</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#aefb8548f234c7b0922af4a751f5447c6"> 1422</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#aefb8548f234c7b0922af4a751f5447c6">HV_TIMING</a>;                          <span class="comment">// 0x058</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>        <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#a9697473c9d3c9c4bc0a30368e1f7b54a"> 1424</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CPU_IF;                             <span class="comment">// 0x060</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#a513b87255a2d2c1655d7d84bb41c0935"> 1425</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CPU_WR;                             <span class="comment">// 0x064</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#ae2fce9559de5563301c03cd01761fa86"> 1426</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CPU_RD;                             <span class="comment">// 0x068</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#ad4c9cf1d2212df085d1547a1b7cb35e8"> 1427</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CPU_RD_NX;                          <span class="comment">// 0x06c</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span>        <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(6)</div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#abdfa9aabe3a00aa5d8135d8918a467eb"> 1429</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> IO_CTRL0;                           <span class="comment">// 0x088: PLORITY</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#a75a7bcfc4355088f946b0f7bb8340dd3"> 1430</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> IO_CTRL1;                           <span class="comment">// 0x08c: TRISTATE</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#a00ddcc73b2fe43c976ece86345bc7316"> 1431</a></span>    } TCON0;</div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>    struct {</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CTRL;                               <span class="comment">// 0x090</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#aff8e82bd815454563e85952ae42a69bd"> 1434</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#aff8e82bd815454563e85952ae42a69bd">BASIC0</a>;                             <span class="comment">// 0x094</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#a83768c9a9fb294ffd90ddef17ef78b30"> 1435</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#a83768c9a9fb294ffd90ddef17ef78b30">BASIC1</a>;                             <span class="comment">// 0x098</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#adcdbec52c6e2f976cafca75befb633fc"> 1436</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#adcdbec52c6e2f976cafca75befb633fc">BASIC2</a>;                             <span class="comment">// 0x09c</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#a5d3ec674c9d582f9c4ef06d80eb3b383"> 1437</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#a5d3ec674c9d582f9c4ef06d80eb3b383">BASIC3</a>;                             <span class="comment">// 0x0a0</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#a3f3be0669078ada82f3eea9dfba6f2f6"> 1438</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#a3f3be0669078ada82f3eea9dfba6f2f6">BASIC4</a>;                             <span class="comment">// 0x0a4</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#a4717f8754f3e5404359b75b539e33e74"> 1439</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtcon__reg__t.html#a4717f8754f3e5404359b75b539e33e74">BASIC5</a>;                             <span class="comment">// 0x0a8</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span>        <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(17)</div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> IO_CTRL0;                           <span class="comment">// 0x0f0: PLORITY</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> IO_CTRL1;                           <span class="comment">// 0x0f4: TRISATE</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#ac57aa7cefc4d7d1f7901318d12d8b787"> 1443</a></span>    } TCON1;</div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="structtcon__reg__t.html#a14a74b4f30d077cf1b7c40d475be5aa8"> 1445</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DEBUG_INFO;                             <span class="comment">// 0x0fc</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#a18b292ae691a15dca5ddb31514e5751b"> 1446</a></span>} <a class="code hl_struct" href="structtcon__reg__t.html">tcon_reg_t</a>;</div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span> </div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html"> 1448</a></span>typedef struct <a class="code hl_struct" href="structdebe__reg__t.html">debe_reg_t</a> {</div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(512)</div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a4e56ff837acabef68bd49e1429ce38dc"> 1450</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> MODE_CTRL;                              <span class="comment">// 0x800</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a21091d735e782a4cced35b3be120d61e"> 1451</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BACKCOLOR;                              <span class="comment">// 0x804</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a8eb93f19c068084d0104fbd5e27aa02c"> 1452</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DISP_SIZE;                              <span class="comment">// 0x808</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#aea3dfd5ffe34512cc98366851b351e53"> 1454</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> LAY_SIZE[4];                            <span class="comment">// 0x810</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a46295a175b3bd20859c2203b41243fac"> 1455</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> LAY_CODNT[4];                           <span class="comment">// 0x820</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(4)</div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a514b39543d57ce91a9df6158acc29808"> 1457</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> LAY_LINEWIDTH[4];                       <span class="comment">// 0x840</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a011117c07cd54dc1367d26cd2d7f208a"> 1458</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> LAY_FB_ADDR0[4];                        <span class="comment">// 0x850</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a1d3437ef5424cedadec56a478e530484"> 1459</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> LAY_FB_ADDR1[4];                        <span class="comment">// 0x860</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a82b150b24037f35a11ae1222863fc6ba"> 1460</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> REGBUFF_CTRL;                           <span class="comment">// 0x870</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(3)</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#aac68a900d39a03d940eeaa16dbf22378"> 1462</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CK_MAX;                                 <span class="comment">// 0x880</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#af42e0273a5b1c44845f1ebba5a40d2cb"> 1463</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CK_MIN;                                 <span class="comment">// 0x884</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#abfc75a0f27e54d2af3c55f2fea77169c"> 1464</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CK_CFG;                                 <span class="comment">// 0x888</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#ae886ef02d0f2a254a8e89c5aa1efcc9a"> 1466</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> LAY_ATT_CTRL0[4];                       <span class="comment">// 0x890</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#ab6256924336c6384158842abe07e6b63"> 1467</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> LAY_ATT_CTRL1[4];                       <span class="comment">// 0x8a0</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(10)</div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#adb46e3f9d4d1e12b1a3e81a8caf1411b"> 1469</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> HWC_CTRL;                               <span class="comment">// 0x8d8</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#ab803f9bbec52477f81c9de9a9b7c06dc"> 1471</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> HWCFB_CTRL;                             <span class="comment">// 0x8e0</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(3)</div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a7e8215db121d91d115b50af404feef44"> 1473</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> WB_CTRL;                                <span class="comment">// 0x8f0</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#aee5be80d2621c54211a796fd604bd105"> 1474</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> WB_ADDR;                                <span class="comment">// 0x8f4</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a5df4a96ac8a6b1173eb90b0b1db5dc43"> 1475</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> WB_LW;                                  <span class="comment">// 0x8f8</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(9)</div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span>    <span class="comment">// YUV</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a13ed1f8d4faf27575942973585fe5f1a"> 1478</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> IYUV_CH_CTRL;                           <span class="comment">// 0x920</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(3)</div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a06bdc9879695b32050071593cc48212e"> 1480</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CH0_YUV_FB_ADDR;                        <span class="comment">// 0x930</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a8920745bea30b044e5e6b2a9f4377a87"> 1481</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CH1_YUV_FB_ADDR;                        <span class="comment">// 0x934</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a4f7873734756617b3421ce267df1f98d"> 1482</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CH2_YUV_FB_ADDR;                        <span class="comment">// 0x938</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a80b7451a5248c1a1806558c9a154bf25"> 1484</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CH0_YUV_BLW;                            <span class="comment">// 0x940</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#ad5bc02def57d25e1234df35edd7a0d08"> 1485</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CH1_YUV_BLW;                            <span class="comment">// 0x944</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a1e88d505b010f0bf3190c586b2f761e0"> 1486</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CH2_YUV_BLW;                            <span class="comment">// 0x948</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a44395a972081acb8421f508500c327d6"> 1488</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> COEF00;                                 <span class="comment">// 0x950</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a1ec1b8dbf736fa7b97397a0b2b872dd5"> 1489</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> COEF01;                                 <span class="comment">// 0x954</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a7f2eba0b15dfc06b7386526bae5dd28f"> 1490</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> COEF02;                                 <span class="comment">// 0x958</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#aa7c631ba1a9b8f1d14102aef01e9fdd0"> 1491</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> COEF03;                                 <span class="comment">// 0x95c</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a0f955de769972a403466b4d1fc4c1842"> 1492</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> COEF10;                                 <span class="comment">// 0x960</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a1e4f592f08162a3f25ba7a2fa170d540"> 1493</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> COEF11;                                 <span class="comment">// 0x964</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a3026fed67f31a0141d1b1e4b3db56b6b"> 1494</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> COEF12;                                 <span class="comment">// 0x968</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#ad136a28363572cd04b584f0e08b568f9"> 1495</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> COEF13;                                 <span class="comment">// 0x96c</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a1a7e2ee2e713721af5e44a76f6b0c6b8"> 1496</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> COEF20;                                 <span class="comment">// 0x970</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a0883a317397ff3453f53fd4d28e518be"> 1497</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> COEF21;                                 <span class="comment">// 0x974</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a982a243385e7841888763cf9d09ba57b"> 1498</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> COEF22;                                 <span class="comment">// 0x978</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="structdebe__reg__t.html#a92bfea07a01aa1171692f8f1b3d9cdd8"> 1499</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> COEF23;                                 <span class="comment">// 0x97c</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span>    <span class="comment">// TODO: add cursor buffer and platte</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aa5ef96fc9a347eb21b8a148966006e7d"> 1501</a></span>} <a class="code hl_struct" href="structdebe__reg__t.html">debe_reg_t</a>;</div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span> </div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"><a class="line" href="structtve__reg__t.html"> 1503</a></span>typedef struct <a class="code hl_struct" href="structtve__reg__t.html">tve_reg_t</a> {</div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="structtve__reg__t.html#a0d31723ac0433c99fa3621f338c0c5e1"> 1504</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtve__reg__t.html#a0d31723ac0433c99fa3621f338c0c5e1">ENABLE</a>;                                 <span class="comment">// 0x000</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="structtve__reg__t.html#a52167d1f8a65c12e66a8b2c2ee2ce887"> 1505</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtve__reg__t.html#a52167d1f8a65c12e66a8b2c2ee2ce887">CFG0</a>;                                   <span class="comment">// 0x004</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="structtve__reg__t.html#a4e5ae9232a9a1f0e234a2c6a5414c85f"> 1506</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtve__reg__t.html#a4e5ae9232a9a1f0e234a2c6a5414c85f">DAC1</a>;                                   <span class="comment">// 0x008</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"><a class="line" href="structtve__reg__t.html#ada0b5f0b3a06884b24e28d0d65b44da7"> 1507</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtve__reg__t.html#ada0b5f0b3a06884b24e28d0d65b44da7">NOTCH</a>;                                  <span class="comment">// 0x00c</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="structtve__reg__t.html#a06fdea1bc25c80dcebb999824dc8fdb7"> 1508</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtve__reg__t.html#a06fdea1bc25c80dcebb999824dc8fdb7">CHROMA_FREQUENCY</a>;                       <span class="comment">// 0x010</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="structtve__reg__t.html#aa314e3216f1ca693709da830501d2e2f"> 1509</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtve__reg__t.html#aa314e3216f1ca693709da830501d2e2f">PORCH</a>;                                  <span class="comment">// 0x014</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="structtve__reg__t.html#a8b0d6e1bdca73dfb6b1288d90c3fc4a8"> 1511</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> LINE;                                   <span class="comment">// 0x01c</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="structtve__reg__t.html#a97a6e3bc8f972db8a32e0c96dc41628c"> 1512</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> LEVEL;                                  <span class="comment">// 0x020</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"><a class="line" href="structtve__reg__t.html#a5cbf9345e2ade06e0bee94764abeb1ac"> 1513</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DAC2;                                   <span class="comment">// 0x024</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(4)</div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="structtve__reg__t.html#a7c9a1cee74917ec9cd599b5a3f363ad5"> 1515</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> DETECT_STATUS;                          <span class="comment">// 0x038</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(52)</div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="structtve__reg__t.html#a0d07d76d4144c0a529f17bcd95af274a"> 1517</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CBCR_LEVEL;                             <span class="comment">// 0x10c</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="structtve__reg__t.html#ab922885891c0129f845b3ed63bae4b06"> 1519</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> BURST_WIDTH;                            <span class="comment">// 0x114</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="structtve__reg__t.html#a0fa641c0719b894267490ba0ae79ebca"> 1520</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CBCR_GAIN;                              <span class="comment">// 0x118</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"><a class="line" href="structtve__reg__t.html#addb1cd10c79e904e9c81d7e5988f91ce"> 1521</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> SYNC_VBI;                               <span class="comment">// 0x11c</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"><a class="line" href="structtve__reg__t.html#a3e6e0e17908a56b7d4fbf9c380e5a2e4"> 1523</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> ACTIVE_LINE;                            <span class="comment">// 0x124</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"><a class="line" href="structtve__reg__t.html#a540158a4678c65f34ae6a023bc1f182f"> 1524</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CHROMA;                                 <span class="comment">// 0x128</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"><a class="line" href="structtve__reg__t.html#aa09b5e5a0fa4b106abefec3cc637a30c"> 1525</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> ENCODER;                                <span class="comment">// 0x12c</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"><a class="line" href="structtve__reg__t.html#a987fbbc368d33a2b400b97b923e695f5"> 1526</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> RESYNC;                                 <span class="comment">// 0x130</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="structtve__reg__t.html#a13df54f086654cd14df3e717b692298f"> 1527</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> SLAVE;                                  <span class="comment">// 0x134</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#ab8b0ea643b2e9060eeeeb39c8af01bf5"> 1528</a></span>} <a class="code hl_struct" href="structtve__reg__t.html">tve_reg_t</a>;</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span> </div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="structtimer__reg__t.html"> 1530</a></span>typedef struct <a class="code hl_struct" href="structtimer__reg__t.html">timer_reg_t</a> {</div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"><a class="line" href="structtimer__reg__t.html#ac1b19768c85fc28ce2f3009e77b2f9c1"> 1531</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtimer__reg__t.html#ac1b19768c85fc28ce2f3009e77b2f9c1">IRQ_EN</a>;                                 <span class="comment">// 0x000</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"><a class="line" href="structtimer__reg__t.html#a91150518f5dd3e9014d545b69197d04d"> 1532</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtimer__reg__t.html#a91150518f5dd3e9014d545b69197d04d">IRQ_STA</a>;                                <span class="comment">// 0x004</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(2)</div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span> </div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span>    struct {                                        <span class="comment">// 0x010</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"><a class="line" href="structtimer__reg__t.html#a794e62ec69fd511ff7563bc49f38dbfd"> 1536</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtimer__reg__t.html#a794e62ec69fd511ff7563bc49f38dbfd">CTRL</a>;</div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="structtimer__reg__t.html#a696fe87fbd5c1d11acc308da3ee2e93b"> 1537</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtimer__reg__t.html#a696fe87fbd5c1d11acc308da3ee2e93b">INTV_VALUE</a>;</div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="structtimer__reg__t.html#a2a237464edb47879017bdedd7e4485cb"> 1538</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtimer__reg__t.html#a2a237464edb47879017bdedd7e4485cb">CUR_VALUE</a>;</div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>        <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(1)</div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="structtimer__reg__t.html#af5369cf005532af067dc1f681e5b4a14"> 1540</a></span>    } TMR[3];</div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span> </div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(16)</div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span> </div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>    struct {</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="structtimer__reg__t.html#ad44cfa46a63dcfb0ce8bd67aeceaf844"> 1545</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtimer__reg__t.html#ad44cfa46a63dcfb0ce8bd67aeceaf844">CNT_CTL</a>;                            <span class="comment">// 0x080</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"><a class="line" href="structtimer__reg__t.html#ade409da26f3202bdbf3186a19b3596f5"> 1546</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtimer__reg__t.html#ade409da26f3202bdbf3186a19b3596f5">CNT0</a>;                               <span class="comment">// 0x084</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"><a class="line" href="structtimer__reg__t.html#addf2d6381aa90397af0e2b0c1e02a362"> 1547</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtimer__reg__t.html#addf2d6381aa90397af0e2b0c1e02a362">CNT1</a>;                               <span class="comment">// 0x088</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="structtimer__reg__t.html#aa6572786274b47f012bff58b5cd68dd4"> 1548</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtimer__reg__t.html#aa6572786274b47f012bff58b5cd68dd4">CNT_DIV</a>;                            <span class="comment">// 0x08c</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"><a class="line" href="structtimer__reg__t.html#a00f015423c02e0840b96f6dd3e2e6e3d"> 1549</a></span>    } AVS;</div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span> </div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(4)</div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span> </div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span>    struct {</div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> IRQ_EN;                             <span class="comment">// 0x0a0</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> IRQ_STA;                            <span class="comment">// 0x0a4</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span>        <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(2)</div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span>        <a class="code hl_typedef" href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> CTRL;                               <span class="comment">// 0x0b0</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"><a class="line" href="structtimer__reg__t.html#a283721da96680115f549a9914b83cbba"> 1558</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtimer__reg__t.html#a283721da96680115f549a9914b83cbba">CFG</a>;                                <span class="comment">// 0x0b4</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="structtimer__reg__t.html#a6829a7512e661f545c6684f2518d6ed3"> 1559</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtimer__reg__t.html#a6829a7512e661f545c6684f2518d6ed3">MODE</a>;                               <span class="comment">// 0x0b8</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="structtimer__reg__t.html#abd91ecc49642fe4f5939c20a5f9bd4ee"> 1560</a></span>    } WDOG;</div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#addb7276ebd7c39e34d2d120eadf49ad7"> 1561</a></span>} <a class="code hl_struct" href="structtimer__reg__t.html">timer_reg_t</a>;</div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span> </div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html"> 1563</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structmusb__reg__t.html">musb_reg_t</a> {</div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span>    <span class="comment">// use naming spec form musbmhdrc document</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>    <span class="keyword">union </span>{</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#af19cc32b84c301867e275cc231fd4260"> 1567</a></span>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#af19cc32b84c301867e275cc231fd4260">FIFO0</a>;                          <span class="comment">// 0x0000</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a9766236ecf716b25c0edb26f165c9062"> 1568</a></span>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#a9766236ecf716b25c0edb26f165c9062">FIFO1</a>;                          <span class="comment">// 0x0004</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#aed4df316cdad44389353b4e21d5aaa0b"> 1569</a></span>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#aed4df316cdad44389353b4e21d5aaa0b">FIFO2</a>;                          <span class="comment">// 0x0008</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#afbf13a73f4cc4daa9e219931550e69cf"> 1570</a></span>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#afbf13a73f4cc4daa9e219931550e69cf">FIFO3</a>;                          <span class="comment">// 0x000c</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a79060afb7c6e868a71d86fd77e4cbea8"> 1571</a></span>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#a79060afb7c6e868a71d86fd77e4cbea8">FIFO4</a>;                          <span class="comment">// 0x0010</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a0613cccd5bb40539bf6d8baf8b974093"> 1572</a></span>            <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#a0613cccd5bb40539bf6d8baf8b974093">FIFO5</a>;                          <span class="comment">// 0x0014</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span>        };</div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a10c81a133296e990800ebcddd92aedf9"> 1574</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="spi__interface_8h.html#a515474c06e4ed18aa67b2972e39d001e">FIFO</a>[6];</div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span>    };</div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span>    <span class="comment">// unused FIFO registers</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(10)</div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span> </div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span>    struct {</div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a54b66ff0473fffbb2490494cbb5d46d0"> 1580</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#a54b66ff0473fffbb2490494cbb5d46d0">Power</a>;                               <span class="comment">// 0x0040</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#af7da550893e28e971b68c205d6385ec8"> 1581</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#af7da550893e28e971b68c205d6385ec8">DevCtl</a>;                              <span class="comment">// 0x0041</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a81b170f47b9ca1a70ca43fc751713f41"> 1582</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#a81b170f47b9ca1a70ca43fc751713f41">Index</a>;                               <span class="comment">// 0x0042</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a3f44b129ece99b8a939c19a8a5f1d621"> 1583</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#a3f44b129ece99b8a939c19a8a5f1d621">Vendor0</a>;                             <span class="comment">// 0x0043</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#ac03d58e397d906de89e9f47d4878a6f1"> 1584</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a1daf700d608b9b747dd2ed7ab3966fd9">reg16_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#ac03d58e397d906de89e9f47d4878a6f1">IntrTx</a>;                             <span class="comment">// 0x0044</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a6f86ebd57e66790ed7ce8ff6c9cf2781"> 1585</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a1daf700d608b9b747dd2ed7ab3966fd9">reg16_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#a6f86ebd57e66790ed7ce8ff6c9cf2781">IntrRx</a>;                             <span class="comment">// 0x0046</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a6b0e35904408f2ab33d05f93aea336f2"> 1586</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a1daf700d608b9b747dd2ed7ab3966fd9">reg16_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#a6b0e35904408f2ab33d05f93aea336f2">IntrTxE</a>;                            <span class="comment">// 0x0048</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#ab2e7e98fd421c370165d9e5adcad0999"> 1587</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a1daf700d608b9b747dd2ed7ab3966fd9">reg16_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#ab2e7e98fd421c370165d9e5adcad0999">IntrRxE</a>;                            <span class="comment">// 0x004a</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a07948e9df791c236f03b87cc6db9d700"> 1588</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#a07948e9df791c236f03b87cc6db9d700">IntrUSB</a>;                             <span class="comment">// 0x004c</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span>        <a class="code hl_define" href="i__io__systick_8h.html#a7d8e8de15bfa21af5aeb23926ec63ed9">REG_RSVD_U8N</a>(3)</div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a52a963ef7f6366d3419125c2c2d02abe"> 1590</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> IntrUSBE;                            <span class="comment">// 0x0050</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span>        <a class="code hl_define" href="i__io__systick_8h.html#a7d8e8de15bfa21af5aeb23926ec63ed9">REG_RSVD_U8N</a>(3)</div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#ad583f1531f739e5b06b0f62ba886bd17"> 1592</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a1daf700d608b9b747dd2ed7ab3966fd9">reg16_t</a> Frame;                              <span class="comment">// 0x0054</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span>        <a class="code hl_define" href="i__io__systick_8h.html#a7d8e8de15bfa21af5aeb23926ec63ed9">REG_RSVD_U8N</a>(34)</div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#aad25241828b71a133afdad0aad3c512c"> 1594</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> EPInfo;                              <span class="comment">// 0x0078</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#adde7db777728d194e1083f6f0877954a"> 1595</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> RAMInfo;                             <span class="comment">// 0x0079</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a9352529cf364aef6f5dc4d6c72ac2e78"> 1596</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> LinkInfo;                            <span class="comment">// 0x007a</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#acdf9098c1922b02e6e1253480d707e44"> 1597</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> VPLen;                               <span class="comment">// 0x007b</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a78a797f620f7aa58f5c83c1e5d8f5749"> 1598</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> Testmode;                            <span class="comment">// 0x007c</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a5223dec7e387744c9c14b3ae118f73ba"> 1599</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> Vendor1;                             <span class="comment">// 0x007d</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a15fdb1b236ddba845fc09c4113fd9986"> 1600</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> Vendor2;                             <span class="comment">// 0x007e</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span>        <a class="code hl_define" href="i__io__systick_8h.html#a7d8e8de15bfa21af5aeb23926ec63ed9">REG_RSVD_U8N</a>(1)</div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a54dc0da97842021aee4bdf6fb3126f32"> 1602</a></span>    } Common;</div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span> </div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span>    struct {</div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>        <span class="keyword">union </span>{</div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span>            <span class="keyword">struct </span>{</div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>                <span class="keyword">union </span>{</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span>                    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span>                        <a class="code hl_define" href="i__io__systick_8h.html#a6b909c582cbe31cb5c426d00cb78740a">REG_RSVD_U16N</a>(1)</div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#abf2508a64abb94b5362d76e377d65968"> 1610</a></span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a1daf700d608b9b747dd2ed7ab3966fd9">reg16_t</a> CSR0;               <span class="comment">// 0x0082</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span>                        <a class="code hl_define" href="i__io__systick_8h.html#a6b909c582cbe31cb5c426d00cb78740a">REG_RSVD_U16N</a>(2)</div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a156ebfbd7b977a923571638fefb77442"> 1612</a></span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a1daf700d608b9b747dd2ed7ab3966fd9">reg16_t</a> Count0;             <span class="comment">// 0x0088</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span>                        <a class="code hl_define" href="i__io__systick_8h.html#a6b909c582cbe31cb5c426d00cb78740a">REG_RSVD_U16N</a>(3)</div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a13f93e42a8cf77b22ac473f1c1c4aa9b"> 1614</a></span>                    } EP0;</div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span>                    struct {</div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a56a027fdd8624671cd7e46fbdc7ff5d4"> 1616</a></span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a1daf700d608b9b747dd2ed7ab3966fd9">reg16_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#a56a027fdd8624671cd7e46fbdc7ff5d4">TxMaxP</a>;             <span class="comment">// 0x0080</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#ad1e074ee793f60e8785c7fb2a6bb598d"> 1617</a></span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#ad1e074ee793f60e8785c7fb2a6bb598d">TxCSRL</a>;              <span class="comment">// 0x0082</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#aea3668e0e52958163747699b6a93ff03"> 1618</a></span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#aea3668e0e52958163747699b6a93ff03">TxCSRH</a>;              <span class="comment">// 0x0083</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#aabe41df513b8347a2e6a8b68383f9faf"> 1619</a></span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a1daf700d608b9b747dd2ed7ab3966fd9">reg16_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#aabe41df513b8347a2e6a8b68383f9faf">RxMaxP</a>;             <span class="comment">// 0x0084</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a129842ab253e653e911cec8cf9ad35bb"> 1620</a></span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#a129842ab253e653e911cec8cf9ad35bb">RxCSRL</a>;              <span class="comment">// 0x0086</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a364851a5162a3b54641e8c5ff3d0460c"> 1621</a></span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#a364851a5162a3b54641e8c5ff3d0460c">RxCSRH</a>;              <span class="comment">// 0x0087</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#ae43cbd0eb33f6d689fd75f2a8b47c883"> 1622</a></span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a1daf700d608b9b747dd2ed7ab3966fd9">reg16_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#ae43cbd0eb33f6d689fd75f2a8b47c883">RxCount</a>;            <span class="comment">// 0x0088</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span>                        <a class="code hl_define" href="i__io__systick_8h.html#a6b909c582cbe31cb5c426d00cb78740a">REG_RSVD_U16N</a>(3)</div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#ab8edfd77f6175963b8d9ae0e66e5ebd1"> 1624</a></span>                    } EPN;</div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>                };</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a026aa5bb353ded54b6655c9ea62e6098"> 1626</a></span>            } DC;</div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span>            <span class="keyword">struct </span>{</div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span>                <span class="keyword">union </span>{</div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>                    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span>                        <a class="code hl_define" href="i__io__systick_8h.html#a6b909c582cbe31cb5c426d00cb78740a">REG_RSVD_U16N</a>(1)</div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span>                        <a class="code hl_typedef" href="i__io__systick_8h.html#a1daf700d608b9b747dd2ed7ab3966fd9">reg16_t</a> CSR0;               <span class="comment">// 0x0082</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span>                        <a class="code hl_define" href="i__io__systick_8h.html#a6b909c582cbe31cb5c426d00cb78740a">REG_RSVD_U16N</a>(2)</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span>                        <a class="code hl_typedef" href="i__io__systick_8h.html#a1daf700d608b9b747dd2ed7ab3966fd9">reg16_t</a> Count0;             <span class="comment">// 0x0088</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>                        <a class="code hl_define" href="i__io__systick_8h.html#a6b909c582cbe31cb5c426d00cb78740a">REG_RSVD_U16N</a>(1)</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#af5a7e88102a82a54a6dbeebce746e63b"> 1635</a></span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> Type0;               <span class="comment">// 0x008c</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a4f539743029c2cf166283a2abdfb0e73"> 1636</a></span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> NAKLimit0;           <span class="comment">// 0x008d</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span>                        <a class="code hl_define" href="i__io__systick_8h.html#a6b909c582cbe31cb5c426d00cb78740a">REG_RSVD_U16N</a>(1)</div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#aad04c752d29322af3c741f14b5eece35"> 1638</a></span>                    } EP0;</div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span>                    struct {</div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a1daf700d608b9b747dd2ed7ab3966fd9">reg16_t</a> TxMaxP;             <span class="comment">// 0x0080</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> TxCSRL;              <span class="comment">// 0x0082</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> TxCSRH;              <span class="comment">// 0x0083</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a1daf700d608b9b747dd2ed7ab3966fd9">reg16_t</a> RxMaxP;             <span class="comment">// 0x0084</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> RxCSRL;              <span class="comment">// 0x0086</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> RxCSRH;              <span class="comment">// 0x0087</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a1daf700d608b9b747dd2ed7ab3966fd9">reg16_t</a> RxCount;            <span class="comment">// 0x0088</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span>                        <a class="code hl_define" href="i__io__systick_8h.html#a6b909c582cbe31cb5c426d00cb78740a">REG_RSVD_U16N</a>(1)</div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a1bb165e63ea1a1b6f986d5b5b07ba8bc"> 1648</a></span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> TxType;              <span class="comment">// 0x008c</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a0b928b41abd71840b3056d160a7e4b9b"> 1649</a></span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> TxInterval;          <span class="comment">// 0x008d</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#aa21376943f24b3048ed054f1465c883a"> 1650</a></span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> RxType;              <span class="comment">// 0x008e</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a365cfe943f059f96e6080878be6501e7"> 1651</a></span>                        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> RxInterval;          <span class="comment">// 0x008f</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a5ddd4098bad411930414782bfe1d5681"> 1652</a></span>                    } EPN;</div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span>                };</div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a8148fe38c981463370c18f9be0f243c3"> 1654</a></span>            } HC;</div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>        };</div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span> </div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#ac8fd30a7d83a452d31a5e4c660c99b4b"> 1657</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> TxFIFOsz;                            <span class="comment">// 0x0090</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span>        <a class="code hl_define" href="i__io__systick_8h.html#a7d8e8de15bfa21af5aeb23926ec63ed9">REG_RSVD_U8N</a>(1)</div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a923426294cd8ee3d15e672a1ae8d6e11"> 1659</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a1daf700d608b9b747dd2ed7ab3966fd9">reg16_t</a> TxFIFOadd;                          <span class="comment">// 0x0092</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#ac37d7f76a10f8ec0f500cdcec5c886ef"> 1660</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> RxFIFOsz;                            <span class="comment">// 0x0094</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span>        <a class="code hl_define" href="i__io__systick_8h.html#a7d8e8de15bfa21af5aeb23926ec63ed9">REG_RSVD_U8N</a>(1)</div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#ab7f25b55115ead0d9076c4f56555bc89"> 1662</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a1daf700d608b9b747dd2ed7ab3966fd9">reg16_t</a> RxFIFOadd;                          <span class="comment">// 0x0096</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a36a423d3376ba61c545d270a7977e71c"> 1663</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> TxFuncAddr;                          <span class="comment">// 0x0098</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>        <a class="code hl_define" href="i__io__systick_8h.html#a7d8e8de15bfa21af5aeb23926ec63ed9">REG_RSVD_U8N</a>(1)</div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a9aa11ab322716edba7c9374d58e115f2"> 1665</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> TxHubAddr;                           <span class="comment">// 0x009a</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#ae95252eb0aa7bedd9fdde87025b56d8c"> 1666</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> TxHubPort;                           <span class="comment">// 0x009b</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a112e777709dcbdd795fd8f85287cf984"> 1667</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> RxFuncAddr;                          <span class="comment">// 0x009c</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span>        <a class="code hl_define" href="i__io__systick_8h.html#a7d8e8de15bfa21af5aeb23926ec63ed9">REG_RSVD_U8N</a>(1)</div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a73e8d6d904a409fec26a03076d1eaee7"> 1669</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> RxHubAddr;                           <span class="comment">// 0x009e</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a9fd4abf3418ee46b4c0371e3ce4d9b1f"> 1670</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a> RxHubPort;                           <span class="comment">// 0x009f</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a69796968d77791c1fbfac4589695d3a3"> 1671</a></span>    } Index;</div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span> </div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span>    <a class="code hl_define" href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a>(216)</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>    struct {</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a71fe5353165aa364b5be99d03f559535"> 1675</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#a71fe5353165aa364b5be99d03f559535">ISCR</a>;                               <span class="comment">// 0x0400</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#aa5c7a836a4a4f49d3f96a03fc5c5934f"> 1676</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#aa5c7a836a4a4f49d3f96a03fc5c5934f">PHYCTL</a>;                             <span class="comment">// 0x0404</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a3e976798335a5b5dcc7deb4e4e793cb4"> 1677</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#a3e976798335a5b5dcc7deb4e4e793cb4">PHYBIST</a>;                            <span class="comment">// 0x0408</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#ad3fcdbf0ccb574a412e17d75eb095fb6"> 1678</a></span>        <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structmusb__reg__t.html#ad3fcdbf0ccb574a412e17d75eb095fb6">PHYTUNE</a>;                            <span class="comment">// 0x040c</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"><a class="line" href="structmusb__reg__t.html#a3fa4b28ced9e186f1d738f6fc83b8182"> 1679</a></span>    } Vendor;</div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aea7d46633b4f927504be823a74339dcb"> 1680</a></span>} <a class="code hl_struct" href="structmusb__reg__t.html">musb_reg_t</a>;</div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span> </div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"><a class="line" href="structtp__reg__t.html"> 1682</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structtp__reg__t.html">tp_reg_t</a> {</div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="structtp__reg__t.html#a5d1e9b6fa3d06b5e6968fd008c7543de"> 1683</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtp__reg__t.html#a5d1e9b6fa3d06b5e6968fd008c7543de">CTRL0</a>;                                  <span class="comment">// 0x00</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="structtp__reg__t.html#a960e77a0165b83a7f926caef3240a1eb"> 1684</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtp__reg__t.html#a960e77a0165b83a7f926caef3240a1eb">CTRL1</a>;                                  <span class="comment">// 0x04</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"><a class="line" href="structtp__reg__t.html#a064380aaabe5181128dc95eaaa762c8d"> 1685</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtp__reg__t.html#a064380aaabe5181128dc95eaaa762c8d">CTRL2</a>;                                  <span class="comment">// 0x08</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="structtp__reg__t.html#a95d5c2d2e0c561a0978b4950e9e46e9e"> 1686</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtp__reg__t.html#a95d5c2d2e0c561a0978b4950e9e46e9e">CTRL3</a>;                                  <span class="comment">// 0x0c</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="structtp__reg__t.html#ab51aae77cb5ac4d6da56372100ee5581"> 1687</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtp__reg__t.html#ab51aae77cb5ac4d6da56372100ee5581">INT_FIFOC</a>;                              <span class="comment">// 0x10</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="structtp__reg__t.html#adf18019c7152dcfcd809257d02616887"> 1688</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtp__reg__t.html#adf18019c7152dcfcd809257d02616887">INT_FIFOS</a>;                              <span class="comment">// 0x14</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"><a class="line" href="structtp__reg__t.html#a8eb01592d462d1dcd6e8555f820f0004"> 1689</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtp__reg__t.html#a8eb01592d462d1dcd6e8555f820f0004">TPR</a>;                                    <span class="comment">// 0x18</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"><a class="line" href="structtp__reg__t.html#a173f7de2784676b678a1005d8227dd3c"> 1690</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtp__reg__t.html#a173f7de2784676b678a1005d8227dd3c">CDAT</a>;                                   <span class="comment">// 0x1c</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="structtp__reg__t.html#a8ca5642a3dc2651a64d12878ff0c5b96"> 1691</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtp__reg__t.html#a8ca5642a3dc2651a64d12878ff0c5b96">TEMP_DATA</a>;                              <span class="comment">// 0x20</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"><a class="line" href="structtp__reg__t.html#a2938d43e387cb31c6bede491a10bcf84"> 1692</a></span>    <a class="code hl_typedef" href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a> <a class="code hl_variable" href="structtp__reg__t.html#a2938d43e387cb31c6bede491a10bcf84">DATA</a>;                                   <span class="comment">// 0x24</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"><a class="line" href="f1c100s__reg_8h.html#aaf438f7f99493225b3a32a2f1d3a621d"> 1693</a></span>} <a class="code hl_struct" href="structtp__reg__t.html">tp_reg_t</a>;</div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span> </div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span><span class="comment">/*============================ GLOBAL VARIABLES ==============================*/</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><span class="comment">/*============================ LOCAL VARIABLES ===============================*/</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span><span class="comment">/*============================ PROTOTYPES ====================================*/</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span> </div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="comment">/* EOF */</span></div>
<div class="ttc" id="af1c100s__reg_8h_html_a0e1b07bbc5af28a654767bb3dfb132ad"><div class="ttname"><a href="f1c100s__reg_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a></div><div class="ttdeci">volatile uint32_t reg32_t</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1039</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a1daf700d608b9b747dd2ed7ab3966fd9"><div class="ttname"><a href="f1c100s__reg_8h.html#a1daf700d608b9b747dd2ed7ab3966fd9">reg16_t</a></div><div class="ttdeci">volatile uint16_t reg16_t</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1038</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a4a0206df9604302e0741c1aa4ca1ded3"><div class="ttname"><a href="f1c100s__reg_8h.html#a4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="ttdeci">IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1131</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083a0885682fa5efb7ca655ac0b6ee0d3270"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a0885682fa5efb7ca655ac0b6ee0d3270">SWI0_IRQn</a></div><div class="ttdeci">@ SWI0_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1171</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083a14157e085b5733b6cd5b58781e0de9ab"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a14157e085b5733b6cd5b58781e0de9ab">TVD_IRQn</a></div><div class="ttdeci">@ TVD_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1157</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083a1b666950214ca75d9c011c8a1b506153"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a1b666950214ca75d9c011c8a1b506153">RSB_IRQn</a></div><div class="ttdeci">@ RSB_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1147</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083a234ff737c56115e83f84764f42212e73"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a234ff737c56115e83f84764f42212e73">PIOF_IRQn</a></div><div class="ttdeci">@ PIOF_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1169</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083a295cd6ead33508e95ac316b5c95c4c0f"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a295cd6ead33508e95ac316b5c95c4c0f">USBOTG_IRQn</a></div><div class="ttdeci">@ USBOTG_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1156</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083a30c444db57a8f27915607401b23bd654"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a30c444db57a8f27915607401b23bd654">DEFE_IRQn</a></div><div class="ttdeci">@ DEFE_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1160</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083a3274791ebe1a6d3974521af8d4c549e6"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a3274791ebe1a6d3974521af8d4c549e6">WatchDog_IRQn</a></div><div class="ttdeci">@ WatchDog_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1146</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083a3c692d1e7d777e2b22cc4503bec2f118"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a3c692d1e7d777e2b22cc4503bec2f118">SWI1_IRQn</a></div><div class="ttdeci">@ SWI1_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1172</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083a3d136d047773dcc0ab21b9bd670cc083"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a3d136d047773dcc0ab21b9bd670cc083">DEInterlacer_IRQn</a></div><div class="ttdeci">@ DEInterlacer_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1163</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083a3d951dbe830172b266ee2a28fd516610"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a3d951dbe830172b266ee2a28fd516610">TWI2_IRQn</a></div><div class="ttdeci">@ TWI2_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1139</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083a4968eb85558b7cd25e0f0fa1b839f881"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a4968eb85558b7cd25e0f0fa1b839f881">DMA_IRQn</a></div><div class="ttdeci">@ DMA_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1148</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083a5f20f03e10088061b0592483761cb2e5"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a5f20f03e10088061b0592483761cb2e5">TVE_IRQn</a></div><div class="ttdeci">@ TVE_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1158</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083a6f1c8e1353d878ff8e9490111b3ac644"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a6f1c8e1353d878ff8e9490111b3ac644">CSI_IRQn</a></div><div class="ttdeci">@ CSI_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1162</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083a73465527251aa66ef65d094b647caf93"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a73465527251aa66ef65d094b647caf93">DEBE_IRQn</a></div><div class="ttdeci">@ DEBE_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1161</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083a7d4bd6e725ce308b551997fdc9721f91"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a7d4bd6e725ce308b551997fdc9721f91">KEYADC_IRQn</a></div><div class="ttdeci">@ KEYADC_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1152</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a819752a6802b89d9756e65e1b599bdd3">PIOE_IRQn</a></div><div class="ttdeci">@ PIOE_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1168</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083a8cd7de6b935d0bac80feda9290863c34"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a8cd7de6b935d0bac80feda9290863c34">Timer2_IRQn</a></div><div class="ttdeci">@ Timer2_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1145</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4">UART1_IRQn</a></div><div class="ttdeci">@ UART1_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1133</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083a9a82722e502df28ac42d14ca9184f4b8"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a9a82722e502df28ac42d14ca9184f4b8">AudioCodec_IRQn</a></div><div class="ttdeci">@ AudioCodec_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1151</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083a9d935eea543b5112c496ecb58ad979cf"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083a9d935eea543b5112c496ecb58ad979cf">TouchPanel_IRQn</a></div><div class="ttdeci">@ TouchPanel_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1150</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083aa3b8520ad3eaada7ad7bf9382f0dd372"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083aa3b8520ad3eaada7ad7bf9382f0dd372">OWA_IRQn</a></div><div class="ttdeci">@ OWA_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1135</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083aa919f7cd8247e4983a16f03bd44451ee">PIOD_IRQn</a></div><div class="ttdeci">@ PIOD_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1167</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdeci">@ SPI1_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1141</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083aaf10d0ac9af8ffe7fe95a45329d3c6a7"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083aaf10d0ac9af8ffe7fe95a45329d3c6a7">TWI0_IRQn</a></div><div class="ttdeci">@ TWI0_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1137</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5">UART2_IRQn</a></div><div class="ttdeci">@ UART2_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1134</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083ab351c5815a30e93e36725ead0abfdbc6"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083ab351c5815a30e93e36725ead0abfdbc6">TCON_IRQn</a></div><div class="ttdeci">@ TCON_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1159</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083ac0f9fd91ceb111550590025b69348fe2"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083ac0f9fd91ceb111550590025b69348fe2">SWI2_IRQn</a></div><div class="ttdeci">@ SWI2_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1173</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083ac19659374b565d0e0e6985ad60ff1be9"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083ac19659374b565d0e0e6985ad60ff1be9">TWI1_IRQn</a></div><div class="ttdeci">@ TWI1_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1138</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083ac73685e156a53c2499594d4e80d67d38"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083ac73685e156a53c2499594d4e80d67d38">SDC0_IRQn</a></div><div class="ttdeci">@ SDC0_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1153</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083ad0611a4c93162877ed3eb622f49e14a3"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083ad0611a4c93162877ed3eb622f49e14a3">Timer1_IRQn</a></div><div class="ttdeci">@ Timer1_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1144</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083ad26ae0b9ed457639125ff14c07e172cc"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083ad26ae0b9ed457639125ff14c07e172cc">SDC1_IRQn</a></div><div class="ttdeci">@ SDC1_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1154</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083adebf8c5fa5f77e9d5871d57defa2c95b"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083adebf8c5fa5f77e9d5871d57defa2c95b">VE_IRQn</a></div><div class="ttdeci">@ VE_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1164</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083adffcd012ea2c7bf76124965d8506df72"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083adffcd012ea2c7bf76124965d8506df72">Timer0_IRQn</a></div><div class="ttdeci">@ Timer0_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1143</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a></div><div class="ttdeci">@ UART0_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1132</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083af3a19daf825b83ebc7adbe4cb4b3d48b"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083af3a19daf825b83ebc7adbe4cb4b3d48b">SWI3_IRQn</a></div><div class="ttdeci">@ SWI3_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1174</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083af464238367c20f8e5dc86bccbabbe424"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083af464238367c20f8e5dc86bccbabbe424">DAUDIO_IRQn</a></div><div class="ttdeci">@ DAUDIO_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1165</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083afa0aee636fe9c03fd40c8b5043ac55b5"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083afa0aee636fe9c03fd40c8b5043ac55b5">CIR_IRQn</a></div><div class="ttdeci">@ CIR_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1136</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454"><div class="ttname"><a href="f1c100s__reg_8h.html#a666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a></div><div class="ttdeci">@ SPI0_IRQn</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1140</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_a935cac9f5fb2bb1b3ae6c455eb596ecb"><div class="ttname"><a href="f1c100s__reg_8h.html#a935cac9f5fb2bb1b3ae6c455eb596ecb">reg8_t</a></div><div class="ttdeci">volatile uint8_t reg8_t</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1037</div></div>
<div class="ttc" id="af1c100s__reg_8h_html_aea8b15ab09d6bb49bd7d3ef417eb5390"><div class="ttname"><a href="f1c100s__reg_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a></div><div class="ttdeci">#define REG_RSVD_U32N(__N)</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1061</div></div>
<div class="ttc" id="ai__io__systick_8h_html_a0e1b07bbc5af28a654767bb3dfb132ad"><div class="ttname"><a href="i__io__systick_8h.html#a0e1b07bbc5af28a654767bb3dfb132ad">reg32_t</a></div><div class="ttdeci">volatile uint32_t reg32_t</div><div class="ttdef"><b>Definition</b> i_io_systick.h:120</div></div>
<div class="ttc" id="ai__io__systick_8h_html_a1daf700d608b9b747dd2ed7ab3966fd9"><div class="ttname"><a href="i__io__systick_8h.html#a1daf700d608b9b747dd2ed7ab3966fd9">reg16_t</a></div><div class="ttdeci">volatile uint16_t reg16_t</div><div class="ttdef"><b>Definition</b> i_io_systick.h:119</div></div>
<div class="ttc" id="ai__io__systick_8h_html_a6b909c582cbe31cb5c426d00cb78740a"><div class="ttname"><a href="i__io__systick_8h.html#a6b909c582cbe31cb5c426d00cb78740a">REG_RSVD_U16N</a></div><div class="ttdeci">#define REG_RSVD_U16N(__N)</div><div class="ttdef"><b>Definition</b> i_io_systick.h:141</div></div>
<div class="ttc" id="ai__io__systick_8h_html_a7d8e8de15bfa21af5aeb23926ec63ed9"><div class="ttname"><a href="i__io__systick_8h.html#a7d8e8de15bfa21af5aeb23926ec63ed9">REG_RSVD_U8N</a></div><div class="ttdeci">#define REG_RSVD_U8N(__N)</div><div class="ttdef"><b>Definition</b> i_io_systick.h:140</div></div>
<div class="ttc" id="ai__io__systick_8h_html_aea8b15ab09d6bb49bd7d3ef417eb5390"><div class="ttname"><a href="i__io__systick_8h.html#aea8b15ab09d6bb49bd7d3ef417eb5390">REG_RSVD_U32N</a></div><div class="ttdeci">#define REG_RSVD_U32N(__N)</div><div class="ttdef"><b>Definition</b> i_io_systick.h:142</div></div>
<div class="ttc" id="aspi__interface_8h_html_a515474c06e4ed18aa67b2972e39d001e"><div class="ttname"><a href="spi__interface_8h.html#a515474c06e4ed18aa67b2972e39d001e">FIFO</a></div><div class="ttdeci">struct @522 FIFO</div></div>
<div class="ttc" id="astdint_8h_html"><div class="ttname"><a href="stdint_8h.html">stdint.h</a></div></div>
<div class="ttc" id="astdint_8h_html_a273cf69d639a59973b6019625df33e30"><div class="ttname"><a href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a></div><div class="ttdeci">unsigned short uint16_t</div><div class="ttdef"><b>Definition</b> stdint.h:7</div></div>
<div class="ttc" id="astdint_8h_html_a324c5d28c0d82f502a234ab99efac87a"><div class="ttname"><a href="stdint_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a></div><div class="ttdeci">unsigned uint32_t</div><div class="ttdef"><b>Definition</b> stdint.h:9</div></div>
<div class="ttc" id="astdint_8h_html_aba7bc1797add20fe3efdf37ced1182c5"><div class="ttname"><a href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdef"><b>Definition</b> stdint.h:5</div></div>
<div class="ttc" id="astructccu__reg__t_html"><div class="ttname"><a href="structccu__reg__t.html">ccu_reg_t</a></div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1184</div></div>
<div class="ttc" id="astructccu__reg__t_html_aba0006d368584857bfd3e1fa6c1cad4b"><div class="ttname"><a href="structccu__reg__t.html#aba0006d368584857bfd3e1fa6c1cad4b">ccu_reg_t::PLL_CPU_CTRL</a></div><div class="ttdeci">reg32_t PLL_CPU_CTRL</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1185</div></div>
<div class="ttc" id="astructdebe__reg__t_html"><div class="ttname"><a href="structdebe__reg__t.html">debe_reg_t</a></div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1448</div></div>
<div class="ttc" id="astructdram__reg__t_html"><div class="ttname"><a href="structdram__reg__t.html">dram_reg_t</a></div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1254</div></div>
<div class="ttc" id="astructdram__reg__t_html_a30c54b47853a12e779b4ffd2125f61f9"><div class="ttname"><a href="structdram__reg__t.html#a30c54b47853a12e779b4ffd2125f61f9">dram_reg_t::SEXTMR</a></div><div class="ttdeci">reg32_t SEXTMR</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1260</div></div>
<div class="ttc" id="astructdram__reg__t_html_a76a12891a5b2450006d9fc8e019fa9f4"><div class="ttname"><a href="structdram__reg__t.html#a76a12891a5b2450006d9fc8e019fa9f4">dram_reg_t::SCTLR</a></div><div class="ttdeci">reg32_t SCTLR</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1258</div></div>
<div class="ttc" id="astructdram__reg__t_html_ab8a1cd99b13ebadebcf9e05f512d538b"><div class="ttname"><a href="structdram__reg__t.html#ab8a1cd99b13ebadebcf9e05f512d538b">dram_reg_t::SREFR</a></div><div class="ttdeci">reg32_t SREFR</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1259</div></div>
<div class="ttc" id="astructdram__reg__t_html_ac554062be265eb8ab395d510aeca3018"><div class="ttname"><a href="structdram__reg__t.html#ac554062be265eb8ab395d510aeca3018">dram_reg_t::SCONR</a></div><div class="ttdeci">reg32_t SCONR</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1255</div></div>
<div class="ttc" id="astructdram__reg__t_html_ad73ea8937337a5dfc61dcc6d7c99d3cc"><div class="ttname"><a href="structdram__reg__t.html#ad73ea8937337a5dfc61dcc6d7c99d3cc">dram_reg_t::STMG0R</a></div><div class="ttdeci">reg32_t STMG0R</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1256</div></div>
<div class="ttc" id="astructdram__reg__t_html_ae281d2fc2e7019b482c1d9f9bf6c8d69"><div class="ttname"><a href="structdram__reg__t.html#ae281d2fc2e7019b482c1d9f9bf6c8d69">dram_reg_t::STMG1R</a></div><div class="ttdeci">reg32_t STMG1R</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1257</div></div>
<div class="ttc" id="astructmusb__reg__t_html"><div class="ttname"><a href="structmusb__reg__t.html">musb_reg_t</a></div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1563</div></div>
<div class="ttc" id="astructmusb__reg__t_html_a0613cccd5bb40539bf6d8baf8b974093"><div class="ttname"><a href="structmusb__reg__t.html#a0613cccd5bb40539bf6d8baf8b974093">musb_reg_t::FIFO5</a></div><div class="ttdeci">reg32_t FIFO5</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1572</div></div>
<div class="ttc" id="astructmusb__reg__t_html_a07948e9df791c236f03b87cc6db9d700"><div class="ttname"><a href="structmusb__reg__t.html#a07948e9df791c236f03b87cc6db9d700">musb_reg_t::IntrUSB</a></div><div class="ttdeci">reg8_t IntrUSB</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1588</div></div>
<div class="ttc" id="astructmusb__reg__t_html_a129842ab253e653e911cec8cf9ad35bb"><div class="ttname"><a href="structmusb__reg__t.html#a129842ab253e653e911cec8cf9ad35bb">musb_reg_t::RxCSRL</a></div><div class="ttdeci">reg8_t RxCSRL</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1620</div></div>
<div class="ttc" id="astructmusb__reg__t_html_a364851a5162a3b54641e8c5ff3d0460c"><div class="ttname"><a href="structmusb__reg__t.html#a364851a5162a3b54641e8c5ff3d0460c">musb_reg_t::RxCSRH</a></div><div class="ttdeci">reg8_t RxCSRH</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1621</div></div>
<div class="ttc" id="astructmusb__reg__t_html_a3e976798335a5b5dcc7deb4e4e793cb4"><div class="ttname"><a href="structmusb__reg__t.html#a3e976798335a5b5dcc7deb4e4e793cb4">musb_reg_t::PHYBIST</a></div><div class="ttdeci">reg32_t PHYBIST</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1677</div></div>
<div class="ttc" id="astructmusb__reg__t_html_a3f44b129ece99b8a939c19a8a5f1d621"><div class="ttname"><a href="structmusb__reg__t.html#a3f44b129ece99b8a939c19a8a5f1d621">musb_reg_t::Vendor0</a></div><div class="ttdeci">reg8_t Vendor0</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1583</div></div>
<div class="ttc" id="astructmusb__reg__t_html_a54b66ff0473fffbb2490494cbb5d46d0"><div class="ttname"><a href="structmusb__reg__t.html#a54b66ff0473fffbb2490494cbb5d46d0">musb_reg_t::Power</a></div><div class="ttdeci">reg8_t Power</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1580</div></div>
<div class="ttc" id="astructmusb__reg__t_html_a56a027fdd8624671cd7e46fbdc7ff5d4"><div class="ttname"><a href="structmusb__reg__t.html#a56a027fdd8624671cd7e46fbdc7ff5d4">musb_reg_t::TxMaxP</a></div><div class="ttdeci">reg16_t TxMaxP</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1616</div></div>
<div class="ttc" id="astructmusb__reg__t_html_a6b0e35904408f2ab33d05f93aea336f2"><div class="ttname"><a href="structmusb__reg__t.html#a6b0e35904408f2ab33d05f93aea336f2">musb_reg_t::IntrTxE</a></div><div class="ttdeci">reg16_t IntrTxE</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1586</div></div>
<div class="ttc" id="astructmusb__reg__t_html_a6f86ebd57e66790ed7ce8ff6c9cf2781"><div class="ttname"><a href="structmusb__reg__t.html#a6f86ebd57e66790ed7ce8ff6c9cf2781">musb_reg_t::IntrRx</a></div><div class="ttdeci">reg16_t IntrRx</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1585</div></div>
<div class="ttc" id="astructmusb__reg__t_html_a71fe5353165aa364b5be99d03f559535"><div class="ttname"><a href="structmusb__reg__t.html#a71fe5353165aa364b5be99d03f559535">musb_reg_t::ISCR</a></div><div class="ttdeci">reg32_t ISCR</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1675</div></div>
<div class="ttc" id="astructmusb__reg__t_html_a79060afb7c6e868a71d86fd77e4cbea8"><div class="ttname"><a href="structmusb__reg__t.html#a79060afb7c6e868a71d86fd77e4cbea8">musb_reg_t::FIFO4</a></div><div class="ttdeci">reg32_t FIFO4</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1571</div></div>
<div class="ttc" id="astructmusb__reg__t_html_a81b170f47b9ca1a70ca43fc751713f41"><div class="ttname"><a href="structmusb__reg__t.html#a81b170f47b9ca1a70ca43fc751713f41">musb_reg_t::Index</a></div><div class="ttdeci">reg8_t Index</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1582</div></div>
<div class="ttc" id="astructmusb__reg__t_html_a9766236ecf716b25c0edb26f165c9062"><div class="ttname"><a href="structmusb__reg__t.html#a9766236ecf716b25c0edb26f165c9062">musb_reg_t::FIFO1</a></div><div class="ttdeci">reg32_t FIFO1</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1568</div></div>
<div class="ttc" id="astructmusb__reg__t_html_aa5c7a836a4a4f49d3f96a03fc5c5934f"><div class="ttname"><a href="structmusb__reg__t.html#aa5c7a836a4a4f49d3f96a03fc5c5934f">musb_reg_t::PHYCTL</a></div><div class="ttdeci">reg32_t PHYCTL</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1676</div></div>
<div class="ttc" id="astructmusb__reg__t_html_aabe41df513b8347a2e6a8b68383f9faf"><div class="ttname"><a href="structmusb__reg__t.html#aabe41df513b8347a2e6a8b68383f9faf">musb_reg_t::RxMaxP</a></div><div class="ttdeci">reg16_t RxMaxP</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1619</div></div>
<div class="ttc" id="astructmusb__reg__t_html_ab2e7e98fd421c370165d9e5adcad0999"><div class="ttname"><a href="structmusb__reg__t.html#ab2e7e98fd421c370165d9e5adcad0999">musb_reg_t::IntrRxE</a></div><div class="ttdeci">reg16_t IntrRxE</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1587</div></div>
<div class="ttc" id="astructmusb__reg__t_html_ac03d58e397d906de89e9f47d4878a6f1"><div class="ttname"><a href="structmusb__reg__t.html#ac03d58e397d906de89e9f47d4878a6f1">musb_reg_t::IntrTx</a></div><div class="ttdeci">reg16_t IntrTx</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1584</div></div>
<div class="ttc" id="astructmusb__reg__t_html_ad1e074ee793f60e8785c7fb2a6bb598d"><div class="ttname"><a href="structmusb__reg__t.html#ad1e074ee793f60e8785c7fb2a6bb598d">musb_reg_t::TxCSRL</a></div><div class="ttdeci">reg8_t TxCSRL</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1617</div></div>
<div class="ttc" id="astructmusb__reg__t_html_ad3fcdbf0ccb574a412e17d75eb095fb6"><div class="ttname"><a href="structmusb__reg__t.html#ad3fcdbf0ccb574a412e17d75eb095fb6">musb_reg_t::PHYTUNE</a></div><div class="ttdeci">reg32_t PHYTUNE</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1678</div></div>
<div class="ttc" id="astructmusb__reg__t_html_ae43cbd0eb33f6d689fd75f2a8b47c883"><div class="ttname"><a href="structmusb__reg__t.html#ae43cbd0eb33f6d689fd75f2a8b47c883">musb_reg_t::RxCount</a></div><div class="ttdeci">reg16_t RxCount</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1622</div></div>
<div class="ttc" id="astructmusb__reg__t_html_aea3668e0e52958163747699b6a93ff03"><div class="ttname"><a href="structmusb__reg__t.html#aea3668e0e52958163747699b6a93ff03">musb_reg_t::TxCSRH</a></div><div class="ttdeci">reg8_t TxCSRH</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1618</div></div>
<div class="ttc" id="astructmusb__reg__t_html_aed4df316cdad44389353b4e21d5aaa0b"><div class="ttname"><a href="structmusb__reg__t.html#aed4df316cdad44389353b4e21d5aaa0b">musb_reg_t::FIFO2</a></div><div class="ttdeci">reg32_t FIFO2</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1569</div></div>
<div class="ttc" id="astructmusb__reg__t_html_af19cc32b84c301867e275cc231fd4260"><div class="ttname"><a href="structmusb__reg__t.html#af19cc32b84c301867e275cc231fd4260">musb_reg_t::FIFO0</a></div><div class="ttdeci">reg32_t FIFO0</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1567</div></div>
<div class="ttc" id="astructmusb__reg__t_html_af7da550893e28e971b68c205d6385ec8"><div class="ttname"><a href="structmusb__reg__t.html#af7da550893e28e971b68c205d6385ec8">musb_reg_t::DevCtl</a></div><div class="ttdeci">reg8_t DevCtl</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1581</div></div>
<div class="ttc" id="astructmusb__reg__t_html_afbf13a73f4cc4daa9e219931550e69cf"><div class="ttname"><a href="structmusb__reg__t.html#afbf13a73f4cc4daa9e219931550e69cf">musb_reg_t::FIFO3</a></div><div class="ttdeci">reg32_t FIFO3</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1570</div></div>
<div class="ttc" id="astructpio__port__int__t_html"><div class="ttname"><a href="structpio__port__int__t.html">pio_port_int_t</a></div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1304</div></div>
<div class="ttc" id="astructpio__port__int__t_html_a253ba5b834cf080a117d3d797020a32d"><div class="ttname"><a href="structpio__port__int__t.html#a253ba5b834cf080a117d3d797020a32d">pio_port_int_t::INT_DEB</a></div><div class="ttdeci">reg32_t INT_DEB</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1311</div></div>
<div class="ttc" id="astructpio__port__int__t_html_a315ed4ec36003bc0db0e8ca916d37933"><div class="ttname"><a href="structpio__port__int__t.html#a315ed4ec36003bc0db0e8ca916d37933">pio_port_int_t::INT_CTRL</a></div><div class="ttdeci">reg32_t INT_CTRL</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1309</div></div>
<div class="ttc" id="astructpio__port__int__t_html_a66481a89e41f4f591ffef2e15c0d4d6b"><div class="ttname"><a href="structpio__port__int__t.html#a66481a89e41f4f591ffef2e15c0d4d6b">pio_port_int_t::INT_STA</a></div><div class="ttdeci">reg32_t INT_STA</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1310</div></div>
<div class="ttc" id="astructpio__port__int__t_html_a6f428c21252610176de9fb642b61da80"><div class="ttname"><a href="structpio__port__int__t.html#a6f428c21252610176de9fb642b61da80">pio_port_int_t::INT_CFG3</a></div><div class="ttdeci">reg32_t INT_CFG3</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1308</div></div>
<div class="ttc" id="astructpio__port__int__t_html_ac2c68339a2321450a8704fdce47bfdbc"><div class="ttname"><a href="structpio__port__int__t.html#ac2c68339a2321450a8704fdce47bfdbc">pio_port_int_t::INT_CFG2</a></div><div class="ttdeci">reg32_t INT_CFG2</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1307</div></div>
<div class="ttc" id="astructpio__port__int__t_html_ac33a2b84f07c78cd9e0512c6577b2b58"><div class="ttname"><a href="structpio__port__int__t.html#ac33a2b84f07c78cd9e0512c6577b2b58">pio_port_int_t::INT_CFG0</a></div><div class="ttdeci">reg32_t INT_CFG0</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1305</div></div>
<div class="ttc" id="astructpio__port__int__t_html_ad8b0a6dfc15faf8470765d25361c7706"><div class="ttname"><a href="structpio__port__int__t.html#ad8b0a6dfc15faf8470765d25361c7706">pio_port_int_t::INT_CFG1</a></div><div class="ttdeci">reg32_t INT_CFG1</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1306</div></div>
<div class="ttc" id="astructpio__port__t_html"><div class="ttname"><a href="structpio__port__t.html">pio_port_t</a></div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1292</div></div>
<div class="ttc" id="astructpio__port__t_html_a0c7d97cb118db151d9fa9a182ad3badb"><div class="ttname"><a href="structpio__port__t.html#a0c7d97cb118db151d9fa9a182ad3badb">pio_port_t::CFG3</a></div><div class="ttdeci">reg32_t CFG3</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1296</div></div>
<div class="ttc" id="astructpio__port__t_html_a440113b594b42711c72e5201ecae9232"><div class="ttname"><a href="structpio__port__t.html#a440113b594b42711c72e5201ecae9232">pio_port_t::DRV1</a></div><div class="ttdeci">reg32_t DRV1</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1299</div></div>
<div class="ttc" id="astructpio__port__t_html_a753db45646b06198954583223ff473f0"><div class="ttname"><a href="structpio__port__t.html#a753db45646b06198954583223ff473f0">pio_port_t::PUL1</a></div><div class="ttdeci">reg32_t PUL1</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1301</div></div>
<div class="ttc" id="astructpio__port__t_html_a80af3753a53bdf79640929f5c702e646"><div class="ttname"><a href="structpio__port__t.html#a80af3753a53bdf79640929f5c702e646">pio_port_t::DRV0</a></div><div class="ttdeci">reg32_t DRV0</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1298</div></div>
<div class="ttc" id="astructpio__port__t_html_a8bef2c6fb23bbe9d1464601554f74c17"><div class="ttname"><a href="structpio__port__t.html#a8bef2c6fb23bbe9d1464601554f74c17">pio_port_t::PUL0</a></div><div class="ttdeci">reg32_t PUL0</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1300</div></div>
<div class="ttc" id="astructpio__port__t_html_a9c48ac3efd669d238720ddd6816cfdb7"><div class="ttname"><a href="structpio__port__t.html#a9c48ac3efd669d238720ddd6816cfdb7">pio_port_t::CFG1</a></div><div class="ttdeci">reg32_t CFG1</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1294</div></div>
<div class="ttc" id="astructpio__port__t_html_aa25e9da97d3970bd6c539e7529eea9f9"><div class="ttname"><a href="structpio__port__t.html#aa25e9da97d3970bd6c539e7529eea9f9">pio_port_t::CFG2</a></div><div class="ttdeci">reg32_t CFG2</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1295</div></div>
<div class="ttc" id="astructpio__port__t_html_adcee54c59c7c651f2b6a61e054f0cafa"><div class="ttname"><a href="structpio__port__t.html#adcee54c59c7c651f2b6a61e054f0cafa">pio_port_t::DATA</a></div><div class="ttdeci">reg32_t DATA</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1297</div></div>
<div class="ttc" id="astructpio__port__t_html_afefaf82241118a10370b06ea8895371b"><div class="ttname"><a href="structpio__port__t.html#afefaf82241118a10370b06ea8895371b">pio_port_t::CFG0</a></div><div class="ttdeci">reg32_t CFG0</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1293</div></div>
<div class="ttc" id="astructpio__reg__t_html"><div class="ttname"><a href="structpio__reg__t.html">pio_reg_t</a></div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1315</div></div>
<div class="ttc" id="astructpio__reg__t_html_a021c43e71bf097482c0089f36265c3e1"><div class="ttname"><a href="structpio__reg__t.html#a021c43e71bf097482c0089f36265c3e1">pio_reg_t::PORTA</a></div><div class="ttdeci">pio_port_t PORTA</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1319</div></div>
<div class="ttc" id="astructpio__reg__t_html_a1b212cb8dd25e18486b1f0fdcd7303cf"><div class="ttname"><a href="structpio__reg__t.html#a1b212cb8dd25e18486b1f0fdcd7303cf">pio_reg_t::PORTC</a></div><div class="ttdeci">pio_port_t PORTC</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1321</div></div>
<div class="ttc" id="astructpio__reg__t_html_a755bab0f50e561e4412fde55e1f87277"><div class="ttname"><a href="structpio__reg__t.html#a755bab0f50e561e4412fde55e1f87277">pio_reg_t::PORTD</a></div><div class="ttdeci">pio_port_t PORTD</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1322</div></div>
<div class="ttc" id="astructpio__reg__t_html_aad5ff6caba0f1d3ba4fabe6360d92367"><div class="ttname"><a href="structpio__reg__t.html#aad5ff6caba0f1d3ba4fabe6360d92367">pio_reg_t::PORTE</a></div><div class="ttdeci">pio_port_t PORTE</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1323</div></div>
<div class="ttc" id="astructpio__reg__t_html_ab09d6ca2c2d348ce1d003d8600ae6832"><div class="ttname"><a href="structpio__reg__t.html#ab09d6ca2c2d348ce1d003d8600ae6832">pio_reg_t::PORTB</a></div><div class="ttdeci">pio_port_t PORTB</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1320</div></div>
<div class="ttc" id="astructpio__reg__t_html_ad140c3e854a6ac65691c6c3433fb6ba9"><div class="ttname"><a href="structpio__reg__t.html#ad140c3e854a6ac65691c6c3433fb6ba9">pio_reg_t::PORTF</a></div><div class="ttdeci">pio_port_t PORTF</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1324</div></div>
<div class="ttc" id="astructspi__reg__t_html"><div class="ttname"><a href="structspi__reg__t.html">spi_reg_t</a></div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1361</div></div>
<div class="ttc" id="astructspi__reg__t_html_a2244327e732ea007f3429b7af8b4cb60"><div class="ttname"><a href="structspi__reg__t.html#a2244327e732ea007f3429b7af8b4cb60">spi_reg_t::TXD_BYTE</a></div><div class="ttdeci">reg8_t TXD_BYTE</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1379</div></div>
<div class="ttc" id="astructspi__reg__t_html_a754ef0a3f674dd95c2fbf45213a2f488"><div class="ttname"><a href="structspi__reg__t.html#a754ef0a3f674dd95c2fbf45213a2f488">spi_reg_t::RXD_BYTE</a></div><div class="ttdeci">reg8_t RXD_BYTE</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1384</div></div>
<div class="ttc" id="astructspi__reg__t_html_aa57ea00d1c4c31a71655801aec7a9993"><div class="ttname"><a href="structspi__reg__t.html#aa57ea00d1c4c31a71655801aec7a9993">spi_reg_t::TXD_WORD</a></div><div class="ttdeci">reg32_t TXD_WORD</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1378</div></div>
<div class="ttc" id="astructspi__reg__t_html_af42f2ce2d9ffa7468fb0e38f07b877f2"><div class="ttname"><a href="structspi__reg__t.html#af42f2ce2d9ffa7468fb0e38f07b877f2">spi_reg_t::RXD_WORD</a></div><div class="ttdeci">reg32_t RXD_WORD</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1383</div></div>
<div class="ttc" id="astructsyscon__reg__t_html"><div class="ttname"><a href="structsyscon__reg__t.html">syscon_reg_t</a></div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1179</div></div>
<div class="ttc" id="astructsyscon__reg__t_html_a9fb568e2ca494520de46b77ef141fc2d"><div class="ttname"><a href="structsyscon__reg__t.html#a9fb568e2ca494520de46b77ef141fc2d">syscon_reg_t::USB_CTRL</a></div><div class="ttdeci">reg32_t USB_CTRL</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1181</div></div>
<div class="ttc" id="astructtcon__reg__t_html"><div class="ttname"><a href="structtcon__reg__t.html">tcon_reg_t</a></div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1388</div></div>
<div class="ttc" id="astructtcon__reg__t_html_a1b686f889603d6d738fa66bd12584205"><div class="ttname"><a href="structtcon__reg__t.html#a1b686f889603d6d738fa66bd12584205">tcon_reg_t::FRM_SEED1_B</a></div><div class="ttdeci">reg32_t FRM_SEED1_B</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1401</div></div>
<div class="ttc" id="astructtcon__reg__t_html_a27dd915664aa2227629ded2da1608ab8"><div class="ttname"><a href="structtcon__reg__t.html#a27dd915664aa2227629ded2da1608ab8">tcon_reg_t::FRM_SEED0_R</a></div><div class="ttdeci">reg32_t FRM_SEED0_R</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1396</div></div>
<div class="ttc" id="astructtcon__reg__t_html_a2a57d3d9585def4482b68c77872edb3b"><div class="ttname"><a href="structtcon__reg__t.html#a2a57d3d9585def4482b68c77872edb3b">tcon_reg_t::BASIC_TIMING2</a></div><div class="ttdeci">reg32_t BASIC_TIMING2</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1420</div></div>
<div class="ttc" id="astructtcon__reg__t_html_a334625764f3cf5486017450cbdc4b1e7"><div class="ttname"><a href="structtcon__reg__t.html#a334625764f3cf5486017450cbdc4b1e7">tcon_reg_t::FRM_SEED1_G</a></div><div class="ttdeci">reg32_t FRM_SEED1_G</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1400</div></div>
<div class="ttc" id="astructtcon__reg__t_html_a388a8b6a84b353b99830dea52b33550e"><div class="ttname"><a href="structtcon__reg__t.html#a388a8b6a84b353b99830dea52b33550e">tcon_reg_t::INT_REG1</a></div><div class="ttdeci">reg32_t INT_REG1</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1391</div></div>
<div class="ttc" id="astructtcon__reg__t_html_a3f3be0669078ada82f3eea9dfba6f2f6"><div class="ttname"><a href="structtcon__reg__t.html#a3f3be0669078ada82f3eea9dfba6f2f6">tcon_reg_t::BASIC4</a></div><div class="ttdeci">reg32_t BASIC4</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1438</div></div>
<div class="ttc" id="astructtcon__reg__t_html_a4717f8754f3e5404359b75b539e33e74"><div class="ttname"><a href="structtcon__reg__t.html#a4717f8754f3e5404359b75b539e33e74">tcon_reg_t::BASIC5</a></div><div class="ttdeci">reg32_t BASIC5</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1439</div></div>
<div class="ttc" id="astructtcon__reg__t_html_a473beeac43d33ca8cce4fe25411b3add"><div class="ttname"><a href="structtcon__reg__t.html#a473beeac43d33ca8cce4fe25411b3add">tcon_reg_t::FRM_TBL2</a></div><div class="ttdeci">reg32_t FRM_TBL2</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1409</div></div>
<div class="ttc" id="astructtcon__reg__t_html_a4a8fb8f6955bc86b584a18b1a73ad918"><div class="ttname"><a href="structtcon__reg__t.html#a4a8fb8f6955bc86b584a18b1a73ad918">tcon_reg_t::BASIC_TIMING3</a></div><div class="ttdeci">reg32_t BASIC_TIMING3</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1421</div></div>
<div class="ttc" id="astructtcon__reg__t_html_a4cee0fba8ac4a461e9a0d2bee24a1fcf"><div class="ttname"><a href="structtcon__reg__t.html#a4cee0fba8ac4a461e9a0d2bee24a1fcf">tcon_reg_t::FRM_TBL3</a></div><div class="ttdeci">reg32_t FRM_TBL3</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1410</div></div>
<div class="ttc" id="astructtcon__reg__t_html_a4d5a541b85d87a0aa8bfcfae66ef7f03"><div class="ttname"><a href="structtcon__reg__t.html#a4d5a541b85d87a0aa8bfcfae66ef7f03">tcon_reg_t::BASIC_TIMING1</a></div><div class="ttdeci">reg32_t BASIC_TIMING1</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1419</div></div>
<div class="ttc" id="astructtcon__reg__t_html_a5d3ec674c9d582f9c4ef06d80eb3b383"><div class="ttname"><a href="structtcon__reg__t.html#a5d3ec674c9d582f9c4ef06d80eb3b383">tcon_reg_t::BASIC3</a></div><div class="ttdeci">reg32_t BASIC3</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1437</div></div>
<div class="ttc" id="astructtcon__reg__t_html_a83768c9a9fb294ffd90ddef17ef78b30"><div class="ttname"><a href="structtcon__reg__t.html#a83768c9a9fb294ffd90ddef17ef78b30">tcon_reg_t::BASIC1</a></div><div class="ttdeci">reg32_t BASIC1</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1435</div></div>
<div class="ttc" id="astructtcon__reg__t_html_aaf7bd38219820dc7042bab318be38230"><div class="ttname"><a href="structtcon__reg__t.html#aaf7bd38219820dc7042bab318be38230">tcon_reg_t::FRM_TBL0</a></div><div class="ttdeci">reg32_t FRM_TBL0</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1407</div></div>
<div class="ttc" id="astructtcon__reg__t_html_ab99f0871af06389887d8f1b0084ec08a"><div class="ttname"><a href="structtcon__reg__t.html#ab99f0871af06389887d8f1b0084ec08a">tcon_reg_t::CLK_CTRL</a></div><div class="ttdeci">reg32_t CLK_CTRL</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1417</div></div>
<div class="ttc" id="astructtcon__reg__t_html_abf5de86f56de0c7493783ce8e79abef2"><div class="ttname"><a href="structtcon__reg__t.html#abf5de86f56de0c7493783ce8e79abef2">tcon_reg_t::FRM_SEED0_B</a></div><div class="ttdeci">reg32_t FRM_SEED0_B</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1398</div></div>
<div class="ttc" id="astructtcon__reg__t_html_ac7207eadf7bb2f5b66209e7145173cb1"><div class="ttname"><a href="structtcon__reg__t.html#ac7207eadf7bb2f5b66209e7145173cb1">tcon_reg_t::BASIC_TIMING0</a></div><div class="ttdeci">reg32_t BASIC_TIMING0</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1418</div></div>
<div class="ttc" id="astructtcon__reg__t_html_adb775246dc8b0bb8d602dbc6c0ede495"><div class="ttname"><a href="structtcon__reg__t.html#adb775246dc8b0bb8d602dbc6c0ede495">tcon_reg_t::FRM_SEED1_R</a></div><div class="ttdeci">reg32_t FRM_SEED1_R</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1399</div></div>
<div class="ttc" id="astructtcon__reg__t_html_adcdbec52c6e2f976cafca75befb633fc"><div class="ttname"><a href="structtcon__reg__t.html#adcdbec52c6e2f976cafca75befb633fc">tcon_reg_t::BASIC2</a></div><div class="ttdeci">reg32_t BASIC2</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1436</div></div>
<div class="ttc" id="astructtcon__reg__t_html_ae9bbad38763c117b035502b04158c526"><div class="ttname"><a href="structtcon__reg__t.html#ae9bbad38763c117b035502b04158c526">tcon_reg_t::FRM_TBL1</a></div><div class="ttdeci">reg32_t FRM_TBL1</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1408</div></div>
<div class="ttc" id="astructtcon__reg__t_html_aeb3c23ddef97ccf97e90433610bc97e1"><div class="ttname"><a href="structtcon__reg__t.html#aeb3c23ddef97ccf97e90433610bc97e1">tcon_reg_t::FRM_SEED0_G</a></div><div class="ttdeci">reg32_t FRM_SEED0_G</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1397</div></div>
<div class="ttc" id="astructtcon__reg__t_html_aefb8548f234c7b0922af4a751f5447c6"><div class="ttname"><a href="structtcon__reg__t.html#aefb8548f234c7b0922af4a751f5447c6">tcon_reg_t::HV_TIMING</a></div><div class="ttdeci">reg32_t HV_TIMING</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1422</div></div>
<div class="ttc" id="astructtcon__reg__t_html_af257f6799dc2d0986203b4c8ff893bb4"><div class="ttname"><a href="structtcon__reg__t.html#af257f6799dc2d0986203b4c8ff893bb4">tcon_reg_t::INT_REG0</a></div><div class="ttdeci">reg32_t INT_REG0</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1390</div></div>
<div class="ttc" id="astructtcon__reg__t_html_af849aa162b850b20b9232e91a7a88cd7"><div class="ttname"><a href="structtcon__reg__t.html#af849aa162b850b20b9232e91a7a88cd7">tcon_reg_t::CTRL</a></div><div class="ttdeci">reg32_t CTRL</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1389</div></div>
<div class="ttc" id="astructtcon__reg__t_html_aff8e82bd815454563e85952ae42a69bd"><div class="ttname"><a href="structtcon__reg__t.html#aff8e82bd815454563e85952ae42a69bd">tcon_reg_t::BASIC0</a></div><div class="ttdeci">reg32_t BASIC0</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1434</div></div>
<div class="ttc" id="astructtimer__reg__t_html"><div class="ttname"><a href="structtimer__reg__t.html">timer_reg_t</a></div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1530</div></div>
<div class="ttc" id="astructtimer__reg__t_html_a283721da96680115f549a9914b83cbba"><div class="ttname"><a href="structtimer__reg__t.html#a283721da96680115f549a9914b83cbba">timer_reg_t::CFG</a></div><div class="ttdeci">reg32_t CFG</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1558</div></div>
<div class="ttc" id="astructtimer__reg__t_html_a2a237464edb47879017bdedd7e4485cb"><div class="ttname"><a href="structtimer__reg__t.html#a2a237464edb47879017bdedd7e4485cb">timer_reg_t::CUR_VALUE</a></div><div class="ttdeci">reg32_t CUR_VALUE</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1538</div></div>
<div class="ttc" id="astructtimer__reg__t_html_a6829a7512e661f545c6684f2518d6ed3"><div class="ttname"><a href="structtimer__reg__t.html#a6829a7512e661f545c6684f2518d6ed3">timer_reg_t::MODE</a></div><div class="ttdeci">reg32_t MODE</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1559</div></div>
<div class="ttc" id="astructtimer__reg__t_html_a696fe87fbd5c1d11acc308da3ee2e93b"><div class="ttname"><a href="structtimer__reg__t.html#a696fe87fbd5c1d11acc308da3ee2e93b">timer_reg_t::INTV_VALUE</a></div><div class="ttdeci">reg32_t INTV_VALUE</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1537</div></div>
<div class="ttc" id="astructtimer__reg__t_html_a794e62ec69fd511ff7563bc49f38dbfd"><div class="ttname"><a href="structtimer__reg__t.html#a794e62ec69fd511ff7563bc49f38dbfd">timer_reg_t::CTRL</a></div><div class="ttdeci">reg32_t CTRL</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1536</div></div>
<div class="ttc" id="astructtimer__reg__t_html_a91150518f5dd3e9014d545b69197d04d"><div class="ttname"><a href="structtimer__reg__t.html#a91150518f5dd3e9014d545b69197d04d">timer_reg_t::IRQ_STA</a></div><div class="ttdeci">reg32_t IRQ_STA</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1532</div></div>
<div class="ttc" id="astructtimer__reg__t_html_aa6572786274b47f012bff58b5cd68dd4"><div class="ttname"><a href="structtimer__reg__t.html#aa6572786274b47f012bff58b5cd68dd4">timer_reg_t::CNT_DIV</a></div><div class="ttdeci">reg32_t CNT_DIV</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1548</div></div>
<div class="ttc" id="astructtimer__reg__t_html_ac1b19768c85fc28ce2f3009e77b2f9c1"><div class="ttname"><a href="structtimer__reg__t.html#ac1b19768c85fc28ce2f3009e77b2f9c1">timer_reg_t::IRQ_EN</a></div><div class="ttdeci">reg32_t IRQ_EN</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1531</div></div>
<div class="ttc" id="astructtimer__reg__t_html_ad44cfa46a63dcfb0ce8bd67aeceaf844"><div class="ttname"><a href="structtimer__reg__t.html#ad44cfa46a63dcfb0ce8bd67aeceaf844">timer_reg_t::CNT_CTL</a></div><div class="ttdeci">reg32_t CNT_CTL</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1545</div></div>
<div class="ttc" id="astructtimer__reg__t_html_addf2d6381aa90397af0e2b0c1e02a362"><div class="ttname"><a href="structtimer__reg__t.html#addf2d6381aa90397af0e2b0c1e02a362">timer_reg_t::CNT1</a></div><div class="ttdeci">reg32_t CNT1</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1547</div></div>
<div class="ttc" id="astructtimer__reg__t_html_ade409da26f3202bdbf3186a19b3596f5"><div class="ttname"><a href="structtimer__reg__t.html#ade409da26f3202bdbf3186a19b3596f5">timer_reg_t::CNT0</a></div><div class="ttdeci">reg32_t CNT0</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1546</div></div>
<div class="ttc" id="astructtp__reg__t_html"><div class="ttname"><a href="structtp__reg__t.html">tp_reg_t</a></div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1682</div></div>
<div class="ttc" id="astructtp__reg__t_html_a064380aaabe5181128dc95eaaa762c8d"><div class="ttname"><a href="structtp__reg__t.html#a064380aaabe5181128dc95eaaa762c8d">tp_reg_t::CTRL2</a></div><div class="ttdeci">reg32_t CTRL2</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1685</div></div>
<div class="ttc" id="astructtp__reg__t_html_a173f7de2784676b678a1005d8227dd3c"><div class="ttname"><a href="structtp__reg__t.html#a173f7de2784676b678a1005d8227dd3c">tp_reg_t::CDAT</a></div><div class="ttdeci">reg32_t CDAT</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1690</div></div>
<div class="ttc" id="astructtp__reg__t_html_a2938d43e387cb31c6bede491a10bcf84"><div class="ttname"><a href="structtp__reg__t.html#a2938d43e387cb31c6bede491a10bcf84">tp_reg_t::DATA</a></div><div class="ttdeci">reg32_t DATA</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1692</div></div>
<div class="ttc" id="astructtp__reg__t_html_a5d1e9b6fa3d06b5e6968fd008c7543de"><div class="ttname"><a href="structtp__reg__t.html#a5d1e9b6fa3d06b5e6968fd008c7543de">tp_reg_t::CTRL0</a></div><div class="ttdeci">reg32_t CTRL0</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1683</div></div>
<div class="ttc" id="astructtp__reg__t_html_a8ca5642a3dc2651a64d12878ff0c5b96"><div class="ttname"><a href="structtp__reg__t.html#a8ca5642a3dc2651a64d12878ff0c5b96">tp_reg_t::TEMP_DATA</a></div><div class="ttdeci">reg32_t TEMP_DATA</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1691</div></div>
<div class="ttc" id="astructtp__reg__t_html_a8eb01592d462d1dcd6e8555f820f0004"><div class="ttname"><a href="structtp__reg__t.html#a8eb01592d462d1dcd6e8555f820f0004">tp_reg_t::TPR</a></div><div class="ttdeci">reg32_t TPR</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1689</div></div>
<div class="ttc" id="astructtp__reg__t_html_a95d5c2d2e0c561a0978b4950e9e46e9e"><div class="ttname"><a href="structtp__reg__t.html#a95d5c2d2e0c561a0978b4950e9e46e9e">tp_reg_t::CTRL3</a></div><div class="ttdeci">reg32_t CTRL3</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1686</div></div>
<div class="ttc" id="astructtp__reg__t_html_a960e77a0165b83a7f926caef3240a1eb"><div class="ttname"><a href="structtp__reg__t.html#a960e77a0165b83a7f926caef3240a1eb">tp_reg_t::CTRL1</a></div><div class="ttdeci">reg32_t CTRL1</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1684</div></div>
<div class="ttc" id="astructtp__reg__t_html_ab51aae77cb5ac4d6da56372100ee5581"><div class="ttname"><a href="structtp__reg__t.html#ab51aae77cb5ac4d6da56372100ee5581">tp_reg_t::INT_FIFOC</a></div><div class="ttdeci">reg32_t INT_FIFOC</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1687</div></div>
<div class="ttc" id="astructtp__reg__t_html_adf18019c7152dcfcd809257d02616887"><div class="ttname"><a href="structtp__reg__t.html#adf18019c7152dcfcd809257d02616887">tp_reg_t::INT_FIFOS</a></div><div class="ttdeci">reg32_t INT_FIFOS</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1688</div></div>
<div class="ttc" id="astructtve__reg__t_html"><div class="ttname"><a href="structtve__reg__t.html">tve_reg_t</a></div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1503</div></div>
<div class="ttc" id="astructtve__reg__t_html_a06fdea1bc25c80dcebb999824dc8fdb7"><div class="ttname"><a href="structtve__reg__t.html#a06fdea1bc25c80dcebb999824dc8fdb7">tve_reg_t::CHROMA_FREQUENCY</a></div><div class="ttdeci">reg32_t CHROMA_FREQUENCY</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1508</div></div>
<div class="ttc" id="astructtve__reg__t_html_a0d31723ac0433c99fa3621f338c0c5e1"><div class="ttname"><a href="structtve__reg__t.html#a0d31723ac0433c99fa3621f338c0c5e1">tve_reg_t::ENABLE</a></div><div class="ttdeci">reg32_t ENABLE</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1504</div></div>
<div class="ttc" id="astructtve__reg__t_html_a4e5ae9232a9a1f0e234a2c6a5414c85f"><div class="ttname"><a href="structtve__reg__t.html#a4e5ae9232a9a1f0e234a2c6a5414c85f">tve_reg_t::DAC1</a></div><div class="ttdeci">reg32_t DAC1</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1506</div></div>
<div class="ttc" id="astructtve__reg__t_html_a52167d1f8a65c12e66a8b2c2ee2ce887"><div class="ttname"><a href="structtve__reg__t.html#a52167d1f8a65c12e66a8b2c2ee2ce887">tve_reg_t::CFG0</a></div><div class="ttdeci">reg32_t CFG0</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1505</div></div>
<div class="ttc" id="astructtve__reg__t_html_aa314e3216f1ca693709da830501d2e2f"><div class="ttname"><a href="structtve__reg__t.html#aa314e3216f1ca693709da830501d2e2f">tve_reg_t::PORCH</a></div><div class="ttdeci">reg32_t PORCH</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1509</div></div>
<div class="ttc" id="astructtve__reg__t_html_ada0b5f0b3a06884b24e28d0d65b44da7"><div class="ttname"><a href="structtve__reg__t.html#ada0b5f0b3a06884b24e28d0d65b44da7">tve_reg_t::NOTCH</a></div><div class="ttdeci">reg32_t NOTCH</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1507</div></div>
<div class="ttc" id="astructuart__reg__t_html"><div class="ttname"><a href="structuart__reg__t.html">uart_reg_t</a></div><div class="ttdef"><b>Definition</b> i_reg_uart.h:245</div></div>
<div class="ttc" id="astructuart__reg__t_html_a02bdab223131aedb60fd2efeead64204"><div class="ttname"><a href="structuart__reg__t.html#a02bdab223131aedb60fd2efeead64204">uart_reg_t::RBR</a></div><div class="ttdeci">reg32_t RBR</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1336</div></div>
<div class="ttc" id="astructuart__reg__t_html_a02fa264221cdd18d59e0309a362e6a1f"><div class="ttname"><a href="structuart__reg__t.html#a02fa264221cdd18d59e0309a362e6a1f">uart_reg_t::MCR</a></div><div class="ttdeci">reg32_t MCR</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1349</div></div>
<div class="ttc" id="astructuart__reg__t_html_a2a74e00fce4f65ec4d969e13c6c80a26"><div class="ttname"><a href="structuart__reg__t.html#a2a74e00fce4f65ec4d969e13c6c80a26">uart_reg_t::FCR</a></div><div class="ttdeci">reg32_t FCR</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1346</div></div>
<div class="ttc" id="astructuart__reg__t_html_a31d59509f127450e492d7bdc8635a8d6"><div class="ttname"><a href="structuart__reg__t.html#a31d59509f127450e492d7bdc8635a8d6">uart_reg_t::DLL</a></div><div class="ttdeci">reg32_t DLL</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1338</div></div>
<div class="ttc" id="astructuart__reg__t_html_a39f584f61293e5b0be0d32f7a7d524c2"><div class="ttname"><a href="structuart__reg__t.html#a39f584f61293e5b0be0d32f7a7d524c2">uart_reg_t::THR</a></div><div class="ttdeci">reg32_t THR</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1337</div></div>
<div class="ttc" id="astructuart__reg__t_html_a4a5786a8dc52d69a94a0856e5779afb7"><div class="ttname"><a href="structuart__reg__t.html#a4a5786a8dc52d69a94a0856e5779afb7">uart_reg_t::IER</a></div><div class="ttdeci">reg32_t IER</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1342</div></div>
<div class="ttc" id="astructuart__reg__t_html_a926036dbe070bb70253b42c1caf07834"><div class="ttname"><a href="structuart__reg__t.html#a926036dbe070bb70253b42c1caf07834">uart_reg_t::IIR</a></div><div class="ttdeci">reg32_t IIR</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1345</div></div>
<div class="ttc" id="astructuart__reg__t_html_aa96f52beec00cbcd0b7f55a0bf50d00e"><div class="ttname"><a href="structuart__reg__t.html#aa96f52beec00cbcd0b7f55a0bf50d00e">uart_reg_t::DLH</a></div><div class="ttdeci">reg32_t DLH</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1341</div></div>
<div class="ttc" id="astructuart__reg__t_html_ab581ef684bd86a8414f3dcf1d37ed767"><div class="ttname"><a href="structuart__reg__t.html#ab581ef684bd86a8414f3dcf1d37ed767">uart_reg_t::LCR</a></div><div class="ttdeci">reg32_t LCR</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1348</div></div>
<div class="ttc" id="astructuart__reg__t_html_aca39c14606efc7fd09917578b7f38b49"><div class="ttname"><a href="structuart__reg__t.html#aca39c14606efc7fd09917578b7f38b49">uart_reg_t::LSR</a></div><div class="ttdeci">reg32_t LSR</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1350</div></div>
<div class="ttc" id="astructuart__reg__t_html_ad17c0cfd24c8871ad4ae84ec78645ef4"><div class="ttname"><a href="structuart__reg__t.html#ad17c0cfd24c8871ad4ae84ec78645ef4">uart_reg_t::SCH</a></div><div class="ttdeci">reg32_t SCH</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1352</div></div>
<div class="ttc" id="astructuart__reg__t_html_ad47e925687a8f5ac4ae74dea4624eb5b"><div class="ttname"><a href="structuart__reg__t.html#ad47e925687a8f5ac4ae74dea4624eb5b">uart_reg_t::MSR</a></div><div class="ttdeci">reg32_t MSR</div><div class="ttdef"><b>Definition</b> f1c100s_reg.h:1351</div></div>
</div><!-- fragment --></div><!-- contents -->
<div style="text-align: center; font-size: small; margin-top: 20px;">
  由提交
  <a href="https://github.com/vsfteam/vsf/commit/a85ef6b2eeee0d65a1465c477faa513c4d5526db" target="_blank">vsfteam/vsf@a85ef6b</a>
  生成
</div>