PCBNEW-LibModule-V1  01/08/2018 17:37:06
# encoding utf-8
Units mm
$INDEX
Header 16X2 - 2mm
$EndINDEX
$MODULE Header 16X2 - 2mm
Po 0 0 0 15 5B625221 00000000 ~~
Li Header 16X2 - 2mm
Sc 0
AR /5B0DD0A7
Op 0 0 0
At SMD
T0 0.127 -3.0607 1.524 1.524 0 0.05 N I 21 N "P5"
T1 24.54148 -2.46634 1.524 1.524 0 0.05 N I 21 N "CONN_16X2"
$PAD
Sh "31" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 6 "/FPGA_A7"
Po 30.00002 0.00002
$EndPAD
$PAD
Sh "29" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 9 "/FPGA_B8"
Po 28.00003 0.00002
$EndPAD
$PAD
Sh "27" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 10 "/FPGA_B9"
Po 26.00003 0.00002
$EndPAD
$PAD
Sh "25" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 28 "/SW1"
Po 24.00003 0.00002
$EndPAD
$PAD
Sh "23" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 30 "/SW3"
Po 22.00004 0.00002
$EndPAD
$PAD
Sh "21" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 29 "/SW2"
Po 19.99999 0.00002
$EndPAD
$PAD
Sh "19" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 28 "/SW1"
Po 18 0.00002
$EndPAD
$PAD
Sh "17" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 19 "/FPGA_L7"
Po 16 0.00002
$EndPAD
$PAD
Sh "15" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 21 "/FPGA_M8"
Po 14 0.00002
$EndPAD
$PAD
Sh "13" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 18 "/FPGA_K8"
Po 12.00001 0.00002
$EndPAD
$PAD
Sh "11" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 20 "/FPGA_L9"
Po 10.00001 0.00002
$EndPAD
$PAD
Sh "9" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 22 "/FPGA_T3"
Po 8.00002 0.00002
$EndPAD
$PAD
Sh "7" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 23 "/FPGA_T4"
Po 6.00002 0.00002
$EndPAD
$PAD
Sh "5" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 24 "/FPGA_T5"
Po 4.00002 0.00002
$EndPAD
$PAD
Sh "3" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 25 "/FPGA_T6"
Po 2.00003 0.00002
$EndPAD
$PAD
Sh "1" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 26 "/FPGA_T7"
Po -0.00002 0.00002
$EndPAD
$PAD
Sh "2" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 31 "N-00000933"
Po -0.00002 2.00002
$EndPAD
$PAD
Sh "4" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 2 "/FPGA_0_OUT*"
Po 2.00003 2.00002
$EndPAD
$PAD
Sh "6" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 4 "/FPGA_1_OUT*"
Po 4.00002 2.00002
$EndPAD
$PAD
Sh "8" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 27 "/F_DIRECTION"
Po 6.00002 2.00002
$EndPAD
$PAD
Sh "10" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 1 "/FPGA_0_IN*"
Po 8.00002 2.00002
$EndPAD
$PAD
Sh "12" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 3 "/FPGA_1_IN*"
Po 10.00001 2.00002
$EndPAD
$PAD
Sh "14" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 5 "/FPGA_2_IN*"
Po 12.00001 2.00002
$EndPAD
$PAD
Sh "16" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 12 "/FPGA_C8"
Po 14 2.00002
$EndPAD
$PAD
Sh "18" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 13 "/FPGA_E10"
Po 16 2.00002
$EndPAD
$PAD
Sh "20" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 17 "/FPGA_F9"
Po 18 2.00002
$EndPAD
$PAD
Sh "22" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 16 "/FPGA_F8"
Po 19.99999 2.00002
$EndPAD
$PAD
Sh "24" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 15 "/FPGA_E7"
Po 22.00004 2.00002
$EndPAD
$PAD
Sh "26" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 11 "/FPGA_C6"
Po 24.00003 2.00002
$EndPAD
$PAD
Sh "28" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 8 "/FPGA_A9"
Po 26.00003 2.00002
$EndPAD
$PAD
Sh "30" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 7 "/FPGA_A8"
Po 28.00003 2.00002
$EndPAD
$PAD
Sh "32" O 1.5 1.25 0 0 900
Dr 0.75 0 0
At STD N 00E0FFFF
Ne 14 "/FPGA_E6"
Po 30.00002 2.00002
$EndPAD
$EndMODULE Header 16X2 - 2mm
$EndLIBRARY
