<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PE6.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="General.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="General.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="General.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="General.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="General.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="General.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="General.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="General.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="General.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="General.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="General.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="General.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="General.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="General.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="General.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="General.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="General.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="General.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="General.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="General.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="General.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="General.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="General.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="General_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="General_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="General_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="General_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="General_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="General_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="General_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="General_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="General_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="General_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="General_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="General_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="General_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="General_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="General_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="General_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="clock25.vhd">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="clock25_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="generador_direccion.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="general_prueba_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="general_prueba_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="general_prueba_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="general_prueba_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/clock25.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ocupado_rx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ocupado_rx_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ocupado_rx_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ocupado_rx_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="prueba_ram_ip_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="prueba_ram_ip_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_prueba_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="vga_prueba_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="vga_prueba_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2vhdl.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1651526009" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1651526009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651531014" xil_pn:in_ck="1979767514134426610" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1651531013">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Generador_magen.vhd"/>
      <outfile xil_pn:name="General.vhd"/>
      <outfile xil_pn:name="RX.vhd"/>
      <outfile xil_pn:name="TX.vhd"/>
      <outfile xil_pn:name="UART.vhd"/>
      <outfile xil_pn:name="VGA_sync.vhd"/>
      <outfile xil_pn:name="cont_ram_prueba.vhd"/>
      <outfile xil_pn:name="gen_simulacion.vhd"/>
      <outfile xil_pn:name="generador_direccion.vhd"/>
      <outfile xil_pn:name="mux_wr.vhd"/>
      <outfile xil_pn:name="ocupado_rx.vhd"/>
      <outfile xil_pn:name="prueba_ram_ip.vhd"/>
      <outfile xil_pn:name="rgb.vhd"/>
      <outfile xil_pn:name="sync_prueba.vhd"/>
      <outfile xil_pn:name="uart_prueba.vhd"/>
      <outfile xil_pn:name="vga.vhd"/>
      <outfile xil_pn:name="vga_prueba.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1651530807" xil_pn:in_ck="3965680587989588128" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1424622418159721098" xil_pn:start_ts="1651530807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clock25.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1651530807" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6584698807851997074" xil_pn:start_ts="1651530807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651529531" xil_pn:in_ck="-7186897567536050201" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5292299220342963506" xil_pn:start_ts="1651529531">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ram.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1651531020" xil_pn:in_ck="-2207819454056087436" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1651531020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Generador_magen.vhd"/>
      <outfile xil_pn:name="General.vhd"/>
      <outfile xil_pn:name="RX.vhd"/>
      <outfile xil_pn:name="TX.vhd"/>
      <outfile xil_pn:name="UART.vhd"/>
      <outfile xil_pn:name="VGA_sync.vhd"/>
      <outfile xil_pn:name="clock25.vhd"/>
      <outfile xil_pn:name="cont_ram_prueba.vhd"/>
      <outfile xil_pn:name="gen_simulacion.vhd"/>
      <outfile xil_pn:name="generador_direccion.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ram.vhd"/>
      <outfile xil_pn:name="mux_wr.vhd"/>
      <outfile xil_pn:name="ocupado_rx.vhd"/>
      <outfile xil_pn:name="prueba_ram_ip.vhd"/>
      <outfile xil_pn:name="rgb.vhd"/>
      <outfile xil_pn:name="sync_prueba.vhd"/>
      <outfile xil_pn:name="uart_prueba.vhd"/>
      <outfile xil_pn:name="vga.vhd"/>
      <outfile xil_pn:name="vga_prueba.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1651531029" xil_pn:in_ck="-2207819454056087436" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4572436119647931214" xil_pn:start_ts="1651531020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="ocupado_rx_beh.prj"/>
      <outfile xil_pn:name="ocupado_rx_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1651531029" xil_pn:in_ck="5167783579345238355" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7244230441765987329" xil_pn:start_ts="1651531029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="ocupado_rx_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1651520048" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1651520048">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651520048" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7556774706629662423" xil_pn:start_ts="1651520048">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651529767" xil_pn:in_ck="-7186897567536050201" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5292299220342963506" xil_pn:start_ts="1651529766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ram.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1651520049" xil_pn:in_ck="2640053229534521142" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1651520049">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651520049" xil_pn:in_ck="3965680587989588128" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8949025017675274497" xil_pn:start_ts="1651520049">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clock25.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1651520049" xil_pn:in_ck="2640053229534521142" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1430049303116325842" xil_pn:start_ts="1651520049">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651520049" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6537994746668941608" xil_pn:start_ts="1651520049">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651531123" xil_pn:in_ck="-5126781537905771573" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="7770843330331622997" xil_pn:start_ts="1651531111">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="General.lso"/>
      <outfile xil_pn:name="General.ngc"/>
      <outfile xil_pn:name="General.ngr"/>
      <outfile xil_pn:name="General.prj"/>
      <outfile xil_pn:name="General.stx"/>
      <outfile xil_pn:name="General.syr"/>
      <outfile xil_pn:name="General.xst"/>
      <outfile xil_pn:name="General_vhdl.prj"/>
      <outfile xil_pn:name="General_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1651526911" xil_pn:in_ck="5274858674028642834" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="434071310144895510" xil_pn:start_ts="1651526911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651531128" xil_pn:in_ck="-3076653932897580721" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6688174584023080229" xil_pn:start_ts="1651531123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="General.bld"/>
      <outfile xil_pn:name="General.ngd"/>
      <outfile xil_pn:name="General_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1651531134" xil_pn:in_ck="2477880464787085367" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6301418164239633844" xil_pn:start_ts="1651531128">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="General.pcf"/>
      <outfile xil_pn:name="General_map.map"/>
      <outfile xil_pn:name="General_map.mrp"/>
      <outfile xil_pn:name="General_map.ncd"/>
      <outfile xil_pn:name="General_map.ngm"/>
      <outfile xil_pn:name="General_map.xrpt"/>
      <outfile xil_pn:name="General_summary.xml"/>
      <outfile xil_pn:name="General_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1651531146" xil_pn:in_ck="-1730372588644376752" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="4891759239423368658" xil_pn:start_ts="1651531134">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="General.ncd"/>
      <outfile xil_pn:name="General.pad"/>
      <outfile xil_pn:name="General.par"/>
      <outfile xil_pn:name="General.ptwx"/>
      <outfile xil_pn:name="General.unroutes"/>
      <outfile xil_pn:name="General.xpi"/>
      <outfile xil_pn:name="General_pad.csv"/>
      <outfile xil_pn:name="General_pad.txt"/>
      <outfile xil_pn:name="General_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1651531150" xil_pn:in_ck="113588828442457633" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="8242823369169169445" xil_pn:start_ts="1651531146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="General.bgn"/>
      <outfile xil_pn:name="General.bit"/>
      <outfile xil_pn:name="General.drc"/>
      <outfile xil_pn:name="General.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1651531146" xil_pn:in_ck="3677393375507689907" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1651531142">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="General.twr"/>
      <outfile xil_pn:name="General.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
