Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: ProgramaTP2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ProgramaTP2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ProgramaTP2"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : ProgramaTP2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../TP1a/XOR.v" in library work
Compiling verilog file "../../TP1a/SUB.v" in library work
Module <XOR> compiled
Compiling verilog file "../../TP1a/SRL.v" in library work
Module <SUB> compiled
Compiling verilog file "../../TP1a/SRA.v" in library work
Module <SRL> compiled
Compiling verilog file "../../TP1a/OR.v" in library work
Module <SRA> compiled
Compiling verilog file "../../TP1a/NOR.v" in library work
Module <OR> compiled
Compiling verilog file "../../TP1a/AND.v" in library work
Module <NOR> compiled
Compiling verilog file "../../TP1a/ADD.v" in library work
Module <AND> compiled
Compiling verilog file "../../TP1a/ALU.v" in library work
Module <ADD> compiled
Compiling verilog file "Tx.v" in library work
Module <ALU> compiled
Compiling verilog file "Rx.v" in library work
Module <Tx> compiled
Compiling verilog file "FIFO.v" in library work
Module <Rx> compiled
Compiling verilog file "BaudRateGen.v" in library work
Module <FIFO> compiled
Compiling verilog file "../../TP1a/PROGRAMA.v" in library work
Module <BaudRateGen> compiled
Compiling verilog file "UART.v" in library work
Module <ALU_HANDLER> compiled
Compiling verilog file "Int_Tx.v" in library work
Module <UART> compiled
Compiling verilog file "Int_Rx.v" in library work
Module <Int_Tx> compiled
Compiling verilog file "ProgramaTP2.v" in library work
Module <Int_Rx> compiled
Module <ProgramaTP2> compiled
No errors in compilation
Analysis of file <"ProgramaTP2.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ProgramaTP2> in library <work>.

Analyzing hierarchy for module <UART> in library <work> with parameters.
	DVSR = "00000000000000000000000010100011"
	DVSR_BIT = "00000000000000000000000000001000"
	FIFO_W = "00000000000000000000000000000100"
	N_BIT = "00000000000000000000000000001000"
	N_TICK = "00000000000000000000000000010000"

Analyzing hierarchy for module <Int_Rx> in library <work> with parameters.
	NBIT = "00000000000000000000000000001000"
	and1 = "00100100"
	dato_A = "001"
	dato_B = "011"
	envio = "101"
	idle = "000"
	nor4 = "00100111"
	operacion = "010"
	or2 = "00100101"
	resta = "00100010"
	resultado = "100"
	sra = "00100011"
	srl = "00100001"
	suma = "00100000"
	xor3 = "00100110"

Analyzing hierarchy for module <ALU_HANDLER> in library <work>.

Analyzing hierarchy for module <Int_Tx> in library <work> with parameters.
	NBIT = "00000000000000000000000000001000"
	convertir = "10"
	dividir = "01"
	guardar = "11"
	idle = "00"

Analyzing hierarchy for module <BaudRateGen> in library <work> with parameters.
	M = "00000000000000000000000010100011"
	N = "00000000000000000000000000001000"

Analyzing hierarchy for module <Rx> in library <work> with parameters.
	N_BIT = "00000000000000000000000000001000"
	N_TICK = "00000000000000000000000000010000"
	data = "10"
	idle = "00"
	start = "01"
	stop = "11"

Analyzing hierarchy for module <FIFO> in library <work> with parameters.
	B = "00000000000000000000000000001000"
	W = "00000000000000000000000000000100"

Analyzing hierarchy for module <Tx> in library <work> with parameters.
	N_BIT = "00000000000000000000000000001000"
	N_TICK = "00000000000000000000000000010000"
	data = "10"
	idle = "00"
	start = "01"
	stop = "11"

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <ADD> in library <work>.

Analyzing hierarchy for module <SUB> in library <work>.

Analyzing hierarchy for module <AND> in library <work>.

Analyzing hierarchy for module <OR> in library <work>.

Analyzing hierarchy for module <XOR> in library <work>.

Analyzing hierarchy for module <SRA> in library <work>.

Analyzing hierarchy for module <SRL> in library <work>.

Analyzing hierarchy for module <NOR> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ProgramaTP2>.
WARNING:Xst:863 - "ProgramaTP2.v" line 27: Name conflict (<state> and <STATE>, renaming state as state_rnm0).
WARNING:Xst:863 - "ProgramaTP2.v" line 26: Name conflict (<leds> and <LEDS>, renaming leds as leds_rnm0).
Module <ProgramaTP2> is correct for synthesis.
 
Analyzing module <UART> in library <work>.
WARNING:Xst:863 - "UART.v" line 38: Name conflict (<TICK> and <tick>, renaming TICK as tick_rnm0).
	DVSR = 32'sb00000000000000000000000010100011
	DVSR_BIT = 32'sb00000000000000000000000000001000
	FIFO_W = 32'sb00000000000000000000000000000100
	N_BIT = 32'sb00000000000000000000000000001000
	N_TICK = 32'sb00000000000000000000000000010000
Module <UART> is correct for synthesis.
 
Analyzing module <BaudRateGen> in library <work>.
	M = 32'sb00000000000000000000000010100011
	N = 32'sb00000000000000000000000000001000
Module <BaudRateGen> is correct for synthesis.
 
Analyzing module <Rx> in library <work>.
WARNING:Xst:863 - "Rx.v" line 31: Name conflict (<state> and <STATE>, renaming state as state_rnm0).
	N_BIT = 32'sb00000000000000000000000000001000
	N_TICK = 32'sb00000000000000000000000000010000
	data = 2'b10
	idle = 2'b00
	start = 2'b01
	stop = 2'b11
Module <Rx> is correct for synthesis.
 
Analyzing module <FIFO> in library <work>.
	B = 32'sb00000000000000000000000000001000
	W = 32'sb00000000000000000000000000000100
Module <FIFO> is correct for synthesis.
 
Analyzing module <Tx> in library <work>.
WARNING:Xst:863 - "Tx.v" line 32: Name conflict (<state> and <STATE>, renaming state as state_rnm0).
	N_BIT = 32'sb00000000000000000000000000001000
	N_TICK = 32'sb00000000000000000000000000010000
	data = 2'b10
	idle = 2'b00
	start = 2'b01
	stop = 2'b11
Module <Tx> is correct for synthesis.
 
Analyzing module <Int_Rx> in library <work>.
WARNING:Xst:863 - "Int_Rx.v" line 32: Name conflict (<ch> and <CH>, renaming ch as ch_rnm0).
WARNING:Xst:863 - "Int_Rx.v" line 31: Name conflict (<state> and <STATE>, renaming state as state_rnm0).
WARNING:Xst:863 - "Int_Rx.v" line 32: Name conflict (<op> and <OP>, renaming op as op_rnm0).
WARNING:Xst:863 - "Int_Rx.v" line 32: Name conflict (<datoA> and <DATOA>, renaming datoA as datoa_rnm0).
WARNING:Xst:863 - "Int_Rx.v" line 32: Name conflict (<datoB> and <DATOB>, renaming datoB as datob_rnm0).
	NBIT = 32'sb00000000000000000000000000001000
	and1 = 8'b00100100
	dato_A = 3'b001
	dato_B = 3'b011
	envio = 3'b101
	idle = 3'b000
	nor4 = 8'b00100111
	operacion = 3'b010
	or2 = 8'b00100101
	resta = 8'b00100010
	resultado = 3'b100
	sra = 8'b00100011
	srl = 8'b00100001
	suma = 8'b00100000
	xor3 = 8'b00100110
Module <Int_Rx> is correct for synthesis.
 
Analyzing module <ALU_HANDLER> in library <work>.
Module <ALU_HANDLER> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
WARNING:Xst:863 - "../../TP1a/ALU.v" line 24: Name conflict (<o> and <O>, renaming o as o_rnm0).
Module <ALU> is correct for synthesis.
 
Analyzing module <ADD> in library <work>.
Module <ADD> is correct for synthesis.
 
Analyzing module <SUB> in library <work>.
Module <SUB> is correct for synthesis.
 
Analyzing module <AND> in library <work>.
Module <AND> is correct for synthesis.
 
Analyzing module <OR> in library <work>.
Module <OR> is correct for synthesis.
 
Analyzing module <XOR> in library <work>.
Module <XOR> is correct for synthesis.
 
Analyzing module <SRA> in library <work>.
Module <SRA> is correct for synthesis.
 
Analyzing module <SRL> in library <work>.
Module <SRL> is correct for synthesis.
 
Analyzing module <NOR> in library <work>.
Module <NOR> is correct for synthesis.
 
Analyzing module <Int_Tx> in library <work>.
WARNING:Xst:863 - "Int_Tx.v" line 30: Name conflict (<aux> and <AUX>, renaming aux as aux_rnm0).
WARNING:Xst:863 - "Int_Tx.v" line 29: Name conflict (<state> and <STATE>, renaming state as state_rnm0).
WARNING:Xst:863 - "Int_Tx.v" line 30: Name conflict (<i> and <I>, renaming i as i_rnm0).
WARNING:Xst:863 - "Int_Tx.v" line 30: Name conflict (<j> and <J>, renaming j as j_rnm0).
	NBIT = 32'sb00000000000000000000000000001000
	convertir = 2'b10
	dividir = 2'b01
	guardar = 2'b11
	idle = 2'b00
WARNING:Xst:2725 - "Int_Tx.v" line 76: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "Int_Tx.v" line 89: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "Int_Tx.v" line 112: Size mismatch between case item and case selector.
Module <Int_Tx> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Int_Rx>.
    Related source file is "Int_Rx.v".
    Found finite state machine <FSM_0> for signal <state_rnm0>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 21                                             |
    | Inputs             | 13                                             |
    | Outputs            | 6                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:643 - "Int_Rx.v" line 227: The result of a 8x4-bit multiplication is partially used. Only the 8 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "Int_Rx.v" line 177: The result of a 8x4-bit multiplication is partially used. Only the 8 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:737 - Found 8-bit latch for signal <ch_rnm0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit comparator lessequal for signal <ch_rnm0$cmp_le0000> created at line 224.
    Found 8-bit register for signal <d_out>.
    Found 8-bit adder for signal <datoA_next$addsub0000> created at line 177.
    Found 8x4-bit multiplier for signal <datoA_next$mult0001> created at line 177.
    Found 8-bit register for signal <datoa_rnm0>.
    Found 8-bit adder for signal <datoB_next$addsub0000> created at line 227.
    Found 8x4-bit multiplier for signal <datoB_next$mult0001> created at line 227.
    Found 8-bit register for signal <datob_rnm0>.
    Found 8-bit register for signal <op_rnm0>.
    Found 3-bit register for signal <select>.
    Found 8-bit comparator lessequal for signal <state_rnm0$cmp_le0000> created at line 112.
    Found 8-bit comparator lessequal for signal <state_rnm0$cmp_le0001> created at line 174.
    Found 8-bit comparator lessequal for signal <state_rnm0$cmp_le0002> created at line 196.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  27 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   4 Comparator(s).
Unit <Int_Rx> synthesized.


Synthesizing Unit <Int_Tx>.
    Related source file is "Int_Tx.v".
WARNING:Xst:647 - Input <fifo_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_1> for signal <state_rnm0>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <data_fifo>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <j_rnm0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <i_rnm0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <flag>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit subtractor for signal <aux_next$share0000>.
    Found 8-bit register for signal <aux_rnm0>.
    Found 8-bit adder for signal <data_fifo$mux0000>.
    Found 8-bit adder for signal <i_rnm0$addsub0000> created at line 94.
    Found 8-bit comparator lessequal for signal <i_rnm0$cmp_le0000> created at line 114.
    Found 8-bit comparator less for signal <i_rnm0$cmp_lt0000> created at line 91.
    Found 8-bit adder for signal <j_rnm0$addsub0000> created at line 99.
    Found 8-bit comparator greatequal for signal <j_rnm0$cmp_ge0000> created at line 91.
    Found 8-bit comparator greatequal for signal <j_rnm0$cmp_ge0001> created at line 96.
    Found 8-bit comparator greater for signal <j_rnm0$cmp_gt0000> created at line 114.
    Found 8-bit comparator greater for signal <j_rnm0$cmp_gt0001> created at line 120.
    Found 8-bit comparator lessequal for signal <j_rnm0$cmp_le0000> created at line 120.
    Found 8-bit comparator less for signal <j_rnm0$cmp_lt0000> created at line 96.
    Found 1-bit register for signal <valor>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   9 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <Int_Tx> synthesized.


Synthesizing Unit <BaudRateGen>.
    Related source file is "BaudRateGen.v".
    Found 8-bit up counter for signal <contador>.
    Found 1-bit register for signal <ti>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <BaudRateGen> synthesized.


Synthesizing Unit <Rx>.
    Related source file is "Rx.v".
    Found finite state machine <FSM_2> for signal <state_rnm0>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b>.
    Found 3-bit register for signal <n>.
    Found 3-bit adder for signal <n_next$addsub0000> created at line 95.
    Found 4-bit register for signal <s>.
    Found 4-bit adder for signal <s_next$share0000> created at line 67.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <Rx> synthesized.


Synthesizing Unit <FIFO>.
    Related source file is "FIFO.v".
WARNING:Xst:646 - Signal <w_ptr_succ> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r_ptr_succ> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x8-bit dual-port RAM <Mram_cola_circular> for signal <cola_circular>.
    Found 1-bit 4-to-1 multiplexer for signal <empty_next>.
    Found 4-bit comparator equal for signal <empty_next$cmp_eq0000> created at line 83.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit 4-to-1 multiplexer for signal <full_next>.
    Found 4-bit comparator equal for signal <full_next$cmp_eq0000> created at line 92.
    Found 1-bit register for signal <full_reg>.
    Found 4-bit register for signal <r_ptr_reg>.
    Found 4-bit register for signal <w_ptr_reg>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <FIFO> synthesized.


Synthesizing Unit <Tx>.
    Related source file is "Tx.v".
    Found finite state machine <FSM_3> for signal <state_rnm0>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b>.
    Found 3-bit register for signal <n>.
    Found 3-bit adder for signal <n_next$addsub0000> created at line 109.
    Found 4-bit register for signal <s>.
    Found 4-bit adder for signal <s_next$share0000> created at line 73.
    Found 1-bit register for signal <tx_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <Tx> synthesized.


Synthesizing Unit <ADD>.
    Related source file is "../../TP1a/ADD.v".
    Found 8-bit adder for signal <Z>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ADD> synthesized.


Synthesizing Unit <SUB>.
    Related source file is "../../TP1a/SUB.v".
    Found 8-bit subtractor for signal <Z>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <SUB> synthesized.


Synthesizing Unit <AND>.
    Related source file is "../../TP1a/AND.v".
Unit <AND> synthesized.


Synthesizing Unit <OR>.
    Related source file is "../../TP1a/OR.v".
Unit <OR> synthesized.


Synthesizing Unit <XOR>.
    Related source file is "../../TP1a/XOR.v".
    Found 8-bit xor2 for signal <Z>.
Unit <XOR> synthesized.


Synthesizing Unit <SRA>.
    Related source file is "../../TP1a/SRA.v".
    Found 8-bit shifter arithmetic right for signal <Z$shift0000>.
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <SRA> synthesized.


Synthesizing Unit <SRL>.
    Related source file is "../../TP1a/SRL.v".
    Found 8-bit shifter logical right for signal <Z$shift0000>.
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <SRL> synthesized.


Synthesizing Unit <NOR>.
    Related source file is "../../TP1a/NOR.v".
Unit <NOR> synthesized.


Synthesizing Unit <UART>.
    Related source file is "UART.v".
WARNING:Xst:1780 - Signal <tick> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <UART> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "../../TP1a/ALU.v".
Unit <ALU> synthesized.


Synthesizing Unit <ALU_HANDLER>.
    Related source file is "../../TP1a/PROGRAMA.v".
    Found 8-bit register for signal <DATOA>.
    Found 8-bit register for signal <DATOB>.
    Found 8-bit register for signal <OP>.
Unit <ALU_HANDLER> synthesized.


Synthesizing Unit <ProgramaTP2>.
    Related source file is "ProgramaTP2.v".
WARNING:Xst:646 - Signal <state_rx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <leds_rnm0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <leds_next> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit shifter logical left for signal <LEDS$shift0000> created at line 46.
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <ProgramaTP2> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit dual-port RAM                                : 2
# Multipliers                                          : 2
 8x4-bit multiplier                                    : 2
# Adders/Subtractors                                   : 17
 3-bit adder                                           : 2
 4-bit adder                                           : 6
 8-bit adder                                           : 6
 8-bit subtractor                                      : 3
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 25
 1-bit register                                        : 6
 3-bit register                                        : 3
 4-bit register                                        : 6
 8-bit register                                        : 10
# Latches                                              : 5
 1-bit latch                                           : 1
 8-bit latch                                           : 4
# Comparators                                          : 16
 4-bit comparator equal                                : 4
 8-bit comparator greatequal                           : 2
 8-bit comparator greater                              : 2
 8-bit comparator less                                 : 2
 8-bit comparator lessequal                            : 6
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 4
# Logic shifters                                       : 3
 32-bit shifter logical left                           : 1
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical right                           : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <uart/uart_tx/state_rnm0/FSM> on signal <state_rnm0[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <uart/uart_rx/state_rnm0/FSM> on signal <state_rnm0[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <intTx/state_rnm0/FSM> on signal <state_rnm0[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <intRx/state_rnm0/FSM> on signal <state_rnm0[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
 101   | 111
-------------------

Synthesizing (advanced) Unit <FIFO>.
INFO:Xst:3217 - HDL ADVISOR - Register <b> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_cola_circular> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <w_ptr_reg>     |          |
    |     diA            | connected to signal <w_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <r_ptr_reg>     |          |
    |     doB            | connected to signal <r_data>        |          |
    -----------------------------------------------------------------------
Unit <FIFO> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# RAMs                                                 : 2
 16x8-bit dual-port distributed RAM                    : 2
# Multipliers                                          : 2
 8x4-bit multiplier                                    : 2
# Adders/Subtractors                                   : 17
 3-bit adder                                           : 2
 4-bit adder                                           : 6
 8-bit adder                                           : 6
 8-bit subtractor                                      : 3
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 119
 Flip-Flops                                            : 119
# Latches                                              : 5
 1-bit latch                                           : 1
 8-bit latch                                           : 4
# Comparators                                          : 16
 4-bit comparator equal                                : 4
 8-bit comparator greatequal                           : 2
 8-bit comparator greater                              : 2
 8-bit comparator less                                 : 2
 8-bit comparator lessequal                            : 6
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 4
# Logic shifters                                       : 3
 32-bit shifter logical left                           : 1
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical right                           : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <op_rnm0_7> (without init value) has a constant value of 0 in block <Int_Rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <op_rnm0_6> (without init value) has a constant value of 0 in block <Int_Rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <op_rnm0_4> (without init value) has a constant value of 0 in block <Int_Rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <op_rnm0_3> (without init value) has a constant value of 0 in block <Int_Rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2170 - Unit ALU : the following signal(s) form a combinatorial loop: s1<7>.

Optimizing unit <ProgramaTP2> ...

Optimizing unit <Rx> ...

Optimizing unit <FIFO> ...

Optimizing unit <Tx> ...

Optimizing unit <Int_Rx> ...

Optimizing unit <Int_Tx> ...

Optimizing unit <ALU> ...

Optimizing unit <ALU_HANDLER> ...
WARNING:Xst:2677 - Node <intRx/ch_rnm0_7> of sequential type is unconnected in block <ProgramaTP2>.
WARNING:Xst:2677 - Node <intRx/ch_rnm0_6> of sequential type is unconnected in block <ProgramaTP2>.
WARNING:Xst:2677 - Node <intRx/ch_rnm0_5> of sequential type is unconnected in block <ProgramaTP2>.
WARNING:Xst:2677 - Node <intRx/ch_rnm0_4> of sequential type is unconnected in block <ProgramaTP2>.
WARNING:Xst:2677 - Node <intRx/ch_rnm0_3> of sequential type is unconnected in block <ProgramaTP2>.
WARNING:Xst:2677 - Node <intRx/ch_rnm0_2> of sequential type is unconnected in block <ProgramaTP2>.
WARNING:Xst:2677 - Node <intRx/ch_rnm0_1> of sequential type is unconnected in block <ProgramaTP2>.
WARNING:Xst:2677 - Node <intRx/ch_rnm0_0> of sequential type is unconnected in block <ProgramaTP2>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ProgramaTP2, actual ratio is 33.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 132
 Flip-Flops                                            : 132

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ProgramaTP2.ngr
Top Level Output File Name         : ProgramaTP2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 674
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 7
#      LUT2                        : 71
#      LUT2_D                      : 3
#      LUT2_L                      : 7
#      LUT3                        : 101
#      LUT3_D                      : 10
#      LUT3_L                      : 15
#      LUT4                        : 268
#      LUT4_D                      : 26
#      LUT4_L                      : 44
#      MUXCY                       : 41
#      MUXF5                       : 27
#      VCC                         : 1
#      XORCY                       : 47
# FlipFlops/Latches                : 157
#      FDC                         : 103
#      FDCE                        : 21
#      FDE                         : 1
#      FDP                         : 4
#      FDPE                        : 3
#      LD                          : 25
# RAMS                             : 16
#      RAM16X1D                    : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 2
#      OBUF                        : 17
# MULTs                            : 2
#      MULT18X18SIO                : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      308  out of    960    32%  
 Number of Slice Flip Flops:            157  out of   1920     8%  
 Number of 4 input LUTs:                589  out of   1920    30%  
    Number used as logic:               557
    Number used as RAMs:                 32
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of     83    24%  
 Number of MULT18X18SIOs:                 2  out of      4    50%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------+------------------------+-------+
Clock Signal                                  | Clock buffer(FF name)  | Load  |
----------------------------------------------+------------------------+-------+
CLK                                           | BUFGP                  | 148   |
intTx/state_rnm0_FSM_FFd1                     | NONE(intTx/data_fifo_7)| 8     |
intTx/j_rnm0_not0001(intTx/j_rnm0_not000134:O)| NONE(*)(intTx/j_rnm0_7)| 8     |
intTx/i_rnm0_not0001(intTx/i_rnm0_not0001:O)  | NONE(*)(intTx/i_rnm0_7)| 8     |
intTx/flag_not0001(intTx/flag_not00011:O)     | NONE(*)(intTx/flag)    | 1     |
----------------------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 131   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.880ns (Maximum Frequency: 91.912MHz)
   Minimum input arrival time before clock: 5.278ns
   Maximum output required time after clock: 6.428ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 10.880ns (frequency: 91.912MHz)
  Total number of paths / destination ports: 14301 / 308
-------------------------------------------------------------------------
Delay:               10.880ns (Levels of Logic = 7)
  Source:            uart/fifo_rx/r_ptr_reg_0 (FF)
  Destination:       intRx/d_out_6 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: uart/fifo_rx/r_ptr_reg_0 to intRx/d_out_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.591   1.000  uart/fifo_rx/r_ptr_reg_0 (uart/fifo_rx/r_ptr_reg_0)
     RAM16X1D:DPRA0->DPO   15   0.704   1.192  uart/fifo_rx/Mram_cola_circular3 (r_data_in<2>)
     LUT2:I0->O            1   0.704   0.424  intRx/op_next_or0000211 (intRx/N33)
     LUT4:I3->O           17   0.704   1.086  intRx/state_rnm0_cmp_eq00082 (intRx/state_rnm0_cmp_eq0008)
     LUT3_D:I2->O          8   0.704   0.792  intRx/N271 (intRx/N27)
     LUT3_L:I2->LO         1   0.704   0.104  intRx/select_next_cmp_eq00001_SW11 (N177)
     LUT4:I3->O            1   0.704   0.455  intRx/d_out_next<6>_SW0 (N122)
     LUT4:I2->O            1   0.704   0.000  intRx/d_out_next<6> (intRx/d_out_next<6>)
     FDC:D                     0.308          intRx/d_out_6
    ----------------------------------------
    Total                     10.880ns (5.827ns logic, 5.053ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'intTx/j_rnm0_not0001'
  Clock period: 5.136ns (frequency: 194.704MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               5.136ns (Levels of Logic = 3)
  Source:            intTx/j_rnm0_2 (LATCH)
  Destination:       intTx/j_rnm0_7 (LATCH)
  Source Clock:      intTx/j_rnm0_not0001 falling
  Destination Clock: intTx/j_rnm0_not0001 falling

  Data Path: intTx/j_rnm0_2 to intTx/j_rnm0_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.676   0.808  intTx/j_rnm0_2 (intTx/j_rnm0_2)
     LUT4:I0->O            3   0.704   0.706  intTx/Madd_j_rnm0_addsub0000_cy<3>11 (intTx/Madd_j_rnm0_addsub0000_cy<3>)
     LUT3:I0->O            2   0.704   0.526  intTx/Madd_j_rnm0_addsub0000_cy<5>11 (intTx/Madd_j_rnm0_addsub0000_cy<5>)
     LUT4:I1->O            1   0.704   0.000  intTx/j_rnm0_mux0000<7>1 (intTx/j_rnm0_mux0000<7>)
     LD:D                      0.308          intTx/j_rnm0_7
    ----------------------------------------
    Total                      5.136ns (3.096ns logic, 2.040ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'intTx/i_rnm0_not0001'
  Clock period: 5.136ns (frequency: 194.704MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               5.136ns (Levels of Logic = 3)
  Source:            intTx/i_rnm0_2 (LATCH)
  Destination:       intTx/i_rnm0_7 (LATCH)
  Source Clock:      intTx/i_rnm0_not0001 falling
  Destination Clock: intTx/i_rnm0_not0001 falling

  Data Path: intTx/i_rnm0_2 to intTx/i_rnm0_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.676   0.808  intTx/i_rnm0_2 (intTx/i_rnm0_2)
     LUT4:I0->O            3   0.704   0.706  intTx/Madd_i_rnm0_addsub0000_cy<3>11 (intTx/Madd_i_rnm0_addsub0000_cy<3>)
     LUT3:I0->O            2   0.704   0.526  intTx/Madd_i_rnm0_addsub0000_cy<5>11 (intTx/Madd_i_rnm0_addsub0000_cy<5>)
     LUT4:I1->O            1   0.704   0.000  intTx/i_rnm0_mux0000<7>1 (intTx/i_rnm0_mux0000<7>)
     LD:D                      0.308          intTx/i_rnm0_7
    ----------------------------------------
    Total                      5.136ns (3.096ns logic, 2.040ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'intTx/flag_not0001'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            intTx/flag (LATCH)
  Destination:       intTx/flag (LATCH)
  Source Clock:      intTx/flag_not0001 falling
  Destination Clock: intTx/flag_not0001 falling

  Data Path: intTx/flag to intTx/flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.676   0.451  intTx/flag (intTx/flag)
     LUT4:I3->O            1   0.704   0.000  intTx/flag_mux00001 (intTx/flag_mux0000)
     LD:D                      0.308          intTx/flag
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 9 / 7
-------------------------------------------------------------------------
Offset:              5.278ns (Levels of Logic = 4)
  Source:            RX (PAD)
  Destination:       uart/uart_rx/s_2 (FF)
  Destination Clock: CLK rising

  Data Path: RX to uart/uart_rx/s_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.761  RX_IBUF (RX_IBUF)
     LUT4:I3->O            1   0.704   0.424  uart/uart_rx/s_next<0>11 (uart/uart_rx/N16)
     LUT4:I3->O            1   0.704   0.455  uart/uart_rx/s_next<2>10 (uart/uart_rx/s_next<2>10)
     LUT3:I2->O            1   0.704   0.000  uart/uart_rx/s_next<2>49 (uart/uart_rx/s_next<2>)
     FDC:D                     0.308          uart/uart_rx/s_2
    ----------------------------------------
    Total                      5.278ns (3.638ns logic, 1.640ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 25 / 15
-------------------------------------------------------------------------
Offset:              6.428ns (Levels of Logic = 2)
  Source:            intRx/state_rnm0_FSM_FFd3 (FF)
  Destination:       LEDS<2> (PAD)
  Source Clock:      CLK rising

  Data Path: intRx/state_rnm0_FSM_FFd3 to LEDS<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             43   0.591   1.441  intRx/state_rnm0_FSM_FFd3 (intRx/state_rnm0_FSM_FFd3)
     LUT3:I0->O            1   0.704   0.420  Sh341 (Sh66)
     OBUF:I->O                 3.272          LEDS_2_OBUF (LEDS<2>)
    ----------------------------------------
    Total                      6.428ns (4.567ns logic, 1.861ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.30 secs
 
--> 

Total memory usage is 269768 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   45 (   0 filtered)
Number of infos    :    7 (   0 filtered)

