Release 14.6 - xst P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" into library work
Parsing module <vga>.
Analyzing Verilog file "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" Line 29: Port pixel_x is not connected to this instance

Elaborating module <top>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" Line 21: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <vga>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 30: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 34: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 41: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 42: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:634 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" Line 30: Net <rst_st> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v".
INFO:Xst:3210 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 29: Output port <pixel_x> of the instance <vgacontrol> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 29: Output port <pixel_y> of the instance <vgacontrol> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 29: Output port <vidon> of the instance <vgacontrol> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rst_st> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 3-bit register for signal <cnt>.
    Found 1-bit register for signal <pix_stb>.
    Found 3-bit adder for signal <cnt[2]_GND_1_o_add_2_OUT> created at line 21.
    Found 3-bit comparator greater for signal <n0001> created at line 15
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <top> synthesized.

Synthesizing Unit <vga>.
    Related source file is "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v".
        tot_h_pixels = 11'b01100100000
        tot_v_lines = 11'b01000001001
        h_pulse = 11'b00001100000
        v_pulse = 11'b00000000010
        hbp = 11'b00010010000
        hfp = 11'b01100010000
        vbp = 11'b00000011111
        vfp = 11'b00111111111
    Found 11-bit register for signal <h_counter>.
    Found 1-bit register for signal <vidon>.
    Found 11-bit register for signal <pixel_x>.
    Found 11-bit register for signal <pixel_y>.
    Found 11-bit register for signal <v_counter>.
    Found 11-bit subtractor for signal <h_counter[10]_GND_2_o_sub_20_OUT> created at line 47.
    Found 11-bit subtractor for signal <v_counter[10]_GND_2_o_sub_21_OUT> created at line 48.
    Found 11-bit adder for signal <h_counter[10]_GND_2_o_add_2_OUT> created at line 30.
    Found 11-bit adder for signal <v_counter[10]_GND_2_o_add_4_OUT> created at line 34.
    Found 11-bit comparator greater for signal <h_counter[10]_GND_2_o_LessThan_2_o> created at line 29
    Found 11-bit comparator lessequal for signal <v_counter[10]_GND_2_o_LessThan_4_o> created at line 33
    Found 11-bit comparator greater for signal <h_counter[10]_GND_2_o_LessThan_11_o> created at line 41
    Found 11-bit comparator greater for signal <v_counter[10]_GND_2_o_LessThan_13_o> created at line 42
    Found 11-bit comparator lessequal for signal <n0014> created at line 45
    Found 11-bit comparator greater for signal <v_counter[10]_GND_2_o_LessThan_17_o> created at line 45
    Found 11-bit comparator lessequal for signal <n0018> created at line 45
    Found 11-bit comparator greater for signal <h_counter[10]_GND_2_o_LessThan_19_o> created at line 45
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <vga> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 11-bit adder                                          : 2
 11-bit subtractor                                     : 2
 3-bit adder                                           : 1
# Registers                                            : 7
 1-bit register                                        : 2
 11-bit register                                       : 4
 3-bit register                                        : 1
# Comparators                                          : 9
 11-bit comparator greater                             : 5
 11-bit comparator lessequal                           : 3
 3-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <vga>.
The following registers are absorbed into counter <h_counter>: 1 register on signal <h_counter>.
The following registers are absorbed into counter <v_counter>: 1 register on signal <v_counter>.
Unit <vga> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 11-bit subtractor                                     : 2
# Counters                                             : 3
 11-bit up counter                                     : 2
 3-bit up counter                                      : 1
# Registers                                            : 24
 Flip-Flops                                            : 24
# Comparators                                          : 9
 11-bit comparator greater                             : 5
 11-bit comparator lessequal                           : 3
 3-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <vga> ...
WARNING:Xst:2677 - Node <vgacontrol/pixel_y_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgacontrol/pixel_y_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgacontrol/pixel_y_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgacontrol/pixel_y_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgacontrol/pixel_y_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgacontrol/pixel_y_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgacontrol/pixel_y_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgacontrol/pixel_y_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgacontrol/pixel_y_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgacontrol/pixel_y_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgacontrol/pixel_y_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgacontrol/pixel_x_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgacontrol/pixel_x_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgacontrol/pixel_x_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgacontrol/pixel_x_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgacontrol/pixel_x_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgacontrol/pixel_x_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgacontrol/pixel_x_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgacontrol/pixel_x_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgacontrol/pixel_x_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgacontrol/pixel_x_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgacontrol/pixel_x_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vgacontrol/vidon> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 90
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 20
#      LUT2                        : 1
#      LUT3                        : 1
#      LUT4                        : 11
#      LUT5                        : 1
#      LUT6                        : 8
#      MUXCY                       : 20
#      VCC                         : 1
#      XORCY                       : 22
# FlipFlops/Latches                : 26
#      FD                          : 11
#      FDR                         : 15
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              26  out of  18224     0%  
 Number of Slice LUTs:                   46  out of   9112     0%  
    Number used as Logic:                46  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     47
   Number with an unused Flip Flop:      21  out of     47    44%  
   Number with an unused LUT:             1  out of     47     2%  
   Number of fully used LUT-FF pairs:    25  out of     47    53%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    232     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 4     |
pix_stb                            | BUFG                   | 22    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.402ns (Maximum Frequency: 227.154MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.644ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.376ns (frequency: 420.902MHz)
  Total number of paths / destination ports: 10 / 7
-------------------------------------------------------------------------
Delay:               2.376ns (Levels of Logic = 1)
  Source:            cnt_2 (FF)
  Destination:       pix_stb (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cnt_2 to pix_stb
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.447   0.714  cnt_2 (cnt_2)
     INV:I->O              1   0.206   0.579  n00011_INV_0 (n0001)
     FDR:R                     0.430          pix_stb
    ----------------------------------------
    Total                      2.376ns (1.083ns logic, 1.293ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pix_stb'
  Clock period: 4.402ns (frequency: 227.154MHz)
  Total number of paths / destination ports: 583 / 33
-------------------------------------------------------------------------
Delay:               4.402ns (Levels of Logic = 4)
  Source:            vgacontrol/h_counter_0 (FF)
  Destination:       vgacontrol/v_counter_10 (FF)
  Source Clock:      pix_stb rising
  Destination Clock: pix_stb rising

  Data Path: vgacontrol/h_counter_0 to vgacontrol/v_counter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  vgacontrol/h_counter_0 (vgacontrol/h_counter_0)
     LUT6:I0->O            2   0.203   0.617  vgacontrol/h_counter[10]_GND_2_o_LessThan_2_o_inv3_SW0 (N7)
     LUT6:I5->O            1   0.205   0.580  vgacontrol/h_counter[10]_GND_2_o_LessThan_2_o_inv3_1 (vgacontrol/h_counter[10]_GND_2_o_LessThan_2_o_inv3)
     LUT6:I5->O           10   0.205   0.857  vgacontrol/_n0058 (vgacontrol/_n0058)
     LUT4:I3->O            1   0.205   0.000  vgacontrol/v_counter_10_rstpot (vgacontrol/v_counter_10_rstpot)
     FD:D                      0.102          vgacontrol/v_counter_10
    ----------------------------------------
    Total                      4.402ns (1.367ns logic, 3.035ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pix_stb'
  Total number of paths / destination ports: 16 / 2
-------------------------------------------------------------------------
Offset:              5.644ns (Levels of Logic = 3)
  Source:            vgacontrol/v_counter_5 (FF)
  Destination:       vsync (PAD)
  Source Clock:      pix_stb rising

  Data Path: vgacontrol/v_counter_5 to vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   1.059  vgacontrol/v_counter_5 (vgacontrol/v_counter_5)
     LUT5:I0->O            1   0.203   0.580  vgacontrol/_n0064_SW0 (N5)
     LUT6:I5->O            1   0.205   0.579  vgacontrol/_n0064 (vsync_OBUF)
     OBUF:I->O                 2.571          vsync_OBUF (vsync)
    ----------------------------------------
    Total                      5.644ns (3.426ns logic, 2.218ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.376|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pix_stb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pix_stb        |    4.402|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.76 secs
 
--> 

Total memory usage is 213380 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    3 (   0 filtered)

