###############################################################
#  Generated by:      Cadence Innovus 19.13-s080_1
#  OS:                Linux x86_64(Host ID krishna-srv2.ece.gatech.edu)
#  Generated on:      Sun Apr 18 11:13:02 2021
#  Design:            crossbar_one_hot_seq
#  Command:           ccopt_design
###############################################################
Path 1: VIOLATED Setup Check with Pin bottom_half_4__mux_tree/o_data_bus_reg_
reg_0_/CP 
Endpoint:   bottom_half_4__mux_tree/o_data_bus_reg_reg_0_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.020
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.159
- Arrival Time                  0.160
= Slack Time                   -0.001
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                        |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                    |                        |       |  -0.126 |   -0.126 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                    | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.113 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                 | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.104 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                 | INVD4BWP30P140LVT      | 0.001 |  -0.102 |   -0.103 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.012 |  -0.091 |   -0.091 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.006 |  -0.084 |   -0.085 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                 | INVD4BWP30P140LVT      | 0.013 |  -0.071 |   -0.072 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                 | INVD6BWP30P140LVT      | 0.001 |  -0.070 |   -0.071 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                 | INVD6BWP30P140LVT      | 0.013 |  -0.057 |   -0.058 | 
     | CTS_ccl_a_inv_00258/I                              |  ^   | CTS_24                                 | INVD3BWP30P140LVT      | 0.001 |  -0.056 |   -0.057 | 
     | CTS_ccl_a_inv_00258/ZN                             |  v   | CTS_13                                 | INVD3BWP30P140LVT      | 0.014 |  -0.042 |   -0.042 | 
     | CTS_ccl_a_inv_00074/I                              |  v   | CTS_13                                 | INVD6BWP30P140LVT      | 0.001 |  -0.041 |   -0.042 | 
     | CTS_ccl_a_inv_00074/ZN                             |  ^   | CTS_15                                 | INVD6BWP30P140LVT      | 0.026 |  -0.015 |   -0.016 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/CP       |  ^   | CTS_15                                 | DFQD4BWP30P140LVT      | 0.006 |  -0.009 |   -0.010 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q        |  v   | i_cmd_id_6__inner_cmd_wire[4]          | DFQD4BWP30P140LVT      | 0.047 |   0.038 |    0.037 | 
     | bottom_half_4__mux_tree/U32/A2                     |  v   | i_cmd_id_6__inner_cmd_wire[4]          | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.038 |    0.037 | 
     | bottom_half_4__mux_tree/U32/ZN                     |  ^   | bottom_half_4__mux_tree/n9             | NR2OPTIBD4BWP30P140LVT | 0.012 |   0.050 |    0.050 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/A2    |  ^   | bottom_half_4__mux_tree/n9             | CKND2D8BWP30P140LVT    | 0.000 |   0.051 |    0.050 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/ZN    |  v   | bottom_half_4__mux_tree/n27            | CKND2D8BWP30P140LVT    | 0.013 |   0.063 |    0.063 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/A1    |  v   | bottom_half_4__mux_tree/n27            | NR2OPTIBD6BWP30P140LVT | 0.010 |   0.073 |    0.072 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/ZN    |  ^   | bottom_half_4__mux_tree/n40            | NR2OPTIBD6BWP30P140LVT | 0.017 |   0.090 |    0.089 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/I     |  ^   | bottom_half_4__mux_tree/n40            | INVD4BWP30P140LVT      | 0.002 |   0.092 |    0.091 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/ZN    |  v   | bottom_half_4__mux_tree/FE_RN_174_0    | INVD4BWP30P140LVT      | 0.006 |   0.098 |    0.097 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/A1    |  v   | bottom_half_4__mux_tree/FE_RN_174_0    | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.098 |    0.097 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/ZN    |  ^   | bottom_half_4__mux_tree/n31            | NR2OPTPAD4BWP30P140LVT | 0.009 |   0.106 |    0.106 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC329_n31/I  |  ^   | bottom_half_4__mux_tree/n31            | CKND6BWP30P140LVT      | 0.000 |   0.107 |    0.106 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC329_n31/ZN |  v   | bottom_half_4__mux_tree/FE_OFN97_n31   | CKND6BWP30P140LVT      | 0.009 |   0.116 |    0.115 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC333_n31/I  |  v   | bottom_half_4__mux_tree/FE_OFN97_n31   | INVD2BWP30P140LVT      | 0.001 |   0.117 |    0.116 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC333_n31/ZN |  ^   | bottom_half_4__mux_tree/FE_OCPN174_n31 | INVD2BWP30P140LVT      | 0.008 |   0.124 |    0.123 | 
     | bottom_half_4__mux_tree/U72/A1                     |  ^   | bottom_half_4__mux_tree/FE_OCPN174_n31 | AOI22D2BWP30P140LVT    | 0.000 |   0.124 |    0.124 | 
     | bottom_half_4__mux_tree/U72/ZN                     |  v   | bottom_half_4__mux_tree/n57            | AOI22D2BWP30P140LVT    | 0.022 |   0.146 |    0.145 | 
     | bottom_half_4__mux_tree/U75/A2                     |  v   | bottom_half_4__mux_tree/n57            | ND3D2BWP30P140LVT      | 0.002 |   0.148 |    0.147 | 
     | bottom_half_4__mux_tree/U75/ZN                     |  ^   | bottom_half_4__mux_tree/N369           | ND3D2BWP30P140LVT      | 0.012 |   0.160 |    0.159 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_0_/D    |  ^   | bottom_half_4__mux_tree/N369           | DFQD1BWP30P140LVT      | 0.000 |   0.160 |    0.159 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |                   |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk               |                   |       |  -0.108 |   -0.107 | 
     | CTS_cci_inv_00344/I                              |  ^   | clk               | INVD4BWP30P140LVT | 0.002 |  -0.106 |   -0.105 | 
     | CTS_cci_inv_00344/ZN                             |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT | 0.007 |  -0.099 |   -0.098 | 
     | ccpot_FE_USKC733_CTS_83/I                        |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.099 |   -0.098 | 
     | ccpot_FE_USKC733_CTS_83/ZN                       |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.006 |  -0.093 |   -0.092 | 
     | ccpot_FE_USKC734_CTS_83/I                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.093 |   -0.092 | 
     | ccpot_FE_USKC734_CTS_83/ZN                       |  v   | CTS_83            | CKND6BWP30P140LVT | 0.007 |  -0.085 |   -0.085 | 
     | CTS_ccl_inv_00322/I                              |  v   | CTS_83            | CKND3BWP30P140LVT | 0.012 |  -0.073 |   -0.072 | 
     | CTS_ccl_inv_00322/ZN                             |  ^   | CTS_82            | CKND3BWP30P140LVT | 0.022 |  -0.051 |   -0.050 | 
     | CTS_ccl_a_inv_00315/I                            |  ^   | CTS_82            | INVD8BWP30P140LVT | 0.001 |  -0.050 |   -0.049 | 
     | CTS_ccl_a_inv_00315/ZN                           |  v   | CTS_77            | INVD8BWP30P140LVT | 0.010 |  -0.040 |   -0.039 | 
     | CTS_ccl_a_inv_00301/I                            |  v   | CTS_77            | INVD6BWP30P140LVT | 0.001 |  -0.039 |   -0.039 | 
     | CTS_ccl_a_inv_00301/ZN                           |  ^   | CTS_76            | INVD6BWP30P140LVT | 0.010 |  -0.030 |   -0.029 | 
     | CTS_ccl_a_inv_00252/I                            |  ^   | CTS_76            | INVD3BWP30P140LVT | 0.001 |  -0.029 |   -0.028 | 
     | CTS_ccl_a_inv_00252/ZN                           |  v   | CTS_56            | INVD3BWP30P140LVT | 0.014 |  -0.014 |   -0.014 | 
     | CTS_ccl_a_inv_00098/I                            |  v   | CTS_56            | INVD6BWP30P140LVT | 0.002 |  -0.012 |   -0.012 | 
     | CTS_ccl_a_inv_00098/ZN                           |  ^   | CTS_58            | INVD6BWP30P140LVT | 0.030 |   0.017 |    0.018 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_0_/CP |  ^   | CTS_58            | DFQD1BWP30P140LVT | 0.003 |   0.020 |    0.020 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin bottom_half_4__mux_tree/o_data_bus_reg_
reg_14_/CP 
Endpoint:   bottom_half_4__mux_tree/o_data_bus_reg_reg_14_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.020
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.159
- Arrival Time                  0.160
= Slack Time                   -0.001
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                 Net                 |          Cell          | Delay | Arrival | Required | 
     |                                                   |      |                                     |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------------------------+------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                 |                        |       |  -0.126 |   -0.126 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk                                 | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.113 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42                              | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.104 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42                              | INVD4BWP30P140LVT      | 0.001 |  -0.102 |   -0.103 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26                              | INVD4BWP30P140LVT      | 0.012 |  -0.091 |   -0.091 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26                              | INVD4BWP30P140LVT      | 0.006 |  -0.084 |   -0.085 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25                              | INVD4BWP30P140LVT      | 0.013 |  -0.071 |   -0.072 | 
     | CTS_ccl_a_inv_00295/I                             |  v   | CTS_25                              | INVD6BWP30P140LVT      | 0.001 |  -0.070 |   -0.071 | 
     | CTS_ccl_a_inv_00295/ZN                            |  ^   | CTS_24                              | INVD6BWP30P140LVT      | 0.013 |  -0.057 |   -0.058 | 
     | CTS_ccl_a_inv_00258/I                             |  ^   | CTS_24                              | INVD3BWP30P140LVT      | 0.001 |  -0.056 |   -0.057 | 
     | CTS_ccl_a_inv_00258/ZN                            |  v   | CTS_13                              | INVD3BWP30P140LVT      | 0.014 |  -0.042 |   -0.042 | 
     | CTS_ccl_a_inv_00074/I                             |  v   | CTS_13                              | INVD6BWP30P140LVT      | 0.001 |  -0.041 |   -0.042 | 
     | CTS_ccl_a_inv_00074/ZN                            |  ^   | CTS_15                              | INVD6BWP30P140LVT      | 0.026 |  -0.015 |   -0.016 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/CP      |  ^   | CTS_15                              | DFQD4BWP30P140LVT      | 0.006 |  -0.009 |   -0.010 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q       |  v   | i_cmd_id_6__inner_cmd_wire[4]       | DFQD4BWP30P140LVT      | 0.047 |   0.038 |    0.037 | 
     | bottom_half_4__mux_tree/U32/A2                    |  v   | i_cmd_id_6__inner_cmd_wire[4]       | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.038 |    0.037 | 
     | bottom_half_4__mux_tree/U32/ZN                    |  ^   | bottom_half_4__mux_tree/n9          | NR2OPTIBD4BWP30P140LVT | 0.012 |   0.050 |    0.050 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/A2   |  ^   | bottom_half_4__mux_tree/n9          | CKND2D8BWP30P140LVT    | 0.000 |   0.051 |    0.050 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/ZN   |  v   | bottom_half_4__mux_tree/n27         | CKND2D8BWP30P140LVT    | 0.013 |   0.063 |    0.063 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/A1   |  v   | bottom_half_4__mux_tree/n27         | NR2OPTIBD6BWP30P140LVT | 0.010 |   0.073 |    0.072 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/ZN   |  ^   | bottom_half_4__mux_tree/n40         | NR2OPTIBD6BWP30P140LVT | 0.017 |   0.090 |    0.089 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/I    |  ^   | bottom_half_4__mux_tree/n40         | INVD4BWP30P140LVT      | 0.002 |   0.092 |    0.091 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/ZN   |  v   | bottom_half_4__mux_tree/FE_RN_174_0 | INVD4BWP30P140LVT      | 0.006 |   0.098 |    0.097 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/A1   |  v   | bottom_half_4__mux_tree/FE_RN_174_0 | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.098 |    0.097 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/ZN   |  ^   | bottom_half_4__mux_tree/n31         | NR2OPTPAD4BWP30P140LVT | 0.009 |   0.106 |    0.106 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC328_n31/I |  ^   | bottom_half_4__mux_tree/n31         | BUFFD4BWP30P140LVT     | 0.000 |   0.107 |    0.106 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC328_n31/Z |  ^   | bottom_half_4__mux_tree/n231        | BUFFD4BWP30P140LVT     | 0.016 |   0.123 |    0.122 | 
     | bottom_half_4__mux_tree/U133/A1                   |  ^   | bottom_half_4__mux_tree/n231        | AOI22D2BWP30P140LVT    | 0.002 |   0.125 |    0.125 | 
     | bottom_half_4__mux_tree/U133/ZN                   |  v   | bottom_half_4__mux_tree/n109        | AOI22D2BWP30P140LVT    | 0.021 |   0.147 |    0.146 | 
     | bottom_half_4__mux_tree/ccpot_FE_RC_1153_0/A2     |  v   | bottom_half_4__mux_tree/n109        | ND3D1P5BWP30P140LVT    | 0.001 |   0.148 |    0.147 | 
     | bottom_half_4__mux_tree/ccpot_FE_RC_1153_0/ZN     |  ^   | bottom_half_4__mux_tree/N383        | ND3D1P5BWP30P140LVT    | 0.012 |   0.160 |    0.159 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_14_/D  |  ^   | bottom_half_4__mux_tree/N383        | DFQD1BWP30P140LVT      | 0.000 |   0.160 |    0.159 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                   |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                   |       |  -0.108 |   -0.107 | 
     | CTS_cci_inv_00344/I                               |  ^   | clk               | INVD4BWP30P140LVT | 0.002 |  -0.106 |   -0.106 | 
     | CTS_cci_inv_00344/ZN                              |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT | 0.007 |  -0.099 |   -0.098 | 
     | ccpot_FE_USKC733_CTS_83/I                         |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.099 |   -0.098 | 
     | ccpot_FE_USKC733_CTS_83/ZN                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.006 |  -0.093 |   -0.092 | 
     | ccpot_FE_USKC734_CTS_83/I                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.093 |   -0.092 | 
     | ccpot_FE_USKC734_CTS_83/ZN                        |  v   | CTS_83            | CKND6BWP30P140LVT | 0.007 |  -0.085 |   -0.085 | 
     | CTS_ccl_inv_00322/I                               |  v   | CTS_83            | CKND3BWP30P140LVT | 0.012 |  -0.073 |   -0.072 | 
     | CTS_ccl_inv_00322/ZN                              |  ^   | CTS_82            | CKND3BWP30P140LVT | 0.022 |  -0.051 |   -0.050 | 
     | CTS_ccl_a_inv_00315/I                             |  ^   | CTS_82            | INVD8BWP30P140LVT | 0.001 |  -0.050 |   -0.049 | 
     | CTS_ccl_a_inv_00315/ZN                            |  v   | CTS_77            | INVD8BWP30P140LVT | 0.010 |  -0.040 |   -0.039 | 
     | CTS_ccl_a_inv_00301/I                             |  v   | CTS_77            | INVD6BWP30P140LVT | 0.001 |  -0.039 |   -0.039 | 
     | CTS_ccl_a_inv_00301/ZN                            |  ^   | CTS_76            | INVD6BWP30P140LVT | 0.010 |  -0.030 |   -0.029 | 
     | CTS_ccl_a_inv_00252/I                             |  ^   | CTS_76            | INVD3BWP30P140LVT | 0.001 |  -0.029 |   -0.028 | 
     | CTS_ccl_a_inv_00252/ZN                            |  v   | CTS_56            | INVD3BWP30P140LVT | 0.014 |  -0.014 |   -0.014 | 
     | CTS_ccl_a_inv_00098/I                             |  v   | CTS_56            | INVD6BWP30P140LVT | 0.002 |  -0.012 |   -0.012 | 
     | CTS_ccl_a_inv_00098/ZN                            |  ^   | CTS_58            | INVD6BWP30P140LVT | 0.030 |   0.017 |    0.018 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_14_/CP |  ^   | CTS_58            | DFQD1BWP30P140LVT | 0.003 |   0.020 |    0.020 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_
reg_14_/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_14_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.020
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.159
- Arrival Time                  0.159
= Slack Time                   -0.000
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                         |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                     |                        |       |  -0.126 |   -0.126 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                     | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.112 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                  | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.103 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                  | INVD4BWP30P140LVT      | 0.001 |  -0.102 |   -0.102 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                  | INVD4BWP30P140LVT      | 0.012 |  -0.091 |   -0.091 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                  | INVD4BWP30P140LVT      | 0.006 |  -0.084 |   -0.084 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                  | INVD4BWP30P140LVT      | 0.013 |  -0.071 |   -0.071 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                  | INVD6BWP30P140LVT      | 0.001 |  -0.070 |   -0.070 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                  | INVD6BWP30P140LVT      | 0.013 |  -0.057 |   -0.057 | 
     | CTS_ccl_a_inv_00258/I                              |  ^   | CTS_24                                  | INVD3BWP30P140LVT      | 0.001 |  -0.056 |   -0.056 | 
     | CTS_ccl_a_inv_00258/ZN                             |  v   | CTS_13                                  | INVD3BWP30P140LVT      | 0.014 |  -0.042 |   -0.042 | 
     | CTS_ccl_a_inv_00074/I                              |  v   | CTS_13                                  | INVD6BWP30P140LVT      | 0.001 |  -0.041 |   -0.041 | 
     | CTS_ccl_a_inv_00074/ZN                             |  ^   | CTS_15                                  | INVD6BWP30P140LVT      | 0.026 |  -0.015 |   -0.015 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/CP       |  ^   | CTS_15                                  | DFQD4BWP30P140LVT      | 0.006 |  -0.009 |   -0.009 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q        |  v   | i_cmd_id_7__inner_cmd_wire[5]           | DFQD4BWP30P140LVT      | 0.048 |   0.039 |    0.039 | 
     | bottom_half_5__mux_tree/U14/A2                     |  v   | i_cmd_id_7__inner_cmd_wire[5]           | NR2OPTIBD8BWP30P140LVT | 0.000 |   0.039 |    0.039 | 
     | bottom_half_5__mux_tree/U14/ZN                     |  ^   | bottom_half_5__mux_tree/n18             | NR2OPTIBD8BWP30P140LVT | 0.015 |   0.054 |    0.054 | 
     | bottom_half_5__mux_tree/U11/A1                     |  ^   | bottom_half_5__mux_tree/n18             | CKND2D4BWP30P140LVT    | 0.009 |   0.063 |    0.063 | 
     | bottom_half_5__mux_tree/U11/ZN                     |  v   | bottom_half_5__mux_tree/n24             | CKND2D4BWP30P140LVT    | 0.013 |   0.077 |    0.077 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/A1    |  v   | bottom_half_5__mux_tree/n24             | NR2OPTIBD6BWP30P140LVT | 0.000 |   0.077 |    0.077 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/ZN    |  ^   | bottom_half_5__mux_tree/n33             | NR2OPTIBD6BWP30P140LVT | 0.014 |   0.091 |    0.091 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_665_0/A1    |  ^   | bottom_half_5__mux_tree/n33             | CKND2D4BWP30P140LVT    | 0.001 |   0.092 |    0.092 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_665_0/ZN    |  v   | bottom_half_5__mux_tree/FE_RN_241_0     | CKND2D4BWP30P140LVT    | 0.009 |   0.101 |    0.101 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_666_0/I     |  v   | bottom_half_5__mux_tree/FE_RN_241_0     | INVD6BWP30P140LVT      | 0.000 |   0.101 |    0.101 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_666_0/ZN    |  ^   | bottom_half_5__mux_tree/n127            | INVD6BWP30P140LVT      | 0.008 |   0.109 |    0.109 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC259_n127/I |  ^   | bottom_half_5__mux_tree/n127            | BUFFD16BWP30P140LVT    | 0.002 |   0.111 |    0.111 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC259_n127/Z |  ^   | bottom_half_5__mux_tree/FE_OCPN119_n221 | BUFFD16BWP30P140LVT    | 0.015 |   0.127 |    0.127 | 
     | bottom_half_5__mux_tree/U140/A1                    |  ^   | bottom_half_5__mux_tree/FE_OCPN119_n221 | AOI22D2BWP30P140LVT    | 0.002 |   0.129 |    0.129 | 
     | bottom_half_5__mux_tree/U140/ZN                    |  v   | bottom_half_5__mux_tree/n110            | AOI22D2BWP30P140LVT    | 0.019 |   0.147 |    0.147 | 
     | bottom_half_5__mux_tree/U142/A2                    |  v   | bottom_half_5__mux_tree/n110            | ND3D2BWP30P140LVT      | 0.001 |   0.148 |    0.148 | 
     | bottom_half_5__mux_tree/U142/ZN                    |  ^   | bottom_half_5__mux_tree/N383            | ND3D2BWP30P140LVT      | 0.011 |   0.159 |    0.159 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_14_/D   |  ^   | bottom_half_5__mux_tree/N383            | DFQD1BWP30P140LVT      | 0.000 |   0.159 |    0.159 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                   |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                   |       |  -0.108 |   -0.108 | 
     | CTS_cci_inv_00344/I                               |  ^   | clk               | INVD4BWP30P140LVT | 0.002 |  -0.106 |   -0.106 | 
     | CTS_cci_inv_00344/ZN                              |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT | 0.007 |  -0.099 |   -0.099 | 
     | ccpot_FE_USKC733_CTS_83/I                         |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.099 |   -0.099 | 
     | ccpot_FE_USKC733_CTS_83/ZN                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.006 |  -0.093 |   -0.093 | 
     | ccpot_FE_USKC734_CTS_83/I                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.093 |   -0.092 | 
     | ccpot_FE_USKC734_CTS_83/ZN                        |  v   | CTS_83            | CKND6BWP30P140LVT | 0.007 |  -0.085 |   -0.085 | 
     | CTS_ccl_inv_00322/I                               |  v   | CTS_83            | CKND3BWP30P140LVT | 0.012 |  -0.073 |   -0.073 | 
     | CTS_ccl_inv_00322/ZN                              |  ^   | CTS_82            | CKND3BWP30P140LVT | 0.022 |  -0.051 |   -0.051 | 
     | CTS_ccl_a_inv_00315/I                             |  ^   | CTS_82            | INVD8BWP30P140LVT | 0.001 |  -0.050 |   -0.050 | 
     | CTS_ccl_a_inv_00315/ZN                            |  v   | CTS_77            | INVD8BWP30P140LVT | 0.010 |  -0.040 |   -0.040 | 
     | CTS_ccl_a_inv_00301/I                             |  v   | CTS_77            | INVD6BWP30P140LVT | 0.001 |  -0.039 |   -0.039 | 
     | CTS_ccl_a_inv_00301/ZN                            |  ^   | CTS_76            | INVD6BWP30P140LVT | 0.010 |  -0.030 |   -0.030 | 
     | CTS_ccl_a_inv_00252/I                             |  ^   | CTS_76            | INVD3BWP30P140LVT | 0.001 |  -0.029 |   -0.029 | 
     | CTS_ccl_a_inv_00252/ZN                            |  v   | CTS_56            | INVD3BWP30P140LVT | 0.014 |  -0.014 |   -0.014 | 
     | CTS_ccl_a_inv_00098/I                             |  v   | CTS_56            | INVD6BWP30P140LVT | 0.002 |  -0.012 |   -0.012 | 
     | CTS_ccl_a_inv_00098/ZN                            |  ^   | CTS_58            | INVD6BWP30P140LVT | 0.030 |   0.017 |    0.017 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_14_/CP |  ^   | CTS_58            | DFQD1BWP30P140LVT | 0.003 |   0.020 |    0.020 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_
reg_0_/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_0_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.029
- Setup                         0.014
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.165
- Arrival Time                  0.165
= Slack Time                   -0.000
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                         |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                     |                        |       |  -0.126 |   -0.126 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                     | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.112 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                  | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.103 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                  | INVD4BWP30P140LVT      | 0.001 |  -0.102 |   -0.102 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                  | INVD4BWP30P140LVT      | 0.012 |  -0.091 |   -0.091 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                  | INVD4BWP30P140LVT      | 0.006 |  -0.084 |   -0.084 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                  | INVD4BWP30P140LVT      | 0.013 |  -0.071 |   -0.071 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                  | INVD6BWP30P140LVT      | 0.001 |  -0.070 |   -0.070 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                  | INVD6BWP30P140LVT      | 0.013 |  -0.057 |   -0.057 | 
     | CTS_ccl_a_inv_00258/I                              |  ^   | CTS_24                                  | INVD3BWP30P140LVT      | 0.001 |  -0.056 |   -0.056 | 
     | CTS_ccl_a_inv_00258/ZN                             |  v   | CTS_13                                  | INVD3BWP30P140LVT      | 0.014 |  -0.042 |   -0.042 | 
     | CTS_ccl_a_inv_00074/I                              |  v   | CTS_13                                  | INVD6BWP30P140LVT      | 0.001 |  -0.041 |   -0.041 | 
     | CTS_ccl_a_inv_00074/ZN                             |  ^   | CTS_15                                  | INVD6BWP30P140LVT      | 0.026 |  -0.015 |   -0.015 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/CP       |  ^   | CTS_15                                  | DFQD4BWP30P140LVT      | 0.006 |  -0.009 |   -0.009 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q        |  v   | i_cmd_id_7__inner_cmd_wire[5]           | DFQD4BWP30P140LVT      | 0.048 |   0.039 |    0.039 | 
     | bottom_half_5__mux_tree/U14/A2                     |  v   | i_cmd_id_7__inner_cmd_wire[5]           | NR2OPTIBD8BWP30P140LVT | 0.000 |   0.039 |    0.039 | 
     | bottom_half_5__mux_tree/U14/ZN                     |  ^   | bottom_half_5__mux_tree/n18             | NR2OPTIBD8BWP30P140LVT | 0.015 |   0.054 |    0.054 | 
     | bottom_half_5__mux_tree/U11/A1                     |  ^   | bottom_half_5__mux_tree/n18             | CKND2D4BWP30P140LVT    | 0.009 |   0.063 |    0.063 | 
     | bottom_half_5__mux_tree/U11/ZN                     |  v   | bottom_half_5__mux_tree/n24             | CKND2D4BWP30P140LVT    | 0.013 |   0.077 |    0.077 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/A1    |  v   | bottom_half_5__mux_tree/n24             | NR2OPTIBD6BWP30P140LVT | 0.000 |   0.077 |    0.077 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/ZN    |  ^   | bottom_half_5__mux_tree/n33             | NR2OPTIBD6BWP30P140LVT | 0.014 |   0.091 |    0.091 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_665_0/A1    |  ^   | bottom_half_5__mux_tree/n33             | CKND2D4BWP30P140LVT    | 0.001 |   0.092 |    0.092 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_665_0/ZN    |  v   | bottom_half_5__mux_tree/FE_RN_241_0     | CKND2D4BWP30P140LVT    | 0.009 |   0.101 |    0.101 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_666_0/I     |  v   | bottom_half_5__mux_tree/FE_RN_241_0     | INVD6BWP30P140LVT      | 0.000 |   0.101 |    0.101 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_666_0/ZN    |  ^   | bottom_half_5__mux_tree/n127            | INVD6BWP30P140LVT      | 0.008 |   0.109 |    0.109 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC259_n127/I |  ^   | bottom_half_5__mux_tree/n127            | BUFFD16BWP30P140LVT    | 0.002 |   0.111 |    0.111 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC259_n127/Z |  ^   | bottom_half_5__mux_tree/FE_OCPN119_n221 | BUFFD16BWP30P140LVT    | 0.015 |   0.127 |    0.127 | 
     | bottom_half_5__mux_tree/U75/A1                     |  ^   | bottom_half_5__mux_tree/FE_OCPN119_n221 | AOI22D2BWP30P140LVT    | 0.002 |   0.129 |    0.129 | 
     | bottom_half_5__mux_tree/U75/ZN                     |  v   | bottom_half_5__mux_tree/n49             | AOI22D2BWP30P140LVT    | 0.022 |   0.151 |    0.151 | 
     | bottom_half_5__mux_tree/U77/A2                     |  v   | bottom_half_5__mux_tree/n49             | ND3D2BWP30P140LVT      | 0.002 |   0.153 |    0.153 | 
     | bottom_half_5__mux_tree/U77/ZN                     |  ^   | bottom_half_5__mux_tree/N369            | ND3D2BWP30P140LVT      | 0.012 |   0.165 |    0.165 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_0_/D    |  ^   | bottom_half_5__mux_tree/N369            | DFQD1BWP30P140LVT      | 0.000 |   0.165 |    0.165 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                    |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                                           |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                       |                     |       |  -0.108 |   -0.108 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk                                       | INVD4BWP30P140LVT   | 0.002 |  -0.106 |   -0.106 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83                         | INVD4BWP30P140LVT   | 0.007 |  -0.099 |   -0.099 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83                         | CKND6BWP30P140LVT   | 0.000 |  -0.099 |   -0.099 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83                         | CKND6BWP30P140LVT   | 0.006 |  -0.093 |   -0.093 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83                         | CKND6BWP30P140LVT   | 0.000 |  -0.093 |   -0.093 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83                                    | CKND6BWP30P140LVT   | 0.007 |  -0.085 |   -0.085 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83                                    | CKND3BWP30P140LVT   | 0.012 |  -0.073 |   -0.073 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82                                    | CKND3BWP30P140LVT   | 0.022 |  -0.051 |   -0.051 | 
     | CTS_ccl_a_inv_00315/I                              |  ^   | CTS_82                                    | INVD8BWP30P140LVT   | 0.001 |  -0.050 |   -0.050 | 
     | CTS_ccl_a_inv_00315/ZN                             |  v   | CTS_77                                    | INVD8BWP30P140LVT   | 0.010 |  -0.040 |   -0.040 | 
     | CTS_ccl_a_inv_00301/I                              |  v   | CTS_77                                    | INVD6BWP30P140LVT   | 0.001 |  -0.039 |   -0.039 | 
     | CTS_ccl_a_inv_00301/ZN                             |  ^   | CTS_76                                    | INVD6BWP30P140LVT   | 0.010 |  -0.030 |   -0.030 | 
     | CTS_ccl_a_inv_00252/I                              |  ^   | CTS_76                                    | INVD3BWP30P140LVT   | 0.001 |  -0.029 |   -0.029 | 
     | CTS_ccl_a_inv_00252/ZN                             |  v   | CTS_56                                    | INVD3BWP30P140LVT   | 0.014 |  -0.014 |   -0.014 | 
     | CTS_ccl_a_inv_00142/I                              |  v   | CTS_56                                    | CKND8BWP30P140LVT   | 0.002 |  -0.012 |   -0.012 | 
     | CTS_ccl_a_inv_00142/ZN                             |  ^   | CTS_55                                    | CKND8BWP30P140LVT   | 0.022 |   0.010 |    0.010 | 
     | bottom_half_5__mux_tree/ccpot_FE_USKC770_CTS_55/I  |  ^   | CTS_55                                    | INVD0P7BWP30P140LVT | 0.003 |   0.013 |    0.013 | 
     | bottom_half_5__mux_tree/ccpot_FE_USKC770_CTS_55/ZN |  v   | bottom_half_5__mux_tree/FE_USKN770_CTS_55 | INVD0P7BWP30P140LVT | 0.007 |   0.020 |    0.020 | 
     | bottom_half_5__mux_tree/ccpot_FE_USKC769_CTS_55/I  |  v   | bottom_half_5__mux_tree/FE_USKN770_CTS_55 | INVD0P7BWP30P140LVT | 0.000 |   0.020 |    0.020 | 
     | bottom_half_5__mux_tree/ccpot_FE_USKC769_CTS_55/ZN |  ^   | bottom_half_5__mux_tree/FE_USKN769_CTS_55 | INVD0P7BWP30P140LVT | 0.008 |   0.029 |    0.029 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_0_/CP   |  ^   | bottom_half_5__mux_tree/FE_USKN769_CTS_55 | DFQD1BWP30P140LVT   | 0.000 |   0.029 |    0.029 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin top_half_0__wire_pipeline/wire_tree_level_2__i_
data_latch_reg_24_/CP 
Endpoint:   top_half_0__wire_pipeline/wire_tree_level_2__i_data_latch_reg_24_/D 
(^) checked with  leading edge of 'clk'
Beginpoint: top_half_0__wire_pipeline/wire_tree_level_1__i_data_latch_reg_24_/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.010
- Setup                         0.015
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.145
- Arrival Time                  0.145
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                                                    |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |                     |       |  -0.126 |   -0.126 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk                                                | INVD4BWP30P140LVT   | 0.001 |  -0.124 |   -0.124 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83                                  | INVD4BWP30P140LVT   | 0.004 |  -0.120 |   -0.120 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83                                  | CKND6BWP30P140LVT   | 0.000 |  -0.120 |   -0.120 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83                                  | CKND6BWP30P140LVT   | 0.004 |  -0.116 |   -0.116 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83                                  | CKND6BWP30P140LVT   | 0.000 |  -0.115 |   -0.115 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83                                             | CKND6BWP30P140LVT   | 0.007 |  -0.109 |   -0.109 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83                                             | CKND3BWP30P140LVT   | 0.012 |  -0.096 |   -0.096 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82                                             | CKND3BWP30P140LVT   | 0.022 |  -0.074 |   -0.074 | 
     | CTS_ccl_a_inv_00256/I                              |  ^   | CTS_82                                             | INVD0BWP30P140LVT   | 0.002 |  -0.072 |   -0.072 | 
     | CTS_ccl_a_inv_00256/ZN                             |  v   | FE_USKN727_CTS_41                                  | INVD0BWP30P140LVT   | 0.011 |  -0.061 |   -0.061 | 
     | ccpot_FE_USKC727_CTS_41/I                          |  v   | FE_USKN727_CTS_41                                  | INVD1P5BWP30P140LVT | 0.000 |  -0.061 |   -0.061 | 
     | ccpot_FE_USKC727_CTS_41/ZN                         |  ^   | FE_USKN728_CTS_41                                  | INVD1P5BWP30P140LVT | 0.007 |  -0.054 |   -0.054 | 
     | ccpot_FE_USKC728_CTS_41/I                          |  ^   | FE_USKN728_CTS_41                                  | INVD1P5BWP30P140LVT | 0.000 |  -0.054 |   -0.054 | 
     | ccpot_FE_USKC728_CTS_41/ZN                         |  v   | CTS_41                                             | INVD1P5BWP30P140LVT | 0.015 |  -0.039 |   -0.039 | 
     | CTS_ccl_a_inv_00138/I                              |  v   | CTS_41                                             | CKND2BWP30P140LVT   | 0.001 |  -0.038 |   -0.038 | 
     | CTS_ccl_a_inv_00138/ZN                             |  ^   | CTS_40                                             | CKND2BWP30P140LVT   | 0.083 |   0.045 |    0.045 | 
     | top_half_0__wire_pipeline/wire_tree_level_1__i_dat |  ^   | CTS_40                                             | DFQD1BWP30P140LVT   | 0.003 |   0.048 |    0.048 | 
     | a_latch_reg_24_/CP                                 |      |                                                    |                     |       |         |          | 
     | top_half_0__wire_pipeline/wire_tree_level_1__i_dat |  ^   | top_half_0__wire_pipeline/wire_tree_level_1__i_dat | DFQD1BWP30P140LVT   | 0.059 |   0.107 |    0.107 | 
     | a_latch_reg_24_/Q                                  |      | a_latch[24]                                        |                     |       |         |          | 
     | top_half_0__wire_pipeline/U61/A2                   |  ^   | top_half_0__wire_pipeline/wire_tree_level_1__i_dat | CKAN2D1BWP30P140LVT | 0.001 |   0.108 |    0.108 | 
     |                                                    |      | a_latch[24]                                        |                     |       |         |          | 
     | top_half_0__wire_pipeline/U61/Z                    |  ^   | top_half_0__wire_pipeline/N158                     | CKAN2D1BWP30P140LVT | 0.034 |   0.143 |    0.143 | 
     | top_half_0__wire_pipeline/wire_tree_level_2__i_dat |  ^   | top_half_0__wire_pipeline/N158                     | DFQD1BWP30P140LVT   | 0.003 |   0.145 |    0.145 | 
     | a_latch_reg_24_/D                                  |      |                                                    |                     |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                    |      |        |                   |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk    |                   |       |  -0.108 |   -0.108 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk    | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.089 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42 | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.079 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42 | INVD4BWP30P140LVT | 0.001 |  -0.078 |   -0.078 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.014 |  -0.064 |   -0.064 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.006 |  -0.058 |   -0.058 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25 | INVD4BWP30P140LVT | 0.013 |  -0.044 |   -0.044 | 
     | CTS_ccl_a_inv_00293/I                              |  v   | CTS_25 | INVD6BWP30P140LVT | 0.002 |  -0.042 |   -0.042 | 
     | CTS_ccl_a_inv_00293/ZN                             |  ^   | CTS_11 | INVD6BWP30P140LVT | 0.010 |  -0.032 |   -0.032 | 
     | CTS_ccl_a_inv_00248/I                              |  ^   | CTS_11 | INVD4BWP30P140LVT | 0.002 |  -0.031 |   -0.031 | 
     | CTS_ccl_a_inv_00248/ZN                             |  v   | CTS_2  | INVD4BWP30P140LVT | 0.011 |  -0.020 |   -0.020 | 
     | CTS_ccl_a_inv_00090/I                              |  v   | CTS_2  | INVD6BWP30P140LVT | 0.000 |  -0.019 |   -0.019 | 
     | CTS_ccl_a_inv_00090/ZN                             |  ^   | CTS_3  | INVD6BWP30P140LVT | 0.026 |   0.007 |    0.007 | 
     | top_half_0__wire_pipeline/wire_tree_level_2__i_dat |  ^   | CTS_3  | DFQD1BWP30P140LVT | 0.004 |   0.010 |    0.010 | 
     | a_latch_reg_24_/CP                                 |      |        |                   |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin bottom_half_4__mux_tree/o_data_bus_reg_reg_6_/
CP 
Endpoint:   bottom_half_4__mux_tree/o_data_bus_reg_reg_6_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.030
- Setup                         0.010
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.170
- Arrival Time                  0.170
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                 |      |                                        |                        |       |  Time   |   Time   | 
     |-------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                             |  ^   | clk                                    |                        |       |  -0.126 |   -0.126 | 
     | CTS_ccl_inv_00340/I                             |  ^   | clk                                    | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.112 | 
     | CTS_ccl_inv_00340/ZN                            |  v   | CTS_42                                 | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.103 | 
     | CTS_ccl_inv_00321/I                             |  v   | CTS_42                                 | INVD4BWP30P140LVT      | 0.001 |  -0.102 |   -0.102 | 
     | CTS_ccl_inv_00321/ZN                            |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.012 |  -0.091 |   -0.090 | 
     | CTS_ccl_a_inv_00313/I                           |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.006 |  -0.084 |   -0.084 | 
     | CTS_ccl_a_inv_00313/ZN                          |  v   | CTS_25                                 | INVD4BWP30P140LVT      | 0.013 |  -0.071 |   -0.071 | 
     | CTS_ccl_a_inv_00295/I                           |  v   | CTS_25                                 | INVD6BWP30P140LVT      | 0.001 |  -0.070 |   -0.070 | 
     | CTS_ccl_a_inv_00295/ZN                          |  ^   | CTS_24                                 | INVD6BWP30P140LVT      | 0.013 |  -0.057 |   -0.057 | 
     | CTS_ccl_a_inv_00258/I                           |  ^   | CTS_24                                 | INVD3BWP30P140LVT      | 0.001 |  -0.056 |   -0.056 | 
     | CTS_ccl_a_inv_00258/ZN                          |  v   | CTS_13                                 | INVD3BWP30P140LVT      | 0.014 |  -0.042 |   -0.041 | 
     | CTS_ccl_a_inv_00074/I                           |  v   | CTS_13                                 | INVD6BWP30P140LVT      | 0.001 |  -0.041 |   -0.041 | 
     | CTS_ccl_a_inv_00074/ZN                          |  ^   | CTS_15                                 | INVD6BWP30P140LVT      | 0.026 |  -0.015 |   -0.015 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/CP    |  ^   | CTS_15                                 | DFQD4BWP30P140LVT      | 0.006 |  -0.009 |   -0.009 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q     |  v   | i_cmd_id_6__inner_cmd_wire[4]          | DFQD4BWP30P140LVT      | 0.047 |   0.038 |    0.038 | 
     | bottom_half_4__mux_tree/U32/A2                  |  v   | i_cmd_id_6__inner_cmd_wire[4]          | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.038 |    0.038 | 
     | bottom_half_4__mux_tree/U32/ZN                  |  ^   | bottom_half_4__mux_tree/n9             | NR2OPTIBD4BWP30P140LVT | 0.012 |   0.050 |    0.051 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_703_0/A2 |  ^   | bottom_half_4__mux_tree/n9             | CKND2D4BWP30P140LVT    | 0.000 |   0.051 |    0.051 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_703_0/ZN |  v   | bottom_half_4__mux_tree/FE_RN_253_0    | CKND2D4BWP30P140LVT    | 0.014 |   0.065 |    0.065 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_702_0/B1 |  v   | bottom_half_4__mux_tree/FE_RN_253_0    | INR2D2BWP30P140LVT     | 0.002 |   0.066 |    0.067 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_702_0/ZN |  ^   | bottom_half_4__mux_tree/n25            | INR2D2BWP30P140LVT     | 0.013 |   0.080 |    0.080 | 
     | bottom_half_4__mux_tree/U49/A1                  |  ^   | bottom_half_4__mux_tree/n25            | INR2D8BWP30P140LVT     | 0.000 |   0.080 |    0.080 | 
     | bottom_half_4__mux_tree/U49/ZN                  |  ^   | bottom_half_4__mux_tree/n26            | INR2D8BWP30P140LVT     | 0.020 |   0.100 |    0.100 | 
     | bottom_half_4__mux_tree/ccpot_FE_OCPC794_n26/I  |  ^   | bottom_half_4__mux_tree/n26            | CKND6BWP30P140LVT      | 0.001 |   0.100 |    0.101 | 
     | bottom_half_4__mux_tree/ccpot_FE_OCPC794_n26/ZN |  v   | bottom_half_4__mux_tree/FE_OCPN617_n26 | CKND6BWP30P140LVT      | 0.008 |   0.108 |    0.108 | 
     | bottom_half_4__mux_tree/ccpot_FE_OCPC795_n26/I  |  v   | bottom_half_4__mux_tree/FE_OCPN617_n26 | INVD4BWP30P140LVT      | 0.002 |   0.110 |    0.110 | 
     | bottom_half_4__mux_tree/ccpot_FE_OCPC795_n26/ZN |  ^   | bottom_half_4__mux_tree/FE_OFN76_n26   | INVD4BWP30P140LVT      | 0.010 |   0.121 |    0.121 | 
     | bottom_half_4__mux_tree/U113/B1                 |  ^   | bottom_half_4__mux_tree/FE_OFN76_n26   | AOI22D1BWP30P140LVT    | 0.001 |   0.122 |    0.122 | 
     | bottom_half_4__mux_tree/U113/ZN                 |  v   | bottom_half_4__mux_tree/n90            | AOI22D1BWP30P140LVT    | 0.017 |   0.139 |    0.139 | 
     | bottom_half_4__mux_tree/U114/B                  |  v   | bottom_half_4__mux_tree/n90            | IOA21D2BWP30P140LVT    | 0.000 |   0.139 |    0.139 | 
     | bottom_half_4__mux_tree/U114/ZN                 |  ^   | bottom_half_4__mux_tree/n91            | IOA21D2BWP30P140LVT    | 0.012 |   0.152 |    0.152 | 
     | bottom_half_4__mux_tree/ccpot_FE_RC_963_0/A1    |  ^   | bottom_half_4__mux_tree/n91            | NR2OPTIBD1BWP30P140LVT | 0.000 |   0.152 |    0.152 | 
     | bottom_half_4__mux_tree/ccpot_FE_RC_963_0/ZN    |  v   | bottom_half_4__mux_tree/n94            | NR2OPTIBD1BWP30P140LVT | 0.009 |   0.161 |    0.161 | 
     | bottom_half_4__mux_tree/ccpot_FE_RC_1090_0/A3   |  v   | bottom_half_4__mux_tree/n94            | ND3D1BWP30P140LVT      | 0.000 |   0.161 |    0.161 | 
     | bottom_half_4__mux_tree/ccpot_FE_RC_1090_0/ZN   |  ^   | bottom_half_4__mux_tree/N375           | ND3D1BWP30P140LVT      | 0.009 |   0.170 |    0.170 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_6_/D |  ^   | bottom_half_4__mux_tree/N375           | DFQD1BWP30P140LVT      | 0.000 |   0.170 |    0.170 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |                   |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk               |                   |       |  -0.108 |   -0.108 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk               | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.089 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42            | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.079 | 
     | CTS_cdb_inv_00376/I                              |  v   | CTS_42            | INVD1BWP30P140LVT | 0.001 |  -0.078 |   -0.078 | 
     | CTS_cdb_inv_00376/ZN                             |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.009 |  -0.069 |   -0.069 | 
     | CTS_cdb_inv_00377/I                              |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.000 |  -0.069 |   -0.069 | 
     | CTS_cdb_inv_00377/ZN                             |  v   | CTS_35            | INVD1BWP30P140LVT | 0.007 |  -0.062 |   -0.062 | 
     | CTS_ccl_a_inv_00337/I                            |  v   | CTS_35            | INVD2BWP30P140LVT | 0.000 |  -0.062 |   -0.062 | 
     | CTS_ccl_a_inv_00337/ZN                           |  ^   | CTS_34            | INVD2BWP30P140LVT | 0.017 |  -0.045 |   -0.046 | 
     | CTS_ccl_a_inv_00264/I                            |  ^   | CTS_34            | INVD3BWP30P140LVT | 0.001 |  -0.044 |   -0.045 | 
     | CTS_ccl_a_inv_00264/ZN                           |  v   | CTS_28            | INVD3BWP30P140LVT | 0.021 |  -0.023 |   -0.024 | 
     | CTS_ccl_a_inv_00086/I                            |  v   | CTS_28            | INVD6BWP30P140LVT | 0.001 |  -0.022 |   -0.022 | 
     | CTS_ccl_a_inv_00086/ZN                           |  ^   | FE_USKN731_CTS_27 | INVD6BWP30P140LVT | 0.007 |  -0.015 |   -0.015 | 
     | ccpot_FE_USKC731_CTS_27/I                        |  ^   | FE_USKN731_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.015 |   -0.015 | 
     | ccpot_FE_USKC731_CTS_27/ZN                       |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.005 |  -0.010 |   -0.010 | 
     | ccpot_FE_USKC732_CTS_27/I                        |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.010 |   -0.010 | 
     | ccpot_FE_USKC732_CTS_27/ZN                       |  ^   | CTS_27            | CKND4BWP30P140LVT | 0.036 |   0.026 |    0.026 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_6_/CP |  ^   | CTS_27            | DFQD1BWP30P140LVT | 0.004 |   0.030 |    0.030 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_reg_15_/
CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_15_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_7_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.018
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.156
- Arrival Time                  0.156
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                  Net                   |            Cell            | Delay | Arrival | Required | 
     |                                                  |      |                                        |                            |       |  Time   |   Time   | 
     |--------------------------------------------------+------+----------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                    |                            |       |  -0.126 |   -0.125 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk                                    | INVD6BWP30P140LVT          | 0.014 |  -0.112 |   -0.112 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42                                 | INVD6BWP30P140LVT          | 0.009 |  -0.103 |   -0.103 | 
     | CTS_cdb_inv_00376/I                              |  v   | CTS_42                                 | INVD1BWP30P140LVT          | 0.001 |  -0.103 |   -0.102 | 
     | CTS_cdb_inv_00376/ZN                             |  ^   | CTS_38                                 | INVD1BWP30P140LVT          | 0.008 |  -0.095 |   -0.095 | 
     | CTS_cdb_inv_00377/I                              |  ^   | CTS_38                                 | INVD1BWP30P140LVT          | 0.000 |  -0.095 |   -0.095 | 
     | CTS_cdb_inv_00377/ZN                             |  v   | CTS_35                                 | INVD1BWP30P140LVT          | 0.007 |  -0.088 |   -0.088 | 
     | CTS_ccl_a_inv_00337/I                            |  v   | CTS_35                                 | INVD2BWP30P140LVT          | 0.000 |  -0.088 |   -0.088 | 
     | CTS_ccl_a_inv_00337/ZN                           |  ^   | CTS_34                                 | INVD2BWP30P140LVT          | 0.017 |  -0.072 |   -0.071 | 
     | CTS_ccl_a_inv_00272/I                            |  ^   | CTS_34                                 | INVD2BWP30P140LVT          | 0.002 |  -0.070 |   -0.070 | 
     | CTS_ccl_a_inv_00272/ZN                           |  v   | CTS_31                                 | INVD2BWP30P140LVT          | 0.015 |  -0.055 |   -0.055 | 
     | CTS_ccl_a_inv_00062/I                            |  v   | CTS_31                                 | INVD4BWP30P140LVT          | 0.001 |  -0.055 |   -0.054 | 
     | CTS_ccl_a_inv_00062/ZN                           |  ^   | CTS_32                                 | INVD4BWP30P140LVT          | 0.040 |  -0.014 |   -0.014 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_7_/CP     |  ^   | CTS_32                                 | DFQD4BWP30P140LVT          | 0.003 |  -0.011 |   -0.011 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_7_/Q      |  v   | i_cmd_id_4__inner_cmd_wire[7]          | DFQD4BWP30P140LVT          | 0.049 |   0.037 |    0.038 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_939_0/A2     |  v   | i_cmd_id_4__inner_cmd_wire[7]          | NR2OPTPAD2BWP30P140LVT     | 0.000 |   0.038 |    0.038 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_939_0/ZN     |  ^   | bottom_half_7__mux_tree/FE_RN_338_0    | NR2OPTPAD2BWP30P140LVT     | 0.009 |   0.046 |    0.047 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_938_0/A1     |  ^   | bottom_half_7__mux_tree/FE_RN_338_0    | CKND2D4BWP30P140LVT        | 0.000 |   0.047 |    0.047 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_938_0/ZN     |  v   | bottom_half_7__mux_tree/FE_RN_210_0    | CKND2D4BWP30P140LVT        | 0.007 |   0.053 |    0.054 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_604_0/A2  |  v   | bottom_half_7__mux_tree/FE_RN_210_0    | NR2OPTIBD4BWP30P140LVT     | 0.000 |   0.053 |    0.054 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_604_0/ZN  |  ^   | bottom_half_7__mux_tree/n5             | NR2OPTIBD4BWP30P140LVT     | 0.013 |   0.066 |    0.067 | 
     | bottom_half_7__mux_tree/U12/A1                   |  ^   | bottom_half_7__mux_tree/n5             | CKND2D8BWP30P140LVT        | 0.001 |   0.067 |    0.067 | 
     | bottom_half_7__mux_tree/U12/ZN                   |  v   | bottom_half_7__mux_tree/n25            | CKND2D8BWP30P140LVT        | 0.013 |   0.080 |    0.080 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1121_0/A1    |  v   | bottom_half_7__mux_tree/n25            | NR2OPTIBD12BWP30P140LVT    | 0.005 |   0.085 |    0.085 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1121_0/ZN    |  ^   | bottom_half_7__mux_tree/n66            | NR2OPTIBD12BWP30P140LVT    | 0.012 |   0.096 |    0.097 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC745_n66/I   |  ^   | bottom_half_7__mux_tree/n66            | BUFFD4BWP30P140LVT         | 0.001 |   0.097 |    0.097 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC745_n66/Z   |  ^   | bottom_half_7__mux_tree/FE_OCPN745_n66 | BUFFD4BWP30P140LVT         | 0.014 |   0.111 |    0.112 | 
     | bottom_half_7__mux_tree/U142/B1                  |  ^   | bottom_half_7__mux_tree/FE_OCPN745_n66 | AOI22D2BWP30P140LVT        | 0.000 |   0.111 |    0.112 | 
     | bottom_half_7__mux_tree/U142/ZN                  |  v   | bottom_half_7__mux_tree/n117           | AOI22D2BWP30P140LVT        | 0.013 |   0.125 |    0.125 | 
     | bottom_half_7__mux_tree/U143/B                   |  v   | bottom_half_7__mux_tree/n117           | IOA21D2BWP30P140LVT        | 0.000 |   0.125 |    0.126 | 
     | bottom_half_7__mux_tree/U143/ZN                  |  ^   | bottom_half_7__mux_tree/n118           | IOA21D2BWP30P140LVT        | 0.013 |   0.138 |    0.139 | 
     | bottom_half_7__mux_tree/U144/B                   |  ^   | bottom_half_7__mux_tree/n118           | AOI21OPTREPBD2BWP30P140LVT | 0.001 |   0.139 |    0.140 | 
     | bottom_half_7__mux_tree/U144/ZN                  |  v   | bottom_half_7__mux_tree/n121           | AOI21OPTREPBD2BWP30P140LVT | 0.007 |   0.147 |    0.147 | 
     | bottom_half_7__mux_tree/U147/A1                  |  v   | bottom_half_7__mux_tree/n121           | ND3D1BWP30P140LVT          | 0.000 |   0.147 |    0.147 | 
     | bottom_half_7__mux_tree/U147/ZN                  |  ^   | bottom_half_7__mux_tree/N384           | ND3D1BWP30P140LVT          | 0.009 |   0.156 |    0.156 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_15_/D |  ^   | bottom_half_7__mux_tree/N384           | DFQD1BWP30P140LVT          | 0.000 |   0.156 |    0.156 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                   |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                   |       |  -0.108 |   -0.108 | 
     | CTS_cci_inv_00344/I                               |  ^   | clk               | INVD4BWP30P140LVT | 0.002 |  -0.106 |   -0.107 | 
     | CTS_cci_inv_00344/ZN                              |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT | 0.007 |  -0.099 |   -0.099 | 
     | ccpot_FE_USKC733_CTS_83/I                         |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.099 |   -0.099 | 
     | ccpot_FE_USKC733_CTS_83/ZN                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.006 |  -0.093 |   -0.093 | 
     | ccpot_FE_USKC734_CTS_83/I                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.093 |   -0.093 | 
     | ccpot_FE_USKC734_CTS_83/ZN                        |  v   | CTS_83            | CKND6BWP30P140LVT | 0.007 |  -0.085 |   -0.086 | 
     | CTS_ccl_inv_00322/I                               |  v   | CTS_83            | CKND3BWP30P140LVT | 0.012 |  -0.073 |   -0.074 | 
     | CTS_ccl_inv_00322/ZN                              |  ^   | CTS_82            | CKND3BWP30P140LVT | 0.022 |  -0.051 |   -0.051 | 
     | CTS_ccl_a_inv_00315/I                             |  ^   | CTS_82            | INVD8BWP30P140LVT | 0.001 |  -0.050 |   -0.050 | 
     | CTS_ccl_a_inv_00315/ZN                            |  v   | CTS_77            | INVD8BWP30P140LVT | 0.010 |  -0.040 |   -0.040 | 
     | CTS_ccl_a_inv_00301/I                             |  v   | CTS_77            | INVD6BWP30P140LVT | 0.001 |  -0.039 |   -0.040 | 
     | CTS_ccl_a_inv_00301/ZN                            |  ^   | CTS_76            | INVD6BWP30P140LVT | 0.010 |  -0.030 |   -0.030 | 
     | CTS_ccl_a_inv_00252/I                             |  ^   | CTS_76            | INVD3BWP30P140LVT | 0.001 |  -0.029 |   -0.029 | 
     | CTS_ccl_a_inv_00252/ZN                            |  v   | CTS_56            | INVD3BWP30P140LVT | 0.014 |  -0.014 |   -0.015 | 
     | CTS_ccl_a_inv_00142/I                             |  v   | CTS_56            | CKND8BWP30P140LVT | 0.002 |  -0.012 |   -0.012 | 
     | CTS_ccl_a_inv_00142/ZN                            |  ^   | CTS_55            | CKND8BWP30P140LVT | 0.022 |   0.010 |    0.010 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_15_/CP |  ^   | CTS_55            | DFQD1BWP30P140LVT | 0.007 |   0.018 |    0.017 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_reg_15_/
CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_15_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_5_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.017
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.155
- Arrival Time                  0.155
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                       Net                       |          Cell          | Delay | Arrival | Required | 
     |                                                  |      |                                                 |                        |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------------------------------------+------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                             |                        |       |  -0.126 |   -0.125 | 
     | CTS_cci_inv_00344/I                              |  ^   | clk                                             | INVD4BWP30P140LVT      | 0.001 |  -0.124 |   -0.124 | 
     | CTS_cci_inv_00344/ZN                             |  v   | FE_USKN733_CTS_83                               | INVD4BWP30P140LVT      | 0.004 |  -0.120 |   -0.120 | 
     | ccpot_FE_USKC733_CTS_83/I                        |  v   | FE_USKN733_CTS_83                               | CKND6BWP30P140LVT      | 0.000 |  -0.120 |   -0.120 | 
     | ccpot_FE_USKC733_CTS_83/ZN                       |  ^   | FE_USKN734_CTS_83                               | CKND6BWP30P140LVT      | 0.004 |  -0.116 |   -0.115 | 
     | ccpot_FE_USKC734_CTS_83/I                        |  ^   | FE_USKN734_CTS_83                               | CKND6BWP30P140LVT      | 0.000 |  -0.115 |   -0.115 | 
     | ccpot_FE_USKC734_CTS_83/ZN                       |  v   | CTS_83                                          | CKND6BWP30P140LVT      | 0.007 |  -0.109 |   -0.108 | 
     | CTS_ccl_inv_00322/I                              |  v   | CTS_83                                          | CKND3BWP30P140LVT      | 0.012 |  -0.096 |   -0.096 | 
     | CTS_ccl_inv_00322/ZN                             |  ^   | CTS_82                                          | CKND3BWP30P140LVT      | 0.022 |  -0.074 |   -0.074 | 
     | CTS_ccl_a_inv_00315/I                            |  ^   | CTS_82                                          | INVD8BWP30P140LVT      | 0.001 |  -0.073 |   -0.073 | 
     | CTS_ccl_a_inv_00315/ZN                           |  v   | CTS_77                                          | INVD8BWP30P140LVT      | 0.010 |  -0.063 |   -0.063 | 
     | CTS_ccl_a_inv_00301/I                            |  v   | CTS_77                                          | INVD6BWP30P140LVT      | 0.001 |  -0.063 |   -0.062 | 
     | CTS_ccl_a_inv_00301/ZN                           |  ^   | CTS_76                                          | INVD6BWP30P140LVT      | 0.010 |  -0.053 |   -0.053 | 
     | CTS_ccl_a_inv_00252/I                            |  ^   | CTS_76                                          | INVD3BWP30P140LVT      | 0.001 |  -0.052 |   -0.052 | 
     | CTS_ccl_a_inv_00252/ZN                           |  v   | CTS_56                                          | INVD3BWP30P140LVT      | 0.014 |  -0.038 |   -0.037 | 
     | CTS_ccl_a_inv_00142/I                            |  v   | CTS_56                                          | CKND8BWP30P140LVT      | 0.003 |  -0.035 |   -0.035 | 
     | CTS_ccl_a_inv_00142/ZN                           |  ^   | CTS_55                                          | CKND8BWP30P140LVT      | 0.022 |  -0.013 |   -0.013 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_5_/CP     |  ^   | CTS_55                                          | DFQD4BWP30P140LVT      | 0.007 |  -0.006 |   -0.006 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_5_/Q      |  v   | i_cmd_id_3__inner_cmd_wire[5]                   | DFQD4BWP30P140LVT      | 0.049 |   0.043 |    0.043 | 
     | bottom_half_5__mux_tree/U38/A1                   |  v   | i_cmd_id_3__inner_cmd_wire[5]                   | OR2D1BWP30P140LVT      | 0.001 |   0.044 |    0.044 | 
     | bottom_half_5__mux_tree/U38/Z                    |  v   | bottom_half_5__mux_tree/n30                     | OR2D1BWP30P140LVT      | 0.017 |   0.061 |    0.062 | 
     | bottom_half_5__mux_tree/U47/A1                   |  v   | bottom_half_5__mux_tree/n30                     | OR2D2BWP30P140LVT      | 0.000 |   0.061 |    0.062 | 
     | bottom_half_5__mux_tree/U47/Z                    |  v   | bottom_half_5__mux_tree/n6                      | OR2D2BWP30P140LVT      | 0.020 |   0.081 |    0.082 | 
     | bottom_half_5__mux_tree/U36/A1                   |  v   | bottom_half_5__mux_tree/n6                      | NR2OPTIBD4BWP30P140LVT | 0.001 |   0.082 |    0.082 | 
     | bottom_half_5__mux_tree/U36/ZN                   |  ^   | bottom_half_5__mux_tree/n37                     | NR2OPTIBD4BWP30P140LVT | 0.013 |   0.095 |    0.095 | 
     | bottom_half_5__mux_tree/U21/A1                   |  ^   | bottom_half_5__mux_tree/n37                     | CKND2D8BWP30P140LVT    | 0.000 |   0.095 |    0.096 | 
     | bottom_half_5__mux_tree/U21/ZN                   |  v   | bottom_half_5__mux_tree/n47                     | CKND2D8BWP30P140LVT    | 0.011 |   0.106 |    0.107 | 
     | bottom_half_5__mux_tree/ccpot_FE_OCPC665_n47/I   |  v   | bottom_half_5__mux_tree/n47                     | INVD6BWP30P140LVT      | 0.002 |   0.108 |    0.109 | 
     | bottom_half_5__mux_tree/ccpot_FE_OCPC665_n47/ZN  |  ^   | bottom_half_5__mux_tree/FE_OCPN147_FE_DBTN2_n47 | INVD6BWP30P140LVT      | 0.009 |   0.118 |    0.118 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_918_0/B1  |  ^   | bottom_half_5__mux_tree/FE_OCPN147_FE_DBTN2_n47 | AO22D1BWP30P140LVT     | 0.000 |   0.118 |    0.118 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_918_0/Z   |  ^   | bottom_half_5__mux_tree/FE_RN_31_0              | AO22D1BWP30P140LVT     | 0.022 |   0.140 |    0.140 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_123_0/A1  |  ^   | bottom_half_5__mux_tree/FE_RN_31_0              | IND3D1BWP30P140LVT     | 0.000 |   0.140 |    0.141 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_123_0/ZN  |  ^   | bottom_half_5__mux_tree/N384                    | IND3D1BWP30P140LVT     | 0.015 |   0.155 |    0.155 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_15_/D |  ^   | bottom_half_5__mux_tree/N384                    | DFQD1BWP30P140LVT      | 0.000 |   0.155 |    0.155 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                   |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                   |       |  -0.108 |   -0.108 | 
     | CTS_cci_inv_00344/I                               |  ^   | clk               | INVD4BWP30P140LVT | 0.002 |  -0.106 |   -0.107 | 
     | CTS_cci_inv_00344/ZN                              |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT | 0.007 |  -0.099 |   -0.099 | 
     | ccpot_FE_USKC733_CTS_83/I                         |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.099 |   -0.099 | 
     | ccpot_FE_USKC733_CTS_83/ZN                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.006 |  -0.093 |   -0.093 | 
     | ccpot_FE_USKC734_CTS_83/I                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.093 |   -0.093 | 
     | ccpot_FE_USKC734_CTS_83/ZN                        |  v   | CTS_83            | CKND6BWP30P140LVT | 0.007 |  -0.085 |   -0.086 | 
     | CTS_ccl_inv_00322/I                               |  v   | CTS_83            | CKND3BWP30P140LVT | 0.012 |  -0.073 |   -0.074 | 
     | CTS_ccl_inv_00322/ZN                              |  ^   | CTS_82            | CKND3BWP30P140LVT | 0.022 |  -0.051 |   -0.051 | 
     | CTS_ccl_a_inv_00315/I                             |  ^   | CTS_82            | INVD8BWP30P140LVT | 0.001 |  -0.050 |   -0.050 | 
     | CTS_ccl_a_inv_00315/ZN                            |  v   | CTS_77            | INVD8BWP30P140LVT | 0.010 |  -0.040 |   -0.040 | 
     | CTS_ccl_a_inv_00301/I                             |  v   | CTS_77            | INVD6BWP30P140LVT | 0.001 |  -0.039 |   -0.040 | 
     | CTS_ccl_a_inv_00301/ZN                            |  ^   | CTS_76            | INVD6BWP30P140LVT | 0.010 |  -0.030 |   -0.030 | 
     | CTS_ccl_a_inv_00252/I                             |  ^   | CTS_76            | INVD3BWP30P140LVT | 0.001 |  -0.029 |   -0.029 | 
     | CTS_ccl_a_inv_00252/ZN                            |  v   | CTS_56            | INVD3BWP30P140LVT | 0.014 |  -0.014 |   -0.015 | 
     | CTS_ccl_a_inv_00142/I                             |  v   | CTS_56            | CKND8BWP30P140LVT | 0.002 |  -0.012 |   -0.012 | 
     | CTS_ccl_a_inv_00142/ZN                            |  ^   | CTS_55            | CKND8BWP30P140LVT | 0.022 |   0.010 |    0.010 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_15_/CP |  ^   | CTS_55            | DFQD1BWP30P140LVT | 0.007 |   0.017 |    0.016 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_reg_14_/
CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_14_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_7_/Q      (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.013
- Setup                         0.010
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.153
- Arrival Time                  0.152
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                                    |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |                        |       |  -0.126 |   -0.125 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                                | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.112 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                             | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.103 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                             | INVD4BWP30P140LVT      | 0.001 |  -0.102 |   -0.102 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                             | INVD4BWP30P140LVT      | 0.012 |  -0.091 |   -0.090 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                             | INVD4BWP30P140LVT      | 0.006 |  -0.084 |   -0.084 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                             | INVD4BWP30P140LVT      | 0.013 |  -0.071 |   -0.071 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                             | INVD6BWP30P140LVT      | 0.001 |  -0.070 |   -0.070 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                             | INVD6BWP30P140LVT      | 0.013 |  -0.057 |   -0.057 | 
     | CTS_ccl_a_inv_00266/I                              |  ^   | CTS_24                                             | INVD8BWP30P140LVT      | 0.001 |  -0.056 |   -0.056 | 
     | CTS_ccl_a_inv_00266/ZN                             |  v   | CTS_21                                             | INVD8BWP30P140LVT      | 0.010 |  -0.047 |   -0.047 | 
     | CTS_ccl_a_inv_00124/I                              |  v   | CTS_21                                             | INVD6BWP30P140LVT      | 0.000 |  -0.047 |   -0.046 | 
     | CTS_ccl_a_inv_00124/ZN                             |  ^   | CTS_20                                             | INVD6BWP30P140LVT      | 0.028 |  -0.019 |   -0.018 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_7_/CP       |  ^   | CTS_20                                             | DFQD4BWP30P140LVT      | 0.003 |  -0.015 |   -0.015 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_7_/Q        |  ^   | i_cmd_id_7__inner_cmd_wire[7]                      | DFQD4BWP30P140LVT      | 0.044 |   0.029 |    0.029 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC773_i_cmd_id_ |  ^   | i_cmd_id_7__inner_cmd_wire[7]                      | CKBD1BWP30P140LVT      | 0.000 |   0.029 |    0.029 | 
     | 7__inner_cmd_wire_7/I                              |      |                                                    |                        |       |         |          | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC773_i_cmd_id_ |  ^   | bottom_half_7__mux_tree/FE_OCPN773_i_cmd_id_7__inn | CKBD1BWP30P140LVT      | 0.013 |   0.041 |    0.042 | 
     | 7__inner_cmd_wire_7/Z                              |      | er_cmd_wire_7                                      |                        |       |         |          | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_713_0/A1    |  ^   | bottom_half_7__mux_tree/FE_OCPN773_i_cmd_id_7__inn | INR3D4BWP30P140LVT     | 0.000 |   0.041 |    0.042 | 
     |                                                    |      | er_cmd_wire_7                                      |                        |       |         |          | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_713_0/ZN    |  ^   | bottom_half_7__mux_tree/FE_RN_256_0                | INR3D4BWP30P140LVT     | 0.028 |   0.069 |    0.070 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_712_0/A2    |  ^   | bottom_half_7__mux_tree/FE_RN_256_0                | CKND2D4BWP30P140LVT    | 0.002 |   0.071 |    0.071 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_712_0/ZN    |  v   | bottom_half_7__mux_tree/FE_RN_257_0                | CKND2D4BWP30P140LVT    | 0.018 |   0.089 |    0.089 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_710_0/A2    |  v   | bottom_half_7__mux_tree/FE_RN_257_0                | NR2OPTPAD8BWP30P140LVT | 0.003 |   0.092 |    0.092 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_710_0/ZN    |  ^   | bottom_half_7__mux_tree/n216                       | NR2OPTPAD8BWP30P140LVT | 0.014 |   0.106 |    0.106 | 
     | bottom_half_7__mux_tree/U161/A1                    |  ^   | bottom_half_7__mux_tree/n216                       | IOA21D2BWP30P140LVT    | 0.002 |   0.108 |    0.109 | 
     | bottom_half_7__mux_tree/U161/ZN                    |  ^   | bottom_half_7__mux_tree/n133                       | IOA21D2BWP30P140LVT    | 0.026 |   0.134 |    0.135 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1104_0/A1      |  ^   | bottom_half_7__mux_tree/n133                       | NR2D2BWP30P140LVT      | 0.001 |   0.135 |    0.136 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1104_0/ZN      |  v   | bottom_half_7__mux_tree/n137                       | NR2D2BWP30P140LVT      | 0.009 |   0.145 |    0.145 | 
     | bottom_half_7__mux_tree/U164/A1                    |  v   | bottom_half_7__mux_tree/n137                       | ND3D2BWP30P140LVT      | 0.001 |   0.145 |    0.146 | 
     | bottom_half_7__mux_tree/U164/ZN                    |  ^   | bottom_half_7__mux_tree/N383                       | ND3D2BWP30P140LVT      | 0.007 |   0.152 |    0.153 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_14_/D   |  ^   | bottom_half_7__mux_tree/N383                       | DFQD1BWP30P140LVT      | 0.000 |   0.152 |    0.153 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |        |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk    |                   |       |  -0.108 |   -0.108 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk    | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.089 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42 | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.079 | 
     | CTS_cdb_inv_00376/I                               |  v   | CTS_42 | INVD1BWP30P140LVT | 0.001 |  -0.078 |   -0.079 | 
     | CTS_cdb_inv_00376/ZN                              |  ^   | CTS_38 | INVD1BWP30P140LVT | 0.009 |  -0.069 |   -0.070 | 
     | CTS_cdb_inv_00377/I                               |  ^   | CTS_38 | INVD1BWP30P140LVT | 0.000 |  -0.069 |   -0.070 | 
     | CTS_cdb_inv_00377/ZN                              |  v   | CTS_35 | INVD1BWP30P140LVT | 0.007 |  -0.062 |   -0.063 | 
     | CTS_ccl_a_inv_00337/I                             |  v   | CTS_35 | INVD2BWP30P140LVT | 0.000 |  -0.062 |   -0.063 | 
     | CTS_ccl_a_inv_00337/ZN                            |  ^   | CTS_34 | INVD2BWP30P140LVT | 0.017 |  -0.045 |   -0.046 | 
     | CTS_ccl_a_inv_00272/I                             |  ^   | CTS_34 | INVD2BWP30P140LVT | 0.001 |  -0.044 |   -0.044 | 
     | CTS_ccl_a_inv_00272/ZN                            |  v   | CTS_31 | INVD2BWP30P140LVT | 0.015 |  -0.029 |   -0.029 | 
     | CTS_ccl_a_inv_00062/I                             |  v   | CTS_31 | INVD4BWP30P140LVT | 0.000 |  -0.029 |   -0.029 | 
     | CTS_ccl_a_inv_00062/ZN                            |  ^   | CTS_32 | INVD4BWP30P140LVT | 0.040 |   0.011 |    0.011 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_14_/CP |  ^   | CTS_32 | DFQD1BWP30P140LVT | 0.001 |   0.013 |    0.012 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin bottom_half_6__mux_tree/o_data_bus_reg_reg_0_/
CP 
Endpoint:   bottom_half_6__mux_tree/o_data_bus_reg_reg_0_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_6_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.018
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.157
- Arrival Time                  0.156
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                       |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                                |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                            |                        |       |  -0.126 |   -0.125 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                            | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.111 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                         | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.103 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                         | INVD4BWP30P140LVT      | 0.001 |  -0.102 |   -0.102 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                         | INVD4BWP30P140LVT      | 0.012 |  -0.091 |   -0.090 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                         | INVD4BWP30P140LVT      | 0.006 |  -0.084 |   -0.083 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                         | INVD4BWP30P140LVT      | 0.013 |  -0.071 |   -0.070 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                         | INVD6BWP30P140LVT      | 0.001 |  -0.070 |   -0.070 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                         | INVD6BWP30P140LVT      | 0.013 |  -0.057 |   -0.057 | 
     | CTS_ccl_a_inv_00266/I                              |  ^   | CTS_24                                         | INVD8BWP30P140LVT      | 0.001 |  -0.056 |   -0.056 | 
     | CTS_ccl_a_inv_00266/ZN                             |  v   | CTS_21                                         | INVD8BWP30P140LVT      | 0.010 |  -0.047 |   -0.046 | 
     | CTS_ccl_a_inv_00124/I                              |  v   | CTS_21                                         | INVD6BWP30P140LVT      | 0.000 |  -0.047 |   -0.046 | 
     | CTS_ccl_a_inv_00124/ZN                             |  ^   | CTS_20                                         | INVD6BWP30P140LVT      | 0.028 |  -0.019 |   -0.018 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_6_/CP       |  ^   | CTS_20                                         | DFQD4BWP30P140LVT      | 0.003 |  -0.016 |   -0.015 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_6_/Q        |  v   | i_cmd_id_5__inner_cmd_wire[6]                  | DFQD4BWP30P140LVT      | 0.047 |   0.032 |    0.033 | 
     | bottom_half_6__mux_tree/ccpot_FE_RC_1075_0/A4      |  v   | i_cmd_id_5__inner_cmd_wire[6]                  | NR4D4BWP30P140LVT      | 0.000 |   0.032 |    0.033 | 
     | bottom_half_6__mux_tree/ccpot_FE_RC_1075_0/ZN      |  ^   | bottom_half_6__mux_tree/FE_RN_214_0            | NR4D4BWP30P140LVT      | 0.021 |   0.053 |    0.054 | 
     | bottom_half_6__mux_tree/placeopt_FE_RC_613_0/I     |  ^   | bottom_half_6__mux_tree/FE_RN_214_0            | CKND6BWP30P140LVT      | 0.001 |   0.055 |    0.055 | 
     | bottom_half_6__mux_tree/placeopt_FE_RC_613_0/ZN    |  v   | bottom_half_6__mux_tree/n24                    | CKND6BWP30P140LVT      | 0.012 |   0.067 |    0.068 | 
     | bottom_half_6__mux_tree/U38/B1                     |  v   | bottom_half_6__mux_tree/n24                    | INR2D6BWP30P140LVT     | 0.008 |   0.075 |    0.076 | 
     | bottom_half_6__mux_tree/U38/ZN                     |  ^   | bottom_half_6__mux_tree/n38                    | INR2D6BWP30P140LVT     | 0.011 |   0.086 |    0.087 | 
     | bottom_half_6__mux_tree/ccpot_FE_RC_951_0/A1       |  ^   | bottom_half_6__mux_tree/n38                    | ND3OPTPAD2BWP30P140LVT | 0.000 |   0.086 |    0.087 | 
     | bottom_half_6__mux_tree/ccpot_FE_RC_951_0/ZN       |  v   | bottom_half_6__mux_tree/n45                    | ND3OPTPAD2BWP30P140LVT | 0.015 |   0.102 |    0.103 | 
     | bottom_half_6__mux_tree/placeopt_FE_OCPC298_n45/I  |  v   | bottom_half_6__mux_tree/n45                    | INVD6BWP30P140LVT      | 0.000 |   0.102 |    0.103 | 
     | bottom_half_6__mux_tree/placeopt_FE_OCPC298_n45/ZN |  ^   | bottom_half_6__mux_tree/FE_DBTN1_n45           | INVD6BWP30P140LVT      | 0.012 |   0.114 |    0.115 | 
     | bottom_half_6__mux_tree/ccpot_FE_OCPC670_FE_DBTN1_ |  ^   | bottom_half_6__mux_tree/FE_DBTN1_n45           | INVD2BWP30P140LVT      | 0.001 |   0.115 |    0.116 | 
     | n45/I                                              |      |                                                |                        |       |         |          | 
     | bottom_half_6__mux_tree/ccpot_FE_OCPC670_FE_DBTN1_ |  v   | bottom_half_6__mux_tree/FE_OFN111_FE_DBTN1_n45 | INVD2BWP30P140LVT      | 0.009 |   0.125 |    0.126 | 
     | n45/ZN                                             |      |                                                |                        |       |         |          | 
     | bottom_half_6__mux_tree/U72/B1                     |  v   | bottom_half_6__mux_tree/FE_OFN111_FE_DBTN1_n45 | INR2D2BWP30P140LVT     | 0.001 |   0.125 |    0.126 | 
     | bottom_half_6__mux_tree/U72/ZN                     |  ^   | bottom_half_6__mux_tree/n46                    | INR2D2BWP30P140LVT     | 0.013 |   0.139 |    0.140 | 
     | bottom_half_6__mux_tree/placeopt_FE_RC_912_0/B2    |  ^   | bottom_half_6__mux_tree/n46                    | INR3D4BWP30P140LVT     | 0.000 |   0.139 |    0.140 | 
     | bottom_half_6__mux_tree/placeopt_FE_RC_912_0/ZN    |  v   | bottom_half_6__mux_tree/n54                    | INR3D4BWP30P140LVT     | 0.009 |   0.148 |    0.149 | 
     | bottom_half_6__mux_tree/placeopt_FE_RC_115_0/A1    |  v   | bottom_half_6__mux_tree/n54                    | ND3D2BWP30P140LVT      | 0.001 |   0.149 |    0.150 | 
     | bottom_half_6__mux_tree/placeopt_FE_RC_115_0/ZN    |  ^   | bottom_half_6__mux_tree/N369                   | ND3D2BWP30P140LVT      | 0.007 |   0.156 |    0.157 | 
     | bottom_half_6__mux_tree/o_data_bus_reg_reg_0_/D    |  ^   | bottom_half_6__mux_tree/N369                   | DFQD1BWP30P140LVT      | 0.000 |   0.156 |    0.157 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |                   |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk               |                   |       |  -0.108 |   -0.109 | 
     | CTS_cci_inv_00344/I                              |  ^   | clk               | INVD4BWP30P140LVT | 0.002 |  -0.106 |   -0.107 | 
     | CTS_cci_inv_00344/ZN                             |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT | 0.007 |  -0.099 |   -0.100 | 
     | ccpot_FE_USKC733_CTS_83/I                        |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.099 |   -0.100 | 
     | ccpot_FE_USKC733_CTS_83/ZN                       |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.006 |  -0.093 |   -0.094 | 
     | ccpot_FE_USKC734_CTS_83/I                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT | 0.000 |  -0.093 |   -0.093 | 
     | ccpot_FE_USKC734_CTS_83/ZN                       |  v   | CTS_83            | CKND6BWP30P140LVT | 0.007 |  -0.085 |   -0.086 | 
     | CTS_ccl_inv_00322/I                              |  v   | CTS_83            | CKND3BWP30P140LVT | 0.012 |  -0.073 |   -0.074 | 
     | CTS_ccl_inv_00322/ZN                             |  ^   | CTS_82            | CKND3BWP30P140LVT | 0.022 |  -0.051 |   -0.052 | 
     | CTS_ccl_a_inv_00315/I                            |  ^   | CTS_82            | INVD8BWP30P140LVT | 0.001 |  -0.050 |   -0.051 | 
     | CTS_ccl_a_inv_00315/ZN                           |  v   | CTS_77            | INVD8BWP30P140LVT | 0.010 |  -0.040 |   -0.041 | 
     | CTS_ccl_a_inv_00301/I                            |  v   | CTS_77            | INVD6BWP30P140LVT | 0.001 |  -0.039 |   -0.040 | 
     | CTS_ccl_a_inv_00301/ZN                           |  ^   | CTS_76            | INVD6BWP30P140LVT | 0.010 |  -0.030 |   -0.031 | 
     | CTS_ccl_a_inv_00252/I                            |  ^   | CTS_76            | INVD3BWP30P140LVT | 0.001 |  -0.029 |   -0.030 | 
     | CTS_ccl_a_inv_00252/ZN                           |  v   | CTS_56            | INVD3BWP30P140LVT | 0.014 |  -0.014 |   -0.015 | 
     | CTS_ccl_a_inv_00142/I                            |  v   | CTS_56            | CKND8BWP30P140LVT | 0.002 |  -0.012 |   -0.013 | 
     | CTS_ccl_a_inv_00142/ZN                           |  ^   | CTS_55            | CKND8BWP30P140LVT | 0.022 |   0.010 |    0.009 | 
     | bottom_half_6__mux_tree/o_data_bus_reg_reg_0_/CP |  ^   | CTS_55            | DFQD1BWP30P140LVT | 0.008 |   0.018 |    0.017 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin bottom_half_1__mux_tree/o_data_bus_reg_reg_13_
/CP 
Endpoint:   bottom_half_1__mux_tree/o_data_bus_reg_reg_13_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_0__cmd_pipeline/o_cmd_reg_reg_1_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.011
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.150
- Arrival Time                  0.149
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                 Net                  |         Cell         | Delay | Arrival | Required | 
     |                                                  |      |                                      |                      |       |  Time   |   Time   | 
     |--------------------------------------------------+------+--------------------------------------+----------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                  |                      |       |  -0.126 |   -0.125 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk                                  | INVD6BWP30P140LVT    | 0.014 |  -0.112 |   -0.111 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42                               | INVD6BWP30P140LVT    | 0.009 |  -0.103 |   -0.102 | 
     | CTS_ccl_inv_00321/I                              |  v   | CTS_42                               | INVD4BWP30P140LVT    | 0.001 |  -0.102 |   -0.101 | 
     | CTS_ccl_inv_00321/ZN                             |  ^   | CTS_26                               | INVD4BWP30P140LVT    | 0.012 |  -0.091 |   -0.090 | 
     | CTS_ccl_a_inv_00313/I                            |  ^   | CTS_26                               | INVD4BWP30P140LVT    | 0.006 |  -0.084 |   -0.083 | 
     | CTS_ccl_a_inv_00313/ZN                           |  v   | CTS_25                               | INVD4BWP30P140LVT    | 0.013 |  -0.071 |   -0.070 | 
     | CTS_ccl_a_inv_00295/I                            |  v   | CTS_25                               | INVD6BWP30P140LVT    | 0.001 |  -0.070 |   -0.069 | 
     | CTS_ccl_a_inv_00295/ZN                           |  ^   | CTS_24                               | INVD6BWP30P140LVT    | 0.013 |  -0.057 |   -0.056 | 
     | CTS_ccl_a_inv_00266/I                            |  ^   | CTS_24                               | INVD8BWP30P140LVT    | 0.001 |  -0.056 |   -0.055 | 
     | CTS_ccl_a_inv_00266/ZN                           |  v   | CTS_21                               | INVD8BWP30P140LVT    | 0.010 |  -0.047 |   -0.046 | 
     | CTS_ccl_a_inv_00088/I                            |  v   | CTS_21                               | INVD12BWP30P140LVT   | 0.001 |  -0.045 |   -0.044 | 
     | CTS_ccl_a_inv_00088/ZN                           |  ^   | CTS_22                               | INVD12BWP30P140LVT   | 0.012 |  -0.033 |   -0.032 | 
     | i_cmd_id_0__cmd_pipeline/o_cmd_reg_reg_1_/CP     |  ^   | CTS_22                               | DFQD1BWP30P140LVT    | 0.009 |  -0.024 |   -0.023 | 
     | i_cmd_id_0__cmd_pipeline/o_cmd_reg_reg_1_/Q      |  v   | i_cmd_id_0__inner_cmd_wire[1]        | DFQD1BWP30P140LVT    | 0.054 |   0.030 |    0.031 | 
     | bottom_half_1__mux_tree/placeopt_FE_RC_100_0/A1  |  v   | i_cmd_id_0__inner_cmd_wire[1]        | NR3D2BWP30P140LVT    | 0.000 |   0.030 |    0.031 | 
     | bottom_half_1__mux_tree/placeopt_FE_RC_100_0/ZN  |  ^   | bottom_half_1__mux_tree/n15          | NR3D2BWP30P140LVT    | 0.019 |   0.049 |    0.050 | 
     | bottom_half_1__mux_tree/U6/A1                    |  ^   | bottom_half_1__mux_tree/n15          | CKND2D8BWP30P140LVT  | 0.001 |   0.051 |    0.052 | 
     | bottom_half_1__mux_tree/U6/ZN                    |  v   | bottom_half_1__mux_tree/n22          | CKND2D8BWP30P140LVT  | 0.013 |   0.064 |    0.065 | 
     | bottom_half_1__mux_tree/U32/B1                   |  v   | bottom_half_1__mux_tree/n22          | INR2D6BWP30P140LVT   | 0.003 |   0.067 |    0.068 | 
     | bottom_half_1__mux_tree/U32/ZN                   |  ^   | bottom_half_1__mux_tree/n20          | INR2D6BWP30P140LVT   | 0.014 |   0.081 |    0.082 | 
     | bottom_half_1__mux_tree/placeopt_FE_OFC178_n20/I |  ^   | bottom_half_1__mux_tree/n20          | BUFFD4BWP30P140LVT   | 0.001 |   0.081 |    0.082 | 
     | bottom_half_1__mux_tree/placeopt_FE_OFC178_n20/Z |  ^   | bottom_half_1__mux_tree/FE_OFN86_n20 | BUFFD4BWP30P140LVT   | 0.017 |   0.098 |    0.099 | 
     | bottom_half_1__mux_tree/U219/A1                  |  ^   | bottom_half_1__mux_tree/FE_OFN86_n20 | MAOI22D1BWP30P140LVT | 0.001 |   0.099 |    0.100 | 
     | bottom_half_1__mux_tree/U219/ZN                  |  v   | bottom_half_1__mux_tree/n181         | MAOI22D1BWP30P140LVT | 0.012 |   0.111 |    0.112 | 
     | bottom_half_1__mux_tree/U220/B                   |  v   | bottom_half_1__mux_tree/n181         | IOA21D2BWP30P140LVT  | 0.000 |   0.111 |    0.112 | 
     | bottom_half_1__mux_tree/U220/ZN                  |  ^   | bottom_half_1__mux_tree/n182         | IOA21D2BWP30P140LVT  | 0.013 |   0.124 |    0.125 | 
     | bottom_half_1__mux_tree/U221/B                   |  ^   | bottom_half_1__mux_tree/n182         | AOI21D2BWP30P140LVT  | 0.002 |   0.126 |    0.127 | 
     | bottom_half_1__mux_tree/U221/ZN                  |  v   | bottom_half_1__mux_tree/n185         | AOI21D2BWP30P140LVT  | 0.012 |   0.138 |    0.139 | 
     | bottom_half_1__mux_tree/U224/A1                  |  v   | bottom_half_1__mux_tree/n185         | ND3D1BWP30P140LVT    | 0.001 |   0.138 |    0.139 | 
     | bottom_half_1__mux_tree/U224/ZN                  |  ^   | bottom_half_1__mux_tree/N382         | ND3D1BWP30P140LVT    | 0.011 |   0.149 |    0.150 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_13_/D |  ^   | bottom_half_1__mux_tree/N382         | DFQD1BWP30P140LVT    | 0.000 |   0.149 |    0.150 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |        |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk    |                   |       |  -0.108 |   -0.109 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk    | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.090 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42 | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.080 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42 | INVD4BWP30P140LVT | 0.001 |  -0.078 |   -0.079 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.014 |  -0.064 |   -0.065 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.006 |  -0.058 |   -0.059 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25 | INVD4BWP30P140LVT | 0.013 |  -0.044 |   -0.045 | 
     | CTS_ccl_a_inv_00295/I                             |  v   | CTS_25 | INVD6BWP30P140LVT | 0.001 |  -0.044 |   -0.045 | 
     | CTS_ccl_a_inv_00295/ZN                            |  ^   | CTS_24 | INVD6BWP30P140LVT | 0.013 |  -0.031 |   -0.032 | 
     | CTS_ccl_a_inv_00266/I                             |  ^   | CTS_24 | INVD8BWP30P140LVT | 0.001 |  -0.030 |   -0.031 | 
     | CTS_ccl_a_inv_00266/ZN                            |  v   | CTS_21 | INVD8BWP30P140LVT | 0.010 |  -0.020 |   -0.021 | 
     | CTS_ccl_a_inv_00124/I                             |  v   | CTS_21 | INVD6BWP30P140LVT | 0.000 |  -0.020 |   -0.021 | 
     | CTS_ccl_a_inv_00124/ZN                            |  ^   | CTS_20 | INVD6BWP30P140LVT | 0.028 |   0.008 |    0.007 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_13_/CP |  ^   | CTS_20 | DFQD1BWP30P140LVT | 0.002 |   0.011 |    0.009 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin bottom_half_1__mux_tree/o_data_bus_reg_reg_1_/
CP 
Endpoint:   bottom_half_1__mux_tree/o_data_bus_reg_reg_1_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_1_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.019
- Setup                        -0.003
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.173
- Arrival Time                  0.172
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                 Net                  |            Cell            | Delay | Arrival | Required | 
     |                                                   |      |                                      |                            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                  |                            |       |  -0.126 |   -0.125 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk                                  | INVD6BWP30P140LVT          | 0.014 |  -0.112 |   -0.111 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42                               | INVD6BWP30P140LVT          | 0.009 |  -0.103 |   -0.102 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42                               | INVD4BWP30P140LVT          | 0.001 |  -0.102 |   -0.101 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26                               | INVD4BWP30P140LVT          | 0.012 |  -0.091 |   -0.090 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26                               | INVD4BWP30P140LVT          | 0.006 |  -0.084 |   -0.083 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25                               | INVD4BWP30P140LVT          | 0.013 |  -0.071 |   -0.070 | 
     | CTS_ccl_a_inv_00295/I                             |  v   | CTS_25                               | INVD6BWP30P140LVT          | 0.001 |  -0.070 |   -0.069 | 
     | CTS_ccl_a_inv_00295/ZN                            |  ^   | CTS_24                               | INVD6BWP30P140LVT          | 0.013 |  -0.057 |   -0.056 | 
     | CTS_ccl_a_inv_00260/I                             |  ^   | CTS_24                               | CKND8BWP30P140LVT          | 0.003 |  -0.055 |   -0.054 | 
     | CTS_ccl_a_inv_00260/ZN                            |  v   | CTS_17                               | CKND8BWP30P140LVT          | 0.009 |  -0.045 |   -0.044 | 
     | CTS_ccl_a_inv_00132/I                             |  v   | CTS_17                               | INVD8BWP30P140LVT          | 0.001 |  -0.044 |   -0.043 | 
     | CTS_ccl_a_inv_00132/ZN                            |  ^   | CTS_16                               | INVD8BWP30P140LVT          | 0.022 |  -0.023 |   -0.022 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_1_/CP      |  ^   | CTS_16                               | DFQD2BWP30P140LVT          | 0.002 |  -0.020 |   -0.019 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_1_/Q       |  v   | i_cmd_id_6__inner_cmd_wire[1]        | DFQD2BWP30P140LVT          | 0.053 |   0.032 |    0.033 | 
     | bottom_half_1__mux_tree/U30/I                     |  v   | i_cmd_id_6__inner_cmd_wire[1]        | CKND1BWP30P140LVT          | 0.000 |   0.033 |    0.034 | 
     | bottom_half_1__mux_tree/U30/ZN                    |  ^   | bottom_half_1__mux_tree/n18          | CKND1BWP30P140LVT          | 0.009 |   0.041 |    0.042 | 
     | bottom_half_1__mux_tree/U31/A1                    |  ^   | bottom_half_1__mux_tree/n18          | NR4D1BWP30P140LVT          | 0.000 |   0.041 |    0.042 | 
     | bottom_half_1__mux_tree/U31/ZN                    |  v   | bottom_half_1__mux_tree/n19          | NR4D1BWP30P140LVT          | 0.011 |   0.053 |    0.054 | 
     | bottom_half_1__mux_tree/U32/A1                    |  v   | bottom_half_1__mux_tree/n19          | INR2D6BWP30P140LVT         | 0.000 |   0.053 |    0.054 | 
     | bottom_half_1__mux_tree/U32/ZN                    |  v   | bottom_half_1__mux_tree/n20          | INR2D6BWP30P140LVT         | 0.019 |   0.072 |    0.073 | 
     | bottom_half_1__mux_tree/placeopt_FE_OFC179_n20/I  |  v   | bottom_half_1__mux_tree/n20          | INVD3BWP30P140LVT          | 0.001 |   0.073 |    0.074 | 
     | bottom_half_1__mux_tree/placeopt_FE_OFC179_n20/ZN |  ^   | bottom_half_1__mux_tree/FE_OFN65_n20 | INVD3BWP30P140LVT          | 0.014 |   0.087 |    0.088 | 
     | bottom_half_1__mux_tree/U198/B1                   |  ^   | bottom_half_1__mux_tree/FE_OFN65_n20 | MAOI22D1BWP30P140LVT       | 0.001 |   0.088 |    0.089 | 
     | bottom_half_1__mux_tree/U198/ZN                   |  ^   | bottom_half_1__mux_tree/n159         | MAOI22D1BWP30P140LVT       | 0.021 |   0.109 |    0.110 | 
     | bottom_half_1__mux_tree/U199/B                    |  ^   | bottom_half_1__mux_tree/n159         | IOA21D1BWP30P140LVT        | 0.000 |   0.109 |    0.110 | 
     | bottom_half_1__mux_tree/U199/ZN                   |  v   | bottom_half_1__mux_tree/n160         | IOA21D1BWP30P140LVT        | 0.020 |   0.129 |    0.130 | 
     | bottom_half_1__mux_tree/U200/B                    |  v   | bottom_half_1__mux_tree/n160         | AOI21OPTREPBD1BWP30P140LVT | 0.001 |   0.130 |    0.131 | 
     | bottom_half_1__mux_tree/U200/ZN                   |  ^   | bottom_half_1__mux_tree/n166         | AOI21OPTREPBD1BWP30P140LVT | 0.022 |   0.152 |    0.153 | 
     | bottom_half_1__mux_tree/placeopt_FE_RC_112_0/A1   |  ^   | bottom_half_1__mux_tree/n166         | ND3D1BWP30P140LVT          | 0.000 |   0.153 |    0.154 | 
     | bottom_half_1__mux_tree/placeopt_FE_RC_112_0/ZN   |  v   | bottom_half_1__mux_tree/N370         | ND3D1BWP30P140LVT          | 0.019 |   0.171 |    0.172 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_1_/D   |  v   | bottom_half_1__mux_tree/N370         | DFQD1BWP30P140LVT          | 0.000 |   0.172 |    0.173 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |        |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk    |                   |       |  -0.108 |   -0.109 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk    | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.090 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42 | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.080 | 
     | CTS_ccl_inv_00321/I                              |  v   | CTS_42 | INVD4BWP30P140LVT | 0.001 |  -0.078 |   -0.079 | 
     | CTS_ccl_inv_00321/ZN                             |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.014 |  -0.064 |   -0.065 | 
     | CTS_ccl_a_inv_00313/I                            |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.006 |  -0.058 |   -0.059 | 
     | CTS_ccl_a_inv_00313/ZN                           |  v   | CTS_25 | INVD4BWP30P140LVT | 0.013 |  -0.044 |   -0.045 | 
     | CTS_ccl_a_inv_00295/I                            |  v   | CTS_25 | INVD6BWP30P140LVT | 0.001 |  -0.044 |   -0.045 | 
     | CTS_ccl_a_inv_00295/ZN                           |  ^   | CTS_24 | INVD6BWP30P140LVT | 0.013 |  -0.031 |   -0.032 | 
     | CTS_ccl_a_inv_00258/I                            |  ^   | CTS_24 | INVD3BWP30P140LVT | 0.001 |  -0.029 |   -0.030 | 
     | CTS_ccl_a_inv_00258/ZN                           |  v   | CTS_13 | INVD3BWP30P140LVT | 0.014 |  -0.015 |   -0.016 | 
     | CTS_ccl_a_inv_00074/I                            |  v   | CTS_13 | INVD6BWP30P140LVT | 0.001 |  -0.014 |   -0.015 | 
     | CTS_ccl_a_inv_00074/ZN                           |  ^   | CTS_15 | INVD6BWP30P140LVT | 0.026 |   0.012 |    0.011 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_1_/CP |  ^   | CTS_15 | DFQD1BWP30P140LVT | 0.008 |   0.019 |    0.018 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin bottom_half_0__mux_tree/o_data_bus_reg_reg_31_
/CP 
Endpoint:   bottom_half_0__mux_tree/o_data_bus_reg_reg_31_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_2__cmd_pipeline/o_cmd_reg_reg_0_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.014
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.153
- Arrival Time                  0.152
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                                         |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                     |                     |       |  -0.126 |   -0.125 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                     | INVD6BWP30P140LVT   | 0.014 |  -0.112 |   -0.111 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                  | INVD6BWP30P140LVT   | 0.009 |  -0.103 |   -0.102 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                  | INVD4BWP30P140LVT   | 0.001 |  -0.102 |   -0.101 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                  | INVD4BWP30P140LVT   | 0.012 |  -0.091 |   -0.090 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                  | INVD4BWP30P140LVT   | 0.006 |  -0.084 |   -0.083 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                  | INVD4BWP30P140LVT   | 0.013 |  -0.071 |   -0.070 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                  | INVD6BWP30P140LVT   | 0.001 |  -0.070 |   -0.069 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                  | INVD6BWP30P140LVT   | 0.013 |  -0.057 |   -0.056 | 
     | CTS_ccl_a_inv_00266/I                              |  ^   | CTS_24                                  | INVD8BWP30P140LVT   | 0.001 |  -0.056 |   -0.055 | 
     | CTS_ccl_a_inv_00266/ZN                             |  v   | CTS_21                                  | INVD8BWP30P140LVT   | 0.010 |  -0.047 |   -0.046 | 
     | CTS_ccl_a_inv_00088/I                              |  v   | CTS_21                                  | INVD12BWP30P140LVT  | 0.001 |  -0.045 |   -0.044 | 
     | CTS_ccl_a_inv_00088/ZN                             |  ^   | CTS_22                                  | INVD12BWP30P140LVT  | 0.012 |  -0.033 |   -0.032 | 
     | i_cmd_id_2__cmd_pipeline/o_cmd_reg_reg_0_/CP       |  ^   | CTS_22                                  | DFQD1BWP30P140LVT   | 0.009 |  -0.024 |   -0.023 | 
     | i_cmd_id_2__cmd_pipeline/o_cmd_reg_reg_0_/Q        |  v   | i_cmd_id_2__inner_cmd_wire[0]           | DFQD1BWP30P140LVT   | 0.052 |   0.027 |    0.028 | 
     | bottom_half_0__mux_tree/U36/A2                     |  v   | i_cmd_id_2__inner_cmd_wire[0]           | OR2D1BWP30P140LVT   | 0.000 |   0.028 |    0.029 | 
     | bottom_half_0__mux_tree/U36/Z                      |  v   | bottom_half_0__mux_tree/n27             | OR2D1BWP30P140LVT   | 0.020 |   0.048 |    0.049 | 
     | bottom_half_0__mux_tree/U49/I                      |  v   | bottom_half_0__mux_tree/n27             | INVD1BWP30P140LVT   | 0.000 |   0.048 |    0.049 | 
     | bottom_half_0__mux_tree/U49/ZN                     |  ^   | bottom_half_0__mux_tree/n28             | INVD1BWP30P140LVT   | 0.011 |   0.058 |    0.059 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_824_0/A1    |  ^   | bottom_half_0__mux_tree/n28             | ND3D1BWP30P140LVT   | 0.000 |   0.059 |    0.060 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_824_0/ZN    |  v   | bottom_half_0__mux_tree/n29             | ND3D1BWP30P140LVT   | 0.015 |   0.074 |    0.075 | 
     | bottom_half_0__mux_tree/U15/A2                     |  v   | bottom_half_0__mux_tree/n29             | OR2D4BWP30P140LVT   | 0.000 |   0.074 |    0.075 | 
     | bottom_half_0__mux_tree/U15/Z                      |  v   | bottom_half_0__mux_tree/n30             | OR2D4BWP30P140LVT   | 0.020 |   0.094 |    0.095 | 
     | bottom_half_0__mux_tree/U14/I                      |  v   | bottom_half_0__mux_tree/n30             | INVD6BWP30P140LVT   | 0.000 |   0.094 |    0.095 | 
     | bottom_half_0__mux_tree/U14/ZN                     |  ^   | bottom_half_0__mux_tree/n213            | INVD6BWP30P140LVT   | 0.009 |   0.102 |    0.103 | 
     | bottom_half_0__mux_tree/placeopt_FE_OCPC660_n213/I |  ^   | bottom_half_0__mux_tree/n213            | BUFFD6BWP30P140LVT  | 0.001 |   0.104 |    0.105 | 
     | bottom_half_0__mux_tree/placeopt_FE_OCPC660_n213/Z |  ^   | bottom_half_0__mux_tree/FE_OCPN473_n213 | BUFFD6BWP30P140LVT  | 0.016 |   0.120 |    0.121 | 
     | bottom_half_0__mux_tree/U168/B1                    |  ^   | bottom_half_0__mux_tree/FE_OCPN473_n213 | AOI22D2BWP30P140LVT | 0.002 |   0.121 |    0.122 | 
     | bottom_half_0__mux_tree/U168/ZN                    |  v   | bottom_half_0__mux_tree/n138            | AOI22D2BWP30P140LVT | 0.017 |   0.138 |    0.139 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_26_0/A3     |  v   | bottom_half_0__mux_tree/n138            | ND3D1BWP30P140LVT   | 0.001 |   0.139 |    0.140 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_26_0/ZN     |  ^   | bottom_half_0__mux_tree/N400            | ND3D1BWP30P140LVT   | 0.014 |   0.152 |    0.153 | 
     | bottom_half_0__mux_tree/o_data_bus_reg_reg_31_/D   |  ^   | bottom_half_0__mux_tree/N400            | DFQD1BWP30P140LVT   | 0.000 |   0.152 |    0.153 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |        |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk    |                   |       |  -0.108 |   -0.109 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk    | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.090 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42 | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.080 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42 | INVD4BWP30P140LVT | 0.001 |  -0.078 |   -0.079 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.014 |  -0.064 |   -0.065 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.006 |  -0.058 |   -0.059 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25 | INVD4BWP30P140LVT | 0.013 |  -0.044 |   -0.045 | 
     | CTS_ccl_a_inv_00295/I                             |  v   | CTS_25 | INVD6BWP30P140LVT | 0.001 |  -0.044 |   -0.045 | 
     | CTS_ccl_a_inv_00295/ZN                            |  ^   | CTS_24 | INVD6BWP30P140LVT | 0.013 |  -0.031 |   -0.032 | 
     | CTS_ccl_a_inv_00258/I                             |  ^   | CTS_24 | INVD3BWP30P140LVT | 0.001 |  -0.029 |   -0.030 | 
     | CTS_ccl_a_inv_00258/ZN                            |  v   | CTS_13 | INVD3BWP30P140LVT | 0.014 |  -0.015 |   -0.016 | 
     | CTS_ccl_a_inv_00058/I                             |  v   | CTS_13 | INVD6BWP30P140LVT | 0.000 |  -0.014 |   -0.016 | 
     | CTS_ccl_a_inv_00058/ZN                            |  ^   | CTS_14 | INVD6BWP30P140LVT | 0.027 |   0.013 |    0.012 | 
     | bottom_half_0__mux_tree/o_data_bus_reg_reg_31_/CP |  ^   | CTS_14 | DFQD1BWP30P140LVT | 0.001 |   0.014 |    0.013 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin bottom_half_3__mux_tree/o_data_bus_reg_reg_15_
/CP 
Endpoint:   bottom_half_3__mux_tree/o_data_bus_reg_reg_15_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_3_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.010
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.149
- Arrival Time                  0.148
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                  |      |                                        |                        |       |  Time   |   Time   | 
     |--------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                    |                        |       |  -0.126 |   -0.125 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk                                    | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.111 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42                                 | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.102 | 
     | CTS_cdb_inv_00376/I                              |  v   | CTS_42                                 | INVD1BWP30P140LVT      | 0.001 |  -0.103 |   -0.101 | 
     | CTS_cdb_inv_00376/ZN                             |  ^   | CTS_38                                 | INVD1BWP30P140LVT      | 0.008 |  -0.095 |   -0.094 | 
     | CTS_cdb_inv_00377/I                              |  ^   | CTS_38                                 | INVD1BWP30P140LVT      | 0.000 |  -0.095 |   -0.094 | 
     | CTS_cdb_inv_00377/ZN                             |  v   | CTS_35                                 | INVD1BWP30P140LVT      | 0.007 |  -0.088 |   -0.087 | 
     | CTS_ccl_a_inv_00337/I                            |  v   | CTS_35                                 | INVD2BWP30P140LVT      | 0.000 |  -0.088 |   -0.087 | 
     | CTS_ccl_a_inv_00337/ZN                           |  ^   | CTS_34                                 | INVD2BWP30P140LVT      | 0.017 |  -0.072 |   -0.070 | 
     | CTS_ccl_a_inv_00264/I                            |  ^   | CTS_34                                 | INVD3BWP30P140LVT      | 0.001 |  -0.070 |   -0.069 | 
     | CTS_ccl_a_inv_00264/ZN                           |  v   | CTS_28                                 | INVD3BWP30P140LVT      | 0.021 |  -0.049 |   -0.048 | 
     | CTS_ccl_a_inv_00076/I                            |  v   | CTS_28                                 | CKND12BWP30P140LVT     | 0.002 |  -0.048 |   -0.047 | 
     | CTS_ccl_a_inv_00076/ZN                           |  ^   | CTS_29                                 | CKND12BWP30P140LVT     | 0.018 |  -0.030 |   -0.028 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_3_/CP     |  ^   | CTS_29                                 | DFQD4BWP30P140LVT      | 0.009 |  -0.021 |   -0.019 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_3_/Q      |  v   | i_cmd_id_3__inner_cmd_wire[3]          | DFQD4BWP30P140LVT      | 0.044 |   0.024 |    0.025 | 
     | bottom_half_3__mux_tree/ccpot_FE_RC_1126_0/A1    |  v   | i_cmd_id_3__inner_cmd_wire[3]          | NR2OPTPAD1BWP30P140LVT | 0.000 |   0.024 |    0.025 | 
     | bottom_half_3__mux_tree/ccpot_FE_RC_1126_0/ZN    |  ^   | bottom_half_3__mux_tree/FE_RN_423_0    | NR2OPTPAD1BWP30P140LVT | 0.010 |   0.034 |    0.035 | 
     | bottom_half_3__mux_tree/ccpot_FE_RC_1125_0/A1    |  ^   | bottom_half_3__mux_tree/FE_RN_423_0    | CKND2D4BWP30P140LVT    | 0.000 |   0.034 |    0.035 | 
     | bottom_half_3__mux_tree/ccpot_FE_RC_1125_0/ZN    |  v   | bottom_half_3__mux_tree/n19            | CKND2D4BWP30P140LVT    | 0.010 |   0.044 |    0.046 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_751_0/A1  |  v   | bottom_half_3__mux_tree/n19            | NR2D3BWP30P140LVT      | 0.000 |   0.045 |    0.046 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_751_0/ZN  |  ^   | bottom_half_3__mux_tree/FE_RN_277_0    | NR2D3BWP30P140LVT      | 0.012 |   0.057 |    0.058 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_752_0/I   |  ^   | bottom_half_3__mux_tree/FE_RN_277_0    | CKND6BWP30P140LVT      | 0.000 |   0.057 |    0.058 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_752_0/ZN  |  v   | bottom_half_3__mux_tree/FE_RN_3        | CKND6BWP30P140LVT      | 0.008 |   0.065 |    0.066 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_531_0/A2  |  v   | bottom_half_3__mux_tree/FE_RN_3        | NR2OPTIBD8BWP30P140LVT | 0.007 |   0.072 |    0.073 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_531_0/ZN  |  ^   | bottom_half_3__mux_tree/n27            | NR2OPTIBD8BWP30P140LVT | 0.015 |   0.087 |    0.088 | 
     | bottom_half_3__mux_tree/ccpot_FE_OCPC786_n27/I   |  ^   | bottom_half_3__mux_tree/n27            | BUFFD4BWP30P140LVT     | 0.000 |   0.087 |    0.089 | 
     | bottom_half_3__mux_tree/ccpot_FE_OCPC786_n27/Z   |  ^   | bottom_half_3__mux_tree/FE_OCPN524_n27 | BUFFD4BWP30P140LVT     | 0.017 |   0.105 |    0.106 | 
     | bottom_half_3__mux_tree/U257/A1                  |  ^   | bottom_half_3__mux_tree/FE_OCPN524_n27 | AOI22D1BWP30P140LVT    | 0.002 |   0.106 |    0.108 | 
     | bottom_half_3__mux_tree/U257/ZN                  |  v   | bottom_half_3__mux_tree/n216           | AOI22D1BWP30P140LVT    | 0.015 |   0.122 |    0.123 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_271_0/A2  |  v   | bottom_half_3__mux_tree/n216           | AN2D4BWP30P140LVT      | 0.000 |   0.122 |    0.123 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_271_0/Z   |  v   | bottom_half_3__mux_tree/n225           | AN2D4BWP30P140LVT      | 0.018 |   0.139 |    0.141 | 
     | bottom_half_3__mux_tree/ccpot_FE_RC_1168_0/A2    |  v   | bottom_half_3__mux_tree/n225           | ND3D1BWP30P140LVT      | 0.001 |   0.140 |    0.142 | 
     | bottom_half_3__mux_tree/ccpot_FE_RC_1168_0/ZN    |  ^   | bottom_half_3__mux_tree/N384           | ND3D1BWP30P140LVT      | 0.007 |   0.148 |    0.149 | 
     | bottom_half_3__mux_tree/o_data_bus_reg_reg_15_/D |  ^   | bottom_half_3__mux_tree/N384           | DFQD1BWP30P140LVT      | 0.000 |   0.148 |    0.149 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |        |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk    |                   |       |  -0.108 |   -0.109 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk    | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.090 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42 | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.080 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42 | INVD4BWP30P140LVT | 0.001 |  -0.078 |   -0.079 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.014 |  -0.064 |   -0.065 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.006 |  -0.058 |   -0.059 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25 | INVD4BWP30P140LVT | 0.013 |  -0.044 |   -0.046 | 
     | CTS_ccl_a_inv_00295/I                             |  v   | CTS_25 | INVD6BWP30P140LVT | 0.001 |  -0.044 |   -0.045 | 
     | CTS_ccl_a_inv_00295/ZN                            |  ^   | CTS_24 | INVD6BWP30P140LVT | 0.013 |  -0.031 |   -0.032 | 
     | CTS_ccl_a_inv_00266/I                             |  ^   | CTS_24 | INVD8BWP30P140LVT | 0.001 |  -0.030 |   -0.031 | 
     | CTS_ccl_a_inv_00266/ZN                            |  v   | CTS_21 | INVD8BWP30P140LVT | 0.010 |  -0.020 |   -0.021 | 
     | CTS_ccl_a_inv_00124/I                             |  v   | CTS_21 | INVD6BWP30P140LVT | 0.000 |  -0.020 |   -0.021 | 
     | CTS_ccl_a_inv_00124/ZN                            |  ^   | CTS_20 | INVD6BWP30P140LVT | 0.028 |   0.008 |    0.007 | 
     | bottom_half_3__mux_tree/o_data_bus_reg_reg_15_/CP |  ^   | CTS_20 | DFQD1BWP30P140LVT | 0.002 |   0.010 |    0.009 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin bottom_half_4__mux_tree/o_data_bus_reg_reg_7_/
CP 
Endpoint:   bottom_half_4__mux_tree/o_data_bus_reg_reg_7_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.032
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.171
- Arrival Time                  0.170
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                       |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                             |                        |       |  -0.126 |   -0.125 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                             | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.111 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                          | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.102 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                          | INVD4BWP30P140LVT      | 0.001 |  -0.102 |   -0.101 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                          | INVD4BWP30P140LVT      | 0.012 |  -0.091 |   -0.089 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                          | INVD4BWP30P140LVT      | 0.006 |  -0.084 |   -0.083 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                          | INVD4BWP30P140LVT      | 0.013 |  -0.071 |   -0.070 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                          | INVD6BWP30P140LVT      | 0.001 |  -0.070 |   -0.069 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                          | INVD6BWP30P140LVT      | 0.013 |  -0.057 |   -0.056 | 
     | CTS_ccl_a_inv_00258/I                              |  ^   | CTS_24                                          | INVD3BWP30P140LVT      | 0.001 |  -0.056 |   -0.055 | 
     | CTS_ccl_a_inv_00258/ZN                             |  v   | CTS_13                                          | INVD3BWP30P140LVT      | 0.014 |  -0.042 |   -0.040 | 
     | CTS_ccl_a_inv_00074/I                              |  v   | CTS_13                                          | INVD6BWP30P140LVT      | 0.001 |  -0.041 |   -0.040 | 
     | CTS_ccl_a_inv_00074/ZN                             |  ^   | CTS_15                                          | INVD6BWP30P140LVT      | 0.026 |  -0.015 |   -0.014 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/CP       |  ^   | CTS_15                                          | DFQD4BWP30P140LVT      | 0.006 |  -0.009 |   -0.008 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q        |  v   | i_cmd_id_6__inner_cmd_wire[4]                   | DFQD4BWP30P140LVT      | 0.047 |   0.038 |    0.039 | 
     | bottom_half_4__mux_tree/U32/A2                     |  v   | i_cmd_id_6__inner_cmd_wire[4]                   | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.038 |    0.039 | 
     | bottom_half_4__mux_tree/U32/ZN                     |  ^   | bottom_half_4__mux_tree/n9                      | NR2OPTIBD4BWP30P140LVT | 0.012 |   0.050 |    0.052 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/A2    |  ^   | bottom_half_4__mux_tree/n9                      | CKND2D8BWP30P140LVT    | 0.000 |   0.051 |    0.052 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/ZN    |  v   | bottom_half_4__mux_tree/n27                     | CKND2D8BWP30P140LVT    | 0.013 |   0.063 |    0.065 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/A1    |  v   | bottom_half_4__mux_tree/n27                     | NR2OPTIBD6BWP30P140LVT | 0.010 |   0.073 |    0.074 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/ZN    |  ^   | bottom_half_4__mux_tree/n40                     | NR2OPTIBD6BWP30P140LVT | 0.017 |   0.090 |    0.091 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_393_0/A1    |  ^   | bottom_half_4__mux_tree/n40                     | CKND2D8BWP30P140LVT    | 0.002 |   0.092 |    0.093 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_393_0/ZN    |  v   | bottom_half_4__mux_tree/FE_OFN30_n35            | CKND2D8BWP30P140LVT    | 0.009 |   0.100 |    0.102 | 
     | bottom_half_4__mux_tree/ccpot_FE_OCPC736_FE_OFN30_ |  v   | bottom_half_4__mux_tree/FE_OFN30_n35            | INVD8BWP30P140LVT      | 0.000 |   0.101 |    0.102 | 
     | n35/I                                              |      |                                                 |                        |       |         |          | 
     | bottom_half_4__mux_tree/ccpot_FE_OCPC736_FE_OFN30_ |  ^   | bottom_half_4__mux_tree/FE_OCPN154_n35          | INVD8BWP30P140LVT      | 0.008 |   0.109 |    0.110 | 
     | n35/ZN                                             |      |                                                 |                        |       |         |          | 
     | bottom_half_4__mux_tree/ccpot_FE_OCPC738_FE_OFN30_ |  ^   | bottom_half_4__mux_tree/FE_OCPN154_n35          | BUFFD4BWP30P140LVT     | 0.001 |   0.110 |    0.111 | 
     | n35/I                                              |      |                                                 |                        |       |         |          | 
     | bottom_half_4__mux_tree/ccpot_FE_OCPC738_FE_OFN30_ |  ^   | bottom_half_4__mux_tree/FE_OCPN505_FE_OFN30_n35 | BUFFD4BWP30P140LVT     | 0.015 |   0.125 |    0.126 | 
     | n35/Z                                              |      |                                                 |                        |       |         |          | 
     | bottom_half_4__mux_tree/U110/B1                    |  ^   | bottom_half_4__mux_tree/FE_OCPN505_FE_OFN30_n35 | AOI22D2BWP30P140LVT    | 0.004 |   0.129 |    0.130 | 
     | bottom_half_4__mux_tree/U110/ZN                    |  v   | bottom_half_4__mux_tree/n88                     | AOI22D2BWP30P140LVT    | 0.026 |   0.155 |    0.156 | 
     | bottom_half_4__mux_tree/ccpot_FE_RC_931_0/A3       |  v   | bottom_half_4__mux_tree/n88                     | ND3D2BWP30P140LVT      | 0.002 |   0.157 |    0.158 | 
     | bottom_half_4__mux_tree/ccpot_FE_RC_931_0/ZN       |  ^   | bottom_half_4__mux_tree/N376                    | ND3D2BWP30P140LVT      | 0.013 |   0.170 |    0.171 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_7_/D    |  ^   | bottom_half_4__mux_tree/N376                    | DFQD1BWP30P140LVT      | 0.000 |   0.170 |    0.171 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                  |      |                   |                     |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk               |                     |       |  -0.108 |   -0.109 | 
     | CTS_cci_inv_00344/I                              |  ^   | clk               | INVD4BWP30P140LVT   | 0.002 |  -0.106 |   -0.107 | 
     | CTS_cci_inv_00344/ZN                             |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.099 |   -0.100 | 
     | ccpot_FE_USKC733_CTS_83/I                        |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.099 |   -0.100 | 
     | ccpot_FE_USKC733_CTS_83/ZN                       |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.093 |   -0.094 | 
     | ccpot_FE_USKC734_CTS_83/I                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.093 |   -0.094 | 
     | ccpot_FE_USKC734_CTS_83/ZN                       |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.085 |   -0.087 | 
     | CTS_ccl_inv_00322/I                              |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.012 |  -0.073 |   -0.074 | 
     | CTS_ccl_inv_00322/ZN                             |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.022 |  -0.051 |   -0.052 | 
     | CTS_ccl_a_inv_00256/I                            |  ^   | CTS_82            | INVD0BWP30P140LVT   | 0.002 |  -0.049 |   -0.050 | 
     | CTS_ccl_a_inv_00256/ZN                           |  v   | FE_USKN727_CTS_41 | INVD0BWP30P140LVT   | 0.011 |  -0.038 |   -0.039 | 
     | ccpot_FE_USKC727_CTS_41/I                        |  v   | FE_USKN727_CTS_41 | INVD1P5BWP30P140LVT | 0.000 |  -0.038 |   -0.039 | 
     | ccpot_FE_USKC727_CTS_41/ZN                       |  ^   | FE_USKN728_CTS_41 | INVD1P5BWP30P140LVT | 0.007 |  -0.031 |   -0.032 | 
     | ccpot_FE_USKC728_CTS_41/I                        |  ^   | FE_USKN728_CTS_41 | INVD1P5BWP30P140LVT | 0.000 |  -0.031 |   -0.032 | 
     | ccpot_FE_USKC728_CTS_41/ZN                       |  v   | CTS_41            | INVD1P5BWP30P140LVT | 0.015 |  -0.016 |   -0.017 | 
     | CTS_ccl_a_inv_00102/I                            |  v   | CTS_41            | INVD4BWP30P140LVT   | 0.000 |  -0.015 |   -0.017 | 
     | CTS_ccl_a_inv_00102/ZN                           |  ^   | CTS_50            | INVD4BWP30P140LVT   | 0.044 |   0.029 |    0.028 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_7_/CP |  ^   | CTS_50            | DFQD1BWP30P140LVT   | 0.003 |   0.032 |    0.031 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin bottom_half_4__mux_tree/o_data_bus_reg_reg_5_/
CP 
Endpoint:   bottom_half_4__mux_tree/o_data_bus_reg_reg_5_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.030
- Setup                         0.010
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.170
- Arrival Time                  0.168
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                       |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                             |                        |       |  -0.126 |   -0.125 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                             | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.111 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                          | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.102 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                          | INVD4BWP30P140LVT      | 0.001 |  -0.102 |   -0.101 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                          | INVD4BWP30P140LVT      | 0.012 |  -0.091 |   -0.089 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                          | INVD4BWP30P140LVT      | 0.006 |  -0.084 |   -0.083 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                          | INVD4BWP30P140LVT      | 0.013 |  -0.071 |   -0.070 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                          | INVD6BWP30P140LVT      | 0.001 |  -0.070 |   -0.069 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                          | INVD6BWP30P140LVT      | 0.013 |  -0.057 |   -0.056 | 
     | CTS_ccl_a_inv_00258/I                              |  ^   | CTS_24                                          | INVD3BWP30P140LVT      | 0.001 |  -0.056 |   -0.055 | 
     | CTS_ccl_a_inv_00258/ZN                             |  v   | CTS_13                                          | INVD3BWP30P140LVT      | 0.014 |  -0.042 |   -0.040 | 
     | CTS_ccl_a_inv_00074/I                              |  v   | CTS_13                                          | INVD6BWP30P140LVT      | 0.001 |  -0.041 |   -0.040 | 
     | CTS_ccl_a_inv_00074/ZN                             |  ^   | CTS_15                                          | INVD6BWP30P140LVT      | 0.026 |  -0.015 |   -0.014 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/CP       |  ^   | CTS_15                                          | DFQD4BWP30P140LVT      | 0.006 |  -0.009 |   -0.008 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q        |  v   | i_cmd_id_6__inner_cmd_wire[4]                   | DFQD4BWP30P140LVT      | 0.047 |   0.038 |    0.039 | 
     | bottom_half_4__mux_tree/U32/A2                     |  v   | i_cmd_id_6__inner_cmd_wire[4]                   | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.038 |    0.039 | 
     | bottom_half_4__mux_tree/U32/ZN                     |  ^   | bottom_half_4__mux_tree/n9                      | NR2OPTIBD4BWP30P140LVT | 0.012 |   0.050 |    0.052 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/A2    |  ^   | bottom_half_4__mux_tree/n9                      | CKND2D8BWP30P140LVT    | 0.000 |   0.051 |    0.052 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/ZN    |  v   | bottom_half_4__mux_tree/n27                     | CKND2D8BWP30P140LVT    | 0.013 |   0.063 |    0.065 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/A1    |  v   | bottom_half_4__mux_tree/n27                     | NR2OPTIBD6BWP30P140LVT | 0.010 |   0.073 |    0.074 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/ZN    |  ^   | bottom_half_4__mux_tree/n40                     | NR2OPTIBD6BWP30P140LVT | 0.017 |   0.090 |    0.091 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_393_0/A1    |  ^   | bottom_half_4__mux_tree/n40                     | CKND2D8BWP30P140LVT    | 0.002 |   0.092 |    0.093 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_393_0/ZN    |  v   | bottom_half_4__mux_tree/FE_OFN30_n35            | CKND2D8BWP30P140LVT    | 0.009 |   0.100 |    0.102 | 
     | bottom_half_4__mux_tree/ccpot_FE_OCPC736_FE_OFN30_ |  v   | bottom_half_4__mux_tree/FE_OFN30_n35            | INVD8BWP30P140LVT      | 0.000 |   0.101 |    0.102 | 
     | n35/I                                              |      |                                                 |                        |       |         |          | 
     | bottom_half_4__mux_tree/ccpot_FE_OCPC736_FE_OFN30_ |  ^   | bottom_half_4__mux_tree/FE_OCPN154_n35          | INVD8BWP30P140LVT      | 0.008 |   0.109 |    0.110 | 
     | n35/ZN                                             |      |                                                 |                        |       |         |          | 
     | bottom_half_4__mux_tree/ccpot_FE_OCPC738_FE_OFN30_ |  ^   | bottom_half_4__mux_tree/FE_OCPN154_n35          | BUFFD4BWP30P140LVT     | 0.001 |   0.110 |    0.111 | 
     | n35/I                                              |      |                                                 |                        |       |         |          | 
     | bottom_half_4__mux_tree/ccpot_FE_OCPC738_FE_OFN30_ |  ^   | bottom_half_4__mux_tree/FE_OCPN505_FE_OFN30_n35 | BUFFD4BWP30P140LVT     | 0.015 |   0.125 |    0.126 | 
     | n35/Z                                              |      |                                                 |                        |       |         |          | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_160_0/B1    |  ^   | bottom_half_4__mux_tree/FE_OCPN505_FE_OFN30_n35 | AOI22D2BWP30P140LVT    | 0.004 |   0.129 |    0.130 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_160_0/ZN    |  v   | bottom_half_4__mux_tree/n98                     | AOI22D2BWP30P140LVT    | 0.025 |   0.154 |    0.155 | 
     | bottom_half_4__mux_tree/U124/A2                    |  v   | bottom_half_4__mux_tree/n98                     | ND3D2BWP30P140LVT      | 0.001 |   0.155 |    0.156 | 
     | bottom_half_4__mux_tree/U124/ZN                    |  ^   | bottom_half_4__mux_tree/N374                    | ND3D2BWP30P140LVT      | 0.013 |   0.168 |    0.169 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_5_/D    |  ^   | bottom_half_4__mux_tree/N374                    | DFQD1BWP30P140LVT      | 0.000 |   0.168 |    0.170 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |                   |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk               |                   |       |  -0.108 |   -0.109 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk               | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.090 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42            | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.080 | 
     | CTS_cdb_inv_00376/I                              |  v   | CTS_42            | INVD1BWP30P140LVT | 0.001 |  -0.078 |   -0.079 | 
     | CTS_cdb_inv_00376/ZN                             |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.009 |  -0.069 |   -0.070 | 
     | CTS_cdb_inv_00377/I                              |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.000 |  -0.069 |   -0.070 | 
     | CTS_cdb_inv_00377/ZN                             |  v   | CTS_35            | INVD1BWP30P140LVT | 0.007 |  -0.062 |   -0.063 | 
     | CTS_ccl_a_inv_00337/I                            |  v   | CTS_35            | INVD2BWP30P140LVT | 0.000 |  -0.062 |   -0.063 | 
     | CTS_ccl_a_inv_00337/ZN                           |  ^   | CTS_34            | INVD2BWP30P140LVT | 0.017 |  -0.045 |   -0.047 | 
     | CTS_ccl_a_inv_00264/I                            |  ^   | CTS_34            | INVD3BWP30P140LVT | 0.001 |  -0.044 |   -0.046 | 
     | CTS_ccl_a_inv_00264/ZN                           |  v   | CTS_28            | INVD3BWP30P140LVT | 0.021 |  -0.023 |   -0.025 | 
     | CTS_ccl_a_inv_00086/I                            |  v   | CTS_28            | INVD6BWP30P140LVT | 0.001 |  -0.022 |   -0.023 | 
     | CTS_ccl_a_inv_00086/ZN                           |  ^   | FE_USKN731_CTS_27 | INVD6BWP30P140LVT | 0.007 |  -0.015 |   -0.016 | 
     | ccpot_FE_USKC731_CTS_27/I                        |  ^   | FE_USKN731_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.015 |   -0.016 | 
     | ccpot_FE_USKC731_CTS_27/ZN                       |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.005 |  -0.010 |   -0.011 | 
     | ccpot_FE_USKC732_CTS_27/I                        |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.010 |   -0.011 | 
     | ccpot_FE_USKC732_CTS_27/ZN                       |  ^   | CTS_27            | CKND4BWP30P140LVT | 0.036 |   0.026 |    0.025 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_5_/CP |  ^   | CTS_27            | DFQD1BWP30P140LVT | 0.004 |   0.030 |    0.029 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin bottom_half_4__mux_tree/o_data_bus_reg_reg_16_
/CP 
Endpoint:   bottom_half_4__mux_tree/o_data_bus_reg_reg_16_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.030
- Setup                         0.010
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.170
- Arrival Time                  0.169
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                        |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                    |                        |       |  -0.126 |   -0.124 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                    | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.111 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                 | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.102 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                 | INVD4BWP30P140LVT      | 0.001 |  -0.102 |   -0.101 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.012 |  -0.091 |   -0.089 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.006 |  -0.084 |   -0.083 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                 | INVD4BWP30P140LVT      | 0.013 |  -0.071 |   -0.070 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                 | INVD6BWP30P140LVT      | 0.001 |  -0.070 |   -0.069 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                 | INVD6BWP30P140LVT      | 0.013 |  -0.057 |   -0.056 | 
     | CTS_ccl_a_inv_00258/I                              |  ^   | CTS_24                                 | INVD3BWP30P140LVT      | 0.001 |  -0.056 |   -0.055 | 
     | CTS_ccl_a_inv_00258/ZN                             |  v   | CTS_13                                 | INVD3BWP30P140LVT      | 0.014 |  -0.042 |   -0.040 | 
     | CTS_ccl_a_inv_00074/I                              |  v   | CTS_13                                 | INVD6BWP30P140LVT      | 0.001 |  -0.041 |   -0.040 | 
     | CTS_ccl_a_inv_00074/ZN                             |  ^   | CTS_15                                 | INVD6BWP30P140LVT      | 0.026 |  -0.015 |   -0.014 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/CP       |  ^   | CTS_15                                 | DFQD4BWP30P140LVT      | 0.006 |  -0.009 |   -0.008 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q        |  v   | i_cmd_id_6__inner_cmd_wire[4]          | DFQD4BWP30P140LVT      | 0.047 |   0.038 |    0.039 | 
     | bottom_half_4__mux_tree/U32/A2                     |  v   | i_cmd_id_6__inner_cmd_wire[4]          | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.038 |    0.039 | 
     | bottom_half_4__mux_tree/U32/ZN                     |  ^   | bottom_half_4__mux_tree/n9             | NR2OPTIBD4BWP30P140LVT | 0.012 |   0.050 |    0.052 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/A2    |  ^   | bottom_half_4__mux_tree/n9             | CKND2D8BWP30P140LVT    | 0.000 |   0.051 |    0.052 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/ZN    |  v   | bottom_half_4__mux_tree/n27            | CKND2D8BWP30P140LVT    | 0.013 |   0.063 |    0.065 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/A1    |  v   | bottom_half_4__mux_tree/n27            | NR2OPTIBD6BWP30P140LVT | 0.010 |   0.073 |    0.074 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/ZN    |  ^   | bottom_half_4__mux_tree/n40            | NR2OPTIBD6BWP30P140LVT | 0.017 |   0.090 |    0.091 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/I     |  ^   | bottom_half_4__mux_tree/n40            | INVD4BWP30P140LVT      | 0.002 |   0.092 |    0.093 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/ZN    |  v   | bottom_half_4__mux_tree/FE_RN_174_0    | INVD4BWP30P140LVT      | 0.006 |   0.098 |    0.099 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/A1    |  v   | bottom_half_4__mux_tree/FE_RN_174_0    | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.098 |    0.099 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/ZN    |  ^   | bottom_half_4__mux_tree/n31            | NR2OPTPAD4BWP30P140LVT | 0.009 |   0.106 |    0.108 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC329_n31/I  |  ^   | bottom_half_4__mux_tree/n31            | CKND6BWP30P140LVT      | 0.000 |   0.107 |    0.108 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC329_n31/ZN |  v   | bottom_half_4__mux_tree/FE_OFN97_n31   | CKND6BWP30P140LVT      | 0.009 |   0.116 |    0.117 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC334_n31/I  |  v   | bottom_half_4__mux_tree/FE_OFN97_n31   | INVD3BWP30P140LVT      | 0.003 |   0.118 |    0.120 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC334_n31/ZN |  ^   | bottom_half_4__mux_tree/FE_OCPN175_n31 | INVD3BWP30P140LVT      | 0.014 |   0.133 |    0.134 | 
     | bottom_half_4__mux_tree/U226/A1                    |  ^   | bottom_half_4__mux_tree/FE_OCPN175_n31 | AOI22D2BWP30P140LVT    | 0.002 |   0.134 |    0.136 | 
     | bottom_half_4__mux_tree/U226/ZN                    |  v   | bottom_half_4__mux_tree/n191           | AOI22D2BWP30P140LVT    | 0.020 |   0.154 |    0.156 | 
     | bottom_half_4__mux_tree/U228/A2                    |  v   | bottom_half_4__mux_tree/n191           | ND3D1BWP30P140LVT      | 0.001 |   0.155 |    0.157 | 
     | bottom_half_4__mux_tree/U228/ZN                    |  ^   | bottom_half_4__mux_tree/N385           | ND3D1BWP30P140LVT      | 0.013 |   0.169 |    0.170 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_16_/D   |  ^   | bottom_half_4__mux_tree/N385           | DFQD1BWP30P140LVT      | 0.000 |   0.169 |    0.170 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                   |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                   |       |  -0.108 |   -0.109 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk               | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.090 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42            | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.080 | 
     | CTS_cdb_inv_00376/I                               |  v   | CTS_42            | INVD1BWP30P140LVT | 0.001 |  -0.078 |   -0.079 | 
     | CTS_cdb_inv_00376/ZN                              |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.009 |  -0.069 |   -0.071 | 
     | CTS_cdb_inv_00377/I                               |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.000 |  -0.069 |   -0.071 | 
     | CTS_cdb_inv_00377/ZN                              |  v   | CTS_35            | INVD1BWP30P140LVT | 0.007 |  -0.062 |   -0.064 | 
     | CTS_ccl_a_inv_00337/I                             |  v   | CTS_35            | INVD2BWP30P140LVT | 0.000 |  -0.062 |   -0.064 | 
     | CTS_ccl_a_inv_00337/ZN                            |  ^   | CTS_34            | INVD2BWP30P140LVT | 0.017 |  -0.045 |   -0.047 | 
     | CTS_ccl_a_inv_00264/I                             |  ^   | CTS_34            | INVD3BWP30P140LVT | 0.001 |  -0.044 |   -0.046 | 
     | CTS_ccl_a_inv_00264/ZN                            |  v   | CTS_28            | INVD3BWP30P140LVT | 0.021 |  -0.023 |   -0.025 | 
     | CTS_ccl_a_inv_00086/I                             |  v   | CTS_28            | INVD6BWP30P140LVT | 0.001 |  -0.022 |   -0.023 | 
     | CTS_ccl_a_inv_00086/ZN                            |  ^   | FE_USKN731_CTS_27 | INVD6BWP30P140LVT | 0.007 |  -0.015 |   -0.016 | 
     | ccpot_FE_USKC731_CTS_27/I                         |  ^   | FE_USKN731_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.015 |   -0.016 | 
     | ccpot_FE_USKC731_CTS_27/ZN                        |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.005 |  -0.010 |   -0.011 | 
     | ccpot_FE_USKC732_CTS_27/I                         |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.010 |   -0.011 | 
     | ccpot_FE_USKC732_CTS_27/ZN                        |  ^   | CTS_27            | CKND4BWP30P140LVT | 0.036 |   0.026 |    0.025 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_16_/CP |  ^   | CTS_27            | DFQD1BWP30P140LVT | 0.004 |   0.030 |    0.029 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin bottom_half_6__mux_tree/o_data_bus_reg_reg_31_
/CP 
Endpoint:   bottom_half_6__mux_tree/o_data_bus_reg_reg_31_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_6_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.015
- Setup                         0.010
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.155
- Arrival Time                  0.154
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                 Net                  |            Cell            | Delay | Arrival | Required | 
     |                                                   |      |                                      |                            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                  |                            |       |  -0.126 |   -0.124 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk                                  | INVD6BWP30P140LVT          | 0.014 |  -0.112 |   -0.111 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42                               | INVD6BWP30P140LVT          | 0.009 |  -0.103 |   -0.102 | 
     | CTS_cdb_inv_00376/I                               |  v   | CTS_42                               | INVD1BWP30P140LVT          | 0.001 |  -0.103 |   -0.101 | 
     | CTS_cdb_inv_00376/ZN                              |  ^   | CTS_38                               | INVD1BWP30P140LVT          | 0.008 |  -0.095 |   -0.094 | 
     | CTS_cdb_inv_00377/I                               |  ^   | CTS_38                               | INVD1BWP30P140LVT          | 0.000 |  -0.095 |   -0.094 | 
     | CTS_cdb_inv_00377/ZN                              |  v   | CTS_35                               | INVD1BWP30P140LVT          | 0.007 |  -0.088 |   -0.087 | 
     | CTS_ccl_a_inv_00337/I                             |  v   | CTS_35                               | INVD2BWP30P140LVT          | 0.000 |  -0.088 |   -0.087 | 
     | CTS_ccl_a_inv_00337/ZN                            |  ^   | CTS_34                               | INVD2BWP30P140LVT          | 0.017 |  -0.072 |   -0.070 | 
     | CTS_ccl_a_inv_00272/I                             |  ^   | CTS_34                               | INVD2BWP30P140LVT          | 0.002 |  -0.070 |   -0.069 | 
     | CTS_ccl_a_inv_00272/ZN                            |  v   | CTS_31                               | INVD2BWP30P140LVT          | 0.015 |  -0.055 |   -0.054 | 
     | CTS_ccl_a_inv_00062/I                             |  v   | CTS_31                               | INVD4BWP30P140LVT          | 0.001 |  -0.055 |   -0.053 | 
     | CTS_ccl_a_inv_00062/ZN                            |  ^   | CTS_32                               | INVD4BWP30P140LVT          | 0.040 |  -0.014 |   -0.013 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_6_/CP      |  ^   | CTS_32                               | DFQD4BWP30P140LVT          | 0.004 |  -0.011 |   -0.010 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_6_/Q       |  v   | i_cmd_id_4__inner_cmd_wire[6]        | DFQD4BWP30P140LVT          | 0.049 |   0.038 |    0.039 | 
     | bottom_half_6__mux_tree/U40/A2                    |  v   | i_cmd_id_4__inner_cmd_wire[6]        | NR2OPTPAD2BWP30P140LVT     | 0.000 |   0.038 |    0.039 | 
     | bottom_half_6__mux_tree/U40/ZN                    |  ^   | bottom_half_6__mux_tree/n8           | NR2OPTPAD2BWP30P140LVT     | 0.008 |   0.046 |    0.047 | 
     | bottom_half_6__mux_tree/U7/A1                     |  ^   | bottom_half_6__mux_tree/n8           | CKND2D3BWP30P140LVT        | 0.000 |   0.046 |    0.047 | 
     | bottom_half_6__mux_tree/U7/ZN                     |  v   | bottom_half_6__mux_tree/n9           | CKND2D3BWP30P140LVT        | 0.008 |   0.054 |    0.055 | 
     | bottom_half_6__mux_tree/U5/A1                     |  v   | bottom_half_6__mux_tree/n9           | NR2OPTPAD4BWP30P140LVT     | 0.000 |   0.054 |    0.056 | 
     | bottom_half_6__mux_tree/U5/ZN                     |  ^   | bottom_half_6__mux_tree/n11          | NR2OPTPAD4BWP30P140LVT     | 0.010 |   0.064 |    0.066 | 
     | bottom_half_6__mux_tree/U4/A1                     |  ^   | bottom_half_6__mux_tree/n11          | CKND2D8BWP30P140LVT        | 0.000 |   0.065 |    0.066 | 
     | bottom_half_6__mux_tree/U4/ZN                     |  v   | bottom_half_6__mux_tree/n17          | CKND2D8BWP30P140LVT        | 0.015 |   0.080 |    0.081 | 
     | bottom_half_6__mux_tree/U13/B1                    |  v   | bottom_half_6__mux_tree/n17          | INR2D8BWP30P140LVT         | 0.006 |   0.085 |    0.087 | 
     | bottom_half_6__mux_tree/U13/ZN                    |  ^   | bottom_half_6__mux_tree/n43          | INR2D8BWP30P140LVT         | 0.013 |   0.098 |    0.100 | 
     | bottom_half_6__mux_tree/placeopt_FE_OFC237_n43/I  |  ^   | bottom_half_6__mux_tree/n43          | CKND8BWP30P140LVT          | 0.000 |   0.099 |    0.100 | 
     | bottom_half_6__mux_tree/placeopt_FE_OFC237_n43/ZN |  v   | bottom_half_6__mux_tree/FE_OFN70_n43 | CKND8BWP30P140LVT          | 0.008 |   0.107 |    0.108 | 
     | bottom_half_6__mux_tree/U181/B1                   |  v   | bottom_half_6__mux_tree/FE_OFN70_n43 | MAOI22D4BWP30P140LVT       | 0.002 |   0.109 |    0.110 | 
     | bottom_half_6__mux_tree/U181/ZN                   |  v   | bottom_half_6__mux_tree/n148         | MAOI22D4BWP30P140LVT       | 0.020 |   0.128 |    0.130 | 
     | bottom_half_6__mux_tree/U182/B                    |  v   | bottom_half_6__mux_tree/n148         | IOA21D4BWP30P140LVT        | 0.000 |   0.129 |    0.130 | 
     | bottom_half_6__mux_tree/U182/ZN                   |  ^   | bottom_half_6__mux_tree/n149         | IOA21D4BWP30P140LVT        | 0.009 |   0.138 |    0.139 | 
     | bottom_half_6__mux_tree/ccpot_FE_RC_1033_0/B      |  ^   | bottom_half_6__mux_tree/n149         | AOI21OPTREPBD2BWP30P140LVT | 0.001 |   0.139 |    0.140 | 
     | bottom_half_6__mux_tree/ccpot_FE_RC_1033_0/ZN     |  v   | bottom_half_6__mux_tree/n152         | AOI21OPTREPBD2BWP30P140LVT | 0.007 |   0.146 |    0.148 | 
     | bottom_half_6__mux_tree/U186/A1                   |  v   | bottom_half_6__mux_tree/n152         | ND3D2BWP30P140LVT          | 0.000 |   0.146 |    0.148 | 
     | bottom_half_6__mux_tree/U186/ZN                   |  ^   | bottom_half_6__mux_tree/N400         | ND3D2BWP30P140LVT          | 0.007 |   0.154 |    0.155 | 
     | bottom_half_6__mux_tree/o_data_bus_reg_reg_31_/D  |  ^   | bottom_half_6__mux_tree/N400         | DFQD1BWP30P140LVT          | 0.000 |   0.154 |    0.155 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |        |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk    |                   |       |  -0.108 |   -0.109 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk    | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.090 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42 | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.080 | 
     | CTS_cdb_inv_00376/I                               |  v   | CTS_42 | INVD1BWP30P140LVT | 0.001 |  -0.078 |   -0.079 | 
     | CTS_cdb_inv_00376/ZN                              |  ^   | CTS_38 | INVD1BWP30P140LVT | 0.009 |  -0.069 |   -0.071 | 
     | CTS_cdb_inv_00377/I                               |  ^   | CTS_38 | INVD1BWP30P140LVT | 0.000 |  -0.069 |   -0.071 | 
     | CTS_cdb_inv_00377/ZN                              |  v   | CTS_35 | INVD1BWP30P140LVT | 0.007 |  -0.062 |   -0.064 | 
     | CTS_ccl_a_inv_00337/I                             |  v   | CTS_35 | INVD2BWP30P140LVT | 0.000 |  -0.062 |   -0.064 | 
     | CTS_ccl_a_inv_00337/ZN                            |  ^   | CTS_34 | INVD2BWP30P140LVT | 0.017 |  -0.045 |   -0.047 | 
     | CTS_ccl_a_inv_00272/I                             |  ^   | CTS_34 | INVD2BWP30P140LVT | 0.001 |  -0.044 |   -0.045 | 
     | CTS_ccl_a_inv_00272/ZN                            |  v   | CTS_31 | INVD2BWP30P140LVT | 0.015 |  -0.029 |   -0.030 | 
     | CTS_ccl_a_inv_00062/I                             |  v   | CTS_31 | INVD4BWP30P140LVT | 0.000 |  -0.029 |   -0.030 | 
     | CTS_ccl_a_inv_00062/ZN                            |  ^   | CTS_32 | INVD4BWP30P140LVT | 0.040 |   0.011 |    0.010 | 
     | bottom_half_6__mux_tree/o_data_bus_reg_reg_31_/CP |  ^   | CTS_32 | DFQD1BWP30P140LVT | 0.004 |   0.015 |    0.014 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin bottom_half_3__mux_tree/o_data_bus_reg_reg_1_/
CP 
Endpoint:   bottom_half_3__mux_tree/o_data_bus_reg_reg_1_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_3_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.011
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.150
- Arrival Time                  0.148
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |                 Net                  |          Cell          | Delay | Arrival | Required | 
     |                                                 |      |                                      |                        |       |  Time   |   Time   | 
     |-------------------------------------------------+------+--------------------------------------+------------------------+-------+---------+----------| 
     | clk                                             |  ^   | clk                                  |                        |       |  -0.126 |   -0.124 | 
     | CTS_ccl_inv_00340/I                             |  ^   | clk                                  | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.111 | 
     | CTS_ccl_inv_00340/ZN                            |  v   | CTS_42                               | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.102 | 
     | CTS_cdb_inv_00376/I                             |  v   | CTS_42                               | INVD1BWP30P140LVT      | 0.001 |  -0.103 |   -0.101 | 
     | CTS_cdb_inv_00376/ZN                            |  ^   | CTS_38                               | INVD1BWP30P140LVT      | 0.008 |  -0.095 |   -0.094 | 
     | CTS_cdb_inv_00377/I                             |  ^   | CTS_38                               | INVD1BWP30P140LVT      | 0.000 |  -0.095 |   -0.094 | 
     | CTS_cdb_inv_00377/ZN                            |  v   | CTS_35                               | INVD1BWP30P140LVT      | 0.007 |  -0.088 |   -0.087 | 
     | CTS_ccl_a_inv_00337/I                           |  v   | CTS_35                               | INVD2BWP30P140LVT      | 0.000 |  -0.088 |   -0.087 | 
     | CTS_ccl_a_inv_00337/ZN                          |  ^   | CTS_34                               | INVD2BWP30P140LVT      | 0.017 |  -0.072 |   -0.070 | 
     | CTS_ccl_a_inv_00264/I                           |  ^   | CTS_34                               | INVD3BWP30P140LVT      | 0.001 |  -0.070 |   -0.069 | 
     | CTS_ccl_a_inv_00264/ZN                          |  v   | CTS_28                               | INVD3BWP30P140LVT      | 0.021 |  -0.049 |   -0.048 | 
     | CTS_ccl_a_inv_00076/I                           |  v   | CTS_28                               | CKND12BWP30P140LVT     | 0.002 |  -0.048 |   -0.046 | 
     | CTS_ccl_a_inv_00076/ZN                          |  ^   | CTS_29                               | CKND12BWP30P140LVT     | 0.018 |  -0.030 |   -0.028 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_3_/CP    |  ^   | CTS_29                               | DFQD4BWP30P140LVT      | 0.009 |  -0.021 |   -0.019 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_3_/Q     |  v   | i_cmd_id_3__inner_cmd_wire[3]        | DFQD4BWP30P140LVT      | 0.044 |   0.024 |    0.025 | 
     | bottom_half_3__mux_tree/ccpot_FE_RC_1126_0/A1   |  v   | i_cmd_id_3__inner_cmd_wire[3]        | NR2OPTPAD1BWP30P140LVT | 0.000 |   0.024 |    0.025 | 
     | bottom_half_3__mux_tree/ccpot_FE_RC_1126_0/ZN   |  ^   | bottom_half_3__mux_tree/FE_RN_423_0  | NR2OPTPAD1BWP30P140LVT | 0.010 |   0.034 |    0.035 | 
     | bottom_half_3__mux_tree/ccpot_FE_RC_1125_0/A1   |  ^   | bottom_half_3__mux_tree/FE_RN_423_0  | CKND2D4BWP30P140LVT    | 0.000 |   0.034 |    0.035 | 
     | bottom_half_3__mux_tree/ccpot_FE_RC_1125_0/ZN   |  v   | bottom_half_3__mux_tree/n19          | CKND2D4BWP30P140LVT    | 0.010 |   0.044 |    0.046 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_751_0/A1 |  v   | bottom_half_3__mux_tree/n19          | NR2D3BWP30P140LVT      | 0.000 |   0.045 |    0.046 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_751_0/ZN |  ^   | bottom_half_3__mux_tree/FE_RN_277_0  | NR2D3BWP30P140LVT      | 0.012 |   0.057 |    0.058 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_752_0/I  |  ^   | bottom_half_3__mux_tree/FE_RN_277_0  | CKND6BWP30P140LVT      | 0.000 |   0.057 |    0.058 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_752_0/ZN |  v   | bottom_half_3__mux_tree/FE_RN_3      | CKND6BWP30P140LVT      | 0.008 |   0.065 |    0.066 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_531_0/A2 |  v   | bottom_half_3__mux_tree/FE_RN_3      | NR2OPTIBD8BWP30P140LVT | 0.007 |   0.072 |    0.073 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_531_0/ZN |  ^   | bottom_half_3__mux_tree/n27          | NR2OPTIBD8BWP30P140LVT | 0.015 |   0.087 |    0.088 | 
     | bottom_half_3__mux_tree/ccpot_FE_OCPC783_n27/I  |  ^   | bottom_half_3__mux_tree/n27          | CKND6BWP30P140LVT      | 0.000 |   0.087 |    0.089 | 
     | bottom_half_3__mux_tree/ccpot_FE_OCPC783_n27/ZN |  v   | bottom_half_3__mux_tree/FE_OFN34_n27 | CKND6BWP30P140LVT      | 0.009 |   0.096 |    0.097 | 
     | bottom_half_3__mux_tree/U199/B1                 |  v   | bottom_half_3__mux_tree/FE_OFN34_n27 | MAOI22D2BWP30P140LVT   | 0.003 |   0.099 |    0.100 | 
     | bottom_half_3__mux_tree/U199/ZN                 |  v   | bottom_half_3__mux_tree/n165         | MAOI22D2BWP30P140LVT   | 0.021 |   0.120 |    0.121 | 
     | bottom_half_3__mux_tree/U200/B                  |  v   | bottom_half_3__mux_tree/n165         | IOA21D2BWP30P140LVT    | 0.000 |   0.120 |    0.121 | 
     | bottom_half_3__mux_tree/U200/ZN                 |  ^   | bottom_half_3__mux_tree/n166         | IOA21D2BWP30P140LVT    | 0.009 |   0.129 |    0.130 | 
     | bottom_half_3__mux_tree/U201/B                  |  ^   | bottom_half_3__mux_tree/n166         | AOI21D2BWP30P140LVT    | 0.000 |   0.129 |    0.131 | 
     | bottom_half_3__mux_tree/U201/ZN                 |  v   | bottom_half_3__mux_tree/n169         | AOI21D2BWP30P140LVT    | 0.011 |   0.140 |    0.141 | 
     | bottom_half_3__mux_tree/U204/A1                 |  v   | bottom_half_3__mux_tree/n169         | ND3D2BWP30P140LVT      | 0.001 |   0.140 |    0.142 | 
     | bottom_half_3__mux_tree/U204/ZN                 |  ^   | bottom_half_3__mux_tree/N370         | ND3D2BWP30P140LVT      | 0.008 |   0.148 |    0.150 | 
     | bottom_half_3__mux_tree/o_data_bus_reg_reg_1_/D |  ^   | bottom_half_3__mux_tree/N370         | DFQD1BWP30P140LVT      | 0.000 |   0.148 |    0.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |        |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk    |                   |       |  -0.108 |   -0.109 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk    | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.090 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42 | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.080 | 
     | CTS_ccl_inv_00321/I                              |  v   | CTS_42 | INVD4BWP30P140LVT | 0.001 |  -0.078 |   -0.079 | 
     | CTS_ccl_inv_00321/ZN                             |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.014 |  -0.064 |   -0.066 | 
     | CTS_ccl_a_inv_00313/I                            |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.006 |  -0.058 |   -0.059 | 
     | CTS_ccl_a_inv_00313/ZN                           |  v   | CTS_25 | INVD4BWP30P140LVT | 0.013 |  -0.044 |   -0.046 | 
     | CTS_ccl_a_inv_00295/I                            |  v   | CTS_25 | INVD6BWP30P140LVT | 0.001 |  -0.044 |   -0.045 | 
     | CTS_ccl_a_inv_00295/ZN                           |  ^   | CTS_24 | INVD6BWP30P140LVT | 0.013 |  -0.031 |   -0.032 | 
     | CTS_ccl_a_inv_00266/I                            |  ^   | CTS_24 | INVD8BWP30P140LVT | 0.001 |  -0.030 |   -0.031 | 
     | CTS_ccl_a_inv_00266/ZN                           |  v   | CTS_21 | INVD8BWP30P140LVT | 0.010 |  -0.020 |   -0.022 | 
     | CTS_ccl_a_inv_00124/I                            |  v   | CTS_21 | INVD6BWP30P140LVT | 0.000 |  -0.020 |   -0.021 | 
     | CTS_ccl_a_inv_00124/ZN                           |  ^   | CTS_20 | INVD6BWP30P140LVT | 0.028 |   0.008 |    0.007 | 
     | bottom_half_3__mux_tree/o_data_bus_reg_reg_1_/CP |  ^   | CTS_20 | DFQD1BWP30P140LVT | 0.003 |   0.011 |    0.009 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin bottom_half_2__mux_tree/o_data_bus_reg_reg_15_
/CP 
Endpoint:   bottom_half_2__mux_tree/o_data_bus_reg_reg_15_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_2_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.012
- Setup                         0.014
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.148
- Arrival Time                  0.147
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                 Net                  |            Cell            | Delay | Arrival | Required | 
     |                                                   |      |                                      |                            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                  |                            |       |  -0.126 |   -0.124 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk                                  | INVD6BWP30P140LVT          | 0.014 |  -0.112 |   -0.111 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42                               | INVD6BWP30P140LVT          | 0.009 |  -0.103 |   -0.102 | 
     | CTS_cdb_inv_00376/I                               |  v   | CTS_42                               | INVD1BWP30P140LVT          | 0.001 |  -0.103 |   -0.101 | 
     | CTS_cdb_inv_00376/ZN                              |  ^   | CTS_38                               | INVD1BWP30P140LVT          | 0.008 |  -0.095 |   -0.094 | 
     | CTS_cdb_inv_00377/I                               |  ^   | CTS_38                               | INVD1BWP30P140LVT          | 0.000 |  -0.095 |   -0.094 | 
     | CTS_cdb_inv_00377/ZN                              |  v   | CTS_35                               | INVD1BWP30P140LVT          | 0.007 |  -0.088 |   -0.087 | 
     | CTS_ccl_a_inv_00337/I                             |  v   | CTS_35                               | INVD2BWP30P140LVT          | 0.000 |  -0.088 |   -0.087 | 
     | CTS_ccl_a_inv_00337/ZN                            |  ^   | CTS_34                               | INVD2BWP30P140LVT          | 0.017 |  -0.072 |   -0.070 | 
     | CTS_ccl_a_inv_00264/I                             |  ^   | CTS_34                               | INVD3BWP30P140LVT          | 0.001 |  -0.070 |   -0.069 | 
     | CTS_ccl_a_inv_00264/ZN                            |  v   | CTS_28                               | INVD3BWP30P140LVT          | 0.021 |  -0.049 |   -0.048 | 
     | CTS_ccl_a_inv_00076/I                             |  v   | CTS_28                               | CKND12BWP30P140LVT         | 0.002 |  -0.048 |   -0.046 | 
     | CTS_ccl_a_inv_00076/ZN                            |  ^   | CTS_29                               | CKND12BWP30P140LVT         | 0.018 |  -0.030 |   -0.028 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_2_/CP      |  ^   | CTS_29                               | DFQD4BWP30P140LVT          | 0.009 |  -0.020 |   -0.019 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_2_/Q       |  v   | i_cmd_id_3__inner_cmd_wire[2]        | DFQD4BWP30P140LVT          | 0.045 |   0.025 |    0.027 | 
     | bottom_half_2__mux_tree/U49/B1                    |  v   | i_cmd_id_3__inner_cmd_wire[2]        | INR2D4BWP30P140LVT         | 0.000 |   0.025 |    0.027 | 
     | bottom_half_2__mux_tree/U49/ZN                    |  ^   | bottom_half_2__mux_tree/n15          | INR2D4BWP30P140LVT         | 0.008 |   0.033 |    0.034 | 
     | bottom_half_2__mux_tree/U28/A2                    |  ^   | bottom_half_2__mux_tree/n15          | CKND2D4BWP30P140LVT        | 0.000 |   0.033 |    0.034 | 
     | bottom_half_2__mux_tree/U28/ZN                    |  v   | bottom_half_2__mux_tree/n17          | CKND2D4BWP30P140LVT        | 0.009 |   0.042 |    0.044 | 
     | bottom_half_2__mux_tree/placeopt_U5_dup/A2        |  v   | bottom_half_2__mux_tree/n17          | OR2D8BWP30P140LVT          | 0.000 |   0.043 |    0.044 | 
     | bottom_half_2__mux_tree/placeopt_U5_dup/Z         |  v   | bottom_half_2__mux_tree/FE_RN_1      | OR2D8BWP30P140LVT          | 0.020 |   0.062 |    0.064 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_491_0/A1   |  v   | bottom_half_2__mux_tree/FE_RN_1      | NR2OPTIBD8BWP30P140LVT     | 0.008 |   0.070 |    0.072 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_491_0/ZN   |  ^   | bottom_half_2__mux_tree/n22          | NR2OPTIBD8BWP30P140LVT     | 0.015 |   0.086 |    0.087 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC202_n22/I  |  ^   | bottom_half_2__mux_tree/n22          | CKND12BWP30P140LVT         | 0.002 |   0.087 |    0.089 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC202_n22/ZN |  v   | bottom_half_2__mux_tree/FE_OFN85_n22 | CKND12BWP30P140LVT         | 0.008 |   0.095 |    0.097 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC205_n22/I  |  v   | bottom_half_2__mux_tree/FE_OFN85_n22 | INVD3BWP30P140LVT          | 0.004 |   0.099 |    0.101 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC205_n22/ZN |  ^   | bottom_half_2__mux_tree/FE_OFN38_n22 | INVD3BWP30P140LVT          | 0.007 |   0.106 |    0.107 | 
     | bottom_half_2__mux_tree/U252/A1                   |  ^   | bottom_half_2__mux_tree/FE_OFN38_n22 | AOI22D2BWP30P140LVT        | 0.000 |   0.106 |    0.107 | 
     | bottom_half_2__mux_tree/U252/ZN                   |  v   | bottom_half_2__mux_tree/n212         | AOI22D2BWP30P140LVT        | 0.010 |   0.116 |    0.118 | 
     | bottom_half_2__mux_tree/U253/B                    |  v   | bottom_half_2__mux_tree/n212         | IOA21D2BWP30P140LVT        | 0.000 |   0.117 |    0.118 | 
     | bottom_half_2__mux_tree/U253/ZN                   |  ^   | bottom_half_2__mux_tree/n213         | IOA21D2BWP30P140LVT        | 0.012 |   0.129 |    0.130 | 
     | bottom_half_2__mux_tree/U15/B                     |  ^   | bottom_half_2__mux_tree/n213         | AOI21OPTREPBD4BWP30P140LVT | 0.000 |   0.129 |    0.131 | 
     | bottom_half_2__mux_tree/U15/ZN                    |  v   | bottom_half_2__mux_tree/n221         | AOI21OPTREPBD4BWP30P140LVT | 0.008 |   0.138 |    0.139 | 
     | bottom_half_2__mux_tree/U258/A1                   |  v   | bottom_half_2__mux_tree/n221         | ND3D2BWP30P140LVT          | 0.001 |   0.139 |    0.141 | 
     | bottom_half_2__mux_tree/U258/ZN                   |  ^   | bottom_half_2__mux_tree/N384         | ND3D2BWP30P140LVT          | 0.007 |   0.147 |    0.148 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_15_/D  |  ^   | bottom_half_2__mux_tree/N384         | DFQD1BWP30P140LVT          | 0.000 |   0.147 |    0.148 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                    |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                                           |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                       |                     |       |  -0.108 |   -0.109 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                       | INVD6BWP30P140LVT   | 0.019 |  -0.089 |   -0.090 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                    | INVD6BWP30P140LVT   | 0.010 |  -0.079 |   -0.080 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                    | INVD4BWP30P140LVT   | 0.001 |  -0.078 |   -0.079 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                    | INVD4BWP30P140LVT   | 0.014 |  -0.064 |   -0.066 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                    | INVD4BWP30P140LVT   | 0.006 |  -0.058 |   -0.059 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                    | INVD4BWP30P140LVT   | 0.013 |  -0.044 |   -0.046 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                    | INVD6BWP30P140LVT   | 0.001 |  -0.044 |   -0.045 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                    | INVD6BWP30P140LVT   | 0.013 |  -0.031 |   -0.032 | 
     | CTS_ccl_a_inv_00266/I                              |  ^   | CTS_24                                    | INVD8BWP30P140LVT   | 0.001 |  -0.030 |   -0.031 | 
     | CTS_ccl_a_inv_00266/ZN                             |  v   | CTS_21                                    | INVD8BWP30P140LVT   | 0.010 |  -0.020 |   -0.022 | 
     | CTS_ccl_a_inv_00088/I                              |  v   | CTS_21                                    | INVD12BWP30P140LVT  | 0.001 |  -0.019 |   -0.020 | 
     | CTS_ccl_a_inv_00088/ZN                             |  ^   | CTS_22                                    | INVD12BWP30P140LVT  | 0.012 |  -0.006 |   -0.008 | 
     | bottom_half_2__mux_tree/ccpot_FE_USKC744_CTS_22/I  |  ^   | CTS_22                                    | INVD0P7BWP30P140LVT | 0.002 |  -0.005 |   -0.006 | 
     | bottom_half_2__mux_tree/ccpot_FE_USKC744_CTS_22/ZN |  v   | bottom_half_2__mux_tree/FE_USKN744_CTS_22 | INVD0P7BWP30P140LVT | 0.008 |   0.004 |    0.002 | 
     | bottom_half_2__mux_tree/ccpot_FE_USKC743_CTS_22/I  |  v   | bottom_half_2__mux_tree/FE_USKN744_CTS_22 | INVD0P7BWP30P140LVT | 0.000 |   0.004 |    0.002 | 
     | bottom_half_2__mux_tree/ccpot_FE_USKC743_CTS_22/ZN |  ^   | bottom_half_2__mux_tree/FE_USKN743_CTS_22 | INVD0P7BWP30P140LVT | 0.008 |   0.012 |    0.010 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_15_/CP  |  ^   | bottom_half_2__mux_tree/FE_USKN743_CTS_22 | DFQD1BWP30P140LVT   | 0.000 |   0.012 |    0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin bottom_half_1__mux_tree/o_data_bus_reg_reg_14_
/CP 
Endpoint:   bottom_half_1__mux_tree/o_data_bus_reg_reg_14_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_0__cmd_pipeline/o_cmd_reg_reg_1_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.010
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.150
- Arrival Time                  0.148
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                 Net                  |            Cell            | Delay | Arrival | Required | 
     |                                                   |      |                                      |                            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                  |                            |       |  -0.126 |   -0.124 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk                                  | INVD6BWP30P140LVT          | 0.014 |  -0.112 |   -0.111 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42                               | INVD6BWP30P140LVT          | 0.009 |  -0.103 |   -0.102 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42                               | INVD4BWP30P140LVT          | 0.001 |  -0.102 |   -0.101 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26                               | INVD4BWP30P140LVT          | 0.012 |  -0.091 |   -0.089 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26                               | INVD4BWP30P140LVT          | 0.006 |  -0.084 |   -0.083 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25                               | INVD4BWP30P140LVT          | 0.013 |  -0.071 |   -0.070 | 
     | CTS_ccl_a_inv_00295/I                             |  v   | CTS_25                               | INVD6BWP30P140LVT          | 0.001 |  -0.070 |   -0.069 | 
     | CTS_ccl_a_inv_00295/ZN                            |  ^   | CTS_24                               | INVD6BWP30P140LVT          | 0.013 |  -0.057 |   -0.056 | 
     | CTS_ccl_a_inv_00266/I                             |  ^   | CTS_24                               | INVD8BWP30P140LVT          | 0.001 |  -0.056 |   -0.055 | 
     | CTS_ccl_a_inv_00266/ZN                            |  v   | CTS_21                               | INVD8BWP30P140LVT          | 0.010 |  -0.047 |   -0.046 | 
     | CTS_ccl_a_inv_00088/I                             |  v   | CTS_21                               | INVD12BWP30P140LVT         | 0.001 |  -0.045 |   -0.044 | 
     | CTS_ccl_a_inv_00088/ZN                            |  ^   | CTS_22                               | INVD12BWP30P140LVT         | 0.012 |  -0.033 |   -0.032 | 
     | i_cmd_id_0__cmd_pipeline/o_cmd_reg_reg_1_/CP      |  ^   | CTS_22                               | DFQD1BWP30P140LVT          | 0.009 |  -0.024 |   -0.023 | 
     | i_cmd_id_0__cmd_pipeline/o_cmd_reg_reg_1_/Q       |  v   | i_cmd_id_0__inner_cmd_wire[1]        | DFQD1BWP30P140LVT          | 0.054 |   0.030 |    0.031 | 
     | bottom_half_1__mux_tree/placeopt_FE_RC_100_0/A1   |  v   | i_cmd_id_0__inner_cmd_wire[1]        | NR3D2BWP30P140LVT          | 0.000 |   0.030 |    0.031 | 
     | bottom_half_1__mux_tree/placeopt_FE_RC_100_0/ZN   |  ^   | bottom_half_1__mux_tree/n15          | NR3D2BWP30P140LVT          | 0.019 |   0.049 |    0.051 | 
     | bottom_half_1__mux_tree/U6/A1                     |  ^   | bottom_half_1__mux_tree/n15          | CKND2D8BWP30P140LVT        | 0.001 |   0.051 |    0.052 | 
     | bottom_half_1__mux_tree/U6/ZN                     |  v   | bottom_half_1__mux_tree/n22          | CKND2D8BWP30P140LVT        | 0.013 |   0.064 |    0.066 | 
     | bottom_half_1__mux_tree/U36/B1                    |  v   | bottom_half_1__mux_tree/n22          | INR2D4BWP30P140LVT         | 0.003 |   0.067 |    0.068 | 
     | bottom_half_1__mux_tree/U36/ZN                    |  ^   | bottom_half_1__mux_tree/n24          | INR2D4BWP30P140LVT         | 0.014 |   0.080 |    0.082 | 
     | bottom_half_1__mux_tree/placeopt_FE_OFC216_n24/I  |  ^   | bottom_half_1__mux_tree/n24          | INVD8BWP30P140LVT          | 0.001 |   0.081 |    0.082 | 
     | bottom_half_1__mux_tree/placeopt_FE_OFC216_n24/ZN |  v   | bottom_half_1__mux_tree/FE_OFN91_n24 | INVD8BWP30P140LVT          | 0.008 |   0.089 |    0.090 | 
     | bottom_half_1__mux_tree/placeopt_FE_OFC219_n24/I  |  v   | bottom_half_1__mux_tree/FE_OFN91_n24 | INVD4BWP30P140LVT          | 0.001 |   0.090 |    0.091 | 
     | bottom_half_1__mux_tree/placeopt_FE_OFC219_n24/ZN |  ^   | bottom_half_1__mux_tree/FE_OFN92_n24 | INVD4BWP30P140LVT          | 0.011 |   0.101 |    0.102 | 
     | bottom_half_1__mux_tree/placeopt_FE_RC_125_0/A1   |  ^   | bottom_half_1__mux_tree/FE_OFN92_n24 | AOI22D1P5BWP30P140LVT      | 0.001 |   0.102 |    0.103 | 
     | bottom_half_1__mux_tree/placeopt_FE_RC_125_0/ZN   |  v   | bottom_half_1__mux_tree/n25          | AOI22D1P5BWP30P140LVT      | 0.013 |   0.115 |    0.116 | 
     | bottom_half_1__mux_tree/U40/B                     |  v   | bottom_half_1__mux_tree/n25          | IOA21D2BWP30P140LVT        | 0.000 |   0.115 |    0.117 | 
     | bottom_half_1__mux_tree/U40/ZN                    |  ^   | bottom_half_1__mux_tree/n26          | IOA21D2BWP30P140LVT        | 0.010 |   0.126 |    0.127 | 
     | bottom_half_1__mux_tree/U10/B                     |  ^   | bottom_half_1__mux_tree/n26          | AOI21OPTREPBD1BWP30P140LVT | 0.000 |   0.126 |    0.127 | 
     | bottom_half_1__mux_tree/U10/ZN                    |  v   | bottom_half_1__mux_tree/n45          | AOI21OPTREPBD1BWP30P140LVT | 0.011 |   0.137 |    0.138 | 
     | bottom_half_1__mux_tree/U62/A1                    |  v   | bottom_half_1__mux_tree/n45          | ND3D1BWP30P140LVT          | 0.000 |   0.137 |    0.139 | 
     | bottom_half_1__mux_tree/U62/ZN                    |  ^   | bottom_half_1__mux_tree/N383         | ND3D1BWP30P140LVT          | 0.011 |   0.148 |    0.150 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_14_/D  |  ^   | bottom_half_1__mux_tree/N383         | DFQD1BWP30P140LVT          | 0.000 |   0.148 |    0.150 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |        |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk    |                   |       |  -0.108 |   -0.109 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk    | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.090 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42 | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.080 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42 | INVD4BWP30P140LVT | 0.001 |  -0.078 |   -0.079 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.014 |  -0.064 |   -0.066 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.006 |  -0.058 |   -0.059 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25 | INVD4BWP30P140LVT | 0.013 |  -0.044 |   -0.046 | 
     | CTS_ccl_a_inv_00295/I                             |  v   | CTS_25 | INVD6BWP30P140LVT | 0.001 |  -0.044 |   -0.045 | 
     | CTS_ccl_a_inv_00295/ZN                            |  ^   | CTS_24 | INVD6BWP30P140LVT | 0.013 |  -0.031 |   -0.032 | 
     | CTS_ccl_a_inv_00266/I                             |  ^   | CTS_24 | INVD8BWP30P140LVT | 0.001 |  -0.030 |   -0.031 | 
     | CTS_ccl_a_inv_00266/ZN                            |  v   | CTS_21 | INVD8BWP30P140LVT | 0.010 |  -0.020 |   -0.022 | 
     | CTS_ccl_a_inv_00124/I                             |  v   | CTS_21 | INVD6BWP30P140LVT | 0.000 |  -0.020 |   -0.021 | 
     | CTS_ccl_a_inv_00124/ZN                            |  ^   | CTS_20 | INVD6BWP30P140LVT | 0.028 |   0.008 |    0.007 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_14_/CP |  ^   | CTS_20 | DFQD1BWP30P140LVT | 0.002 |   0.010 |    0.009 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin bottom_half_4__mux_tree/o_data_bus_reg_reg_10_
/CP 
Endpoint:   bottom_half_4__mux_tree/o_data_bus_reg_reg_10_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.030
- Setup                         0.010
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.170
- Arrival Time                  0.168
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                        |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                    |                        |       |  -0.126 |   -0.124 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                    | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.111 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                 | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.102 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                 | INVD4BWP30P140LVT      | 0.001 |  -0.102 |   -0.101 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.012 |  -0.091 |   -0.089 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.006 |  -0.084 |   -0.083 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                 | INVD4BWP30P140LVT      | 0.013 |  -0.071 |   -0.070 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                 | INVD6BWP30P140LVT      | 0.001 |  -0.070 |   -0.069 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                 | INVD6BWP30P140LVT      | 0.013 |  -0.057 |   -0.056 | 
     | CTS_ccl_a_inv_00258/I                              |  ^   | CTS_24                                 | INVD3BWP30P140LVT      | 0.001 |  -0.056 |   -0.054 | 
     | CTS_ccl_a_inv_00258/ZN                             |  v   | CTS_13                                 | INVD3BWP30P140LVT      | 0.014 |  -0.042 |   -0.040 | 
     | CTS_ccl_a_inv_00074/I                              |  v   | CTS_13                                 | INVD6BWP30P140LVT      | 0.001 |  -0.041 |   -0.039 | 
     | CTS_ccl_a_inv_00074/ZN                             |  ^   | CTS_15                                 | INVD6BWP30P140LVT      | 0.026 |  -0.015 |   -0.014 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/CP       |  ^   | CTS_15                                 | DFQD4BWP30P140LVT      | 0.006 |  -0.009 |   -0.007 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q        |  v   | i_cmd_id_6__inner_cmd_wire[4]          | DFQD4BWP30P140LVT      | 0.047 |   0.038 |    0.039 | 
     | bottom_half_4__mux_tree/U32/A2                     |  v   | i_cmd_id_6__inner_cmd_wire[4]          | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.038 |    0.040 | 
     | bottom_half_4__mux_tree/U32/ZN                     |  ^   | bottom_half_4__mux_tree/n9             | NR2OPTIBD4BWP30P140LVT | 0.012 |   0.050 |    0.052 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/A2    |  ^   | bottom_half_4__mux_tree/n9             | CKND2D8BWP30P140LVT    | 0.000 |   0.051 |    0.052 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/ZN    |  v   | bottom_half_4__mux_tree/n27            | CKND2D8BWP30P140LVT    | 0.013 |   0.063 |    0.065 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/A1    |  v   | bottom_half_4__mux_tree/n27            | NR2OPTIBD6BWP30P140LVT | 0.010 |   0.073 |    0.074 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/ZN    |  ^   | bottom_half_4__mux_tree/n40            | NR2OPTIBD6BWP30P140LVT | 0.017 |   0.090 |    0.092 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/I     |  ^   | bottom_half_4__mux_tree/n40            | INVD4BWP30P140LVT      | 0.002 |   0.092 |    0.093 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/ZN    |  v   | bottom_half_4__mux_tree/FE_RN_174_0    | INVD4BWP30P140LVT      | 0.006 |   0.098 |    0.099 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/A1    |  v   | bottom_half_4__mux_tree/FE_RN_174_0    | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.098 |    0.099 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/ZN    |  ^   | bottom_half_4__mux_tree/n31            | NR2OPTPAD4BWP30P140LVT | 0.009 |   0.106 |    0.108 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC329_n31/I  |  ^   | bottom_half_4__mux_tree/n31            | CKND6BWP30P140LVT      | 0.000 |   0.107 |    0.108 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC329_n31/ZN |  v   | bottom_half_4__mux_tree/FE_OFN97_n31   | CKND6BWP30P140LVT      | 0.009 |   0.116 |    0.117 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC334_n31/I  |  v   | bottom_half_4__mux_tree/FE_OFN97_n31   | INVD3BWP30P140LVT      | 0.003 |   0.118 |    0.120 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC334_n31/ZN |  ^   | bottom_half_4__mux_tree/FE_OCPN175_n31 | INVD3BWP30P140LVT      | 0.014 |   0.133 |    0.134 | 
     | bottom_half_4__mux_tree/U92/A1                     |  ^   | bottom_half_4__mux_tree/FE_OCPN175_n31 | AOI22D2BWP30P140LVT    | 0.002 |   0.134 |    0.136 | 
     | bottom_half_4__mux_tree/U92/ZN                     |  v   | bottom_half_4__mux_tree/n73            | AOI22D2BWP30P140LVT    | 0.020 |   0.154 |    0.156 | 
     | bottom_half_4__mux_tree/U94/A2                     |  v   | bottom_half_4__mux_tree/n73            | ND3D1BWP30P140LVT      | 0.001 |   0.155 |    0.157 | 
     | bottom_half_4__mux_tree/U94/ZN                     |  ^   | bottom_half_4__mux_tree/N379           | ND3D1BWP30P140LVT      | 0.013 |   0.168 |    0.170 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_10_/D   |  ^   | bottom_half_4__mux_tree/N379           | DFQD1BWP30P140LVT      | 0.000 |   0.168 |    0.170 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                   |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                   |       |  -0.108 |   -0.109 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk               | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.090 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42            | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.080 | 
     | CTS_cdb_inv_00376/I                               |  v   | CTS_42            | INVD1BWP30P140LVT | 0.001 |  -0.078 |   -0.080 | 
     | CTS_cdb_inv_00376/ZN                              |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.009 |  -0.069 |   -0.071 | 
     | CTS_cdb_inv_00377/I                               |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.000 |  -0.069 |   -0.071 | 
     | CTS_cdb_inv_00377/ZN                              |  v   | CTS_35            | INVD1BWP30P140LVT | 0.007 |  -0.062 |   -0.064 | 
     | CTS_ccl_a_inv_00337/I                             |  v   | CTS_35            | INVD2BWP30P140LVT | 0.000 |  -0.062 |   -0.064 | 
     | CTS_ccl_a_inv_00337/ZN                            |  ^   | CTS_34            | INVD2BWP30P140LVT | 0.017 |  -0.045 |   -0.047 | 
     | CTS_ccl_a_inv_00264/I                             |  ^   | CTS_34            | INVD3BWP30P140LVT | 0.001 |  -0.044 |   -0.046 | 
     | CTS_ccl_a_inv_00264/ZN                            |  v   | CTS_28            | INVD3BWP30P140LVT | 0.021 |  -0.023 |   -0.025 | 
     | CTS_ccl_a_inv_00086/I                             |  v   | CTS_28            | INVD6BWP30P140LVT | 0.001 |  -0.022 |   -0.023 | 
     | CTS_ccl_a_inv_00086/ZN                            |  ^   | FE_USKN731_CTS_27 | INVD6BWP30P140LVT | 0.007 |  -0.015 |   -0.016 | 
     | ccpot_FE_USKC731_CTS_27/I                         |  ^   | FE_USKN731_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.015 |   -0.016 | 
     | ccpot_FE_USKC731_CTS_27/ZN                        |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.005 |  -0.010 |   -0.011 | 
     | ccpot_FE_USKC732_CTS_27/I                         |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.010 |   -0.011 | 
     | ccpot_FE_USKC732_CTS_27/ZN                        |  ^   | CTS_27            | CKND4BWP30P140LVT | 0.036 |   0.026 |    0.025 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_10_/CP |  ^   | CTS_27            | DFQD1BWP30P140LVT | 0.004 |   0.030 |    0.029 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_reg_13_
/CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_13_/D (v) checked with  
leading edge of 'clk'
Beginpoint: top_half_5__wire_pipeline/o_valid_reg_reg_7_/Q   (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.015
- Setup                        -0.002
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.167
- Arrival Time                  0.165
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                  Net                   |          Cell           | Delay | Arrival | Required | 
     |                                                  |      |                                        |                         |       |  Time   |   Time   | 
     |--------------------------------------------------+------+----------------------------------------+-------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                    |                         |       |  -0.126 |   -0.124 | 
     | CTS_cci_inv_00344/I                              |  ^   | clk                                    | INVD4BWP30P140LVT       | 0.001 |  -0.124 |   -0.123 | 
     | CTS_cci_inv_00344/ZN                             |  v   | FE_USKN733_CTS_83                      | INVD4BWP30P140LVT       | 0.004 |  -0.120 |   -0.119 | 
     | ccpot_FE_USKC733_CTS_83/I                        |  v   | FE_USKN733_CTS_83                      | CKND6BWP30P140LVT       | 0.000 |  -0.120 |   -0.118 | 
     | ccpot_FE_USKC733_CTS_83/ZN                       |  ^   | FE_USKN734_CTS_83                      | CKND6BWP30P140LVT       | 0.004 |  -0.116 |   -0.114 | 
     | ccpot_FE_USKC734_CTS_83/I                        |  ^   | FE_USKN734_CTS_83                      | CKND6BWP30P140LVT       | 0.000 |  -0.115 |   -0.114 | 
     | ccpot_FE_USKC734_CTS_83/ZN                       |  v   | CTS_83                                 | CKND6BWP30P140LVT       | 0.007 |  -0.109 |   -0.107 | 
     | CTS_ccl_inv_00322/I                              |  v   | CTS_83                                 | CKND3BWP30P140LVT       | 0.012 |  -0.096 |   -0.095 | 
     | CTS_ccl_inv_00322/ZN                             |  ^   | CTS_82                                 | CKND3BWP30P140LVT       | 0.022 |  -0.074 |   -0.073 | 
     | CTS_ccl_a_inv_00315/I                            |  ^   | CTS_82                                 | INVD8BWP30P140LVT       | 0.001 |  -0.073 |   -0.072 | 
     | CTS_ccl_a_inv_00315/ZN                           |  v   | CTS_77                                 | INVD8BWP30P140LVT       | 0.010 |  -0.063 |   -0.062 | 
     | CTS_ccl_a_inv_00301/I                            |  v   | CTS_77                                 | INVD6BWP30P140LVT       | 0.001 |  -0.063 |   -0.061 | 
     | CTS_ccl_a_inv_00301/ZN                           |  ^   | CTS_76                                 | INVD6BWP30P140LVT       | 0.010 |  -0.053 |   -0.052 | 
     | CTS_ccl_a_inv_00252/I                            |  ^   | CTS_76                                 | INVD3BWP30P140LVT       | 0.001 |  -0.052 |   -0.051 | 
     | CTS_ccl_a_inv_00252/ZN                           |  v   | CTS_56                                 | INVD3BWP30P140LVT       | 0.014 |  -0.038 |   -0.036 | 
     | CTS_ccl_a_inv_00098/I                            |  v   | CTS_56                                 | INVD6BWP30P140LVT       | 0.002 |  -0.036 |   -0.034 | 
     | CTS_ccl_a_inv_00098/ZN                           |  ^   | CTS_58                                 | INVD6BWP30P140LVT       | 0.030 |  -0.006 |   -0.005 | 
     | top_half_5__wire_pipeline/o_valid_reg_reg_7_/CP  |  ^   | CTS_58                                 | DFQD2BWP30P140LVT       | 0.004 |  -0.002 |   -0.000 | 
     | top_half_5__wire_pipeline/o_valid_reg_reg_7_/Q   |  v   | inner_valid_wire[47]                   | DFQD2BWP30P140LVT       | 0.056 |   0.055 |    0.056 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1122_0/A2    |  v   | inner_valid_wire[47]                   | CKND2D3BWP30P140LVT     | 0.002 |   0.056 |    0.058 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1122_0/ZN    |  ^   | bottom_half_7__mux_tree/FE_RN_421_0    | CKND2D3BWP30P140LVT     | 0.023 |   0.080 |    0.081 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1121_0/A2    |  ^   | bottom_half_7__mux_tree/FE_RN_421_0    | NR2OPTIBD12BWP30P140LVT | 0.003 |   0.083 |    0.085 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1121_0/ZN    |  v   | bottom_half_7__mux_tree/n66            | NR2OPTIBD12BWP30P140LVT | 0.010 |   0.093 |    0.094 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC745_n66/I   |  v   | bottom_half_7__mux_tree/n66            | BUFFD4BWP30P140LVT      | 0.001 |   0.093 |    0.095 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC745_n66/Z   |  v   | bottom_half_7__mux_tree/FE_OCPN745_n66 | BUFFD4BWP30P140LVT      | 0.014 |   0.107 |    0.109 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC731_n66/I   |  v   | bottom_half_7__mux_tree/FE_OCPN745_n66 | INVD4BWP30P140LVT       | 0.000 |   0.108 |    0.109 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC731_n66/ZN  |  ^   | bottom_half_7__mux_tree/FE_OFN37_n26   | INVD4BWP30P140LVT       | 0.006 |   0.113 |    0.115 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1207_0/A1    |  ^   | bottom_half_7__mux_tree/FE_OFN37_n26   | OA21D4BWP30P140LVT      | 0.001 |   0.114 |    0.115 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1207_0/Z     |  ^   | bottom_half_7__mux_tree/n67            | OA21D4BWP30P140LVT      | 0.017 |   0.131 |    0.132 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1128_0/A1    |  ^   | bottom_half_7__mux_tree/n67            | ND2D4BWP30P140LVT       | 0.000 |   0.131 |    0.133 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1128_0/ZN    |  v   | bottom_half_7__mux_tree/n68            | ND2D4BWP30P140LVT       | 0.011 |   0.142 |    0.143 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_508_0/A1  |  v   | bottom_half_7__mux_tree/n68            | NR2D2BWP30P140LVT       | 0.001 |   0.143 |    0.144 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_508_0/ZN  |  ^   | bottom_half_7__mux_tree/n71            | NR2D2BWP30P140LVT       | 0.012 |   0.155 |    0.156 | 
     | bottom_half_7__mux_tree/U87/A1                   |  ^   | bottom_half_7__mux_tree/n71            | ND3D2BWP30P140LVT       | 0.000 |   0.155 |    0.157 | 
     | bottom_half_7__mux_tree/U87/ZN                   |  v   | bottom_half_7__mux_tree/N382           | ND3D2BWP30P140LVT       | 0.010 |   0.165 |    0.167 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_13_/D |  v   | bottom_half_7__mux_tree/N382           | DFQD4BWP30P140LVT       | 0.000 |   0.165 |    0.167 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |        |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk    |                   |       |  -0.108 |   -0.109 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk    | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.090 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42 | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.080 | 
     | CTS_cdb_inv_00376/I                               |  v   | CTS_42 | INVD1BWP30P140LVT | 0.001 |  -0.078 |   -0.080 | 
     | CTS_cdb_inv_00376/ZN                              |  ^   | CTS_38 | INVD1BWP30P140LVT | 0.009 |  -0.069 |   -0.071 | 
     | CTS_cdb_inv_00377/I                               |  ^   | CTS_38 | INVD1BWP30P140LVT | 0.000 |  -0.069 |   -0.071 | 
     | CTS_cdb_inv_00377/ZN                              |  v   | CTS_35 | INVD1BWP30P140LVT | 0.007 |  -0.062 |   -0.064 | 
     | CTS_ccl_a_inv_00337/I                             |  v   | CTS_35 | INVD2BWP30P140LVT | 0.000 |  -0.062 |   -0.064 | 
     | CTS_ccl_a_inv_00337/ZN                            |  ^   | CTS_34 | INVD2BWP30P140LVT | 0.017 |  -0.045 |   -0.047 | 
     | CTS_ccl_a_inv_00272/I                             |  ^   | CTS_34 | INVD2BWP30P140LVT | 0.001 |  -0.044 |   -0.045 | 
     | CTS_ccl_a_inv_00272/ZN                            |  v   | CTS_31 | INVD2BWP30P140LVT | 0.015 |  -0.029 |   -0.031 | 
     | CTS_ccl_a_inv_00062/I                             |  v   | CTS_31 | INVD4BWP30P140LVT | 0.000 |  -0.029 |   -0.030 | 
     | CTS_ccl_a_inv_00062/ZN                            |  ^   | CTS_32 | INVD4BWP30P140LVT | 0.040 |   0.011 |    0.010 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_13_/CP |  ^   | CTS_32 | DFQD4BWP30P140LVT | 0.004 |   0.015 |    0.014 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin bottom_half_4__mux_tree/o_data_bus_reg_reg_8_/
CP 
Endpoint:   bottom_half_4__mux_tree/o_data_bus_reg_reg_8_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.031
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.171
- Arrival Time                  0.169
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                        |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                    |                        |       |  -0.126 |   -0.124 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                    | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.110 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                 | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.102 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                 | INVD4BWP30P140LVT      | 0.001 |  -0.102 |   -0.101 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.012 |  -0.091 |   -0.089 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.006 |  -0.084 |   -0.083 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                 | INVD4BWP30P140LVT      | 0.013 |  -0.071 |   -0.069 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                 | INVD6BWP30P140LVT      | 0.001 |  -0.070 |   -0.069 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                 | INVD6BWP30P140LVT      | 0.013 |  -0.057 |   -0.056 | 
     | CTS_ccl_a_inv_00258/I                              |  ^   | CTS_24                                 | INVD3BWP30P140LVT      | 0.001 |  -0.056 |   -0.054 | 
     | CTS_ccl_a_inv_00258/ZN                             |  v   | CTS_13                                 | INVD3BWP30P140LVT      | 0.014 |  -0.042 |   -0.040 | 
     | CTS_ccl_a_inv_00074/I                              |  v   | CTS_13                                 | INVD6BWP30P140LVT      | 0.001 |  -0.041 |   -0.039 | 
     | CTS_ccl_a_inv_00074/ZN                             |  ^   | CTS_15                                 | INVD6BWP30P140LVT      | 0.026 |  -0.015 |   -0.014 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/CP       |  ^   | CTS_15                                 | DFQD4BWP30P140LVT      | 0.006 |  -0.009 |   -0.007 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q        |  v   | i_cmd_id_6__inner_cmd_wire[4]          | DFQD4BWP30P140LVT      | 0.047 |   0.038 |    0.039 | 
     | bottom_half_4__mux_tree/U32/A2                     |  v   | i_cmd_id_6__inner_cmd_wire[4]          | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.038 |    0.040 | 
     | bottom_half_4__mux_tree/U32/ZN                     |  ^   | bottom_half_4__mux_tree/n9             | NR2OPTIBD4BWP30P140LVT | 0.012 |   0.050 |    0.052 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/A2    |  ^   | bottom_half_4__mux_tree/n9             | CKND2D8BWP30P140LVT    | 0.000 |   0.051 |    0.052 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/ZN    |  v   | bottom_half_4__mux_tree/n27            | CKND2D8BWP30P140LVT    | 0.013 |   0.063 |    0.065 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/A1    |  v   | bottom_half_4__mux_tree/n27            | NR2OPTIBD6BWP30P140LVT | 0.010 |   0.073 |    0.074 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/ZN    |  ^   | bottom_half_4__mux_tree/n40            | NR2OPTIBD6BWP30P140LVT | 0.017 |   0.090 |    0.092 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/I     |  ^   | bottom_half_4__mux_tree/n40            | INVD4BWP30P140LVT      | 0.002 |   0.092 |    0.093 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/ZN    |  v   | bottom_half_4__mux_tree/FE_RN_174_0    | INVD4BWP30P140LVT      | 0.006 |   0.098 |    0.099 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/A1    |  v   | bottom_half_4__mux_tree/FE_RN_174_0    | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.098 |    0.099 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/ZN    |  ^   | bottom_half_4__mux_tree/n31            | NR2OPTPAD4BWP30P140LVT | 0.009 |   0.106 |    0.108 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC329_n31/I  |  ^   | bottom_half_4__mux_tree/n31            | CKND6BWP30P140LVT      | 0.000 |   0.107 |    0.108 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC329_n31/ZN |  v   | bottom_half_4__mux_tree/FE_OFN97_n31   | CKND6BWP30P140LVT      | 0.009 |   0.116 |    0.117 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC332_n31/I  |  v   | bottom_half_4__mux_tree/FE_OFN97_n31   | INVD4BWP30P140LVT      | 0.006 |   0.121 |    0.123 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC332_n31/ZN |  ^   | bottom_half_4__mux_tree/FE_OCPN173_n31 | INVD4BWP30P140LVT      | 0.012 |   0.133 |    0.134 | 
     | bottom_half_4__mux_tree/U104/A1                    |  ^   | bottom_half_4__mux_tree/FE_OCPN173_n31 | AOI22D2BWP30P140LVT    | 0.000 |   0.133 |    0.135 | 
     | bottom_half_4__mux_tree/U104/ZN                    |  v   | bottom_half_4__mux_tree/n83            | AOI22D2BWP30P140LVT    | 0.022 |   0.156 |    0.157 | 
     | bottom_half_4__mux_tree/U106/A2                    |  v   | bottom_half_4__mux_tree/n83            | ND3D2BWP30P140LVT      | 0.002 |   0.157 |    0.159 | 
     | bottom_half_4__mux_tree/U106/ZN                    |  ^   | bottom_half_4__mux_tree/N377           | ND3D2BWP30P140LVT      | 0.012 |   0.169 |    0.171 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_8_/D    |  ^   | bottom_half_4__mux_tree/N377           | DFQD1BWP30P140LVT      | 0.000 |   0.169 |    0.171 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                  |      |                   |                     |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk               |                     |       |  -0.108 |   -0.109 | 
     | CTS_cci_inv_00344/I                              |  ^   | clk               | INVD4BWP30P140LVT   | 0.002 |  -0.106 |   -0.108 | 
     | CTS_cci_inv_00344/ZN                             |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.099 |   -0.100 | 
     | ccpot_FE_USKC733_CTS_83/I                        |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.099 |   -0.100 | 
     | ccpot_FE_USKC733_CTS_83/ZN                       |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.093 |   -0.094 | 
     | ccpot_FE_USKC734_CTS_83/I                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.093 |   -0.094 | 
     | ccpot_FE_USKC734_CTS_83/ZN                       |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.085 |   -0.087 | 
     | CTS_ccl_inv_00322/I                              |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.012 |  -0.073 |   -0.075 | 
     | CTS_ccl_inv_00322/ZN                             |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.022 |  -0.051 |   -0.052 | 
     | CTS_ccl_a_inv_00256/I                            |  ^   | CTS_82            | INVD0BWP30P140LVT   | 0.002 |  -0.049 |   -0.050 | 
     | CTS_ccl_a_inv_00256/ZN                           |  v   | FE_USKN727_CTS_41 | INVD0BWP30P140LVT   | 0.011 |  -0.038 |   -0.039 | 
     | ccpot_FE_USKC727_CTS_41/I                        |  v   | FE_USKN727_CTS_41 | INVD1P5BWP30P140LVT | 0.000 |  -0.038 |   -0.039 | 
     | ccpot_FE_USKC727_CTS_41/ZN                       |  ^   | FE_USKN728_CTS_41 | INVD1P5BWP30P140LVT | 0.007 |  -0.031 |   -0.032 | 
     | ccpot_FE_USKC728_CTS_41/I                        |  ^   | FE_USKN728_CTS_41 | INVD1P5BWP30P140LVT | 0.000 |  -0.031 |   -0.032 | 
     | ccpot_FE_USKC728_CTS_41/ZN                       |  v   | CTS_41            | INVD1P5BWP30P140LVT | 0.015 |  -0.016 |   -0.017 | 
     | CTS_ccl_a_inv_00102/I                            |  v   | CTS_41            | INVD4BWP30P140LVT   | 0.000 |  -0.015 |   -0.017 | 
     | CTS_ccl_a_inv_00102/ZN                           |  ^   | CTS_50            | INVD4BWP30P140LVT   | 0.044 |   0.029 |    0.027 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_8_/CP |  ^   | CTS_50            | DFQD1BWP30P140LVT   | 0.002 |   0.031 |    0.030 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_reg_0_/
CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_0_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_7_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.015
- Setup                         0.010
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.155
- Arrival Time                  0.153
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                   Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                  |      |                                         |                        |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                     |                        |       |  -0.126 |   -0.124 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk                                     | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.110 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42                                  | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.102 | 
     | CTS_ccl_inv_00321/I                              |  v   | CTS_42                                  | INVD4BWP30P140LVT      | 0.001 |  -0.102 |   -0.101 | 
     | CTS_ccl_inv_00321/ZN                             |  ^   | CTS_26                                  | INVD4BWP30P140LVT      | 0.012 |  -0.091 |   -0.089 | 
     | CTS_ccl_a_inv_00313/I                            |  ^   | CTS_26                                  | INVD4BWP30P140LVT      | 0.006 |  -0.084 |   -0.083 | 
     | CTS_ccl_a_inv_00313/ZN                           |  v   | CTS_25                                  | INVD4BWP30P140LVT      | 0.013 |  -0.071 |   -0.069 | 
     | CTS_ccl_a_inv_00295/I                            |  v   | CTS_25                                  | INVD6BWP30P140LVT      | 0.001 |  -0.070 |   -0.069 | 
     | CTS_ccl_a_inv_00295/ZN                           |  ^   | CTS_24                                  | INVD6BWP30P140LVT      | 0.013 |  -0.057 |   -0.056 | 
     | CTS_ccl_a_inv_00266/I                            |  ^   | CTS_24                                  | INVD8BWP30P140LVT      | 0.001 |  -0.056 |   -0.055 | 
     | CTS_ccl_a_inv_00266/ZN                           |  v   | CTS_21                                  | INVD8BWP30P140LVT      | 0.010 |  -0.047 |   -0.045 | 
     | CTS_ccl_a_inv_00124/I                            |  v   | CTS_21                                  | INVD6BWP30P140LVT      | 0.000 |  -0.047 |   -0.045 | 
     | CTS_ccl_a_inv_00124/ZN                           |  ^   | CTS_20                                  | INVD6BWP30P140LVT      | 0.028 |  -0.019 |   -0.017 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_7_/CP     |  ^   | CTS_20                                  | DFQD4BWP30P140LVT      | 0.003 |  -0.015 |   -0.014 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_7_/Q      |  v   | i_cmd_id_5__inner_cmd_wire[7]           | DFQD4BWP30P140LVT      | 0.047 |   0.032 |    0.034 | 
     | bottom_half_7__mux_tree/U29/A2                   |  v   | i_cmd_id_5__inner_cmd_wire[7]           | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.032 |    0.034 | 
     | bottom_half_7__mux_tree/U29/ZN                   |  ^   | bottom_half_7__mux_tree/n12             | NR2OPTIBD4BWP30P140LVT | 0.010 |   0.043 |    0.044 | 
     | bottom_half_7__mux_tree/U32/A1                   |  ^   | bottom_half_7__mux_tree/n12             | CKND2D8BWP30P140LVT    | 0.000 |   0.043 |    0.045 | 
     | bottom_half_7__mux_tree/U32/ZN                   |  v   | bottom_half_7__mux_tree/n42             | CKND2D8BWP30P140LVT    | 0.011 |   0.054 |    0.056 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1200_0/B2    |  v   | bottom_half_7__mux_tree/n42             | INR3D1BWP30P140LVT     | 0.012 |   0.066 |    0.068 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1200_0/ZN    |  ^   | bottom_half_7__mux_tree/n43             | INR3D1BWP30P140LVT     | 0.018 |   0.084 |    0.086 | 
     | bottom_half_7__mux_tree/U18/A2                   |  ^   | bottom_half_7__mux_tree/n43             | CKND2D3BWP30P140LVT    | 0.000 |   0.085 |    0.086 | 
     | bottom_half_7__mux_tree/U18/ZN                   |  v   | bottom_half_7__mux_tree/n141            | CKND2D3BWP30P140LVT    | 0.012 |   0.097 |    0.098 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC711_n141/I  |  v   | bottom_half_7__mux_tree/n141            | INVD4BWP30P140LVT      | 0.000 |   0.097 |    0.098 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC711_n141/ZN |  ^   | bottom_half_7__mux_tree/FE_OCPN495_n141 | INVD4BWP30P140LVT      | 0.008 |   0.105 |    0.107 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC757_n141/I  |  ^   | bottom_half_7__mux_tree/FE_OCPN495_n141 | BUFFD12BWP30P140LVT    | 0.000 |   0.105 |    0.107 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC757_n141/Z  |  ^   | bottom_half_7__mux_tree/FE_OCPN757_n141 | BUFFD12BWP30P140LVT    | 0.013 |   0.118 |    0.119 | 
     | bottom_half_7__mux_tree/U68/B1                   |  ^   | bottom_half_7__mux_tree/FE_OCPN757_n141 | AOI22D0BWP30P140LVT    | 0.001 |   0.118 |    0.120 | 
     | bottom_half_7__mux_tree/U68/ZN                   |  v   | bottom_half_7__mux_tree/n53             | AOI22D0BWP30P140LVT    | 0.022 |   0.141 |    0.142 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1164_0/A3    |  v   | bottom_half_7__mux_tree/n53             | ND3D2BWP30P140LVT      | 0.000 |   0.141 |    0.142 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1164_0/ZN    |  ^   | bottom_half_7__mux_tree/N369            | ND3D2BWP30P140LVT      | 0.012 |   0.153 |    0.155 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_0_/D  |  ^   | bottom_half_7__mux_tree/N369            | DFQD1BWP30P140LVT      | 0.000 |   0.153 |    0.155 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |        |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk    |                   |       |  -0.108 |   -0.109 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk    | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.090 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42 | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.080 | 
     | CTS_cdb_inv_00376/I                              |  v   | CTS_42 | INVD1BWP30P140LVT | 0.001 |  -0.078 |   -0.080 | 
     | CTS_cdb_inv_00376/ZN                             |  ^   | CTS_38 | INVD1BWP30P140LVT | 0.009 |  -0.069 |   -0.071 | 
     | CTS_cdb_inv_00377/I                              |  ^   | CTS_38 | INVD1BWP30P140LVT | 0.000 |  -0.069 |   -0.071 | 
     | CTS_cdb_inv_00377/ZN                             |  v   | CTS_35 | INVD1BWP30P140LVT | 0.007 |  -0.062 |   -0.064 | 
     | CTS_ccl_a_inv_00337/I                            |  v   | CTS_35 | INVD2BWP30P140LVT | 0.000 |  -0.062 |   -0.064 | 
     | CTS_ccl_a_inv_00337/ZN                           |  ^   | CTS_34 | INVD2BWP30P140LVT | 0.017 |  -0.045 |   -0.047 | 
     | CTS_ccl_a_inv_00272/I                            |  ^   | CTS_34 | INVD2BWP30P140LVT | 0.001 |  -0.044 |   -0.046 | 
     | CTS_ccl_a_inv_00272/ZN                           |  v   | CTS_31 | INVD2BWP30P140LVT | 0.015 |  -0.029 |   -0.031 | 
     | CTS_ccl_a_inv_00062/I                            |  v   | CTS_31 | INVD4BWP30P140LVT | 0.000 |  -0.029 |   -0.031 | 
     | CTS_ccl_a_inv_00062/ZN                           |  ^   | CTS_32 | INVD4BWP30P140LVT | 0.040 |   0.011 |    0.010 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_0_/CP |  ^   | CTS_32 | DFQD1BWP30P140LVT | 0.004 |   0.015 |    0.013 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin bottom_half_4__mux_tree/o_data_bus_reg_reg_11_
/CP 
Endpoint:   bottom_half_4__mux_tree/o_data_bus_reg_reg_11_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.030
- Setup                         0.010
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.170
- Arrival Time                  0.168
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                        |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                    |                        |       |  -0.126 |   -0.124 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                    | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.110 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                 | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.102 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                 | INVD4BWP30P140LVT      | 0.001 |  -0.102 |   -0.101 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.012 |  -0.091 |   -0.089 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.006 |  -0.084 |   -0.082 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                 | INVD4BWP30P140LVT      | 0.013 |  -0.071 |   -0.069 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                 | INVD6BWP30P140LVT      | 0.001 |  -0.070 |   -0.069 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                 | INVD6BWP30P140LVT      | 0.013 |  -0.057 |   -0.056 | 
     | CTS_ccl_a_inv_00258/I                              |  ^   | CTS_24                                 | INVD3BWP30P140LVT      | 0.001 |  -0.056 |   -0.054 | 
     | CTS_ccl_a_inv_00258/ZN                             |  v   | CTS_13                                 | INVD3BWP30P140LVT      | 0.014 |  -0.042 |   -0.040 | 
     | CTS_ccl_a_inv_00074/I                              |  v   | CTS_13                                 | INVD6BWP30P140LVT      | 0.001 |  -0.041 |   -0.039 | 
     | CTS_ccl_a_inv_00074/ZN                             |  ^   | CTS_15                                 | INVD6BWP30P140LVT      | 0.026 |  -0.015 |   -0.013 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/CP       |  ^   | CTS_15                                 | DFQD4BWP30P140LVT      | 0.006 |  -0.009 |   -0.007 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q        |  v   | i_cmd_id_6__inner_cmd_wire[4]          | DFQD4BWP30P140LVT      | 0.047 |   0.038 |    0.040 | 
     | bottom_half_4__mux_tree/U32/A2                     |  v   | i_cmd_id_6__inner_cmd_wire[4]          | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.038 |    0.040 | 
     | bottom_half_4__mux_tree/U32/ZN                     |  ^   | bottom_half_4__mux_tree/n9             | NR2OPTIBD4BWP30P140LVT | 0.012 |   0.050 |    0.052 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/A2    |  ^   | bottom_half_4__mux_tree/n9             | CKND2D8BWP30P140LVT    | 0.000 |   0.051 |    0.052 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/ZN    |  v   | bottom_half_4__mux_tree/n27            | CKND2D8BWP30P140LVT    | 0.013 |   0.063 |    0.065 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/A1    |  v   | bottom_half_4__mux_tree/n27            | NR2OPTIBD6BWP30P140LVT | 0.010 |   0.073 |    0.075 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/ZN    |  ^   | bottom_half_4__mux_tree/n40            | NR2OPTIBD6BWP30P140LVT | 0.017 |   0.090 |    0.092 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/I     |  ^   | bottom_half_4__mux_tree/n40            | INVD4BWP30P140LVT      | 0.002 |   0.092 |    0.094 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/ZN    |  v   | bottom_half_4__mux_tree/FE_RN_174_0    | INVD4BWP30P140LVT      | 0.006 |   0.098 |    0.099 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/A1    |  v   | bottom_half_4__mux_tree/FE_RN_174_0    | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.098 |    0.099 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/ZN    |  ^   | bottom_half_4__mux_tree/n31            | NR2OPTPAD4BWP30P140LVT | 0.009 |   0.106 |    0.108 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC329_n31/I  |  ^   | bottom_half_4__mux_tree/n31            | CKND6BWP30P140LVT      | 0.000 |   0.107 |    0.108 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC329_n31/ZN |  v   | bottom_half_4__mux_tree/FE_OFN97_n31   | CKND6BWP30P140LVT      | 0.009 |   0.116 |    0.117 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC334_n31/I  |  v   | bottom_half_4__mux_tree/FE_OFN97_n31   | INVD3BWP30P140LVT      | 0.003 |   0.118 |    0.120 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC334_n31/ZN |  ^   | bottom_half_4__mux_tree/FE_OCPN175_n31 | INVD3BWP30P140LVT      | 0.014 |   0.133 |    0.134 | 
     | bottom_half_4__mux_tree/U86/A1                     |  ^   | bottom_half_4__mux_tree/FE_OCPN175_n31 | AOI22D2BWP30P140LVT    | 0.002 |   0.134 |    0.136 | 
     | bottom_half_4__mux_tree/U86/ZN                     |  v   | bottom_half_4__mux_tree/n68            | AOI22D2BWP30P140LVT    | 0.020 |   0.154 |    0.156 | 
     | bottom_half_4__mux_tree/U88/A2                     |  v   | bottom_half_4__mux_tree/n68            | ND3D1BWP30P140LVT      | 0.001 |   0.155 |    0.157 | 
     | bottom_half_4__mux_tree/U88/ZN                     |  ^   | bottom_half_4__mux_tree/N380           | ND3D1BWP30P140LVT      | 0.013 |   0.168 |    0.170 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_11_/D   |  ^   | bottom_half_4__mux_tree/N380           | DFQD1BWP30P140LVT      | 0.000 |   0.168 |    0.170 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                   |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                   |       |  -0.108 |   -0.110 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk               | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.090 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42            | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.081 | 
     | CTS_cdb_inv_00376/I                               |  v   | CTS_42            | INVD1BWP30P140LVT | 0.001 |  -0.078 |   -0.080 | 
     | CTS_cdb_inv_00376/ZN                              |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.009 |  -0.069 |   -0.071 | 
     | CTS_cdb_inv_00377/I                               |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.000 |  -0.069 |   -0.071 | 
     | CTS_cdb_inv_00377/ZN                              |  v   | CTS_35            | INVD1BWP30P140LVT | 0.007 |  -0.062 |   -0.064 | 
     | CTS_ccl_a_inv_00337/I                             |  v   | CTS_35            | INVD2BWP30P140LVT | 0.000 |  -0.062 |   -0.064 | 
     | CTS_ccl_a_inv_00337/ZN                            |  ^   | CTS_34            | INVD2BWP30P140LVT | 0.017 |  -0.045 |   -0.047 | 
     | CTS_ccl_a_inv_00264/I                             |  ^   | CTS_34            | INVD3BWP30P140LVT | 0.001 |  -0.044 |   -0.046 | 
     | CTS_ccl_a_inv_00264/ZN                            |  v   | CTS_28            | INVD3BWP30P140LVT | 0.021 |  -0.023 |   -0.025 | 
     | CTS_ccl_a_inv_00086/I                             |  v   | CTS_28            | INVD6BWP30P140LVT | 0.001 |  -0.022 |   -0.024 | 
     | CTS_ccl_a_inv_00086/ZN                            |  ^   | FE_USKN731_CTS_27 | INVD6BWP30P140LVT | 0.007 |  -0.015 |   -0.016 | 
     | ccpot_FE_USKC731_CTS_27/I                         |  ^   | FE_USKN731_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.015 |   -0.016 | 
     | ccpot_FE_USKC731_CTS_27/ZN                        |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.005 |  -0.010 |   -0.011 | 
     | ccpot_FE_USKC732_CTS_27/I                         |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.010 |   -0.011 | 
     | ccpot_FE_USKC732_CTS_27/ZN                        |  ^   | CTS_27            | CKND4BWP30P140LVT | 0.036 |   0.026 |    0.025 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_11_/CP |  ^   | CTS_27            | DFQD1BWP30P140LVT | 0.004 |   0.030 |    0.028 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin bottom_half_4__mux_tree/o_data_bus_reg_reg_17_
/CP 
Endpoint:   bottom_half_4__mux_tree/o_data_bus_reg_reg_17_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.030
- Setup                         0.010
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.170
- Arrival Time                  0.168
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                        |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                    |                        |       |  -0.126 |   -0.124 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                    | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.110 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                 | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.102 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                 | INVD4BWP30P140LVT      | 0.001 |  -0.102 |   -0.101 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.012 |  -0.091 |   -0.089 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.006 |  -0.084 |   -0.082 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                 | INVD4BWP30P140LVT      | 0.013 |  -0.071 |   -0.069 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                 | INVD6BWP30P140LVT      | 0.001 |  -0.070 |   -0.069 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                 | INVD6BWP30P140LVT      | 0.013 |  -0.057 |   -0.056 | 
     | CTS_ccl_a_inv_00258/I                              |  ^   | CTS_24                                 | INVD3BWP30P140LVT      | 0.001 |  -0.056 |   -0.054 | 
     | CTS_ccl_a_inv_00258/ZN                             |  v   | CTS_13                                 | INVD3BWP30P140LVT      | 0.014 |  -0.042 |   -0.040 | 
     | CTS_ccl_a_inv_00074/I                              |  v   | CTS_13                                 | INVD6BWP30P140LVT      | 0.001 |  -0.041 |   -0.039 | 
     | CTS_ccl_a_inv_00074/ZN                             |  ^   | CTS_15                                 | INVD6BWP30P140LVT      | 0.026 |  -0.015 |   -0.013 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/CP       |  ^   | CTS_15                                 | DFQD4BWP30P140LVT      | 0.006 |  -0.009 |   -0.007 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q        |  v   | i_cmd_id_6__inner_cmd_wire[4]          | DFQD4BWP30P140LVT      | 0.047 |   0.038 |    0.040 | 
     | bottom_half_4__mux_tree/U32/A2                     |  v   | i_cmd_id_6__inner_cmd_wire[4]          | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.038 |    0.040 | 
     | bottom_half_4__mux_tree/U32/ZN                     |  ^   | bottom_half_4__mux_tree/n9             | NR2OPTIBD4BWP30P140LVT | 0.012 |   0.050 |    0.052 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/A2    |  ^   | bottom_half_4__mux_tree/n9             | CKND2D8BWP30P140LVT    | 0.000 |   0.051 |    0.053 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/ZN    |  v   | bottom_half_4__mux_tree/n27            | CKND2D8BWP30P140LVT    | 0.013 |   0.063 |    0.065 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/A1    |  v   | bottom_half_4__mux_tree/n27            | NR2OPTIBD6BWP30P140LVT | 0.010 |   0.073 |    0.075 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/ZN    |  ^   | bottom_half_4__mux_tree/n40            | NR2OPTIBD6BWP30P140LVT | 0.017 |   0.090 |    0.092 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/I     |  ^   | bottom_half_4__mux_tree/n40            | INVD4BWP30P140LVT      | 0.002 |   0.092 |    0.094 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/ZN    |  v   | bottom_half_4__mux_tree/FE_RN_174_0    | INVD4BWP30P140LVT      | 0.006 |   0.098 |    0.099 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/A1    |  v   | bottom_half_4__mux_tree/FE_RN_174_0    | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.098 |    0.100 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/ZN    |  ^   | bottom_half_4__mux_tree/n31            | NR2OPTPAD4BWP30P140LVT | 0.009 |   0.106 |    0.108 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC329_n31/I  |  ^   | bottom_half_4__mux_tree/n31            | CKND6BWP30P140LVT      | 0.000 |   0.107 |    0.108 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC329_n31/ZN |  v   | bottom_half_4__mux_tree/FE_OFN97_n31   | CKND6BWP30P140LVT      | 0.009 |   0.116 |    0.118 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC334_n31/I  |  v   | bottom_half_4__mux_tree/FE_OFN97_n31   | INVD3BWP30P140LVT      | 0.003 |   0.118 |    0.120 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC334_n31/ZN |  ^   | bottom_half_4__mux_tree/FE_OCPN175_n31 | INVD3BWP30P140LVT      | 0.014 |   0.133 |    0.134 | 
     | bottom_half_4__mux_tree/U219/A1                    |  ^   | bottom_half_4__mux_tree/FE_OCPN175_n31 | AOI22D2BWP30P140LVT    | 0.002 |   0.134 |    0.136 | 
     | bottom_half_4__mux_tree/U219/ZN                    |  v   | bottom_half_4__mux_tree/n184           | AOI22D2BWP30P140LVT    | 0.020 |   0.155 |    0.157 | 
     | bottom_half_4__mux_tree/ccpot_FE_RC_1152_0/A1      |  v   | bottom_half_4__mux_tree/n184           | ND3D1BWP30P140LVT      | 0.001 |   0.156 |    0.158 | 
     | bottom_half_4__mux_tree/ccpot_FE_RC_1152_0/ZN      |  ^   | bottom_half_4__mux_tree/N386           | ND3D1BWP30P140LVT      | 0.012 |   0.168 |    0.170 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_17_/D   |  ^   | bottom_half_4__mux_tree/N386           | DFQD1BWP30P140LVT      | 0.000 |   0.168 |    0.170 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                   |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                   |       |  -0.108 |   -0.110 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk               | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.090 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42            | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.081 | 
     | CTS_cdb_inv_00376/I                               |  v   | CTS_42            | INVD1BWP30P140LVT | 0.001 |  -0.078 |   -0.080 | 
     | CTS_cdb_inv_00376/ZN                              |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.009 |  -0.069 |   -0.071 | 
     | CTS_cdb_inv_00377/I                               |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.000 |  -0.069 |   -0.071 | 
     | CTS_cdb_inv_00377/ZN                              |  v   | CTS_35            | INVD1BWP30P140LVT | 0.007 |  -0.062 |   -0.064 | 
     | CTS_ccl_a_inv_00337/I                             |  v   | CTS_35            | INVD2BWP30P140LVT | 0.000 |  -0.062 |   -0.064 | 
     | CTS_ccl_a_inv_00337/ZN                            |  ^   | CTS_34            | INVD2BWP30P140LVT | 0.017 |  -0.045 |   -0.047 | 
     | CTS_ccl_a_inv_00264/I                             |  ^   | CTS_34            | INVD3BWP30P140LVT | 0.001 |  -0.044 |   -0.046 | 
     | CTS_ccl_a_inv_00264/ZN                            |  v   | CTS_28            | INVD3BWP30P140LVT | 0.021 |  -0.023 |   -0.025 | 
     | CTS_ccl_a_inv_00086/I                             |  v   | CTS_28            | INVD6BWP30P140LVT | 0.001 |  -0.022 |   -0.024 | 
     | CTS_ccl_a_inv_00086/ZN                            |  ^   | FE_USKN731_CTS_27 | INVD6BWP30P140LVT | 0.007 |  -0.015 |   -0.017 | 
     | ccpot_FE_USKC731_CTS_27/I                         |  ^   | FE_USKN731_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.015 |   -0.016 | 
     | ccpot_FE_USKC731_CTS_27/ZN                        |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.005 |  -0.010 |   -0.012 | 
     | ccpot_FE_USKC732_CTS_27/I                         |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.010 |   -0.011 | 
     | ccpot_FE_USKC732_CTS_27/ZN                        |  ^   | CTS_27            | CKND4BWP30P140LVT | 0.036 |   0.026 |    0.024 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_17_/CP |  ^   | CTS_27            | DFQD1BWP30P140LVT | 0.004 |   0.030 |    0.028 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin bottom_half_4__mux_tree/o_data_bus_reg_reg_9_/
CP 
Endpoint:   bottom_half_4__mux_tree/o_data_bus_reg_reg_9_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.032
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.171
- Arrival Time                  0.169
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                        |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                    |                        |       |  -0.126 |   -0.124 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                    | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.110 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                 | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.101 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                 | INVD4BWP30P140LVT      | 0.001 |  -0.102 |   -0.100 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.012 |  -0.091 |   -0.089 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.006 |  -0.084 |   -0.082 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                 | INVD4BWP30P140LVT      | 0.013 |  -0.071 |   -0.069 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                 | INVD6BWP30P140LVT      | 0.001 |  -0.070 |   -0.068 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                 | INVD6BWP30P140LVT      | 0.013 |  -0.057 |   -0.055 | 
     | CTS_ccl_a_inv_00258/I                              |  ^   | CTS_24                                 | INVD3BWP30P140LVT      | 0.001 |  -0.056 |   -0.054 | 
     | CTS_ccl_a_inv_00258/ZN                             |  v   | CTS_13                                 | INVD3BWP30P140LVT      | 0.014 |  -0.042 |   -0.040 | 
     | CTS_ccl_a_inv_00074/I                              |  v   | CTS_13                                 | INVD6BWP30P140LVT      | 0.001 |  -0.041 |   -0.039 | 
     | CTS_ccl_a_inv_00074/ZN                             |  ^   | CTS_15                                 | INVD6BWP30P140LVT      | 0.026 |  -0.015 |   -0.013 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/CP       |  ^   | CTS_15                                 | DFQD4BWP30P140LVT      | 0.006 |  -0.009 |   -0.007 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_4_/Q        |  v   | i_cmd_id_6__inner_cmd_wire[4]          | DFQD4BWP30P140LVT      | 0.047 |   0.038 |    0.040 | 
     | bottom_half_4__mux_tree/U32/A2                     |  v   | i_cmd_id_6__inner_cmd_wire[4]          | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.038 |    0.040 | 
     | bottom_half_4__mux_tree/U32/ZN                     |  ^   | bottom_half_4__mux_tree/n9             | NR2OPTIBD4BWP30P140LVT | 0.012 |   0.050 |    0.052 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/A2    |  ^   | bottom_half_4__mux_tree/n9             | CKND2D8BWP30P140LVT    | 0.000 |   0.051 |    0.053 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/ZN    |  v   | bottom_half_4__mux_tree/n27            | CKND2D8BWP30P140LVT    | 0.013 |   0.063 |    0.065 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/A1    |  v   | bottom_half_4__mux_tree/n27            | NR2OPTIBD6BWP30P140LVT | 0.010 |   0.073 |    0.075 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/ZN    |  ^   | bottom_half_4__mux_tree/n40            | NR2OPTIBD6BWP30P140LVT | 0.017 |   0.090 |    0.092 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/I     |  ^   | bottom_half_4__mux_tree/n40            | INVD4BWP30P140LVT      | 0.002 |   0.092 |    0.094 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_520_0/ZN    |  v   | bottom_half_4__mux_tree/FE_RN_174_0    | INVD4BWP30P140LVT      | 0.006 |   0.098 |    0.100 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/A1    |  v   | bottom_half_4__mux_tree/FE_RN_174_0    | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.098 |    0.100 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_519_0/ZN    |  ^   | bottom_half_4__mux_tree/n31            | NR2OPTPAD4BWP30P140LVT | 0.009 |   0.106 |    0.108 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC329_n31/I  |  ^   | bottom_half_4__mux_tree/n31            | CKND6BWP30P140LVT      | 0.000 |   0.107 |    0.109 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC329_n31/ZN |  v   | bottom_half_4__mux_tree/FE_OFN97_n31   | CKND6BWP30P140LVT      | 0.009 |   0.116 |    0.118 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC332_n31/I  |  v   | bottom_half_4__mux_tree/FE_OFN97_n31   | INVD4BWP30P140LVT      | 0.006 |   0.121 |    0.123 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC332_n31/ZN |  ^   | bottom_half_4__mux_tree/FE_OCPN173_n31 | INVD4BWP30P140LVT      | 0.012 |   0.133 |    0.135 | 
     | bottom_half_4__mux_tree/U98/A1                     |  ^   | bottom_half_4__mux_tree/FE_OCPN173_n31 | AOI22D2BWP30P140LVT    | 0.000 |   0.133 |    0.135 | 
     | bottom_half_4__mux_tree/U98/ZN                     |  v   | bottom_half_4__mux_tree/n78            | AOI22D2BWP30P140LVT    | 0.021 |   0.154 |    0.156 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_865_0/A1    |  v   | bottom_half_4__mux_tree/n78            | ND3D1BWP30P140LVT      | 0.001 |   0.156 |    0.158 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_865_0/ZN    |  ^   | bottom_half_4__mux_tree/N378           | ND3D1BWP30P140LVT      | 0.014 |   0.169 |    0.171 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_9_/D    |  ^   | bottom_half_4__mux_tree/N378           | DFQD1BWP30P140LVT      | 0.000 |   0.169 |    0.171 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                  |      |                   |                     |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk               |                     |       |  -0.108 |   -0.110 | 
     | CTS_cci_inv_00344/I                              |  ^   | clk               | INVD4BWP30P140LVT   | 0.002 |  -0.106 |   -0.108 | 
     | CTS_cci_inv_00344/ZN                             |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.099 |   -0.101 | 
     | ccpot_FE_USKC733_CTS_83/I                        |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.099 |   -0.101 | 
     | ccpot_FE_USKC733_CTS_83/ZN                       |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.093 |   -0.095 | 
     | ccpot_FE_USKC734_CTS_83/I                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.093 |   -0.095 | 
     | ccpot_FE_USKC734_CTS_83/ZN                       |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.085 |   -0.087 | 
     | CTS_ccl_inv_00322/I                              |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.012 |  -0.073 |   -0.075 | 
     | CTS_ccl_inv_00322/ZN                             |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.022 |  -0.051 |   -0.053 | 
     | CTS_ccl_a_inv_00256/I                            |  ^   | CTS_82            | INVD0BWP30P140LVT   | 0.002 |  -0.049 |   -0.051 | 
     | CTS_ccl_a_inv_00256/ZN                           |  v   | FE_USKN727_CTS_41 | INVD0BWP30P140LVT   | 0.011 |  -0.038 |   -0.040 | 
     | ccpot_FE_USKC727_CTS_41/I                        |  v   | FE_USKN727_CTS_41 | INVD1P5BWP30P140LVT | 0.000 |  -0.038 |   -0.040 | 
     | ccpot_FE_USKC727_CTS_41/ZN                       |  ^   | FE_USKN728_CTS_41 | INVD1P5BWP30P140LVT | 0.007 |  -0.031 |   -0.033 | 
     | ccpot_FE_USKC728_CTS_41/I                        |  ^   | FE_USKN728_CTS_41 | INVD1P5BWP30P140LVT | 0.000 |  -0.031 |   -0.033 | 
     | ccpot_FE_USKC728_CTS_41/ZN                       |  v   | CTS_41            | INVD1P5BWP30P140LVT | 0.015 |  -0.016 |   -0.018 | 
     | CTS_ccl_a_inv_00102/I                            |  v   | CTS_41            | INVD4BWP30P140LVT   | 0.000 |  -0.015 |   -0.018 | 
     | CTS_ccl_a_inv_00102/ZN                           |  ^   | CTS_50            | INVD4BWP30P140LVT   | 0.044 |   0.029 |    0.027 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_9_/CP |  ^   | CTS_50            | DFQD1BWP30P140LVT   | 0.003 |   0.032 |    0.030 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin bottom_half_2__mux_tree/o_data_bus_reg_reg_14_
/CP 
Endpoint:   bottom_half_2__mux_tree/o_data_bus_reg_reg_14_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_2_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.010
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.149
- Arrival Time                  0.147
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                 Net                  |          Cell          | Delay | Arrival | Required | 
     |                                                   |      |                                      |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------+------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                  |                        |       |  -0.126 |   -0.124 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk                                  | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.110 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42                               | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.101 | 
     | CTS_cdb_inv_00376/I                               |  v   | CTS_42                               | INVD1BWP30P140LVT      | 0.001 |  -0.103 |   -0.101 | 
     | CTS_cdb_inv_00376/ZN                              |  ^   | CTS_38                               | INVD1BWP30P140LVT      | 0.008 |  -0.095 |   -0.093 | 
     | CTS_cdb_inv_00377/I                               |  ^   | CTS_38                               | INVD1BWP30P140LVT      | 0.000 |  -0.095 |   -0.093 | 
     | CTS_cdb_inv_00377/ZN                              |  v   | CTS_35                               | INVD1BWP30P140LVT      | 0.007 |  -0.088 |   -0.086 | 
     | CTS_ccl_a_inv_00337/I                             |  v   | CTS_35                               | INVD2BWP30P140LVT      | 0.000 |  -0.088 |   -0.086 | 
     | CTS_ccl_a_inv_00337/ZN                            |  ^   | CTS_34                               | INVD2BWP30P140LVT      | 0.017 |  -0.072 |   -0.069 | 
     | CTS_ccl_a_inv_00264/I                             |  ^   | CTS_34                               | INVD3BWP30P140LVT      | 0.001 |  -0.070 |   -0.068 | 
     | CTS_ccl_a_inv_00264/ZN                            |  v   | CTS_28                               | INVD3BWP30P140LVT      | 0.021 |  -0.049 |   -0.047 | 
     | CTS_ccl_a_inv_00076/I                             |  v   | CTS_28                               | CKND12BWP30P140LVT     | 0.002 |  -0.048 |   -0.046 | 
     | CTS_ccl_a_inv_00076/ZN                            |  ^   | CTS_29                               | CKND12BWP30P140LVT     | 0.018 |  -0.030 |   -0.027 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_2_/CP      |  ^   | CTS_29                               | DFQD4BWP30P140LVT      | 0.009 |  -0.020 |   -0.018 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_2_/Q       |  v   | i_cmd_id_3__inner_cmd_wire[2]        | DFQD4BWP30P140LVT      | 0.045 |   0.025 |    0.027 | 
     | bottom_half_2__mux_tree/U49/B1                    |  v   | i_cmd_id_3__inner_cmd_wire[2]        | INR2D4BWP30P140LVT     | 0.000 |   0.025 |    0.027 | 
     | bottom_half_2__mux_tree/U49/ZN                    |  ^   | bottom_half_2__mux_tree/n15          | INR2D4BWP30P140LVT     | 0.008 |   0.033 |    0.035 | 
     | bottom_half_2__mux_tree/U28/A2                    |  ^   | bottom_half_2__mux_tree/n15          | CKND2D4BWP30P140LVT    | 0.000 |   0.033 |    0.035 | 
     | bottom_half_2__mux_tree/U28/ZN                    |  v   | bottom_half_2__mux_tree/n17          | CKND2D4BWP30P140LVT    | 0.009 |   0.042 |    0.044 | 
     | bottom_half_2__mux_tree/placeopt_U5_dup/A2        |  v   | bottom_half_2__mux_tree/n17          | OR2D8BWP30P140LVT      | 0.000 |   0.043 |    0.045 | 
     | bottom_half_2__mux_tree/placeopt_U5_dup/Z         |  v   | bottom_half_2__mux_tree/FE_RN_1      | OR2D8BWP30P140LVT      | 0.020 |   0.062 |    0.065 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_491_0/A1   |  v   | bottom_half_2__mux_tree/FE_RN_1      | NR2OPTIBD8BWP30P140LVT | 0.008 |   0.070 |    0.072 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_491_0/ZN   |  ^   | bottom_half_2__mux_tree/n22          | NR2OPTIBD8BWP30P140LVT | 0.015 |   0.086 |    0.088 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC202_n22/I  |  ^   | bottom_half_2__mux_tree/n22          | CKND12BWP30P140LVT     | 0.002 |   0.087 |    0.089 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC202_n22/ZN |  v   | bottom_half_2__mux_tree/FE_OFN85_n22 | CKND12BWP30P140LVT     | 0.008 |   0.095 |    0.098 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC204_n22/I  |  v   | bottom_half_2__mux_tree/FE_OFN85_n22 | INVD4BWP30P140LVT      | 0.004 |   0.100 |    0.102 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC204_n22/ZN |  ^   | bottom_half_2__mux_tree/n223         | INVD4BWP30P140LVT      | 0.006 |   0.105 |    0.108 | 
     | bottom_half_2__mux_tree/U126/A1                   |  ^   | bottom_half_2__mux_tree/n223         | AOI22D1P5BWP30P140LVT  | 0.000 |   0.106 |    0.108 | 
     | bottom_half_2__mux_tree/U126/ZN                   |  v   | bottom_half_2__mux_tree/n102         | AOI22D1P5BWP30P140LVT  | 0.010 |   0.116 |    0.118 | 
     | bottom_half_2__mux_tree/U127/B                    |  v   | bottom_half_2__mux_tree/n102         | IOA21D2BWP30P140LVT    | 0.000 |   0.116 |    0.118 | 
     | bottom_half_2__mux_tree/U127/ZN                   |  ^   | bottom_half_2__mux_tree/n103         | IOA21D2BWP30P140LVT    | 0.012 |   0.128 |    0.130 | 
     | bottom_half_2__mux_tree/U128/B                    |  ^   | bottom_half_2__mux_tree/n103         | AOI21D4BWP30P140LVT    | 0.000 |   0.128 |    0.130 | 
     | bottom_half_2__mux_tree/U128/ZN                   |  v   | bottom_half_2__mux_tree/n106         | AOI21D4BWP30P140LVT    | 0.010 |   0.138 |    0.140 | 
     | bottom_half_2__mux_tree/U131/A1                   |  v   | bottom_half_2__mux_tree/n106         | ND3D3BWP30P140LVT      | 0.001 |   0.139 |    0.141 | 
     | bottom_half_2__mux_tree/U131/ZN                   |  ^   | bottom_half_2__mux_tree/N383         | ND3D3BWP30P140LVT      | 0.007 |   0.147 |    0.149 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_14_/D  |  ^   | bottom_half_2__mux_tree/N383         | DFQD1BWP30P140LVT      | 0.000 |   0.147 |    0.149 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |        |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk    |                   |       |  -0.108 |   -0.110 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk    | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.091 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42 | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.081 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42 | INVD4BWP30P140LVT | 0.001 |  -0.078 |   -0.080 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.014 |  -0.064 |   -0.066 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.006 |  -0.058 |   -0.060 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25 | INVD4BWP30P140LVT | 0.013 |  -0.044 |   -0.047 | 
     | CTS_ccl_a_inv_00295/I                             |  v   | CTS_25 | INVD6BWP30P140LVT | 0.001 |  -0.044 |   -0.046 | 
     | CTS_ccl_a_inv_00295/ZN                            |  ^   | CTS_24 | INVD6BWP30P140LVT | 0.013 |  -0.031 |   -0.033 | 
     | CTS_ccl_a_inv_00266/I                             |  ^   | CTS_24 | INVD8BWP30P140LVT | 0.001 |  -0.030 |   -0.032 | 
     | CTS_ccl_a_inv_00266/ZN                            |  v   | CTS_21 | INVD8BWP30P140LVT | 0.010 |  -0.020 |   -0.022 | 
     | CTS_ccl_a_inv_00124/I                             |  v   | CTS_21 | INVD6BWP30P140LVT | 0.000 |  -0.020 |   -0.022 | 
     | CTS_ccl_a_inv_00124/ZN                            |  ^   | CTS_20 | INVD6BWP30P140LVT | 0.028 |   0.008 |    0.006 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_14_/CP |  ^   | CTS_20 | DFQD1BWP30P140LVT | 0.002 |   0.010 |    0.008 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_reg_10_
/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_10_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_5_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.030
- Setup                         0.010
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.170
- Arrival Time                  0.167
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                        |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                    |                        |       |  -0.126 |   -0.123 | 
     | CTS_cci_inv_00344/I                                |  ^   | clk                                    | INVD4BWP30P140LVT      | 0.001 |  -0.124 |   -0.122 | 
     | CTS_cci_inv_00344/ZN                               |  v   | FE_USKN733_CTS_83                      | INVD4BWP30P140LVT      | 0.004 |  -0.120 |   -0.118 | 
     | ccpot_FE_USKC733_CTS_83/I                          |  v   | FE_USKN733_CTS_83                      | CKND6BWP30P140LVT      | 0.000 |  -0.120 |   -0.117 | 
     | ccpot_FE_USKC733_CTS_83/ZN                         |  ^   | FE_USKN734_CTS_83                      | CKND6BWP30P140LVT      | 0.004 |  -0.116 |   -0.113 | 
     | ccpot_FE_USKC734_CTS_83/I                          |  ^   | FE_USKN734_CTS_83                      | CKND6BWP30P140LVT      | 0.000 |  -0.115 |   -0.113 | 
     | ccpot_FE_USKC734_CTS_83/ZN                         |  v   | CTS_83                                 | CKND6BWP30P140LVT      | 0.007 |  -0.109 |   -0.106 | 
     | CTS_ccl_inv_00322/I                                |  v   | CTS_83                                 | CKND3BWP30P140LVT      | 0.012 |  -0.096 |   -0.094 | 
     | CTS_ccl_inv_00322/ZN                               |  ^   | CTS_82                                 | CKND3BWP30P140LVT      | 0.022 |  -0.074 |   -0.072 | 
     | CTS_ccl_a_inv_00315/I                              |  ^   | CTS_82                                 | INVD8BWP30P140LVT      | 0.001 |  -0.073 |   -0.071 | 
     | CTS_ccl_a_inv_00315/ZN                             |  v   | CTS_77                                 | INVD8BWP30P140LVT      | 0.010 |  -0.063 |   -0.061 | 
     | CTS_ccl_a_inv_00301/I                              |  v   | CTS_77                                 | INVD6BWP30P140LVT      | 0.001 |  -0.063 |   -0.060 | 
     | CTS_ccl_a_inv_00301/ZN                             |  ^   | CTS_76                                 | INVD6BWP30P140LVT      | 0.010 |  -0.053 |   -0.051 | 
     | CTS_ccl_a_inv_00252/I                              |  ^   | CTS_76                                 | INVD3BWP30P140LVT      | 0.001 |  -0.052 |   -0.050 | 
     | CTS_ccl_a_inv_00252/ZN                             |  v   | CTS_56                                 | INVD3BWP30P140LVT      | 0.014 |  -0.038 |   -0.035 | 
     | CTS_ccl_a_inv_00142/I                              |  v   | CTS_56                                 | CKND8BWP30P140LVT      | 0.003 |  -0.035 |   -0.033 | 
     | CTS_ccl_a_inv_00142/ZN                             |  ^   | CTS_55                                 | CKND8BWP30P140LVT      | 0.022 |  -0.013 |   -0.011 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_5_/CP       |  ^   | CTS_55                                 | DFQD4BWP30P140LVT      | 0.007 |  -0.006 |   -0.004 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_5_/Q        |  v   | i_cmd_id_3__inner_cmd_wire[5]          | DFQD4BWP30P140LVT      | 0.049 |   0.043 |    0.045 | 
     | bottom_half_5__mux_tree/U19/A1                     |  v   | i_cmd_id_3__inner_cmd_wire[5]          | NR2OPTPAD2BWP30P140LVT | 0.000 |   0.043 |    0.045 | 
     | bottom_half_5__mux_tree/U19/ZN                     |  ^   | bottom_half_5__mux_tree/n13            | NR2OPTPAD2BWP30P140LVT | 0.008 |   0.051 |    0.054 | 
     | bottom_half_5__mux_tree/U9/A2                      |  ^   | bottom_half_5__mux_tree/n13            | CKND2D3BWP30P140LVT    | 0.000 |   0.051 |    0.054 | 
     | bottom_half_5__mux_tree/U9/ZN                      |  v   | bottom_half_5__mux_tree/n14            | CKND2D3BWP30P140LVT    | 0.007 |   0.058 |    0.061 | 
     | bottom_half_5__mux_tree/U16/B1                     |  v   | bottom_half_5__mux_tree/n14            | INR2D2BWP30P140LVT     | 0.000 |   0.058 |    0.061 | 
     | bottom_half_5__mux_tree/U16/ZN                     |  ^   | bottom_half_5__mux_tree/n16            | INR2D2BWP30P140LVT     | 0.011 |   0.070 |    0.072 | 
     | bottom_half_5__mux_tree/U7/A1                      |  ^   | bottom_half_5__mux_tree/n16            | CKND2D8BWP30P140LVT    | 0.000 |   0.070 |    0.072 | 
     | bottom_half_5__mux_tree/U7/ZN                      |  v   | bottom_half_5__mux_tree/n21            | CKND2D8BWP30P140LVT    | 0.012 |   0.082 |    0.084 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_211_0/A1    |  v   | bottom_half_5__mux_tree/n21            | NR2OPTIBD6BWP30P140LVT | 0.003 |   0.085 |    0.087 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_211_0/ZN    |  ^   | bottom_half_5__mux_tree/n23            | NR2OPTIBD6BWP30P140LVT | 0.014 |   0.099 |    0.101 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC305_n23/I  |  ^   | bottom_half_5__mux_tree/n23            | CKND12BWP30P140LVT     | 0.000 |   0.099 |    0.102 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC305_n23/ZN |  v   | bottom_half_5__mux_tree/FE_OCPN114_n23 | CKND12BWP30P140LVT     | 0.008 |   0.107 |    0.110 | 
     | bottom_half_5__mux_tree/ccpot_FE_OCPC782_n23/I     |  v   | bottom_half_5__mux_tree/FE_OCPN114_n23 | CKND6BWP30P140LVT      | 0.004 |   0.111 |    0.114 | 
     | bottom_half_5__mux_tree/ccpot_FE_OCPC782_n23/ZN    |  ^   | bottom_half_5__mux_tree/FE_OCPN523_n   | CKND6BWP30P140LVT      | 0.008 |   0.119 |    0.121 | 
     | bottom_half_5__mux_tree/U121/B1                    |  ^   | bottom_half_5__mux_tree/FE_OCPN523_n   | AOI22D1BWP30P140LVT    | 0.000 |   0.119 |    0.122 | 
     | bottom_half_5__mux_tree/U121/ZN                    |  v   | bottom_half_5__mux_tree/n87            | AOI22D1BWP30P140LVT    | 0.015 |   0.134 |    0.136 | 
     | bottom_half_5__mux_tree/U122/B                     |  v   | bottom_half_5__mux_tree/n87            | IOA21D2BWP30P140LVT    | 0.000 |   0.134 |    0.136 | 
     | bottom_half_5__mux_tree/U122/ZN                    |  ^   | bottom_half_5__mux_tree/n88            | IOA21D2BWP30P140LVT    | 0.012 |   0.146 |    0.149 | 
     | bottom_half_5__mux_tree/U123/B                     |  ^   | bottom_half_5__mux_tree/n88            | AOI21D1BWP30P140LVT    | 0.001 |   0.147 |    0.149 | 
     | bottom_half_5__mux_tree/U123/ZN                    |  v   | bottom_half_5__mux_tree/n91            | AOI21D1BWP30P140LVT    | 0.011 |   0.157 |    0.160 | 
     | bottom_half_5__mux_tree/U126/A1                    |  v   | bottom_half_5__mux_tree/n91            | ND3D1BWP30P140LVT      | 0.000 |   0.157 |    0.160 | 
     | bottom_half_5__mux_tree/U126/ZN                    |  ^   | bottom_half_5__mux_tree/N379           | ND3D1BWP30P140LVT      | 0.010 |   0.167 |    0.170 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_10_/D   |  ^   | bottom_half_5__mux_tree/N379           | DFQD1BWP30P140LVT      | 0.000 |   0.167 |    0.170 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                   |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                   |       |  -0.108 |   -0.110 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk               | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.091 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42            | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.081 | 
     | CTS_cdb_inv_00376/I                               |  v   | CTS_42            | INVD1BWP30P140LVT | 0.001 |  -0.078 |   -0.081 | 
     | CTS_cdb_inv_00376/ZN                              |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.009 |  -0.069 |   -0.072 | 
     | CTS_cdb_inv_00377/I                               |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.000 |  -0.069 |   -0.072 | 
     | CTS_cdb_inv_00377/ZN                              |  v   | CTS_35            | INVD1BWP30P140LVT | 0.007 |  -0.062 |   -0.065 | 
     | CTS_ccl_a_inv_00337/I                             |  v   | CTS_35            | INVD2BWP30P140LVT | 0.000 |  -0.062 |   -0.065 | 
     | CTS_ccl_a_inv_00337/ZN                            |  ^   | CTS_34            | INVD2BWP30P140LVT | 0.017 |  -0.045 |   -0.048 | 
     | CTS_ccl_a_inv_00264/I                             |  ^   | CTS_34            | INVD3BWP30P140LVT | 0.001 |  -0.044 |   -0.047 | 
     | CTS_ccl_a_inv_00264/ZN                            |  v   | CTS_28            | INVD3BWP30P140LVT | 0.021 |  -0.023 |   -0.026 | 
     | CTS_ccl_a_inv_00086/I                             |  v   | CTS_28            | INVD6BWP30P140LVT | 0.001 |  -0.022 |   -0.025 | 
     | CTS_ccl_a_inv_00086/ZN                            |  ^   | FE_USKN731_CTS_27 | INVD6BWP30P140LVT | 0.007 |  -0.015 |   -0.017 | 
     | ccpot_FE_USKC731_CTS_27/I                         |  ^   | FE_USKN731_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.015 |   -0.017 | 
     | ccpot_FE_USKC731_CTS_27/ZN                        |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.005 |  -0.010 |   -0.012 | 
     | ccpot_FE_USKC732_CTS_27/I                         |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.010 |   -0.012 | 
     | ccpot_FE_USKC732_CTS_27/ZN                        |  ^   | CTS_27            | CKND4BWP30P140LVT | 0.036 |   0.026 |    0.024 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_10_/CP |  ^   | CTS_27            | DFQD1BWP30P140LVT | 0.004 |   0.030 |    0.027 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin bottom_half_1__mux_tree/o_data_bus_reg_reg_8_/
CP 
Endpoint:   bottom_half_1__mux_tree/o_data_bus_reg_reg_8_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_1_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.037
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.176
- Arrival Time                  0.173
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |                  Net                   |        Cell         | Delay | Arrival | Required | 
     |                                                 |      |                                        |                     |       |  Time   |   Time   | 
     |-------------------------------------------------+------+----------------------------------------+---------------------+-------+---------+----------| 
     | clk                                             |  ^   | clk                                    |                     |       |  -0.126 |   -0.123 | 
     | CTS_ccl_inv_00340/I                             |  ^   | clk                                    | INVD6BWP30P140LVT   | 0.014 |  -0.112 |   -0.109 | 
     | CTS_ccl_inv_00340/ZN                            |  v   | CTS_42                                 | INVD6BWP30P140LVT   | 0.009 |  -0.103 |   -0.101 | 
     | CTS_ccl_inv_00321/I                             |  v   | CTS_42                                 | INVD4BWP30P140LVT   | 0.001 |  -0.102 |   -0.100 | 
     | CTS_ccl_inv_00321/ZN                            |  ^   | CTS_26                                 | INVD4BWP30P140LVT   | 0.012 |  -0.091 |   -0.088 | 
     | CTS_ccl_a_inv_00313/I                           |  ^   | CTS_26                                 | INVD4BWP30P140LVT   | 0.006 |  -0.084 |   -0.081 | 
     | CTS_ccl_a_inv_00313/ZN                          |  v   | CTS_25                                 | INVD4BWP30P140LVT   | 0.013 |  -0.071 |   -0.068 | 
     | CTS_ccl_a_inv_00295/I                           |  v   | CTS_25                                 | INVD6BWP30P140LVT   | 0.001 |  -0.070 |   -0.068 | 
     | CTS_ccl_a_inv_00295/ZN                          |  ^   | CTS_24                                 | INVD6BWP30P140LVT   | 0.013 |  -0.057 |   -0.055 | 
     | CTS_ccl_a_inv_00260/I                           |  ^   | CTS_24                                 | CKND8BWP30P140LVT   | 0.003 |  -0.055 |   -0.052 | 
     | CTS_ccl_a_inv_00260/ZN                          |  v   | CTS_17                                 | CKND8BWP30P140LVT   | 0.009 |  -0.045 |   -0.043 | 
     | CTS_ccl_a_inv_00132/I                           |  v   | CTS_17                                 | INVD8BWP30P140LVT   | 0.001 |  -0.044 |   -0.042 | 
     | CTS_ccl_a_inv_00132/ZN                          |  ^   | CTS_16                                 | INVD8BWP30P140LVT   | 0.022 |  -0.023 |   -0.020 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_1_/CP    |  ^   | CTS_16                                 | DFQD2BWP30P140LVT   | 0.002 |  -0.020 |   -0.018 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_1_/Q     |  v   | i_cmd_id_6__inner_cmd_wire[1]          | DFQD2BWP30P140LVT   | 0.053 |   0.032 |    0.035 | 
     | bottom_half_1__mux_tree/U18/B1                  |  v   | i_cmd_id_6__inner_cmd_wire[1]          | INR2D2BWP30P140LVT  | 0.000 |   0.033 |    0.035 | 
     | bottom_half_1__mux_tree/U18/ZN                  |  ^   | bottom_half_1__mux_tree/n6             | INR2D2BWP30P140LVT  | 0.010 |   0.043 |    0.045 | 
     | bottom_half_1__mux_tree/U12/A2                  |  ^   | bottom_half_1__mux_tree/n6             | CKND2D4BWP30P140LVT | 0.000 |   0.043 |    0.046 | 
     | bottom_half_1__mux_tree/U12/ZN                  |  v   | bottom_half_1__mux_tree/n27            | CKND2D4BWP30P140LVT | 0.016 |   0.059 |    0.062 | 
     | bottom_half_1__mux_tree/U41/B1                  |  v   | bottom_half_1__mux_tree/n27            | INR2D6BWP30P140LVT  | 0.004 |   0.063 |    0.066 | 
     | bottom_half_1__mux_tree/U41/ZN                  |  ^   | bottom_half_1__mux_tree/n38            | INR2D6BWP30P140LVT  | 0.014 |   0.077 |    0.080 | 
     | bottom_half_1__mux_tree/U54/A1                  |  ^   | bottom_half_1__mux_tree/n38            | INR2D4BWP30P140LVT  | 0.000 |   0.077 |    0.080 | 
     | bottom_half_1__mux_tree/U54/ZN                  |  ^   | bottom_half_1__mux_tree/n39            | INR2D4BWP30P140LVT  | 0.025 |   0.102 |    0.105 | 
     | bottom_half_1__mux_tree/ccpot_FE_OCPC718_n39/I  |  ^   | bottom_half_1__mux_tree/n39            | CKBD1BWP30P140LVT   | 0.002 |   0.104 |    0.107 | 
     | bottom_half_1__mux_tree/ccpot_FE_OCPC718_n39/Z  |  ^   | bottom_half_1__mux_tree/FE_OCPN499_n39 | CKBD1BWP30P140LVT   | 0.035 |   0.139 |    0.141 | 
     | bottom_half_1__mux_tree/U93/A1                  |  ^   | bottom_half_1__mux_tree/FE_OCPN499_n39 | AOI22D1BWP30P140LVT | 0.003 |   0.141 |    0.144 | 
     | bottom_half_1__mux_tree/U93/ZN                  |  v   | bottom_half_1__mux_tree/n68            | AOI22D1BWP30P140LVT | 0.015 |   0.156 |    0.159 | 
     | bottom_half_1__mux_tree/U94/A3                  |  v   | bottom_half_1__mux_tree/n68            | ND3D1BWP30P140LVT   | 0.000 |   0.157 |    0.159 | 
     | bottom_half_1__mux_tree/U94/ZN                  |  ^   | bottom_half_1__mux_tree/N377           | ND3D1BWP30P140LVT   | 0.016 |   0.173 |    0.175 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_8_/D |  ^   | bottom_half_1__mux_tree/N377           | DFQD1BWP30P140LVT   | 0.000 |   0.173 |    0.176 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |       Net        |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |                  |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+------------------+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk              |                   |       |  -0.108 |   -0.111 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk              | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.091 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42           | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.082 | 
     | CTS_ccl_inv_00321/I                              |  v   | CTS_42           | INVD4BWP30P140LVT | 0.001 |  -0.078 |   -0.081 | 
     | CTS_ccl_inv_00321/ZN                             |  ^   | CTS_26           | INVD4BWP30P140LVT | 0.014 |  -0.064 |   -0.067 | 
     | CTS_ccl_a_inv_00313/I                            |  ^   | CTS_26           | INVD4BWP30P140LVT | 0.006 |  -0.058 |   -0.061 | 
     | CTS_ccl_a_inv_00313/ZN                           |  v   | CTS_25           | INVD4BWP30P140LVT | 0.013 |  -0.044 |   -0.047 | 
     | CTS_ccl_a_inv_00293/I                            |  v   | CTS_25           | INVD6BWP30P140LVT | 0.002 |  -0.042 |   -0.045 | 
     | CTS_ccl_a_inv_00293/ZN                           |  ^   | CTS_11           | INVD6BWP30P140LVT | 0.010 |  -0.032 |   -0.035 | 
     | CTS_ccl_a_inv_00278/I                            |  ^   | CTS_11           | INVD3BWP30P140LVT | 0.001 |  -0.032 |   -0.035 | 
     | CTS_ccl_a_inv_00278/ZN                           |  v   | FE_USKN735_CTS_8 | INVD3BWP30P140LVT | 0.004 |  -0.028 |   -0.030 | 
     | ccpot_FE_USKC735_CTS_8/I                         |  v   | FE_USKN735_CTS_8 | CKND1BWP30P140LVT | 0.000 |  -0.028 |   -0.030 | 
     | ccpot_FE_USKC735_CTS_8/ZN                        |  ^   | FE_USKN736_CTS_8 | CKND1BWP30P140LVT | 0.005 |  -0.022 |   -0.025 | 
     | ccpot_FE_USKC736_CTS_8/I                         |  ^   | FE_USKN736_CTS_8 | CKND1BWP30P140LVT | 0.000 |  -0.022 |   -0.025 | 
     | ccpot_FE_USKC736_CTS_8/ZN                        |  v   | CTS_8            | CKND1BWP30P140LVT | 0.021 |  -0.002 |   -0.005 | 
     | CTS_ccl_a_inv_00122/I                            |  v   | CTS_8            | INVD6BWP30P140LVT | 0.000 |  -0.002 |   -0.004 | 
     | CTS_ccl_a_inv_00122/ZN                           |  ^   | CTS_9            | INVD6BWP30P140LVT | 0.036 |   0.035 |    0.032 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_8_/CP |  ^   | CTS_9            | DFQD1BWP30P140LVT | 0.002 |   0.037 |    0.034 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin bottom_half_0__mux_tree/o_data_bus_reg_reg_25_
/CP 
Endpoint:   bottom_half_0__mux_tree/o_data_bus_reg_reg_25_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_0_/Q      (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.035
- Setup                         0.010
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.175
- Arrival Time                  0.172
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                 Net                  |        Cell         | Delay | Arrival | Required | 
     |                                                   |      |                                      |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------+---------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                  |                     |       |  -0.126 |   -0.123 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk                                  | INVD6BWP30P140LVT   | 0.014 |  -0.112 |   -0.109 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42                               | INVD6BWP30P140LVT   | 0.009 |  -0.103 |   -0.101 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42                               | INVD4BWP30P140LVT   | 0.001 |  -0.102 |   -0.100 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26                               | INVD4BWP30P140LVT   | 0.012 |  -0.091 |   -0.088 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26                               | INVD4BWP30P140LVT   | 0.006 |  -0.084 |   -0.081 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25                               | INVD4BWP30P140LVT   | 0.013 |  -0.071 |   -0.068 | 
     | CTS_ccl_a_inv_00295/I                             |  v   | CTS_25                               | INVD6BWP30P140LVT   | 0.001 |  -0.070 |   -0.068 | 
     | CTS_ccl_a_inv_00295/ZN                            |  ^   | CTS_24                               | INVD6BWP30P140LVT   | 0.013 |  -0.057 |   -0.055 | 
     | CTS_ccl_a_inv_00260/I                             |  ^   | CTS_24                               | CKND8BWP30P140LVT   | 0.003 |  -0.055 |   -0.052 | 
     | CTS_ccl_a_inv_00260/ZN                            |  v   | CTS_17                               | CKND8BWP30P140LVT   | 0.009 |  -0.045 |   -0.043 | 
     | CTS_ccl_a_inv_00132/I                             |  v   | CTS_17                               | INVD8BWP30P140LVT   | 0.001 |  -0.044 |   -0.042 | 
     | CTS_ccl_a_inv_00132/ZN                            |  ^   | CTS_16                               | INVD8BWP30P140LVT   | 0.022 |  -0.023 |   -0.020 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_0_/CP      |  ^   | CTS_16                               | DFQD4BWP30P140LVT   | 0.003 |  -0.020 |   -0.017 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_0_/Q       |  ^   | i_cmd_id_6__inner_cmd_wire[0]        | DFQD4BWP30P140LVT   | 0.043 |   0.023 |    0.026 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_895_0/A1   |  ^   | i_cmd_id_6__inner_cmd_wire[0]        | ND2D0BWP30P140LVT   | 0.000 |   0.024 |    0.026 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_895_0/ZN   |  v   | bottom_half_0__mux_tree/FE_RN_292_0  | ND2D0BWP30P140LVT   | 0.011 |   0.035 |    0.038 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_791_0/A1   |  v   | bottom_half_0__mux_tree/FE_RN_292_0  | NR3D0P7BWP30P140LVT | 0.000 |   0.035 |    0.038 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_791_0/ZN   |  ^   | bottom_half_0__mux_tree/n10          | NR3D0P7BWP30P140LVT | 0.037 |   0.072 |    0.075 | 
     | bottom_half_0__mux_tree/U31/A2                    |  ^   | bottom_half_0__mux_tree/n10          | CKND2D8BWP30P140LVT | 0.001 |   0.073 |    0.076 | 
     | bottom_half_0__mux_tree/U31/ZN                    |  v   | bottom_half_0__mux_tree/n42          | CKND2D8BWP30P140LVT | 0.011 |   0.084 |    0.087 | 
     | bottom_half_0__mux_tree/placeopt_FE_OFC156_n42/I  |  v   | bottom_half_0__mux_tree/n42          | INVD6BWP30P140LVT   | 0.001 |   0.085 |    0.087 | 
     | bottom_half_0__mux_tree/placeopt_FE_OFC156_n42/ZN |  ^   | bottom_half_0__mux_tree/FE_DBTN8_n42 | INVD6BWP30P140LVT   | 0.012 |   0.096 |    0.099 | 
     | bottom_half_0__mux_tree/placeopt_FE_OFC159_n42/I  |  ^   | bottom_half_0__mux_tree/FE_DBTN8_n42 | BUFFD8BWP30P140LVT  | 0.007 |   0.103 |    0.105 | 
     | bottom_half_0__mux_tree/placeopt_FE_OFC159_n42/Z  |  ^   | bottom_half_0__mux_tree/FE_OFN77_n   | BUFFD8BWP30P140LVT  | 0.016 |   0.119 |    0.122 | 
     | bottom_half_0__mux_tree/U148/A1                   |  ^   | bottom_half_0__mux_tree/FE_OFN77_n   | AOI22D1BWP30P140LVT | 0.001 |   0.120 |    0.122 | 
     | bottom_half_0__mux_tree/U148/ZN                   |  v   | bottom_half_0__mux_tree/n118         | AOI22D1BWP30P140LVT | 0.012 |   0.131 |    0.134 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_683_0/A1   |  v   | bottom_half_0__mux_tree/n118         | ND2D2BWP30P140LVT   | 0.000 |   0.131 |    0.134 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_683_0/ZN   |  ^   | bottom_half_0__mux_tree/n119         | ND2D2BWP30P140LVT   | 0.012 |   0.143 |    0.146 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_61_0/B     |  ^   | bottom_half_0__mux_tree/n119         | AOI21D1BWP30P140LVT | 0.001 |   0.144 |    0.146 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_61_0/ZN    |  v   | bottom_half_0__mux_tree/n124         | AOI21D1BWP30P140LVT | 0.016 |   0.159 |    0.162 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_38_0/A1    |  v   | bottom_half_0__mux_tree/n124         | ND3D1BWP30P140LVT   | 0.001 |   0.160 |    0.163 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_38_0/ZN    |  ^   | bottom_half_0__mux_tree/N394         | ND3D1BWP30P140LVT   | 0.012 |   0.172 |    0.175 | 
     | bottom_half_0__mux_tree/o_data_bus_reg_reg_25_/D  |  ^   | bottom_half_0__mux_tree/N394         | DFQD1BWP30P140LVT   | 0.000 |   0.172 |    0.175 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |       Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                  |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk              |                   |       |  -0.108 |   -0.111 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk              | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.091 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42           | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.082 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42           | INVD4BWP30P140LVT | 0.001 |  -0.078 |   -0.081 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26           | INVD4BWP30P140LVT | 0.014 |  -0.064 |   -0.067 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26           | INVD4BWP30P140LVT | 0.006 |  -0.058 |   -0.061 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25           | INVD4BWP30P140LVT | 0.013 |  -0.044 |   -0.047 | 
     | CTS_ccl_a_inv_00293/I                             |  v   | CTS_25           | INVD6BWP30P140LVT | 0.002 |  -0.042 |   -0.045 | 
     | CTS_ccl_a_inv_00293/ZN                            |  ^   | CTS_11           | INVD6BWP30P140LVT | 0.010 |  -0.032 |   -0.035 | 
     | CTS_ccl_a_inv_00278/I                             |  ^   | CTS_11           | INVD3BWP30P140LVT | 0.001 |  -0.032 |   -0.035 | 
     | CTS_ccl_a_inv_00278/ZN                            |  v   | FE_USKN735_CTS_8 | INVD3BWP30P140LVT | 0.004 |  -0.028 |   -0.031 | 
     | ccpot_FE_USKC735_CTS_8/I                          |  v   | FE_USKN735_CTS_8 | CKND1BWP30P140LVT | 0.000 |  -0.028 |   -0.031 | 
     | ccpot_FE_USKC735_CTS_8/ZN                         |  ^   | FE_USKN736_CTS_8 | CKND1BWP30P140LVT | 0.005 |  -0.022 |   -0.025 | 
     | ccpot_FE_USKC736_CTS_8/I                          |  ^   | FE_USKN736_CTS_8 | CKND1BWP30P140LVT | 0.000 |  -0.022 |   -0.025 | 
     | ccpot_FE_USKC736_CTS_8/ZN                         |  v   | CTS_8            | CKND1BWP30P140LVT | 0.021 |  -0.002 |   -0.005 | 
     | CTS_ccl_a_inv_00126/I                             |  v   | CTS_8            | INVD6BWP30P140LVT | 0.000 |  -0.002 |   -0.004 | 
     | CTS_ccl_a_inv_00126/ZN                            |  ^   | CTS_10           | INVD6BWP30P140LVT | 0.031 |   0.029 |    0.026 | 
     | bottom_half_0__mux_tree/o_data_bus_reg_reg_25_/CP |  ^   | CTS_10           | DFQD1BWP30P140LVT | 0.006 |   0.035 |    0.033 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_reg_17_
/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_17_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_5_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.030
- Setup                         0.010
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.170
- Arrival Time                  0.167
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                  |      |                                        |                        |       |  Time   |   Time   | 
     |--------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                    |                        |       |  -0.126 |   -0.123 | 
     | CTS_cci_inv_00344/I                              |  ^   | clk                                    | INVD4BWP30P140LVT      | 0.001 |  -0.124 |   -0.122 | 
     | CTS_cci_inv_00344/ZN                             |  v   | FE_USKN733_CTS_83                      | INVD4BWP30P140LVT      | 0.004 |  -0.120 |   -0.117 | 
     | ccpot_FE_USKC733_CTS_83/I                        |  v   | FE_USKN733_CTS_83                      | CKND6BWP30P140LVT      | 0.000 |  -0.120 |   -0.117 | 
     | ccpot_FE_USKC733_CTS_83/ZN                       |  ^   | FE_USKN734_CTS_83                      | CKND6BWP30P140LVT      | 0.004 |  -0.116 |   -0.113 | 
     | ccpot_FE_USKC734_CTS_83/I                        |  ^   | FE_USKN734_CTS_83                      | CKND6BWP30P140LVT      | 0.000 |  -0.115 |   -0.113 | 
     | ccpot_FE_USKC734_CTS_83/ZN                       |  v   | CTS_83                                 | CKND6BWP30P140LVT      | 0.007 |  -0.109 |   -0.106 | 
     | CTS_ccl_inv_00322/I                              |  v   | CTS_83                                 | CKND3BWP30P140LVT      | 0.012 |  -0.096 |   -0.094 | 
     | CTS_ccl_inv_00322/ZN                             |  ^   | CTS_82                                 | CKND3BWP30P140LVT      | 0.022 |  -0.074 |   -0.071 | 
     | CTS_ccl_a_inv_00315/I                            |  ^   | CTS_82                                 | INVD8BWP30P140LVT      | 0.001 |  -0.073 |   -0.070 | 
     | CTS_ccl_a_inv_00315/ZN                           |  v   | CTS_77                                 | INVD8BWP30P140LVT      | 0.010 |  -0.063 |   -0.061 | 
     | CTS_ccl_a_inv_00301/I                            |  v   | CTS_77                                 | INVD6BWP30P140LVT      | 0.001 |  -0.063 |   -0.060 | 
     | CTS_ccl_a_inv_00301/ZN                           |  ^   | CTS_76                                 | INVD6BWP30P140LVT      | 0.010 |  -0.053 |   -0.050 | 
     | CTS_ccl_a_inv_00252/I                            |  ^   | CTS_76                                 | INVD3BWP30P140LVT      | 0.001 |  -0.052 |   -0.049 | 
     | CTS_ccl_a_inv_00252/ZN                           |  v   | CTS_56                                 | INVD3BWP30P140LVT      | 0.014 |  -0.038 |   -0.035 | 
     | CTS_ccl_a_inv_00142/I                            |  v   | CTS_56                                 | CKND8BWP30P140LVT      | 0.003 |  -0.035 |   -0.032 | 
     | CTS_ccl_a_inv_00142/ZN                           |  ^   | CTS_55                                 | CKND8BWP30P140LVT      | 0.022 |  -0.013 |   -0.011 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_5_/CP     |  ^   | CTS_55                                 | DFQD4BWP30P140LVT      | 0.007 |  -0.006 |   -0.003 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_5_/Q      |  v   | i_cmd_id_3__inner_cmd_wire[5]          | DFQD4BWP30P140LVT      | 0.049 |   0.043 |    0.045 | 
     | bottom_half_5__mux_tree/U38/A1                   |  v   | i_cmd_id_3__inner_cmd_wire[5]          | OR2D1BWP30P140LVT      | 0.001 |   0.044 |    0.047 | 
     | bottom_half_5__mux_tree/U38/Z                    |  v   | bottom_half_5__mux_tree/n30            | OR2D1BWP30P140LVT      | 0.017 |   0.061 |    0.064 | 
     | bottom_half_5__mux_tree/U47/A1                   |  v   | bottom_half_5__mux_tree/n30            | OR2D2BWP30P140LVT      | 0.000 |   0.061 |    0.064 | 
     | bottom_half_5__mux_tree/U47/Z                    |  v   | bottom_half_5__mux_tree/n6             | OR2D2BWP30P140LVT      | 0.020 |   0.081 |    0.084 | 
     | bottom_half_5__mux_tree/U36/A1                   |  v   | bottom_half_5__mux_tree/n6             | NR2OPTIBD4BWP30P140LVT | 0.001 |   0.082 |    0.085 | 
     | bottom_half_5__mux_tree/U36/ZN                   |  ^   | bottom_half_5__mux_tree/n37            | NR2OPTIBD4BWP30P140LVT | 0.013 |   0.095 |    0.098 | 
     | bottom_half_5__mux_tree/U21/A1                   |  ^   | bottom_half_5__mux_tree/n37            | CKND2D8BWP30P140LVT    | 0.000 |   0.095 |    0.098 | 
     | bottom_half_5__mux_tree/U21/ZN                   |  v   | bottom_half_5__mux_tree/n47            | CKND2D8BWP30P140LVT    | 0.011 |   0.106 |    0.109 | 
     | bottom_half_5__mux_tree/ccpot_FE_OCPC758_n47/I   |  v   | bottom_half_5__mux_tree/n47            | BUFFD4BWP30P140LVT     | 0.002 |   0.108 |    0.111 | 
     | bottom_half_5__mux_tree/ccpot_FE_OCPC758_n47/Z   |  v   | bottom_half_5__mux_tree/FE_OCPN758_n47 | BUFFD4BWP30P140LVT     | 0.017 |   0.125 |    0.128 | 
     | bottom_half_5__mux_tree/ccpot_FE_OCPC668_n47/I   |  v   | bottom_half_5__mux_tree/FE_OCPN758_n47 | INVD4BWP30P140LVT      | 0.001 |   0.126 |    0.129 | 
     | bottom_half_5__mux_tree/ccpot_FE_OCPC668_n47/ZN  |  ^   | bottom_half_5__mux_tree/FE_OCPN478_n47 | INVD4BWP30P140LVT      | 0.010 |   0.136 |    0.139 | 
     | bottom_half_5__mux_tree/U248/B1                  |  ^   | bottom_half_5__mux_tree/FE_OCPN478_n47 | AOI22D1BWP30P140LVT    | 0.001 |   0.138 |    0.141 | 
     | bottom_half_5__mux_tree/U248/ZN                  |  v   | bottom_half_5__mux_tree/n207           | AOI22D1BWP30P140LVT    | 0.017 |   0.154 |    0.157 | 
     | bottom_half_5__mux_tree/U249/A3                  |  v   | bottom_half_5__mux_tree/n207           | ND3D1BWP30P140LVT      | 0.000 |   0.154 |    0.157 | 
     | bottom_half_5__mux_tree/U249/ZN                  |  ^   | bottom_half_5__mux_tree/N386           | ND3D1BWP30P140LVT      | 0.012 |   0.167 |    0.170 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_17_/D |  ^   | bottom_half_5__mux_tree/N386           | DFQD1BWP30P140LVT      | 0.000 |   0.167 |    0.170 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                   |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                   |       |  -0.108 |   -0.111 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk               | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.091 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42            | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.082 | 
     | CTS_cdb_inv_00376/I                               |  v   | CTS_42            | INVD1BWP30P140LVT | 0.001 |  -0.078 |   -0.081 | 
     | CTS_cdb_inv_00376/ZN                              |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.009 |  -0.069 |   -0.072 | 
     | CTS_cdb_inv_00377/I                               |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.000 |  -0.069 |   -0.072 | 
     | CTS_cdb_inv_00377/ZN                              |  v   | CTS_35            | INVD1BWP30P140LVT | 0.007 |  -0.062 |   -0.065 | 
     | CTS_ccl_a_inv_00337/I                             |  v   | CTS_35            | INVD2BWP30P140LVT | 0.000 |  -0.062 |   -0.065 | 
     | CTS_ccl_a_inv_00337/ZN                            |  ^   | CTS_34            | INVD2BWP30P140LVT | 0.017 |  -0.045 |   -0.048 | 
     | CTS_ccl_a_inv_00264/I                             |  ^   | CTS_34            | INVD3BWP30P140LVT | 0.001 |  -0.044 |   -0.047 | 
     | CTS_ccl_a_inv_00264/ZN                            |  v   | CTS_28            | INVD3BWP30P140LVT | 0.021 |  -0.023 |   -0.026 | 
     | CTS_ccl_a_inv_00086/I                             |  v   | CTS_28            | INVD6BWP30P140LVT | 0.001 |  -0.022 |   -0.025 | 
     | CTS_ccl_a_inv_00086/ZN                            |  ^   | FE_USKN731_CTS_27 | INVD6BWP30P140LVT | 0.007 |  -0.015 |   -0.018 | 
     | ccpot_FE_USKC731_CTS_27/I                         |  ^   | FE_USKN731_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.015 |   -0.017 | 
     | ccpot_FE_USKC731_CTS_27/ZN                        |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.005 |  -0.010 |   -0.013 | 
     | ccpot_FE_USKC732_CTS_27/I                         |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.010 |   -0.012 | 
     | ccpot_FE_USKC732_CTS_27/ZN                        |  ^   | CTS_27            | CKND4BWP30P140LVT | 0.036 |   0.026 |    0.023 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_17_/CP |  ^   | CTS_27            | DFQD1BWP30P140LVT | 0.004 |   0.030 |    0.027 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin bottom_half_1__mux_tree/o_data_bus_reg_reg_0_/
CP 
Endpoint:   bottom_half_1__mux_tree/o_data_bus_reg_reg_0_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_1_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.037
- Setup                         0.001
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.186
- Arrival Time                  0.183
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                 Net                  |          Cell          | Delay | Arrival | Required | 
     |                                                   |      |                                      |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------+------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                  |                        |       |  -0.126 |   -0.123 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk                                  | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.109 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42                               | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.100 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42                               | INVD4BWP30P140LVT      | 0.001 |  -0.102 |   -0.099 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26                               | INVD4BWP30P140LVT      | 0.012 |  -0.091 |   -0.088 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26                               | INVD4BWP30P140LVT      | 0.006 |  -0.084 |   -0.081 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25                               | INVD4BWP30P140LVT      | 0.013 |  -0.071 |   -0.068 | 
     | CTS_ccl_a_inv_00295/I                             |  v   | CTS_25                               | INVD6BWP30P140LVT      | 0.001 |  -0.070 |   -0.067 | 
     | CTS_ccl_a_inv_00295/ZN                            |  ^   | CTS_24                               | INVD6BWP30P140LVT      | 0.013 |  -0.057 |   -0.054 | 
     | CTS_ccl_a_inv_00260/I                             |  ^   | CTS_24                               | CKND8BWP30P140LVT      | 0.003 |  -0.055 |   -0.052 | 
     | CTS_ccl_a_inv_00260/ZN                            |  v   | CTS_17                               | CKND8BWP30P140LVT      | 0.009 |  -0.045 |   -0.042 | 
     | CTS_ccl_a_inv_00132/I                             |  v   | CTS_17                               | INVD8BWP30P140LVT      | 0.001 |  -0.044 |   -0.041 | 
     | CTS_ccl_a_inv_00132/ZN                            |  ^   | CTS_16                               | INVD8BWP30P140LVT      | 0.022 |  -0.023 |   -0.020 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_1_/CP      |  ^   | CTS_16                               | DFQD2BWP30P140LVT      | 0.002 |  -0.020 |   -0.017 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_1_/Q       |  v   | i_cmd_id_6__inner_cmd_wire[1]        | DFQD2BWP30P140LVT      | 0.053 |   0.032 |    0.035 | 
     | bottom_half_1__mux_tree/U30/I                     |  v   | i_cmd_id_6__inner_cmd_wire[1]        | CKND1BWP30P140LVT      | 0.000 |   0.033 |    0.036 | 
     | bottom_half_1__mux_tree/U30/ZN                    |  ^   | bottom_half_1__mux_tree/n18          | CKND1BWP30P140LVT      | 0.009 |   0.041 |    0.044 | 
     | bottom_half_1__mux_tree/U31/A1                    |  ^   | bottom_half_1__mux_tree/n18          | NR4D1BWP30P140LVT      | 0.000 |   0.041 |    0.044 | 
     | bottom_half_1__mux_tree/U31/ZN                    |  v   | bottom_half_1__mux_tree/n19          | NR4D1BWP30P140LVT      | 0.011 |   0.053 |    0.056 | 
     | bottom_half_1__mux_tree/U32/A1                    |  v   | bottom_half_1__mux_tree/n19          | INR2D6BWP30P140LVT     | 0.000 |   0.053 |    0.056 | 
     | bottom_half_1__mux_tree/U32/ZN                    |  v   | bottom_half_1__mux_tree/n20          | INR2D6BWP30P140LVT     | 0.019 |   0.072 |    0.075 | 
     | bottom_half_1__mux_tree/placeopt_FE_OFC179_n20/I  |  v   | bottom_half_1__mux_tree/n20          | INVD3BWP30P140LVT      | 0.001 |   0.073 |    0.076 | 
     | bottom_half_1__mux_tree/placeopt_FE_OFC179_n20/ZN |  ^   | bottom_half_1__mux_tree/FE_OFN65_n20 | INVD3BWP30P140LVT      | 0.014 |   0.087 |    0.090 | 
     | bottom_half_1__mux_tree/U73/B1                    |  ^   | bottom_half_1__mux_tree/FE_OFN65_n20 | MAOI22D1BWP30P140LVT   | 0.001 |   0.088 |    0.091 | 
     | bottom_half_1__mux_tree/U73/ZN                    |  ^   | bottom_half_1__mux_tree/n53          | MAOI22D1BWP30P140LVT   | 0.028 |   0.116 |    0.119 | 
     | bottom_half_1__mux_tree/U76/B                     |  ^   | bottom_half_1__mux_tree/n53          | OA211D1BWP30P140LVT    | 0.000 |   0.116 |    0.119 | 
     | bottom_half_1__mux_tree/U76/Z                     |  ^   | bottom_half_1__mux_tree/n60          | OA211D1BWP30P140LVT    | 0.037 |   0.153 |    0.156 | 
     | bottom_half_1__mux_tree/U82/A1                    |  ^   | bottom_half_1__mux_tree/n60          | ND3OPTPAD2BWP30P140LVT | 0.001 |   0.154 |    0.157 | 
     | bottom_half_1__mux_tree/U82/ZN                    |  v   | bottom_half_1__mux_tree/N369         | ND3OPTPAD2BWP30P140LVT | 0.027 |   0.181 |    0.184 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_0_/D   |  v   | bottom_half_1__mux_tree/N369         | DFQD1BWP30P140LVT      | 0.003 |   0.183 |    0.186 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |       Net        |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |                  |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+------------------+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk              |                   |       |  -0.108 |   -0.111 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk              | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.092 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42           | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.082 | 
     | CTS_ccl_inv_00321/I                              |  v   | CTS_42           | INVD4BWP30P140LVT | 0.001 |  -0.078 |   -0.081 | 
     | CTS_ccl_inv_00321/ZN                             |  ^   | CTS_26           | INVD4BWP30P140LVT | 0.014 |  -0.064 |   -0.067 | 
     | CTS_ccl_a_inv_00313/I                            |  ^   | CTS_26           | INVD4BWP30P140LVT | 0.006 |  -0.058 |   -0.061 | 
     | CTS_ccl_a_inv_00313/ZN                           |  v   | CTS_25           | INVD4BWP30P140LVT | 0.013 |  -0.044 |   -0.047 | 
     | CTS_ccl_a_inv_00293/I                            |  v   | CTS_25           | INVD6BWP30P140LVT | 0.002 |  -0.042 |   -0.045 | 
     | CTS_ccl_a_inv_00293/ZN                           |  ^   | CTS_11           | INVD6BWP30P140LVT | 0.010 |  -0.032 |   -0.035 | 
     | CTS_ccl_a_inv_00278/I                            |  ^   | CTS_11           | INVD3BWP30P140LVT | 0.001 |  -0.032 |   -0.035 | 
     | CTS_ccl_a_inv_00278/ZN                           |  v   | FE_USKN735_CTS_8 | INVD3BWP30P140LVT | 0.004 |  -0.028 |   -0.031 | 
     | ccpot_FE_USKC735_CTS_8/I                         |  v   | FE_USKN735_CTS_8 | CKND1BWP30P140LVT | 0.000 |  -0.028 |   -0.031 | 
     | ccpot_FE_USKC735_CTS_8/ZN                        |  ^   | FE_USKN736_CTS_8 | CKND1BWP30P140LVT | 0.005 |  -0.022 |   -0.025 | 
     | ccpot_FE_USKC736_CTS_8/I                         |  ^   | FE_USKN736_CTS_8 | CKND1BWP30P140LVT | 0.000 |  -0.022 |   -0.025 | 
     | ccpot_FE_USKC736_CTS_8/ZN                        |  v   | CTS_8            | CKND1BWP30P140LVT | 0.021 |  -0.002 |   -0.005 | 
     | CTS_ccl_a_inv_00122/I                            |  v   | CTS_8            | INVD6BWP30P140LVT | 0.000 |  -0.002 |   -0.005 | 
     | CTS_ccl_a_inv_00122/ZN                           |  ^   | CTS_9            | INVD6BWP30P140LVT | 0.036 |   0.035 |    0.032 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_0_/CP |  ^   | CTS_9            | DFQD1BWP30P140LVT | 0.002 |   0.037 |    0.034 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_reg_2_/
CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_2_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_7_/Q     (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.015
- Setup                         0.009
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.157
- Arrival Time                  0.154
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |            Cell            | Delay | Arrival | Required | 
     |                                                    |      |                                                    |                            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                                |                            |       |  -0.126 |   -0.123 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                                | INVD6BWP30P140LVT          | 0.014 |  -0.112 |   -0.109 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                             | INVD6BWP30P140LVT          | 0.009 |  -0.103 |   -0.100 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                             | INVD4BWP30P140LVT          | 0.001 |  -0.102 |   -0.099 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                             | INVD4BWP30P140LVT          | 0.012 |  -0.091 |   -0.088 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                             | INVD4BWP30P140LVT          | 0.006 |  -0.084 |   -0.081 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                             | INVD4BWP30P140LVT          | 0.013 |  -0.071 |   -0.068 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                             | INVD6BWP30P140LVT          | 0.001 |  -0.070 |   -0.067 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                             | INVD6BWP30P140LVT          | 0.013 |  -0.057 |   -0.054 | 
     | CTS_ccl_a_inv_00266/I                              |  ^   | CTS_24                                             | INVD8BWP30P140LVT          | 0.001 |  -0.056 |   -0.053 | 
     | CTS_ccl_a_inv_00266/ZN                             |  v   | CTS_21                                             | INVD8BWP30P140LVT          | 0.010 |  -0.047 |   -0.044 | 
     | CTS_ccl_a_inv_00124/I                              |  v   | CTS_21                                             | INVD6BWP30P140LVT          | 0.000 |  -0.047 |   -0.044 | 
     | CTS_ccl_a_inv_00124/ZN                             |  ^   | CTS_20                                             | INVD6BWP30P140LVT          | 0.028 |  -0.019 |   -0.016 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_7_/CP       |  ^   | CTS_20                                             | DFQD4BWP30P140LVT          | 0.003 |  -0.015 |   -0.012 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_7_/Q        |  ^   | i_cmd_id_7__inner_cmd_wire[7]                      | DFQD4BWP30P140LVT          | 0.044 |   0.029 |    0.032 | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC773_i_cmd_id_ |  ^   | i_cmd_id_7__inner_cmd_wire[7]                      | CKBD1BWP30P140LVT          | 0.000 |   0.029 |    0.032 | 
     | 7__inner_cmd_wire_7/I                              |      |                                                    |                            |       |         |          | 
     | bottom_half_7__mux_tree/ccpot_FE_OCPC773_i_cmd_id_ |  ^   | bottom_half_7__mux_tree/FE_OCPN773_i_cmd_id_7__inn | CKBD1BWP30P140LVT          | 0.013 |   0.041 |    0.044 | 
     | 7__inner_cmd_wire_7/Z                              |      | er_cmd_wire_7                                      |                            |       |         |          | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_713_0/A1    |  ^   | bottom_half_7__mux_tree/FE_OCPN773_i_cmd_id_7__inn | INR3D4BWP30P140LVT         | 0.000 |   0.041 |    0.044 | 
     |                                                    |      | er_cmd_wire_7                                      |                            |       |         |          | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_713_0/ZN    |  ^   | bottom_half_7__mux_tree/FE_RN_256_0                | INR3D4BWP30P140LVT         | 0.028 |   0.069 |    0.072 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_712_0/A2    |  ^   | bottom_half_7__mux_tree/FE_RN_256_0                | CKND2D4BWP30P140LVT        | 0.002 |   0.071 |    0.074 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_712_0/ZN    |  v   | bottom_half_7__mux_tree/FE_RN_257_0                | CKND2D4BWP30P140LVT        | 0.018 |   0.089 |    0.092 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_710_0/A2    |  v   | bottom_half_7__mux_tree/FE_RN_257_0                | NR2OPTPAD8BWP30P140LVT     | 0.003 |   0.092 |    0.095 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_710_0/ZN    |  ^   | bottom_half_7__mux_tree/n216                       | NR2OPTPAD8BWP30P140LVT     | 0.014 |   0.106 |    0.109 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1050_0/A1      |  ^   | bottom_half_7__mux_tree/n216                       | ND2OPTIBD1BWP30P140LVT     | 0.004 |   0.110 |    0.113 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1050_0/ZN      |  v   | bottom_half_7__mux_tree/FE_RN_388_0                | ND2OPTIBD1BWP30P140LVT     | 0.016 |   0.126 |    0.129 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1049_0/A2      |  v   | bottom_half_7__mux_tree/FE_RN_388_0                | ND2D4BWP30P140LVT          | 0.000 |   0.126 |    0.129 | 
     | bottom_half_7__mux_tree/ccpot_FE_RC_1049_0/ZN      |  ^   | bottom_half_7__mux_tree/n210                       | ND2D4BWP30P140LVT          | 0.011 |   0.138 |    0.141 | 
     | bottom_half_7__mux_tree/U247/B                     |  ^   | bottom_half_7__mux_tree/n210                       | AOI21OPTREPBD2BWP30P140LVT | 0.001 |   0.139 |    0.142 | 
     | bottom_half_7__mux_tree/U247/ZN                    |  v   | bottom_half_7__mux_tree/n213                       | AOI21OPTREPBD2BWP30P140LVT | 0.007 |   0.146 |    0.149 | 
     | bottom_half_7__mux_tree/U250/A1                    |  v   | bottom_half_7__mux_tree/n213                       | ND3D2BWP30P140LVT          | 0.000 |   0.146 |    0.149 | 
     | bottom_half_7__mux_tree/U250/ZN                    |  ^   | bottom_half_7__mux_tree/N371                       | ND3D2BWP30P140LVT          | 0.007 |   0.154 |    0.157 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_2_/D    |  ^   | bottom_half_7__mux_tree/N371                       | DFQD4BWP30P140LVT          | 0.000 |   0.154 |    0.157 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |        |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk    |                   |       |  -0.108 |   -0.111 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk    | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.092 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42 | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.082 | 
     | CTS_cdb_inv_00376/I                              |  v   | CTS_42 | INVD1BWP30P140LVT | 0.001 |  -0.078 |   -0.081 | 
     | CTS_cdb_inv_00376/ZN                             |  ^   | CTS_38 | INVD1BWP30P140LVT | 0.009 |  -0.069 |   -0.072 | 
     | CTS_cdb_inv_00377/I                              |  ^   | CTS_38 | INVD1BWP30P140LVT | 0.000 |  -0.069 |   -0.072 | 
     | CTS_cdb_inv_00377/ZN                             |  v   | CTS_35 | INVD1BWP30P140LVT | 0.007 |  -0.062 |   -0.065 | 
     | CTS_ccl_a_inv_00337/I                            |  v   | CTS_35 | INVD2BWP30P140LVT | 0.000 |  -0.062 |   -0.065 | 
     | CTS_ccl_a_inv_00337/ZN                           |  ^   | CTS_34 | INVD2BWP30P140LVT | 0.017 |  -0.045 |   -0.048 | 
     | CTS_ccl_a_inv_00272/I                            |  ^   | CTS_34 | INVD2BWP30P140LVT | 0.001 |  -0.044 |   -0.047 | 
     | CTS_ccl_a_inv_00272/ZN                           |  v   | CTS_31 | INVD2BWP30P140LVT | 0.015 |  -0.029 |   -0.032 | 
     | CTS_ccl_a_inv_00062/I                            |  v   | CTS_31 | INVD4BWP30P140LVT | 0.000 |  -0.029 |   -0.032 | 
     | CTS_ccl_a_inv_00062/ZN                           |  ^   | CTS_32 | INVD4BWP30P140LVT | 0.040 |   0.011 |    0.008 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_2_/CP |  ^   | CTS_32 | DFQD4BWP30P140LVT | 0.004 |   0.015 |    0.012 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin bottom_half_1__mux_tree/o_data_bus_reg_reg_2_/
CP 
Endpoint:   bottom_half_1__mux_tree/o_data_bus_reg_reg_2_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_0__cmd_pipeline/o_cmd_reg_reg_1_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.020
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.159
- Arrival Time                  0.156
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                 Net                  |            Cell            | Delay | Arrival | Required | 
     |                                                   |      |                                      |                            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                  |                            |       |  -0.126 |   -0.123 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk                                  | INVD6BWP30P140LVT          | 0.014 |  -0.112 |   -0.109 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42                               | INVD6BWP30P140LVT          | 0.009 |  -0.103 |   -0.100 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42                               | INVD4BWP30P140LVT          | 0.001 |  -0.102 |   -0.099 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26                               | INVD4BWP30P140LVT          | 0.012 |  -0.091 |   -0.087 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26                               | INVD4BWP30P140LVT          | 0.006 |  -0.084 |   -0.081 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25                               | INVD4BWP30P140LVT          | 0.013 |  -0.071 |   -0.068 | 
     | CTS_ccl_a_inv_00295/I                             |  v   | CTS_25                               | INVD6BWP30P140LVT          | 0.001 |  -0.070 |   -0.067 | 
     | CTS_ccl_a_inv_00295/ZN                            |  ^   | CTS_24                               | INVD6BWP30P140LVT          | 0.013 |  -0.057 |   -0.054 | 
     | CTS_ccl_a_inv_00266/I                             |  ^   | CTS_24                               | INVD8BWP30P140LVT          | 0.001 |  -0.056 |   -0.053 | 
     | CTS_ccl_a_inv_00266/ZN                            |  v   | CTS_21                               | INVD8BWP30P140LVT          | 0.010 |  -0.047 |   -0.044 | 
     | CTS_ccl_a_inv_00088/I                             |  v   | CTS_21                               | INVD12BWP30P140LVT         | 0.001 |  -0.045 |   -0.042 | 
     | CTS_ccl_a_inv_00088/ZN                            |  ^   | CTS_22                               | INVD12BWP30P140LVT         | 0.012 |  -0.033 |   -0.030 | 
     | i_cmd_id_0__cmd_pipeline/o_cmd_reg_reg_1_/CP      |  ^   | CTS_22                               | DFQD1BWP30P140LVT          | 0.009 |  -0.024 |   -0.021 | 
     | i_cmd_id_0__cmd_pipeline/o_cmd_reg_reg_1_/Q       |  v   | i_cmd_id_0__inner_cmd_wire[1]        | DFQD1BWP30P140LVT          | 0.054 |   0.030 |    0.033 | 
     | bottom_half_1__mux_tree/placeopt_FE_RC_100_0/A1   |  v   | i_cmd_id_0__inner_cmd_wire[1]        | NR3D2BWP30P140LVT          | 0.000 |   0.030 |    0.033 | 
     | bottom_half_1__mux_tree/placeopt_FE_RC_100_0/ZN   |  ^   | bottom_half_1__mux_tree/n15          | NR3D2BWP30P140LVT          | 0.019 |   0.049 |    0.053 | 
     | bottom_half_1__mux_tree/U6/A1                     |  ^   | bottom_half_1__mux_tree/n15          | CKND2D8BWP30P140LVT        | 0.001 |   0.051 |    0.054 | 
     | bottom_half_1__mux_tree/U6/ZN                     |  v   | bottom_half_1__mux_tree/n22          | CKND2D8BWP30P140LVT        | 0.013 |   0.064 |    0.067 | 
     | bottom_half_1__mux_tree/U32/B1                    |  v   | bottom_half_1__mux_tree/n22          | INR2D6BWP30P140LVT         | 0.003 |   0.067 |    0.070 | 
     | bottom_half_1__mux_tree/U32/ZN                    |  ^   | bottom_half_1__mux_tree/n20          | INR2D6BWP30P140LVT         | 0.014 |   0.081 |    0.084 | 
     | bottom_half_1__mux_tree/placeopt_FE_OFC179_n20/I  |  ^   | bottom_half_1__mux_tree/n20          | INVD3BWP30P140LVT          | 0.001 |   0.082 |    0.085 | 
     | bottom_half_1__mux_tree/placeopt_FE_OFC179_n20/ZN |  v   | bottom_half_1__mux_tree/FE_OFN65_n20 | INVD3BWP30P140LVT          | 0.014 |   0.096 |    0.099 | 
     | bottom_half_1__mux_tree/U191/B1                   |  v   | bottom_half_1__mux_tree/FE_OFN65_n20 | MAOI22D1BWP30P140LVT       | 0.001 |   0.097 |    0.100 | 
     | bottom_half_1__mux_tree/U191/ZN                   |  v   | bottom_half_1__mux_tree/n153         | MAOI22D1BWP30P140LVT       | 0.020 |   0.117 |    0.120 | 
     | bottom_half_1__mux_tree/U192/B                    |  v   | bottom_half_1__mux_tree/n153         | IOA21D1BWP30P140LVT        | 0.000 |   0.117 |    0.120 | 
     | bottom_half_1__mux_tree/U192/ZN                   |  ^   | bottom_half_1__mux_tree/n154         | IOA21D1BWP30P140LVT        | 0.013 |   0.130 |    0.133 | 
     | bottom_half_1__mux_tree/U193/B                    |  ^   | bottom_half_1__mux_tree/n154         | AOI21OPTREPBD1BWP30P140LVT | 0.000 |   0.130 |    0.133 | 
     | bottom_half_1__mux_tree/U193/ZN                   |  v   | bottom_half_1__mux_tree/n157         | AOI21OPTREPBD1BWP30P140LVT | 0.014 |   0.144 |    0.147 | 
     | bottom_half_1__mux_tree/U196/A1                   |  v   | bottom_half_1__mux_tree/n157         | ND3D1BWP30P140LVT          | 0.000 |   0.144 |    0.147 | 
     | bottom_half_1__mux_tree/U196/ZN                   |  ^   | bottom_half_1__mux_tree/N371         | ND3D1BWP30P140LVT          | 0.012 |   0.156 |    0.159 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_2_/D   |  ^   | bottom_half_1__mux_tree/N371         | DFQD1BWP30P140LVT          | 0.000 |   0.156 |    0.159 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |        |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk    |                   |       |  -0.108 |   -0.111 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk    | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.092 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42 | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.082 | 
     | CTS_ccl_inv_00321/I                              |  v   | CTS_42 | INVD4BWP30P140LVT | 0.001 |  -0.078 |   -0.081 | 
     | CTS_ccl_inv_00321/ZN                             |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.014 |  -0.064 |   -0.067 | 
     | CTS_ccl_a_inv_00313/I                            |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.006 |  -0.058 |   -0.061 | 
     | CTS_ccl_a_inv_00313/ZN                           |  v   | CTS_25 | INVD4BWP30P140LVT | 0.013 |  -0.044 |   -0.048 | 
     | CTS_ccl_a_inv_00295/I                            |  v   | CTS_25 | INVD6BWP30P140LVT | 0.001 |  -0.044 |   -0.047 | 
     | CTS_ccl_a_inv_00295/ZN                           |  ^   | CTS_24 | INVD6BWP30P140LVT | 0.013 |  -0.031 |   -0.034 | 
     | CTS_ccl_a_inv_00258/I                            |  ^   | CTS_24 | INVD3BWP30P140LVT | 0.001 |  -0.029 |   -0.032 | 
     | CTS_ccl_a_inv_00258/ZN                           |  v   | CTS_13 | INVD3BWP30P140LVT | 0.014 |  -0.015 |   -0.018 | 
     | CTS_ccl_a_inv_00074/I                            |  v   | CTS_13 | INVD6BWP30P140LVT | 0.001 |  -0.014 |   -0.017 | 
     | CTS_ccl_a_inv_00074/ZN                           |  ^   | CTS_15 | INVD6BWP30P140LVT | 0.026 |   0.012 |    0.008 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_2_/CP |  ^   | CTS_15 | DFQD1BWP30P140LVT | 0.008 |   0.020 |    0.016 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin bottom_half_3__mux_tree/o_data_bus_reg_reg_0_/
CP 
Endpoint:   bottom_half_3__mux_tree/o_data_bus_reg_reg_0_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_3_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.010
- Setup                         0.010
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.149
- Arrival Time                  0.146
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                 Net                  |          Cell          | Delay | Arrival | Required | 
     |                                                   |      |                                      |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------+------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                  |                        |       |  -0.126 |   -0.122 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk                                  | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.108 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42                               | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.100 | 
     | CTS_cdb_inv_00376/I                               |  v   | CTS_42                               | INVD1BWP30P140LVT      | 0.001 |  -0.103 |   -0.099 | 
     | CTS_cdb_inv_00376/ZN                              |  ^   | CTS_38                               | INVD1BWP30P140LVT      | 0.008 |  -0.095 |   -0.091 | 
     | CTS_cdb_inv_00377/I                               |  ^   | CTS_38                               | INVD1BWP30P140LVT      | 0.000 |  -0.095 |   -0.091 | 
     | CTS_cdb_inv_00377/ZN                              |  v   | CTS_35                               | INVD1BWP30P140LVT      | 0.007 |  -0.088 |   -0.085 | 
     | CTS_ccl_a_inv_00337/I                             |  v   | CTS_35                               | INVD2BWP30P140LVT      | 0.000 |  -0.088 |   -0.084 | 
     | CTS_ccl_a_inv_00337/ZN                            |  ^   | CTS_34                               | INVD2BWP30P140LVT      | 0.017 |  -0.072 |   -0.068 | 
     | CTS_ccl_a_inv_00264/I                             |  ^   | CTS_34                               | INVD3BWP30P140LVT      | 0.001 |  -0.070 |   -0.067 | 
     | CTS_ccl_a_inv_00264/ZN                            |  v   | CTS_28                               | INVD3BWP30P140LVT      | 0.021 |  -0.049 |   -0.046 | 
     | CTS_ccl_a_inv_00076/I                             |  v   | CTS_28                               | CKND12BWP30P140LVT     | 0.002 |  -0.048 |   -0.044 | 
     | CTS_ccl_a_inv_00076/ZN                            |  ^   | CTS_29                               | CKND12BWP30P140LVT     | 0.018 |  -0.030 |   -0.026 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_3_/CP      |  ^   | CTS_29                               | DFQD4BWP30P140LVT      | 0.009 |  -0.021 |   -0.017 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_3_/Q       |  v   | i_cmd_id_3__inner_cmd_wire[3]        | DFQD4BWP30P140LVT      | 0.044 |   0.024 |    0.027 | 
     | bottom_half_3__mux_tree/ccpot_FE_RC_1126_0/A1     |  v   | i_cmd_id_3__inner_cmd_wire[3]        | NR2OPTPAD1BWP30P140LVT | 0.000 |   0.024 |    0.027 | 
     | bottom_half_3__mux_tree/ccpot_FE_RC_1126_0/ZN     |  ^   | bottom_half_3__mux_tree/FE_RN_423_0  | NR2OPTPAD1BWP30P140LVT | 0.010 |   0.034 |    0.038 | 
     | bottom_half_3__mux_tree/ccpot_FE_RC_1125_0/A1     |  ^   | bottom_half_3__mux_tree/FE_RN_423_0  | CKND2D4BWP30P140LVT    | 0.000 |   0.034 |    0.038 | 
     | bottom_half_3__mux_tree/ccpot_FE_RC_1125_0/ZN     |  v   | bottom_half_3__mux_tree/n19          | CKND2D4BWP30P140LVT    | 0.010 |   0.044 |    0.048 | 
     | bottom_half_3__mux_tree/placeopt_U18_dup1/A2      |  v   | bottom_half_3__mux_tree/n19          | OR2D4BWP30P140LVT      | 0.000 |   0.045 |    0.048 | 
     | bottom_half_3__mux_tree/placeopt_U18_dup1/Z       |  v   | bottom_half_3__mux_tree/FE_RN_5      | OR2D4BWP30P140LVT      | 0.022 |   0.067 |    0.070 | 
     | bottom_half_3__mux_tree/U8/B1                     |  v   | bottom_half_3__mux_tree/FE_RN_5      | INR2D6BWP30P140LVT     | 0.007 |   0.073 |    0.077 | 
     | bottom_half_3__mux_tree/U8/ZN                     |  ^   | bottom_half_3__mux_tree/n21          | INR2D6BWP30P140LVT     | 0.013 |   0.087 |    0.090 | 
     | bottom_half_3__mux_tree/placeopt_FE_OFC134_n21/I  |  ^   | bottom_half_3__mux_tree/n21          | BUFFD12BWP30P140LVT    | 0.001 |   0.087 |    0.091 | 
     | bottom_half_3__mux_tree/placeopt_FE_OFC134_n21/Z  |  ^   | bottom_half_3__mux_tree/FE_OFN47_n21 | BUFFD12BWP30P140LVT    | 0.015 |   0.102 |    0.106 | 
     | bottom_half_3__mux_tree/placeopt_FE_OFC135_n21/I  |  ^   | bottom_half_3__mux_tree/FE_OFN47_n21 | INVD1BWP30P140LVT      | 0.003 |   0.106 |    0.109 | 
     | bottom_half_3__mux_tree/placeopt_FE_OFC135_n21/ZN |  v   | bottom_half_3__mux_tree/FE_OFN64_n21 | INVD1BWP30P140LVT      | 0.007 |   0.113 |    0.116 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_915_0/B1   |  v   | bottom_half_3__mux_tree/FE_OFN64_n21 | INR2D1BWP30P140LVT     | 0.000 |   0.113 |    0.116 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_915_0/ZN   |  ^   | bottom_half_3__mux_tree/FE_RN_331_0  | INR2D1BWP30P140LVT     | 0.014 |   0.126 |    0.130 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_914_0/B1   |  ^   | bottom_half_3__mux_tree/FE_RN_331_0  | INR3D4BWP30P140LVT     | 0.000 |   0.126 |    0.130 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_914_0/ZN   |  v   | bottom_half_3__mux_tree/n60          | INR3D4BWP30P140LVT     | 0.011 |   0.138 |    0.141 | 
     | bottom_half_3__mux_tree/U77/A1                    |  v   | bottom_half_3__mux_tree/n60          | ND3D2BWP30P140LVT      | 0.001 |   0.139 |    0.143 | 
     | bottom_half_3__mux_tree/U77/ZN                    |  ^   | bottom_half_3__mux_tree/N369         | ND3D2BWP30P140LVT      | 0.007 |   0.146 |    0.149 | 
     | bottom_half_3__mux_tree/o_data_bus_reg_reg_0_/D   |  ^   | bottom_half_3__mux_tree/N369         | DFQD1BWP30P140LVT      | 0.000 |   0.146 |    0.149 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |        |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk    |                   |       |  -0.108 |   -0.112 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk    | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.092 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42 | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.083 | 
     | CTS_ccl_inv_00321/I                              |  v   | CTS_42 | INVD4BWP30P140LVT | 0.001 |  -0.078 |   -0.082 | 
     | CTS_ccl_inv_00321/ZN                             |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.014 |  -0.064 |   -0.068 | 
     | CTS_ccl_a_inv_00313/I                            |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.006 |  -0.058 |   -0.062 | 
     | CTS_ccl_a_inv_00313/ZN                           |  v   | CTS_25 | INVD4BWP30P140LVT | 0.013 |  -0.044 |   -0.048 | 
     | CTS_ccl_a_inv_00295/I                            |  v   | CTS_25 | INVD6BWP30P140LVT | 0.001 |  -0.044 |   -0.048 | 
     | CTS_ccl_a_inv_00295/ZN                           |  ^   | CTS_24 | INVD6BWP30P140LVT | 0.013 |  -0.031 |   -0.035 | 
     | CTS_ccl_a_inv_00266/I                            |  ^   | CTS_24 | INVD8BWP30P140LVT | 0.001 |  -0.030 |   -0.034 | 
     | CTS_ccl_a_inv_00266/ZN                           |  v   | CTS_21 | INVD8BWP30P140LVT | 0.010 |  -0.020 |   -0.024 | 
     | CTS_ccl_a_inv_00124/I                            |  v   | CTS_21 | INVD6BWP30P140LVT | 0.000 |  -0.020 |   -0.024 | 
     | CTS_ccl_a_inv_00124/ZN                           |  ^   | CTS_20 | INVD6BWP30P140LVT | 0.028 |   0.008 |    0.004 | 
     | bottom_half_3__mux_tree/o_data_bus_reg_reg_0_/CP |  ^   | CTS_20 | DFQD1BWP30P140LVT | 0.002 |   0.010 |    0.006 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin bottom_half_0__mux_tree/o_data_bus_reg_reg_13_
/CP 
Endpoint:   bottom_half_0__mux_tree/o_data_bus_reg_reg_13_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_0_/Q      (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.020
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.159
- Arrival Time                  0.155
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                 Net                  |         Cell         | Delay | Arrival | Required | 
     |                                                   |      |                                      |                      |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------+----------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                  |                      |       |  -0.126 |   -0.122 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk                                  | INVD6BWP30P140LVT    | 0.014 |  -0.112 |   -0.108 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42                               | INVD6BWP30P140LVT    | 0.009 |  -0.103 |   -0.100 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42                               | INVD4BWP30P140LVT    | 0.001 |  -0.102 |   -0.099 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26                               | INVD4BWP30P140LVT    | 0.012 |  -0.091 |   -0.087 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26                               | INVD4BWP30P140LVT    | 0.006 |  -0.084 |   -0.080 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25                               | INVD4BWP30P140LVT    | 0.013 |  -0.071 |   -0.067 | 
     | CTS_ccl_a_inv_00295/I                             |  v   | CTS_25                               | INVD6BWP30P140LVT    | 0.001 |  -0.070 |   -0.067 | 
     | CTS_ccl_a_inv_00295/ZN                            |  ^   | CTS_24                               | INVD6BWP30P140LVT    | 0.013 |  -0.057 |   -0.054 | 
     | CTS_ccl_a_inv_00260/I                             |  ^   | CTS_24                               | CKND8BWP30P140LVT    | 0.003 |  -0.055 |   -0.051 | 
     | CTS_ccl_a_inv_00260/ZN                            |  v   | CTS_17                               | CKND8BWP30P140LVT    | 0.009 |  -0.045 |   -0.042 | 
     | CTS_ccl_a_inv_00132/I                             |  v   | CTS_17                               | INVD8BWP30P140LVT    | 0.001 |  -0.044 |   -0.041 | 
     | CTS_ccl_a_inv_00132/ZN                            |  ^   | CTS_16                               | INVD8BWP30P140LVT    | 0.022 |  -0.023 |   -0.019 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_0_/CP      |  ^   | CTS_16                               | DFQD4BWP30P140LVT    | 0.003 |  -0.020 |   -0.016 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_0_/Q       |  ^   | i_cmd_id_6__inner_cmd_wire[0]        | DFQD4BWP30P140LVT    | 0.043 |   0.023 |    0.027 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_895_0/A1   |  ^   | i_cmd_id_6__inner_cmd_wire[0]        | ND2D0BWP30P140LVT    | 0.000 |   0.024 |    0.027 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_895_0/ZN   |  v   | bottom_half_0__mux_tree/FE_RN_292_0  | ND2D0BWP30P140LVT    | 0.011 |   0.035 |    0.039 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_791_0/A1   |  v   | bottom_half_0__mux_tree/FE_RN_292_0  | NR3D0P7BWP30P140LVT  | 0.000 |   0.035 |    0.039 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_791_0/ZN   |  ^   | bottom_half_0__mux_tree/n10          | NR3D0P7BWP30P140LVT  | 0.037 |   0.072 |    0.076 | 
     | bottom_half_0__mux_tree/U31/A2                    |  ^   | bottom_half_0__mux_tree/n10          | CKND2D8BWP30P140LVT  | 0.001 |   0.073 |    0.077 | 
     | bottom_half_0__mux_tree/U31/ZN                    |  v   | bottom_half_0__mux_tree/n42          | CKND2D8BWP30P140LVT  | 0.011 |   0.084 |    0.088 | 
     | bottom_half_0__mux_tree/placeopt_FE_OFC157_n42/I  |  v   | bottom_half_0__mux_tree/n42          | INVD3BWP30P140LVT    | 0.001 |   0.085 |    0.088 | 
     | bottom_half_0__mux_tree/placeopt_FE_OFC157_n42/ZN |  ^   | bottom_half_0__mux_tree/FE_OFN61_n42 | INVD3BWP30P140LVT    | 0.014 |   0.099 |    0.102 | 
     | bottom_half_0__mux_tree/U234/A1                   |  ^   | bottom_half_0__mux_tree/FE_OFN61_n42 | MAOI22D1BWP30P140LVT | 0.000 |   0.099 |    0.103 | 
     | bottom_half_0__mux_tree/U234/ZN                   |  v   | bottom_half_0__mux_tree/n197         | MAOI22D1BWP30P140LVT | 0.014 |   0.113 |    0.117 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_559_0/B    |  v   | bottom_half_0__mux_tree/n197         | IOA21D2BWP30P140LVT  | 0.000 |   0.113 |    0.117 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_559_0/ZN   |  ^   | bottom_half_0__mux_tree/n198         | IOA21D2BWP30P140LVT  | 0.012 |   0.125 |    0.129 | 
     | bottom_half_0__mux_tree/U236/B                    |  ^   | bottom_half_0__mux_tree/n198         | AOI21D1BWP30P140LVT  | 0.001 |   0.126 |    0.130 | 
     | bottom_half_0__mux_tree/U236/ZN                   |  v   | bottom_half_0__mux_tree/n201         | AOI21D1BWP30P140LVT  | 0.016 |   0.142 |    0.146 | 
     | bottom_half_0__mux_tree/U239/A1                   |  v   | bottom_half_0__mux_tree/n201         | ND3D1BWP30P140LVT    | 0.001 |   0.143 |    0.147 | 
     | bottom_half_0__mux_tree/U239/ZN                   |  ^   | bottom_half_0__mux_tree/N382         | ND3D1BWP30P140LVT    | 0.012 |   0.155 |    0.159 | 
     | bottom_half_0__mux_tree/o_data_bus_reg_reg_13_/D  |  ^   | bottom_half_0__mux_tree/N382         | DFQD1BWP30P140LVT    | 0.000 |   0.155 |    0.159 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |        |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk    |                   |       |  -0.108 |   -0.112 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk    | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.092 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42 | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.083 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42 | INVD4BWP30P140LVT | 0.001 |  -0.078 |   -0.082 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.014 |  -0.064 |   -0.068 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.006 |  -0.058 |   -0.062 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25 | INVD4BWP30P140LVT | 0.013 |  -0.044 |   -0.048 | 
     | CTS_ccl_a_inv_00295/I                             |  v   | CTS_25 | INVD6BWP30P140LVT | 0.001 |  -0.044 |   -0.048 | 
     | CTS_ccl_a_inv_00295/ZN                            |  ^   | CTS_24 | INVD6BWP30P140LVT | 0.013 |  -0.031 |   -0.035 | 
     | CTS_ccl_a_inv_00258/I                             |  ^   | CTS_24 | INVD3BWP30P140LVT | 0.001 |  -0.029 |   -0.033 | 
     | CTS_ccl_a_inv_00258/ZN                            |  v   | CTS_13 | INVD3BWP30P140LVT | 0.014 |  -0.015 |   -0.019 | 
     | CTS_ccl_a_inv_00074/I                             |  v   | CTS_13 | INVD6BWP30P140LVT | 0.001 |  -0.014 |   -0.018 | 
     | CTS_ccl_a_inv_00074/ZN                            |  ^   | CTS_15 | INVD6BWP30P140LVT | 0.026 |   0.012 |    0.008 | 
     | bottom_half_0__mux_tree/o_data_bus_reg_reg_13_/CP |  ^   | CTS_15 | DFQD1BWP30P140LVT | 0.008 |   0.020 |    0.016 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_reg_5_/
CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_5_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_5_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.030
- Setup                         0.010
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.170
- Arrival Time                  0.166
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                 |      |                                        |                        |       |  Time   |   Time   | 
     |-------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                             |  ^   | clk                                    |                        |       |  -0.126 |   -0.122 | 
     | CTS_cci_inv_00344/I                             |  ^   | clk                                    | INVD4BWP30P140LVT      | 0.001 |  -0.124 |   -0.120 | 
     | CTS_cci_inv_00344/ZN                            |  v   | FE_USKN733_CTS_83                      | INVD4BWP30P140LVT      | 0.004 |  -0.120 |   -0.116 | 
     | ccpot_FE_USKC733_CTS_83/I                       |  v   | FE_USKN733_CTS_83                      | CKND6BWP30P140LVT      | 0.000 |  -0.120 |   -0.116 | 
     | ccpot_FE_USKC733_CTS_83/ZN                      |  ^   | FE_USKN734_CTS_83                      | CKND6BWP30P140LVT      | 0.004 |  -0.116 |   -0.112 | 
     | ccpot_FE_USKC734_CTS_83/I                       |  ^   | FE_USKN734_CTS_83                      | CKND6BWP30P140LVT      | 0.000 |  -0.115 |   -0.111 | 
     | ccpot_FE_USKC734_CTS_83/ZN                      |  v   | CTS_83                                 | CKND6BWP30P140LVT      | 0.007 |  -0.109 |   -0.105 | 
     | CTS_ccl_inv_00322/I                             |  v   | CTS_83                                 | CKND3BWP30P140LVT      | 0.012 |  -0.096 |   -0.092 | 
     | CTS_ccl_inv_00322/ZN                            |  ^   | CTS_82                                 | CKND3BWP30P140LVT      | 0.022 |  -0.074 |   -0.070 | 
     | CTS_ccl_a_inv_00315/I                           |  ^   | CTS_82                                 | INVD8BWP30P140LVT      | 0.001 |  -0.073 |   -0.069 | 
     | CTS_ccl_a_inv_00315/ZN                          |  v   | CTS_77                                 | INVD8BWP30P140LVT      | 0.010 |  -0.063 |   -0.059 | 
     | CTS_ccl_a_inv_00301/I                           |  v   | CTS_77                                 | INVD6BWP30P140LVT      | 0.001 |  -0.063 |   -0.059 | 
     | CTS_ccl_a_inv_00301/ZN                          |  ^   | CTS_76                                 | INVD6BWP30P140LVT      | 0.010 |  -0.053 |   -0.049 | 
     | CTS_ccl_a_inv_00252/I                           |  ^   | CTS_76                                 | INVD3BWP30P140LVT      | 0.001 |  -0.052 |   -0.048 | 
     | CTS_ccl_a_inv_00252/ZN                          |  v   | CTS_56                                 | INVD3BWP30P140LVT      | 0.014 |  -0.038 |   -0.034 | 
     | CTS_ccl_a_inv_00142/I                           |  v   | CTS_56                                 | CKND8BWP30P140LVT      | 0.003 |  -0.035 |   -0.031 | 
     | CTS_ccl_a_inv_00142/ZN                          |  ^   | CTS_55                                 | CKND8BWP30P140LVT      | 0.022 |  -0.013 |   -0.009 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_5_/CP    |  ^   | CTS_55                                 | DFQD4BWP30P140LVT      | 0.007 |  -0.006 |   -0.002 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_5_/Q     |  v   | i_cmd_id_3__inner_cmd_wire[5]          | DFQD4BWP30P140LVT      | 0.049 |   0.043 |    0.047 | 
     | bottom_half_5__mux_tree/U38/A1                  |  v   | i_cmd_id_3__inner_cmd_wire[5]          | OR2D1BWP30P140LVT      | 0.001 |   0.044 |    0.048 | 
     | bottom_half_5__mux_tree/U38/Z                   |  v   | bottom_half_5__mux_tree/n30            | OR2D1BWP30P140LVT      | 0.017 |   0.061 |    0.065 | 
     | bottom_half_5__mux_tree/U47/A1                  |  v   | bottom_half_5__mux_tree/n30            | OR2D2BWP30P140LVT      | 0.000 |   0.061 |    0.065 | 
     | bottom_half_5__mux_tree/U47/Z                   |  v   | bottom_half_5__mux_tree/n6             | OR2D2BWP30P140LVT      | 0.020 |   0.081 |    0.085 | 
     | bottom_half_5__mux_tree/U36/A1                  |  v   | bottom_half_5__mux_tree/n6             | NR2OPTIBD4BWP30P140LVT | 0.001 |   0.082 |    0.086 | 
     | bottom_half_5__mux_tree/U36/ZN                  |  ^   | bottom_half_5__mux_tree/n37            | NR2OPTIBD4BWP30P140LVT | 0.013 |   0.095 |    0.099 | 
     | bottom_half_5__mux_tree/U21/A1                  |  ^   | bottom_half_5__mux_tree/n37            | CKND2D8BWP30P140LVT    | 0.000 |   0.095 |    0.099 | 
     | bottom_half_5__mux_tree/U21/ZN                  |  v   | bottom_half_5__mux_tree/n47            | CKND2D8BWP30P140LVT    | 0.011 |   0.106 |    0.110 | 
     | bottom_half_5__mux_tree/ccpot_FE_OCPC758_n47/I  |  v   | bottom_half_5__mux_tree/n47            | BUFFD4BWP30P140LVT     | 0.002 |   0.108 |    0.112 | 
     | bottom_half_5__mux_tree/ccpot_FE_OCPC758_n47/Z  |  v   | bottom_half_5__mux_tree/FE_OCPN758_n47 | BUFFD4BWP30P140LVT     | 0.017 |   0.125 |    0.129 | 
     | bottom_half_5__mux_tree/ccpot_FE_OCPC668_n47/I  |  v   | bottom_half_5__mux_tree/FE_OCPN758_n47 | INVD4BWP30P140LVT      | 0.001 |   0.126 |    0.130 | 
     | bottom_half_5__mux_tree/ccpot_FE_OCPC668_n47/ZN |  ^   | bottom_half_5__mux_tree/FE_OCPN478_n47 | INVD4BWP30P140LVT      | 0.010 |   0.136 |    0.140 | 
     | bottom_half_5__mux_tree/U107/B1                 |  ^   | bottom_half_5__mux_tree/FE_OCPN478_n47 | AOI22D1BWP30P140LVT    | 0.001 |   0.138 |    0.142 | 
     | bottom_half_5__mux_tree/U107/ZN                 |  v   | bottom_half_5__mux_tree/n74            | AOI22D1BWP30P140LVT    | 0.016 |   0.154 |    0.158 | 
     | bottom_half_5__mux_tree/U108/A3                 |  v   | bottom_half_5__mux_tree/n74            | ND3D1BWP30P140LVT      | 0.000 |   0.154 |    0.158 | 
     | bottom_half_5__mux_tree/U108/ZN                 |  ^   | bottom_half_5__mux_tree/N374           | ND3D1BWP30P140LVT      | 0.012 |   0.166 |    0.170 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_5_/D |  ^   | bottom_half_5__mux_tree/N374           | DFQD1BWP30P140LVT      | 0.000 |   0.166 |    0.170 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |                   |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk               |                   |       |  -0.108 |   -0.112 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk               | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.093 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42            | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.083 | 
     | CTS_cdb_inv_00376/I                              |  v   | CTS_42            | INVD1BWP30P140LVT | 0.001 |  -0.078 |   -0.082 | 
     | CTS_cdb_inv_00376/ZN                             |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.009 |  -0.069 |   -0.073 | 
     | CTS_cdb_inv_00377/I                              |  ^   | CTS_38            | INVD1BWP30P140LVT | 0.000 |  -0.069 |   -0.073 | 
     | CTS_cdb_inv_00377/ZN                             |  v   | CTS_35            | INVD1BWP30P140LVT | 0.007 |  -0.062 |   -0.066 | 
     | CTS_ccl_a_inv_00337/I                            |  v   | CTS_35            | INVD2BWP30P140LVT | 0.000 |  -0.062 |   -0.066 | 
     | CTS_ccl_a_inv_00337/ZN                           |  ^   | CTS_34            | INVD2BWP30P140LVT | 0.017 |  -0.045 |   -0.049 | 
     | CTS_ccl_a_inv_00264/I                            |  ^   | CTS_34            | INVD3BWP30P140LVT | 0.001 |  -0.044 |   -0.048 | 
     | CTS_ccl_a_inv_00264/ZN                           |  v   | CTS_28            | INVD3BWP30P140LVT | 0.021 |  -0.023 |   -0.027 | 
     | CTS_ccl_a_inv_00086/I                            |  v   | CTS_28            | INVD6BWP30P140LVT | 0.001 |  -0.022 |   -0.026 | 
     | CTS_ccl_a_inv_00086/ZN                           |  ^   | FE_USKN731_CTS_27 | INVD6BWP30P140LVT | 0.007 |  -0.015 |   -0.019 | 
     | ccpot_FE_USKC731_CTS_27/I                        |  ^   | FE_USKN731_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.015 |   -0.019 | 
     | ccpot_FE_USKC731_CTS_27/ZN                       |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.005 |  -0.010 |   -0.014 | 
     | ccpot_FE_USKC732_CTS_27/I                        |  v   | FE_USKN732_CTS_27 | CKND4BWP30P140LVT | 0.000 |  -0.010 |   -0.014 | 
     | ccpot_FE_USKC732_CTS_27/ZN                       |  ^   | CTS_27            | CKND4BWP30P140LVT | 0.036 |   0.026 |    0.022 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_5_/CP |  ^   | CTS_27            | DFQD1BWP30P140LVT | 0.004 |   0.030 |    0.026 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin bottom_half_1__mux_tree/o_data_bus_reg_reg_18_
/CP 
Endpoint:   bottom_half_1__mux_tree/o_data_bus_reg_reg_18_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_1_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.037
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.176
- Arrival Time                  0.172
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                  Net                   |        Cell         | Delay | Arrival | Required | 
     |                                                  |      |                                        |                     |       |  Time   |   Time   | 
     |--------------------------------------------------+------+----------------------------------------+---------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                    |                     |       |  -0.126 |   -0.122 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk                                    | INVD6BWP30P140LVT   | 0.014 |  -0.112 |   -0.108 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42                                 | INVD6BWP30P140LVT   | 0.009 |  -0.103 |   -0.099 | 
     | CTS_ccl_inv_00321/I                              |  v   | CTS_42                                 | INVD4BWP30P140LVT   | 0.001 |  -0.102 |   -0.098 | 
     | CTS_ccl_inv_00321/ZN                             |  ^   | CTS_26                                 | INVD4BWP30P140LVT   | 0.012 |  -0.091 |   -0.087 | 
     | CTS_ccl_a_inv_00313/I                            |  ^   | CTS_26                                 | INVD4BWP30P140LVT   | 0.006 |  -0.084 |   -0.080 | 
     | CTS_ccl_a_inv_00313/ZN                           |  v   | CTS_25                                 | INVD4BWP30P140LVT   | 0.013 |  -0.071 |   -0.067 | 
     | CTS_ccl_a_inv_00295/I                            |  v   | CTS_25                                 | INVD6BWP30P140LVT   | 0.001 |  -0.070 |   -0.066 | 
     | CTS_ccl_a_inv_00295/ZN                           |  ^   | CTS_24                                 | INVD6BWP30P140LVT   | 0.013 |  -0.057 |   -0.053 | 
     | CTS_ccl_a_inv_00260/I                            |  ^   | CTS_24                                 | CKND8BWP30P140LVT   | 0.003 |  -0.055 |   -0.051 | 
     | CTS_ccl_a_inv_00260/ZN                           |  v   | CTS_17                                 | CKND8BWP30P140LVT   | 0.009 |  -0.045 |   -0.041 | 
     | CTS_ccl_a_inv_00132/I                            |  v   | CTS_17                                 | INVD8BWP30P140LVT   | 0.001 |  -0.044 |   -0.040 | 
     | CTS_ccl_a_inv_00132/ZN                           |  ^   | CTS_16                                 | INVD8BWP30P140LVT   | 0.022 |  -0.023 |   -0.019 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_1_/CP     |  ^   | CTS_16                                 | DFQD2BWP30P140LVT   | 0.002 |  -0.020 |   -0.016 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_1_/Q      |  v   | i_cmd_id_6__inner_cmd_wire[1]          | DFQD2BWP30P140LVT   | 0.053 |   0.032 |    0.037 | 
     | bottom_half_1__mux_tree/U18/B1                   |  v   | i_cmd_id_6__inner_cmd_wire[1]          | INR2D2BWP30P140LVT  | 0.000 |   0.033 |    0.037 | 
     | bottom_half_1__mux_tree/U18/ZN                   |  ^   | bottom_half_1__mux_tree/n6             | INR2D2BWP30P140LVT  | 0.010 |   0.043 |    0.047 | 
     | bottom_half_1__mux_tree/U12/A2                   |  ^   | bottom_half_1__mux_tree/n6             | CKND2D4BWP30P140LVT | 0.000 |   0.043 |    0.047 | 
     | bottom_half_1__mux_tree/U12/ZN                   |  v   | bottom_half_1__mux_tree/n27            | CKND2D4BWP30P140LVT | 0.016 |   0.059 |    0.063 | 
     | bottom_half_1__mux_tree/U41/B1                   |  v   | bottom_half_1__mux_tree/n27            | INR2D6BWP30P140LVT  | 0.004 |   0.063 |    0.068 | 
     | bottom_half_1__mux_tree/U41/ZN                   |  ^   | bottom_half_1__mux_tree/n38            | INR2D6BWP30P140LVT  | 0.014 |   0.077 |    0.081 | 
     | bottom_half_1__mux_tree/U54/A1                   |  ^   | bottom_half_1__mux_tree/n38            | INR2D4BWP30P140LVT  | 0.000 |   0.077 |    0.082 | 
     | bottom_half_1__mux_tree/U54/ZN                   |  ^   | bottom_half_1__mux_tree/n39            | INR2D4BWP30P140LVT  | 0.025 |   0.102 |    0.106 | 
     | bottom_half_1__mux_tree/ccpot_FE_OCPC718_n39/I   |  ^   | bottom_half_1__mux_tree/n39            | CKBD1BWP30P140LVT   | 0.002 |   0.104 |    0.108 | 
     | bottom_half_1__mux_tree/ccpot_FE_OCPC718_n39/Z   |  ^   | bottom_half_1__mux_tree/FE_OCPN499_n39 | CKBD1BWP30P140LVT   | 0.035 |   0.139 |    0.143 | 
     | bottom_half_1__mux_tree/U146/A1                  |  ^   | bottom_half_1__mux_tree/FE_OCPN499_n39 | AOI22D1BWP30P140LVT | 0.002 |   0.141 |    0.145 | 
     | bottom_half_1__mux_tree/U146/ZN                  |  v   | bottom_half_1__mux_tree/n113           | AOI22D1BWP30P140LVT | 0.018 |   0.158 |    0.163 | 
     | bottom_half_1__mux_tree/U147/A3                  |  v   | bottom_half_1__mux_tree/n113           | ND3D1BWP30P140LVT   | 0.000 |   0.159 |    0.163 | 
     | bottom_half_1__mux_tree/U147/ZN                  |  ^   | bottom_half_1__mux_tree/N387           | ND3D1BWP30P140LVT   | 0.014 |   0.172 |    0.176 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_18_/D |  ^   | bottom_half_1__mux_tree/N387           | DFQD1BWP30P140LVT   | 0.000 |   0.172 |    0.176 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |       Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                  |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk              |                   |       |  -0.108 |   -0.112 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk              | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.093 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42           | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.083 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42           | INVD4BWP30P140LVT | 0.001 |  -0.078 |   -0.082 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26           | INVD4BWP30P140LVT | 0.014 |  -0.064 |   -0.068 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26           | INVD4BWP30P140LVT | 0.006 |  -0.058 |   -0.062 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25           | INVD4BWP30P140LVT | 0.013 |  -0.044 |   -0.049 | 
     | CTS_ccl_a_inv_00293/I                             |  v   | CTS_25           | INVD6BWP30P140LVT | 0.002 |  -0.042 |   -0.047 | 
     | CTS_ccl_a_inv_00293/ZN                            |  ^   | CTS_11           | INVD6BWP30P140LVT | 0.010 |  -0.032 |   -0.037 | 
     | CTS_ccl_a_inv_00278/I                             |  ^   | CTS_11           | INVD3BWP30P140LVT | 0.001 |  -0.032 |   -0.036 | 
     | CTS_ccl_a_inv_00278/ZN                            |  v   | FE_USKN735_CTS_8 | INVD3BWP30P140LVT | 0.004 |  -0.028 |   -0.032 | 
     | ccpot_FE_USKC735_CTS_8/I                          |  v   | FE_USKN735_CTS_8 | CKND1BWP30P140LVT | 0.000 |  -0.028 |   -0.032 | 
     | ccpot_FE_USKC735_CTS_8/ZN                         |  ^   | FE_USKN736_CTS_8 | CKND1BWP30P140LVT | 0.005 |  -0.022 |   -0.027 | 
     | ccpot_FE_USKC736_CTS_8/I                          |  ^   | FE_USKN736_CTS_8 | CKND1BWP30P140LVT | 0.000 |  -0.022 |   -0.027 | 
     | ccpot_FE_USKC736_CTS_8/ZN                         |  v   | CTS_8            | CKND1BWP30P140LVT | 0.021 |  -0.002 |   -0.006 | 
     | CTS_ccl_a_inv_00122/I                             |  v   | CTS_8            | INVD6BWP30P140LVT | 0.000 |  -0.002 |   -0.006 | 
     | CTS_ccl_a_inv_00122/ZN                            |  ^   | CTS_9            | INVD6BWP30P140LVT | 0.036 |   0.035 |    0.031 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_18_/CP |  ^   | CTS_9            | DFQD1BWP30P140LVT | 0.002 |   0.037 |    0.033 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin bottom_half_3__mux_tree/o_data_bus_reg_reg_14_
/CP 
Endpoint:   bottom_half_3__mux_tree/o_data_bus_reg_reg_14_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_2__cmd_pipeline/o_cmd_reg_reg_3_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.010
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.149
- Arrival Time                  0.145
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                 Net                 |         Cell          | Delay | Arrival | Required | 
     |                                                  |      |                                     |                       |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------------------------+-----------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                 |                       |       |  -0.126 |   -0.121 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk                                 | INVD6BWP30P140LVT     | 0.014 |  -0.112 |   -0.108 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42                              | INVD6BWP30P140LVT     | 0.009 |  -0.103 |   -0.099 | 
     | CTS_cdb_inv_00376/I                              |  v   | CTS_42                              | INVD1BWP30P140LVT     | 0.001 |  -0.103 |   -0.098 | 
     | CTS_cdb_inv_00376/ZN                             |  ^   | CTS_38                              | INVD1BWP30P140LVT     | 0.008 |  -0.095 |   -0.091 | 
     | CTS_cdb_inv_00377/I                              |  ^   | CTS_38                              | INVD1BWP30P140LVT     | 0.000 |  -0.095 |   -0.091 | 
     | CTS_cdb_inv_00377/ZN                             |  v   | CTS_35                              | INVD1BWP30P140LVT     | 0.007 |  -0.088 |   -0.084 | 
     | CTS_ccl_a_inv_00337/I                            |  v   | CTS_35                              | INVD2BWP30P140LVT     | 0.000 |  -0.088 |   -0.084 | 
     | CTS_ccl_a_inv_00337/ZN                           |  ^   | CTS_34                              | INVD2BWP30P140LVT     | 0.017 |  -0.072 |   -0.067 | 
     | CTS_ccl_a_inv_00264/I                            |  ^   | CTS_34                              | INVD3BWP30P140LVT     | 0.001 |  -0.070 |   -0.066 | 
     | CTS_ccl_a_inv_00264/ZN                           |  v   | CTS_28                              | INVD3BWP30P140LVT     | 0.021 |  -0.049 |   -0.045 | 
     | CTS_ccl_a_inv_00076/I                            |  v   | CTS_28                              | CKND12BWP30P140LVT    | 0.002 |  -0.048 |   -0.043 | 
     | CTS_ccl_a_inv_00076/ZN                           |  ^   | CTS_29                              | CKND12BWP30P140LVT    | 0.018 |  -0.030 |   -0.025 | 
     | i_cmd_id_2__cmd_pipeline/o_cmd_reg_reg_3_/CP     |  ^   | CTS_29                              | DFQD4BWP30P140LVT     | 0.009 |  -0.020 |   -0.016 | 
     | i_cmd_id_2__cmd_pipeline/o_cmd_reg_reg_3_/Q      |  v   | i_cmd_id_2__inner_cmd_wire[3]       | DFQD4BWP30P140LVT     | 0.044 |   0.024 |    0.028 | 
     | bottom_half_3__mux_tree/U44/A2                   |  v   | i_cmd_id_2__inner_cmd_wire[3]       | OR2D1BWP30P140LVT     | 0.000 |   0.024 |    0.028 | 
     | bottom_half_3__mux_tree/U44/Z                    |  v   | bottom_half_3__mux_tree/n37         | OR2D1BWP30P140LVT     | 0.019 |   0.043 |    0.048 | 
     | bottom_half_3__mux_tree/U45/A1                   |  v   | bottom_half_3__mux_tree/n37         | OR2D2BWP30P140LVT     | 0.000 |   0.043 |    0.048 | 
     | bottom_half_3__mux_tree/U45/Z                    |  v   | bottom_half_3__mux_tree/n12         | OR2D2BWP30P140LVT     | 0.020 |   0.064 |    0.068 | 
     | bottom_half_3__mux_tree/ccpot_FE_RC_1198_0/B1    |  v   | bottom_half_3__mux_tree/n12         | INR2D2BWP30P140LVT    | 0.000 |   0.064 |    0.068 | 
     | bottom_half_3__mux_tree/ccpot_FE_RC_1198_0/ZN    |  ^   | bottom_half_3__mux_tree/FE_RN_62_0  | INR2D2BWP30P140LVT    | 0.012 |   0.076 |    0.080 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_186_0/A1  |  ^   | bottom_half_3__mux_tree/FE_RN_62_0  | CKND2D8BWP30P140LVT   | 0.000 |   0.076 |    0.081 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_186_0/ZN  |  v   | bottom_half_3__mux_tree/n52         | CKND2D8BWP30P140LVT   | 0.011 |   0.088 |    0.092 | 
     | bottom_half_3__mux_tree/placeopt_FE_OFC105_n6/I  |  v   | bottom_half_3__mux_tree/n52         | INVD6BWP30P140LVT     | 0.004 |   0.091 |    0.096 | 
     | bottom_half_3__mux_tree/placeopt_FE_OFC105_n6/ZN |  ^   | bottom_half_3__mux_tree/FE_OFN43_n6 | INVD6BWP30P140LVT     | 0.012 |   0.104 |    0.108 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_691_0/B1  |  ^   | bottom_half_3__mux_tree/FE_OFN43_n6 | AOI22D1P5BWP30P140LVT | 0.003 |   0.107 |    0.111 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_691_0/ZN  |  v   | bottom_half_3__mux_tree/FE_RN_246_0 | AOI22D1P5BWP30P140LVT | 0.015 |   0.122 |    0.126 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_686_0/A2  |  v   | bottom_half_3__mux_tree/FE_RN_246_0 | AN2D4BWP30P140LVT     | 0.000 |   0.122 |    0.126 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_686_0/Z   |  v   | bottom_half_3__mux_tree/n110        | AN2D4BWP30P140LVT     | 0.016 |   0.138 |    0.143 | 
     | bottom_half_3__mux_tree/U135/A1                  |  v   | bottom_half_3__mux_tree/n110        | ND3D2BWP30P140LVT     | 0.001 |   0.139 |    0.144 | 
     | bottom_half_3__mux_tree/U135/ZN                  |  ^   | bottom_half_3__mux_tree/N383        | ND3D2BWP30P140LVT     | 0.006 |   0.145 |    0.149 | 
     | bottom_half_3__mux_tree/o_data_bus_reg_reg_14_/D |  ^   | bottom_half_3__mux_tree/N383        | DFQD1BWP30P140LVT     | 0.000 |   0.145 |    0.149 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |        |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk    |                   |       |  -0.108 |   -0.112 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk    | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.093 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42 | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.083 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42 | INVD4BWP30P140LVT | 0.001 |  -0.078 |   -0.082 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.014 |  -0.064 |   -0.069 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.006 |  -0.058 |   -0.062 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25 | INVD4BWP30P140LVT | 0.013 |  -0.044 |   -0.049 | 
     | CTS_ccl_a_inv_00295/I                             |  v   | CTS_25 | INVD6BWP30P140LVT | 0.001 |  -0.044 |   -0.048 | 
     | CTS_ccl_a_inv_00295/ZN                            |  ^   | CTS_24 | INVD6BWP30P140LVT | 0.013 |  -0.031 |   -0.035 | 
     | CTS_ccl_a_inv_00266/I                             |  ^   | CTS_24 | INVD8BWP30P140LVT | 0.001 |  -0.030 |   -0.034 | 
     | CTS_ccl_a_inv_00266/ZN                            |  v   | CTS_21 | INVD8BWP30P140LVT | 0.010 |  -0.020 |   -0.025 | 
     | CTS_ccl_a_inv_00124/I                             |  v   | CTS_21 | INVD6BWP30P140LVT | 0.000 |  -0.020 |   -0.024 | 
     | CTS_ccl_a_inv_00124/ZN                            |  ^   | CTS_20 | INVD6BWP30P140LVT | 0.028 |   0.008 |    0.004 | 
     | bottom_half_3__mux_tree/o_data_bus_reg_reg_14_/CP |  ^   | CTS_20 | DFQD1BWP30P140LVT | 0.002 |   0.010 |    0.005 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin bottom_half_0__mux_tree/o_data_bus_reg_reg_24_
/CP 
Endpoint:   bottom_half_0__mux_tree/o_data_bus_reg_reg_24_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_0_/Q      (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.035
- Setup                         0.010
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.175
- Arrival Time                  0.171
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                 Net                  |        Cell         | Delay | Arrival | Required | 
     |                                                   |      |                                      |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------+---------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                  |                     |       |  -0.126 |   -0.121 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk                                  | INVD6BWP30P140LVT   | 0.014 |  -0.112 |   -0.108 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42                               | INVD6BWP30P140LVT   | 0.009 |  -0.103 |   -0.099 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42                               | INVD4BWP30P140LVT   | 0.001 |  -0.102 |   -0.098 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26                               | INVD4BWP30P140LVT   | 0.012 |  -0.091 |   -0.086 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26                               | INVD4BWP30P140LVT   | 0.006 |  -0.084 |   -0.080 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25                               | INVD4BWP30P140LVT   | 0.013 |  -0.071 |   -0.067 | 
     | CTS_ccl_a_inv_00295/I                             |  v   | CTS_25                               | INVD6BWP30P140LVT   | 0.001 |  -0.070 |   -0.066 | 
     | CTS_ccl_a_inv_00295/ZN                            |  ^   | CTS_24                               | INVD6BWP30P140LVT   | 0.013 |  -0.057 |   -0.053 | 
     | CTS_ccl_a_inv_00260/I                             |  ^   | CTS_24                               | CKND8BWP30P140LVT   | 0.003 |  -0.055 |   -0.050 | 
     | CTS_ccl_a_inv_00260/ZN                            |  v   | CTS_17                               | CKND8BWP30P140LVT   | 0.009 |  -0.045 |   -0.041 | 
     | CTS_ccl_a_inv_00132/I                             |  v   | CTS_17                               | INVD8BWP30P140LVT   | 0.001 |  -0.044 |   -0.040 | 
     | CTS_ccl_a_inv_00132/ZN                            |  ^   | CTS_16                               | INVD8BWP30P140LVT   | 0.022 |  -0.023 |   -0.019 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_0_/CP      |  ^   | CTS_16                               | DFQD4BWP30P140LVT   | 0.003 |  -0.020 |   -0.015 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_0_/Q       |  ^   | i_cmd_id_6__inner_cmd_wire[0]        | DFQD4BWP30P140LVT   | 0.043 |   0.023 |    0.028 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_895_0/A1   |  ^   | i_cmd_id_6__inner_cmd_wire[0]        | ND2D0BWP30P140LVT   | 0.000 |   0.024 |    0.028 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_895_0/ZN   |  v   | bottom_half_0__mux_tree/FE_RN_292_0  | ND2D0BWP30P140LVT   | 0.011 |   0.035 |    0.039 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_791_0/A1   |  v   | bottom_half_0__mux_tree/FE_RN_292_0  | NR3D0P7BWP30P140LVT | 0.000 |   0.035 |    0.039 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_791_0/ZN   |  ^   | bottom_half_0__mux_tree/n10          | NR3D0P7BWP30P140LVT | 0.037 |   0.072 |    0.077 | 
     | bottom_half_0__mux_tree/U31/A2                    |  ^   | bottom_half_0__mux_tree/n10          | CKND2D8BWP30P140LVT | 0.001 |   0.073 |    0.077 | 
     | bottom_half_0__mux_tree/U31/ZN                    |  v   | bottom_half_0__mux_tree/n42          | CKND2D8BWP30P140LVT | 0.011 |   0.084 |    0.088 | 
     | bottom_half_0__mux_tree/placeopt_FE_OFC156_n42/I  |  v   | bottom_half_0__mux_tree/n42          | INVD6BWP30P140LVT   | 0.001 |   0.085 |    0.089 | 
     | bottom_half_0__mux_tree/placeopt_FE_OFC156_n42/ZN |  ^   | bottom_half_0__mux_tree/FE_DBTN8_n42 | INVD6BWP30P140LVT   | 0.012 |   0.096 |    0.100 | 
     | bottom_half_0__mux_tree/placeopt_FE_OFC159_n42/I  |  ^   | bottom_half_0__mux_tree/FE_DBTN8_n42 | BUFFD8BWP30P140LVT  | 0.007 |   0.103 |    0.107 | 
     | bottom_half_0__mux_tree/placeopt_FE_OFC159_n42/Z  |  ^   | bottom_half_0__mux_tree/FE_OFN77_n   | BUFFD8BWP30P140LVT  | 0.016 |   0.119 |    0.123 | 
     | bottom_half_0__mux_tree/U201/A1                   |  ^   | bottom_half_0__mux_tree/FE_OFN77_n   | AOI22D1BWP30P140LVT | 0.001 |   0.120 |    0.124 | 
     | bottom_half_0__mux_tree/U201/ZN                   |  v   | bottom_half_0__mux_tree/n166         | AOI22D1BWP30P140LVT | 0.010 |   0.130 |    0.135 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_652_0/A1   |  v   | bottom_half_0__mux_tree/n166         | ND2D1BWP30P140LVT   | 0.000 |   0.130 |    0.135 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_652_0/ZN   |  ^   | bottom_half_0__mux_tree/n167         | ND2D1BWP30P140LVT   | 0.016 |   0.147 |    0.151 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_45_0/B     |  ^   | bottom_half_0__mux_tree/n167         | AOI21D2BWP30P140LVT | 0.001 |   0.147 |    0.152 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_45_0/ZN    |  v   | bottom_half_0__mux_tree/n170         | AOI21D2BWP30P140LVT | 0.012 |   0.159 |    0.164 | 
     | bottom_half_0__mux_tree/U206/A1                   |  v   | bottom_half_0__mux_tree/n170         | ND3D1BWP30P140LVT   | 0.001 |   0.160 |    0.165 | 
     | bottom_half_0__mux_tree/U206/ZN                   |  ^   | bottom_half_0__mux_tree/N393         | ND3D1BWP30P140LVT   | 0.011 |   0.171 |    0.175 | 
     | bottom_half_0__mux_tree/o_data_bus_reg_reg_24_/D  |  ^   | bottom_half_0__mux_tree/N393         | DFQD1BWP30P140LVT   | 0.000 |   0.171 |    0.175 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |       Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                  |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk              |                   |       |  -0.108 |   -0.112 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk              | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.093 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42           | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.083 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42           | INVD4BWP30P140LVT | 0.001 |  -0.078 |   -0.082 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26           | INVD4BWP30P140LVT | 0.014 |  -0.064 |   -0.069 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26           | INVD4BWP30P140LVT | 0.006 |  -0.058 |   -0.062 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25           | INVD4BWP30P140LVT | 0.013 |  -0.044 |   -0.049 | 
     | CTS_ccl_a_inv_00293/I                             |  v   | CTS_25           | INVD6BWP30P140LVT | 0.002 |  -0.042 |   -0.047 | 
     | CTS_ccl_a_inv_00293/ZN                            |  ^   | CTS_11           | INVD6BWP30P140LVT | 0.010 |  -0.032 |   -0.037 | 
     | CTS_ccl_a_inv_00278/I                             |  ^   | CTS_11           | INVD3BWP30P140LVT | 0.001 |  -0.032 |   -0.036 | 
     | CTS_ccl_a_inv_00278/ZN                            |  v   | FE_USKN735_CTS_8 | INVD3BWP30P140LVT | 0.004 |  -0.028 |   -0.032 | 
     | ccpot_FE_USKC735_CTS_8/I                          |  v   | FE_USKN735_CTS_8 | CKND1BWP30P140LVT | 0.000 |  -0.028 |   -0.032 | 
     | ccpot_FE_USKC735_CTS_8/ZN                         |  ^   | FE_USKN736_CTS_8 | CKND1BWP30P140LVT | 0.005 |  -0.022 |   -0.027 | 
     | ccpot_FE_USKC736_CTS_8/I                          |  ^   | FE_USKN736_CTS_8 | CKND1BWP30P140LVT | 0.000 |  -0.022 |   -0.027 | 
     | ccpot_FE_USKC736_CTS_8/ZN                         |  v   | CTS_8            | CKND1BWP30P140LVT | 0.021 |  -0.002 |   -0.006 | 
     | CTS_ccl_a_inv_00126/I                             |  v   | CTS_8            | INVD6BWP30P140LVT | 0.000 |  -0.002 |   -0.006 | 
     | CTS_ccl_a_inv_00126/ZN                            |  ^   | CTS_10           | INVD6BWP30P140LVT | 0.031 |   0.029 |    0.025 | 
     | bottom_half_0__mux_tree/o_data_bus_reg_reg_24_/CP |  ^   | CTS_10           | DFQD1BWP30P140LVT | 0.006 |   0.035 |    0.031 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_reg_8_/
CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_8_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.032
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.171
- Arrival Time                  0.167
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                   |      |                                        |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                    |                        |       |  -0.126 |   -0.121 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk                                    | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.108 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42                                 | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.099 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42                                 | INVD4BWP30P140LVT      | 0.001 |  -0.102 |   -0.098 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.012 |  -0.091 |   -0.086 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26                                 | INVD4BWP30P140LVT      | 0.006 |  -0.084 |   -0.080 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25                                 | INVD4BWP30P140LVT      | 0.013 |  -0.071 |   -0.067 | 
     | CTS_ccl_a_inv_00295/I                             |  v   | CTS_25                                 | INVD6BWP30P140LVT      | 0.001 |  -0.070 |   -0.066 | 
     | CTS_ccl_a_inv_00295/ZN                            |  ^   | CTS_24                                 | INVD6BWP30P140LVT      | 0.013 |  -0.057 |   -0.053 | 
     | CTS_ccl_a_inv_00258/I                             |  ^   | CTS_24                                 | INVD3BWP30P140LVT      | 0.001 |  -0.056 |   -0.051 | 
     | CTS_ccl_a_inv_00258/ZN                            |  v   | CTS_13                                 | INVD3BWP30P140LVT      | 0.014 |  -0.042 |   -0.037 | 
     | CTS_ccl_a_inv_00074/I                             |  v   | CTS_13                                 | INVD6BWP30P140LVT      | 0.001 |  -0.041 |   -0.036 | 
     | CTS_ccl_a_inv_00074/ZN                            |  ^   | CTS_15                                 | INVD6BWP30P140LVT      | 0.026 |  -0.015 |   -0.011 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/CP      |  ^   | CTS_15                                 | DFQD4BWP30P140LVT      | 0.006 |  -0.009 |   -0.005 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q       |  v   | i_cmd_id_7__inner_cmd_wire[5]          | DFQD4BWP30P140LVT      | 0.048 |   0.039 |    0.043 | 
     | bottom_half_5__mux_tree/U14/A2                    |  v   | i_cmd_id_7__inner_cmd_wire[5]          | NR2OPTIBD8BWP30P140LVT | 0.000 |   0.039 |    0.044 | 
     | bottom_half_5__mux_tree/U14/ZN                    |  ^   | bottom_half_5__mux_tree/n18            | NR2OPTIBD8BWP30P140LVT | 0.015 |   0.054 |    0.059 | 
     | bottom_half_5__mux_tree/U11/A1                    |  ^   | bottom_half_5__mux_tree/n18            | CKND2D4BWP30P140LVT    | 0.009 |   0.063 |    0.068 | 
     | bottom_half_5__mux_tree/U11/ZN                    |  v   | bottom_half_5__mux_tree/n24            | CKND2D4BWP30P140LVT    | 0.013 |   0.077 |    0.081 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/A1   |  v   | bottom_half_5__mux_tree/n24            | NR2OPTIBD6BWP30P140LVT | 0.000 |   0.077 |    0.081 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_407_0/ZN   |  ^   | bottom_half_5__mux_tree/n33            | NR2OPTIBD6BWP30P140LVT | 0.014 |   0.091 |    0.095 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_798_0/A2   |  ^   | bottom_half_5__mux_tree/n33            | CKND2D3BWP30P140LVT    | 0.001 |   0.091 |    0.096 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_798_0/ZN   |  v   | bottom_half_5__mux_tree/FE_RN_296_0    | CKND2D3BWP30P140LVT    | 0.010 |   0.101 |    0.105 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_799_0/I    |  v   | bottom_half_5__mux_tree/FE_RN_296_0    | INVD4BWP30P140LVT      | 0.000 |   0.101 |    0.106 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_799_0/ZN   |  ^   | bottom_half_5__mux_tree/n34            | INVD4BWP30P140LVT      | 0.011 |   0.112 |    0.116 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC601_n34/I |  ^   | bottom_half_5__mux_tree/n34            | BUFFD6BWP30P140LVT     | 0.004 |   0.116 |    0.120 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC601_n34/Z |  ^   | bottom_half_5__mux_tree/FE_OCPN438_n34 | BUFFD6BWP30P140LVT     | 0.018 |   0.133 |    0.138 | 
     | bottom_half_5__mux_tree/ccpot_FE_RC_1169_0/B1     |  ^   | bottom_half_5__mux_tree/FE_OCPN438_n34 | AOI22D1BWP30P140LVT    | 0.003 |   0.136 |    0.140 | 
     | bottom_half_5__mux_tree/ccpot_FE_RC_1169_0/ZN     |  v   | bottom_half_5__mux_tree/n64            | AOI22D1BWP30P140LVT    | 0.019 |   0.155 |    0.160 | 
     | bottom_half_5__mux_tree/ccpot_FE_RC_1103_0/A3     |  v   | bottom_half_5__mux_tree/n64            | ND3D2BWP30P140LVT      | 0.000 |   0.155 |    0.160 | 
     | bottom_half_5__mux_tree/ccpot_FE_RC_1103_0/ZN     |  ^   | bottom_half_5__mux_tree/N377           | ND3D2BWP30P140LVT      | 0.011 |   0.167 |    0.171 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_8_/D   |  ^   | bottom_half_5__mux_tree/N377           | DFQD1BWP30P140LVT      | 0.000 |   0.167 |    0.171 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                  |      |                   |                     |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk               |                     |       |  -0.108 |   -0.112 | 
     | CTS_cci_inv_00344/I                              |  ^   | clk               | INVD4BWP30P140LVT   | 0.002 |  -0.106 |   -0.111 | 
     | CTS_cci_inv_00344/ZN                             |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.099 |   -0.103 | 
     | ccpot_FE_USKC733_CTS_83/I                        |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.099 |   -0.103 | 
     | ccpot_FE_USKC733_CTS_83/ZN                       |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.093 |   -0.097 | 
     | ccpot_FE_USKC734_CTS_83/I                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.093 |   -0.097 | 
     | ccpot_FE_USKC734_CTS_83/ZN                       |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.085 |   -0.090 | 
     | CTS_ccl_inv_00322/I                              |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.012 |  -0.073 |   -0.078 | 
     | CTS_ccl_inv_00322/ZN                             |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.022 |  -0.051 |   -0.055 | 
     | CTS_ccl_a_inv_00256/I                            |  ^   | CTS_82            | INVD0BWP30P140LVT   | 0.002 |  -0.049 |   -0.053 | 
     | CTS_ccl_a_inv_00256/ZN                           |  v   | FE_USKN727_CTS_41 | INVD0BWP30P140LVT   | 0.011 |  -0.038 |   -0.042 | 
     | ccpot_FE_USKC727_CTS_41/I                        |  v   | FE_USKN727_CTS_41 | INVD1P5BWP30P140LVT | 0.000 |  -0.038 |   -0.042 | 
     | ccpot_FE_USKC727_CTS_41/ZN                       |  ^   | FE_USKN728_CTS_41 | INVD1P5BWP30P140LVT | 0.007 |  -0.031 |   -0.035 | 
     | ccpot_FE_USKC728_CTS_41/I                        |  ^   | FE_USKN728_CTS_41 | INVD1P5BWP30P140LVT | 0.000 |  -0.031 |   -0.035 | 
     | ccpot_FE_USKC728_CTS_41/ZN                       |  v   | CTS_41            | INVD1P5BWP30P140LVT | 0.015 |  -0.016 |   -0.020 | 
     | CTS_ccl_a_inv_00102/I                            |  v   | CTS_41            | INVD4BWP30P140LVT   | 0.000 |  -0.015 |   -0.020 | 
     | CTS_ccl_a_inv_00102/ZN                           |  ^   | CTS_50            | INVD4BWP30P140LVT   | 0.044 |   0.029 |    0.024 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_8_/CP |  ^   | CTS_50            | DFQD1BWP30P140LVT   | 0.003 |   0.032 |    0.027 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_reg_7_/
CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_7_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_5_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.032
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.171
- Arrival Time                  0.167
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                 |      |                                        |                        |       |  Time   |   Time   | 
     |-------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                             |  ^   | clk                                    |                        |       |  -0.126 |   -0.121 | 
     | CTS_cci_inv_00344/I                             |  ^   | clk                                    | INVD4BWP30P140LVT      | 0.001 |  -0.124 |   -0.120 | 
     | CTS_cci_inv_00344/ZN                            |  v   | FE_USKN733_CTS_83                      | INVD4BWP30P140LVT      | 0.004 |  -0.120 |   -0.115 | 
     | ccpot_FE_USKC733_CTS_83/I                       |  v   | FE_USKN733_CTS_83                      | CKND6BWP30P140LVT      | 0.000 |  -0.120 |   -0.115 | 
     | ccpot_FE_USKC733_CTS_83/ZN                      |  ^   | FE_USKN734_CTS_83                      | CKND6BWP30P140LVT      | 0.004 |  -0.116 |   -0.111 | 
     | ccpot_FE_USKC734_CTS_83/I                       |  ^   | FE_USKN734_CTS_83                      | CKND6BWP30P140LVT      | 0.000 |  -0.115 |   -0.111 | 
     | ccpot_FE_USKC734_CTS_83/ZN                      |  v   | CTS_83                                 | CKND6BWP30P140LVT      | 0.007 |  -0.109 |   -0.104 | 
     | CTS_ccl_inv_00322/I                             |  v   | CTS_83                                 | CKND3BWP30P140LVT      | 0.012 |  -0.096 |   -0.092 | 
     | CTS_ccl_inv_00322/ZN                            |  ^   | CTS_82                                 | CKND3BWP30P140LVT      | 0.022 |  -0.074 |   -0.069 | 
     | CTS_ccl_a_inv_00315/I                           |  ^   | CTS_82                                 | INVD8BWP30P140LVT      | 0.001 |  -0.073 |   -0.068 | 
     | CTS_ccl_a_inv_00315/ZN                          |  v   | CTS_77                                 | INVD8BWP30P140LVT      | 0.010 |  -0.063 |   -0.059 | 
     | CTS_ccl_a_inv_00301/I                           |  v   | CTS_77                                 | INVD6BWP30P140LVT      | 0.001 |  -0.063 |   -0.058 | 
     | CTS_ccl_a_inv_00301/ZN                          |  ^   | CTS_76                                 | INVD6BWP30P140LVT      | 0.010 |  -0.053 |   -0.048 | 
     | CTS_ccl_a_inv_00252/I                           |  ^   | CTS_76                                 | INVD3BWP30P140LVT      | 0.001 |  -0.052 |   -0.048 | 
     | CTS_ccl_a_inv_00252/ZN                          |  v   | CTS_56                                 | INVD3BWP30P140LVT      | 0.014 |  -0.038 |   -0.033 | 
     | CTS_ccl_a_inv_00142/I                           |  v   | CTS_56                                 | CKND8BWP30P140LVT      | 0.003 |  -0.035 |   -0.031 | 
     | CTS_ccl_a_inv_00142/ZN                          |  ^   | CTS_55                                 | CKND8BWP30P140LVT      | 0.022 |  -0.013 |   -0.009 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_5_/CP    |  ^   | CTS_55                                 | DFQD4BWP30P140LVT      | 0.007 |  -0.006 |   -0.001 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_5_/Q     |  v   | i_cmd_id_3__inner_cmd_wire[5]          | DFQD4BWP30P140LVT      | 0.049 |   0.043 |    0.047 | 
     | bottom_half_5__mux_tree/U38/A1                  |  v   | i_cmd_id_3__inner_cmd_wire[5]          | OR2D1BWP30P140LVT      | 0.001 |   0.044 |    0.049 | 
     | bottom_half_5__mux_tree/U38/Z                   |  v   | bottom_half_5__mux_tree/n30            | OR2D1BWP30P140LVT      | 0.017 |   0.061 |    0.066 | 
     | bottom_half_5__mux_tree/U47/A1                  |  v   | bottom_half_5__mux_tree/n30            | OR2D2BWP30P140LVT      | 0.000 |   0.061 |    0.066 | 
     | bottom_half_5__mux_tree/U47/Z                   |  v   | bottom_half_5__mux_tree/n6             | OR2D2BWP30P140LVT      | 0.020 |   0.081 |    0.086 | 
     | bottom_half_5__mux_tree/U36/A1                  |  v   | bottom_half_5__mux_tree/n6             | NR2OPTIBD4BWP30P140LVT | 0.001 |   0.082 |    0.087 | 
     | bottom_half_5__mux_tree/U36/ZN                  |  ^   | bottom_half_5__mux_tree/n37            | NR2OPTIBD4BWP30P140LVT | 0.013 |   0.095 |    0.100 | 
     | bottom_half_5__mux_tree/U21/A1                  |  ^   | bottom_half_5__mux_tree/n37            | CKND2D8BWP30P140LVT    | 0.000 |   0.095 |    0.100 | 
     | bottom_half_5__mux_tree/U21/ZN                  |  v   | bottom_half_5__mux_tree/n47            | CKND2D8BWP30P140LVT    | 0.011 |   0.106 |    0.111 | 
     | bottom_half_5__mux_tree/ccpot_FE_OCPC758_n47/I  |  v   | bottom_half_5__mux_tree/n47            | BUFFD4BWP30P140LVT     | 0.002 |   0.108 |    0.113 | 
     | bottom_half_5__mux_tree/ccpot_FE_OCPC758_n47/Z  |  v   | bottom_half_5__mux_tree/FE_OCPN758_n47 | BUFFD4BWP30P140LVT     | 0.017 |   0.125 |    0.130 | 
     | bottom_half_5__mux_tree/ccpot_FE_OCPC668_n47/I  |  v   | bottom_half_5__mux_tree/FE_OCPN758_n47 | INVD4BWP30P140LVT      | 0.001 |   0.126 |    0.131 | 
     | bottom_half_5__mux_tree/ccpot_FE_OCPC668_n47/ZN |  ^   | bottom_half_5__mux_tree/FE_OCPN478_n47 | INVD4BWP30P140LVT      | 0.010 |   0.136 |    0.141 | 
     | bottom_half_5__mux_tree/U82/B1                  |  ^   | bottom_half_5__mux_tree/FE_OCPN478_n47 | AOI22D1BWP30P140LVT    | 0.002 |   0.138 |    0.143 | 
     | bottom_half_5__mux_tree/U82/ZN                  |  v   | bottom_half_5__mux_tree/n53            | AOI22D1BWP30P140LVT    | 0.018 |   0.156 |    0.160 | 
     | bottom_half_5__mux_tree/ccpot_FE_RC_972_0/A3    |  v   | bottom_half_5__mux_tree/n53            | ND3D2BWP30P140LVT      | 0.000 |   0.156 |    0.160 | 
     | bottom_half_5__mux_tree/ccpot_FE_RC_972_0/ZN    |  ^   | bottom_half_5__mux_tree/N376           | ND3D2BWP30P140LVT      | 0.011 |   0.167 |    0.171 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_7_/D |  ^   | bottom_half_5__mux_tree/N376           | DFQD1BWP30P140LVT      | 0.000 |   0.167 |    0.171 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                  |      |                   |                     |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk               |                     |       |  -0.108 |   -0.113 | 
     | CTS_cci_inv_00344/I                              |  ^   | clk               | INVD4BWP30P140LVT   | 0.002 |  -0.106 |   -0.111 | 
     | CTS_cci_inv_00344/ZN                             |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.099 |   -0.104 | 
     | ccpot_FE_USKC733_CTS_83/I                        |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.099 |   -0.104 | 
     | ccpot_FE_USKC733_CTS_83/ZN                       |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.093 |   -0.097 | 
     | ccpot_FE_USKC734_CTS_83/I                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.093 |   -0.097 | 
     | ccpot_FE_USKC734_CTS_83/ZN                       |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.085 |   -0.090 | 
     | CTS_ccl_inv_00322/I                              |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.012 |  -0.073 |   -0.078 | 
     | CTS_ccl_inv_00322/ZN                             |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.022 |  -0.051 |   -0.056 | 
     | CTS_ccl_a_inv_00256/I                            |  ^   | CTS_82            | INVD0BWP30P140LVT   | 0.002 |  -0.049 |   -0.053 | 
     | CTS_ccl_a_inv_00256/ZN                           |  v   | FE_USKN727_CTS_41 | INVD0BWP30P140LVT   | 0.011 |  -0.038 |   -0.042 | 
     | ccpot_FE_USKC727_CTS_41/I                        |  v   | FE_USKN727_CTS_41 | INVD1P5BWP30P140LVT | 0.000 |  -0.038 |   -0.042 | 
     | ccpot_FE_USKC727_CTS_41/ZN                       |  ^   | FE_USKN728_CTS_41 | INVD1P5BWP30P140LVT | 0.007 |  -0.031 |   -0.035 | 
     | ccpot_FE_USKC728_CTS_41/I                        |  ^   | FE_USKN728_CTS_41 | INVD1P5BWP30P140LVT | 0.000 |  -0.031 |   -0.035 | 
     | ccpot_FE_USKC728_CTS_41/ZN                       |  v   | CTS_41            | INVD1P5BWP30P140LVT | 0.015 |  -0.016 |   -0.021 | 
     | CTS_ccl_a_inv_00102/I                            |  v   | CTS_41            | INVD4BWP30P140LVT   | 0.000 |  -0.015 |   -0.020 | 
     | CTS_ccl_a_inv_00102/ZN                           |  ^   | CTS_50            | INVD4BWP30P140LVT   | 0.044 |   0.029 |    0.024 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_7_/CP |  ^   | CTS_50            | DFQD1BWP30P140LVT   | 0.003 |   0.032 |    0.027 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin bottom_half_1__mux_tree/o_data_bus_reg_reg_17_
/CP 
Endpoint:   bottom_half_1__mux_tree/o_data_bus_reg_reg_17_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_1_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.036
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.175
- Arrival Time                  0.171
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                  Net                   |        Cell         | Delay | Arrival | Required | 
     |                                                  |      |                                        |                     |       |  Time   |   Time   | 
     |--------------------------------------------------+------+----------------------------------------+---------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                    |                     |       |  -0.126 |   -0.121 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk                                    | INVD6BWP30P140LVT   | 0.014 |  -0.112 |   -0.107 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42                                 | INVD6BWP30P140LVT   | 0.009 |  -0.103 |   -0.099 | 
     | CTS_ccl_inv_00321/I                              |  v   | CTS_42                                 | INVD4BWP30P140LVT   | 0.001 |  -0.102 |   -0.098 | 
     | CTS_ccl_inv_00321/ZN                             |  ^   | CTS_26                                 | INVD4BWP30P140LVT   | 0.012 |  -0.091 |   -0.086 | 
     | CTS_ccl_a_inv_00313/I                            |  ^   | CTS_26                                 | INVD4BWP30P140LVT   | 0.006 |  -0.084 |   -0.079 | 
     | CTS_ccl_a_inv_00313/ZN                           |  v   | CTS_25                                 | INVD4BWP30P140LVT   | 0.013 |  -0.071 |   -0.066 | 
     | CTS_ccl_a_inv_00295/I                            |  v   | CTS_25                                 | INVD6BWP30P140LVT   | 0.001 |  -0.070 |   -0.066 | 
     | CTS_ccl_a_inv_00295/ZN                           |  ^   | CTS_24                                 | INVD6BWP30P140LVT   | 0.013 |  -0.057 |   -0.053 | 
     | CTS_ccl_a_inv_00260/I                            |  ^   | CTS_24                                 | CKND8BWP30P140LVT   | 0.003 |  -0.055 |   -0.050 | 
     | CTS_ccl_a_inv_00260/ZN                           |  v   | CTS_17                                 | CKND8BWP30P140LVT   | 0.009 |  -0.045 |   -0.041 | 
     | CTS_ccl_a_inv_00132/I                            |  v   | CTS_17                                 | INVD8BWP30P140LVT   | 0.001 |  -0.044 |   -0.040 | 
     | CTS_ccl_a_inv_00132/ZN                           |  ^   | CTS_16                                 | INVD8BWP30P140LVT   | 0.022 |  -0.023 |   -0.018 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_1_/CP     |  ^   | CTS_16                                 | DFQD2BWP30P140LVT   | 0.002 |  -0.020 |   -0.016 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_1_/Q      |  v   | i_cmd_id_6__inner_cmd_wire[1]          | DFQD2BWP30P140LVT   | 0.053 |   0.032 |    0.037 | 
     | bottom_half_1__mux_tree/U18/B1                   |  v   | i_cmd_id_6__inner_cmd_wire[1]          | INR2D2BWP30P140LVT  | 0.000 |   0.033 |    0.037 | 
     | bottom_half_1__mux_tree/U18/ZN                   |  ^   | bottom_half_1__mux_tree/n6             | INR2D2BWP30P140LVT  | 0.010 |   0.043 |    0.047 | 
     | bottom_half_1__mux_tree/U12/A2                   |  ^   | bottom_half_1__mux_tree/n6             | CKND2D4BWP30P140LVT | 0.000 |   0.043 |    0.048 | 
     | bottom_half_1__mux_tree/U12/ZN                   |  v   | bottom_half_1__mux_tree/n27            | CKND2D4BWP30P140LVT | 0.016 |   0.059 |    0.064 | 
     | bottom_half_1__mux_tree/U41/B1                   |  v   | bottom_half_1__mux_tree/n27            | INR2D6BWP30P140LVT  | 0.004 |   0.063 |    0.068 | 
     | bottom_half_1__mux_tree/U41/ZN                   |  ^   | bottom_half_1__mux_tree/n38            | INR2D6BWP30P140LVT  | 0.014 |   0.077 |    0.082 | 
     | bottom_half_1__mux_tree/U54/A1                   |  ^   | bottom_half_1__mux_tree/n38            | INR2D4BWP30P140LVT  | 0.000 |   0.077 |    0.082 | 
     | bottom_half_1__mux_tree/U54/ZN                   |  ^   | bottom_half_1__mux_tree/n39            | INR2D4BWP30P140LVT  | 0.025 |   0.102 |    0.107 | 
     | bottom_half_1__mux_tree/ccpot_FE_OCPC718_n39/I   |  ^   | bottom_half_1__mux_tree/n39            | CKBD1BWP30P140LVT   | 0.002 |   0.104 |    0.109 | 
     | bottom_half_1__mux_tree/ccpot_FE_OCPC718_n39/Z   |  ^   | bottom_half_1__mux_tree/FE_OCPN499_n39 | CKBD1BWP30P140LVT   | 0.035 |   0.139 |    0.143 | 
     | bottom_half_1__mux_tree/U181/A1                  |  ^   | bottom_half_1__mux_tree/FE_OCPN499_n39 | AOI22D1BWP30P140LVT | 0.002 |   0.141 |    0.145 | 
     | bottom_half_1__mux_tree/U181/ZN                  |  v   | bottom_half_1__mux_tree/n143           | AOI22D1BWP30P140LVT | 0.013 |   0.154 |    0.159 | 
     | bottom_half_1__mux_tree/U182/A3                  |  v   | bottom_half_1__mux_tree/n143           | ND3D1BWP30P140LVT   | 0.000 |   0.154 |    0.159 | 
     | bottom_half_1__mux_tree/U182/ZN                  |  ^   | bottom_half_1__mux_tree/N386           | ND3D1BWP30P140LVT   | 0.016 |   0.170 |    0.175 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_17_/D |  ^   | bottom_half_1__mux_tree/N386           | DFQD1BWP30P140LVT   | 0.000 |   0.171 |    0.175 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |       Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                  |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk              |                   |       |  -0.108 |   -0.113 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk              | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.093 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42           | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.084 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42           | INVD4BWP30P140LVT | 0.001 |  -0.078 |   -0.083 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26           | INVD4BWP30P140LVT | 0.014 |  -0.064 |   -0.069 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26           | INVD4BWP30P140LVT | 0.006 |  -0.058 |   -0.063 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25           | INVD4BWP30P140LVT | 0.013 |  -0.044 |   -0.049 | 
     | CTS_ccl_a_inv_00293/I                             |  v   | CTS_25           | INVD6BWP30P140LVT | 0.002 |  -0.042 |   -0.047 | 
     | CTS_ccl_a_inv_00293/ZN                            |  ^   | CTS_11           | INVD6BWP30P140LVT | 0.010 |  -0.032 |   -0.037 | 
     | CTS_ccl_a_inv_00278/I                             |  ^   | CTS_11           | INVD3BWP30P140LVT | 0.001 |  -0.032 |   -0.037 | 
     | CTS_ccl_a_inv_00278/ZN                            |  v   | FE_USKN735_CTS_8 | INVD3BWP30P140LVT | 0.004 |  -0.028 |   -0.032 | 
     | ccpot_FE_USKC735_CTS_8/I                          |  v   | FE_USKN735_CTS_8 | CKND1BWP30P140LVT | 0.000 |  -0.028 |   -0.032 | 
     | ccpot_FE_USKC735_CTS_8/ZN                         |  ^   | FE_USKN736_CTS_8 | CKND1BWP30P140LVT | 0.005 |  -0.022 |   -0.027 | 
     | ccpot_FE_USKC736_CTS_8/I                          |  ^   | FE_USKN736_CTS_8 | CKND1BWP30P140LVT | 0.000 |  -0.022 |   -0.027 | 
     | ccpot_FE_USKC736_CTS_8/ZN                         |  v   | CTS_8            | CKND1BWP30P140LVT | 0.021 |  -0.002 |   -0.007 | 
     | CTS_ccl_a_inv_00122/I                             |  v   | CTS_8            | INVD6BWP30P140LVT | 0.000 |  -0.002 |   -0.006 | 
     | CTS_ccl_a_inv_00122/ZN                            |  ^   | CTS_9            | INVD6BWP30P140LVT | 0.036 |   0.035 |    0.030 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_17_/CP |  ^   | CTS_9            | DFQD1BWP30P140LVT | 0.002 |   0.036 |    0.032 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin bottom_half_0__mux_tree/o_data_bus_reg_reg_15_
/CP 
Endpoint:   bottom_half_0__mux_tree/o_data_bus_reg_reg_15_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_0_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.018
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.158
- Arrival Time                  0.153
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                  |            Cell            | Delay | Arrival | Required | 
     |                                                    |      |                                       |                            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                   |                            |       |  -0.126 |   -0.121 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                   | INVD6BWP30P140LVT          | 0.014 |  -0.112 |   -0.107 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                | INVD6BWP30P140LVT          | 0.009 |  -0.103 |   -0.098 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                | INVD4BWP30P140LVT          | 0.001 |  -0.102 |   -0.097 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                | INVD4BWP30P140LVT          | 0.012 |  -0.091 |   -0.086 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                | INVD4BWP30P140LVT          | 0.006 |  -0.084 |   -0.079 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                | INVD4BWP30P140LVT          | 0.013 |  -0.071 |   -0.066 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                | INVD6BWP30P140LVT          | 0.001 |  -0.070 |   -0.065 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                | INVD6BWP30P140LVT          | 0.013 |  -0.057 |   -0.052 | 
     | CTS_ccl_a_inv_00266/I                              |  ^   | CTS_24                                | INVD8BWP30P140LVT          | 0.001 |  -0.056 |   -0.051 | 
     | CTS_ccl_a_inv_00266/ZN                             |  v   | CTS_21                                | INVD8BWP30P140LVT          | 0.010 |  -0.047 |   -0.042 | 
     | CTS_ccl_a_inv_00124/I                              |  v   | CTS_21                                | INVD6BWP30P140LVT          | 0.000 |  -0.047 |   -0.042 | 
     | CTS_ccl_a_inv_00124/ZN                             |  ^   | CTS_20                                | INVD6BWP30P140LVT          | 0.028 |  -0.019 |   -0.014 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_0_/CP       |  ^   | CTS_20                                | DFQD4BWP30P140LVT          | 0.003 |  -0.016 |   -0.011 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_0_/Q        |  v   | i_cmd_id_4__inner_cmd_wire[0]         | DFQD4BWP30P140LVT          | 0.046 |   0.031 |    0.036 | 
     | bottom_half_0__mux_tree/U23/A2                     |  v   | i_cmd_id_4__inner_cmd_wire[0]         | NR2OPTIBD4BWP30P140LVT     | 0.000 |   0.031 |    0.036 | 
     | bottom_half_0__mux_tree/U23/ZN                     |  ^   | bottom_half_0__mux_tree/n22           | NR2OPTIBD4BWP30P140LVT     | 0.012 |   0.043 |    0.048 | 
     | bottom_half_0__mux_tree/ccpot_FE_RC_1085_0/A2      |  ^   | bottom_half_0__mux_tree/n22           | CKND2D4BWP30P140LVT        | 0.000 |   0.043 |    0.048 | 
     | bottom_half_0__mux_tree/ccpot_FE_RC_1085_0/ZN      |  v   | bottom_half_0__mux_tree/n7            | CKND2D4BWP30P140LVT        | 0.012 |   0.055 |    0.060 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_138_0/A2    |  v   | bottom_half_0__mux_tree/n7            | NR2OPTIBD8BWP30P140LVT     | 0.001 |   0.055 |    0.060 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_138_0/ZN    |  ^   | bottom_half_0__mux_tree/n11           | NR2OPTIBD8BWP30P140LVT     | 0.014 |   0.069 |    0.074 | 
     | bottom_half_0__mux_tree/U8/A1                      |  ^   | bottom_half_0__mux_tree/n11           | CKND2D8BWP30P140LVT        | 0.006 |   0.074 |    0.079 | 
     | bottom_half_0__mux_tree/U8/ZN                      |  v   | bottom_half_0__mux_tree/n195          | CKND2D8BWP30P140LVT        | 0.012 |   0.087 |    0.092 | 
     | bottom_half_0__mux_tree/placeopt_FE_OCPC633_n195/I |  v   | bottom_half_0__mux_tree/n195          | INVD6BWP30P140LVT          | 0.001 |   0.087 |    0.092 | 
     | bottom_half_0__mux_tree/placeopt_FE_OCPC633_n195/Z |  ^   | bottom_half_0__mux_tree/FE_OFN71_n195 | INVD6BWP30P140LVT          | 0.010 |   0.098 |    0.103 | 
     | N                                                  |      |                                       |                            |       |         |          | 
     | bottom_half_0__mux_tree/U219/B1                    |  ^   | bottom_half_0__mux_tree/FE_OFN71_n195 | AOI22D1BWP30P140LVT        | 0.001 |   0.099 |    0.104 | 
     | bottom_half_0__mux_tree/U219/ZN                    |  v   | bottom_half_0__mux_tree/n181          | AOI22D1BWP30P140LVT        | 0.015 |   0.114 |    0.119 | 
     | bottom_half_0__mux_tree/U220/B                     |  v   | bottom_half_0__mux_tree/n181          | IOA21D1BWP30P140LVT        | 0.000 |   0.114 |    0.119 | 
     | bottom_half_0__mux_tree/U220/ZN                    |  ^   | bottom_half_0__mux_tree/n182          | IOA21D1BWP30P140LVT        | 0.015 |   0.129 |    0.134 | 
     | bottom_half_0__mux_tree/U221/B                     |  ^   | bottom_half_0__mux_tree/n182          | AOI21OPTREPBD1BWP30P140LVT | 0.000 |   0.129 |    0.134 | 
     | bottom_half_0__mux_tree/U221/ZN                    |  v   | bottom_half_0__mux_tree/n185          | AOI21OPTREPBD1BWP30P140LVT | 0.013 |   0.142 |    0.147 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_90_0/A1     |  v   | bottom_half_0__mux_tree/n185          | ND3D1BWP30P140LVT          | 0.000 |   0.142 |    0.147 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_90_0/ZN     |  ^   | bottom_half_0__mux_tree/N384          | ND3D1BWP30P140LVT          | 0.010 |   0.153 |    0.158 | 
     | bottom_half_0__mux_tree/o_data_bus_reg_reg_15_/D   |  ^   | bottom_half_0__mux_tree/N384          | DFQD1BWP30P140LVT          | 0.000 |   0.153 |    0.158 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |        |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk    |                   |       |  -0.108 |   -0.113 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk    | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.094 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42 | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.084 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42 | INVD4BWP30P140LVT | 0.001 |  -0.078 |   -0.083 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.014 |  -0.064 |   -0.069 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.006 |  -0.058 |   -0.063 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25 | INVD4BWP30P140LVT | 0.013 |  -0.044 |   -0.049 | 
     | CTS_ccl_a_inv_00295/I                             |  v   | CTS_25 | INVD6BWP30P140LVT | 0.001 |  -0.044 |   -0.049 | 
     | CTS_ccl_a_inv_00295/ZN                            |  ^   | CTS_24 | INVD6BWP30P140LVT | 0.013 |  -0.031 |   -0.036 | 
     | CTS_ccl_a_inv_00258/I                             |  ^   | CTS_24 | INVD3BWP30P140LVT | 0.001 |  -0.029 |   -0.034 | 
     | CTS_ccl_a_inv_00258/ZN                            |  v   | CTS_13 | INVD3BWP30P140LVT | 0.014 |  -0.015 |   -0.020 | 
     | CTS_ccl_a_inv_00074/I                             |  v   | CTS_13 | INVD6BWP30P140LVT | 0.001 |  -0.014 |   -0.019 | 
     | CTS_ccl_a_inv_00074/ZN                            |  ^   | CTS_15 | INVD6BWP30P140LVT | 0.026 |   0.012 |    0.007 | 
     | bottom_half_0__mux_tree/o_data_bus_reg_reg_15_/CP |  ^   | CTS_15 | DFQD1BWP30P140LVT | 0.007 |   0.018 |    0.013 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin bottom_half_0__mux_tree/o_data_bus_reg_reg_0_/
CP 
Endpoint:   bottom_half_0__mux_tree/o_data_bus_reg_reg_0_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_0_/Q     (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.017
- Setup                        -0.003
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.170
- Arrival Time                  0.164
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                  |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                       |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                   |                        |       |  -0.126 |   -0.120 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                   | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.107 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.098 | 
     | CTS_ccl_inv_00321/I                                |  v   | CTS_42                                | INVD4BWP30P140LVT      | 0.001 |  -0.102 |   -0.097 | 
     | CTS_ccl_inv_00321/ZN                               |  ^   | CTS_26                                | INVD4BWP30P140LVT      | 0.012 |  -0.091 |   -0.085 | 
     | CTS_ccl_a_inv_00313/I                              |  ^   | CTS_26                                | INVD4BWP30P140LVT      | 0.006 |  -0.084 |   -0.079 | 
     | CTS_ccl_a_inv_00313/ZN                             |  v   | CTS_25                                | INVD4BWP30P140LVT      | 0.013 |  -0.071 |   -0.066 | 
     | CTS_ccl_a_inv_00295/I                              |  v   | CTS_25                                | INVD6BWP30P140LVT      | 0.001 |  -0.070 |   -0.065 | 
     | CTS_ccl_a_inv_00295/ZN                             |  ^   | CTS_24                                | INVD6BWP30P140LVT      | 0.013 |  -0.057 |   -0.052 | 
     | CTS_ccl_a_inv_00266/I                              |  ^   | CTS_24                                | INVD8BWP30P140LVT      | 0.001 |  -0.056 |   -0.051 | 
     | CTS_ccl_a_inv_00266/ZN                             |  v   | CTS_21                                | INVD8BWP30P140LVT      | 0.010 |  -0.047 |   -0.042 | 
     | CTS_ccl_a_inv_00124/I                              |  v   | CTS_21                                | INVD6BWP30P140LVT      | 0.000 |  -0.047 |   -0.041 | 
     | CTS_ccl_a_inv_00124/ZN                             |  ^   | CTS_20                                | INVD6BWP30P140LVT      | 0.028 |  -0.019 |   -0.013 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_0_/CP       |  ^   | CTS_20                                | DFQD4BWP30P140LVT      | 0.003 |  -0.016 |   -0.010 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_0_/Q        |  ^   | i_cmd_id_4__inner_cmd_wire[0]         | DFQD4BWP30P140LVT      | 0.043 |   0.027 |    0.033 | 
     | bottom_half_0__mux_tree/U23/A2                     |  ^   | i_cmd_id_4__inner_cmd_wire[0]         | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.028 |    0.033 | 
     | bottom_half_0__mux_tree/U23/ZN                     |  v   | bottom_half_0__mux_tree/n22           | NR2OPTIBD4BWP30P140LVT | 0.008 |   0.035 |    0.041 | 
     | bottom_half_0__mux_tree/ccpot_FE_RC_1085_0/A2      |  v   | bottom_half_0__mux_tree/n22           | CKND2D4BWP30P140LVT    | 0.000 |   0.036 |    0.041 | 
     | bottom_half_0__mux_tree/ccpot_FE_RC_1085_0/ZN      |  ^   | bottom_half_0__mux_tree/n7            | CKND2D4BWP30P140LVT    | 0.013 |   0.048 |    0.054 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_138_0/A2    |  ^   | bottom_half_0__mux_tree/n7            | NR2OPTIBD8BWP30P140LVT | 0.001 |   0.049 |    0.054 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_138_0/ZN    |  v   | bottom_half_0__mux_tree/n11           | NR2OPTIBD8BWP30P140LVT | 0.009 |   0.058 |    0.064 | 
     | bottom_half_0__mux_tree/U8/A1                      |  v   | bottom_half_0__mux_tree/n11           | CKND2D8BWP30P140LVT    | 0.005 |   0.063 |    0.069 | 
     | bottom_half_0__mux_tree/U8/ZN                      |  ^   | bottom_half_0__mux_tree/n195          | CKND2D8BWP30P140LVT    | 0.014 |   0.077 |    0.083 | 
     | bottom_half_0__mux_tree/placeopt_FE_OCPC633_n195/I |  ^   | bottom_half_0__mux_tree/n195          | INVD6BWP30P140LVT      | 0.001 |   0.078 |    0.083 | 
     | bottom_half_0__mux_tree/placeopt_FE_OCPC633_n195/Z |  v   | bottom_half_0__mux_tree/FE_OFN71_n195 | INVD6BWP30P140LVT      | 0.010 |   0.088 |    0.093 | 
     | N                                                  |      |                                       |                        |       |         |          | 
     | bottom_half_0__mux_tree/U35/B1                     |  v   | bottom_half_0__mux_tree/FE_OFN71_n195 | AO22D2BWP30P140LVT     | 0.001 |   0.089 |    0.094 | 
     | bottom_half_0__mux_tree/U35/Z                      |  v   | bottom_half_0__mux_tree/n20           | AO22D2BWP30P140LVT     | 0.024 |   0.113 |    0.119 | 
     | bottom_half_0__mux_tree/U16/B                      |  v   | bottom_half_0__mux_tree/n20           | AOI211D1BWP30P140LVT   | 0.000 |   0.114 |    0.119 | 
     | bottom_half_0__mux_tree/U16/ZN                     |  ^   | bottom_half_0__mux_tree/n40           | AOI211D1BWP30P140LVT   | 0.031 |   0.144 |    0.150 | 
     | bottom_half_0__mux_tree/U58/A1                     |  ^   | bottom_half_0__mux_tree/n40           | ND3D1BWP30P140LVT      | 0.000 |   0.145 |    0.150 | 
     | bottom_half_0__mux_tree/U58/ZN                     |  v   | bottom_half_0__mux_tree/N369          | ND3D1BWP30P140LVT      | 0.020 |   0.164 |    0.170 | 
     | bottom_half_0__mux_tree/o_data_bus_reg_reg_0_/D    |  v   | bottom_half_0__mux_tree/N369          | DFQD1BWP30P140LVT      | 0.000 |   0.164 |    0.170 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |        |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk    |                   |       |  -0.108 |   -0.113 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk    | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.094 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42 | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.084 | 
     | CTS_ccl_inv_00321/I                              |  v   | CTS_42 | INVD4BWP30P140LVT | 0.001 |  -0.078 |   -0.083 | 
     | CTS_ccl_inv_00321/ZN                             |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.014 |  -0.064 |   -0.070 | 
     | CTS_ccl_a_inv_00313/I                            |  ^   | CTS_26 | INVD4BWP30P140LVT | 0.006 |  -0.058 |   -0.063 | 
     | CTS_ccl_a_inv_00313/ZN                           |  v   | CTS_25 | INVD4BWP30P140LVT | 0.013 |  -0.044 |   -0.050 | 
     | CTS_ccl_a_inv_00295/I                            |  v   | CTS_25 | INVD6BWP30P140LVT | 0.001 |  -0.044 |   -0.049 | 
     | CTS_ccl_a_inv_00295/ZN                           |  ^   | CTS_24 | INVD6BWP30P140LVT | 0.013 |  -0.031 |   -0.036 | 
     | CTS_ccl_a_inv_00258/I                            |  ^   | CTS_24 | INVD3BWP30P140LVT | 0.001 |  -0.029 |   -0.035 | 
     | CTS_ccl_a_inv_00258/ZN                           |  v   | CTS_13 | INVD3BWP30P140LVT | 0.014 |  -0.015 |   -0.020 | 
     | CTS_ccl_a_inv_00074/I                            |  v   | CTS_13 | INVD6BWP30P140LVT | 0.001 |  -0.014 |   -0.020 | 
     | CTS_ccl_a_inv_00074/ZN                           |  ^   | CTS_15 | INVD6BWP30P140LVT | 0.026 |   0.012 |    0.006 | 
     | bottom_half_0__mux_tree/o_data_bus_reg_reg_0_/CP |  ^   | CTS_15 | DFQD1BWP30P140LVT | 0.005 |   0.017 |    0.012 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin bottom_half_3__mux_tree/o_data_bus_reg_reg_13_
/CP 
Endpoint:   bottom_half_3__mux_tree/o_data_bus_reg_reg_13_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_2__cmd_pipeline/o_cmd_reg_reg_3_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.032
- Setup                         0.011
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.172
- Arrival Time                  0.166
= Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                 Net                 |          Cell          | Delay | Arrival | Required | 
     |                                                  |      |                                     |                        |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------------------------+------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                 |                        |       |  -0.126 |   -0.120 | 
     | CTS_ccl_inv_00340/I                              |  ^   | clk                                 | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.106 | 
     | CTS_ccl_inv_00340/ZN                             |  v   | CTS_42                              | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.098 | 
     | CTS_cdb_inv_00376/I                              |  v   | CTS_42                              | INVD1BWP30P140LVT      | 0.001 |  -0.103 |   -0.097 | 
     | CTS_cdb_inv_00376/ZN                             |  ^   | CTS_38                              | INVD1BWP30P140LVT      | 0.008 |  -0.095 |   -0.089 | 
     | CTS_cdb_inv_00377/I                              |  ^   | CTS_38                              | INVD1BWP30P140LVT      | 0.000 |  -0.095 |   -0.089 | 
     | CTS_cdb_inv_00377/ZN                             |  v   | CTS_35                              | INVD1BWP30P140LVT      | 0.007 |  -0.088 |   -0.083 | 
     | CTS_ccl_a_inv_00337/I                            |  v   | CTS_35                              | INVD2BWP30P140LVT      | 0.000 |  -0.088 |   -0.083 | 
     | CTS_ccl_a_inv_00337/ZN                           |  ^   | CTS_34                              | INVD2BWP30P140LVT      | 0.017 |  -0.072 |   -0.066 | 
     | CTS_ccl_a_inv_00264/I                            |  ^   | CTS_34                              | INVD3BWP30P140LVT      | 0.001 |  -0.070 |   -0.065 | 
     | CTS_ccl_a_inv_00264/ZN                           |  v   | CTS_28                              | INVD3BWP30P140LVT      | 0.021 |  -0.049 |   -0.044 | 
     | CTS_ccl_a_inv_00076/I                            |  v   | CTS_28                              | CKND12BWP30P140LVT     | 0.002 |  -0.048 |   -0.042 | 
     | CTS_ccl_a_inv_00076/ZN                           |  ^   | CTS_29                              | CKND12BWP30P140LVT     | 0.018 |  -0.030 |   -0.024 | 
     | i_cmd_id_2__cmd_pipeline/o_cmd_reg_reg_3_/CP     |  ^   | CTS_29                              | DFQD4BWP30P140LVT      | 0.009 |  -0.020 |   -0.015 | 
     | i_cmd_id_2__cmd_pipeline/o_cmd_reg_reg_3_/Q      |  v   | i_cmd_id_2__inner_cmd_wire[3]       | DFQD4BWP30P140LVT      | 0.044 |   0.024 |    0.029 | 
     | bottom_half_3__mux_tree/U44/A2                   |  v   | i_cmd_id_2__inner_cmd_wire[3]       | OR2D1BWP30P140LVT      | 0.000 |   0.024 |    0.029 | 
     | bottom_half_3__mux_tree/U44/Z                    |  v   | bottom_half_3__mux_tree/n37         | OR2D1BWP30P140LVT      | 0.019 |   0.043 |    0.049 | 
     | bottom_half_3__mux_tree/U45/A1                   |  v   | bottom_half_3__mux_tree/n37         | OR2D2BWP30P140LVT      | 0.000 |   0.043 |    0.049 | 
     | bottom_half_3__mux_tree/U45/Z                    |  v   | bottom_half_3__mux_tree/n12         | OR2D2BWP30P140LVT      | 0.020 |   0.064 |    0.069 | 
     | bottom_half_3__mux_tree/ccpot_FE_RC_1198_0/B1    |  v   | bottom_half_3__mux_tree/n12         | INR2D2BWP30P140LVT     | 0.000 |   0.064 |    0.070 | 
     | bottom_half_3__mux_tree/ccpot_FE_RC_1198_0/ZN    |  ^   | bottom_half_3__mux_tree/FE_RN_62_0  | INR2D2BWP30P140LVT     | 0.012 |   0.076 |    0.082 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_186_0/A1  |  ^   | bottom_half_3__mux_tree/FE_RN_62_0  | CKND2D8BWP30P140LVT    | 0.000 |   0.076 |    0.082 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_186_0/ZN  |  v   | bottom_half_3__mux_tree/n52         | CKND2D8BWP30P140LVT    | 0.011 |   0.088 |    0.093 | 
     | bottom_half_3__mux_tree/placeopt_FE_OFC105_n6/I  |  v   | bottom_half_3__mux_tree/n52         | INVD6BWP30P140LVT      | 0.004 |   0.091 |    0.097 | 
     | bottom_half_3__mux_tree/placeopt_FE_OFC105_n6/ZN |  ^   | bottom_half_3__mux_tree/FE_OFN43_n6 | INVD6BWP30P140LVT      | 0.012 |   0.104 |    0.109 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_568_0/A2  |  ^   | bottom_half_3__mux_tree/FE_OFN43_n6 | ND2OPTPAD1BWP30P140LVT | 0.002 |   0.105 |    0.111 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_568_0/ZN  |  v   | bottom_half_3__mux_tree/FE_RN_195_0 | ND2OPTPAD1BWP30P140LVT | 0.014 |   0.120 |    0.125 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_567_0/A1  |  v   | bottom_half_3__mux_tree/FE_RN_195_0 | ND2OPTIBD1BWP30P140LVT | 0.001 |   0.120 |    0.126 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_567_0/ZN  |  ^   | bottom_half_3__mux_tree/FE_RN_196_0 | ND2OPTIBD1BWP30P140LVT | 0.017 |   0.137 |    0.143 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_566_0/A1  |  ^   | bottom_half_3__mux_tree/FE_RN_196_0 | NR2D3BWP30P140LVT      | 0.000 |   0.137 |    0.143 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_566_0/ZN  |  v   | bottom_half_3__mux_tree/n117        | NR2D3BWP30P140LVT      | 0.014 |   0.152 |    0.157 | 
     | bottom_half_3__mux_tree/U142/A1                  |  v   | bottom_half_3__mux_tree/n117        | ND3D1BWP30P140LVT      | 0.004 |   0.155 |    0.161 | 
     | bottom_half_3__mux_tree/U142/ZN                  |  ^   | bottom_half_3__mux_tree/N382        | ND3D1BWP30P140LVT      | 0.011 |   0.166 |    0.172 | 
     | bottom_half_3__mux_tree/o_data_bus_reg_reg_13_/D |  ^   | bottom_half_3__mux_tree/N382        | DFQD1BWP30P140LVT      | 0.000 |   0.166 |    0.172 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                   |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                   |       |  -0.108 |   -0.113 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk               | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.094 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42            | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.084 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42            | INVD4BWP30P140LVT | 0.001 |  -0.078 |   -0.083 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26            | INVD4BWP30P140LVT | 0.014 |  -0.064 |   -0.070 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26            | INVD4BWP30P140LVT | 0.006 |  -0.058 |   -0.063 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25            | INVD4BWP30P140LVT | 0.013 |  -0.044 |   -0.050 | 
     | CTS_ccl_a_inv_00295/I                             |  v   | CTS_25            | INVD6BWP30P140LVT | 0.001 |  -0.044 |   -0.049 | 
     | CTS_ccl_a_inv_00295/ZN                            |  ^   | CTS_24            | INVD6BWP30P140LVT | 0.013 |  -0.031 |   -0.036 | 
     | CTS_ccl_a_inv_00266/I                             |  ^   | CTS_24            | INVD8BWP30P140LVT | 0.001 |  -0.030 |   -0.035 | 
     | CTS_ccl_a_inv_00266/ZN                            |  v   | CTS_21            | INVD8BWP30P140LVT | 0.010 |  -0.020 |   -0.026 | 
     | CTS_ccl_a_inv_00106/I                             |  v   | CTS_21            | INVD6BWP30P140LVT | 0.001 |  -0.019 |   -0.024 | 
     | CTS_ccl_a_inv_00106/ZN                            |  ^   | FE_USKN739_CTS_23 | INVD6BWP30P140LVT | 0.005 |  -0.014 |   -0.019 | 
     | ccpot_FE_USKC739_CTS_23/I                         |  ^   | FE_USKN739_CTS_23 | CKND4BWP30P140LVT | 0.000 |  -0.014 |   -0.019 | 
     | ccpot_FE_USKC739_CTS_23/ZN                        |  v   | FE_USKN740_CTS_23 | CKND4BWP30P140LVT | 0.004 |  -0.010 |   -0.015 | 
     | ccpot_FE_USKC740_CTS_23/I                         |  v   | FE_USKN740_CTS_23 | CKND4BWP30P140LVT | 0.000 |  -0.010 |   -0.015 | 
     | ccpot_FE_USKC740_CTS_23/ZN                        |  ^   | CTS_23            | CKND4BWP30P140LVT | 0.034 |   0.025 |    0.019 | 
     | bottom_half_3__mux_tree/o_data_bus_reg_reg_13_/CP |  ^   | CTS_23            | DFQD1BWP30P140LVT | 0.007 |   0.032 |    0.027 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin bottom_half_6__mux_tree/o_data_bus_reg_reg_19_
/CP 
Endpoint:   bottom_half_6__mux_tree/o_data_bus_reg_reg_19_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_6_/Q      (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.057
- Setup                        -0.005
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.211
- Arrival Time                  0.205
= Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                       |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                             |                        |       |  -0.126 |   -0.120 | 
     | CTS_ccl_inv_00340/I                                |  ^   | clk                                             | INVD6BWP30P140LVT      | 0.014 |  -0.112 |   -0.106 | 
     | CTS_ccl_inv_00340/ZN                               |  v   | CTS_42                                          | INVD6BWP30P140LVT      | 0.009 |  -0.103 |   -0.098 | 
     | CTS_cdb_inv_00376/I                                |  v   | CTS_42                                          | INVD1BWP30P140LVT      | 0.001 |  -0.103 |   -0.097 | 
     | CTS_cdb_inv_00376/ZN                               |  ^   | CTS_38                                          | INVD1BWP30P140LVT      | 0.008 |  -0.095 |   -0.089 | 
     | CTS_cdb_inv_00377/I                                |  ^   | CTS_38                                          | INVD1BWP30P140LVT      | 0.000 |  -0.095 |   -0.089 | 
     | CTS_cdb_inv_00377/ZN                               |  v   | CTS_35                                          | INVD1BWP30P140LVT      | 0.007 |  -0.088 |   -0.083 | 
     | CTS_ccl_a_inv_00337/I                              |  v   | CTS_35                                          | INVD2BWP30P140LVT      | 0.000 |  -0.088 |   -0.083 | 
     | CTS_ccl_a_inv_00337/ZN                             |  ^   | CTS_34                                          | INVD2BWP30P140LVT      | 0.017 |  -0.072 |   -0.066 | 
     | CTS_ccl_a_inv_00272/I                              |  ^   | CTS_34                                          | INVD2BWP30P140LVT      | 0.002 |  -0.070 |   -0.064 | 
     | CTS_ccl_a_inv_00272/ZN                             |  v   | CTS_31                                          | INVD2BWP30P140LVT      | 0.015 |  -0.055 |   -0.049 | 
     | CTS_ccl_a_inv_00062/I                              |  v   | CTS_31                                          | INVD4BWP30P140LVT      | 0.001 |  -0.055 |   -0.049 | 
     | CTS_ccl_a_inv_00062/ZN                             |  ^   | CTS_32                                          | INVD4BWP30P140LVT      | 0.040 |  -0.014 |   -0.009 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_6_/CP       |  ^   | CTS_32                                          | DFQD4BWP30P140LVT      | 0.004 |  -0.011 |   -0.005 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_6_/Q        |  ^   | i_cmd_id_4__inner_cmd_wire[6]                   | DFQD4BWP30P140LVT      | 0.046 |   0.035 |    0.040 | 
     | bottom_half_6__mux_tree/U40/A2                     |  ^   | i_cmd_id_4__inner_cmd_wire[6]                   | NR2OPTPAD2BWP30P140LVT | 0.000 |   0.035 |    0.041 | 
     | bottom_half_6__mux_tree/U40/ZN                     |  v   | bottom_half_6__mux_tree/n8                      | NR2OPTPAD2BWP30P140LVT | 0.007 |   0.042 |    0.047 | 
     | bottom_half_6__mux_tree/U7/A1                      |  v   | bottom_half_6__mux_tree/n8                      | CKND2D3BWP30P140LVT    | 0.000 |   0.042 |    0.047 | 
     | bottom_half_6__mux_tree/U7/ZN                      |  ^   | bottom_half_6__mux_tree/n9                      | CKND2D3BWP30P140LVT    | 0.009 |   0.051 |    0.057 | 
     | bottom_half_6__mux_tree/U5/A1                      |  ^   | bottom_half_6__mux_tree/n9                      | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.051 |    0.057 | 
     | bottom_half_6__mux_tree/U5/ZN                      |  v   | bottom_half_6__mux_tree/n11                     | NR2OPTPAD4BWP30P140LVT | 0.008 |   0.059 |    0.065 | 
     | bottom_half_6__mux_tree/U4/A1                      |  v   | bottom_half_6__mux_tree/n11                     | CKND2D8BWP30P140LVT    | 0.000 |   0.059 |    0.065 | 
     | bottom_half_6__mux_tree/U4/ZN                      |  ^   | bottom_half_6__mux_tree/n17                     | CKND2D8BWP30P140LVT    | 0.022 |   0.081 |    0.087 | 
     | bottom_half_6__mux_tree/U13/B1                     |  ^   | bottom_half_6__mux_tree/n17                     | INR2D8BWP30P140LVT     | 0.006 |   0.087 |    0.093 | 
     | bottom_half_6__mux_tree/U13/ZN                     |  v   | bottom_half_6__mux_tree/n43                     | INR2D8BWP30P140LVT     | 0.008 |   0.095 |    0.100 | 
     | bottom_half_6__mux_tree/placeopt_FE_OFC237_n43/I   |  v   | bottom_half_6__mux_tree/n43                     | CKND8BWP30P140LVT      | 0.000 |   0.095 |    0.101 | 
     | bottom_half_6__mux_tree/placeopt_FE_OFC237_n43/ZN  |  ^   | bottom_half_6__mux_tree/FE_OFN70_n43            | CKND8BWP30P140LVT      | 0.008 |   0.103 |    0.109 | 
     | bottom_half_6__mux_tree/ccpot_FE_OCPC798_FE_OFN70_ |  ^   | bottom_half_6__mux_tree/FE_OFN70_n43            | INVD12BWP30P140LVT     | 0.005 |   0.108 |    0.114 | 
     | n43/I                                              |      |                                                 |                        |       |         |          | 
     | bottom_half_6__mux_tree/ccpot_FE_OCPC798_FE_OFN70_ |  v   | bottom_half_6__mux_tree/FE_OFN84_n43            | INVD12BWP30P140LVT     | 0.006 |   0.114 |    0.120 | 
     | n43/ZN                                             |      |                                                 |                        |       |         |          | 
     | bottom_half_6__mux_tree/ccpot_FE_OCPC800_FE_OFN70_ |  v   | bottom_half_6__mux_tree/FE_OFN84_n43            | CKBD12BWP30P140LVT     | 0.001 |   0.115 |    0.121 | 
     | n43/I                                              |      |                                                 |                        |       |         |          | 
     | bottom_half_6__mux_tree/ccpot_FE_OCPC800_FE_OFN70_ |  v   | bottom_half_6__mux_tree/FE_OCPN529_FE_OFN70_n43 | CKBD12BWP30P140LVT     | 0.012 |   0.128 |    0.134 | 
     | n43/Z                                              |      |                                                 |                        |       |         |          | 
     | bottom_half_6__mux_tree/U252/A1                    |  v   | bottom_half_6__mux_tree/FE_OCPN529_FE_OFN70_n43 | AOI22D1BWP30P140LVT    | 0.002 |   0.130 |    0.135 | 
     | bottom_half_6__mux_tree/U252/ZN                    |  ^   | bottom_half_6__mux_tree/n213                    | AOI22D1BWP30P140LVT    | 0.022 |   0.152 |    0.157 | 
     | bottom_half_6__mux_tree/placeopt_FE_RC_361_0/B1    |  ^   | bottom_half_6__mux_tree/n213                    | IND2D4BWP30P140LVT     | 0.000 |   0.152 |    0.158 | 
     | bottom_half_6__mux_tree/placeopt_FE_RC_361_0/ZN    |  v   | bottom_half_6__mux_tree/n214                    | IND2D4BWP30P140LVT     | 0.015 |   0.167 |    0.172 | 
     | bottom_half_6__mux_tree/placeopt_FE_RC_256_0/B     |  v   | bottom_half_6__mux_tree/n214                    | AOI21D0P7BWP30P140LVT  | 0.001 |   0.168 |    0.174 | 
     | bottom_half_6__mux_tree/placeopt_FE_RC_256_0/ZN    |  ^   | bottom_half_6__mux_tree/n217                    | AOI21D0P7BWP30P140LVT  | 0.025 |   0.193 |    0.199 | 
     | bottom_half_6__mux_tree/U257/A1                    |  ^   | bottom_half_6__mux_tree/n217                    | ND3D2BWP30P140LVT      | 0.000 |   0.193 |    0.199 | 
     | bottom_half_6__mux_tree/U257/ZN                    |  v   | bottom_half_6__mux_tree/N388                    | ND3D2BWP30P140LVT      | 0.012 |   0.205 |    0.211 | 
     | bottom_half_6__mux_tree/o_data_bus_reg_reg_19_/D   |  v   | bottom_half_6__mux_tree/N388                    | DFQD1BWP30P140LVT      | 0.000 |   0.205 |    0.211 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net        |        Cell         | Delay | Arrival | Required | 
     |                                                   |      |                   |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------------+---------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk               |                     |       |  -0.108 |   -0.114 | 
     | CTS_cci_inv_00344/I                               |  ^   | clk               | INVD4BWP30P140LVT   | 0.002 |  -0.106 |   -0.112 | 
     | CTS_cci_inv_00344/ZN                              |  v   | FE_USKN733_CTS_83 | INVD4BWP30P140LVT   | 0.007 |  -0.099 |   -0.105 | 
     | ccpot_FE_USKC733_CTS_83/I                         |  v   | FE_USKN733_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.099 |   -0.105 | 
     | ccpot_FE_USKC733_CTS_83/ZN                        |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.006 |  -0.093 |   -0.098 | 
     | ccpot_FE_USKC734_CTS_83/I                         |  ^   | FE_USKN734_CTS_83 | CKND6BWP30P140LVT   | 0.000 |  -0.093 |   -0.098 | 
     | ccpot_FE_USKC734_CTS_83/ZN                        |  v   | CTS_83            | CKND6BWP30P140LVT   | 0.007 |  -0.085 |   -0.091 | 
     | CTS_ccl_inv_00322/I                               |  v   | CTS_83            | CKND3BWP30P140LVT   | 0.012 |  -0.073 |   -0.079 | 
     | CTS_ccl_inv_00322/ZN                              |  ^   | CTS_82            | CKND3BWP30P140LVT   | 0.022 |  -0.051 |   -0.057 | 
     | CTS_ccl_a_inv_00315/I                             |  ^   | CTS_82            | INVD8BWP30P140LVT   | 0.001 |  -0.050 |   -0.055 | 
     | CTS_ccl_a_inv_00315/ZN                            |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.010 |  -0.040 |   -0.046 | 
     | CTS_ccl_a_inv_00299/I                             |  v   | CTS_77            | INVD8BWP30P140LVT   | 0.001 |  -0.039 |   -0.045 | 
     | CTS_ccl_a_inv_00299/ZN                            |  ^   | FE_USKN729_CTS_67 | INVD8BWP30P140LVT   | 0.004 |  -0.035 |   -0.041 | 
     | ccpot_FE_USKC729_CTS_67/I                         |  ^   | FE_USKN729_CTS_67 | INVD0BWP30P140LVT   | 0.000 |  -0.035 |   -0.041 | 
     | ccpot_FE_USKC729_CTS_67/ZN                        |  v   | FE_USKN730_CTS_67 | INVD0BWP30P140LVT   | 0.007 |  -0.028 |   -0.034 | 
     | ccpot_FE_USKC730_CTS_67/I                         |  v   | FE_USKN730_CTS_67 | INVD1P5BWP30P140LVT | 0.000 |  -0.028 |   -0.034 | 
     | ccpot_FE_USKC730_CTS_67/ZN                        |  ^   | CTS_67            | INVD1P5BWP30P140LVT | 0.018 |  -0.010 |   -0.016 | 
     | CTS_ccl_a_inv_00244/I                             |  ^   | CTS_67            | INVD4BWP30P140LVT   | 0.001 |  -0.010 |   -0.015 | 
     | CTS_ccl_a_inv_00244/ZN                            |  v   | CTS_57            | INVD4BWP30P140LVT   | 0.012 |   0.002 |   -0.004 | 
     | CTS_cdb_inv_00380/I                               |  v   | CTS_57            | INVD0BWP30P140LVT   | 0.000 |   0.002 |   -0.003 | 
     | CTS_cdb_inv_00380/ZN                              |  ^   | CTS_54            | INVD0BWP30P140LVT   | 0.014 |   0.017 |    0.011 | 
     | CTS_cdb_inv_00381/I                               |  ^   | CTS_54            | INVD2BWP30P140LVT   | 0.000 |   0.017 |    0.011 | 
     | CTS_cdb_inv_00381/ZN                              |  v   | CTS_47            | INVD2BWP30P140LVT   | 0.009 |   0.026 |    0.020 | 
     | CTS_ccl_a_inv_00050/I                             |  v   | CTS_47            | INVD6BWP30P140LVT   | 0.000 |   0.026 |    0.020 | 
     | CTS_ccl_a_inv_00050/ZN                            |  ^   | CTS_45            | INVD6BWP30P140LVT   | 0.028 |   0.054 |    0.048 | 
     | bottom_half_6__mux_tree/o_data_bus_reg_reg_19_/CP |  ^   | CTS_45            | DFQD1BWP30P140LVT   | 0.003 |   0.057 |    0.051 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin bottom_half_0__mux_tree/o_data_bus_reg_reg_26_
/CP 
Endpoint:   bottom_half_0__mux_tree/o_data_bus_reg_reg_26_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_0_/Q      (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.034
- Setup                         0.010
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.174
- Arrival Time                  0.168
= Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                 Net                  |        Cell         | Delay | Arrival | Required | 
     |                                                   |      |                                      |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------+---------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                  |                     |       |  -0.126 |   -0.120 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk                                  | INVD6BWP30P140LVT   | 0.014 |  -0.112 |   -0.106 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42                               | INVD6BWP30P140LVT   | 0.009 |  -0.103 |   -0.098 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42                               | INVD4BWP30P140LVT   | 0.001 |  -0.102 |   -0.097 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26                               | INVD4BWP30P140LVT   | 0.012 |  -0.091 |   -0.085 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26                               | INVD4BWP30P140LVT   | 0.006 |  -0.084 |   -0.078 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25                               | INVD4BWP30P140LVT   | 0.013 |  -0.071 |   -0.065 | 
     | CTS_ccl_a_inv_00295/I                             |  v   | CTS_25                               | INVD6BWP30P140LVT   | 0.001 |  -0.070 |   -0.065 | 
     | CTS_ccl_a_inv_00295/ZN                            |  ^   | CTS_24                               | INVD6BWP30P140LVT   | 0.013 |  -0.057 |   -0.052 | 
     | CTS_ccl_a_inv_00260/I                             |  ^   | CTS_24                               | CKND8BWP30P140LVT   | 0.003 |  -0.055 |   -0.049 | 
     | CTS_ccl_a_inv_00260/ZN                            |  v   | CTS_17                               | CKND8BWP30P140LVT   | 0.009 |  -0.045 |   -0.040 | 
     | CTS_ccl_a_inv_00132/I                             |  v   | CTS_17                               | INVD8BWP30P140LVT   | 0.001 |  -0.044 |   -0.039 | 
     | CTS_ccl_a_inv_00132/ZN                            |  ^   | CTS_16                               | INVD8BWP30P140LVT   | 0.022 |  -0.023 |   -0.017 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_0_/CP      |  ^   | CTS_16                               | DFQD4BWP30P140LVT   | 0.003 |  -0.020 |   -0.014 | 
     | i_cmd_id_6__cmd_pipeline/o_cmd_reg_reg_0_/Q       |  ^   | i_cmd_id_6__inner_cmd_wire[0]        | DFQD4BWP30P140LVT   | 0.043 |   0.023 |    0.029 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_895_0/A1   |  ^   | i_cmd_id_6__inner_cmd_wire[0]        | ND2D0BWP30P140LVT   | 0.000 |   0.024 |    0.029 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_895_0/ZN   |  v   | bottom_half_0__mux_tree/FE_RN_292_0  | ND2D0BWP30P140LVT   | 0.011 |   0.035 |    0.041 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_791_0/A1   |  v   | bottom_half_0__mux_tree/FE_RN_292_0  | NR3D0P7BWP30P140LVT | 0.000 |   0.035 |    0.041 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_791_0/ZN   |  ^   | bottom_half_0__mux_tree/n10          | NR3D0P7BWP30P140LVT | 0.037 |   0.072 |    0.078 | 
     | bottom_half_0__mux_tree/U31/A2                    |  ^   | bottom_half_0__mux_tree/n10          | CKND2D8BWP30P140LVT | 0.001 |   0.073 |    0.078 | 
     | bottom_half_0__mux_tree/U31/ZN                    |  v   | bottom_half_0__mux_tree/n42          | CKND2D8BWP30P140LVT | 0.011 |   0.084 |    0.090 | 
     | bottom_half_0__mux_tree/placeopt_FE_OFC156_n42/I  |  v   | bottom_half_0__mux_tree/n42          | INVD6BWP30P140LVT   | 0.001 |   0.085 |    0.090 | 
     | bottom_half_0__mux_tree/placeopt_FE_OFC156_n42/ZN |  ^   | bottom_half_0__mux_tree/FE_DBTN8_n42 | INVD6BWP30P140LVT   | 0.012 |   0.096 |    0.102 | 
     | bottom_half_0__mux_tree/placeopt_FE_OFC159_n42/I  |  ^   | bottom_half_0__mux_tree/FE_DBTN8_n42 | BUFFD8BWP30P140LVT  | 0.007 |   0.103 |    0.108 | 
     | bottom_half_0__mux_tree/placeopt_FE_OFC159_n42/Z  |  ^   | bottom_half_0__mux_tree/FE_OFN77_n   | BUFFD8BWP30P140LVT  | 0.016 |   0.119 |    0.124 | 
     | bottom_half_0__mux_tree/U136/A1                   |  ^   | bottom_half_0__mux_tree/FE_OFN77_n   | AOI22D1BWP30P140LVT | 0.001 |   0.119 |    0.125 | 
     | bottom_half_0__mux_tree/U136/ZN                   |  v   | bottom_half_0__mux_tree/n108         | AOI22D1BWP30P140LVT | 0.011 |   0.131 |    0.136 | 
     | bottom_half_0__mux_tree/U137/B                    |  v   | bottom_half_0__mux_tree/n108         | IOA21D2BWP30P140LVT | 0.000 |   0.131 |    0.136 | 
     | bottom_half_0__mux_tree/U137/ZN                   |  ^   | bottom_half_0__mux_tree/n109         | IOA21D2BWP30P140LVT | 0.013 |   0.143 |    0.149 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_212_0/A1   |  ^   | bottom_half_0__mux_tree/n109         | NR2D1BWP30P140LVT   | 0.001 |   0.144 |    0.150 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_212_0/ZN   |  v   | bottom_half_0__mux_tree/n112         | NR2D1BWP30P140LVT   | 0.014 |   0.158 |    0.164 | 
     | bottom_half_0__mux_tree/U141/A1                   |  v   | bottom_half_0__mux_tree/n112         | ND3D1BWP30P140LVT   | 0.001 |   0.159 |    0.164 | 
     | bottom_half_0__mux_tree/U141/ZN                   |  ^   | bottom_half_0__mux_tree/N395         | ND3D1BWP30P140LVT   | 0.010 |   0.168 |    0.174 | 
     | bottom_half_0__mux_tree/o_data_bus_reg_reg_26_/D  |  ^   | bottom_half_0__mux_tree/N395         | DFQD1BWP30P140LVT   | 0.000 |   0.168 |    0.174 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.108
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |       Net        |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |                  |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+------------------+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk              |                   |       |  -0.108 |   -0.114 | 
     | CTS_ccl_inv_00340/I                               |  ^   | clk              | INVD6BWP30P140LVT | 0.019 |  -0.089 |   -0.094 | 
     | CTS_ccl_inv_00340/ZN                              |  v   | CTS_42           | INVD6BWP30P140LVT | 0.010 |  -0.079 |   -0.085 | 
     | CTS_ccl_inv_00321/I                               |  v   | CTS_42           | INVD4BWP30P140LVT | 0.001 |  -0.078 |   -0.084 | 
     | CTS_ccl_inv_00321/ZN                              |  ^   | CTS_26           | INVD4BWP30P140LVT | 0.014 |  -0.064 |   -0.070 | 
     | CTS_ccl_a_inv_00313/I                             |  ^   | CTS_26           | INVD4BWP30P140LVT | 0.006 |  -0.058 |   -0.064 | 
     | CTS_ccl_a_inv_00313/ZN                            |  v   | CTS_25           | INVD4BWP30P140LVT | 0.013 |  -0.044 |   -0.050 | 
     | CTS_ccl_a_inv_00293/I                             |  v   | CTS_25           | INVD6BWP30P140LVT | 0.002 |  -0.042 |   -0.048 | 
     | CTS_ccl_a_inv_00293/ZN                            |  ^   | CTS_11           | INVD6BWP30P140LVT | 0.010 |  -0.032 |   -0.038 | 
     | CTS_ccl_a_inv_00278/I                             |  ^   | CTS_11           | INVD3BWP30P140LVT | 0.001 |  -0.032 |   -0.038 | 
     | CTS_ccl_a_inv_00278/ZN                            |  v   | FE_USKN735_CTS_8 | INVD3BWP30P140LVT | 0.004 |  -0.028 |   -0.033 | 
     | ccpot_FE_USKC735_CTS_8/I                          |  v   | FE_USKN735_CTS_8 | CKND1BWP30P140LVT | 0.000 |  -0.028 |   -0.033 | 
     | ccpot_FE_USKC735_CTS_8/ZN                         |  ^   | FE_USKN736_CTS_8 | CKND1BWP30P140LVT | 0.005 |  -0.022 |   -0.028 | 
     | ccpot_FE_USKC736_CTS_8/I                          |  ^   | FE_USKN736_CTS_8 | CKND1BWP30P140LVT | 0.000 |  -0.022 |   -0.028 | 
     | ccpot_FE_USKC736_CTS_8/ZN                         |  v   | CTS_8            | CKND1BWP30P140LVT | 0.021 |  -0.002 |   -0.008 | 
     | CTS_ccl_a_inv_00126/I                             |  v   | CTS_8            | INVD6BWP30P140LVT | 0.000 |  -0.002 |   -0.007 | 
     | CTS_ccl_a_inv_00126/ZN                            |  ^   | CTS_10           | INVD6BWP30P140LVT | 0.031 |   0.029 |    0.023 | 
     | bottom_half_0__mux_tree/o_data_bus_reg_reg_26_/CP |  ^   | CTS_10           | DFQD1BWP30P140LVT | 0.005 |   0.034 |    0.028 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 

