[
  {
    "build_id": 7006,
    "version": "7.0.0",
    "notes": {}
  },
  {
    "build_id": 7007,
    "version": "7.1.0",
    "notes": {
      "Common": [
        [
          {
            "items": [
              [
                "Updated the batch (",
                {
                  "code": ".bat",
                  "tag": "code"
                },
                ") files in the ",
                {
                  "code": "bin",
                  "tag": "code"
                },
                " folder so that they do not leak environment variables to the current ",
                {
                  "code": "cmd.exe",
                  "tag": "code"
                },
                " command shell on Windows (fixes SIMICS-21906)."
              ]
            ],
            "tag": "list"
          }
        ]
      ]
    }
  },
  {
    "build_id": 7009,
    "version": "7.2.0",
    "notes": {
      "Generic RISC-V CPU model Changes": [
        [
          {
            "items": [
              [
                "Don't allow instructions to update locked pmpaddr-registers."
              ]
            ],
            "tag": "list"
          }
        ],
        [
          {
            "items": [
              [
                "Improved checkpoint recoverability for ",
                {
                  "code": "mcycle",
                  "tag": "code"
                },
                " and ",
                {
                  "code": "minstret",
                  "tag": "code"
                },
                " (fixes SIMINT-1612)."
              ]
            ],
            "tag": "list"
          }
        ]
      ]
    }
  },
  {
    "build_id": 7016,
    "version": "7.3.0",
    "notes": {
      "CPU generic": [
        [
          {
            "items": [
              [
                "The size of the module global JIT area has increased from 64MB to 256MB. Workloads with very large instruction footprint, could fill up the entire JIT code area, resulting in a flush and slow recompilation."
              ]
            ],
            "tag": "list"
          }
        ],
        [
          {
            "items": [
              [
                "Linux only: If the kernel supports Transparent Huge Pages (THP), the JIT code area now makes use of 2MB TLB mappings. This could slightly increase execution performance."
              ]
            ],
            "tag": "list"
          }
        ]
      ],
      "Generic RISC-V CPU model Changes": [
        [
          {
            "items": [
              [
                "New interface ",
                {
                  "code": "riscv_custom_csr",
                  "tag": "code"
                },
                " added enable implementation of custom CSRs."
              ]
            ],
            "tag": "list"
          }
        ],
        [
          {
            "items": [
              [
                "New interface ",
                {
                  "code": "riscv_instrumentation_action",
                  "tag": "code"
                },
                " added to simplify implementation of custom instruction semantics."
              ]
            ],
            "tag": "list"
          }
        ]
      ]
    }
  },
  {
    "build_id": 7017,
    "version": "7.4.0",
    "notes": {
      "Generic RISC-V CPU model Changes": [
        [
          {
            "items": [
              [
                "The ",
                {
                  "code": "print-pmp-regions",
                  "tag": "code"
                },
                " command is added. It will list PMP-regions currently setup in the PMP-registers."
              ]
            ],
            "tag": "list"
          }
        ]
      ]
    }
  },
  {
    "build_id": 7019,
    "version": "7.5.0",
    "notes": {
      "Generic RISC-V CPU model Changes": [
        [
          {
            "items": [
              [
                "The extensions presented with the ",
                {
                  "code": "info",
                  "tag": "code"
                },
                " command has been improved. The list of extensions is now presented in the correct order and based on the settings in the ",
                {
                  "code": "extensions",
                  "tag": "code"
                },
                " port object."
              ]
            ],
            "tag": "list"
          }
        ]
      ]
    }
  },
  {
    "build_id": 7023,
    "version": "7.6.0",
    "notes": {
      "Common": [
        [
          {
            "items": [
              [
                "The signing certificate on Simics packages has been updated."
              ]
            ],
            "tag": "list"
          }
        ]
      ]
    }
  },
  {
    "build_id": 7028,
    "version": "7.7.0",
    "notes": {
      "Generic RISC-V CPU model Changes": [
        [
          {
            "items": [
              [
                "Added generic support for NMI. New signal ",
                {
                  "code": "port.NMI",
                  "tag": "code"
                },
                ", new attribute ",
                {
                  "code": "nmi_vector",
                  "tag": "code"
                },
                " to control the vector used and new attribute ",
                {
                  "code": "nmi_signal_cause",
                  "tag": "code"
                },
                " to control the values used in mcause when the NMI signal is raised."
              ]
            ],
            "tag": "list"
          }
        ]
      ]
    }
  },
  {
    "build_id": 7050,
    "version": "7.8.0",
    "notes": {
      "Generic RISC-V CPU model Changes": [
        [
          {
            "items": [
              [
                "Added support of the ",
                {
                  "code": "fence.tso",
                  "tag": "code"
                },
                " instruction."
              ]
            ],
            "tag": "list"
          }
        ]
      ]
    }
  },
  {
    "build_id": 7053,
    "version": "7.9.0",
    "notes": {
      "RISC-V Interrupt Controllers": [
        [
          {
            "items": [
              [
                "New attribute ",
                {
                  "code": "error_on_incorrect_sized_access",
                  "tag": "code"
                },
                " is added to CLINT. When set accesses with size not matching the register looked for will get ",
                {
                  "code": "Sim_PE_IO_Error",
                  "tag": "code"
                },
                " returned."
              ]
            ],
            "tag": "list"
          }
        ]
      ]
    }
  },
  {
    "build_id": 7055,
    "version": "7.10.0",
    "notes": {
      "Generic RISC-V CPU model Changes": [
        [
          {
            "items": [
              [
                "Implementation of atomic instructions ",
                {
                  "code": "LR",
                  "tag": "code"
                },
                " and ",
                {
                  "code": "SC",
                  "tag": "code"
                },
                " that accesses device registers or not yet accessed memory now acquires the cell instead of requesting serialized execution."
              ]
            ],
            "tag": "list"
          }
        ]
      ]
    }
  },
  {
    "build_id": 7058,
    "version": "7.11.0",
    "notes": {
      "Generic RISC-V CPU model Changes": [
        [
          {
            "items": [
              [
                "In some cases, the RISC-V models now start JIT compilation earlier, since some corner-cases previously did not initiate JIT compilation. This could result in slightly higher performance."
              ]
            ],
            "tag": "list"
          }
        ]
      ]
    }
  },
  {
    "build_id": 7063,
    "version": "7.12.0",
    "notes": {
      "Generic RISC-V CPU model Changes": [
        [
          {
            "items": [
              [
                "Updated all RISC-V CPU:s to build with Simgen 2.0.1"
              ]
            ],
            "tag": "list"
          }
        ]
      ]
    }
  },
  {
    "build_id": 7064,
    "version": "7.13.0",
    "notes": {
      "CPU generic": [
        [
          {
            "items": [
              [
                {
                  "code": "transaction_translators",
                  "tag": "code"
                },
                " that needs to perform side effects on a page access can now deny a ",
                {
                  "code": "inquiry",
                  "tag": "code"
                },
                " direct memory lookup from CPUs. The CPU will follow up with a real access and then retry the direct memory lookup. Before this change, such behavior by ",
                {
                  "code": "transaction_translator",
                  "tag": "code"
                },
                " would significantly degrade the runtime Simics performance (fixes SIMICS-19940)."
              ]
            ],
            "tag": "list"
          }
        ]
      ]
    }
  },
  {
    "build_id": 7069,
    "version": "7.14.0",
    "notes": {
      "Generic RISC-V CPU model Changes": [
        [
          {
            "items": [
              [
                "Added port ",
                {
                  "code": "nmi_vector",
                  "tag": "code"
                },
                " exposing interface uint64_state. It can be used to update nmi_vector during runtime."
              ]
            ],
            "tag": "list"
          }
        ],
        [
          {
            "items": [
              [
                "Corrected unaligned memory accesses crossing page boundary."
              ]
            ],
            "tag": "list"
          }
        ]
      ]
    }
  },
  {
    "build_id": 7072,
    "version": "7.15.0",
    "notes": {
      "CPU generic": [
        [
          {
            "items": [
              [
                "Fixed a bug in the instrumentation framework. Previously, removed instrumentation callbacks could continue to block VMP from executing, bug SIMICS-23063."
              ]
            ],
            "tag": "list"
          }
        ]
      ]
    }
  },
  {
    "build_id": 7075,
    "version": "7.16.0",
    "notes": {}
  },
  {
    "build_id": 7079,
    "version": "7.17.0",
    "notes": {
      "CPU generic": [
        [
          {
            "items": [
              [
                "New probes were added to measure the wall clock time spent in uncore simulation. Currently this is only for memory mapped IO activities. The new probe-kinds are: ",
                {
                  "code": "cpu.time.uncore",
                  "tag": "code"
                },
                ", ",
                {
                  "code": "cell.time.uncore",
                  "tag": "code"
                },
                ", and ",
                {
                  "code": "sim.time.uncore",
                  "tag": "code"
                },
                "."
              ]
            ],
            "tag": "list"
          }
        ]
      ]
    }
  }
]