#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 19 20:20:49 2021
# Process ID: 9508
# Current directory: C:/Users/denis/Desktop/Proj11
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15704 C:\Users\denis\Desktop\Proj11\Proj11.xpr
# Log file: C:/Users/denis/Desktop/Proj11/vivado.log
# Journal file: C:/Users/denis/Desktop/Proj11\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/denis/Desktop/Proj11/Proj11.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1004.914 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/Proj11/Proj11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Req1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/Proj11/Proj11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Req1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Req1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Desktop/Proj11/Proj11.srcs/sim_1/new/Req1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Req1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Desktop/Proj11/Proj11.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/Proj11/Proj11.sim/sim_1/behav/xsim'
"xelab -wto edb2f9310a9342ae85b9f375379b2657 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Req1_tb_behav xil_defaultlib.Req1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto edb2f9310a9342ae85b9f375379b2657 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Req1_tb_behav xil_defaultlib.Req1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Req1
Compiling module xil_defaultlib.Req1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Req1_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/denis/Desktop/Proj11/Proj11.sim/sim_1/behav/xsim/xsim.dir/Req1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/denis/Desktop/Proj11/Proj11.sim/sim_1/behav/xsim/xsim.dir/Req1_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 19 22:27:32 2021. For additional details about this file, please refer to the WebTalk help file at C:/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 19 22:27:32 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1004.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/Proj11/Proj11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Req1_tb_behav -key {Behavioral:sim_1:Functional:Req1_tb} -tclbatch {Req1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Req1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Req1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1004.914 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1004.914 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/Proj11/Proj11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Req1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/Proj11/Proj11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Req1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Req1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Desktop/Proj11/Proj11.srcs/sim_1/new/Req1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Req1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/Proj11/Proj11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/Proj11/Proj11.sim/sim_1/behav/xsim'
"xelab -wto edb2f9310a9342ae85b9f375379b2657 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Req1_tb_behav xil_defaultlib.Req1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto edb2f9310a9342ae85b9f375379b2657 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Req1_tb_behav xil_defaultlib.Req1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Req1
Compiling module xil_defaultlib.Req1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Req1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1004.914 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/Proj11/Proj11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Req1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/Proj11/Proj11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Req1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Req1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Desktop/Proj11/Proj11.srcs/sim_1/new/Req1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Req1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/Proj11/Proj11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/Proj11/Proj11.sim/sim_1/behav/xsim'
"xelab -wto edb2f9310a9342ae85b9f375379b2657 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Req1_tb_behav xil_defaultlib.Req1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto edb2f9310a9342ae85b9f375379b2657 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Req1_tb_behav xil_defaultlib.Req1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Req1
Compiling module xil_defaultlib.Req1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Req1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1140.281 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/Proj11/Proj11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Req1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/Proj11/Proj11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Req1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Req1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Desktop/Proj11/Proj11.srcs/sim_1/new/Req1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Req1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/Proj11/Proj11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/Proj11/Proj11.sim/sim_1/behav/xsim'
"xelab -wto edb2f9310a9342ae85b9f375379b2657 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Req1_tb_behav xil_defaultlib.Req1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto edb2f9310a9342ae85b9f375379b2657 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Req1_tb_behav xil_defaultlib.Req1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Req1
Compiling module xil_defaultlib.Req1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Req1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1140.281 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/Proj11/Proj11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Req1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/Proj11/Proj11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Req1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Req1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Desktop/Proj11/Proj11.srcs/sim_1/new/Req1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Req1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/Proj11/Proj11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/Proj11/Proj11.sim/sim_1/behav/xsim'
"xelab -wto edb2f9310a9342ae85b9f375379b2657 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Req1_tb_behav xil_defaultlib.Req1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto edb2f9310a9342ae85b9f375379b2657 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Req1_tb_behav xil_defaultlib.Req1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Req1
Compiling module xil_defaultlib.Req1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Req1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1140.281 ; gain = 0.000
save_wave_config {C:/Users/denis/Desktop/Proj11/Req1_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2.v w ]
add_files C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2.v
export_ip_user_files -of_objects  [get_files C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req1.v] -no_script -reset -force -quiet
remove_files  C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req1.v
export_ip_user_files -of_objects  [get_files C:/Users/denis/Desktop/Proj11/Proj11.srcs/sim_1/new/Req1_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/denis/Desktop/Proj11/Proj11.srcs/sim_1/new/Req1_tb.v
close [ open C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2Decoder.v w ]
add_files C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2Decoder.v
update_compile_order -fileset sources_1
close [ open C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2Mux.v w ]
add_files C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2Mux.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2Mux.v] -no_script -reset -force -quiet
remove_files  C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2Mux.v
file delete -force C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2Mux.v
close [ open C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2_7seg.v w ]
add_files C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2_7seg.v
update_compile_order -fileset sources_1
close [ open C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2Reg.v w ]
add_files C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2Reg.v
update_compile_order -fileset sources_1
close [ open C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2Counter.v w ]
add_files C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2Counter.v
update_compile_order -fileset sources_1
file mkdir C:/Users/denis/Desktop/Proj11/Proj11.srcs/constrs_1
file mkdir C:/Users/denis/Desktop/Proj11/Proj11.srcs/constrs_1/new
close [ open C:/Users/denis/Desktop/Proj11/Proj11.srcs/constrs_1/new/Req2.xdc w ]
add_files -fileset constrs_1 C:/Users/denis/Desktop/Proj11/Proj11.srcs/constrs_1/new/Req2.xdc
close [ open C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2Mux.v w ]
add_files C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2Mux.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2.v] -no_script -reset -force -quiet
remove_files  C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2.v
file delete -force C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2.v
update_compile_order -fileset sources_1
set_property top Req2Counter [current_fileset]
update_compile_order -fileset sources_1
close [ open C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2DispCounter.v w ]
add_files C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2DispCounter.v
update_compile_order -fileset sources_1
close [ open C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v w ]
add_files C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v
update_compile_order -fileset sources_1
close [ open C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2Div.v w ]
add_files C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2Div.v
update_compile_order -fileset sources_1
create_bd_design "Req2"
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
create_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1140.281 ; gain = 0.000
update_compile_order -fileset sources_1
create_bd_cell -type module -reference Req2_7seg Req2_7seg_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {1.5 292 -120} [get_bd_cells Req2_7seg_0]
create_bd_cell -type module -reference Req2Decoder Req2Decoder_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {1 260 -281} [get_bd_cells Req2_7seg_0]
set_property location {1 307 -94} [get_bd_cells Req2Decoder_0]
create_bd_cell -type module -reference Req2DispCounter Req2DispCounter_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'disp_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'disp_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {1 119 -85} [get_bd_cells Req2DispCounter_0]
connect_bd_net [get_bd_pins Req2DispCounter_0/B0] [get_bd_pins Req2Decoder_0/I0]
connect_bd_net [get_bd_pins Req2DispCounter_0/B1] [get_bd_pins Req2Decoder_0/I1]
create_bd_cell -type module -reference Req2Mux Req2Mux_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
connect_bd_net [get_bd_pins Req2DispCounter_0/B0] [get_bd_pins Req2Mux_0/S0]
connect_bd_net [get_bd_pins Req2DispCounter_0/B1] [get_bd_pins Req2Mux_0/S1]
connect_bd_net [get_bd_pins Req2Mux_0/Y] [get_bd_pins Req2_7seg_0/Y]
regenerate_bd_layout
set_property location {2 324 393} [get_bd_cells Req2Decoder_0]
set_property location {1 124 420} [get_bd_cells Req2DispCounter_0]
set_property location {3 524 394} [get_bd_cells Req2Decoder_0]
startgroup
make_bd_pins_external  [get_bd_pins Req2_7seg_0/seg_cat]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Req2Decoder_0/seg_an]
endgroup
set_property name seg_cat [get_bd_ports seg_cat_0]
set_property name seg_an [get_bd_ports seg_an_0]
create_bd_cell -type module -reference Req2Div Req2Div_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
connect_bd_net [get_bd_pins Req2Div_0/clk_1hz] [get_bd_pins Req2DispCounter_0/disp_clk]
startgroup
make_bd_pins_external  [get_bd_pins Req2Div_0/clk]
endgroup
regenerate_bd_layout
set_property name clk [get_bd_ports clk_0]
create_bd_cell -type module -reference Req2FSM Req2FSM_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference Req2Counter Req2Counter_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {1.5 181 -48} [get_bd_cells Req2FSM_0]
set_property location {3 408 -6} [get_bd_cells Req2Counter_0]
connect_bd_net [get_bd_pins Req2Counter_0/Y3] [get_bd_pins Req2Mux_0/I3]
connect_bd_net [get_bd_pins Req2Counter_0/Y2] [get_bd_pins Req2Mux_0/I2]
connect_bd_net [get_bd_pins Req2Counter_0/Y1] [get_bd_pins Req2Mux_0/I1]
connect_bd_net [get_bd_pins Req2Counter_0/Y0] [get_bd_pins Req2Mux_0/I0]
connect_bd_net [get_bd_pins Req2FSM_0/Cen] [get_bd_pins Req2Counter_0/Cen]
connect_bd_net [get_bd_pins Req2Div_0/clk_1hz] [get_bd_pins Req2FSM_0/clk]
connect_bd_net [get_bd_pins Req2Div_0/clk_1hz] [get_bd_pins Req2Counter_0/clk]
startgroup
make_bd_pins_external  [get_bd_pins Req2Div_0/rst]
endgroup
set_property name rst [get_bd_ports rst_0]
connect_bd_net [get_bd_ports rst] [get_bd_pins Req2FSM_0/rst]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins Req2FSM_0/start]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Req2FSM_0/stop]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Req2FSM_0/inc]
endgroup
regenerate_bd_layout
set_property location {1 94 293} [get_bd_cells Req2Div_0]
set_property location {-70 304} [get_bd_ports rst]
set_property location {-18 145} [get_bd_ports start_0]
set_property location {-22 178} [get_bd_ports stop_0]
set_property name start [get_bd_ports start_0]
set_property name stop [get_bd_ports stop_0]
set_property name inc [get_bd_ports inc_0]
regenerate_bd_layout
set_property location {1 99 292} [get_bd_cells Req2Div_0]
set_property location {1 126 337} [get_bd_cells Req2Div_0]
set_property location {-86 360} [get_bd_ports rst]
set_property location {-31 169} [get_bd_ports stop]
update_module_reference Req2_Req2_7seg_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/Req2.bd'
INFO: [IP_Flow 19-1972] Upgraded Req2_Req2_7seg_0_0 from Req2_7seg_v1_0 1.0 to Req2_7seg_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'S0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'S1'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Req2_Req2_7seg_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'Req2_Req2_7seg_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
Wrote  : <C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/ui/bd_88c8d8d4.ui> 
set_property location {5 949 221} [get_bd_cells Req2_7seg_0]
set_property location {5 945 224} [get_bd_cells Req2_7seg_0]
set_property location {5 942 226} [get_bd_cells Req2_7seg_0]
delete_bd_objs [get_bd_nets Req2Div_0_clk_1hz]
connect_bd_net [get_bd_pins Req2Div_0/clk_1hz] [get_bd_pins Req2DispCounter_0/disp_clk]
connect_bd_net [get_bd_pins Req2Div_0/clk_1hz] [get_bd_pins Req2FSM_0/clk]
save_bd_design
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
Wrote  : <C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/ui/bd_88c8d8d4.ui> 
update_module_reference Req2_Req2Div_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/Req2.bd'
INFO: [IP_Flow 19-1972] Upgraded Req2_Req2Div_0_0 from Req2Div_v1_0 1.0 to Req2Div_v1_0 1.0
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
Wrote  : <C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/ui/bd_88c8d8d4.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1140.281 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2Reg.v] -no_script -reset -force -quiet
remove_files  C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2Reg.v
file delete -force C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2Reg.v
update_module_reference Req2_Req2_7seg_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/Req2.bd'
INFO: [IP_Flow 19-1972] Upgraded Req2_Req2_7seg_0_0 from Req2_7seg_v1_0 1.0 to Req2_7seg_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'S0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'S1'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Req2_Req2_7seg_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'Req2_Req2_7seg_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
Wrote  : <C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/ui/bd_88c8d8d4.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1140.281 ; gain = 0.000
connect_bd_net [get_bd_pins Req2DispCounter_0/B0] [get_bd_pins Req2_7seg_0/S0]
connect_bd_net [get_bd_pins Req2DispCounter_0/B1] [get_bd_pins Req2_7seg_0/S1]
save_bd_design
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
Wrote  : <C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/ui/bd_88c8d8d4.ui> 
connect_bd_net [get_bd_pins Req2Div_0/clk_1hz] [get_bd_pins Req2Counter_0/clk]
delete_bd_objs [get_bd_nets Req2Div_0_clk_1hz]
connect_bd_net [get_bd_pins Req2Counter_0/clk] [get_bd_pins Req2Div_0/clk_1hz]
set_property location {2 312 167} [get_bd_cells Req2FSM_0]
set_property location {2 311 120} [get_bd_cells Req2FSM_0]
set_property location {2 313 143} [get_bd_cells Req2FSM_0]
set_property location {2 325 115} [get_bd_cells Req2FSM_0]
connect_bd_net [get_bd_pins Req2DispCounter_0/disp_clk] [get_bd_pins Req2Div_0/clk_1hz]
save_bd_design
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
Wrote  : <C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/ui/bd_88c8d8d4.ui> 
set_property location {1.5 238 108} [get_bd_cells Req2FSM_0]
set_property location {2 238 139} [get_bd_cells Req2FSM_0]
set_property location {2 181 177} [get_bd_cells Req2FSM_0]
set_property location {2 241 196} [get_bd_cells Req2FSM_0]
delete_bd_objs [get_bd_nets Req2Counter_0_Y0]
delete_bd_objs [get_bd_nets Req2Counter_0_Y1]
delete_bd_objs [get_bd_nets Req2Counter_0_Y2]
delete_bd_objs [get_bd_nets Req2Counter_0_Y3]
set_property location {2.5 435 179} [get_bd_cells Req2Counter_0]
update_module_reference Req2_Req2Counter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/Req2.bd'
INFO: [IP_Flow 19-1972] Upgraded Req2_Req2Counter_0_0 from Req2Counter_v1_0 1.0 to Req2Counter_v1_0 1.0
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'rst' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'Req2_Req2Counter_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Y0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Y1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Y2'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Y3'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'Tc'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'Y'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'rst'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Req2_Req2Counter_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'Req2_Req2Counter_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
Wrote  : <C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/ui/bd_88c8d8d4.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1140.281 ; gain = 0.000
connect_bd_net [get_bd_ports rst] [get_bd_pins Req2Counter_0/rst]
set_property location {2 243 122} [get_bd_cells Req2FSM_0]
update_module_reference Req2_Req2Counter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/Req2.bd'
INFO: [IP_Flow 19-1972] Upgraded Req2_Req2Counter_0_0 from Req2Counter_v1_0 1.0 to Req2Counter_v1_0 1.0
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
Wrote  : <C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/ui/bd_88c8d8d4.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1140.281 ; gain = 0.000
set_property location {-97 96} [get_bd_ports start]
set_property location {-125 73} [get_bd_ports start]
set_property location {-121 145} [get_bd_ports stop]
set_property location {-96 143} [get_bd_ports inc]
set_property location {-98 118} [get_bd_ports stop]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v:37]
connect_bd_net [get_bd_pins Req2Counter_0/Y] [get_bd_pins Req2Mux_0/I0]
copy_bd_objs /  [get_bd_cells {Req2Counter_0}]
set_property location {4 663 27} [get_bd_cells Req2Counter_1]
set_property location {4 671 -160} [get_bd_cells Req2Counter_0]
set_property location {3 651 -27} [get_bd_cells Req2Counter_1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v:37]
copy_bd_objs /  [get_bd_cells {Req2Counter_0}]
set_property location {3 647 110} [get_bd_cells Req2Counter_2]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v:37]
set_property location {3 649 -229} [get_bd_cells Req2Counter_0]
set_property location {3 646 -86} [get_bd_cells Req2Counter_1]
set_property location {3 649 35} [get_bd_cells Req2Counter_2]
copy_bd_objs /  [get_bd_cells {Req2Counter_0}]
set_property location {3 651 210} [get_bd_cells Req2Counter_3]
set_property location {3 659 62} [get_bd_cells Req2Counter_2]
set_property location {3 658 -96} [get_bd_cells Req2Counter_1]
set_property location {3 646 -230} [get_bd_cells Req2Counter_0]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v:37]
connect_bd_net [get_bd_pins Req2Counter_1/Y] [get_bd_pins Req2Mux_0/I1]
connect_bd_net [get_bd_pins Req2Counter_2/Y] [get_bd_pins Req2Mux_0/I2]
connect_bd_net [get_bd_pins Req2Counter_3/Tc] [get_bd_pins Req2Mux_0/I3]
delete_bd_objs [get_bd_nets Req2Counter_3_Tc]
connect_bd_net [get_bd_pins Req2Counter_3/Y] [get_bd_pins Req2Mux_0/I3]
connect_bd_net [get_bd_ports rst] [get_bd_pins Req2Counter_1/rst]
connect_bd_net [get_bd_ports rst] [get_bd_pins Req2Counter_2/rst]
connect_bd_net [get_bd_ports rst] [get_bd_pins Req2Counter_3/rst]
connect_bd_net [get_bd_pins Req2Counter_1/clk] [get_bd_pins Req2Div_0/clk_1hz]
connect_bd_net [get_bd_pins Req2Counter_2/clk] [get_bd_pins Req2Div_0/clk_1hz]
connect_bd_net [get_bd_pins Req2Counter_3/clk] [get_bd_pins Req2Div_0/clk_1hz]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v:37]
set_property location {4.5 999 -206} [get_bd_cells util_vector_logic_0]
set_property -dict [list CONFIG.C_SIZE {1}] [get_bd_cells util_vector_logic_0]
set_property location {4.5 845 -203} [get_bd_cells util_vector_logic_0]
set_property location {4.5 696 -208} [get_bd_cells util_vector_logic_0]
set_property location {4 524 -163} [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins Req2Counter_0/Tc] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins Req2FSM_0/Cen] [get_bd_pins util_vector_logic_0/Op2]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins Req2Counter_1/Cen]
copy_bd_objs /  [get_bd_cells {util_vector_logic_0}]
set_property location {5.5 963 -47} [get_bd_cells util_vector_logic_1]
set_property location {4 711 -61} [get_bd_cells util_vector_logic_1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v:37]
set_property location {4 669 -241} [get_bd_cells util_vector_logic_0]
set_property location {4 671 -119} [get_bd_cells util_vector_logic_1]
copy_bd_objs /  [get_bd_cells {util_vector_logic_0}]
set_property location {5 789 29} [get_bd_cells util_vector_logic_2]
set_property location {4 792 9} [get_bd_cells util_vector_logic_2]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v:37]
set_property location {3.5 585 -239} [get_bd_cells util_vector_logic_0]
set_property location {4 625 -149} [get_bd_cells util_vector_logic_1]
set_property location {4 628 -15} [get_bd_cells util_vector_logic_2]
set_property location {4.5 720 -265} [get_bd_cells util_vector_logic_0]
set_property location {5 653 -147} [get_bd_cells util_vector_logic_1]
set_property location {5 616 -15} [get_bd_cells util_vector_logic_2]
set_property location {4 724 -38} [get_bd_cells util_vector_logic_2]
set_property location {4 714 -26} [get_bd_cells util_vector_logic_2]
delete_bd_objs [get_bd_nets Req2Counter_0_Tc]
delete_bd_objs [get_bd_nets Req2FSM_0_Cen]
connect_bd_net [get_bd_pins Req2Counter_0/Tc] [get_bd_pins util_vector_logic_0/Op2]
connect_bd_net [get_bd_pins util_vector_logic_0/Op1] [get_bd_pins Req2FSM_0/Cen]
connect_bd_net [get_bd_pins Req2Counter_0/Cen] [get_bd_pins Req2FSM_0/Cen]
connect_bd_net [get_bd_pins Req2Counter_1/Tc] [get_bd_pins util_vector_logic_1/Op2]
connect_bd_net [get_bd_pins util_vector_logic_1/Op1] [get_bd_pins Req2FSM_0/Cen]
connect_bd_net [get_bd_pins util_vector_logic_1/Res] [get_bd_pins Req2Counter_2/Cen]
connect_bd_net [get_bd_pins util_vector_logic_2/Res] [get_bd_pins Req2Counter_3/Cen]
connect_bd_net [get_bd_pins Req2Counter_2/Tc] [get_bd_pins util_vector_logic_2/Op2]
connect_bd_net [get_bd_pins util_vector_logic_2/Op1] [get_bd_pins Req2FSM_0/Cen]
regenerate_bd_layout
regenerate_bd_layout
set_property location {8 1793 311} [get_bd_cells Req2DispCounter_0]
connect_bd_net [get_bd_ports clk] [get_bd_pins Req2FSM_0/clk]
delete_bd_objs [get_bd_nets clk_0_1]
connect_bd_net [get_bd_ports clk] [get_bd_pins Req2Div_0/clk]
connect_bd_net [get_bd_pins Req2Div_0/clk_1hz] [get_bd_pins Req2FSM_0/clk]
regenerate_bd_layout
set_property location {9 1921 332} [get_bd_cells Req2DispCounter_0]
set_property location {9 1952 350} [get_bd_cells Req2DispCounter_0]
set_property location {9 1953 319} [get_bd_cells Req2DispCounter_0]
set_property location {10 2203 284} [get_bd_cells Req2Mux_0]
set_property location {11 2440 339} [get_bd_cells Req2Decoder_0]
set_property location {11 2436 239} [get_bd_cells Req2_7seg_0]
set_property location {2601 260} [get_bd_ports seg_cat]
set_property location {-87 159} [get_bd_ports start]
set_property location {-53 161} [get_bd_ports stop]
set_property location {1 94 43} [get_bd_cells Req2Div_0]
set_property location {-53 28} [get_bd_ports clk]
set_property location {1 93 214} [get_bd_cells Req2Div_0]
set_property location {1 89 247} [get_bd_cells Req2Div_0]
set_property location {1 67 95} [get_bd_cells Req2Div_0]
set_property location {1 95 50} [get_bd_cells Req2Div_0]
set_property location {1 99 15} [get_bd_cells Req2Div_0]
set_property location {1 91 68} [get_bd_cells Req2Div_0]
set_property location {1 90 99} [get_bd_cells Req2Div_0]
set_property location {1 103 151} [get_bd_cells Req2Div_0]
set_property location {1 90 199} [get_bd_cells Req2Div_0]
set_property location {1 93 253} [get_bd_cells Req2Div_0]
set_property location {1 100 329} [get_bd_cells Req2Div_0]
set_property location {1 96 430} [get_bd_cells Req2Div_0]
regenerate_bd_layout
set_property location {1 125 66} [get_bd_cells Req2Div_0]
set_property location {-17 123} [get_bd_ports start]
set_property location {9 1999 370} [get_bd_cells Req2DispCounter_0]
set_property location {10 2242 205} [get_bd_cells Req2Mux_0]
set_property location {10 2241 172} [get_bd_cells Req2Mux_0]
set_property location {10 2238 196} [get_bd_cells Req2Mux_0]
set_property location {9 1990 349} [get_bd_cells Req2DispCounter_0]
set_property location {9 1994 333} [get_bd_cells Req2DispCounter_0]
save_bd_design
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
Wrote  : <C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/ui/bd_88c8d8d4.ui> 
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v:37]
update_module_reference Req2_Req2FSM_0_0
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [c:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v:37]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'c:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'Req2FSM'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v:44]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v:44]
update_module_reference Req2_Req2FSM_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/Req2.bd'
INFO: [IP_Flow 19-1972] Upgraded Req2_Req2FSM_0_0 from Req2FSM_v1_0 1.0 to Req2FSM_v1_0 1.0
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
Wrote  : <C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/ui/bd_88c8d8d4.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1140.281 ; gain = 0.000
update_module_reference Req2_Req2Decoder_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/Req2.bd'
INFO: [IP_Flow 19-1972] Upgraded Req2_Req2Decoder_0_0 from Req2Decoder_v1_0 1.0 to Req2Decoder_v1_0 1.0
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
Wrote  : <C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/ui/bd_88c8d8d4.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1140.281 ; gain = 0.000
update_module_reference Req2_Req2_7seg_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/Req2.bd'
INFO: [IP_Flow 19-1972] Upgraded Req2_Req2_7seg_0_0 from Req2_7seg_v1_0 1.0 to Req2_7seg_v1_0 1.0
WARNING: [IP_Flow 19-4706] Upgraded port 'seg_cat' width 8 differs from original width 7
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Req2_Req2_7seg_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'Req2_Req2_7seg_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
Wrote  : <C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/ui/bd_88c8d8d4.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1140.281 ; gain = 0.000
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/new/Req2FSM.v:78]
update_module_reference Req2_Req2FSM_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/Req2.bd'
INFO: [IP_Flow 19-1972] Upgraded Req2_Req2FSM_0_0 from Req2FSM_v1_0 1.0 to Req2FSM_v1_0 1.0
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
Wrote  : <C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/ui/bd_88c8d8d4.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1140.281 ; gain = 0.000
make_wrapper -files [get_files C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/Req2.bd] -top
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Req2_7seg_0/Y'(12) to pin '/Req2Mux_0/Y'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Req2_7seg_0/Y'(12) to pin '/Req2Mux_0/Y'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/sim/Req2.v
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hdl/Req2_wrapper.v
make_wrapper: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1182.285 ; gain = 42.004
add_files -norecurse c:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hdl/Req2_wrapper.v
update_compile_order -fileset sources_1
set_property top Req2_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_runs synth_1 -jobs 4
[Tue Apr 20 12:46:09 2021] Launched synth_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-13:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1207.602 ; gain = 22.707
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000664A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2757.082 ; gain = 1549.480
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1435] Device xc7z007s (JTAG device index = 1) is not programmed (DONE status = 0).
launch_runs impl_1 -jobs 4
[Tue Apr 20 12:47:46 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 20 12:49:31 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
set_property top Req2_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'Req2.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Req2_7seg_0/Y'(12) to pin '/Req2Mux_0/Y'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Req2_7seg_0/Y'(12) to pin '/Req2Mux_0/Y'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/sim/Req2.v
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hdl/Req2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Req2_7seg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Req2Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Req2DispCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Req2Mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Req2Div_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Req2FSM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Req2Counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Req2Counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Req2Counter_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Req2Counter_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
Exporting to file C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hw_handoff/Req2.hwh
Generated Block Design Tcl file C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hw_handoff/Req2_bd.tcl
Generated Hardware Definition File C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP Req2_util_vector_logic_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP Req2_util_vector_logic_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP Req2_util_vector_logic_0_2
[Tue Apr 20 12:52:25 2021] Launched Req2_Req2Counter_0_3_synth_1, Req2_util_vector_logic_0_0_synth_1, Req2_Req2Counter_0_1_synth_1, Req2_Req2Counter_0_2_synth_1, Req2_util_vector_logic_0_1_synth_1, Req2_util_vector_logic_0_2_synth_1, Req2_Req2Div_0_0_synth_1, Req2_Req2Counter_0_0_synth_1, Req2_Req2_7seg_0_0_synth_1, Req2_Req2DispCounter_0_0_synth_1, Req2_Req2Mux_0_0_synth_1, Req2_Req2FSM_0_0_synth_1, Req2_Req2Decoder_0_0_synth_1...
Run output will be captured here:
Req2_Req2Counter_0_3_synth_1: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_Req2Counter_0_3_synth_1/runme.log
Req2_util_vector_logic_0_0_synth_1: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_util_vector_logic_0_0_synth_1/runme.log
Req2_Req2Counter_0_1_synth_1: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_Req2Counter_0_1_synth_1/runme.log
Req2_Req2Counter_0_2_synth_1: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_Req2Counter_0_2_synth_1/runme.log
Req2_util_vector_logic_0_1_synth_1: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_util_vector_logic_0_1_synth_1/runme.log
Req2_util_vector_logic_0_2_synth_1: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_util_vector_logic_0_2_synth_1/runme.log
Req2_Req2Div_0_0_synth_1: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_Req2Div_0_0_synth_1/runme.log
Req2_Req2Counter_0_0_synth_1: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_Req2Counter_0_0_synth_1/runme.log
Req2_Req2_7seg_0_0_synth_1: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_Req2_7seg_0_0_synth_1/runme.log
Req2_Req2DispCounter_0_0_synth_1: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_Req2DispCounter_0_0_synth_1/runme.log
Req2_Req2Mux_0_0_synth_1: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_Req2Mux_0_0_synth_1/runme.log
Req2_Req2FSM_0_0_synth_1: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_Req2FSM_0_0_synth_1/runme.log
Req2_Req2Decoder_0_0_synth_1: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_Req2Decoder_0_0_synth_1/runme.log
[Tue Apr 20 12:52:25 2021] Launched synth_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:38 . Memory (MB): peak = 2842.203 ; gain = 28.422
launch_runs impl_1 -jobs 4
[Tue Apr 20 12:58:49 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
open_bd_design {C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/Req2.bd}
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Apr 20 13:01:17 2021] Launched synth_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Apr 20 13:02:47 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 20 13:04:27 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/Req2_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/Req2.bd}
set_property location {11 2442 189} [get_bd_cells Req2_7seg_0]
update_module_reference Req2_Req2_7seg_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/Req2.bd'
INFO: [IP_Flow 19-1972] Upgraded Req2_Req2_7seg_0_0 from Req2_7seg_v1_0 1.0 to Req2_7seg_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'S0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'S1'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Req2_Req2_7seg_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'S0' is not found on the upgraded version of the cell '/Req2_7seg_0'. Its connection to the net 'Req2DispCounter_0_B0' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'S1' is not found on the upgraded version of the cell '/Req2_7seg_0'. Its connection to the net 'Req2DispCounter_0_B1' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'Req2_Req2_7seg_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
Wrote  : <C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/ui/bd_88c8d8d4.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 2876.066 ; gain = 0.000
update_module_reference Req2_Req2_7seg_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/Req2.bd'
INFO: [IP_Flow 19-1972] Upgraded Req2_Req2_7seg_0_0 from Req2_7seg_v1_0 1.0 to Req2_7seg_v1_0 1.0
WARNING: [IP_Flow 19-4706] Upgraded port 'Y' width 4 differs from original width 12
WARNING: [IP_Flow 19-4706] Upgraded port 'seg_cat' width 7 differs from original width 8
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Req2_Req2_7seg_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'Req2_Req2_7seg_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
Wrote  : <C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/ui/bd_88c8d8d4.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.v
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/sim/Req2.v
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hdl/Req2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Req2_7seg_0 .
Exporting to file C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hw_handoff/Req2.hwh
Generated Block Design Tcl file C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hw_handoff/Req2_bd.tcl
Generated Hardware Definition File C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.hwdef
[Tue Apr 20 13:20:52 2021] Launched Req2_Req2_7seg_0_0_synth_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_Req2_7seg_0_0_synth_1/runme.log
[Tue Apr 20 13:20:52 2021] Launched synth_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2876.066 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Tue Apr 20 13:24:47 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 20 13:27:07 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/Req2_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_module_reference Req2_Req2_7seg_0_0
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 2876.680 ; gain = 0.000
INFO: [Common 17-344] 'update_module_reference' was cancelled
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Apr 20 13:44:02 2021] Launched synth_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Apr 20 13:45:55 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 20 13:48:39 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/Req2_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_module_reference Req2_Req2_7seg_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/Req2.bd'
INFO: [IP_Flow 19-1972] Upgraded Req2_Req2_7seg_0_0 from Req2_7seg_v1_0 1.0 to Req2_7seg_v1_0 1.0
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
Wrote  : <C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/ui/bd_88c8d8d4.ui> 
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:36 . Memory (MB): peak = 2885.410 ; gain = 8.730
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.v
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/sim/Req2.v
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hdl/Req2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Req2_7seg_0 .
Exporting to file C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hw_handoff/Req2.hwh
Generated Block Design Tcl file C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hw_handoff/Req2_bd.tcl
Generated Hardware Definition File C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.hwdef
[Tue Apr 20 13:54:51 2021] Launched Req2_Req2_7seg_0_0_synth_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_Req2_7seg_0_0_synth_1/runme.log
[Tue Apr 20 13:54:51 2021] Launched synth_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2885.410 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Tue Apr 20 13:57:13 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 20 13:59:11 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/Req2_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/Req2_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_module_reference {Req2_Req2Counter_0_0 Req2_Req2Counter_0_1 Req2_Req2Counter_0_2 Req2_Req2Counter_0_3}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/Req2.bd'
INFO: [IP_Flow 19-1972] Upgraded Req2_Req2Counter_0_0 from Req2Counter_v1_0 1.0 to Req2Counter_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded Req2_Req2Counter_0_1 from Req2Counter_v1_0 1.0 to Req2Counter_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded Req2_Req2Counter_0_2 from Req2Counter_v1_0 1.0 to Req2Counter_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded Req2_Req2Counter_0_3 from Req2Counter_v1_0 1.0 to Req2Counter_v1_0 1.0
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
Wrote  : <C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/ui/bd_88c8d8d4.ui> 
upgrade_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2889.484 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2889.484 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.v
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/sim/Req2.v
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hdl/Req2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Req2Counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Req2Counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Req2Counter_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Req2Counter_3 .
Exporting to file C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hw_handoff/Req2.hwh
Generated Block Design Tcl file C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hw_handoff/Req2_bd.tcl
Generated Hardware Definition File C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.hwdef
[Tue Apr 20 18:12:13 2021] Launched Req2_Req2Counter_0_3_synth_1, Req2_Req2Counter_0_1_synth_1, Req2_Req2Counter_0_2_synth_1, Req2_Req2Counter_0_0_synth_1...
Run output will be captured here:
Req2_Req2Counter_0_3_synth_1: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_Req2Counter_0_3_synth_1/runme.log
Req2_Req2Counter_0_1_synth_1: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_Req2Counter_0_1_synth_1/runme.log
Req2_Req2Counter_0_2_synth_1: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_Req2Counter_0_2_synth_1/runme.log
Req2_Req2Counter_0_0_synth_1: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_Req2Counter_0_0_synth_1/runme.log
[Tue Apr 20 18:12:13 2021] Launched synth_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2889.484 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Tue Apr 20 18:15:37 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 20 18:17:48 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/Req2_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/Req2_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
delete_bd_objs [get_bd_nets Req2Div_0_clk_1hz]
connect_bd_net [get_bd_pins Req2FSM_0/clk] [get_bd_pins Req2Div_0/clk_1hz]
connect_bd_net [get_bd_pins Req2Counter_0/clk] [get_bd_pins Req2Div_0/clk_1hz]
connect_bd_net [get_bd_pins Req2Counter_1/clk] [get_bd_pins Req2Div_0/clk_1hz]
connect_bd_net [get_bd_pins Req2Counter_2/clk] [get_bd_pins Req2Div_0/clk_1hz]
connect_bd_net [get_bd_pins Req2Counter_3/clk] [get_bd_pins Req2Div_0/clk_1hz]
connect_bd_net [get_bd_ports clk] [get_bd_pins Req2DispCounter_0/disp_clk]
save_bd_design
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
Wrote  : <C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/ui/bd_88c8d8d4.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.v
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/sim/Req2.v
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hdl/Req2_wrapper.v
Exporting to file C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hw_handoff/Req2.hwh
Generated Block Design Tcl file C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hw_handoff/Req2_bd.tcl
Generated Hardware Definition File C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.hwdef
[Tue Apr 20 18:49:59 2021] Launched synth_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 2913.617 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Tue Apr 20 18:51:15 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 20 18:55:27 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/Req2_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
delete_bd_objs [get_bd_nets Req2Counter_2_Y]
delete_bd_objs [get_bd_nets Req2Counter_1_Y]
connect_bd_net [get_bd_pins Req2Counter_1/Y] [get_bd_pins Req2Mux_0/I1]
delete_bd_objs [get_bd_nets Req2Counter_1_Y]
connect_bd_net [get_bd_pins Req2Counter_1/Y] [get_bd_pins Req2Mux_0/I1]
connect_bd_net [get_bd_pins Req2Counter_2/Y] [get_bd_pins Req2Mux_0/I2]
save_bd_design
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
Wrote  : <C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/ui/bd_88c8d8d4.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.v
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/sim/Req2.v
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hdl/Req2_wrapper.v
Exporting to file C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hw_handoff/Req2.hwh
Generated Block Design Tcl file C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hw_handoff/Req2_bd.tcl
Generated Hardware Definition File C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.hwdef
[Tue Apr 20 18:58:10 2021] Launched synth_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2913.617 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Tue Apr 20 18:59:28 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 20 19:04:01 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/Req2_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property location {11 2482 198} [get_bd_cells Req2_7seg_0]
update_module_reference Req2_Req2Decoder_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/Req2.bd'
INFO: [IP_Flow 19-1972] Upgraded Req2_Req2Decoder_0_0 from Req2Decoder_v1_0 1.0 to Req2Decoder_v1_0 1.0
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
Wrote  : <C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/ui/bd_88c8d8d4.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2926.844 ; gain = 4.004
update_module_reference Req2_Req2Div_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/Req2.bd'
INFO: [IP_Flow 19-1972] Upgraded Req2_Req2Div_0_0 from Req2Div_v1_0 1.0 to Req2Div_v1_0 1.0
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
Wrote  : <C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/ui/bd_88c8d8d4.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2932.656 ; gain = 5.812
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.v
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/sim/Req2.v
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hdl/Req2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Req2Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Req2Div_0 .
Exporting to file C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hw_handoff/Req2.hwh
Generated Block Design Tcl file C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hw_handoff/Req2_bd.tcl
Generated Hardware Definition File C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.hwdef
[Tue Apr 20 19:21:02 2021] Launched Req2_Req2Div_0_0_synth_1, Req2_Req2Decoder_0_0_synth_1...
Run output will be captured here:
Req2_Req2Div_0_0_synth_1: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_Req2Div_0_0_synth_1/runme.log
Req2_Req2Decoder_0_0_synth_1: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_Req2Decoder_0_0_synth_1/runme.log
[Tue Apr 20 19:21:02 2021] Launched synth_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2932.656 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Tue Apr 20 19:23:42 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 20 19:26:47 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/Req2_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_module_reference {Req2_Req2Counter_0_0 Req2_Req2Counter_0_1 Req2_Req2Counter_0_2 Req2_Req2Counter_0_3}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/Req2.bd'
INFO: [IP_Flow 19-1972] Upgraded Req2_Req2Counter_0_0 from Req2Counter_v1_0 1.0 to Req2Counter_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded Req2_Req2Counter_0_1 from Req2Counter_v1_0 1.0 to Req2Counter_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded Req2_Req2Counter_0_2 from Req2Counter_v1_0 1.0 to Req2Counter_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded Req2_Req2Counter_0_3 from Req2Counter_v1_0 1.0 to Req2Counter_v1_0 1.0
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
Wrote  : <C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/ui/bd_88c8d8d4.ui> 
upgrade_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2950.199 ; gain = 13.453
update_module_reference: Time (s): cpu = 00:00:12 ; elapsed = 00:01:34 . Memory (MB): peak = 2950.199 ; gain = 17.543
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.v
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/sim/Req2.v
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hdl/Req2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Req2Counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Req2Counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Req2Counter_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Req2Counter_3 .
Exporting to file C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hw_handoff/Req2.hwh
Generated Block Design Tcl file C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hw_handoff/Req2_bd.tcl
Generated Hardware Definition File C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.hwdef
[Tue Apr 20 19:33:13 2021] Launched Req2_Req2Counter_0_3_synth_1, Req2_Req2Counter_0_1_synth_1, Req2_Req2Counter_0_2_synth_1, Req2_Req2Counter_0_0_synth_1...
Run output will be captured here:
Req2_Req2Counter_0_3_synth_1: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_Req2Counter_0_3_synth_1/runme.log
Req2_Req2Counter_0_1_synth_1: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_Req2Counter_0_1_synth_1/runme.log
Req2_Req2Counter_0_2_synth_1: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_Req2Counter_0_2_synth_1/runme.log
Req2_Req2Counter_0_0_synth_1: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_Req2Counter_0_0_synth_1/runme.log
[Tue Apr 20 19:33:13 2021] Launched synth_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2950.199 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Tue Apr 20 19:35:42 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 20 19:39:17 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/Req2_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_module_reference Req2_Req2Div_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/Req2.bd'
INFO: [IP_Flow 19-1972] Upgraded Req2_Req2Div_0_0 from Req2Div_v1_0 1.0 to Req2Div_v1_0 1.0
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
Wrote  : <C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/ui/bd_88c8d8d4.ui> 
update_module_reference: Time (s): cpu = 00:00:08 ; elapsed = 00:00:49 . Memory (MB): peak = 2984.379 ; gain = 25.223
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.v
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/sim/Req2.v
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hdl/Req2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Req2Div_0 .
Exporting to file C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hw_handoff/Req2.hwh
Generated Block Design Tcl file C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hw_handoff/Req2_bd.tcl
Generated Hardware Definition File C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.hwdef
[Tue Apr 20 20:17:23 2021] Launched Req2_Req2Div_0_0_synth_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_Req2Div_0_0_synth_1/runme.log
[Tue Apr 20 20:17:23 2021] Launched synth_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2984.379 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Tue Apr 20 20:20:38 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 20 20:26:29 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/Req2_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000664A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000664A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
update_module_reference Req2_Req2FSM_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/Req2.bd'
INFO: [IP_Flow 19-1972] Upgraded Req2_Req2FSM_0_0 from Req2FSM_v1_0 1.0 to Req2FSM_v1_0 1.0
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
Wrote  : <C:/Users/denis/Desktop/Proj11/Proj11.srcs/sources_1/bd/Req2/ui/bd_88c8d8d4.ui> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 2996.719 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <C:\Users\denis\Desktop\Proj11\Proj11.srcs\sources_1\bd\Req2\Req2.bd> 
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.v
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/sim/Req2.v
VHDL Output written to : C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hdl/Req2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Req2FSM_0 .
Exporting to file C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hw_handoff/Req2.hwh
Generated Block Design Tcl file C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/hw_handoff/Req2_bd.tcl
Generated Hardware Definition File C:/Users/denis/Desktop/Proj11/Proj11.gen/sources_1/bd/Req2/synth/Req2.hwdef
[Wed Apr 21 07:17:11 2021] Launched Req2_Req2FSM_0_0_synth_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/Req2_Req2FSM_0_0_synth_1/runme.log
[Wed Apr 21 07:17:11 2021] Launched synth_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2996.719 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Wed Apr 21 07:20:25 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr 21 07:22:10 2021] Launched impl_1...
Run output will be captured here: C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/denis/Desktop/Proj11/Proj11.runs/impl_1/Req2_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 21 07:24:01 2021...
