INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Himanshu/Documents/GitHub/ese345-final-project/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/IF_ID_REG_sim/new/IF_ID_REG_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IF_ID_REG_tb
