<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Dec 19 12:45:08 2023" VIVADOVERSION="2021.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="NN_bd" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="start_ConV1" SIGIS="undef" SIGNAME="External_Ports_start_ConV1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ConV1_0" PORT="start_ConV1"/>
        <CONNECTION INSTANCE="MUX_mem_out_0" PORT="start_ConV1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sys_clk" SIGIS="undef" SIGNAME="External_Ports_sys_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_ram_temp" PORT="clkb"/>
        <CONNECTION INSTANCE="blk_ram_temp" PORT="clka"/>
        <CONNECTION INSTANCE="blk_rom_other_weight" PORT="clka"/>
        <CONNECTION INSTANCE="blk_rom_weight" PORT="clka"/>
        <CONNECTION INSTANCE="blk_rom_inimg" PORT="clka"/>
        <CONNECTION INSTANCE="MP1_0" PORT="clk"/>
        <CONNECTION INSTANCE="ConV1_0" PORT="clk"/>
        <CONNECTION INSTANCE="MUX_mem_out_0" PORT="clk"/>
        <CONNECTION INSTANCE="FC_0" PORT="clk"/>
        <CONNECTION INSTANCE="MP2_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="ram_addr_rtb" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ram_addr_rtb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_addr_rtb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ram_en_rtb" SIGIS="undef" SIGNAME="External_Ports_ram_en_rtb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_en_rtb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="end_ConV1" SIGIS="undef" SIGNAME="FC_0_end_FC">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FC_0" PORT="end_FC"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="8" NAME="ram_data_rtb" RIGHT="0" SIGIS="undef" SIGNAME="blk_ram_temp_doutb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_ram_temp" PORT="doutb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_n" SIGIS="undef"/>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/ConV1_0" HWVERSION="1.0" INSTANCE="ConV1_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ConV1" VLNV="xilinx.com:module_ref:ConV1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="idle" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="ConV1" VALUE="&quot;01&quot;"/>
        <PARAMETER NAME="ConV2" VALUE="&quot;10&quot;"/>
        <PARAMETER NAME="ConV3" VALUE="&quot;11&quot;"/>
        <PARAMETER NAME="weights_size_ConV1" VALUE="&quot;0001001&quot;"/>
        <PARAMETER NAME="weights_size_ConV2" VALUE="&quot;1001000&quot;"/>
        <PARAMETER NAME="weights_size_ConV3" VALUE="&quot;1101100&quot;"/>
        <PARAMETER NAME="start_right_moving_ConV1" VALUE="&quot;0001101000&quot;"/>
        <PARAMETER NAME="start_right_moving_ConV2" VALUE="&quot;0110010010&quot;"/>
        <PARAMETER NAME="start_right_moving_ConV3" VALUE="&quot;1000101010&quot;"/>
        <PARAMETER NAME="ifmap_c_ConV1" VALUE="&quot;0001&quot;"/>
        <PARAMETER NAME="ifmap_c_ConV2" VALUE="&quot;1000&quot;"/>
        <PARAMETER NAME="ifmap_c_ConV3" VALUE="&quot;1100&quot;"/>
        <PARAMETER NAME="enough_size_ConV1" VALUE="&quot;1100110&quot;"/>
        <PARAMETER NAME="enough_size_ConV2" VALUE="&quot;0110010&quot;"/>
        <PARAMETER NAME="enough_size_ConV3" VALUE="&quot;0101110&quot;"/>
        <PARAMETER NAME="base_addr_rw_ConV1" VALUE="&quot;0000000000&quot;"/>
        <PARAMETER NAME="base_addr_rw_ConV2" VALUE="&quot;0001001000&quot;"/>
        <PARAMETER NAME="base_addr_rw_ConV3" VALUE="&quot;1110101000&quot;"/>
        <PARAMETER NAME="base_addr_row_ConV1" VALUE="&quot;000000&quot;"/>
        <PARAMETER NAME="base_addr_row_ConV2" VALUE="&quot;011000&quot;"/>
        <PARAMETER NAME="base_addr_row_ConV3" VALUE="&quot;111100&quot;"/>
        <PARAMETER NAME="filter_offset_ConV1" VALUE="&quot;0111&quot;"/>
        <PARAMETER NAME="filter_offset_ConV2" VALUE="&quot;1011&quot;"/>
        <PARAMETER NAME="filter_offset_ConV3" VALUE="&quot;1111&quot;"/>
        <PARAMETER NAME="end_stage_ConV1" VALUE="&quot;0100111001101&quot;"/>
        <PARAMETER NAME="end_stage_ConV2" VALUE="&quot;1001000000000&quot;"/>
        <PARAMETER NAME="end_stage_ConV3" VALUE="&quot;1011010110000&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="NN_bd_ConV1_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_sys_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_ConV1" SIGIS="undef" SIGNAME="External_Ports_start_ConV1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="start_ConV1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_ConV1" SIGIS="undef" SIGNAME="ConV1_0_end_ConV1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MP1_0" PORT="start_MP1"/>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="end_ConV1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_ConV2" SIGIS="undef" SIGNAME="MP1_0_end_MP1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MP1_0" PORT="end_MP1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_ConV3" SIGIS="undef" SIGNAME="ConV1_0_end_ConV3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="end_ConV3"/>
            <CONNECTION INSTANCE="MP2_0" PORT="start_MP2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ram_addr_ri" RIGHT="0" SIGIS="undef" SIGNAME="ConV1_0_ram_addr_ri">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_addr_ri_ConV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ram_data_ri" RIGHT="0" SIGIS="undef" SIGNAME="blk_ram_temp_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_ram_temp" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ram_en_ri" SIGIS="undef" SIGNAME="ConV1_0_ram_en_ri">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_en_ri_ConV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ram_addr_w" RIGHT="0" SIGIS="undef" SIGNAME="ConV1_0_ram_addr_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_addr_w_ConV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ram_data_w" RIGHT="0" SIGIS="undef" SIGNAME="ConV1_0_ram_data_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_data_w_ConV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ram_en_w" SIGIS="undef" SIGNAME="ConV1_0_ram_en_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_en_w_ConV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ram_wea" SIGIS="undef" SIGNAME="ConV1_0_ram_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_wea_ConV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="rom_addr_ri" RIGHT="0" SIGIS="undef" SIGNAME="ConV1_0_rom_addr_ri">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="rom_addr_ri_ConV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rom_data_ri" RIGHT="0" SIGIS="undef" SIGNAME="blk_rom_inimg_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_rom_inimg" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rom_en_ri" SIGIS="undef" SIGNAME="ConV1_0_rom_en_ri">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="rom_en_ri_ConV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="rom_addr_rw" RIGHT="0" SIGIS="undef" SIGNAME="ConV1_0_rom_addr_rw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="rom_addr_rw_ConV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rom_data_rw" RIGHT="0" SIGIS="undef" SIGNAME="blk_rom_weight_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_rom_weight" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rom_en_rw" SIGIS="undef" SIGNAME="ConV1_0_rom_en_rw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="rom_en_rw_ConV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="rom_addr_row" RIGHT="0" SIGIS="undef" SIGNAME="ConV1_0_rom_addr_row">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="rom_addr_row_ConV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="rom_data_row" RIGHT="0" SIGIS="undef" SIGNAME="blk_rom_other_weight_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_rom_other_weight" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rom_en_row" SIGIS="undef" SIGNAME="ConV1_0_rom_en_row">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="rom_en_row_ConV"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/FC_0" HWVERSION="1.0" INSTANCE="FC_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="FC" VLNV="xilinx.com:module_ref:FC:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="input_size1" VALUE="&quot;000011001000000&quot;"/>
        <PARAMETER NAME="out_size1" VALUE="&quot;1100&quot;"/>
        <PARAMETER NAME="weight_base1" VALUE="&quot;000101001101000&quot;"/>
        <PARAMETER NAME="other_weight_base1" VALUE="&quot;01101100&quot;"/>
        <PARAMETER NAME="input_size2" VALUE="&quot;000000000001100&quot;"/>
        <PARAMETER NAME="out_size2" VALUE="&quot;1000&quot;"/>
        <PARAMETER NAME="weight_base2" VALUE="&quot;101010101101000&quot;"/>
        <PARAMETER NAME="other_weight_base2" VALUE="&quot;10010000&quot;"/>
        <PARAMETER NAME="input_size3" VALUE="&quot;000000000001000&quot;"/>
        <PARAMETER NAME="out_size3" VALUE="&quot;0010&quot;"/>
        <PARAMETER NAME="weight_base3" VALUE="&quot;101010111001000&quot;"/>
        <PARAMETER NAME="other_weight_base3" VALUE="&quot;10101000&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="NN_bd_FC_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_sys_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_FC" SIGIS="undef" SIGNAME="MP2_0_end_MP2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MP2_0" PORT="end_MP2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_FC" SIGIS="undef" SIGNAME="FC_0_end_FC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="end_ConV1"/>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="end_FC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ram_addr_w" RIGHT="0" SIGIS="undef" SIGNAME="FC_0_ram_addr_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_addr_w_FC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ram_data_w" RIGHT="0" SIGIS="undef" SIGNAME="FC_0_ram_data_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_data_w_FC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ram_en" SIGIS="undef" SIGNAME="FC_0_ram_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_en_w_FC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ram_wea" SIGIS="undef" SIGNAME="FC_0_ram_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_wea_FC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="rom_addr_row" RIGHT="0" SIGIS="undef" SIGNAME="FC_0_rom_addr_row">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="rom_addr_row_FC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="rom_data_row" RIGHT="0" SIGIS="undef" SIGNAME="blk_rom_other_weight_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_rom_other_weight" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rom_en_row" SIGIS="undef" SIGNAME="FC_0_rom_en_row">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="rom_en_row_FC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="rom_addr_rw" RIGHT="0" SIGIS="undef" SIGNAME="FC_0_rom_addr_rw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="rom_addr_rw_FC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rom_data_rw" RIGHT="0" SIGIS="undef" SIGNAME="blk_rom_weight_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_rom_weight" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rom_en_rw" SIGIS="undef" SIGNAME="FC_0_rom_en_rw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="rom_en_rw_FC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ram_addr_r" RIGHT="0" SIGIS="undef" SIGNAME="FC_0_ram_addr_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_addr_ri_FC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ram_data_r" RIGHT="0" SIGIS="undef" SIGNAME="blk_ram_temp_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_ram_temp" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ram_en_r" SIGIS="undef" SIGNAME="FC_0_ram_en_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_en_ri_FC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="NN_out_male" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="NN_out_female" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MP1_0" HWVERSION="1.0" INSTANCE="MP1_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MP1" VLNV="xilinx.com:module_ref:MP1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="layer" VALUE="&quot;010&quot;"/>
        <PARAMETER NAME="ifmap_h" VALUE="&quot;110000&quot;"/>
        <PARAMETER NAME="ifmap_w" VALUE="&quot;110000&quot;"/>
        <PARAMETER NAME="ifmap_c" VALUE="&quot;001000&quot;"/>
        <PARAMETER NAME="init" VALUE="&quot;0101&quot;"/>
        <PARAMETER NAME="read_data1" VALUE="&quot;0000&quot;"/>
        <PARAMETER NAME="read_data2" VALUE="&quot;0001&quot;"/>
        <PARAMETER NAME="read_data3" VALUE="&quot;0111&quot;"/>
        <PARAMETER NAME="read_data4" VALUE="&quot;1111&quot;"/>
        <PARAMETER NAME="read_get" VALUE="&quot;0010&quot;"/>
        <PARAMETER NAME="maxpooling" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="finish" VALUE="&quot;0100&quot;"/>
        <PARAMETER NAME="test" VALUE="&quot;0110&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="NN_bd_MP1_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_sys_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_MP1" SIGIS="undef" SIGNAME="ConV1_0_end_ConV1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConV1_0" PORT="end_ConV1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_MP1" SIGIS="undef" SIGNAME="MP1_0_end_MP1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConV1_0" PORT="start_ConV2"/>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="end_MP1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ram_addr_w" RIGHT="0" SIGIS="undef" SIGNAME="MP1_0_ram_addr_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_addr_w_MP1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ram_data_w" RIGHT="0" SIGIS="undef" SIGNAME="MP1_0_ram_data_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_data_w_MP1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ram_en" SIGIS="undef" SIGNAME="MP1_0_ram_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_en_MP1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ram_wea" SIGIS="undef" SIGNAME="MP1_0_ram_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_wea_MP1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ram_addr_r" RIGHT="0" SIGIS="undef" SIGNAME="MP1_0_ram_addr_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_addr_r_MP1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ram_data_r" RIGHT="0" SIGIS="undef" SIGNAME="blk_ram_temp_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_ram_temp" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ram_en_r" SIGIS="undef" SIGNAME="MP1_0_ram_en_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_en_r_MP1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MP2_0" HWVERSION="1.0" INSTANCE="MP2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MP2" VLNV="xilinx.com:module_ref:MP2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ifmap_h" VALUE="&quot;010100&quot;"/>
        <PARAMETER NAME="ifmap_w" VALUE="&quot;010100&quot;"/>
        <PARAMETER NAME="ifmap_c" VALUE="&quot;010000&quot;"/>
        <PARAMETER NAME="h3" VALUE="&quot;001010&quot;"/>
        <PARAMETER NAME="w3" VALUE="&quot;001010&quot;"/>
        <PARAMETER NAME="c3" VALUE="&quot;010000&quot;"/>
        <PARAMETER NAME="init" VALUE="&quot;0101&quot;"/>
        <PARAMETER NAME="read_data1" VALUE="&quot;0000&quot;"/>
        <PARAMETER NAME="read_data2" VALUE="&quot;0001&quot;"/>
        <PARAMETER NAME="read_data3" VALUE="&quot;0111&quot;"/>
        <PARAMETER NAME="read_data4" VALUE="&quot;1111&quot;"/>
        <PARAMETER NAME="read_get" VALUE="&quot;0010&quot;"/>
        <PARAMETER NAME="flattern" VALUE="&quot;1001&quot;"/>
        <PARAMETER NAME="maxpooling" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="finish" VALUE="&quot;0100&quot;"/>
        <PARAMETER NAME="test" VALUE="&quot;0110&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="NN_bd_MP2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_sys_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_MP2" SIGIS="undef" SIGNAME="ConV1_0_end_ConV3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConV1_0" PORT="end_ConV3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="end_MP2" SIGIS="undef" SIGNAME="MP2_0_end_MP2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="end_MP2"/>
            <CONNECTION INSTANCE="FC_0" PORT="start_FC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ram_addr_w" RIGHT="0" SIGIS="undef" SIGNAME="MP2_0_ram_addr_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_addr_w_MP2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ram_data_w" RIGHT="0" SIGIS="undef" SIGNAME="MP2_0_ram_data_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_data_w_MP2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ram_en" SIGIS="undef" SIGNAME="MP2_0_ram_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_en_MP2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ram_wea" SIGIS="undef" SIGNAME="MP2_0_ram_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_wea_MP2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ram_addr_r" RIGHT="0" SIGIS="undef" SIGNAME="MP2_0_ram_addr_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_addr_r_MP2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ram_data_r" RIGHT="0" SIGIS="undef" SIGNAME="blk_ram_temp_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_ram_temp" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ram_en_r" SIGIS="undef" SIGNAME="MP2_0_ram_en_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_en_r_MP2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MUX_mem_out_0" HWVERSION="1.0" INSTANCE="MUX_mem_out_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MUX_mem_out" VLNV="xilinx.com:module_ref:MUX_mem_out:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="idle" VALUE="&quot;0000&quot;"/>
        <PARAMETER NAME="ConV1" VALUE="&quot;0001&quot;"/>
        <PARAMETER NAME="MP1" VALUE="&quot;0010&quot;"/>
        <PARAMETER NAME="ConV2_ConV3" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="MP2" VALUE="&quot;0101&quot;"/>
        <PARAMETER NAME="FC" VALUE="&quot;0111&quot;"/>
        <PARAMETER NAME="tb" VALUE="&quot;1111&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="NN_bd_MUX_mem_out_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_sys_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ram_addr_rtb" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ram_addr_rtb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ram_addr_rtb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ram_en_rtb" SIGIS="undef" SIGNAME="External_Ports_ram_en_rtb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ram_en_rtb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ram_addr_w_ConV" RIGHT="0" SIGIS="undef" SIGNAME="ConV1_0_ram_addr_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConV1_0" PORT="ram_addr_w"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ram_data_w_ConV" RIGHT="0" SIGIS="undef" SIGNAME="ConV1_0_ram_data_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConV1_0" PORT="ram_data_w"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ram_en_w_ConV" SIGIS="undef" SIGNAME="ConV1_0_ram_en_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConV1_0" PORT="ram_en_w"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ram_wea_ConV" SIGIS="undef" SIGNAME="ConV1_0_ram_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConV1_0" PORT="ram_wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ram_addr_ri_ConV" RIGHT="0" SIGIS="undef" SIGNAME="ConV1_0_ram_addr_ri">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConV1_0" PORT="ram_addr_ri"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ram_en_ri_ConV" SIGIS="undef" SIGNAME="ConV1_0_ram_en_ri">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConV1_0" PORT="ram_en_ri"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="rom_addr_rw_ConV" RIGHT="0" SIGIS="undef" SIGNAME="ConV1_0_rom_addr_rw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConV1_0" PORT="rom_addr_rw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rom_en_rw_ConV" SIGIS="undef" SIGNAME="ConV1_0_rom_en_rw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConV1_0" PORT="rom_en_rw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="rom_addr_row_ConV" RIGHT="0" SIGIS="undef" SIGNAME="ConV1_0_rom_addr_row">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConV1_0" PORT="rom_addr_row"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rom_en_row_ConV" SIGIS="undef" SIGNAME="ConV1_0_rom_en_row">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConV1_0" PORT="rom_en_row"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_ConV1" SIGIS="undef" SIGNAME="External_Ports_start_ConV1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="start_ConV1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="end_ConV1" SIGIS="undef" SIGNAME="ConV1_0_end_ConV1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConV1_0" PORT="end_ConV1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="end_ConV3" SIGIS="undef" SIGNAME="ConV1_0_end_ConV3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConV1_0" PORT="end_ConV3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="rom_addr_ri_ConV" RIGHT="0" SIGIS="undef" SIGNAME="ConV1_0_rom_addr_ri">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConV1_0" PORT="rom_addr_ri"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rom_en_ri_ConV" SIGIS="undef" SIGNAME="ConV1_0_rom_en_ri">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConV1_0" PORT="rom_en_ri"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ram_addr_w_MP1" RIGHT="0" SIGIS="undef" SIGNAME="MP1_0_ram_addr_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MP1_0" PORT="ram_addr_w"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ram_data_w_MP1" RIGHT="0" SIGIS="undef" SIGNAME="MP1_0_ram_data_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MP1_0" PORT="ram_data_w"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ram_en_MP1" SIGIS="undef" SIGNAME="MP1_0_ram_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MP1_0" PORT="ram_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ram_wea_MP1" SIGIS="undef" SIGNAME="MP1_0_ram_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MP1_0" PORT="ram_wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ram_addr_r_MP1" RIGHT="0" SIGIS="undef" SIGNAME="MP1_0_ram_addr_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MP1_0" PORT="ram_addr_r"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ram_en_r_MP1" SIGIS="undef" SIGNAME="MP1_0_ram_en_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MP1_0" PORT="ram_en_r"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="end_MP1" SIGIS="undef" SIGNAME="MP1_0_end_MP1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MP1_0" PORT="end_MP1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ram_addr_w_MP2" RIGHT="0" SIGIS="undef" SIGNAME="MP2_0_ram_addr_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MP2_0" PORT="ram_addr_w"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ram_data_w_MP2" RIGHT="0" SIGIS="undef" SIGNAME="MP2_0_ram_data_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MP2_0" PORT="ram_data_w"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ram_en_MP2" SIGIS="undef" SIGNAME="MP2_0_ram_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MP2_0" PORT="ram_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ram_wea_MP2" SIGIS="undef" SIGNAME="MP2_0_ram_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MP2_0" PORT="ram_wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ram_addr_r_MP2" RIGHT="0" SIGIS="undef" SIGNAME="MP2_0_ram_addr_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MP2_0" PORT="ram_addr_r"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ram_en_r_MP2" SIGIS="undef" SIGNAME="MP2_0_ram_en_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MP2_0" PORT="ram_en_r"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="end_MP2" SIGIS="undef" SIGNAME="MP2_0_end_MP2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MP2_0" PORT="end_MP2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="end_FC" SIGIS="undef" SIGNAME="FC_0_end_FC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FC_0" PORT="end_FC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ram_addr_w_FC" RIGHT="0" SIGIS="undef" SIGNAME="FC_0_ram_addr_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FC_0" PORT="ram_addr_w"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ram_data_w_FC" RIGHT="0" SIGIS="undef" SIGNAME="FC_0_ram_data_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FC_0" PORT="ram_data_w"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ram_en_w_FC" SIGIS="undef" SIGNAME="FC_0_ram_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FC_0" PORT="ram_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ram_wea_FC" SIGIS="undef" SIGNAME="FC_0_ram_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FC_0" PORT="ram_wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ram_addr_ri_FC" RIGHT="0" SIGIS="undef" SIGNAME="FC_0_ram_addr_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FC_0" PORT="ram_addr_r"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ram_en_ri_FC" SIGIS="undef" SIGNAME="FC_0_ram_en_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FC_0" PORT="ram_en_r"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="rom_addr_rw_FC" RIGHT="0" SIGIS="undef" SIGNAME="FC_0_rom_addr_rw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FC_0" PORT="rom_addr_rw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rom_en_rw_FC" SIGIS="undef" SIGNAME="FC_0_rom_en_rw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FC_0" PORT="rom_en_rw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="rom_addr_row_FC" RIGHT="0" SIGIS="undef" SIGNAME="FC_0_rom_addr_row">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FC_0" PORT="rom_addr_row"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rom_en_row_FC" SIGIS="undef" SIGNAME="FC_0_rom_en_row">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FC_0" PORT="rom_en_row"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ram_addr_w" RIGHT="0" SIGIS="undef" SIGNAME="MUX_mem_out_0_ram_addr_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_ram_temp" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ram_data_w" RIGHT="0" SIGIS="undef" SIGNAME="MUX_mem_out_0_ram_data_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_ram_temp" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ram_en_w" SIGIS="undef" SIGNAME="MUX_mem_out_0_ram_en_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_ram_temp" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ram_wea" SIGIS="undef" SIGNAME="MUX_mem_out_0_ram_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_ram_temp" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ram_addr_ri" RIGHT="0" SIGIS="undef" SIGNAME="MUX_mem_out_0_ram_addr_ri">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_ram_temp" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ram_en_ri" SIGIS="undef" SIGNAME="MUX_mem_out_0_ram_en_ri">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_ram_temp" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="rom_addr_ri" RIGHT="0" SIGIS="undef" SIGNAME="MUX_mem_out_0_rom_addr_ri">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_rom_inimg" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rom_en_ri" SIGIS="undef" SIGNAME="MUX_mem_out_0_rom_en_ri">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_rom_inimg" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="rom_addr_rw" RIGHT="0" SIGIS="undef" SIGNAME="MUX_mem_out_0_rom_addr_rw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_rom_weight" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rom_en_rw" SIGIS="undef" SIGNAME="MUX_mem_out_0_rom_en_rw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_rom_weight" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="rom_addr_row" RIGHT="0" SIGIS="undef" SIGNAME="MUX_mem_out_0_rom_addr_row">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_rom_other_weight" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rom_en_row" SIGIS="undef" SIGNAME="MUX_mem_out_0_rom_en_row">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_rom_other_weight" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/blk_ram_temp" HWVERSION="8.4" INSTANCE="blk_ram_temp" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="NO_CHANGE"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="9"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="9"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="65536"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="65536"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="9"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="9"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="65536"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="65536"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="16"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     4.589149 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="NN_bd_blk_mem_gen_0_1"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Simple_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="9"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="65536"/>
        <PARAMETER NAME="Read_Width_A" VALUE="9"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="NO_CHANGE"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="9"/>
        <PARAMETER NAME="Read_Width_B" VALUE="9"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="External_Ports_sys_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="MUX_mem_out_0_ram_en_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_en_w"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="MUX_mem_out_0_ram_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="MUX_mem_out_0_ram_addr_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_addr_w"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="MUX_mem_out_0_ram_data_w">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_data_w"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="External_Ports_sys_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="MUX_mem_out_0_ram_en_ri">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_en_ri"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="MUX_mem_out_0_ram_addr_ri">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="ram_addr_ri"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="blk_ram_temp_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ram_data_rtb"/>
            <CONNECTION INSTANCE="MP1_0" PORT="ram_data_r"/>
            <CONNECTION INSTANCE="ConV1_0" PORT="ram_data_ri"/>
            <CONNECTION INSTANCE="FC_0" PORT="ram_data_r"/>
            <CONNECTION INSTANCE="MP2_0" PORT="ram_data_r"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="enb"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/blk_rom_inimg" HWVERSION="8.4" INSTANCE="blk_rom_inimg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="NN_bd_blk_mem_gen_0_2.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="8"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="8"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="4096"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="4096"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="8"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="8"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="4096"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="4096"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     2.326399 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="NN_bd_blk_mem_gen_0_2"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_ROM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="8"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="4096"/>
        <PARAMETER NAME="Read_Width_A" VALUE="8"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="8"/>
        <PARAMETER NAME="Read_Width_B" VALUE="8"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../../../../CNN_information/coe file/input_coe/input_image.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="External_Ports_sys_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="MUX_mem_out_0_rom_en_ri">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="rom_en_ri"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="MUX_mem_out_0_rom_addr_ri">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="rom_addr_ri"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="blk_rom_inimg_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConV1_0" PORT="rom_data_ri"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/blk_rom_other_weight" HWVERSION="8.4" INSTANCE="blk_rom_other_weight" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="NN_bd_blk_mem_gen_2_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="512"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="512"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="512"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="512"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     3.375199 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="NN_bd_blk_mem_gen_2_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_ROM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="512"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../../../../CNN_information/coe file/M0_bias.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="External_Ports_sys_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="MUX_mem_out_0_rom_en_row">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="rom_en_row"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="MUX_mem_out_0_rom_addr_row">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="rom_addr_row"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="blk_rom_other_weight_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConV1_0" PORT="rom_data_row"/>
            <CONNECTION INSTANCE="FC_0" PORT="rom_data_row"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/blk_rom_weight" HWVERSION="8.4" INSTANCE="blk_rom_weight" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="NN_bd_blk_mem_gen_1_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="8"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="8"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="32768"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="32768"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="15"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="8"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="8"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="32768"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="32768"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="15"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="8"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     2.326399 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="NN_bd_blk_mem_gen_1_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_ROM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="8"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="32768"/>
        <PARAMETER NAME="Read_Width_A" VALUE="8"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="8"/>
        <PARAMETER NAME="Read_Width_B" VALUE="8"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../../../../CNN_information/coe file/weight.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="External_Ports_sys_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="MUX_mem_out_0_rom_en_rw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="rom_en_rw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="MUX_mem_out_0_rom_addr_rw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_mem_out_0" PORT="rom_addr_rw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="blk_rom_weight_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ConV1_0" PORT="rom_data_rw"/>
            <CONNECTION INSTANCE="FC_0" PORT="rom_data_rw"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
