/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_decode_ip_shim_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/17/12 3:01p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Jan 17 13:26:48 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b2/bchp_decode_ip_shim_0.h $
 * 
 * Hydra_Software_Devel/1   1/17/12 3:01p vanessah
 * SW7425-2202: add B2 headers
 *
 ***************************************************************************/

#ifndef BCHP_DECODE_IP_SHIM_0_H__
#define BCHP_DECODE_IP_SHIM_0_H__

/***************************************************************************
 *DECODE_IP_SHIM_0 - AVD Shim Registers 0
 ***************************************************************************/
#define BCHP_DECODE_IP_SHIM_0_STC0_REG           0x00a60000 /* Serial Time Stamp PTS register */
#define BCHP_DECODE_IP_SHIM_0_STC1_REG           0x00a60004 /* Serial Time Stamp PTS register */
#define BCHP_DECODE_IP_SHIM_0_ENDIAN_REG         0x00a60008 /* Stream Endian Control Register */
#define BCHP_DECODE_IP_SHIM_0_BVN_INT_REG        0x00a6000c /* BVN Interrupt Register */
#define BCHP_DECODE_IP_SHIM_0_CPU_ID             0x00a60010 /* CPU ID Regsiter */
#define BCHP_DECODE_IP_SHIM_0_REG_AVD_CLK_GATE   0x00a60014 /* Clock Gate Register */
#define BCHP_DECODE_IP_SHIM_0_PFRI_REG           0x00a60018 /* PFRI Register */
#define BCHP_DECODE_IP_SHIM_0_SCB_REG            0x00a6001c /* SCB Register */
#define BCHP_DECODE_IP_SHIM_0_SW_RESET_REG       0x00a60020 /* SW RESET Register */
#define BCHP_DECODE_IP_SHIM_0_INT_PAGE_REG       0x00a60028 /* Interrupt Page Register */
#define BCHP_DECODE_IP_SHIM_0_DEBUG_REG          0x00a60030 /* DEBUG_REG */
#define BCHP_DECODE_IP_SHIM_0_SVC_BLD_STORE_MODE_REG 0x00a60034 /* BLD_STORE_MODE_REG */
#define BCHP_DECODE_IP_SHIM_0_STC2_REG           0x00a60050 /* Serial Time Stamp PTS register */
#define BCHP_DECODE_IP_SHIM_0_STC3_REG           0x00a60054 /* Serial Time Stamp PTS register */
#define BCHP_DECODE_IP_SHIM_0_STC4_REG           0x00a60058 /* Serial Time Stamp PTS register */
#define BCHP_DECODE_IP_SHIM_0_STC5_REG           0x00a6005c /* Serial Time Stamp PTS register */
#define BCHP_DECODE_IP_SHIM_0_STC6_REG           0x00a60060 /* Serial Time Stamp PTS register */
#define BCHP_DECODE_IP_SHIM_0_STC7_REG           0x00a60064 /* Serial Time Stamp PTS register */
#define BCHP_DECODE_IP_SHIM_0_SCB2_REG           0x00a60068 /* SCB2 Register */
#define BCHP_DECODE_IP_SHIM_0_HST_SCRATCH_RAM_ADDR_REG 0x00a60070 /* Scratch RAM Address */
#define BCHP_DECODE_IP_SHIM_0_ARC_SCRATCH_RAM_ADDR_REG 0x00a60074 /* Scratch RAM Address */
#define BCHP_DECODE_IP_SHIM_0_HST_SCRATCH_RAM_DATA_REG 0x00a60078 /* Scratch RAM Data */
#define BCHP_DECODE_IP_SHIM_0_ARC_SCRATCH_RAM_DATA_REG 0x00a6007c /* Scratch RAM Data */
#define BCHP_DECODE_IP_SHIM_0_SOFTSHUTDOWN_CTRL_REG 0x00a60080 /* SOFTSHUTDOWN_CTRL_REG */
#define BCHP_DECODE_IP_SHIM_0_OTP_CTL_REG        0x00a60084 /* OTP Control Bits */

#endif /* #ifndef BCHP_DECODE_IP_SHIM_0_H__ */

/* End of File */
