
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ss_125C_4v50 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004242    0.207390    0.068255    4.068255 ^ ena (in)
                                                         ena (net)
                      0.207390    0.000000    4.068255 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018778    0.594675    0.598465    4.666719 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.594675    0.000418    4.667138 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034589    0.570364    0.461581    5.128718 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.570364    0.000389    5.129107 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004085    0.738989    0.524480    5.653587 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.738989    0.000080    5.653667 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.653667   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026914    0.246289    0.109951   20.109951 ^ clk (in)
                                                         clk (net)
                      0.246290    0.000000   20.109951 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050025    0.204752    0.454110   20.564062 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204753    0.000970   20.565031 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033481    0.179744    0.425587   20.990618 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.179745    0.000357   20.990974 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.890974   clock uncertainty
                                  0.000000   20.890974   clock reconvergence pessimism
                                 -0.695532   20.195442   library setup time
                                             20.195442   data required time
---------------------------------------------------------------------------------------------
                                             20.195442   data required time
                                             -5.653667   data arrival time
---------------------------------------------------------------------------------------------
                                             14.541775   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004242    0.207390    0.068255    4.068255 ^ ena (in)
                                                         ena (net)
                      0.207390    0.000000    4.068255 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018778    0.594675    0.598465    4.666719 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.594675    0.000418    4.667138 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034589    0.570364    0.461581    5.128718 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.570364    0.000403    5.129121 v _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003539    0.701778    0.501017    5.630138 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.701778    0.000035    5.630172 ^ _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.630172   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026914    0.246289    0.109951   20.109951 ^ clk (in)
                                                         clk (net)
                      0.246290    0.000000   20.109951 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050025    0.204752    0.454110   20.564062 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204753    0.000970   20.565031 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033481    0.179744    0.425587   20.990618 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.179745    0.000353   20.990971 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.890972   clock uncertainty
                                  0.000000   20.890972   clock reconvergence pessimism
                                 -0.690350   20.200621   library setup time
                                             20.200621   data required time
---------------------------------------------------------------------------------------------
                                             20.200621   data required time
                                             -5.630172   data arrival time
---------------------------------------------------------------------------------------------
                                             14.570448   slack (MET)


Startpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026914    0.246289    0.109951    0.109951 ^ clk (in)
                                                         clk (net)
                      0.246290    0.000000    0.109951 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050025    0.204752    0.454110    0.564061 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204753    0.000970    0.565031 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033481    0.179744    0.425586    0.990617 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.179745    0.000553    0.991170 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.028437    0.909766    2.083999    3.075170 ^ _217_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.909766    0.000480    3.075649 ^ _159_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.015028    0.604262    1.005294    4.080943 ^ _159_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _078_ (net)
                      0.604262    0.000158    4.081101 ^ _162_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.020840    0.683248    0.834864    4.915965 ^ _162_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _080_ (net)
                      0.683248    0.000513    4.916478 ^ _164_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005764    0.437304    0.343141    5.259619 v _164_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _081_ (net)
                      0.437304    0.000115    5.259734 v _165_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003777    0.456752    0.371478    5.631213 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.456752    0.000038    5.631250 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.631250   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026914    0.246289    0.109951   20.109951 ^ clk (in)
                                                         clk (net)
                      0.246290    0.000000   20.109951 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050025    0.204752    0.454110   20.564062 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204753    0.000970   20.565031 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033481    0.179744    0.425587   20.990618 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.179745    0.000563   20.991180 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.891180   clock uncertainty
                                  0.000000   20.891180   clock reconvergence pessimism
                                 -0.649271   20.241911   library setup time
                                             20.241911   data required time
---------------------------------------------------------------------------------------------
                                             20.241911   data required time
                                             -5.631250   data arrival time
---------------------------------------------------------------------------------------------
                                             14.610660   slack (MET)


Startpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026914    0.246289    0.109951    0.109951 ^ clk (in)
                                                         clk (net)
                      0.246290    0.000000    0.109951 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050025    0.204752    0.454110    0.564061 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204753    0.000970    0.565031 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033481    0.179744    0.425586    0.990617 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.179745    0.000553    0.991170 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.028437    0.909766    2.083999    3.075170 ^ _217_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.909766    0.000480    3.075649 ^ _159_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.015028    0.604262    1.005294    4.080943 ^ _159_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _078_ (net)
                      0.604262    0.000158    4.081101 ^ _162_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.020840    0.683248    0.834864    4.915965 ^ _162_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _080_ (net)
                      0.683248    0.000516    4.916480 ^ _166_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007548    0.476919    0.285259    5.201739 v _166_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _082_ (net)
                      0.476919    0.000164    5.201903 v _167_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003323    0.435878    0.363984    5.565887 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.435878    0.000032    5.565918 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.565918   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026914    0.246289    0.109951   20.109951 ^ clk (in)
                                                         clk (net)
                      0.246290    0.000000   20.109951 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050025    0.204752    0.454110   20.564062 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204753    0.000970   20.565031 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033481    0.179744    0.425587   20.990618 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.179745    0.000576   20.991194 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.891193   clock uncertainty
                                  0.000000   20.891193   clock reconvergence pessimism
                                 -0.644961   20.246233   library setup time
                                             20.246233   data required time
---------------------------------------------------------------------------------------------
                                             20.246233   data required time
                                             -5.565918   data arrival time
---------------------------------------------------------------------------------------------
                                             14.680315   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004242    0.207390    0.068255    4.068255 ^ ena (in)
                                                         ena (net)
                      0.207390    0.000000    4.068255 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018778    0.594675    0.598465    4.666719 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.594675    0.000418    4.667138 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034589    0.570364    0.461581    5.128718 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.570365    0.000623    5.129341 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004405    0.485640    0.419287    5.548628 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.485640    0.000049    5.548677 ^ _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.548677   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026914    0.246289    0.109951   20.109951 ^ clk (in)
                                                         clk (net)
                      0.246290    0.000000   20.109951 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050025    0.204752    0.454110   20.564062 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204753    0.000970   20.565031 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033481    0.179744    0.425587   20.990618 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.179745    0.000552   20.991171 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.891171   clock uncertainty
                                  0.000000   20.891171   clock reconvergence pessimism
                                 -0.655237   20.235935   library setup time
                                             20.235935   data required time
---------------------------------------------------------------------------------------------
                                             20.235935   data required time
                                             -5.548677   data arrival time
---------------------------------------------------------------------------------------------
                                             14.687256   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004242    0.207390    0.068255    4.068255 ^ ena (in)
                                                         ena (net)
                      0.207390    0.000000    4.068255 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018778    0.594675    0.598465    4.666719 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.594675    0.000418    4.667138 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034589    0.570364    0.461581    5.128718 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.570364    0.000565    5.129283 v _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003704    0.457925    0.392313    5.521596 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.457925    0.000068    5.521664 ^ _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.521664   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026914    0.246289    0.109951   20.109951 ^ clk (in)
                                                         clk (net)
                      0.246290    0.000000   20.109951 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050025    0.204752    0.454110   20.564062 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204753    0.000970   20.565031 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033481    0.179744    0.425587   20.990618 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.179745    0.000510   20.991127 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.891129   clock uncertainty
                                  0.000000   20.891129   clock reconvergence pessimism
                                 -0.649513   20.241613   library setup time
                                             20.241613   data required time
---------------------------------------------------------------------------------------------
                                             20.241613   data required time
                                             -5.521664   data arrival time
---------------------------------------------------------------------------------------------
                                             14.719950   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004242    0.207390    0.068255    4.068255 ^ ena (in)
                                                         ena (net)
                      0.207390    0.000000    4.068255 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018778    0.594675    0.598465    4.666719 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.594675    0.000343    4.667062 ^ _202_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004365    0.435871    0.331716    4.998779 v _202_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _103_ (net)
                      0.435871    0.000042    4.998821 v _203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003517    0.578574    0.490489    5.489310 ^ _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.578574    0.000064    5.489375 ^ _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.489375   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026914    0.246289    0.109951   20.109951 ^ clk (in)
                                                         clk (net)
                      0.246290    0.000000   20.109951 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050025    0.204752    0.454110   20.564062 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204753    0.000945   20.565006 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031685    0.177026    0.423457   20.988462 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177026    0.000389   20.988852 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888853   clock uncertainty
                                  0.000000   20.888853   clock reconvergence pessimism
                                 -0.673886   20.214966   library setup time
                                             20.214966   data required time
---------------------------------------------------------------------------------------------
                                             20.214966   data required time
                                             -5.489375   data arrival time
---------------------------------------------------------------------------------------------
                                             14.725592   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004225    0.206931    0.067996    4.067996 ^ rst_n (in)
                                                         rst_n (net)
                      0.206931    0.000000    4.067996 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044999    0.680728    0.737644    4.805640 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.680740    0.001574    4.807214 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085549    0.654116    0.851479    5.658693 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.654116    0.000641    5.659334 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.076042    0.596514    0.820116    6.479450 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.596516    0.001566    6.481016 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.481016   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026914    0.246289    0.109951   20.109951 ^ clk (in)
                                                         clk (net)
                      0.246290    0.000000   20.109951 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050025    0.204752    0.454110   20.564062 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204753    0.000945   20.565006 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031685    0.177026    0.423457   20.988462 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177026    0.000188   20.988651 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888651   clock uncertainty
                                  0.000000   20.888651   clock reconvergence pessimism
                                  0.405475   21.294127   library recovery time
                                             21.294127   data required time
---------------------------------------------------------------------------------------------
                                             21.294127   data required time
                                             -6.481016   data arrival time
---------------------------------------------------------------------------------------------
                                             14.813110   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004225    0.206931    0.067996    4.067996 ^ rst_n (in)
                                                         rst_n (net)
                      0.206931    0.000000    4.067996 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044999    0.680728    0.737644    4.805640 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.680740    0.001574    4.807214 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085549    0.654116    0.851479    5.658693 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.654116    0.000641    5.659334 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.076042    0.596514    0.820116    6.479450 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.596516    0.001542    6.480992 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.480992   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026914    0.246289    0.109951   20.109951 ^ clk (in)
                                                         clk (net)
                      0.246290    0.000000   20.109951 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050025    0.204752    0.454110   20.564062 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204753    0.000945   20.565006 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031685    0.177026    0.423457   20.988462 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177026    0.000398   20.988861 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888861   clock uncertainty
                                  0.000000   20.888861   clock reconvergence pessimism
                                  0.405475   21.294336   library recovery time
                                             21.294336   data required time
---------------------------------------------------------------------------------------------
                                             21.294336   data required time
                                             -6.480992   data arrival time
---------------------------------------------------------------------------------------------
                                             14.813344   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004225    0.206931    0.067996    4.067996 ^ rst_n (in)
                                                         rst_n (net)
                      0.206931    0.000000    4.067996 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044999    0.680728    0.737644    4.805640 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.680740    0.001574    4.807214 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085549    0.654116    0.851479    5.658693 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.654116    0.000641    5.659334 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.076042    0.596514    0.820116    6.479450 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.596515    0.001360    6.480810 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.480810   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026914    0.246289    0.109951   20.109951 ^ clk (in)
                                                         clk (net)
                      0.246290    0.000000   20.109951 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050025    0.204752    0.454110   20.564062 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204753    0.000970   20.565031 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033481    0.179744    0.425587   20.990618 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.179745    0.000353   20.990971 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.890972   clock uncertainty
                                  0.000000   20.890972   clock reconvergence pessimism
                                  0.405961   21.296932   library recovery time
                                             21.296932   data required time
---------------------------------------------------------------------------------------------
                                             21.296932   data required time
                                             -6.480810   data arrival time
---------------------------------------------------------------------------------------------
                                             14.816123   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004225    0.206931    0.067996    4.067996 ^ rst_n (in)
                                                         rst_n (net)
                      0.206931    0.000000    4.067996 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044999    0.680728    0.737644    4.805640 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.680740    0.001574    4.807214 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085549    0.654116    0.851479    5.658693 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.654116    0.000641    5.659334 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.076042    0.596514    0.820116    6.479450 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.596515    0.001356    6.480806 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.480806   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026914    0.246289    0.109951   20.109951 ^ clk (in)
                                                         clk (net)
                      0.246290    0.000000   20.109951 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050025    0.204752    0.454110   20.564062 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204753    0.000970   20.565031 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033481    0.179744    0.425587   20.990618 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.179745    0.000357   20.990974 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.890974   clock uncertainty
                                  0.000000   20.890974   clock reconvergence pessimism
                                  0.405961   21.296936   library recovery time
                                             21.296936   data required time
---------------------------------------------------------------------------------------------
                                             21.296936   data required time
                                             -6.480806   data arrival time
---------------------------------------------------------------------------------------------
                                             14.816131   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004225    0.206931    0.067996    4.067996 ^ rst_n (in)
                                                         rst_n (net)
                      0.206931    0.000000    4.067996 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044999    0.680728    0.737644    4.805640 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.680740    0.001574    4.807214 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085549    0.654116    0.851479    5.658693 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.654138    0.004162    5.662855 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.662855   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026914    0.246289    0.109951   20.109951 ^ clk (in)
                                                         clk (net)
                      0.246290    0.000000   20.109951 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050025    0.204752    0.454110   20.564062 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204753    0.000945   20.565006 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031685    0.177026    0.423457   20.988462 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177027    0.000574   20.989037 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889036   clock uncertainty
                                  0.000000   20.889036   clock reconvergence pessimism
                                  0.399393   21.288429   library recovery time
                                             21.288429   data required time
---------------------------------------------------------------------------------------------
                                             21.288429   data required time
                                             -5.662855   data arrival time
---------------------------------------------------------------------------------------------
                                             15.625574   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004225    0.206931    0.067996    4.067996 ^ rst_n (in)
                                                         rst_n (net)
                      0.206931    0.000000    4.067996 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044999    0.680728    0.737644    4.805640 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.680740    0.001574    4.807214 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085549    0.654116    0.851479    5.658693 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.654137    0.004119    5.662812 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.662812   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026914    0.246289    0.109951   20.109951 ^ clk (in)
                                                         clk (net)
                      0.246290    0.000000   20.109951 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050025    0.204752    0.454110   20.564062 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204753    0.000945   20.565006 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031685    0.177026    0.423457   20.988462 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177027    0.000716   20.989180 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889179   clock uncertainty
                                  0.000000   20.889179   clock reconvergence pessimism
                                  0.399393   21.288572   library recovery time
                                             21.288572   data required time
---------------------------------------------------------------------------------------------
                                             21.288572   data required time
                                             -5.662812   data arrival time
---------------------------------------------------------------------------------------------
                                             15.625759   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004225    0.206931    0.067996    4.067996 ^ rst_n (in)
                                                         rst_n (net)
                      0.206931    0.000000    4.067996 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044999    0.680728    0.737644    4.805640 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.680740    0.001574    4.807214 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085549    0.654116    0.851479    5.658693 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.654135    0.004027    5.662719 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.662719   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026914    0.246289    0.109951   20.109951 ^ clk (in)
                                                         clk (net)
                      0.246290    0.000000   20.109951 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050025    0.204752    0.454110   20.564062 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204753    0.000945   20.565006 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031685    0.177026    0.423457   20.988462 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177027    0.000746   20.989210 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889210   clock uncertainty
                                  0.000000   20.889210   clock reconvergence pessimism
                                  0.399394   21.288603   library recovery time
                                             21.288603   data required time
---------------------------------------------------------------------------------------------
                                             21.288603   data required time
                                             -5.662719   data arrival time
---------------------------------------------------------------------------------------------
                                             15.625883   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004225    0.206931    0.067996    4.067996 ^ rst_n (in)
                                                         rst_n (net)
                      0.206931    0.000000    4.067996 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044999    0.680728    0.737644    4.805640 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.680740    0.001574    4.807214 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085549    0.654116    0.851479    5.658693 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.654134    0.003952    5.662644 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.662644   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026914    0.246289    0.109951   20.109951 ^ clk (in)
                                                         clk (net)
                      0.246290    0.000000   20.109951 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050025    0.204752    0.454110   20.564062 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204753    0.000945   20.565006 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031685    0.177026    0.423457   20.988462 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177027    0.000750   20.989212 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889214   clock uncertainty
                                  0.000000   20.889214   clock reconvergence pessimism
                                  0.399394   21.288607   library recovery time
                                             21.288607   data required time
---------------------------------------------------------------------------------------------
                                             21.288607   data required time
                                             -5.662644   data arrival time
---------------------------------------------------------------------------------------------
                                             15.625963   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004225    0.206931    0.067996    4.067996 ^ rst_n (in)
                                                         rst_n (net)
                      0.206931    0.000000    4.067996 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044999    0.680728    0.737644    4.805640 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.680740    0.001574    4.807214 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085549    0.654116    0.851479    5.658693 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.654133    0.003850    5.662543 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.662543   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026914    0.246289    0.109951   20.109951 ^ clk (in)
                                                         clk (net)
                      0.246290    0.000000   20.109951 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050025    0.204752    0.454110   20.564062 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204753    0.000970   20.565031 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033481    0.179744    0.425587   20.990618 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.179745    0.000576   20.991194 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.891193   clock uncertainty
                                  0.000000   20.891193   clock reconvergence pessimism
                                  0.399885   21.291079   library recovery time
                                             21.291079   data required time
---------------------------------------------------------------------------------------------
                                             21.291079   data required time
                                             -5.662543   data arrival time
---------------------------------------------------------------------------------------------
                                             15.628535   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004225    0.206931    0.067996    4.067996 ^ rst_n (in)
                                                         rst_n (net)
                      0.206931    0.000000    4.067996 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044999    0.680728    0.737644    4.805640 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.680740    0.001574    4.807214 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085549    0.654116    0.851479    5.658693 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.654126    0.003337    5.662030 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.662030   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026914    0.246289    0.109951   20.109951 ^ clk (in)
                                                         clk (net)
                      0.246290    0.000000   20.109951 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050025    0.204752    0.454110   20.564062 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204753    0.000970   20.565031 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033481    0.179744    0.425587   20.990618 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.179745    0.000563   20.991180 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.891180   clock uncertainty
                                  0.000000   20.891180   clock reconvergence pessimism
                                  0.399886   21.291067   library recovery time
                                             21.291067   data required time
---------------------------------------------------------------------------------------------
                                             21.291067   data required time
                                             -5.662030   data arrival time
---------------------------------------------------------------------------------------------
                                             15.629038   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004225    0.206931    0.067996    4.067996 ^ rst_n (in)
                                                         rst_n (net)
                      0.206931    0.000000    4.067996 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044999    0.680728    0.737644    4.805640 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.680740    0.001574    4.807214 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085549    0.654116    0.851479    5.658693 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.654125    0.003241    5.661934 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.661934   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026914    0.246289    0.109951   20.109951 ^ clk (in)
                                                         clk (net)
                      0.246290    0.000000   20.109951 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050025    0.204752    0.454110   20.564062 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204753    0.000970   20.565031 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033481    0.179744    0.425587   20.990618 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.179745    0.000552   20.991171 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.891171   clock uncertainty
                                  0.000000   20.891171   clock reconvergence pessimism
                                  0.399886   21.291056   library recovery time
                                             21.291056   data required time
---------------------------------------------------------------------------------------------
                                             21.291056   data required time
                                             -5.661934   data arrival time
---------------------------------------------------------------------------------------------
                                             15.629124   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004225    0.206931    0.067996    4.067996 ^ rst_n (in)
                                                         rst_n (net)
                      0.206931    0.000000    4.067996 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044999    0.680728    0.737644    4.805640 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.680740    0.001574    4.807214 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085549    0.654116    0.851479    5.658693 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.654120    0.002755    5.661448 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.661448   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026914    0.246289    0.109951   20.109951 ^ clk (in)
                                                         clk (net)
                      0.246290    0.000000   20.109951 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050025    0.204752    0.454110   20.564062 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204753    0.000970   20.565031 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033481    0.179744    0.425587   20.990618 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.179745    0.000510   20.991127 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.891129   clock uncertainty
                                  0.000000   20.891129   clock reconvergence pessimism
                                  0.399886   21.291014   library recovery time
                                             21.291014   data required time
---------------------------------------------------------------------------------------------
                                             21.291014   data required time
                                             -5.661448   data arrival time
---------------------------------------------------------------------------------------------
                                             15.629567   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004225    0.206931    0.067996    4.067996 ^ rst_n (in)
                                                         rst_n (net)
                      0.206931    0.000000    4.067996 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044999    0.680728    0.737644    4.805640 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.680743    0.001773    4.807412 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.807412   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026914    0.246289    0.109951   20.109951 ^ clk (in)
                                                         clk (net)
                      0.246290    0.000000   20.109951 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050025    0.204752    0.454110   20.564062 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204753    0.000945   20.565006 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031685    0.177026    0.423457   20.988462 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177026    0.000389   20.988852 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888853   clock uncertainty
                                  0.000000   20.888853   clock reconvergence pessimism
                                  0.396585   21.285439   library recovery time
                                             21.285439   data required time
---------------------------------------------------------------------------------------------
                                             21.285439   data required time
                                             -4.807412   data arrival time
---------------------------------------------------------------------------------------------
                                             16.478027   slack (MET)



