// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_bf16_to_f32 (
        ap_ready,
        b,
        ap_return
);


output   ap_ready;
input  [15:0] b;
output  [31:0] ap_return;

wire   [31:0] cvt_fu_14_p3;

assign ap_ready = 1'b1;

assign cvt_fu_14_p3 = {{b}, {16'd0}};

assign ap_return = cvt_fu_14_p3;

endmodule //activation_accelerator_bf16_to_f32
