Info: Generated by version: 23.2 build 94
Info: Starting: Create simulation model
Info: qsys-generate M:\slw\AGF027_Project_8_12_master1212\src\tsv\rom_65536x64_L1.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=M:\slw\AGF027_Project_8_12_master1212\src\tsv\rom_65536x64_L1 --family="Agilex 7" --part=AGFB027R25A2I2V
: rom_65536x64_L1.rom_1port_0: Targeting device family: Agilex 7.
: rom_65536x64_L1.rom_1port_0: In 'Mem Init' tab, the initial content of the memory must be specified for a ROM.
Info: Skipping generation of rom_65536x64_L1: files already generated.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=M:\slw\AGF027_Project_8_12_master1212\src\tsv\rom_65536x64_L1.ip --simulator=MODELSIM --output-directory=M:/slw/AGF027_Project_8_12_master1212/src/tsv/rom_65536x64_L1/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in M:/slw/AGF027_Project_8_12_master1212/src/tsv/rom_65536x64_L1/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under M:/slw/AGF027_Project_8_12_master1212/src/tsv/rom_65536x64_L1/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate M:\slw\AGF027_Project_8_12_master1212\src\tsv\rom_65536x64_L1.ip --block-symbol-file --output-directory=M:\slw\AGF027_Project_8_12_master1212\src\tsv\rom_65536x64_L1 --family="Agilex 7" --part=AGFB027R25A2I2V
: rom_65536x64_L1.rom_1port_0: Targeting device family: Agilex 7.
: rom_65536x64_L1.rom_1port_0: In 'Mem Init' tab, the initial content of the memory must be specified for a ROM.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate M:\slw\AGF027_Project_8_12_master1212\src\tsv\rom_65536x64_L1.ip --synthesis=VERILOG --output-directory=M:\slw\AGF027_Project_8_12_master1212\src\tsv\rom_65536x64_L1 --family="Agilex 7" --part=AGFB027R25A2I2V
: rom_65536x64_L1.rom_1port_0: Targeting device family: Agilex 7.
: rom_65536x64_L1.rom_1port_0: In 'Mem Init' tab, the initial content of the memory must be specified for a ROM.
Info: Skipping generation of rom_65536x64_L1: files already generated.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in rom_65536x64_L1. No files generated.
Info: Finished: Generate IP Core Documentation
