<stg><name>test</name>


<trans_list>

<trans id="380" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="2" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="35" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="50" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="51" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="55" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="57" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="60" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(half* %input_data), !map !48

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_last_V), !map !55

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(half* %output_data), !map !59

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_last_V), !map !65

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @test_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="64">
<![CDATA[
:5  %out = alloca [8192 x half], align 2

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="64">
<![CDATA[
:6  %out1 = alloca [8192 x half], align 2

]]></Node>
<StgValue><ssdm name="out1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
:7  %out2 = alloca [2048 x half], align 2

]]></Node>
<StgValue><ssdm name="out2"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="64">
<![CDATA[
:8  %out3 = alloca [3136 x half], align 2

]]></Node>
<StgValue><ssdm name="out3"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="64">
<![CDATA[
:9  %out4 = alloca [3136 x half], align 2

]]></Node>
<StgValue><ssdm name="out4"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
:10  %out5 = alloca [784 x half], align 2

]]></Node>
<StgValue><ssdm name="out5"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="64">
<![CDATA[
:11  %out18 = alloca [16 x half], align 16

]]></Node>
<StgValue><ssdm name="out18"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
:12  %out_assign = alloca [6 x half], align 2

]]></Node>
<StgValue><ssdm name="out_assign"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln205"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(half* %input_data, i1* %input_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln206"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(half* %output_data, i1* %output_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln207"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln208, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:1  %m_0 = phi i2 [ 0, %0 ], [ %select_ln215_1, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:2  %i_0 = phi i6 [ 0, %0 ], [ %i, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %icmp_ln208 = icmp eq i7 %indvar_flatten, -26

]]></Node>
<StgValue><ssdm name="icmp_ln208"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:4  %add_ln208 = add i7 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln208"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln208, label %1, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_0:0  %m_2 = add i2 %m_0, 1

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_0:2  %icmp_ln209 = icmp eq i6 %i_0, -30

]]></Node>
<StgValue><ssdm name="icmp_ln209"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_0:3  %select_ln215 = select i1 %icmp_ln209, i6 0, i6 %i_0

]]></Node>
<StgValue><ssdm name="select_ln215"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_0:4  %select_ln215_1 = select i1 %icmp_ln209, i2 %m_2, i2 %m_0

]]></Node>
<StgValue><ssdm name="select_ln215_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
hls_label_0:5  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %select_ln215_1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="7">
<![CDATA[
hls_label_0:6  %zext_ln215 = zext i7 %tmp_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
hls_label_0:7  %tmp_2 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln215_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="3">
<![CDATA[
hls_label_0:8  %zext_ln215_1 = zext i3 %tmp_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:9  %add_ln215 = add i8 %zext_ln215, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="6">
<![CDATA[
hls_label_0:12  %zext_ln215_2 = zext i6 %select_ln215 to i8

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:13  %add_ln215_1 = add i8 %zext_ln215_2, %add_ln215

]]></Node>
<StgValue><ssdm name="add_ln215_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
hls_label_0:14  %p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln215_1, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_0:15  %tmp_3 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln215_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="9">
<![CDATA[
hls_label_0:16  %zext_ln215_3 = zext i9 %tmp_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:17  %add_ln215_2 = add i13 %p_shl_cast, %zext_ln215_3

]]></Node>
<StgValue><ssdm name="add_ln215_2"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:18  %zext_ln215_4 = zext i13 %add_ln215_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:19  %input_num_addr = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_4

]]></Node>
<StgValue><ssdm name="input_num_addr"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
hls_label_0:119  %empty_3 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:120  %input_data_val = extractvalue { half, i1 } %empty_3, 0

]]></Node>
<StgValue><ssdm name="input_data_val"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:121  store half %input_data_val, half* %input_num_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:20  %or_ln215 = or i13 %add_ln215_2, 1

]]></Node>
<StgValue><ssdm name="or_ln215"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:21  %zext_ln215_5 = zext i13 %or_ln215 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:22  %input_num_addr_1 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_5

]]></Node>
<StgValue><ssdm name="input_num_addr_1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:122  %empty_4 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:123  %input_data_val7 = extractvalue { half, i1 } %empty_4, 0

]]></Node>
<StgValue><ssdm name="input_data_val7"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:124  store half %input_data_val7, half* %input_num_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="110" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:23  %add_ln215_3 = add i13 %add_ln215_2, 2

]]></Node>
<StgValue><ssdm name="add_ln215_3"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:24  %zext_ln215_6 = zext i13 %add_ln215_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:25  %input_num_addr_2 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_6

]]></Node>
<StgValue><ssdm name="input_num_addr_2"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:125  %empty_5 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:126  %input_data_val9 = extractvalue { half, i1 } %empty_5, 0

]]></Node>
<StgValue><ssdm name="input_data_val9"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:127  store half %input_data_val9, half* %input_num_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="116" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:26  %add_ln215_4 = add i13 %add_ln215_2, 3

]]></Node>
<StgValue><ssdm name="add_ln215_4"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:27  %zext_ln215_7 = zext i13 %add_ln215_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:28  %input_num_addr_3 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_7

]]></Node>
<StgValue><ssdm name="input_num_addr_3"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:128  %empty_6 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:129  %input_data_val1 = extractvalue { half, i1 } %empty_6, 0

]]></Node>
<StgValue><ssdm name="input_data_val1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:130  store half %input_data_val1, half* %input_num_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="122" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:29  %add_ln215_5 = add i13 %add_ln215_2, 4

]]></Node>
<StgValue><ssdm name="add_ln215_5"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:30  %zext_ln215_8 = zext i13 %add_ln215_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_8"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:31  %input_num_addr_4 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_8

]]></Node>
<StgValue><ssdm name="input_num_addr_4"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:131  %empty_7 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:132  %input_data_val2 = extractvalue { half, i1 } %empty_7, 0

]]></Node>
<StgValue><ssdm name="input_data_val2"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:133  store half %input_data_val2, half* %input_num_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="128" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:32  %add_ln215_6 = add i13 %add_ln215_2, 5

]]></Node>
<StgValue><ssdm name="add_ln215_6"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:33  %zext_ln215_9 = zext i13 %add_ln215_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_9"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:34  %input_num_addr_5 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_9

]]></Node>
<StgValue><ssdm name="input_num_addr_5"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:134  %empty_8 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:135  %input_data_val3 = extractvalue { half, i1 } %empty_8, 0

]]></Node>
<StgValue><ssdm name="input_data_val3"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:136  store half %input_data_val3, half* %input_num_addr_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="134" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:35  %add_ln215_7 = add i13 %add_ln215_2, 6

]]></Node>
<StgValue><ssdm name="add_ln215_7"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:36  %zext_ln215_10 = zext i13 %add_ln215_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_10"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:37  %input_num_addr_6 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_10

]]></Node>
<StgValue><ssdm name="input_num_addr_6"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:137  %empty_9 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:138  %input_data_val4 = extractvalue { half, i1 } %empty_9, 0

]]></Node>
<StgValue><ssdm name="input_data_val4"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:139  store half %input_data_val4, half* %input_num_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="140" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:38  %add_ln215_8 = add i13 %add_ln215_2, 7

]]></Node>
<StgValue><ssdm name="add_ln215_8"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:39  %zext_ln215_11 = zext i13 %add_ln215_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_11"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:40  %input_num_addr_7 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_11

]]></Node>
<StgValue><ssdm name="input_num_addr_7"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:140  %empty_10 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:141  %input_data_val5 = extractvalue { half, i1 } %empty_10, 0

]]></Node>
<StgValue><ssdm name="input_data_val5"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:142  store half %input_data_val5, half* %input_num_addr_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="146" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:41  %add_ln215_9 = add i13 %add_ln215_2, 8

]]></Node>
<StgValue><ssdm name="add_ln215_9"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:42  %zext_ln215_12 = zext i13 %add_ln215_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_12"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:43  %input_num_addr_8 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_12

]]></Node>
<StgValue><ssdm name="input_num_addr_8"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:143  %empty_11 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:144  %input_data_val6 = extractvalue { half, i1 } %empty_11, 0

]]></Node>
<StgValue><ssdm name="input_data_val6"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:145  store half %input_data_val6, half* %input_num_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="152" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:44  %add_ln215_10 = add i13 %add_ln215_2, 9

]]></Node>
<StgValue><ssdm name="add_ln215_10"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:45  %zext_ln215_13 = zext i13 %add_ln215_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_13"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:46  %input_num_addr_9 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_13

]]></Node>
<StgValue><ssdm name="input_num_addr_9"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:146  %empty_12 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:147  %input_data_val8 = extractvalue { half, i1 } %empty_12, 0

]]></Node>
<StgValue><ssdm name="input_data_val8"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:148  store half %input_data_val8, half* %input_num_addr_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="158" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:47  %add_ln215_11 = add i13 %add_ln215_2, 10

]]></Node>
<StgValue><ssdm name="add_ln215_11"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:48  %zext_ln215_14 = zext i13 %add_ln215_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_14"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:49  %input_num_addr_10 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_14

]]></Node>
<StgValue><ssdm name="input_num_addr_10"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:149  %empty_13 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:150  %input_data_val10 = extractvalue { half, i1 } %empty_13, 0

]]></Node>
<StgValue><ssdm name="input_data_val10"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:151  store half %input_data_val10, half* %input_num_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="164" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:50  %add_ln215_12 = add i13 %add_ln215_2, 11

]]></Node>
<StgValue><ssdm name="add_ln215_12"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:51  %zext_ln215_15 = zext i13 %add_ln215_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_15"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:52  %input_num_addr_11 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_15

]]></Node>
<StgValue><ssdm name="input_num_addr_11"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:152  %empty_14 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:153  %input_data_val11 = extractvalue { half, i1 } %empty_14, 0

]]></Node>
<StgValue><ssdm name="input_data_val11"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:154  store half %input_data_val11, half* %input_num_addr_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="170" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:53  %add_ln215_13 = add i13 %add_ln215_2, 12

]]></Node>
<StgValue><ssdm name="add_ln215_13"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:54  %zext_ln215_16 = zext i13 %add_ln215_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_16"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:55  %input_num_addr_12 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_16

]]></Node>
<StgValue><ssdm name="input_num_addr_12"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:155  %empty_15 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:156  %input_data_val12 = extractvalue { half, i1 } %empty_15, 0

]]></Node>
<StgValue><ssdm name="input_data_val12"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:157  store half %input_data_val12, half* %input_num_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="176" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:56  %add_ln215_14 = add i13 %add_ln215_2, 13

]]></Node>
<StgValue><ssdm name="add_ln215_14"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:57  %zext_ln215_17 = zext i13 %add_ln215_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_17"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:58  %input_num_addr_13 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_17

]]></Node>
<StgValue><ssdm name="input_num_addr_13"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:158  %empty_16 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:159  %input_data_val13 = extractvalue { half, i1 } %empty_16, 0

]]></Node>
<StgValue><ssdm name="input_data_val13"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:160  store half %input_data_val13, half* %input_num_addr_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="182" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:59  %add_ln215_15 = add i13 %add_ln215_2, 14

]]></Node>
<StgValue><ssdm name="add_ln215_15"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:60  %zext_ln215_18 = zext i13 %add_ln215_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_18"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:61  %input_num_addr_14 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_18

]]></Node>
<StgValue><ssdm name="input_num_addr_14"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:161  %empty_17 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:162  %input_data_val14 = extractvalue { half, i1 } %empty_17, 0

]]></Node>
<StgValue><ssdm name="input_data_val14"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:163  store half %input_data_val14, half* %input_num_addr_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="188" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:62  %add_ln215_16 = add i13 %add_ln215_2, 15

]]></Node>
<StgValue><ssdm name="add_ln215_16"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:63  %zext_ln215_19 = zext i13 %add_ln215_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_19"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:64  %input_num_addr_15 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_19

]]></Node>
<StgValue><ssdm name="input_num_addr_15"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:164  %empty_18 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:165  %input_data_val15 = extractvalue { half, i1 } %empty_18, 0

]]></Node>
<StgValue><ssdm name="input_data_val15"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:166  store half %input_data_val15, half* %input_num_addr_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="194" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:65  %add_ln215_17 = add i13 %add_ln215_2, 16

]]></Node>
<StgValue><ssdm name="add_ln215_17"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:66  %zext_ln215_20 = zext i13 %add_ln215_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_20"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:67  %input_num_addr_16 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_20

]]></Node>
<StgValue><ssdm name="input_num_addr_16"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:167  %empty_19 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="198" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:168  %input_data_val16 = extractvalue { half, i1 } %empty_19, 0

]]></Node>
<StgValue><ssdm name="input_data_val16"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:169  store half %input_data_val16, half* %input_num_addr_16, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="200" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:68  %add_ln215_18 = add i13 %add_ln215_2, 17

]]></Node>
<StgValue><ssdm name="add_ln215_18"/></StgValue>
</operation>

<operation id="201" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:69  %zext_ln215_21 = zext i13 %add_ln215_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_21"/></StgValue>
</operation>

<operation id="202" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:70  %input_num_addr_17 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_21

]]></Node>
<StgValue><ssdm name="input_num_addr_17"/></StgValue>
</operation>

<operation id="203" st_id="19" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:170  %empty_20 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="204" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:171  %input_data_val17 = extractvalue { half, i1 } %empty_20, 0

]]></Node>
<StgValue><ssdm name="input_data_val17"/></StgValue>
</operation>

<operation id="205" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:172  store half %input_data_val17, half* %input_num_addr_17, align 2

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="206" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:71  %add_ln215_19 = add i13 %add_ln215_2, 18

]]></Node>
<StgValue><ssdm name="add_ln215_19"/></StgValue>
</operation>

<operation id="207" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:72  %zext_ln215_22 = zext i13 %add_ln215_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_22"/></StgValue>
</operation>

<operation id="208" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:73  %input_num_addr_18 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_22

]]></Node>
<StgValue><ssdm name="input_num_addr_18"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:173  %empty_21 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="210" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:174  %input_data_val18 = extractvalue { half, i1 } %empty_21, 0

]]></Node>
<StgValue><ssdm name="input_data_val18"/></StgValue>
</operation>

<operation id="211" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:175  store half %input_data_val18, half* %input_num_addr_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="212" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:74  %add_ln215_20 = add i13 %add_ln215_2, 19

]]></Node>
<StgValue><ssdm name="add_ln215_20"/></StgValue>
</operation>

<operation id="213" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:75  %zext_ln215_23 = zext i13 %add_ln215_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_23"/></StgValue>
</operation>

<operation id="214" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:76  %input_num_addr_19 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_23

]]></Node>
<StgValue><ssdm name="input_num_addr_19"/></StgValue>
</operation>

<operation id="215" st_id="21" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:176  %empty_22 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="216" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:177  %input_data_val19 = extractvalue { half, i1 } %empty_22, 0

]]></Node>
<StgValue><ssdm name="input_data_val19"/></StgValue>
</operation>

<operation id="217" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:178  store half %input_data_val19, half* %input_num_addr_19, align 2

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="218" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:77  %add_ln215_21 = add i13 %add_ln215_2, 20

]]></Node>
<StgValue><ssdm name="add_ln215_21"/></StgValue>
</operation>

<operation id="219" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:78  %zext_ln215_24 = zext i13 %add_ln215_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_24"/></StgValue>
</operation>

<operation id="220" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:79  %input_num_addr_20 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_24

]]></Node>
<StgValue><ssdm name="input_num_addr_20"/></StgValue>
</operation>

<operation id="221" st_id="22" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:179  %empty_23 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="222" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:180  %input_data_val20 = extractvalue { half, i1 } %empty_23, 0

]]></Node>
<StgValue><ssdm name="input_data_val20"/></StgValue>
</operation>

<operation id="223" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:181  store half %input_data_val20, half* %input_num_addr_20, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="224" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:80  %add_ln215_22 = add i13 %add_ln215_2, 21

]]></Node>
<StgValue><ssdm name="add_ln215_22"/></StgValue>
</operation>

<operation id="225" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:81  %zext_ln215_25 = zext i13 %add_ln215_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_25"/></StgValue>
</operation>

<operation id="226" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:82  %input_num_addr_21 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_25

]]></Node>
<StgValue><ssdm name="input_num_addr_21"/></StgValue>
</operation>

<operation id="227" st_id="23" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:182  %empty_24 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="228" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:183  %input_data_val21 = extractvalue { half, i1 } %empty_24, 0

]]></Node>
<StgValue><ssdm name="input_data_val21"/></StgValue>
</operation>

<operation id="229" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:184  store half %input_data_val21, half* %input_num_addr_21, align 2

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="230" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:83  %add_ln215_23 = add i13 %add_ln215_2, 22

]]></Node>
<StgValue><ssdm name="add_ln215_23"/></StgValue>
</operation>

<operation id="231" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:84  %zext_ln215_26 = zext i13 %add_ln215_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_26"/></StgValue>
</operation>

<operation id="232" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:85  %input_num_addr_22 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_26

]]></Node>
<StgValue><ssdm name="input_num_addr_22"/></StgValue>
</operation>

<operation id="233" st_id="24" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:185  %empty_25 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="234" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:186  %input_data_val22 = extractvalue { half, i1 } %empty_25, 0

]]></Node>
<StgValue><ssdm name="input_data_val22"/></StgValue>
</operation>

<operation id="235" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:187  store half %input_data_val22, half* %input_num_addr_22, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="236" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:86  %add_ln215_24 = add i13 %add_ln215_2, 23

]]></Node>
<StgValue><ssdm name="add_ln215_24"/></StgValue>
</operation>

<operation id="237" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:87  %zext_ln215_27 = zext i13 %add_ln215_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_27"/></StgValue>
</operation>

<operation id="238" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:88  %input_num_addr_23 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_27

]]></Node>
<StgValue><ssdm name="input_num_addr_23"/></StgValue>
</operation>

<operation id="239" st_id="25" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:188  %empty_26 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="240" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:189  %input_data_val23 = extractvalue { half, i1 } %empty_26, 0

]]></Node>
<StgValue><ssdm name="input_data_val23"/></StgValue>
</operation>

<operation id="241" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:190  store half %input_data_val23, half* %input_num_addr_23, align 2

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="242" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:89  %add_ln215_25 = add i13 %add_ln215_2, 24

]]></Node>
<StgValue><ssdm name="add_ln215_25"/></StgValue>
</operation>

<operation id="243" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:90  %zext_ln215_28 = zext i13 %add_ln215_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_28"/></StgValue>
</operation>

<operation id="244" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:91  %input_num_addr_24 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_28

]]></Node>
<StgValue><ssdm name="input_num_addr_24"/></StgValue>
</operation>

<operation id="245" st_id="26" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:191  %empty_27 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="246" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:192  %input_data_val24 = extractvalue { half, i1 } %empty_27, 0

]]></Node>
<StgValue><ssdm name="input_data_val24"/></StgValue>
</operation>

<operation id="247" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:193  store half %input_data_val24, half* %input_num_addr_24, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="248" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:92  %add_ln215_26 = add i13 %add_ln215_2, 25

]]></Node>
<StgValue><ssdm name="add_ln215_26"/></StgValue>
</operation>

<operation id="249" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:93  %zext_ln215_29 = zext i13 %add_ln215_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_29"/></StgValue>
</operation>

<operation id="250" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:94  %input_num_addr_25 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_29

]]></Node>
<StgValue><ssdm name="input_num_addr_25"/></StgValue>
</operation>

<operation id="251" st_id="27" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:194  %empty_28 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="252" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:195  %input_data_val25 = extractvalue { half, i1 } %empty_28, 0

]]></Node>
<StgValue><ssdm name="input_data_val25"/></StgValue>
</operation>

<operation id="253" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:196  store half %input_data_val25, half* %input_num_addr_25, align 2

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="254" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:95  %add_ln215_27 = add i13 %add_ln215_2, 26

]]></Node>
<StgValue><ssdm name="add_ln215_27"/></StgValue>
</operation>

<operation id="255" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:96  %zext_ln215_30 = zext i13 %add_ln215_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_30"/></StgValue>
</operation>

<operation id="256" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:97  %input_num_addr_26 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_30

]]></Node>
<StgValue><ssdm name="input_num_addr_26"/></StgValue>
</operation>

<operation id="257" st_id="28" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:197  %empty_29 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="258" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:198  %input_data_val26 = extractvalue { half, i1 } %empty_29, 0

]]></Node>
<StgValue><ssdm name="input_data_val26"/></StgValue>
</operation>

<operation id="259" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:199  store half %input_data_val26, half* %input_num_addr_26, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="260" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:98  %add_ln215_28 = add i13 %add_ln215_2, 27

]]></Node>
<StgValue><ssdm name="add_ln215_28"/></StgValue>
</operation>

<operation id="261" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:99  %zext_ln215_31 = zext i13 %add_ln215_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_31"/></StgValue>
</operation>

<operation id="262" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:100  %input_num_addr_27 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_31

]]></Node>
<StgValue><ssdm name="input_num_addr_27"/></StgValue>
</operation>

<operation id="263" st_id="29" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:200  %empty_30 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="264" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:201  %input_data_val27 = extractvalue { half, i1 } %empty_30, 0

]]></Node>
<StgValue><ssdm name="input_data_val27"/></StgValue>
</operation>

<operation id="265" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:202  store half %input_data_val27, half* %input_num_addr_27, align 2

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="266" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:101  %add_ln215_29 = add i13 %add_ln215_2, 28

]]></Node>
<StgValue><ssdm name="add_ln215_29"/></StgValue>
</operation>

<operation id="267" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:102  %zext_ln215_32 = zext i13 %add_ln215_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_32"/></StgValue>
</operation>

<operation id="268" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:103  %input_num_addr_28 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_32

]]></Node>
<StgValue><ssdm name="input_num_addr_28"/></StgValue>
</operation>

<operation id="269" st_id="30" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:203  %empty_31 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="270" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:204  %input_data_val28 = extractvalue { half, i1 } %empty_31, 0

]]></Node>
<StgValue><ssdm name="input_data_val28"/></StgValue>
</operation>

<operation id="271" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:205  store half %input_data_val28, half* %input_num_addr_28, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="272" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:104  %add_ln215_30 = add i13 %add_ln215_2, 29

]]></Node>
<StgValue><ssdm name="add_ln215_30"/></StgValue>
</operation>

<operation id="273" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:105  %zext_ln215_33 = zext i13 %add_ln215_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_33"/></StgValue>
</operation>

<operation id="274" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:106  %input_num_addr_29 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_33

]]></Node>
<StgValue><ssdm name="input_num_addr_29"/></StgValue>
</operation>

<operation id="275" st_id="31" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:206  %empty_32 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="276" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:207  %input_data_val29 = extractvalue { half, i1 } %empty_32, 0

]]></Node>
<StgValue><ssdm name="input_data_val29"/></StgValue>
</operation>

<operation id="277" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:208  store half %input_data_val29, half* %input_num_addr_29, align 2

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="278" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:107  %add_ln215_31 = add i13 %add_ln215_2, 30

]]></Node>
<StgValue><ssdm name="add_ln215_31"/></StgValue>
</operation>

<operation id="279" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:108  %zext_ln215_34 = zext i13 %add_ln215_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_34"/></StgValue>
</operation>

<operation id="280" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:109  %input_num_addr_30 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_34

]]></Node>
<StgValue><ssdm name="input_num_addr_30"/></StgValue>
</operation>

<operation id="281" st_id="32" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:209  %empty_33 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="282" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:210  %input_data_val30 = extractvalue { half, i1 } %empty_33, 0

]]></Node>
<StgValue><ssdm name="input_data_val30"/></StgValue>
</operation>

<operation id="283" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:211  store half %input_data_val30, half* %input_num_addr_30, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="284" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:110  %add_ln215_32 = add i13 %add_ln215_2, 31

]]></Node>
<StgValue><ssdm name="add_ln215_32"/></StgValue>
</operation>

<operation id="285" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:111  %zext_ln215_35 = zext i13 %add_ln215_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_35"/></StgValue>
</operation>

<operation id="286" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:112  %input_num_addr_31 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_35

]]></Node>
<StgValue><ssdm name="input_num_addr_31"/></StgValue>
</operation>

<operation id="287" st_id="33" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:212  %empty_34 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="288" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:213  %input_data_val31 = extractvalue { half, i1 } %empty_34, 0

]]></Node>
<StgValue><ssdm name="input_data_val31"/></StgValue>
</operation>

<operation id="289" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:214  store half %input_data_val31, half* %input_num_addr_31, align 2

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="290" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:113  %add_ln215_33 = add i13 %add_ln215_2, 32

]]></Node>
<StgValue><ssdm name="add_ln215_33"/></StgValue>
</operation>

<operation id="291" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:114  %zext_ln215_36 = zext i13 %add_ln215_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_36"/></StgValue>
</operation>

<operation id="292" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:115  %input_num_addr_32 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_36

]]></Node>
<StgValue><ssdm name="input_num_addr_32"/></StgValue>
</operation>

<operation id="293" st_id="34" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:215  %empty_35 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="294" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:216  %input_data_val32 = extractvalue { half, i1 } %empty_35, 0

]]></Node>
<StgValue><ssdm name="input_data_val32"/></StgValue>
</operation>

<operation id="295" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:217  store half %input_data_val32, half* %input_num_addr_32, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="296" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_0:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 102, i64 102, i64 102)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="297" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:10  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="298" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln211"/></StgValue>
</operation>

<operation id="299" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:116  %add_ln215_34 = add i13 %add_ln215_2, 33

]]></Node>
<StgValue><ssdm name="add_ln215_34"/></StgValue>
</operation>

<operation id="300" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="13">
<![CDATA[
hls_label_0:117  %zext_ln215_37 = zext i13 %add_ln215_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_37"/></StgValue>
</operation>

<operation id="301" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:118  %input_num_addr_33 = getelementptr [3468 x half]* @input_num, i64 0, i64 %zext_ln215_37

]]></Node>
<StgValue><ssdm name="input_num_addr_33"/></StgValue>
</operation>

<operation id="302" st_id="35" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="17">
<![CDATA[
hls_label_0:218  %empty_36 = call { half, i1 } @_ssdm_op_Read.axis.volatile.halfP.i1P(half* %input_data, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="303" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="17">
<![CDATA[
hls_label_0:219  %input_data_val33 = extractvalue { half, i1 } %empty_36, 0

]]></Node>
<StgValue><ssdm name="input_data_val33"/></StgValue>
</operation>

<operation id="304" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
hls_label_0:220  store half %input_data_val33, half* %input_num_addr_33, align 2

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="305" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:221  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="306" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_0:222  %i = add i6 %select_ln215, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="307" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:223  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="308" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
:0  call fastcc void @conv.1([3468 x half]* @input_num, [8192 x half]* %out)

]]></Node>
<StgValue><ssdm name="call_ln219"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="309" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
:0  call fastcc void @conv.1([3468 x half]* @input_num, [8192 x half]* %out)

]]></Node>
<StgValue><ssdm name="call_ln219"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="310" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
:1  call fastcc void @"relu<8, 32>"([8192 x half]* %out, [8192 x half]* %out1)

]]></Node>
<StgValue><ssdm name="call_ln221"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="311" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
:1  call fastcc void @"relu<8, 32>"([8192 x half]* %out, [8192 x half]* %out1)

]]></Node>
<StgValue><ssdm name="call_ln221"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="312" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @max_pool([8192 x half]* %out1, [2048 x half]* %out2)

]]></Node>
<StgValue><ssdm name="call_ln223"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="313" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @max_pool([8192 x half]* %out1, [2048 x half]* %out2)

]]></Node>
<StgValue><ssdm name="call_ln223"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="314" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
:3  call fastcc void @conv([2048 x half]* %out2, [3136 x half]* %out3)

]]></Node>
<StgValue><ssdm name="call_ln226"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="315" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
:3  call fastcc void @conv([2048 x half]* %out2, [3136 x half]* %out3)

]]></Node>
<StgValue><ssdm name="call_ln226"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="316" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
:4  call fastcc void @"relu<16, 14>"([3136 x half]* %out3, [3136 x half]* %out4)

]]></Node>
<StgValue><ssdm name="call_ln228"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="317" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
:4  call fastcc void @"relu<16, 14>"([3136 x half]* %out3, [3136 x half]* %out4)

]]></Node>
<StgValue><ssdm name="call_ln228"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="318" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
:5  call fastcc void @max_pool.1([3136 x half]* %out4, [784 x half]* %out5)

]]></Node>
<StgValue><ssdm name="call_ln230"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="319" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
:5  call fastcc void @max_pool.1([3136 x half]* %out4, [784 x half]* %out5)

]]></Node>
<StgValue><ssdm name="call_ln230"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="320" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
:6  call fastcc void @"avg_pool<16, 7>"([784 x half]* %out5, [16 x half]* %out18)

]]></Node>
<StgValue><ssdm name="call_ln233"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="321" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
:6  call fastcc void @"avg_pool<16, 7>"([784 x half]* %out5, [16 x half]* %out18)

]]></Node>
<StgValue><ssdm name="call_ln233"/></StgValue>
</operation>

<operation id="322" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %2

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="323" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i3 [ 0, %1 ], [ %i_1, %4 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="324" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln183 = icmp eq i3 %i_0_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln183"/></StgValue>
</operation>

<operation id="325" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="326" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_1 = add i3 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="327" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln183, label %"linear<16, 6>.exit.preheader", label %.preheader.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="328" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="3">
<![CDATA[
.preheader.preheader.i:0  %zext_ln188 = zext i3 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln188"/></StgValue>
</operation>

<operation id="329" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader.preheader.i:1  %tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %i_0_i, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="330" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader.i:2  %zext_ln188_2 = zext i7 %tmp_5 to i8

]]></Node>
<StgValue><ssdm name="zext_ln188_2"/></StgValue>
</operation>

<operation id="331" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.i:3  %out_assign_addr = getelementptr [6 x half]* %out_assign, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="out_assign_addr"/></StgValue>
</operation>

<operation id="332" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:4  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="333" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
linear<16, 6>.exit.preheader:0  br label %"linear<16, 6>.exit"

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="334" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.i:0  %j_0_i = phi i5 [ %j, %3 ], [ 0, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="335" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:1  %icmp_ln185 = icmp eq i5 %j_0_i, -16

]]></Node>
<StgValue><ssdm name="icmp_ln185"/></StgValue>
</operation>

<operation id="336" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="337" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:3  %j = add i5 %j_0_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="338" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %icmp_ln185, label %4, label %3

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="339" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln188_1 = zext i5 %j_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln188_1"/></StgValue>
</operation>

<operation id="340" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="5">
<![CDATA[
:1  %zext_ln188_3 = zext i5 %j_0_i to i8

]]></Node>
<StgValue><ssdm name="zext_ln188_3"/></StgValue>
</operation>

<operation id="341" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %add_ln188 = add i8 %zext_ln188_2, %zext_ln188_3

]]></Node>
<StgValue><ssdm name="add_ln188"/></StgValue>
</operation>

<operation id="342" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="8">
<![CDATA[
:3  %zext_ln188_4 = zext i8 %add_ln188 to i64

]]></Node>
<StgValue><ssdm name="zext_ln188_4"/></StgValue>
</operation>

<operation id="343" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %layerfc_weight_addr = getelementptr [96 x half]* @layerfc_weight, i64 0, i64 %zext_ln188_4

]]></Node>
<StgValue><ssdm name="layerfc_weight_addr"/></StgValue>
</operation>

<operation id="344" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %out18_addr = getelementptr [16 x half]* %out18, i64 0, i64 %zext_ln188_1

]]></Node>
<StgValue><ssdm name="out18_addr"/></StgValue>
</operation>

<operation id="345" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="4">
<![CDATA[
:6  %out18_load = load half* %out18_addr, align 2

]]></Node>
<StgValue><ssdm name="out18_load"/></StgValue>
</operation>

<operation id="346" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="7">
<![CDATA[
:7  %layerfc_weight_load = load half* %layerfc_weight_addr, align 2

]]></Node>
<StgValue><ssdm name="layerfc_weight_load"/></StgValue>
</operation>

<operation id="347" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %layerfc_bias_addr = getelementptr inbounds [6 x half]* @layerfc_bias, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="layerfc_bias_addr"/></StgValue>
</operation>

<operation id="348" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="3">
<![CDATA[
:1  %layerfc_bias_load = load half* %layerfc_bias_addr, align 2

]]></Node>
<StgValue><ssdm name="layerfc_bias_load"/></StgValue>
</operation>

<operation id="349" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="3">
<![CDATA[
:2  %out_assign_load_1 = load half* %out_assign_addr, align 2

]]></Node>
<StgValue><ssdm name="out_assign_load_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="350" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="4">
<![CDATA[
:6  %out18_load = load half* %out18_addr, align 2

]]></Node>
<StgValue><ssdm name="out18_load"/></StgValue>
</operation>

<operation id="351" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="7">
<![CDATA[
:7  %layerfc_weight_load = load half* %layerfc_weight_addr, align 2

]]></Node>
<StgValue><ssdm name="layerfc_weight_load"/></StgValue>
</operation>

<operation id="352" st_id="52" stage="2" lat="2">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp_1_i = fmul half %out18_load, %layerfc_weight_load

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="353" st_id="53" stage="1" lat="2">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp_1_i = fmul half %out18_load, %layerfc_weight_load

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="354" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="3">
<![CDATA[
:9  %out_assign_load_2 = load half* %out_assign_addr, align 2

]]></Node>
<StgValue><ssdm name="out_assign_load_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="355" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="3">
<![CDATA[
:9  %out_assign_load_2 = load half* %out_assign_addr, align 2

]]></Node>
<StgValue><ssdm name="out_assign_load_2"/></StgValue>
</operation>

<operation id="356" st_id="54" stage="2" lat="2">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_2_i = fadd half %out_assign_load_2, %tmp_1_i

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="357" st_id="55" stage="1" lat="2">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %tmp_2_i = fadd half %out_assign_load_2, %tmp_1_i

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="358" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
:11  store half %tmp_2_i, half* %out_assign_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="359" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="360" st_id="56" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="3">
<![CDATA[
:1  %layerfc_bias_load = load half* %layerfc_bias_addr, align 2

]]></Node>
<StgValue><ssdm name="layerfc_bias_load"/></StgValue>
</operation>

<operation id="361" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="3">
<![CDATA[
:2  %out_assign_load_1 = load half* %out_assign_addr, align 2

]]></Node>
<StgValue><ssdm name="out_assign_load_1"/></StgValue>
</operation>

<operation id="362" st_id="56" stage="2" lat="2">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_i = fadd half %out_assign_load_1, %layerfc_bias_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="363" st_id="57" stage="1" lat="2">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_i = fadd half %out_assign_load_1, %layerfc_bias_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="364" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
:4  store half %tmp_i, half* %out_assign_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="365" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %2

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="366" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
linear<16, 6>.exit:0  %m1_0 = phi i3 [ %m, %5 ], [ 0, %"linear<16, 6>.exit.preheader" ]

]]></Node>
<StgValue><ssdm name="m1_0"/></StgValue>
</operation>

<operation id="367" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
linear<16, 6>.exit:1  %icmp_ln237 = icmp eq i3 %m1_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln237"/></StgValue>
</operation>

<operation id="368" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
linear<16, 6>.exit:2  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="369" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
linear<16, 6>.exit:3  %m = add i3 %m1_0, 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="370" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
linear<16, 6>.exit:4  br i1 %icmp_ln237, label %6, label %5

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="371" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="3">
<![CDATA[
:0  %zext_ln239 = zext i3 %m1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln239"/></StgValue>
</operation>

<operation id="372" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %out_assign_addr_1 = getelementptr inbounds [6 x half]* %out_assign, i64 0, i64 %zext_ln239

]]></Node>
<StgValue><ssdm name="out_assign_addr_1"/></StgValue>
</operation>

<operation id="373" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="3">
<![CDATA[
:2  %out_assign_load = load half* %out_assign_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_assign_load"/></StgValue>
</operation>

<operation id="374" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln240 = icmp eq i3 %m1_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln240"/></StgValue>
</operation>

<operation id="375" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln242"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="376" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="3">
<![CDATA[
:2  %out_assign_load = load half* %out_assign_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_assign_load"/></StgValue>
</operation>

<operation id="377" st_id="59" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="1" op_3_bw="16" op_4_bw="1">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.volatile.halfP.i1P(half* %output_data, i1* %output_last_V, half %out_assign_load, i1 %icmp_ln240)

]]></Node>
<StgValue><ssdm name="write_ln203"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="378" st_id="60" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="1" op_3_bw="16" op_4_bw="1">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.volatile.halfP.i1P(half* %output_data, i1* %output_last_V, half %out_assign_load, i1 %icmp_ln240)

]]></Node>
<StgValue><ssdm name="write_ln203"/></StgValue>
</operation>

<operation id="379" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %"linear<16, 6>.exit"

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
