#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x15770f5e0 .scope module, "tb_peripherals" "tb_peripherals" 2 11;
 .timescale -9 -12;
P_0x1577130a0 .param/l "CLK_PERIOD" 0 2 17, +C4<00000000000000000000000000001010>;
P_0x1577130e0 .param/l "JTAG_BYPASS" 1 3 13, C4<11111>;
P_0x157713120 .param/l "JTAG_CAPS" 1 3 21, C4<01000>;
P_0x157713160 .param/l "JTAG_DMI" 1 3 16, C4<10001>;
P_0x1577131a0 .param/l "JTAG_DTMCS" 1 3 15, C4<10000>;
P_0x1577131e0 .param/l "JTAG_IDCODE" 1 3 14, C4<00001>;
P_0x157713220 .param/l "JTAG_MEM_READ" 1 3 17, C4<00010>;
P_0x157713260 .param/l "JTAG_MEM_WRITE" 1 3 18, C4<00011>;
P_0x1577132a0 .param/l "JTAG_SIG_TAP" 1 3 19, C4<00100>;
P_0x1577132e0 .param/l "JTAG_STATUS" 1 3 20, C4<00111>;
P_0x157713320 .param/l "TCK_PERIOD" 0 2 16, +C4<00000000000000000000000001100100>;
L_0x600001bd9730 .functor OR 1, L_0x6000001d6d00, L_0x6000001d6da0, C4<0>, C4<0>;
L_0x600001bd9c00 .functor BUFZ 32, v0x6000002c45a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600001bd9c70 .functor BUFZ 32, v0x6000002c4120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x158088010 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x6000002da910_0 .net/2u *"_ivl_0", 4 0, L_0x158088010;  1 drivers
v0x6000002da9a0_0 .net *"_ivl_2", 0 0, L_0x6000001d6d00;  1 drivers
L_0x1580887a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x6000002daa30_0 .net/2u *"_ivl_22", 7 0, L_0x1580887a8;  1 drivers
v0x6000002daac0_0 .net *"_ivl_24", 0 0, L_0x6000001d4c80;  1 drivers
L_0x1580887f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002dab50_0 .net/2u *"_ivl_26", 31 0, L_0x1580887f0;  1 drivers
L_0x158088058 .functor BUFT 1, C4<10001>, C4<0>, C4<0>, C4<0>;
v0x6000002dabe0_0 .net/2u *"_ivl_4", 4 0, L_0x158088058;  1 drivers
v0x6000002dac70_0 .net *"_ivl_6", 0 0, L_0x6000001d6da0;  1 drivers
v0x6000002dad00_0 .net *"_ivl_9", 0 0, L_0x600001bd9730;  1 drivers
v0x6000002dad90_0 .var "captured_data", 31 0;
v0x6000002dae20_0 .var "clk", 0 0;
v0x6000002daeb0_0 .net "dir", 0 0, v0x6000002d8000_0;  1 drivers
v0x6000002daf40_0 .net "disk_addr", 7 0, L_0x6000001d6080;  1 drivers
v0x6000002dafd0_0 .net "disk_rdata", 31 0, v0x6000002d8d80_0;  1 drivers
v0x6000002db060_0 .net "disk_read", 0 0, L_0x600001bd9110;  1 drivers
L_0x1580885f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000002db0f0_0 .net "disk_ready", 0 0, L_0x1580885f8;  1 drivers
v0x6000002db180_0 .net "disk_wdata", 31 0, L_0x600001bd9960;  1 drivers
v0x6000002db210_0 .net "disk_write", 0 0, L_0x600001bd91f0;  1 drivers
v0x6000002db2a0_0 .net "dma_addr", 31 0, v0x6000002d8090_0;  1 drivers
v0x6000002db330_0 .net "dma_wdata", 31 0, v0x6000002d83f0_0;  1 drivers
v0x6000002db3c0_0 .net "dma_write", 0 0, v0x6000002d8480_0;  1 drivers
v0x6000002db450_0 .net "dmi_ack", 0 0, v0x6000002d3de0_0;  1 drivers
v0x6000002db4e0_0 .net "dmi_addr", 6 0, v0x6000002dd5f0_0;  1 drivers
v0x6000002db570_0 .net "dmi_op", 1 0, v0x6000002dd680_0;  1 drivers
v0x6000002db600_0 .net "dmi_rdata", 31 0, v0x6000002d54d0_0;  1 drivers
v0x6000002db690_0 .net "dmi_req", 0 0, v0x6000002dd7a0_0;  1 drivers
v0x6000002db720_0 .net "dmi_resp", 1 0, v0x6000002dc000_0;  1 drivers
v0x6000002db7b0_0 .net "dmi_wdata", 31 0, v0x6000002dd9e0_0;  1 drivers
v0x6000002db840_0 .net "dr_capture", 0 0, L_0x6000001d68a0;  1 drivers
v0x6000002db8d0_0 .net "dr_shift", 0 0, L_0x6000001d6940;  1 drivers
v0x6000002db960_0 .net "dr_update", 0 0, L_0x6000001d6a80;  1 drivers
v0x6000002db9f0_0 .net "dtm_tdo", 0 0, v0x6000002dde60_0;  1 drivers
v0x6000002dba80_0 .var/i "errors", 31 0;
v0x6000002dbb10_0 .var "flux_in", 0 0;
v0x6000002dbba0_0 .net "head_sel", 0 0, v0x6000002d8900_0;  1 drivers
v0x6000002dbc30_0 .var/i "i", 31 0;
v0x6000002dbcc0_0 .var "index_in", 0 0;
v0x6000002dbd50_0 .net "ir_value", 4 0, L_0x600001bd97a0;  1 drivers
v0x6000002dbde0_0 .net "motor_on", 0 0, v0x6000002d8c60_0;  1 drivers
v0x6000002dbe70_0 .var/i "pass_count", 31 0;
v0x6000002dbf00_0 .var "probes", 31 0;
v0x6000002dfd50_0 .net "ram_addr", 27 0, L_0x6000001d6bc0;  1 drivers
v0x6000002c4000 .array "ram_mem", 1023 0, 31 0;
v0x6000002c4090_0 .net "ram_rdata", 31 0, L_0x600001bd9c70;  1 drivers
v0x6000002c4120_0 .var "ram_rdata_reg", 31 0;
v0x6000002c41b0_0 .net "ram_read", 0 0, L_0x600001bd95e0;  1 drivers
L_0x158088760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000002c4240_0 .net "ram_ready", 0 0, L_0x158088760;  1 drivers
v0x6000002c42d0_0 .net "ram_wdata", 31 0, L_0x600001bd9880;  1 drivers
v0x6000002c4360_0 .net "ram_write", 0 0, L_0x600001bd9650;  1 drivers
v0x6000002c43f0_0 .net "rom_addr", 15 0, L_0x6000001d6b20;  1 drivers
v0x6000002c4480 .array "rom_mem", 16383 0, 31 0;
v0x6000002c4510_0 .net "rom_rdata", 31 0, L_0x600001bd9c00;  1 drivers
v0x6000002c45a0_0 .var "rom_rdata_reg", 31 0;
v0x6000002c4630_0 .net "rom_read", 0 0, L_0x600001bd93b0;  1 drivers
L_0x158088718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000002c46c0_0 .net "rom_ready", 0 0, L_0x158088718;  1 drivers
v0x6000002c4750_0 .var "rst_n", 0 0;
v0x6000002c47e0_0 .net "sb_addr", 31 0, v0x6000002dc510_0;  1 drivers
v0x6000002c4870_0 .net "sb_busy", 0 0, L_0x600001bd8310;  1 drivers
v0x6000002c4900_0 .net "sb_error", 0 0, L_0x600001bd84d0;  1 drivers
v0x6000002c4990_0 .net "sb_rdata", 31 0, L_0x600001bd8230;  1 drivers
v0x6000002c4a20_0 .net "sb_read", 0 0, v0x6000002dc900_0;  1 drivers
v0x6000002c4ab0_0 .net "sb_size", 2 0, v0x6000002dcab0_0;  1 drivers
v0x6000002c4b40_0 .net "sb_wdata", 31 0, v0x6000002dc750_0;  1 drivers
v0x6000002c4bd0_0 .net "sb_write", 0 0, v0x6000002dcb40_0;  1 drivers
v0x6000002c4c60_0 .net "sigtap_addr", 7 0, L_0x6000001d61c0;  1 drivers
v0x6000002c4cf0_0 .net "sigtap_rdata", 31 0, v0x6000002d9950_0;  1 drivers
v0x6000002c4d80_0 .net "sigtap_read", 0 0, L_0x600001bd8150;  1 drivers
L_0x1580886d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000002c4e10_0 .net "sigtap_ready", 0 0, L_0x1580886d0;  1 drivers
v0x6000002c4ea0_0 .net "sigtap_wdata", 31 0, L_0x600001bd9a40;  1 drivers
v0x6000002c4f30_0 .net "sigtap_write", 0 0, L_0x600001bd8070;  1 drivers
v0x6000002c4fc0_0 .net "step", 0 0, v0x6000002d90e0_0;  1 drivers
v0x6000002c5050_0 .net "sysctrl_addr", 7 0, L_0x6000001d6c60;  1 drivers
v0x6000002c50e0_0 .var "sysctrl_id", 31 0;
v0x6000002c5170_0 .net "sysctrl_rdata", 31 0, L_0x6000001d4d20;  1 drivers
v0x6000002c5200_0 .net "sysctrl_read", 0 0, L_0x600001bd9030;  1 drivers
L_0x158088838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000002c5290_0 .net "sysctrl_ready", 0 0, L_0x158088838;  1 drivers
v0x6000002c5320_0 .net "sysctrl_wdata", 31 0, L_0x600001bd98f0;  1 drivers
v0x6000002c53b0_0 .net "sysctrl_write", 0 0, L_0x600001bd90a0;  1 drivers
v0x6000002c5440_0 .net "tap_tdo", 0 0, v0x6000002dfba0_0;  1 drivers
v0x6000002c54d0_0 .var "tck", 0 0;
v0x6000002c5560_0 .var "tdi", 0 0;
v0x6000002c55f0_0 .net "tdo", 0 0, L_0x6000001d6e40;  1 drivers
v0x6000002c5680_0 .var/i "test_num", 31 0;
v0x6000002c5710_0 .var "tms", 0 0;
v0x6000002c57a0_0 .var "trst_n", 0 0;
v0x6000002c5830_0 .net "usb_addr", 7 0, L_0x6000001d6120;  1 drivers
v0x6000002c58c0_0 .net "usb_configured", 0 0, L_0x600001bd9ab0;  1 drivers
v0x6000002c5950_0 .net "usb_connected", 0 0, L_0x600001bd85b0;  1 drivers
v0x6000002c59e0_0 .net "usb_rdata", 31 0, v0x6000002da490_0;  1 drivers
v0x6000002c5a70_0 .net "usb_read", 0 0, L_0x600001bd9260;  1 drivers
L_0x158088688 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000002c5b00_0 .net "usb_ready", 0 0, L_0x158088688;  1 drivers
v0x6000002c5b90_0 .net "usb_wdata", 31 0, L_0x600001bd99d0;  1 drivers
v0x6000002c5c20_0 .net "usb_write", 0 0, L_0x600001bd9180;  1 drivers
L_0x6000001d6d00 .cmp/eq 5, L_0x600001bd97a0, L_0x158088010;
L_0x6000001d6da0 .cmp/eq 5, L_0x600001bd97a0, L_0x158088058;
L_0x6000001d6e40 .functor MUXZ 1, v0x6000002dfba0_0, v0x6000002dde60_0, L_0x600001bd9730, C4<>;
L_0x6000001d4c80 .cmp/eq 8, L_0x6000001d6c60, L_0x1580887a8;
L_0x6000001d4d20 .functor MUXZ 32, L_0x1580887f0, v0x6000002c50e0_0, L_0x6000001d4c80, C4<>;
S_0x157735650 .scope module, "bus" "system_bus" 2 181, 4 24 0, S_0x15770f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "m_addr";
    .port_info 3 /INPUT 32 "m_wdata";
    .port_info 4 /OUTPUT 32 "m_rdata";
    .port_info 5 /INPUT 3 "m_size";
    .port_info 6 /INPUT 1 "m_read";
    .port_info 7 /INPUT 1 "m_write";
    .port_info 8 /OUTPUT 1 "m_busy";
    .port_info 9 /OUTPUT 1 "m_error";
    .port_info 10 /OUTPUT 16 "s0_addr";
    .port_info 11 /OUTPUT 1 "s0_read";
    .port_info 12 /INPUT 32 "s0_rdata";
    .port_info 13 /INPUT 1 "s0_ready";
    .port_info 14 /OUTPUT 28 "s1_addr";
    .port_info 15 /OUTPUT 32 "s1_wdata";
    .port_info 16 /OUTPUT 1 "s1_read";
    .port_info 17 /OUTPUT 1 "s1_write";
    .port_info 18 /INPUT 32 "s1_rdata";
    .port_info 19 /INPUT 1 "s1_ready";
    .port_info 20 /OUTPUT 8 "s2_addr";
    .port_info 21 /OUTPUT 32 "s2_wdata";
    .port_info 22 /OUTPUT 1 "s2_read";
    .port_info 23 /OUTPUT 1 "s2_write";
    .port_info 24 /INPUT 32 "s2_rdata";
    .port_info 25 /INPUT 1 "s2_ready";
    .port_info 26 /OUTPUT 8 "s3_addr";
    .port_info 27 /OUTPUT 32 "s3_wdata";
    .port_info 28 /OUTPUT 1 "s3_read";
    .port_info 29 /OUTPUT 1 "s3_write";
    .port_info 30 /INPUT 32 "s3_rdata";
    .port_info 31 /INPUT 1 "s3_ready";
    .port_info 32 /OUTPUT 8 "s4_addr";
    .port_info 33 /OUTPUT 32 "s4_wdata";
    .port_info 34 /OUTPUT 1 "s4_read";
    .port_info 35 /OUTPUT 1 "s4_write";
    .port_info 36 /INPUT 32 "s4_rdata";
    .port_info 37 /INPUT 1 "s4_ready";
    .port_info 38 /OUTPUT 8 "s5_addr";
    .port_info 39 /OUTPUT 32 "s5_wdata";
    .port_info 40 /OUTPUT 1 "s5_read";
    .port_info 41 /OUTPUT 1 "s5_write";
    .port_info 42 /INPUT 32 "s5_rdata";
    .port_info 43 /INPUT 1 "s5_ready";
P_0x15773b3c0 .param/l "SEL_DISK" 1 4 93, C4<0100>;
P_0x15773b400 .param/l "SEL_NONE" 1 4 89, C4<0000>;
P_0x15773b440 .param/l "SEL_RAM" 1 4 91, C4<0010>;
P_0x15773b480 .param/l "SEL_ROM" 1 4 90, C4<0001>;
P_0x15773b4c0 .param/l "SEL_SIGTAP" 1 4 95, C4<0110>;
P_0x15773b500 .param/l "SEL_SYSCTRL" 1 4 92, C4<0011>;
P_0x15773b540 .param/l "SEL_USB" 1 4 94, C4<0101>;
L_0x600001bd9880 .functor BUFZ 32, v0x6000002dc750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600001bd98f0 .functor BUFZ 32, v0x6000002dc750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600001bd9960 .functor BUFZ 32, v0x6000002dc750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600001bd99d0 .functor BUFZ 32, v0x6000002dc750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600001bd9a40 .functor BUFZ 32, v0x6000002dc750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600001bd93b0 .functor AND 1, v0x6000002dc900_0, L_0x6000001d6260, C4<1>, C4<1>;
L_0x600001bd95e0 .functor AND 1, v0x6000002dc900_0, L_0x6000001d6300, C4<1>, C4<1>;
L_0x600001bd9650 .functor AND 1, v0x6000002dcb40_0, L_0x6000001d63a0, C4<1>, C4<1>;
L_0x600001bd9030 .functor AND 1, v0x6000002dc900_0, L_0x6000001d6440, C4<1>, C4<1>;
L_0x600001bd90a0 .functor AND 1, v0x6000002dcb40_0, L_0x6000001d64e0, C4<1>, C4<1>;
L_0x600001bd9110 .functor AND 1, v0x6000002dc900_0, L_0x6000001d6580, C4<1>, C4<1>;
L_0x600001bd91f0 .functor AND 1, v0x6000002dcb40_0, L_0x6000001d6620, C4<1>, C4<1>;
L_0x600001bd9260 .functor AND 1, v0x6000002dc900_0, L_0x6000001d66c0, C4<1>, C4<1>;
L_0x600001bd9180 .functor AND 1, v0x6000002dcb40_0, L_0x6000001d6760, C4<1>, C4<1>;
L_0x600001bd8150 .functor AND 1, v0x6000002dc900_0, L_0x6000001d5040, C4<1>, C4<1>;
L_0x600001bd8070 .functor AND 1, v0x6000002dcb40_0, L_0x6000001d50e0, C4<1>, C4<1>;
L_0x600001bd8230 .functor BUFZ 32, v0x6000002d26d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600001bd82a0 .functor OR 1, v0x6000002dc900_0, v0x6000002dcb40_0, C4<0>, C4<0>;
L_0x600001bd8310 .functor AND 1, L_0x600001bd82a0, L_0x6000001d5220, C4<1>, C4<1>;
L_0x600001bd83f0 .functor OR 1, v0x6000002dc900_0, v0x6000002dcb40_0, C4<0>, C4<0>;
L_0x600001bd84d0 .functor AND 1, L_0x600001bd83f0, L_0x6000001d5400, C4<1>, C4<1>;
v0x6000002d1290_0 .net *"_ivl_100", 0 0, L_0x6000001d5400;  1 drivers
L_0x158088298 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x6000002d1320_0 .net/2u *"_ivl_22", 3 0, L_0x158088298;  1 drivers
v0x6000002d13b0_0 .net *"_ivl_24", 0 0, L_0x6000001d6260;  1 drivers
L_0x1580882e0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000002d1440_0 .net/2u *"_ivl_28", 3 0, L_0x1580882e0;  1 drivers
v0x6000002d14d0_0 .net *"_ivl_30", 0 0, L_0x6000001d6300;  1 drivers
L_0x158088328 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000002d1560_0 .net/2u *"_ivl_34", 3 0, L_0x158088328;  1 drivers
v0x6000002d15f0_0 .net *"_ivl_36", 0 0, L_0x6000001d63a0;  1 drivers
L_0x158088370 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000002d1680_0 .net/2u *"_ivl_40", 3 0, L_0x158088370;  1 drivers
v0x6000002d1710_0 .net *"_ivl_42", 0 0, L_0x6000001d6440;  1 drivers
L_0x1580883b8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000002d17a0_0 .net/2u *"_ivl_46", 3 0, L_0x1580883b8;  1 drivers
v0x6000002d1830_0 .net *"_ivl_48", 0 0, L_0x6000001d64e0;  1 drivers
L_0x158088400 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x6000002d18c0_0 .net/2u *"_ivl_52", 3 0, L_0x158088400;  1 drivers
v0x6000002d1950_0 .net *"_ivl_54", 0 0, L_0x6000001d6580;  1 drivers
L_0x158088448 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x6000002d19e0_0 .net/2u *"_ivl_58", 3 0, L_0x158088448;  1 drivers
v0x6000002d1a70_0 .net *"_ivl_60", 0 0, L_0x6000001d6620;  1 drivers
L_0x158088490 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x6000002d1b00_0 .net/2u *"_ivl_64", 3 0, L_0x158088490;  1 drivers
v0x6000002d1b90_0 .net *"_ivl_66", 0 0, L_0x6000001d66c0;  1 drivers
L_0x1580884d8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x6000002d1c20_0 .net/2u *"_ivl_70", 3 0, L_0x1580884d8;  1 drivers
v0x6000002d1cb0_0 .net *"_ivl_72", 0 0, L_0x6000001d6760;  1 drivers
L_0x158088520 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x6000002d1d40_0 .net/2u *"_ivl_76", 3 0, L_0x158088520;  1 drivers
v0x6000002d1dd0_0 .net *"_ivl_78", 0 0, L_0x6000001d5040;  1 drivers
L_0x158088568 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x6000002d1e60_0 .net/2u *"_ivl_82", 3 0, L_0x158088568;  1 drivers
v0x6000002d1ef0_0 .net *"_ivl_84", 0 0, L_0x6000001d50e0;  1 drivers
v0x6000002d1f80_0 .net *"_ivl_91", 0 0, L_0x600001bd82a0;  1 drivers
v0x6000002d2010_0 .net *"_ivl_93", 0 0, L_0x6000001d5220;  1 drivers
v0x6000002d20a0_0 .net *"_ivl_97", 0 0, L_0x600001bd83f0;  1 drivers
L_0x1580885b0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000002d2130_0 .net/2u *"_ivl_98", 3 0, L_0x1580885b0;  1 drivers
v0x6000002d21c0_0 .net "clk", 0 0, v0x6000002dae20_0;  1 drivers
v0x6000002d2250_0 .net "m_addr", 31 0, v0x6000002dc510_0;  alias, 1 drivers
v0x6000002d22e0_0 .net "m_busy", 0 0, L_0x600001bd8310;  alias, 1 drivers
v0x6000002d2370_0 .net "m_error", 0 0, L_0x600001bd84d0;  alias, 1 drivers
v0x6000002d2400_0 .net "m_rdata", 31 0, L_0x600001bd8230;  alias, 1 drivers
v0x6000002d2490_0 .net "m_read", 0 0, v0x6000002dc900_0;  alias, 1 drivers
v0x6000002d2520_0 .net "m_size", 2 0, v0x6000002dcab0_0;  alias, 1 drivers
v0x6000002d25b0_0 .net "m_wdata", 31 0, v0x6000002dc750_0;  alias, 1 drivers
v0x6000002d2640_0 .net "m_write", 0 0, v0x6000002dcb40_0;  alias, 1 drivers
v0x6000002d26d0_0 .var "rdata_mux", 31 0;
v0x6000002d2760_0 .var "ready_mux", 0 0;
v0x6000002d27f0_0 .net "rst_n", 0 0, v0x6000002c4750_0;  1 drivers
v0x6000002d2880_0 .net "s0_addr", 15 0, L_0x6000001d6b20;  alias, 1 drivers
v0x6000002d2910_0 .net "s0_rdata", 31 0, L_0x600001bd9c00;  alias, 1 drivers
v0x6000002d29a0_0 .net "s0_read", 0 0, L_0x600001bd93b0;  alias, 1 drivers
v0x6000002d2a30_0 .net "s0_ready", 0 0, L_0x158088718;  alias, 1 drivers
v0x6000002d2ac0_0 .net "s1_addr", 27 0, L_0x6000001d6bc0;  alias, 1 drivers
v0x6000002d2b50_0 .net "s1_rdata", 31 0, L_0x600001bd9c70;  alias, 1 drivers
v0x6000002d2be0_0 .net "s1_read", 0 0, L_0x600001bd95e0;  alias, 1 drivers
v0x6000002d2c70_0 .net "s1_ready", 0 0, L_0x158088760;  alias, 1 drivers
v0x6000002d2d00_0 .net "s1_wdata", 31 0, L_0x600001bd9880;  alias, 1 drivers
v0x6000002d2d90_0 .net "s1_write", 0 0, L_0x600001bd9650;  alias, 1 drivers
v0x6000002d2e20_0 .net "s2_addr", 7 0, L_0x6000001d6c60;  alias, 1 drivers
v0x6000002d2eb0_0 .net "s2_rdata", 31 0, L_0x6000001d4d20;  alias, 1 drivers
v0x6000002d2f40_0 .net "s2_read", 0 0, L_0x600001bd9030;  alias, 1 drivers
v0x6000002d2fd0_0 .net "s2_ready", 0 0, L_0x158088838;  alias, 1 drivers
v0x6000002d3060_0 .net "s2_wdata", 31 0, L_0x600001bd98f0;  alias, 1 drivers
v0x6000002d30f0_0 .net "s2_write", 0 0, L_0x600001bd90a0;  alias, 1 drivers
v0x6000002d3180_0 .net "s3_addr", 7 0, L_0x6000001d6080;  alias, 1 drivers
v0x6000002d3210_0 .net "s3_rdata", 31 0, v0x6000002d8d80_0;  alias, 1 drivers
v0x6000002d32a0_0 .net "s3_read", 0 0, L_0x600001bd9110;  alias, 1 drivers
v0x6000002d3330_0 .net "s3_ready", 0 0, L_0x1580885f8;  alias, 1 drivers
v0x6000002d33c0_0 .net "s3_wdata", 31 0, L_0x600001bd9960;  alias, 1 drivers
v0x6000002d3450_0 .net "s3_write", 0 0, L_0x600001bd91f0;  alias, 1 drivers
v0x6000002d34e0_0 .net "s4_addr", 7 0, L_0x6000001d6120;  alias, 1 drivers
v0x6000002d3570_0 .net "s4_rdata", 31 0, v0x6000002da490_0;  alias, 1 drivers
v0x6000002d3600_0 .net "s4_read", 0 0, L_0x600001bd9260;  alias, 1 drivers
v0x6000002d3690_0 .net "s4_ready", 0 0, L_0x158088688;  alias, 1 drivers
v0x6000002d3720_0 .net "s4_wdata", 31 0, L_0x600001bd99d0;  alias, 1 drivers
v0x6000002d37b0_0 .net "s4_write", 0 0, L_0x600001bd9180;  alias, 1 drivers
v0x6000002d3840_0 .net "s5_addr", 7 0, L_0x6000001d61c0;  alias, 1 drivers
v0x6000002d38d0_0 .net "s5_rdata", 31 0, v0x6000002d9950_0;  alias, 1 drivers
v0x6000002d3960_0 .net "s5_read", 0 0, L_0x600001bd8150;  alias, 1 drivers
v0x6000002d39f0_0 .net "s5_ready", 0 0, L_0x1580886d0;  alias, 1 drivers
v0x6000002d3a80_0 .net "s5_wdata", 31 0, L_0x600001bd9a40;  alias, 1 drivers
v0x6000002d3b10_0 .net "s5_write", 0 0, L_0x600001bd8070;  alias, 1 drivers
v0x6000002d3ba0_0 .var "slave_sel", 3 0;
E_0x6000025f8000/0 .event anyedge, v0x6000002d3ba0_0, v0x6000002d2a30_0, v0x6000002d2c70_0, v0x6000002d2fd0_0;
E_0x6000025f8000/1 .event anyedge, v0x6000002d3330_0, v0x6000002d3690_0, v0x6000002d39f0_0;
E_0x6000025f8000 .event/or E_0x6000025f8000/0, E_0x6000025f8000/1;
E_0x6000025f8080/0 .event anyedge, v0x6000002d3ba0_0, v0x6000002d2910_0, v0x6000002d2b50_0, v0x6000002d2eb0_0;
E_0x6000025f8080/1 .event anyedge, v0x6000002d3210_0, v0x6000002d3570_0, v0x6000002d38d0_0;
E_0x6000025f8080 .event/or E_0x6000025f8080/0, E_0x6000025f8080/1;
E_0x6000025f8100 .event anyedge, v0x6000002d2250_0;
L_0x6000001d6b20 .part v0x6000002dc510_0, 0, 16;
L_0x6000001d6bc0 .part v0x6000002dc510_0, 0, 28;
L_0x6000001d6c60 .part v0x6000002dc510_0, 0, 8;
L_0x6000001d6080 .part v0x6000002dc510_0, 0, 8;
L_0x6000001d6120 .part v0x6000002dc510_0, 0, 8;
L_0x6000001d61c0 .part v0x6000002dc510_0, 0, 8;
L_0x6000001d6260 .cmp/eq 4, v0x6000002d3ba0_0, L_0x158088298;
L_0x6000001d6300 .cmp/eq 4, v0x6000002d3ba0_0, L_0x1580882e0;
L_0x6000001d63a0 .cmp/eq 4, v0x6000002d3ba0_0, L_0x158088328;
L_0x6000001d6440 .cmp/eq 4, v0x6000002d3ba0_0, L_0x158088370;
L_0x6000001d64e0 .cmp/eq 4, v0x6000002d3ba0_0, L_0x1580883b8;
L_0x6000001d6580 .cmp/eq 4, v0x6000002d3ba0_0, L_0x158088400;
L_0x6000001d6620 .cmp/eq 4, v0x6000002d3ba0_0, L_0x158088448;
L_0x6000001d66c0 .cmp/eq 4, v0x6000002d3ba0_0, L_0x158088490;
L_0x6000001d6760 .cmp/eq 4, v0x6000002d3ba0_0, L_0x1580884d8;
L_0x6000001d5040 .cmp/eq 4, v0x6000002d3ba0_0, L_0x158088520;
L_0x6000001d50e0 .cmp/eq 4, v0x6000002d3ba0_0, L_0x158088568;
L_0x6000001d5220 .reduce/nor v0x6000002d2760_0;
L_0x6000001d5400 .cmp/eq 4, v0x6000002d3ba0_0, L_0x1580885b0;
S_0x15770f0e0 .scope module, "dm" "debug_module" 2 161, 5 17 0, S_0x15770f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 7 "dmi_addr";
    .port_info 3 /INPUT 32 "dmi_wdata";
    .port_info 4 /INPUT 2 "dmi_op";
    .port_info 5 /INPUT 1 "dmi_req";
    .port_info 6 /OUTPUT 32 "dmi_rdata";
    .port_info 7 /OUTPUT 2 "dmi_resp";
    .port_info 8 /OUTPUT 1 "dmi_ack";
    .port_info 9 /OUTPUT 32 "sbaddr";
    .port_info 10 /OUTPUT 32 "sbdata_o";
    .port_info 11 /INPUT 32 "sbdata_i";
    .port_info 12 /OUTPUT 3 "sbsize";
    .port_info 13 /OUTPUT 1 "sbread";
    .port_info 14 /OUTPUT 1 "sbwrite";
    .port_info 15 /INPUT 1 "sbbusy";
    .port_info 16 /INPUT 1 "sberror";
P_0x15770d0c0 .param/l "DMI_ABSTRACTCS" 1 5 48, C4<0010110>;
P_0x15770d100 .param/l "DMI_DMCONTROL" 1 5 45, C4<0010000>;
P_0x15770d140 .param/l "DMI_DMSTATUS" 1 5 46, C4<0010001>;
P_0x15770d180 .param/l "DMI_HARTINFO" 1 5 47, C4<0010010>;
P_0x15770d1c0 .param/l "DMI_SBADDRESS0" 1 5 50, C4<0111001>;
P_0x15770d200 .param/l "DMI_SBCS" 1 5 49, C4<0111000>;
P_0x15770d240 .param/l "DMI_SBDATA0" 1 5 51, C4<0111100>;
P_0x15770d280 .param/l "SB_IDLE" 1 5 72, C4<00>;
P_0x15770d2c0 .param/l "SB_READ" 1 5 73, C4<01>;
P_0x15770d300 .param/l "SB_WAIT" 1 5 75, C4<11>;
P_0x15770d340 .param/l "SB_WRITE" 1 5 74, C4<10>;
v0x6000002d3cc0_0 .net "clk", 0 0, v0x6000002dae20_0;  alias, 1 drivers
v0x6000002d3d50_0 .var "dmactive", 0 0;
v0x6000002d3de0_0 .var "dmi_ack", 0 0;
v0x6000002d3e70_0 .net "dmi_addr", 6 0, v0x6000002dd5f0_0;  alias, 1 drivers
v0x6000002d3f00_0 .net "dmi_op", 1 0, v0x6000002dd680_0;  alias, 1 drivers
v0x6000002d54d0_0 .var "dmi_rdata", 31 0;
v0x6000002d4510_0 .net "dmi_req", 0 0, v0x6000002dd7a0_0;  alias, 1 drivers
v0x6000002dc000_0 .var "dmi_resp", 1 0;
v0x6000002dc090_0 .net "dmi_wdata", 31 0, v0x6000002dd9e0_0;  alias, 1 drivers
v0x6000002dc120_0 .var "haltreq", 0 0;
v0x6000002dc1b0_0 .var "ndmreset", 0 0;
v0x6000002dc240_0 .net "rst_n", 0 0, v0x6000002c4750_0;  alias, 1 drivers
v0x6000002dc2d0_0 .var "sb_rdata_latch", 31 0;
v0x6000002dc360_0 .var "sb_read_pending", 0 0;
v0x6000002dc3f0_0 .var "sb_state", 1 0;
v0x6000002dc480_0 .var "sbaccess", 2 0;
v0x6000002dc510_0 .var "sbaddr", 31 0;
v0x6000002dc5a0_0 .var "sbautoincrement", 0 0;
v0x6000002dc630_0 .net "sbbusy", 0 0, L_0x600001bd8310;  alias, 1 drivers
v0x6000002dc6c0_0 .net "sbdata_i", 31 0, L_0x600001bd8230;  alias, 1 drivers
v0x6000002dc750_0 .var "sbdata_o", 31 0;
v0x6000002dc7e0_0 .net "sberror", 0 0, L_0x600001bd84d0;  alias, 1 drivers
v0x6000002dc870_0 .var "sberror_reg", 2 0;
v0x6000002dc900_0 .var "sbread", 0 0;
v0x6000002dc990_0 .var "sbreadonaddr", 0 0;
v0x6000002dca20_0 .var "sbreadondata", 0 0;
v0x6000002dcab0_0 .var "sbsize", 2 0;
v0x6000002dcb40_0 .var "sbwrite", 0 0;
E_0x6000025f8400/0 .event negedge, v0x6000002d27f0_0;
E_0x6000025f8400/1 .event posedge, v0x6000002d21c0_0;
E_0x6000025f8400 .event/or E_0x6000025f8400/0, E_0x6000025f8400/1;
E_0x6000025f8440/0 .event anyedge, v0x6000002d3e70_0, v0x6000002dc1b0_0, v0x6000002d3d50_0, v0x6000002dc3f0_0;
E_0x6000025f8440/1 .event anyedge, v0x6000002dc870_0, v0x6000002dca20_0, v0x6000002dc990_0, v0x6000002dc5a0_0;
E_0x6000025f8440/2 .event anyedge, v0x6000002dc480_0, v0x6000002d2250_0, v0x6000002dc2d0_0;
E_0x6000025f8440 .event/or E_0x6000025f8440/0, E_0x6000025f8440/1, E_0x6000025f8440/2;
S_0x1577043d0 .scope task, "dmi_read" "dmi_read" 3 204, 3 204 0, S_0x15770f5e0;
 .timescale -9 -12;
v0x6000002dcc60_0 .var "addr", 6 0;
v0x6000002dccf0_0 .var "data", 31 0;
v0x6000002dcd80_0 .var "dmi_in", 40 0;
v0x6000002dce10_0 .var "dmi_out", 40 0;
TD_tb_peripherals.dmi_read ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x6000002deac0_0, 0, 5;
    %fork TD_tb_peripherals.shift_ir, S_0x157737a70;
    %join;
    %load/vec4 v0x6000002dcc60_0;
    %concati/vec4 0, 0, 32;
    %concati/vec4 1, 0, 2;
    %store/vec4 v0x6000002dcd80_0, 0, 41;
    %load/vec4 v0x6000002dcd80_0;
    %store/vec4 v0x6000002de6d0_0, 0, 41;
    %fork TD_tb_peripherals.shift_dr_41, S_0x15773c660;
    %join;
    %load/vec4 v0x6000002de760_0;
    %store/vec4 v0x6000002dce10_0, 0, 41;
    %pushi/vec4 0, 0, 41;
    %store/vec4 v0x6000002dcd80_0, 0, 41;
    %load/vec4 v0x6000002dcd80_0;
    %store/vec4 v0x6000002de6d0_0, 0, 41;
    %fork TD_tb_peripherals.shift_dr_41, S_0x15773c660;
    %join;
    %load/vec4 v0x6000002de760_0;
    %store/vec4 v0x6000002dce10_0, 0, 41;
    %load/vec4 v0x6000002dce10_0;
    %parti/s 32, 2, 3;
    %store/vec4 v0x6000002dccf0_0, 0, 32;
    %end;
S_0x157704540 .scope task, "dmi_reg_read" "dmi_reg_read" 2 340, 2 340 0, S_0x15770f5e0;
 .timescale -9 -12;
v0x6000002dcea0_0 .var "addr", 6 0;
v0x6000002dcf30_0 .var "data", 31 0;
v0x6000002dcfc0_0 .var "dmi_in", 40 0;
v0x6000002dd050_0 .var "dmi_out", 40 0;
E_0x6000025f8480 .event posedge, v0x6000002d21c0_0;
TD_tb_peripherals.dmi_reg_read ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x6000002deac0_0, 0, 5;
    %fork TD_tb_peripherals.shift_ir, S_0x157737a70;
    %join;
    %load/vec4 v0x6000002dcea0_0;
    %concati/vec4 0, 0, 32;
    %concati/vec4 1, 0, 2;
    %store/vec4 v0x6000002dcfc0_0, 0, 41;
    %load/vec4 v0x6000002dcfc0_0;
    %store/vec4 v0x6000002de6d0_0, 0, 41;
    %fork TD_tb_peripherals.shift_dr_41, S_0x15773c660;
    %join;
    %load/vec4 v0x6000002de760_0;
    %store/vec4 v0x6000002dd050_0, 0, 41;
    %pushi/vec4 10, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000025f8480;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 41;
    %store/vec4 v0x6000002dcfc0_0, 0, 41;
    %load/vec4 v0x6000002dcfc0_0;
    %store/vec4 v0x6000002de6d0_0, 0, 41;
    %fork TD_tb_peripherals.shift_dr_41, S_0x15773c660;
    %join;
    %load/vec4 v0x6000002de760_0;
    %store/vec4 v0x6000002dd050_0, 0, 41;
    %load/vec4 v0x6000002dd050_0;
    %parti/s 32, 2, 3;
    %store/vec4 v0x6000002dcf30_0, 0, 32;
    %end;
S_0x157707560 .scope task, "dmi_reg_write" "dmi_reg_write" 2 355, 2 355 0, S_0x15770f5e0;
 .timescale -9 -12;
v0x6000002dd0e0_0 .var "addr", 6 0;
v0x6000002dd170_0 .var "data", 31 0;
v0x6000002dd200_0 .var "dmi_in", 40 0;
v0x6000002dd290_0 .var "dmi_out", 40 0;
TD_tb_peripherals.dmi_reg_write ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x6000002deac0_0, 0, 5;
    %fork TD_tb_peripherals.shift_ir, S_0x157737a70;
    %join;
    %load/vec4 v0x6000002dd0e0_0;
    %load/vec4 v0x6000002dd170_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 2, 0, 2;
    %store/vec4 v0x6000002dd200_0, 0, 41;
    %load/vec4 v0x6000002dd200_0;
    %store/vec4 v0x6000002de6d0_0, 0, 41;
    %fork TD_tb_peripherals.shift_dr_41, S_0x15773c660;
    %join;
    %load/vec4 v0x6000002de760_0;
    %store/vec4 v0x6000002dd290_0, 0, 41;
    %pushi/vec4 10, 0, 32;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000025f8480;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 41;
    %store/vec4 v0x6000002dd200_0, 0, 41;
    %load/vec4 v0x6000002dd200_0;
    %store/vec4 v0x6000002de6d0_0, 0, 41;
    %fork TD_tb_peripherals.shift_dr_41, S_0x15773c660;
    %join;
    %load/vec4 v0x6000002de760_0;
    %store/vec4 v0x6000002dd290_0, 0, 41;
    %end;
S_0x1577076d0 .scope task, "dmi_write" "dmi_write" 3 223, 3 223 0, S_0x15770f5e0;
 .timescale -9 -12;
v0x6000002dd320_0 .var "addr", 6 0;
v0x6000002dd3b0_0 .var "data", 31 0;
v0x6000002dd440_0 .var "dmi_in", 40 0;
v0x6000002dd4d0_0 .var "dmi_out", 40 0;
TD_tb_peripherals.dmi_write ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x6000002deac0_0, 0, 5;
    %fork TD_tb_peripherals.shift_ir, S_0x157737a70;
    %join;
    %load/vec4 v0x6000002dd320_0;
    %load/vec4 v0x6000002dd3b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 2, 0, 2;
    %store/vec4 v0x6000002dd440_0, 0, 41;
    %load/vec4 v0x6000002dd440_0;
    %store/vec4 v0x6000002de6d0_0, 0, 41;
    %fork TD_tb_peripherals.shift_dr_41, S_0x15773c660;
    %join;
    %load/vec4 v0x6000002de760_0;
    %store/vec4 v0x6000002dd4d0_0, 0, 41;
    %end;
S_0x15770fb30 .scope module, "dtm" "jtag_dtm" 2 143, 6 16 0, S_0x15770f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tck";
    .port_info 1 /INPUT 1 "trst_n";
    .port_info 2 /INPUT 5 "ir_value";
    .port_info 3 /INPUT 1 "dr_capture";
    .port_info 4 /INPUT 1 "dr_shift";
    .port_info 5 /INPUT 1 "dr_update";
    .port_info 6 /INPUT 1 "tdi";
    .port_info 7 /OUTPUT 1 "tdo";
    .port_info 8 /OUTPUT 7 "dmi_addr";
    .port_info 9 /OUTPUT 32 "dmi_wdata";
    .port_info 10 /OUTPUT 2 "dmi_op";
    .port_info 11 /OUTPUT 1 "dmi_req";
    .port_info 12 /INPUT 32 "dmi_rdata";
    .port_info 13 /INPUT 2 "dmi_resp";
    .port_info 14 /INPUT 1 "dmi_ack";
P_0x600000cd4700 .param/l "ABITS" 0 6 17, +C4<00000000000000000000000000000111>;
P_0x600000cd4740 .param/l "IDLE_CYCLES" 0 6 18, +C4<00000000000000000000000000000001>;
P_0x600000cd4780 .param/l "IR_DMI" 1 6 41, C4<10001>;
P_0x600000cd47c0 .param/l "IR_DTMCS" 1 6 41, C4<10000>;
v0x6000002dd560_0 .net "dmi_ack", 0 0, v0x6000002d3de0_0;  alias, 1 drivers
v0x6000002dd5f0_0 .var "dmi_addr", 6 0;
v0x6000002dd680_0 .var "dmi_op", 1 0;
v0x6000002dd710_0 .net "dmi_rdata", 31 0, v0x6000002d54d0_0;  alias, 1 drivers
v0x6000002dd7a0_0 .var "dmi_req", 0 0;
v0x6000002dd830_0 .net "dmi_resp", 1 0, v0x6000002dc000_0;  alias, 1 drivers
v0x6000002dd8c0_0 .var "dmi_shift", 40 0;
v0x6000002dd950_0 .var "dmi_status", 1 0;
v0x6000002dd9e0_0 .var "dmi_wdata", 31 0;
v0x6000002dda70_0 .net "dr_capture", 0 0, L_0x6000001d68a0;  alias, 1 drivers
v0x6000002ddb00_0 .net "dr_shift", 0 0, L_0x6000001d6940;  alias, 1 drivers
v0x6000002ddb90_0 .net "dr_update", 0 0, L_0x6000001d6a80;  alias, 1 drivers
v0x6000002ddc20_0 .var "dtmcs_shift", 31 0;
v0x6000002ddcb0_0 .net "ir_value", 4 0, L_0x600001bd97a0;  alias, 1 drivers
v0x6000002ddd40_0 .net "tck", 0 0, v0x6000002c54d0_0;  1 drivers
v0x6000002dddd0_0 .net "tdi", 0 0, v0x6000002c5560_0;  1 drivers
v0x6000002dde60_0 .var "tdo", 0 0;
v0x6000002ddef0_0 .net "trst_n", 0 0, v0x6000002c57a0_0;  1 drivers
E_0x6000025f8600/0 .event negedge, v0x6000002ddef0_0;
E_0x6000025f8600/1 .event posedge, v0x6000002ddd40_0;
E_0x6000025f8600 .event/or E_0x6000025f8600/0, E_0x6000025f8600/1;
E_0x6000025f8640 .event negedge, v0x6000002ddd40_0;
S_0x157708bd0 .scope task, "goto_shift_dr" "goto_shift_dr" 3 60, 3 60 0, S_0x15770f5e0;
 .timescale -9 -12;
TD_tb_peripherals.goto_shift_dr ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000002ddf80_0, 0, 1;
    %fork TD_tb_peripherals.jtag_clock, S_0x15773d680;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002ddf80_0, 0, 1;
    %fork TD_tb_peripherals.jtag_clock, S_0x15773d680;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002ddf80_0, 0, 1;
    %fork TD_tb_peripherals.jtag_clock, S_0x15773d680;
    %join;
    %wait E_0x6000025f8640;
    %delay 1000, 0;
    %end;
S_0x157708d40 .scope task, "goto_shift_ir" "goto_shift_ir" 3 48, 3 48 0, S_0x15770f5e0;
 .timescale -9 -12;
TD_tb_peripherals.goto_shift_ir ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000002ddf80_0, 0, 1;
    %fork TD_tb_peripherals.jtag_clock, S_0x15773d680;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000002ddf80_0, 0, 1;
    %fork TD_tb_peripherals.jtag_clock, S_0x15773d680;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002ddf80_0, 0, 1;
    %fork TD_tb_peripherals.jtag_clock, S_0x15773d680;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002ddf80_0, 0, 1;
    %fork TD_tb_peripherals.jtag_clock, S_0x15773d680;
    %join;
    %end;
S_0x15773d680 .scope task, "jtag_clock" "jtag_clock" 3 26, 3 26 0, S_0x15770f5e0;
 .timescale -9 -12;
v0x6000002ddf80_0 .var "tms_val", 0 0;
E_0x6000025f84c0 .event posedge, v0x6000002ddd40_0;
TD_tb_peripherals.jtag_clock ;
    %load/vec4 v0x6000002ddf80_0;
    %store/vec4 v0x6000002c5710_0, 0, 1;
    %wait E_0x6000025f84c0;
    %delay 1000, 0;
    %end;
S_0x15773d7f0 .scope task, "jtag_mem_read" "jtag_mem_read" 2 369, 2 369 0, S_0x15770f5e0;
 .timescale -9 -12;
v0x6000002de010_0 .var "addr", 31 0;
v0x6000002de0a0_0 .var "data", 31 0;
TD_tb_peripherals.jtag_mem_read ;
    %pushi/vec4 56, 0, 7;
    %store/vec4 v0x6000002dd0e0_0, 0, 7;
    %pushi/vec4 1028, 0, 32;
    %store/vec4 v0x6000002dd170_0, 0, 32;
    %fork TD_tb_peripherals.dmi_reg_write, S_0x157707560;
    %join;
    %pushi/vec4 57, 0, 7;
    %store/vec4 v0x6000002dd0e0_0, 0, 7;
    %load/vec4 v0x6000002de010_0;
    %store/vec4 v0x6000002dd170_0, 0, 32;
    %fork TD_tb_peripherals.dmi_reg_write, S_0x157707560;
    %join;
    %pushi/vec4 20, 0, 32;
T_7.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.5, 5;
    %jmp/1 T_7.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000025f8480;
    %jmp T_7.4;
T_7.5 ;
    %pop/vec4 1;
    %pushi/vec4 60, 0, 7;
    %store/vec4 v0x6000002dcea0_0, 0, 7;
    %fork TD_tb_peripherals.dmi_reg_read, S_0x157704540;
    %join;
    %load/vec4 v0x6000002dcf30_0;
    %store/vec4 v0x6000002de0a0_0, 0, 32;
    %end;
S_0x15773d960 .scope task, "jtag_mem_write" "jtag_mem_write" 2 380, 2 380 0, S_0x15770f5e0;
 .timescale -9 -12;
v0x6000002de130_0 .var "addr", 31 0;
v0x6000002de1c0_0 .var "data", 31 0;
TD_tb_peripherals.jtag_mem_write ;
    %pushi/vec4 56, 0, 7;
    %store/vec4 v0x6000002dd0e0_0, 0, 7;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x6000002dd170_0, 0, 32;
    %fork TD_tb_peripherals.dmi_reg_write, S_0x157707560;
    %join;
    %pushi/vec4 57, 0, 7;
    %store/vec4 v0x6000002dd0e0_0, 0, 7;
    %load/vec4 v0x6000002de130_0;
    %store/vec4 v0x6000002dd170_0, 0, 32;
    %fork TD_tb_peripherals.dmi_reg_write, S_0x157707560;
    %join;
    %pushi/vec4 60, 0, 7;
    %store/vec4 v0x6000002dd0e0_0, 0, 7;
    %load/vec4 v0x6000002de1c0_0;
    %store/vec4 v0x6000002dd170_0, 0, 32;
    %fork TD_tb_peripherals.dmi_reg_write, S_0x157707560;
    %join;
    %pushi/vec4 20, 0, 32;
T_8.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.7, 5;
    %jmp/1 T_8.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000025f8480;
    %jmp T_8.6;
T_8.7 ;
    %pop/vec4 1;
    %end;
S_0x15773cd10 .scope task, "jtag_reset" "jtag_reset" 3 38, 3 38 0, S_0x15770f5e0;
 .timescale -9 -12;
TD_tb_peripherals.jtag_reset ;
    %pushi/vec4 6, 0, 32;
T_9.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.9, 5;
    %jmp/1 T_9.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000002ddf80_0, 0, 1;
    %fork TD_tb_peripherals.jtag_clock, S_0x15773d680;
    %join;
    %jmp T_9.8;
T_9.9 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002ddf80_0, 0, 1;
    %fork TD_tb_peripherals.jtag_clock, S_0x15773d680;
    %join;
    %end;
S_0x15773ce80 .scope task, "mem_read" "mem_read" 3 238, 3 238 0, S_0x15770f5e0;
 .timescale -9 -12;
v0x6000002de250_0 .var "addr", 31 0;
v0x6000002de2e0_0 .var "data", 31 0;
TD_tb_peripherals.mem_read ;
    %pushi/vec4 57, 0, 7;
    %store/vec4 v0x6000002dd320_0, 0, 7;
    %load/vec4 v0x6000002de250_0;
    %store/vec4 v0x6000002dd3b0_0, 0, 32;
    %fork TD_tb_peripherals.dmi_write, S_0x1577076d0;
    %join;
    %pushi/vec4 60, 0, 7;
    %store/vec4 v0x6000002dcc60_0, 0, 7;
    %fork TD_tb_peripherals.dmi_read, S_0x1577043d0;
    %join;
    %load/vec4 v0x6000002dccf0_0;
    %store/vec4 v0x6000002de2e0_0, 0, 32;
    %end;
S_0x15773cff0 .scope task, "mem_write" "mem_write" 3 252, 3 252 0, S_0x15770f5e0;
 .timescale -9 -12;
v0x6000002de370_0 .var "addr", 31 0;
v0x6000002de400_0 .var "data", 31 0;
TD_tb_peripherals.mem_write ;
    %pushi/vec4 57, 0, 7;
    %store/vec4 v0x6000002dd320_0, 0, 7;
    %load/vec4 v0x6000002de370_0;
    %store/vec4 v0x6000002dd3b0_0, 0, 32;
    %fork TD_tb_peripherals.dmi_write, S_0x1577076d0;
    %join;
    %pushi/vec4 60, 0, 7;
    %store/vec4 v0x6000002dd320_0, 0, 7;
    %load/vec4 v0x6000002de400_0;
    %store/vec4 v0x6000002dd3b0_0, 0, 32;
    %fork TD_tb_peripherals.dmi_write, S_0x1577076d0;
    %join;
    %end;
S_0x15773c380 .scope task, "read_idcode" "read_idcode" 3 191, 3 191 0, S_0x15770f5e0;
 .timescale -9 -12;
v0x6000002de490_0 .var "idcode", 31 0;
TD_tb_peripherals.read_idcode ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x6000002deac0_0, 0, 5;
    %fork TD_tb_peripherals.shift_ir, S_0x157737a70;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002de520_0, 0, 32;
    %fork TD_tb_peripherals.shift_dr_32, S_0x15773c4f0;
    %join;
    %load/vec4 v0x6000002de5b0_0;
    %store/vec4 v0x6000002de490_0, 0, 32;
    %end;
S_0x15773c4f0 .scope task, "shift_dr_32" "shift_dr_32" 3 93, 3 93 0, S_0x15770f5e0;
 .timescale -9 -12;
v0x6000002de520_0 .var "data_in", 31 0;
v0x6000002de5b0_0 .var "data_out", 31 0;
v0x6000002de640_0 .var/i "i", 31 0;
TD_tb_peripherals.shift_dr_32 ;
    %fork TD_tb_peripherals.goto_shift_dr, S_0x157708bd0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002de5b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002de640_0, 0, 32;
T_13.10 ;
    %load/vec4 v0x6000002de640_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_13.11, 5;
    %load/vec4 v0x6000002de520_0;
    %load/vec4 v0x6000002de640_0;
    %part/s 1;
    %store/vec4 v0x6000002c5560_0, 0, 1;
    %load/vec4 v0x6000002c55f0_0;
    %ix/getv/s 4, v0x6000002de640_0;
    %store/vec4 v0x6000002de5b0_0, 4, 1;
    %wait E_0x6000025f84c0;
    %wait E_0x6000025f8640;
    %delay 1000, 0;
    %load/vec4 v0x6000002de640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002de640_0, 0, 32;
    %jmp T_13.10;
T_13.11 ;
    %load/vec4 v0x6000002de520_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x6000002c5560_0, 0, 1;
    %load/vec4 v0x6000002c55f0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002de5b0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000002c5710_0, 0, 1;
    %wait E_0x6000025f84c0;
    %wait E_0x6000025f8640;
    %delay 1000, 0;
    %wait E_0x6000025f84c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002c5710_0, 0, 1;
    %wait E_0x6000025f84c0;
    %delay 1000, 0;
    %end;
S_0x15773c660 .scope task, "shift_dr_41" "shift_dr_41" 3 126, 3 126 0, S_0x15770f5e0;
 .timescale -9 -12;
v0x6000002de6d0_0 .var "data_in", 40 0;
v0x6000002de760_0 .var "data_out", 40 0;
v0x6000002de7f0_0 .var/i "i", 31 0;
TD_tb_peripherals.shift_dr_41 ;
    %fork TD_tb_peripherals.goto_shift_dr, S_0x157708bd0;
    %join;
    %pushi/vec4 0, 0, 41;
    %store/vec4 v0x6000002de760_0, 0, 41;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002de7f0_0, 0, 32;
T_14.12 ;
    %load/vec4 v0x6000002de7f0_0;
    %cmpi/s 40, 0, 32;
    %jmp/0xz T_14.13, 5;
    %load/vec4 v0x6000002de6d0_0;
    %load/vec4 v0x6000002de7f0_0;
    %part/s 1;
    %store/vec4 v0x6000002c5560_0, 0, 1;
    %load/vec4 v0x6000002c55f0_0;
    %ix/getv/s 4, v0x6000002de7f0_0;
    %store/vec4 v0x6000002de760_0, 4, 1;
    %wait E_0x6000025f84c0;
    %wait E_0x6000025f8640;
    %delay 1000, 0;
    %load/vec4 v0x6000002de7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002de7f0_0, 0, 32;
    %jmp T_14.12;
T_14.13 ;
    %load/vec4 v0x6000002de6d0_0;
    %parti/s 1, 40, 7;
    %store/vec4 v0x6000002c5560_0, 0, 1;
    %load/vec4 v0x6000002c55f0_0;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002de760_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000002c5710_0, 0, 1;
    %wait E_0x6000025f84c0;
    %wait E_0x6000025f8640;
    %delay 1000, 0;
    %wait E_0x6000025f84c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002c5710_0, 0, 1;
    %wait E_0x6000025f84c0;
    %delay 1000, 0;
    %end;
S_0x157737900 .scope task, "shift_dr_64" "shift_dr_64" 3 159, 3 159 0, S_0x15770f5e0;
 .timescale -9 -12;
v0x6000002de880_0 .var "data_in", 63 0;
v0x6000002de910_0 .var "data_out", 63 0;
v0x6000002de9a0_0 .var/i "i", 31 0;
TD_tb_peripherals.shift_dr_64 ;
    %fork TD_tb_peripherals.goto_shift_dr, S_0x157708bd0;
    %join;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x6000002de910_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002de9a0_0, 0, 32;
T_15.14 ;
    %load/vec4 v0x6000002de9a0_0;
    %cmpi/s 63, 0, 32;
    %jmp/0xz T_15.15, 5;
    %load/vec4 v0x6000002de880_0;
    %load/vec4 v0x6000002de9a0_0;
    %part/s 1;
    %store/vec4 v0x6000002c5560_0, 0, 1;
    %load/vec4 v0x6000002c55f0_0;
    %ix/getv/s 4, v0x6000002de9a0_0;
    %store/vec4 v0x6000002de910_0, 4, 1;
    %wait E_0x6000025f84c0;
    %wait E_0x6000025f8640;
    %delay 1000, 0;
    %load/vec4 v0x6000002de9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002de9a0_0, 0, 32;
    %jmp T_15.14;
T_15.15 ;
    %load/vec4 v0x6000002de880_0;
    %parti/s 1, 63, 7;
    %store/vec4 v0x6000002c5560_0, 0, 1;
    %load/vec4 v0x6000002c55f0_0;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002de910_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000002c5710_0, 0, 1;
    %wait E_0x6000025f84c0;
    %wait E_0x6000025f8640;
    %delay 1000, 0;
    %wait E_0x6000025f84c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002c5710_0, 0, 1;
    %wait E_0x6000025f84c0;
    %delay 1000, 0;
    %end;
S_0x157737a70 .scope task, "shift_ir" "shift_ir" 3 73, 3 73 0, S_0x15770f5e0;
 .timescale -9 -12;
v0x6000002dea30_0 .var/i "i", 31 0;
v0x6000002deac0_0 .var "ir_data", 4 0;
TD_tb_peripherals.shift_ir ;
    %fork TD_tb_peripherals.goto_shift_ir, S_0x157708d40;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002dea30_0, 0, 32;
T_16.16 ;
    %load/vec4 v0x6000002dea30_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_16.17, 5;
    %load/vec4 v0x6000002deac0_0;
    %load/vec4 v0x6000002dea30_0;
    %part/s 1;
    %store/vec4 v0x6000002c5560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002ddf80_0, 0, 1;
    %fork TD_tb_peripherals.jtag_clock, S_0x15773d680;
    %join;
    %load/vec4 v0x6000002dea30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dea30_0, 0, 32;
    %jmp T_16.16;
T_16.17 ;
    %load/vec4 v0x6000002deac0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x6000002c5560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000002ddf80_0, 0, 1;
    %fork TD_tb_peripherals.jtag_clock, S_0x15773d680;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000002ddf80_0, 0, 1;
    %fork TD_tb_peripherals.jtag_clock, S_0x15773d680;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002ddf80_0, 0, 1;
    %fork TD_tb_peripherals.jtag_clock, S_0x15773d680;
    %join;
    %end;
S_0x157737be0 .scope module, "tap" "jtag_tap_controller" 2 131, 7 36 0, S_0x15770f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tck";
    .port_info 1 /INPUT 1 "tms";
    .port_info 2 /INPUT 1 "tdi";
    .port_info 3 /OUTPUT 1 "tdo";
    .port_info 4 /INPUT 1 "trst_n";
    .port_info 5 /OUTPUT 5 "ir_value";
    .port_info 6 /OUTPUT 1 "ir_capture";
    .port_info 7 /OUTPUT 1 "ir_shift";
    .port_info 8 /OUTPUT 1 "ir_update";
    .port_info 9 /INPUT 64 "dr_capture_data";
    .port_info 10 /INPUT 1 "dr_shift_in";
    .port_info 11 /OUTPUT 1 "dr_shift_out";
    .port_info 12 /OUTPUT 1 "dr_capture";
    .port_info 13 /OUTPUT 1 "dr_shift";
    .port_info 14 /OUTPUT 1 "dr_update";
    .port_info 15 /OUTPUT 7 "dr_length";
P_0x160014400 .param/l "CAPTURE_DR" 1 7 77, C4<0011>;
P_0x160014440 .param/l "CAPTURE_IR" 1 7 84, C4<1010>;
P_0x160014480 .param/l "EXIT1_DR" 1 7 79, C4<0101>;
P_0x1600144c0 .param/l "EXIT1_IR" 1 7 86, C4<1100>;
P_0x160014500 .param/l "EXIT2_DR" 1 7 81, C4<0111>;
P_0x160014540 .param/l "EXIT2_IR" 1 7 88, C4<1110>;
P_0x160014580 .param/l "IDCODE" 0 7 37, C4<11111011000000010000000000000001>;
P_0x1600145c0 .param/l "IR_BYPASS" 1 7 99, C4<11111>;
P_0x160014600 .param/l "IR_CAPS" 1 7 109, C4<01000>;
P_0x160014640 .param/l "IR_DMI" 1 7 102, C4<10001>;
P_0x160014680 .param/l "IR_DTMCS" 1 7 101, C4<10000>;
P_0x1600146c0 .param/l "IR_IDCODE" 1 7 100, C4<00001>;
P_0x160014700 .param/l "IR_LENGTH" 0 7 38, +C4<00000000000000000000000000000101>;
P_0x160014740 .param/l "IR_MEM_READ" 1 7 103, C4<00010>;
P_0x160014780 .param/l "IR_MEM_WRITE" 1 7 104, C4<00011>;
P_0x1600147c0 .param/l "IR_SIG_TAP" 1 7 105, C4<00100>;
P_0x160014800 .param/l "IR_STATUS" 1 7 108, C4<00111>;
P_0x160014840 .param/l "IR_TRACE_CTL" 1 7 106, C4<00101>;
P_0x160014880 .param/l "IR_TRACE_DAT" 1 7 107, C4<00110>;
P_0x1600148c0 .param/l "PAUSE_DR" 1 7 80, C4<0110>;
P_0x160014900 .param/l "PAUSE_IR" 1 7 87, C4<1101>;
P_0x160014940 .param/l "RUN_TEST_IDLE" 1 7 75, C4<0001>;
P_0x160014980 .param/l "SELECT_DR_SCAN" 1 7 76, C4<0010>;
P_0x1600149c0 .param/l "SELECT_IR_SCAN" 1 7 83, C4<1001>;
P_0x160014a00 .param/l "SHIFT_DR" 1 7 78, C4<0100>;
P_0x160014a40 .param/l "SHIFT_IR" 1 7 85, C4<1011>;
P_0x160014a80 .param/l "TEST_LOGIC_RESET" 1 7 74, C4<0000>;
P_0x160014ac0 .param/l "UPDATE_DR" 1 7 82, C4<1000>;
P_0x160014b00 .param/l "UPDATE_IR" 1 7 89, C4<1111>;
L_0x600001bd97a0 .functor BUFZ 5, v0x6000002df690_0, C4<00000>, C4<00000>, C4<00000>;
L_0x600001bd9810 .functor BUFZ 7, v0x6000002df0f0_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x158088130 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x6000002deb50_0 .net/2u *"_ivl_10", 3 0, L_0x158088130;  1 drivers
L_0x158088178 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x6000002debe0_0 .net/2u *"_ivl_16", 4 0, L_0x158088178;  1 drivers
v0x6000002dec70_0 .net *"_ivl_18", 0 0, L_0x6000001d70c0;  1 drivers
L_0x1580880a0 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x6000002ded00_0 .net/2u *"_ivl_2", 3 0, L_0x1580880a0;  1 drivers
v0x6000002ded90_0 .net *"_ivl_21", 0 0, L_0x6000001d7160;  1 drivers
L_0x1580881c0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000002dee20_0 .net/2u *"_ivl_24", 3 0, L_0x1580881c0;  1 drivers
L_0x158088208 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x6000002deeb0_0 .net/2u *"_ivl_28", 3 0, L_0x158088208;  1 drivers
L_0x158088250 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000002def40_0 .net/2u *"_ivl_32", 3 0, L_0x158088250;  1 drivers
L_0x1580880e8 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x6000002defd0_0 .net/2u *"_ivl_6", 3 0, L_0x1580880e8;  1 drivers
v0x6000002df060_0 .var "bypass_reg", 0 0;
v0x6000002df0f0_0 .var "current_dr_length", 6 0;
v0x6000002df180_0 .net "dr_capture", 0 0, L_0x6000001d68a0;  alias, 1 drivers
o0x158052aa0 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000002df210_0 .net "dr_capture_data", 63 0, o0x158052aa0;  0 drivers
v0x6000002df2a0_0 .net "dr_length", 6 0, L_0x600001bd9810;  1 drivers
v0x6000002df330_0 .net "dr_shift", 0 0, L_0x6000001d6940;  alias, 1 drivers
o0x158052b00 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000002df3c0_0 .net "dr_shift_in", 0 0, o0x158052b00;  0 drivers
v0x6000002df450_0 .net "dr_shift_out", 0 0, L_0x6000001d7200;  1 drivers
v0x6000002df4e0_0 .var "dr_shift_reg", 63 0;
v0x6000002df570_0 .net "dr_update", 0 0, L_0x6000001d6a80;  alias, 1 drivers
v0x6000002df600_0 .net "ir_capture", 0 0, L_0x6000001d6ee0;  1 drivers
v0x6000002df690_0 .var "ir_hold_reg", 4 0;
v0x6000002df720_0 .net "ir_shift", 0 0, L_0x6000001d6f80;  1 drivers
v0x6000002df7b0_0 .var "ir_shift_reg", 4 0;
v0x6000002df840_0 .net "ir_update", 0 0, L_0x6000001d7020;  1 drivers
v0x6000002df8d0_0 .net "ir_value", 4 0, L_0x600001bd97a0;  alias, 1 drivers
v0x6000002df960_0 .var "next_state", 3 0;
v0x6000002df9f0_0 .var "state", 3 0;
v0x6000002dfa80_0 .net "tck", 0 0, v0x6000002c54d0_0;  alias, 1 drivers
v0x6000002dfb10_0 .net "tdi", 0 0, v0x6000002c5560_0;  alias, 1 drivers
v0x6000002dfba0_0 .var "tdo", 0 0;
v0x6000002dfc30_0 .net "tms", 0 0, v0x6000002c5710_0;  1 drivers
v0x6000002dfcc0_0 .net "trst_n", 0 0, v0x6000002c57a0_0;  alias, 1 drivers
E_0x6000025f8dc0 .event anyedge, v0x6000002df690_0;
E_0x6000025f8e00 .event anyedge, v0x6000002df9f0_0, v0x6000002dfc30_0;
L_0x6000001d6ee0 .cmp/eq 4, v0x6000002df9f0_0, L_0x1580880a0;
L_0x6000001d6f80 .cmp/eq 4, v0x6000002df9f0_0, L_0x1580880e8;
L_0x6000001d7020 .cmp/eq 4, v0x6000002df9f0_0, L_0x158088130;
L_0x6000001d70c0 .cmp/eq 5, v0x6000002df690_0, L_0x158088178;
L_0x6000001d7160 .part v0x6000002df4e0_0, 0, 1;
L_0x6000001d7200 .functor MUXZ 1, L_0x6000001d7160, v0x6000002df060_0, L_0x6000001d70c0, C4<>;
L_0x6000001d68a0 .cmp/eq 4, v0x6000002df9f0_0, L_0x1580881c0;
L_0x6000001d6940 .cmp/eq 4, v0x6000002df9f0_0, L_0x158088208;
L_0x6000001d6a80 .cmp/eq 4, v0x6000002df9f0_0, L_0x158088250;
S_0x157737ed0 .scope module, "u_disk" "disk_controller" 2 238, 8 25 0, S_0x15770f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 1 "write";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "ready";
    .port_info 8 /OUTPUT 32 "dma_addr";
    .port_info 9 /OUTPUT 32 "dma_wdata";
    .port_info 10 /OUTPUT 1 "dma_write";
    .port_info 11 /INPUT 1 "dma_ready";
    .port_info 12 /INPUT 1 "flux_in";
    .port_info 13 /INPUT 1 "index_in";
    .port_info 14 /OUTPUT 1 "motor_on";
    .port_info 15 /OUTPUT 1 "head_sel";
    .port_info 16 /OUTPUT 1 "dir";
    .port_info 17 /OUTPUT 1 "step";
P_0x157738040 .param/l "REG_CONTROL" 1 8 57, C4<00000100>;
P_0x157738080 .param/l "REG_DMA_ADDR" 1 8 58, C4<00001000>;
P_0x1577380c0 .param/l "REG_DMA_LEN" 1 8 59, C4<00001100>;
P_0x157738100 .param/l "REG_FLUX_CNT" 1 8 62, C4<00011000>;
P_0x157738140 .param/l "REG_INDEX_CNT" 1 8 60, C4<00010000>;
P_0x157738180 .param/l "REG_RPM" 1 8 61, C4<00010100>;
P_0x1577381c0 .param/l "REG_STATUS" 1 8 56, C4<00000000>;
v0x6000002dfde0_0 .net "addr", 7 0, L_0x6000001d6080;  alias, 1 drivers
v0x6000002dfe70_0 .var "capturing", 0 0;
v0x6000002dff00_0 .net "clk", 0 0, v0x6000002dae20_0;  alias, 1 drivers
v0x6000002d3c30_0 .var "control_reg", 31 0;
v0x6000002d8000_0 .var "dir", 0 0;
v0x6000002d8090_0 .var "dma_addr", 31 0;
v0x6000002d8120_0 .var "dma_base", 31 0;
v0x6000002d81b0_0 .var "dma_busy", 0 0;
v0x6000002d8240_0 .var "dma_len", 31 0;
v0x6000002d82d0_0 .var "dma_offset", 31 0;
L_0x158088640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000002d8360_0 .net "dma_ready", 0 0, L_0x158088640;  1 drivers
v0x6000002d83f0_0 .var "dma_wdata", 31 0;
v0x6000002d8480_0 .var "dma_write", 0 0;
v0x6000002d8510 .array "flux_buffer", 15 0, 31 0;
v0x6000002d85a0_0 .var "flux_counter", 31 0;
v0x6000002d8630_0 .net "flux_in", 0 0, v0x6000002dbb10_0;  1 drivers
v0x6000002d86c0_0 .var "flux_prev", 0 0;
v0x6000002d8750_0 .var "flux_rd_ptr", 3 0;
v0x6000002d87e0_0 .var "flux_timer", 31 0;
v0x6000002d8870_0 .var "flux_wr_ptr", 3 0;
v0x6000002d8900_0 .var "head_sel", 0 0;
v0x6000002d8990_0 .var "index_counter", 31 0;
v0x6000002d8a20_0 .net "index_in", 0 0, v0x6000002dbcc0_0;  1 drivers
v0x6000002d8ab0_0 .var "index_prev", 0 0;
v0x6000002d8b40_0 .var "index_sticky", 0 0;
v0x6000002d8bd0_0 .var "last_rpm_timer", 31 0;
v0x6000002d8c60_0 .var "motor_on", 0 0;
v0x6000002d8cf0_0 .var "overflow", 0 0;
v0x6000002d8d80_0 .var "rdata", 31 0;
v0x6000002d8e10_0 .net "read", 0 0, L_0x600001bd9110;  alias, 1 drivers
v0x6000002d8ea0_0 .net "ready", 0 0, L_0x1580885f8;  alias, 1 drivers
v0x6000002d8f30_0 .var "rpm_timer", 31 0;
v0x6000002d8fc0_0 .var "rpm_value", 31 0;
v0x6000002d9050_0 .net "rst_n", 0 0, v0x6000002c4750_0;  alias, 1 drivers
v0x6000002d90e0_0 .var "step", 0 0;
v0x6000002d9170_0 .net "wdata", 31 0, L_0x600001bd9960;  alias, 1 drivers
v0x6000002d9200_0 .net "write", 0 0, L_0x600001bd91f0;  alias, 1 drivers
E_0x6000025f9000/0 .event anyedge, v0x6000002d3180_0, v0x6000002d8cf0_0, v0x6000002d8b40_0, v0x6000002d81b0_0;
E_0x6000025f9000/1 .event anyedge, v0x6000002dfe70_0, v0x6000002d3c30_0, v0x6000002d8120_0, v0x6000002d8240_0;
E_0x6000025f9000/2 .event anyedge, v0x6000002d8990_0, v0x6000002d8fc0_0, v0x6000002d85a0_0;
E_0x6000025f9000 .event/or E_0x6000025f9000/0, E_0x6000025f9000/1, E_0x6000025f9000/2;
S_0x1577422e0 .scope module, "u_sigtap" "signal_tap" 2 275, 9 29 0, S_0x15770f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 1 "write";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "ready";
    .port_info 8 /INPUT 32 "probes";
P_0x160014c00 .param/l "BUFFER_DEPTH" 0 9 30, +C4<00000000000000000000000001000000>;
P_0x160014c40 .param/l "PROBE_WIDTH" 0 9 31, +C4<00000000000000000000000000100000>;
P_0x160014c80 .param/l "REG_BUF_ADDR" 1 9 58, C4<00011000>;
P_0x160014cc0 .param/l "REG_BUF_DATA" 1 9 59, C4<00011100>;
P_0x160014d00 .param/l "REG_CONTROL" 1 9 54, C4<00001000>;
P_0x160014d40 .param/l "REG_DEPTH" 1 9 60, C4<00100000>;
P_0x160014d80 .param/l "REG_ID" 1 9 52, C4<00000000>;
P_0x160014dc0 .param/l "REG_POSITION" 1 9 61, C4<00100100>;
P_0x160014e00 .param/l "REG_PROBE_SEL" 1 9 57, C4<00010100>;
P_0x160014e40 .param/l "REG_STATUS" 1 9 53, C4<00000100>;
P_0x160014e80 .param/l "REG_TRIGGER" 1 9 55, C4<00001100>;
P_0x160014ec0 .param/l "REG_TRIG_MASK" 1 9 56, C4<00010000>;
P_0x160014f00 .param/l "ST_ARMED" 1 9 77, C4<01>;
P_0x160014f40 .param/l "ST_CAPTURING" 1 9 78, C4<10>;
P_0x160014f80 .param/l "ST_DONE" 1 9 79, C4<11>;
P_0x160014fc0 .param/l "ST_IDLE" 1 9 76, C4<00>;
L_0x600001bd9b20 .functor AND 32, v0x6000002dbf00_0, v0x6000002d9cb0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x600001bd9b90 .functor AND 32, v0x6000002d9e60_0, v0x6000002d9cb0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x6000002d9320_0 .net *"_ivl_2", 31 0, L_0x600001bd9b20;  1 drivers
v0x6000002d93b0_0 .net *"_ivl_4", 31 0, L_0x600001bd9b90;  1 drivers
v0x6000002d9440_0 .net "addr", 7 0, L_0x6000001d61c0;  alias, 1 drivers
v0x6000002d94d0_0 .var "buf_addr", 31 0;
v0x6000002d9560 .array "buffer", 63 0, 31 0;
v0x6000002d95f0_0 .var "capture_depth", 31 0;
v0x6000002d9680_0 .net "clk", 0 0, v0x6000002dae20_0;  alias, 1 drivers
v0x6000002d9710_0 .var "control_reg", 31 0;
v0x6000002d97a0_0 .var/i "i", 31 0;
v0x6000002d9830_0 .var "probe_sel", 31 0;
v0x6000002d98c0_0 .net "probes", 31 0, v0x6000002dbf00_0;  1 drivers
v0x6000002d9950_0 .var "rdata", 31 0;
v0x6000002d99e0_0 .net "read", 0 0, L_0x600001bd8150;  alias, 1 drivers
v0x6000002d9a70_0 .net "ready", 0 0, L_0x1580886d0;  alias, 1 drivers
v0x6000002d9b00_0 .net "rst_n", 0 0, v0x6000002c4750_0;  alias, 1 drivers
v0x6000002d9b90_0 .var "samples_after_trig", 31 0;
v0x6000002d9c20_0 .var "state", 1 0;
v0x6000002d9cb0_0 .var "trigger_mask", 31 0;
v0x6000002d9d40_0 .net "trigger_match", 0 0, L_0x6000001d52c0;  1 drivers
v0x6000002d9dd0_0 .var "trigger_pos", 5 0;
v0x6000002d9e60_0 .var "trigger_val", 31 0;
v0x6000002d9ef0_0 .var "triggered", 0 0;
v0x6000002d9f80_0 .net "wdata", 31 0, L_0x600001bd9a40;  alias, 1 drivers
v0x6000002da010_0 .var "wr_ptr", 5 0;
v0x6000002da0a0_0 .net "write", 0 0, L_0x600001bd8070;  alias, 1 drivers
E_0x6000025f94c0/0 .event anyedge, v0x6000002d3840_0, v0x6000002d9ef0_0, v0x6000002d9c20_0, v0x6000002d9710_0;
E_0x6000025f94c0/1 .event anyedge, v0x6000002d9e60_0, v0x6000002d9cb0_0, v0x6000002d9830_0, v0x6000002d94d0_0;
v0x6000002d9560_0 .array/port v0x6000002d9560, 0;
v0x6000002d9560_1 .array/port v0x6000002d9560, 1;
v0x6000002d9560_2 .array/port v0x6000002d9560, 2;
v0x6000002d9560_3 .array/port v0x6000002d9560, 3;
E_0x6000025f94c0/2 .event anyedge, v0x6000002d9560_0, v0x6000002d9560_1, v0x6000002d9560_2, v0x6000002d9560_3;
v0x6000002d9560_4 .array/port v0x6000002d9560, 4;
v0x6000002d9560_5 .array/port v0x6000002d9560, 5;
v0x6000002d9560_6 .array/port v0x6000002d9560, 6;
v0x6000002d9560_7 .array/port v0x6000002d9560, 7;
E_0x6000025f94c0/3 .event anyedge, v0x6000002d9560_4, v0x6000002d9560_5, v0x6000002d9560_6, v0x6000002d9560_7;
v0x6000002d9560_8 .array/port v0x6000002d9560, 8;
v0x6000002d9560_9 .array/port v0x6000002d9560, 9;
v0x6000002d9560_10 .array/port v0x6000002d9560, 10;
v0x6000002d9560_11 .array/port v0x6000002d9560, 11;
E_0x6000025f94c0/4 .event anyedge, v0x6000002d9560_8, v0x6000002d9560_9, v0x6000002d9560_10, v0x6000002d9560_11;
v0x6000002d9560_12 .array/port v0x6000002d9560, 12;
v0x6000002d9560_13 .array/port v0x6000002d9560, 13;
v0x6000002d9560_14 .array/port v0x6000002d9560, 14;
v0x6000002d9560_15 .array/port v0x6000002d9560, 15;
E_0x6000025f94c0/5 .event anyedge, v0x6000002d9560_12, v0x6000002d9560_13, v0x6000002d9560_14, v0x6000002d9560_15;
v0x6000002d9560_16 .array/port v0x6000002d9560, 16;
v0x6000002d9560_17 .array/port v0x6000002d9560, 17;
v0x6000002d9560_18 .array/port v0x6000002d9560, 18;
v0x6000002d9560_19 .array/port v0x6000002d9560, 19;
E_0x6000025f94c0/6 .event anyedge, v0x6000002d9560_16, v0x6000002d9560_17, v0x6000002d9560_18, v0x6000002d9560_19;
v0x6000002d9560_20 .array/port v0x6000002d9560, 20;
v0x6000002d9560_21 .array/port v0x6000002d9560, 21;
v0x6000002d9560_22 .array/port v0x6000002d9560, 22;
v0x6000002d9560_23 .array/port v0x6000002d9560, 23;
E_0x6000025f94c0/7 .event anyedge, v0x6000002d9560_20, v0x6000002d9560_21, v0x6000002d9560_22, v0x6000002d9560_23;
v0x6000002d9560_24 .array/port v0x6000002d9560, 24;
v0x6000002d9560_25 .array/port v0x6000002d9560, 25;
v0x6000002d9560_26 .array/port v0x6000002d9560, 26;
v0x6000002d9560_27 .array/port v0x6000002d9560, 27;
E_0x6000025f94c0/8 .event anyedge, v0x6000002d9560_24, v0x6000002d9560_25, v0x6000002d9560_26, v0x6000002d9560_27;
v0x6000002d9560_28 .array/port v0x6000002d9560, 28;
v0x6000002d9560_29 .array/port v0x6000002d9560, 29;
v0x6000002d9560_30 .array/port v0x6000002d9560, 30;
v0x6000002d9560_31 .array/port v0x6000002d9560, 31;
E_0x6000025f94c0/9 .event anyedge, v0x6000002d9560_28, v0x6000002d9560_29, v0x6000002d9560_30, v0x6000002d9560_31;
v0x6000002d9560_32 .array/port v0x6000002d9560, 32;
v0x6000002d9560_33 .array/port v0x6000002d9560, 33;
v0x6000002d9560_34 .array/port v0x6000002d9560, 34;
v0x6000002d9560_35 .array/port v0x6000002d9560, 35;
E_0x6000025f94c0/10 .event anyedge, v0x6000002d9560_32, v0x6000002d9560_33, v0x6000002d9560_34, v0x6000002d9560_35;
v0x6000002d9560_36 .array/port v0x6000002d9560, 36;
v0x6000002d9560_37 .array/port v0x6000002d9560, 37;
v0x6000002d9560_38 .array/port v0x6000002d9560, 38;
v0x6000002d9560_39 .array/port v0x6000002d9560, 39;
E_0x6000025f94c0/11 .event anyedge, v0x6000002d9560_36, v0x6000002d9560_37, v0x6000002d9560_38, v0x6000002d9560_39;
v0x6000002d9560_40 .array/port v0x6000002d9560, 40;
v0x6000002d9560_41 .array/port v0x6000002d9560, 41;
v0x6000002d9560_42 .array/port v0x6000002d9560, 42;
v0x6000002d9560_43 .array/port v0x6000002d9560, 43;
E_0x6000025f94c0/12 .event anyedge, v0x6000002d9560_40, v0x6000002d9560_41, v0x6000002d9560_42, v0x6000002d9560_43;
v0x6000002d9560_44 .array/port v0x6000002d9560, 44;
v0x6000002d9560_45 .array/port v0x6000002d9560, 45;
v0x6000002d9560_46 .array/port v0x6000002d9560, 46;
v0x6000002d9560_47 .array/port v0x6000002d9560, 47;
E_0x6000025f94c0/13 .event anyedge, v0x6000002d9560_44, v0x6000002d9560_45, v0x6000002d9560_46, v0x6000002d9560_47;
v0x6000002d9560_48 .array/port v0x6000002d9560, 48;
v0x6000002d9560_49 .array/port v0x6000002d9560, 49;
v0x6000002d9560_50 .array/port v0x6000002d9560, 50;
v0x6000002d9560_51 .array/port v0x6000002d9560, 51;
E_0x6000025f94c0/14 .event anyedge, v0x6000002d9560_48, v0x6000002d9560_49, v0x6000002d9560_50, v0x6000002d9560_51;
v0x6000002d9560_52 .array/port v0x6000002d9560, 52;
v0x6000002d9560_53 .array/port v0x6000002d9560, 53;
v0x6000002d9560_54 .array/port v0x6000002d9560, 54;
v0x6000002d9560_55 .array/port v0x6000002d9560, 55;
E_0x6000025f94c0/15 .event anyedge, v0x6000002d9560_52, v0x6000002d9560_53, v0x6000002d9560_54, v0x6000002d9560_55;
v0x6000002d9560_56 .array/port v0x6000002d9560, 56;
v0x6000002d9560_57 .array/port v0x6000002d9560, 57;
v0x6000002d9560_58 .array/port v0x6000002d9560, 58;
v0x6000002d9560_59 .array/port v0x6000002d9560, 59;
E_0x6000025f94c0/16 .event anyedge, v0x6000002d9560_56, v0x6000002d9560_57, v0x6000002d9560_58, v0x6000002d9560_59;
v0x6000002d9560_60 .array/port v0x6000002d9560, 60;
v0x6000002d9560_61 .array/port v0x6000002d9560, 61;
v0x6000002d9560_62 .array/port v0x6000002d9560, 62;
v0x6000002d9560_63 .array/port v0x6000002d9560, 63;
E_0x6000025f94c0/17 .event anyedge, v0x6000002d9560_60, v0x6000002d9560_61, v0x6000002d9560_62, v0x6000002d9560_63;
E_0x6000025f94c0/18 .event anyedge, v0x6000002d95f0_0, v0x6000002d9dd0_0;
E_0x6000025f94c0 .event/or E_0x6000025f94c0/0, E_0x6000025f94c0/1, E_0x6000025f94c0/2, E_0x6000025f94c0/3, E_0x6000025f94c0/4, E_0x6000025f94c0/5, E_0x6000025f94c0/6, E_0x6000025f94c0/7, E_0x6000025f94c0/8, E_0x6000025f94c0/9, E_0x6000025f94c0/10, E_0x6000025f94c0/11, E_0x6000025f94c0/12, E_0x6000025f94c0/13, E_0x6000025f94c0/14, E_0x6000025f94c0/15, E_0x6000025f94c0/16, E_0x6000025f94c0/17, E_0x6000025f94c0/18;
L_0x6000001d52c0 .cmp/eq 32, L_0x600001bd9b20, L_0x600001bd9b90;
S_0x1577428a0 .scope module, "u_usb" "usb_controller" 2 259, 10 23 0, S_0x15770f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 1 "write";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "ready";
    .port_info 8 /OUTPUT 1 "usb_connected";
    .port_info 9 /OUTPUT 1 "usb_configured";
P_0x600000cd4c00 .param/l "REG_CONTROL" 1 10 46, C4<00001000>;
P_0x600000cd4c40 .param/l "REG_EP0" 1 10 47, C4<00001100>;
P_0x600000cd4c80 .param/l "REG_ID" 1 10 44, C4<00000000>;
P_0x600000cd4cc0 .param/l "REG_STATUS" 1 10 45, C4<00000100>;
L_0x600001bd85b0 .functor BUFZ 1, v0x6000002da2e0_0, C4<0>, C4<0>, C4<0>;
L_0x600001bd9ab0 .functor BUFZ 1, v0x6000002da250_0, C4<0>, C4<0>, C4<0>;
v0x6000002da130_0 .net "addr", 7 0, L_0x6000001d6120;  alias, 1 drivers
v0x6000002da1c0_0 .net "clk", 0 0, v0x6000002dae20_0;  alias, 1 drivers
v0x6000002da250_0 .var "configured", 0 0;
v0x6000002da2e0_0 .var "connected", 0 0;
v0x6000002da370_0 .var "control_reg", 31 0;
v0x6000002da400_0 .var "ep0_data", 31 0;
v0x6000002da490_0 .var "rdata", 31 0;
v0x6000002da520_0 .net "read", 0 0, L_0x600001bd9260;  alias, 1 drivers
v0x6000002da5b0_0 .net "ready", 0 0, L_0x158088688;  alias, 1 drivers
v0x6000002da640_0 .net "rst_n", 0 0, v0x6000002c4750_0;  alias, 1 drivers
v0x6000002da6d0_0 .net "usb_configured", 0 0, L_0x600001bd9ab0;  alias, 1 drivers
v0x6000002da760_0 .net "usb_connected", 0 0, L_0x600001bd85b0;  alias, 1 drivers
v0x6000002da7f0_0 .net "wdata", 31 0, L_0x600001bd99d0;  alias, 1 drivers
v0x6000002da880_0 .net "write", 0 0, L_0x600001bd9180;  alias, 1 drivers
E_0x6000025f9600/0 .event anyedge, v0x6000002d34e0_0, v0x6000002da250_0, v0x6000002da2e0_0, v0x6000002da370_0;
E_0x6000025f9600/1 .event anyedge, v0x6000002da400_0;
E_0x6000025f9600 .event/or E_0x6000025f9600/0, E_0x6000025f9600/1;
    .scope S_0x157737be0;
T_17 ;
    %wait E_0x6000025f8600;
    %load/vec4 v0x6000002dfcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000002df9f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000002df960_0;
    %assign/vec4 v0x6000002df9f0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x157737be0;
T_18 ;
    %wait E_0x6000025f8e00;
    %load/vec4 v0x6000002df9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_18.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_18.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_18.15, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000002df960_0, 0, 4;
    %jmp T_18.17;
T_18.0 ;
    %load/vec4 v0x6000002dfc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.18, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_18.19, 8;
T_18.18 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_18.19, 8;
 ; End of false expr.
    %blend;
T_18.19;
    %store/vec4 v0x6000002df960_0, 0, 4;
    %jmp T_18.17;
T_18.1 ;
    %load/vec4 v0x6000002dfc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.20, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_18.21, 8;
T_18.20 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_18.21, 8;
 ; End of false expr.
    %blend;
T_18.21;
    %store/vec4 v0x6000002df960_0, 0, 4;
    %jmp T_18.17;
T_18.2 ;
    %load/vec4 v0x6000002dfc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.22, 8;
    %pushi/vec4 9, 0, 4;
    %jmp/1 T_18.23, 8;
T_18.22 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_18.23, 8;
 ; End of false expr.
    %blend;
T_18.23;
    %store/vec4 v0x6000002df960_0, 0, 4;
    %jmp T_18.17;
T_18.3 ;
    %load/vec4 v0x6000002dfc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.24, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_18.25, 8;
T_18.24 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_18.25, 8;
 ; End of false expr.
    %blend;
T_18.25;
    %store/vec4 v0x6000002df960_0, 0, 4;
    %jmp T_18.17;
T_18.4 ;
    %load/vec4 v0x6000002dfc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.26, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_18.27, 8;
T_18.26 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_18.27, 8;
 ; End of false expr.
    %blend;
T_18.27;
    %store/vec4 v0x6000002df960_0, 0, 4;
    %jmp T_18.17;
T_18.5 ;
    %load/vec4 v0x6000002dfc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.28, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_18.29, 8;
T_18.28 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_18.29, 8;
 ; End of false expr.
    %blend;
T_18.29;
    %store/vec4 v0x6000002df960_0, 0, 4;
    %jmp T_18.17;
T_18.6 ;
    %load/vec4 v0x6000002dfc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.30, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_18.31, 8;
T_18.30 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_18.31, 8;
 ; End of false expr.
    %blend;
T_18.31;
    %store/vec4 v0x6000002df960_0, 0, 4;
    %jmp T_18.17;
T_18.7 ;
    %load/vec4 v0x6000002dfc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.32, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_18.33, 8;
T_18.32 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_18.33, 8;
 ; End of false expr.
    %blend;
T_18.33;
    %store/vec4 v0x6000002df960_0, 0, 4;
    %jmp T_18.17;
T_18.8 ;
    %load/vec4 v0x6000002dfc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.34, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_18.35, 8;
T_18.34 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_18.35, 8;
 ; End of false expr.
    %blend;
T_18.35;
    %store/vec4 v0x6000002df960_0, 0, 4;
    %jmp T_18.17;
T_18.9 ;
    %load/vec4 v0x6000002dfc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.36, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_18.37, 8;
T_18.36 ; End of true expr.
    %pushi/vec4 10, 0, 4;
    %jmp/0 T_18.37, 8;
 ; End of false expr.
    %blend;
T_18.37;
    %store/vec4 v0x6000002df960_0, 0, 4;
    %jmp T_18.17;
T_18.10 ;
    %load/vec4 v0x6000002dfc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.38, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_18.39, 8;
T_18.38 ; End of true expr.
    %pushi/vec4 11, 0, 4;
    %jmp/0 T_18.39, 8;
 ; End of false expr.
    %blend;
T_18.39;
    %store/vec4 v0x6000002df960_0, 0, 4;
    %jmp T_18.17;
T_18.11 ;
    %load/vec4 v0x6000002dfc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.40, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_18.41, 8;
T_18.40 ; End of true expr.
    %pushi/vec4 11, 0, 4;
    %jmp/0 T_18.41, 8;
 ; End of false expr.
    %blend;
T_18.41;
    %store/vec4 v0x6000002df960_0, 0, 4;
    %jmp T_18.17;
T_18.12 ;
    %load/vec4 v0x6000002dfc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.42, 8;
    %pushi/vec4 15, 0, 4;
    %jmp/1 T_18.43, 8;
T_18.42 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_18.43, 8;
 ; End of false expr.
    %blend;
T_18.43;
    %store/vec4 v0x6000002df960_0, 0, 4;
    %jmp T_18.17;
T_18.13 ;
    %load/vec4 v0x6000002dfc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.44, 8;
    %pushi/vec4 14, 0, 4;
    %jmp/1 T_18.45, 8;
T_18.44 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_18.45, 8;
 ; End of false expr.
    %blend;
T_18.45;
    %store/vec4 v0x6000002df960_0, 0, 4;
    %jmp T_18.17;
T_18.14 ;
    %load/vec4 v0x6000002dfc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.46, 8;
    %pushi/vec4 15, 0, 4;
    %jmp/1 T_18.47, 8;
T_18.46 ; End of true expr.
    %pushi/vec4 11, 0, 4;
    %jmp/0 T_18.47, 8;
 ; End of false expr.
    %blend;
T_18.47;
    %store/vec4 v0x6000002df960_0, 0, 4;
    %jmp T_18.17;
T_18.15 ;
    %load/vec4 v0x6000002dfc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.48, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_18.49, 8;
T_18.48 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_18.49, 8;
 ; End of false expr.
    %blend;
T_18.49;
    %store/vec4 v0x6000002df960_0, 0, 4;
    %jmp T_18.17;
T_18.17 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x157737be0;
T_19 ;
    %wait E_0x6000025f8600;
    %load/vec4 v0x6000002dfcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x6000002df7b0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x6000002df690_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000002df9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %jmp T_19.6;
T_19.2 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x6000002df690_0, 0;
    %jmp T_19.6;
T_19.3 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x6000002df7b0_0, 0;
    %jmp T_19.6;
T_19.4 ;
    %load/vec4 v0x6000002dfb10_0;
    %load/vec4 v0x6000002df7b0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000002df7b0_0, 0;
    %jmp T_19.6;
T_19.5 ;
    %load/vec4 v0x6000002df7b0_0;
    %assign/vec4 v0x6000002df690_0, 0;
    %jmp T_19.6;
T_19.6 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x157737be0;
T_20 ;
    %wait E_0x6000025f8dc0;
    %load/vec4 v0x6000002df690_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x6000002df0f0_0, 0, 7;
    %jmp T_20.12;
T_20.0 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x6000002df0f0_0, 0, 7;
    %jmp T_20.12;
T_20.1 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x6000002df0f0_0, 0, 7;
    %jmp T_20.12;
T_20.2 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x6000002df0f0_0, 0, 7;
    %jmp T_20.12;
T_20.3 ;
    %pushi/vec4 41, 0, 7;
    %store/vec4 v0x6000002df0f0_0, 0, 7;
    %jmp T_20.12;
T_20.4 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x6000002df0f0_0, 0, 7;
    %jmp T_20.12;
T_20.5 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x6000002df0f0_0, 0, 7;
    %jmp T_20.12;
T_20.6 ;
    %pushi/vec4 40, 0, 7;
    %store/vec4 v0x6000002df0f0_0, 0, 7;
    %jmp T_20.12;
T_20.7 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x6000002df0f0_0, 0, 7;
    %jmp T_20.12;
T_20.8 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x6000002df0f0_0, 0, 7;
    %jmp T_20.12;
T_20.9 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x6000002df0f0_0, 0, 7;
    %jmp T_20.12;
T_20.10 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x6000002df0f0_0, 0, 7;
    %jmp T_20.12;
T_20.12 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x157737be0;
T_21 ;
    %wait E_0x6000025f84c0;
    %load/vec4 v0x6000002df9f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %jmp T_21.2;
T_21.0 ;
    %load/vec4 v0x6000002df690_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %load/vec4 v0x6000002df210_0;
    %assign/vec4 v0x6000002df4e0_0, 0;
    %jmp T_21.6;
T_21.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002df060_0, 0;
    %jmp T_21.6;
T_21.4 ;
    %pushi/vec4 4211146753, 0, 32;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000002df4e0_0, 4, 5;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
    %jmp T_21.2;
T_21.1 ;
    %load/vec4 v0x6000002df690_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_21.7, 4;
    %load/vec4 v0x6000002dfb10_0;
    %assign/vec4 v0x6000002df060_0, 0;
    %jmp T_21.8;
T_21.7 ;
    %load/vec4 v0x6000002dfb10_0;
    %load/vec4 v0x6000002df4e0_0;
    %parti/s 63, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000002df4e0_0, 0;
T_21.8 ;
    %jmp T_21.2;
T_21.2 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x157737be0;
T_22 ;
    %wait E_0x6000025f8640;
    %load/vec4 v0x6000002df9f0_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dfba0_0, 0;
    %jmp T_22.3;
T_22.0 ;
    %load/vec4 v0x6000002df7b0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x6000002dfba0_0, 0;
    %jmp T_22.3;
T_22.1 ;
    %load/vec4 v0x6000002df450_0;
    %assign/vec4 v0x6000002dfba0_0, 0;
    %jmp T_22.3;
T_22.3 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x15770fb30;
T_23 ;
    %wait E_0x6000025f8600;
    %load/vec4 v0x6000002ddef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002ddc20_0, 0;
    %pushi/vec4 0, 0, 41;
    %assign/vec4 v0x6000002dd8c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000002dd950_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000002dda70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x6000002ddcb0_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %jmp T_23.6;
T_23.4 ;
    %pushi/vec4 0, 0, 17;
    %concati/vec4 1, 0, 3;
    %load/vec4 v0x6000002dd950_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 7, 0, 6;
    %concati/vec4 1, 0, 4;
    %assign/vec4 v0x6000002ddc20_0, 0;
    %jmp T_23.6;
T_23.5 ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x6000002dd710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000002dd950_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000002dd8c0_0, 0;
    %jmp T_23.6;
T_23.6 ;
    %pop/vec4 1;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x6000002ddb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.7, 8;
    %load/vec4 v0x6000002ddcb0_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %jmp T_23.11;
T_23.9 ;
    %load/vec4 v0x6000002dddd0_0;
    %load/vec4 v0x6000002ddc20_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000002ddc20_0, 0;
    %jmp T_23.11;
T_23.10 ;
    %load/vec4 v0x6000002dddd0_0;
    %load/vec4 v0x6000002dd8c0_0;
    %parti/s 40, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000002dd8c0_0, 0;
    %jmp T_23.11;
T_23.11 ;
    %pop/vec4 1;
T_23.7 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x15770fb30;
T_24 ;
    %wait E_0x6000025f8640;
    %load/vec4 v0x6000002ddcb0_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dde60_0, 0;
    %jmp T_24.3;
T_24.0 ;
    %load/vec4 v0x6000002ddc20_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x6000002dde60_0, 0;
    %jmp T_24.3;
T_24.1 ;
    %load/vec4 v0x6000002dd8c0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x6000002dde60_0, 0;
    %jmp T_24.3;
T_24.3 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x15770fb30;
T_25 ;
    %wait E_0x6000025f8600;
    %load/vec4 v0x6000002ddef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x6000002dd5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002dd9e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000002dd680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dd7a0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dd7a0_0, 0;
    %load/vec4 v0x6000002ddb90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_25.5, 10;
    %load/vec4 v0x6000002ddcb0_0;
    %pushi/vec4 17, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.4, 9;
    %load/vec4 v0x6000002dd8c0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_25.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x6000002dd8c0_0;
    %parti/s 7, 34, 7;
    %assign/vec4 v0x6000002dd5f0_0, 0;
    %load/vec4 v0x6000002dd8c0_0;
    %parti/s 32, 2, 3;
    %assign/vec4 v0x6000002dd9e0_0, 0;
    %load/vec4 v0x6000002dd8c0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000002dd680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002dd7a0_0, 0;
T_25.2 ;
    %load/vec4 v0x6000002ddb90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_25.9, 10;
    %load/vec4 v0x6000002ddcb0_0;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.8, 9;
    %load/vec4 v0x6000002ddc20_0;
    %parti/s 2, 16, 6;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_25.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000002dd950_0, 0;
T_25.6 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x15770fb30;
T_26 ;
    %wait E_0x6000025f8600;
    %load/vec4 v0x6000002ddef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000002dd950_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x6000002dd560_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_26.5, 10;
    %load/vec4 v0x6000002dd830_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_26.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.4, 9;
    %load/vec4 v0x6000002dd950_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_26.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x6000002dd830_0;
    %assign/vec4 v0x6000002dd950_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x15770f0e0;
T_27 ;
    %wait E_0x6000025f8440;
    %load/vec4 v0x6000002d3e70_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 7;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 7;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 7;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 7;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 7;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 7;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 7;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002d54d0_0, 0, 32;
    %jmp T_27.8;
T_27.0 ;
    %pushi/vec4 6274, 0, 32;
    %store/vec4 v0x6000002d54d0_0, 0, 32;
    %jmp T_27.8;
T_27.1 ;
    %pushi/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 10;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x6000002dc1b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000002d3d50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x6000002d54d0_0, 0, 32;
    %jmp T_27.8;
T_27.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002d54d0_0, 0, 32;
    %jmp T_27.8;
T_27.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002d54d0_0, 0, 32;
    %jmp T_27.8;
T_27.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002d54d0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002d54d0_0, 4, 3;
    %pushi/vec4 32, 0, 7;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002d54d0_0, 4, 7;
    %load/vec4 v0x6000002dc3f0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002d54d0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002d54d0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002d54d0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002d54d0_0, 4, 1;
    %load/vec4 v0x6000002dc870_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002d54d0_0, 4, 3;
    %load/vec4 v0x6000002dca20_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002d54d0_0, 4, 1;
    %load/vec4 v0x6000002dc990_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002d54d0_0, 4, 1;
    %load/vec4 v0x6000002dc5a0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002d54d0_0, 4, 1;
    %load/vec4 v0x6000002dc480_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000002d54d0_0, 4, 3;
    %jmp T_27.8;
T_27.5 ;
    %load/vec4 v0x6000002dc510_0;
    %store/vec4 v0x6000002d54d0_0, 0, 32;
    %jmp T_27.8;
T_27.6 ;
    %load/vec4 v0x6000002dc2d0_0;
    %store/vec4 v0x6000002d54d0_0, 0, 32;
    %jmp T_27.8;
T_27.8 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x15770f0e0;
T_28 ;
    %wait E_0x6000025f8400;
    %load/vec4 v0x6000002dc240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d3de0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000002dc000_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d3de0_0, 0;
    %load/vec4 v0x6000002d4510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.4, 9;
    %load/vec4 v0x6000002d3de0_0;
    %nor/r;
    %and;
T_28.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002d3de0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000002dc000_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x15770f0e0;
T_29 ;
    %wait E_0x6000025f8400;
    %load/vec4 v0x6000002dc240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d3d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dc1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dc120_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000002dc480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dc5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dc990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dca20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000002dc870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002dc510_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x6000002d4510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_29.4, 9;
    %load/vec4 v0x6000002d3f00_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x6000002d3e70_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 7;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 7;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 7;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 7;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %jmp T_29.9;
T_29.5 ;
    %load/vec4 v0x6000002dc090_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x6000002d3d50_0, 0;
    %load/vec4 v0x6000002dc090_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x6000002dc1b0_0, 0;
    %load/vec4 v0x6000002dc090_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x6000002dc120_0, 0;
    %jmp T_29.9;
T_29.6 ;
    %load/vec4 v0x6000002dc090_0;
    %parti/s 3, 1, 2;
    %assign/vec4 v0x6000002dc480_0, 0;
    %load/vec4 v0x6000002dc090_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v0x6000002dc5a0_0, 0;
    %load/vec4 v0x6000002dc090_0;
    %parti/s 1, 10, 5;
    %assign/vec4 v0x6000002dc990_0, 0;
    %load/vec4 v0x6000002dc090_0;
    %parti/s 1, 11, 5;
    %assign/vec4 v0x6000002dca20_0, 0;
    %load/vec4 v0x6000002dc090_0;
    %parti/s 3, 12, 5;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_29.10, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000002dc870_0, 0;
T_29.10 ;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x6000002dc090_0;
    %assign/vec4 v0x6000002dc510_0, 0;
    %jmp T_29.9;
T_29.8 ;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x15770f0e0;
T_30 ;
    %wait E_0x6000025f8400;
    %load/vec4 v0x6000002dc240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000002dc3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dc900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dcb40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002dc750_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000002dcab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dc360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002dc2d0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dc900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dcb40_0, 0;
    %load/vec4 v0x6000002dc3f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000002dc3f0_0, 0;
    %jmp T_30.6;
T_30.2 ;
    %load/vec4 v0x6000002d4510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.9, 9;
    %load/vec4 v0x6000002d3f00_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.7, 8;
    %load/vec4 v0x6000002d3e70_0;
    %cmpi/e 60, 0, 7;
    %jmp/0xz  T_30.10, 4;
    %load/vec4 v0x6000002dc090_0;
    %assign/vec4 v0x6000002dc750_0, 0;
    %load/vec4 v0x6000002dc480_0;
    %assign/vec4 v0x6000002dcab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002dcb40_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6000002dc3f0_0, 0;
    %jmp T_30.11;
T_30.10 ;
    %load/vec4 v0x6000002d3e70_0;
    %cmpi/e 57, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_30.14, 4;
    %load/vec4 v0x6000002dc990_0;
    %and;
T_30.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002dc360_0, 0;
T_30.12 ;
T_30.11 ;
    %jmp T_30.8;
T_30.7 ;
    %load/vec4 v0x6000002d4510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.17, 9;
    %load/vec4 v0x6000002d3f00_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.15, 8;
    %load/vec4 v0x6000002d3e70_0;
    %cmpi/e 60, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_30.20, 4;
    %load/vec4 v0x6000002dca20_0;
    %and;
T_30.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002dc360_0, 0;
T_30.18 ;
T_30.15 ;
T_30.8 ;
    %load/vec4 v0x6000002dc360_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.23, 9;
    %load/vec4 v0x6000002dc3f0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.21, 8;
    %load/vec4 v0x6000002dc480_0;
    %assign/vec4 v0x6000002dcab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002dc900_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000002dc3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dc360_0, 0;
T_30.21 ;
    %jmp T_30.6;
T_30.3 ;
    %load/vec4 v0x6000002dc630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.24, 8;
    %load/vec4 v0x6000002dc6c0_0;
    %assign/vec4 v0x6000002dc2d0_0, 0;
    %load/vec4 v0x6000002dc7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.26, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000002dc870_0, 0;
T_30.26 ;
    %load/vec4 v0x6000002dc5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.28, 8;
    %load/vec4 v0x6000002dc510_0;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0x6000002dc480_0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x6000002dc510_0, 0;
T_30.28 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000002dc3f0_0, 0;
T_30.24 ;
    %jmp T_30.6;
T_30.4 ;
    %load/vec4 v0x6000002dc630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.30, 8;
    %load/vec4 v0x6000002dc7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.32, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000002dc870_0, 0;
T_30.32 ;
    %load/vec4 v0x6000002dc5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.34, 8;
    %load/vec4 v0x6000002dc510_0;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0x6000002dc480_0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x6000002dc510_0, 0;
T_30.34 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000002dc3f0_0, 0;
T_30.30 ;
    %jmp T_30.6;
T_30.6 ;
    %pop/vec4 1;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x157735650;
T_31 ;
    %wait E_0x6000025f8100;
    %load/vec4 v0x6000002d2250_0;
    %parti/s 16, 16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 16;
    %cmp/z;
    %jmp/1 T_31.0, 4;
    %dup/vec4;
    %pushi/vec4 4096, 4095, 16;
    %cmp/z;
    %jmp/1 T_31.1, 4;
    %dup/vec4;
    %pushi/vec4 16384, 0, 16;
    %cmp/z;
    %jmp/1 T_31.2, 4;
    %dup/vec4;
    %pushi/vec4 16385, 0, 16;
    %cmp/z;
    %jmp/1 T_31.3, 4;
    %dup/vec4;
    %pushi/vec4 16386, 0, 16;
    %cmp/z;
    %jmp/1 T_31.4, 4;
    %dup/vec4;
    %pushi/vec4 16387, 0, 16;
    %cmp/z;
    %jmp/1 T_31.5, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000002d3ba0_0, 0, 4;
    %jmp T_31.7;
T_31.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000002d3ba0_0, 0, 4;
    %jmp T_31.7;
T_31.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000002d3ba0_0, 0, 4;
    %jmp T_31.7;
T_31.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6000002d3ba0_0, 0, 4;
    %jmp T_31.7;
T_31.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6000002d3ba0_0, 0, 4;
    %jmp T_31.7;
T_31.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6000002d3ba0_0, 0, 4;
    %jmp T_31.7;
T_31.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6000002d3ba0_0, 0, 4;
    %jmp T_31.7;
T_31.7 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x157735650;
T_32 ;
    %wait E_0x6000025f8080;
    %load/vec4 v0x6000002d3ba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x6000002d26d0_0, 0, 32;
    %jmp T_32.7;
T_32.0 ;
    %load/vec4 v0x6000002d2910_0;
    %store/vec4 v0x6000002d26d0_0, 0, 32;
    %jmp T_32.7;
T_32.1 ;
    %load/vec4 v0x6000002d2b50_0;
    %store/vec4 v0x6000002d26d0_0, 0, 32;
    %jmp T_32.7;
T_32.2 ;
    %load/vec4 v0x6000002d2eb0_0;
    %store/vec4 v0x6000002d26d0_0, 0, 32;
    %jmp T_32.7;
T_32.3 ;
    %load/vec4 v0x6000002d3210_0;
    %store/vec4 v0x6000002d26d0_0, 0, 32;
    %jmp T_32.7;
T_32.4 ;
    %load/vec4 v0x6000002d3570_0;
    %store/vec4 v0x6000002d26d0_0, 0, 32;
    %jmp T_32.7;
T_32.5 ;
    %load/vec4 v0x6000002d38d0_0;
    %store/vec4 v0x6000002d26d0_0, 0, 32;
    %jmp T_32.7;
T_32.7 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x157735650;
T_33 ;
    %wait E_0x6000025f8000;
    %load/vec4 v0x6000002d3ba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000002d2760_0, 0, 1;
    %jmp T_33.7;
T_33.0 ;
    %load/vec4 v0x6000002d2a30_0;
    %store/vec4 v0x6000002d2760_0, 0, 1;
    %jmp T_33.7;
T_33.1 ;
    %load/vec4 v0x6000002d2c70_0;
    %store/vec4 v0x6000002d2760_0, 0, 1;
    %jmp T_33.7;
T_33.2 ;
    %load/vec4 v0x6000002d2fd0_0;
    %store/vec4 v0x6000002d2760_0, 0, 1;
    %jmp T_33.7;
T_33.3 ;
    %load/vec4 v0x6000002d3330_0;
    %store/vec4 v0x6000002d2760_0, 0, 1;
    %jmp T_33.7;
T_33.4 ;
    %load/vec4 v0x6000002d3690_0;
    %store/vec4 v0x6000002d2760_0, 0, 1;
    %jmp T_33.7;
T_33.5 ;
    %load/vec4 v0x6000002d39f0_0;
    %store/vec4 v0x6000002d2760_0, 0, 1;
    %jmp T_33.7;
T_33.7 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x157737ed0;
T_34 ;
    %wait E_0x6000025f9000;
    %load/vec4 v0x6000002dfde0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002d8d80_0, 0, 32;
    %jmp T_34.8;
T_34.0 ;
    %pushi/vec4 0, 0, 24;
    %concati/vec4 0, 0, 3;
    %load/vec4 v0x6000002d8cf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000002d8b40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000002d81b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000002dfe70_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %store/vec4 v0x6000002d8d80_0, 0, 32;
    %jmp T_34.8;
T_34.1 ;
    %load/vec4 v0x6000002d3c30_0;
    %store/vec4 v0x6000002d8d80_0, 0, 32;
    %jmp T_34.8;
T_34.2 ;
    %load/vec4 v0x6000002d8120_0;
    %store/vec4 v0x6000002d8d80_0, 0, 32;
    %jmp T_34.8;
T_34.3 ;
    %load/vec4 v0x6000002d8240_0;
    %store/vec4 v0x6000002d8d80_0, 0, 32;
    %jmp T_34.8;
T_34.4 ;
    %load/vec4 v0x6000002d8990_0;
    %store/vec4 v0x6000002d8d80_0, 0, 32;
    %jmp T_34.8;
T_34.5 ;
    %load/vec4 v0x6000002d8fc0_0;
    %store/vec4 v0x6000002d8d80_0, 0, 32;
    %jmp T_34.8;
T_34.6 ;
    %load/vec4 v0x6000002d85a0_0;
    %store/vec4 v0x6000002d8d80_0, 0, 32;
    %jmp T_34.8;
T_34.8 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x157737ed0;
T_35 ;
    %wait E_0x6000025f8400;
    %load/vec4 v0x6000002d9050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d3c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d8120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d8240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d8c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d8900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d8000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d90e0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x6000002d9200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x6000002dfde0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %jmp T_35.7;
T_35.4 ;
    %load/vec4 v0x6000002d9170_0;
    %assign/vec4 v0x6000002d3c30_0, 0;
    %load/vec4 v0x6000002d9170_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x6000002d8c60_0, 0;
    %load/vec4 v0x6000002d9170_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x6000002d8900_0, 0;
    %load/vec4 v0x6000002d9170_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x6000002d8000_0, 0;
    %load/vec4 v0x6000002d9170_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v0x6000002d90e0_0, 0;
    %jmp T_35.7;
T_35.5 ;
    %load/vec4 v0x6000002d9170_0;
    %assign/vec4 v0x6000002d8120_0, 0;
    %jmp T_35.7;
T_35.6 ;
    %load/vec4 v0x6000002d9170_0;
    %assign/vec4 v0x6000002d8240_0, 0;
    %jmp T_35.7;
T_35.7 ;
    %pop/vec4 1;
    %jmp T_35.3;
T_35.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d90e0_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x157737ed0;
T_36 ;
    %wait E_0x6000025f8400;
    %load/vec4 v0x6000002d9050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d8b40_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x6000002d8e10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.4, 9;
    %load/vec4 v0x6000002dfde0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d8b40_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x6000002d8a20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.7, 9;
    %load/vec4 v0x6000002d8ab0_0;
    %nor/r;
    %and;
T_36.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002d8b40_0, 0;
T_36.5 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x157737ed0;
T_37 ;
    %wait E_0x6000025f8400;
    %load/vec4 v0x6000002d9050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dfe70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d82d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d85a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d8cf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000002d8870_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000002d8750_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x6000002d3c30_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.4, 9;
    %load/vec4 v0x6000002dfe70_0;
    %nor/r;
    %and;
T_37.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002dfe70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d82d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d85a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d8cf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000002d8870_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000002d8750_0, 0;
T_37.2 ;
    %load/vec4 v0x6000002d3c30_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.7, 9;
    %load/vec4 v0x6000002dfe70_0;
    %and;
T_37.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002dfe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000002d3c30_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000002d3c30_0, 4, 5;
T_37.5 ;
    %load/vec4 v0x6000002dfe70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.10, 9;
    %load/vec4 v0x6000002d8870_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x6000002d8750_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_37.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002d8cf0_0, 0;
T_37.8 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x157737ed0;
T_38 ;
    %wait E_0x6000025f8400;
    %load/vec4 v0x6000002d9050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d87e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d86c0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x6000002d8630_0;
    %assign/vec4 v0x6000002d86c0_0, 0;
    %load/vec4 v0x6000002d87e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x6000002d87e0_0, 0;
    %load/vec4 v0x6000002d8630_0;
    %load/vec4 v0x6000002d86c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_38.4, 4;
    %load/vec4 v0x6000002dfe70_0;
    %and;
T_38.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x6000002d87e0_0;
    %load/vec4 v0x6000002d8870_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002d8510, 0, 4;
    %load/vec4 v0x6000002d8870_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000002d8870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d87e0_0, 0;
    %load/vec4 v0x6000002d85a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x6000002d85a0_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x157737ed0;
T_39 ;
    %wait E_0x6000025f8400;
    %load/vec4 v0x6000002d9050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d8480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d8090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d83f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d81b0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d8480_0, 0;
    %load/vec4 v0x6000002d8750_0;
    %load/vec4 v0x6000002d8870_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_39.5, 4;
    %load/vec4 v0x6000002d8480_0;
    %nor/r;
    %and;
T_39.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_39.4, 9;
    %load/vec4 v0x6000002d82d0_0;
    %load/vec4 v0x6000002d8240_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_39.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x6000002d8120_0;
    %load/vec4 v0x6000002d82d0_0;
    %add;
    %assign/vec4 v0x6000002d8090_0, 0;
    %load/vec4 v0x6000002d8750_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6000002d8510, 4;
    %assign/vec4 v0x6000002d83f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002d8480_0, 0;
    %load/vec4 v0x6000002d8750_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000002d8750_0, 0;
    %load/vec4 v0x6000002d82d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x6000002d82d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002d81b0_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x6000002d8480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_39.8, 9;
    %load/vec4 v0x6000002d8360_0;
    %and;
T_39.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d81b0_0, 0;
T_39.6 ;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x157737ed0;
T_40 ;
    %wait E_0x6000025f8400;
    %load/vec4 v0x6000002d9050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d8990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d8ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d8f30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d8bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d8fc0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x6000002d8a20_0;
    %assign/vec4 v0x6000002d8ab0_0, 0;
    %load/vec4 v0x6000002d8f30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x6000002d8f30_0, 0;
    %load/vec4 v0x6000002d8a20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.4, 9;
    %load/vec4 v0x6000002d8ab0_0;
    %nor/r;
    %and;
T_40.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x6000002d8990_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x6000002d8990_0, 0;
    %load/vec4 v0x6000002d8f30_0;
    %assign/vec4 v0x6000002d8bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d8f30_0, 0;
    %load/vec4 v0x6000002d8f30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_40.5, 5;
    %pushi/vec4 3000000000, 0, 32;
    %load/vec4 v0x6000002d8f30_0;
    %div;
    %assign/vec4 v0x6000002d8fc0_0, 0;
T_40.5 ;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x1577428a0;
T_41 ;
    %wait E_0x6000025f9600;
    %load/vec4 v0x6000002da130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002da490_0, 0, 32;
    %jmp T_41.5;
T_41.0 ;
    %pushi/vec4 95551489, 0, 32;
    %store/vec4 v0x6000002da490_0, 0, 32;
    %jmp T_41.5;
T_41.1 ;
    %pushi/vec4 0, 0, 28;
    %concati/vec4 0, 0, 2;
    %load/vec4 v0x6000002da250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000002da2e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000002da490_0, 0, 32;
    %jmp T_41.5;
T_41.2 ;
    %load/vec4 v0x6000002da370_0;
    %store/vec4 v0x6000002da490_0, 0, 32;
    %jmp T_41.5;
T_41.3 ;
    %load/vec4 v0x6000002da400_0;
    %store/vec4 v0x6000002da490_0, 0, 32;
    %jmp T_41.5;
T_41.5 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x1577428a0;
T_42 ;
    %wait E_0x6000025f8400;
    %load/vec4 v0x6000002da640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002da370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002da400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002da2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002da250_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x6000002da880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x6000002da130_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %jmp T_42.6;
T_42.4 ;
    %load/vec4 v0x6000002da7f0_0;
    %assign/vec4 v0x6000002da370_0, 0;
    %load/vec4 v0x6000002da7f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x6000002da2e0_0, 0;
    %load/vec4 v0x6000002da7f0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x6000002da250_0, 0;
    %jmp T_42.6;
T_42.5 ;
    %load/vec4 v0x6000002da7f0_0;
    %assign/vec4 v0x6000002da400_0, 0;
    %jmp T_42.6;
T_42.6 ;
    %pop/vec4 1;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x1577422e0;
T_43 ;
    %wait E_0x6000025f94c0;
    %load/vec4 v0x6000002d9440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002d9950_0, 0, 32;
    %jmp T_43.11;
T_43.0 ;
    %pushi/vec4 1365704705, 0, 32;
    %store/vec4 v0x6000002d9950_0, 0, 32;
    %jmp T_43.11;
T_43.1 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x6000002d9ef0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000002d9c20_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000002d9c20_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000002d9c20_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000002d9950_0, 0, 32;
    %jmp T_43.11;
T_43.2 ;
    %load/vec4 v0x6000002d9710_0;
    %store/vec4 v0x6000002d9950_0, 0, 32;
    %jmp T_43.11;
T_43.3 ;
    %load/vec4 v0x6000002d9e60_0;
    %store/vec4 v0x6000002d9950_0, 0, 32;
    %jmp T_43.11;
T_43.4 ;
    %load/vec4 v0x6000002d9cb0_0;
    %store/vec4 v0x6000002d9950_0, 0, 32;
    %jmp T_43.11;
T_43.5 ;
    %load/vec4 v0x6000002d9830_0;
    %store/vec4 v0x6000002d9950_0, 0, 32;
    %jmp T_43.11;
T_43.6 ;
    %load/vec4 v0x6000002d94d0_0;
    %store/vec4 v0x6000002d9950_0, 0, 32;
    %jmp T_43.11;
T_43.7 ;
    %load/vec4 v0x6000002d94d0_0;
    %parti/s 6, 0, 2;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x6000002d9560, 4;
    %store/vec4 v0x6000002d9950_0, 0, 32;
    %jmp T_43.11;
T_43.8 ;
    %load/vec4 v0x6000002d95f0_0;
    %store/vec4 v0x6000002d9950_0, 0, 32;
    %jmp T_43.11;
T_43.9 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x6000002d9dd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x6000002d9950_0, 0, 32;
    %jmp T_43.11;
T_43.11 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x1577422e0;
T_44 ;
    %wait E_0x6000025f8400;
    %load/vec4 v0x6000002d9b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d9710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d9e60_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x6000002d9cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d9830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d94d0_0, 0;
    %pushi/vec4 64, 0, 32;
    %assign/vec4 v0x6000002d95f0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x6000002da0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x6000002d9440_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_44.8, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_44.9, 6;
    %jmp T_44.10;
T_44.4 ;
    %load/vec4 v0x6000002d9f80_0;
    %assign/vec4 v0x6000002d9710_0, 0;
    %jmp T_44.10;
T_44.5 ;
    %load/vec4 v0x6000002d9f80_0;
    %assign/vec4 v0x6000002d9e60_0, 0;
    %jmp T_44.10;
T_44.6 ;
    %load/vec4 v0x6000002d9f80_0;
    %assign/vec4 v0x6000002d9cb0_0, 0;
    %jmp T_44.10;
T_44.7 ;
    %load/vec4 v0x6000002d9f80_0;
    %assign/vec4 v0x6000002d9830_0, 0;
    %jmp T_44.10;
T_44.8 ;
    %load/vec4 v0x6000002d9f80_0;
    %assign/vec4 v0x6000002d94d0_0, 0;
    %jmp T_44.10;
T_44.9 ;
    %load/vec4 v0x6000002d9f80_0;
    %cmpi/u 64, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_44.11, 8;
    %pushi/vec4 64, 0, 32;
    %jmp/1 T_44.12, 8;
T_44.11 ; End of true expr.
    %load/vec4 v0x6000002d9f80_0;
    %jmp/0 T_44.12, 8;
 ; End of false expr.
    %blend;
T_44.12;
    %assign/vec4 v0x6000002d95f0_0, 0;
    %jmp T_44.10;
T_44.10 ;
    %pop/vec4 1;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x1577422e0;
T_45 ;
    %wait E_0x6000025f8400;
    %load/vec4 v0x6000002d9b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000002d9c20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x6000002da010_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x6000002d9dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d9b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d9ef0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x6000002d9c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %jmp T_45.6;
T_45.2 ;
    %load/vec4 v0x6000002d9710_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000002d9c20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x6000002da010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002d9ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d9b90_0, 0;
T_45.7 ;
    %jmp T_45.6;
T_45.3 ;
    %load/vec4 v0x6000002d98c0_0;
    %load/vec4 v0x6000002da010_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002d9560, 0, 4;
    %load/vec4 v0x6000002da010_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x6000002da010_0, 0;
    %load/vec4 v0x6000002d9d40_0;
    %flag_set/vec4 8;
    %jmp/1 T_45.11, 8;
    %load/vec4 v0x6000002d9710_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_45.11;
    %jmp/0xz  T_45.9, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6000002d9c20_0, 0;
    %load/vec4 v0x6000002da010_0;
    %assign/vec4 v0x6000002d9dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002d9ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002d9b90_0, 0;
T_45.9 ;
    %load/vec4 v0x6000002d9710_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.12, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000002d9c20_0, 0;
T_45.12 ;
    %jmp T_45.6;
T_45.4 ;
    %load/vec4 v0x6000002d98c0_0;
    %load/vec4 v0x6000002da010_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002d9560, 0, 4;
    %load/vec4 v0x6000002da010_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x6000002da010_0, 0;
    %load/vec4 v0x6000002d9b90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x6000002d9b90_0, 0;
    %load/vec4 v0x6000002d95f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x6000002d9b90_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_45.14, 5;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6000002d9c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6000002d9710_0, 4, 5;
T_45.14 ;
    %jmp T_45.6;
T_45.5 ;
    %load/vec4 v0x6000002d9710_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.16, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000002d9c20_0, 0;
T_45.16 ;
    %jmp T_45.6;
T_45.6 ;
    %pop/vec4 1;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x1577422e0;
T_46 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002d97a0_0, 0, 32;
T_46.0 ;
    %load/vec4 v0x6000002d97a0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_46.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x6000002d97a0_0;
    %store/vec4a v0x6000002d9560, 4, 0;
    %load/vec4 v0x6000002d97a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002d97a0_0, 0, 32;
    %jmp T_46.0;
T_46.1 ;
    %end;
    .thread T_46;
    .scope S_0x15770f5e0;
T_47 ;
    %pushi/vec4 4211147008, 0, 32;
    %store/vec4 v0x6000002c50e0_0, 0, 32;
    %end;
    .thread T_47;
    .scope S_0x15770f5e0;
T_48 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002dbc30_0, 0, 32;
T_48.0 ;
    %load/vec4 v0x6000002dbc30_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_48.1, 5;
    %pushi/vec4 2953248768, 0, 32;
    %load/vec4 v0x6000002dbc30_0;
    %add;
    %ix/getv/s 4, v0x6000002dbc30_0;
    %store/vec4a v0x6000002c4480, 4, 0;
    %load/vec4 v0x6000002dbc30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dbc30_0, 0, 32;
    %jmp T_48.0;
T_48.1 ;
    %pushi/vec4 318767104, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002c4480, 4, 0;
    %end;
    .thread T_48;
    .scope S_0x15770f5e0;
T_49 ;
    %wait E_0x6000025f8480;
    %load/vec4 v0x6000002c4630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x6000002c43f0_0;
    %parti/s 14, 2, 3;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x6000002c4480, 4;
    %assign/vec4 v0x6000002c45a0_0, 0;
T_49.0 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x15770f5e0;
T_50 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002dbc30_0, 0, 32;
T_50.0 ;
    %load/vec4 v0x6000002dbc30_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_50.1, 5;
    %pushi/vec4 1509949440, 0, 32;
    %load/vec4 v0x6000002dbc30_0;
    %add;
    %ix/getv/s 4, v0x6000002dbc30_0;
    %store/vec4a v0x6000002c4000, 4, 0;
    %load/vec4 v0x6000002dbc30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dbc30_0, 0, 32;
    %jmp T_50.0;
T_50.1 ;
    %end;
    .thread T_50;
    .scope S_0x15770f5e0;
T_51 ;
    %wait E_0x6000025f8480;
    %load/vec4 v0x6000002c41b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x6000002dfd50_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x6000002c4000, 4;
    %assign/vec4 v0x6000002c4120_0, 0;
T_51.0 ;
    %load/vec4 v0x6000002c4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x6000002c42d0_0;
    %load/vec4 v0x6000002dfd50_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002c4000, 0, 4;
T_51.2 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x15770f5e0;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002c54d0_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_0x15770f5e0;
T_53 ;
    %delay 50000, 0;
    %load/vec4 v0x6000002c54d0_0;
    %inv;
    %store/vec4 v0x6000002c54d0_0, 0, 1;
    %jmp T_53;
    .thread T_53;
    .scope S_0x15770f5e0;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002dae20_0, 0, 1;
    %end;
    .thread T_54;
    .scope S_0x15770f5e0;
T_55 ;
    %delay 5000, 0;
    %load/vec4 v0x6000002dae20_0;
    %inv;
    %store/vec4 v0x6000002dae20_0, 0, 1;
    %jmp T_55;
    .thread T_55;
    .scope S_0x15770f5e0;
T_56 ;
    %vpi_call 2 395 "$display", "\000" {0 0 0};
    %vpi_call 2 396 "$display", "===========================================" {0 0 0};
    %vpi_call 2 397 "$display", "  Layer 5: Peripheral Subsystems Test" {0 0 0};
    %vpi_call 2 398 "$display", "  FluxRipper Simulation" {0 0 0};
    %vpi_call 2 399 "$display", "===========================================" {0 0 0};
    %vpi_call 2 400 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002dba80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002dbe70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002c5680_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000002c5710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002c5560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002c57a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002c4750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002dbb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002dbcc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002dbf00_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000002c4750_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000002c57a0_0, 0, 1;
    %delay 200000, 0;
    %fork TD_tb_peripherals.jtag_reset, S_0x15773cd10;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000002c5680_0, 0, 32;
    %vpi_call 2 425 "$display", "Test %0d: Disk Controller Status Read", v0x6000002c5680_0 {0 0 0};
    %pushi/vec4 1073807360, 0, 32;
    %store/vec4 v0x6000002de010_0, 0, 32;
    %fork TD_tb_peripherals.jtag_mem_read, S_0x15773d7f0;
    %join;
    %load/vec4 v0x6000002de0a0_0;
    %store/vec4 v0x6000002dad90_0, 0, 32;
    %load/vec4 v0x6000002dad90_0;
    %parti/s 1, 0, 2;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_56.0, 4;
    %vpi_call 2 430 "$display", "  FAIL: DISK_STATUS ready=0 (expected 1)" {0 0 0};
    %vpi_call 2 431 "$display", "        Got: 0x%08X", v0x6000002dad90_0 {0 0 0};
    %load/vec4 v0x6000002dba80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dba80_0, 0, 32;
    %jmp T_56.1;
T_56.0 ;
    %vpi_call 2 434 "$display", "  DISK_STATUS = 0x%08X (ready=1)", v0x6000002dad90_0 {0 0 0};
    %vpi_call 2 435 "$display", "  PASS" {0 0 0};
    %load/vec4 v0x6000002dbe70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dbe70_0, 0, 32;
T_56.1 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x6000002c5680_0, 0, 32;
    %vpi_call 2 443 "$display", "Test %0d: Disk Motor Control", v0x6000002c5680_0 {0 0 0};
    %pushi/vec4 1073807364, 0, 32;
    %store/vec4 v0x6000002de130_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x6000002de1c0_0, 0, 32;
    %fork TD_tb_peripherals.jtag_mem_write, S_0x15773d960;
    %join;
    %pushi/vec4 20, 0, 32;
T_56.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_56.3, 5;
    %jmp/1 T_56.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000025f8480;
    %jmp T_56.2;
T_56.3 ;
    %pop/vec4 1;
    %load/vec4 v0x6000002dbde0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_56.4, 4;
    %vpi_call 2 450 "$display", "  FAIL: motor_on=%b (expected 1)", v0x6000002dbde0_0 {0 0 0};
    %load/vec4 v0x6000002dba80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dba80_0, 0, 32;
    %jmp T_56.5;
T_56.4 ;
    %vpi_call 2 453 "$display", "  Motor ON: motor_on=%b", v0x6000002dbde0_0 {0 0 0};
T_56.5 ;
    %pushi/vec4 1073807364, 0, 32;
    %store/vec4 v0x6000002de130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002de1c0_0, 0, 32;
    %fork TD_tb_peripherals.jtag_mem_write, S_0x15773d960;
    %join;
    %pushi/vec4 20, 0, 32;
T_56.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_56.7, 5;
    %jmp/1 T_56.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000025f8480;
    %jmp T_56.6;
T_56.7 ;
    %pop/vec4 1;
    %load/vec4 v0x6000002dbde0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_56.8, 4;
    %vpi_call 2 461 "$display", "  FAIL: motor_on=%b (expected 0)", v0x6000002dbde0_0 {0 0 0};
    %load/vec4 v0x6000002dba80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dba80_0, 0, 32;
    %jmp T_56.9;
T_56.8 ;
    %vpi_call 2 464 "$display", "  Motor OFF: motor_on=%b", v0x6000002dbde0_0 {0 0 0};
    %vpi_call 2 465 "$display", "  PASS" {0 0 0};
    %load/vec4 v0x6000002dbe70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dbe70_0, 0, 32;
T_56.9 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x6000002c5680_0, 0, 32;
    %vpi_call 2 473 "$display", "Test %0d: Disk Index Counter", v0x6000002c5680_0 {0 0 0};
    %pushi/vec4 3, 0, 32;
T_56.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_56.11, 5;
    %jmp/1 T_56.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000002dbcc0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_56.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_56.13, 5;
    %jmp/1 T_56.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000025f8480;
    %jmp T_56.12;
T_56.13 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002dbcc0_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_56.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_56.15, 5;
    %jmp/1 T_56.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000025f8480;
    %jmp T_56.14;
T_56.15 ;
    %pop/vec4 1;
    %jmp T_56.10;
T_56.11 ;
    %pop/vec4 1;
    %pushi/vec4 1073807376, 0, 32;
    %store/vec4 v0x6000002de010_0, 0, 32;
    %fork TD_tb_peripherals.jtag_mem_read, S_0x15773d7f0;
    %join;
    %load/vec4 v0x6000002de0a0_0;
    %store/vec4 v0x6000002dad90_0, 0, 32;
    %load/vec4 v0x6000002dad90_0;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_56.16, 4;
    %vpi_call 2 486 "$display", "  FAIL: INDEX_CNT=%0d (expected 3)", v0x6000002dad90_0 {0 0 0};
    %load/vec4 v0x6000002dba80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dba80_0, 0, 32;
    %jmp T_56.17;
T_56.16 ;
    %vpi_call 2 489 "$display", "  INDEX_CNT = %0d pulses", v0x6000002dad90_0 {0 0 0};
    %vpi_call 2 490 "$display", "  PASS" {0 0 0};
    %load/vec4 v0x6000002dbe70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dbe70_0, 0, 32;
T_56.17 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x6000002c5680_0, 0, 32;
    %vpi_call 2 498 "$display", "Test %0d: USB Controller ID Read", v0x6000002c5680_0 {0 0 0};
    %pushi/vec4 1073872896, 0, 32;
    %store/vec4 v0x6000002de010_0, 0, 32;
    %fork TD_tb_peripherals.jtag_mem_read, S_0x15773d7f0;
    %join;
    %load/vec4 v0x6000002de0a0_0;
    %store/vec4 v0x6000002dad90_0, 0, 32;
    %load/vec4 v0x6000002dad90_0;
    %cmpi/ne 95551489, 0, 32;
    %jmp/0xz  T_56.18, 4;
    %vpi_call 2 503 "$display", "  FAIL: USB_ID=0x%08X (expected 0x05B20001)", v0x6000002dad90_0 {0 0 0};
    %load/vec4 v0x6000002dba80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dba80_0, 0, 32;
    %jmp T_56.19;
T_56.18 ;
    %vpi_call 2 506 "$display", "  USB_ID = 0x%08X", v0x6000002dad90_0 {0 0 0};
    %vpi_call 2 507 "$display", "  PASS" {0 0 0};
    %load/vec4 v0x6000002dbe70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dbe70_0, 0, 32;
T_56.19 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x6000002c5680_0, 0, 32;
    %vpi_call 2 515 "$display", "Test %0d: USB Connection Control", v0x6000002c5680_0 {0 0 0};
    %pushi/vec4 1073872904, 0, 32;
    %store/vec4 v0x6000002de130_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x6000002de1c0_0, 0, 32;
    %fork TD_tb_peripherals.jtag_mem_write, S_0x15773d960;
    %join;
    %pushi/vec4 20, 0, 32;
T_56.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_56.21, 5;
    %jmp/1 T_56.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000025f8480;
    %jmp T_56.20;
T_56.21 ;
    %pop/vec4 1;
    %load/vec4 v0x6000002c5950_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_56.24, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000002c58c0_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 4, 8;
T_56.24;
    %jmp/0xz  T_56.22, 4;
    %vpi_call 2 522 "$display", "  FAIL: connected=%b configured=%b", v0x6000002c5950_0, v0x6000002c58c0_0 {0 0 0};
    %load/vec4 v0x6000002dba80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dba80_0, 0, 32;
    %jmp T_56.23;
T_56.22 ;
    %vpi_call 2 525 "$display", "  USB connected=%b configured=%b", v0x6000002c5950_0, v0x6000002c58c0_0 {0 0 0};
    %vpi_call 2 526 "$display", "  PASS" {0 0 0};
    %load/vec4 v0x6000002dbe70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dbe70_0, 0, 32;
T_56.23 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x6000002c5680_0, 0, 32;
    %vpi_call 2 534 "$display", "Test %0d: Signal Tap ID Read", v0x6000002c5680_0 {0 0 0};
    %pushi/vec4 1073938432, 0, 32;
    %store/vec4 v0x6000002de010_0, 0, 32;
    %fork TD_tb_peripherals.jtag_mem_read, S_0x15773d7f0;
    %join;
    %load/vec4 v0x6000002de0a0_0;
    %store/vec4 v0x6000002dad90_0, 0, 32;
    %load/vec4 v0x6000002dad90_0;
    %cmpi/ne 1365704705, 0, 32;
    %jmp/0xz  T_56.25, 4;
    %vpi_call 2 539 "$display", "  FAIL: SIGTAP_ID=0x%08X (expected 0x51670001)", v0x6000002dad90_0 {0 0 0};
    %load/vec4 v0x6000002dba80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dba80_0, 0, 32;
    %jmp T_56.26;
T_56.25 ;
    %vpi_call 2 542 "$display", "  SIGTAP_ID = 0x%08X", v0x6000002dad90_0 {0 0 0};
    %vpi_call 2 543 "$display", "  PASS" {0 0 0};
    %load/vec4 v0x6000002dbe70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dbe70_0, 0, 32;
T_56.26 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x6000002c5680_0, 0, 32;
    %vpi_call 2 551 "$display", "Test %0d: Signal Tap Capture", v0x6000002c5680_0 {0 0 0};
    %pushi/vec4 1073938444, 0, 32;
    %store/vec4 v0x6000002de130_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x6000002de1c0_0, 0, 32;
    %fork TD_tb_peripherals.jtag_mem_write, S_0x15773d960;
    %join;
    %pushi/vec4 1073938448, 0, 32;
    %store/vec4 v0x6000002de130_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x6000002de1c0_0, 0, 32;
    %fork TD_tb_peripherals.jtag_mem_write, S_0x15773d960;
    %join;
    %pushi/vec4 1073938440, 0, 32;
    %store/vec4 v0x6000002de130_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000002de1c0_0, 0, 32;
    %fork TD_tb_peripherals.jtag_mem_write, S_0x15773d960;
    %join;
    %pushi/vec4 20, 0, 32;
T_56.27 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_56.28, 5;
    %jmp/1 T_56.28, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000025f8480;
    %jmp T_56.27;
T_56.28 ;
    %pop/vec4 1;
    %pushi/vec4 1073938436, 0, 32;
    %store/vec4 v0x6000002de010_0, 0, 32;
    %fork TD_tb_peripherals.jtag_mem_read, S_0x15773d7f0;
    %join;
    %load/vec4 v0x6000002de0a0_0;
    %store/vec4 v0x6000002dad90_0, 0, 32;
    %load/vec4 v0x6000002dad90_0;
    %parti/s 1, 0, 2;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_56.29, 4;
    %vpi_call 2 564 "$display", "  FAIL: Signal Tap not armed" {0 0 0};
    %load/vec4 v0x6000002dba80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dba80_0, 0, 32;
    %jmp T_56.30;
T_56.29 ;
    %vpi_call 2 567 "$display", "  Signal Tap armed: STATUS=0x%08X", v0x6000002dad90_0 {0 0 0};
T_56.30 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x6000002dbf00_0, 0, 32;
    %pushi/vec4 200, 0, 32;
T_56.31 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_56.32, 5;
    %jmp/1 T_56.32, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000025f8480;
    %jmp T_56.31;
T_56.32 ;
    %pop/vec4 1;
    %pushi/vec4 1073938436, 0, 32;
    %store/vec4 v0x6000002de010_0, 0, 32;
    %fork TD_tb_peripherals.jtag_mem_read, S_0x15773d7f0;
    %join;
    %load/vec4 v0x6000002de0a0_0;
    %store/vec4 v0x6000002dad90_0, 0, 32;
    %load/vec4 v0x6000002dad90_0;
    %parti/s 1, 3, 3;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_56.33, 4;
    %vpi_call 2 577 "$display", "  FAIL: Signal Tap not triggered, STATUS=0x%08X", v0x6000002dad90_0 {0 0 0};
    %load/vec4 v0x6000002dba80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dba80_0, 0, 32;
    %jmp T_56.34;
T_56.33 ;
    %vpi_call 2 580 "$display", "  Signal Tap triggered: STATUS=0x%08X", v0x6000002dad90_0 {0 0 0};
    %vpi_call 2 581 "$display", "  PASS" {0 0 0};
    %load/vec4 v0x6000002dbe70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dbe70_0, 0, 32;
T_56.34 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x6000002c5680_0, 0, 32;
    %vpi_call 2 589 "$display", "Test %0d: Disk DMA Configuration", v0x6000002c5680_0 {0 0 0};
    %pushi/vec4 1073807368, 0, 32;
    %store/vec4 v0x6000002de130_0, 0, 32;
    %pushi/vec4 268435456, 0, 32;
    %store/vec4 v0x6000002de1c0_0, 0, 32;
    %fork TD_tb_peripherals.jtag_mem_write, S_0x15773d960;
    %join;
    %pushi/vec4 1073807372, 0, 32;
    %store/vec4 v0x6000002de130_0, 0, 32;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x6000002de1c0_0, 0, 32;
    %fork TD_tb_peripherals.jtag_mem_write, S_0x15773d960;
    %join;
    %pushi/vec4 1073807368, 0, 32;
    %store/vec4 v0x6000002de010_0, 0, 32;
    %fork TD_tb_peripherals.jtag_mem_read, S_0x15773d7f0;
    %join;
    %load/vec4 v0x6000002de0a0_0;
    %store/vec4 v0x6000002dad90_0, 0, 32;
    %load/vec4 v0x6000002dad90_0;
    %cmpi/ne 268435456, 0, 32;
    %jmp/0xz  T_56.35, 4;
    %vpi_call 2 596 "$display", "  FAIL: DMA_ADDR=0x%08X", v0x6000002dad90_0 {0 0 0};
    %load/vec4 v0x6000002dba80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dba80_0, 0, 32;
    %jmp T_56.36;
T_56.35 ;
    %vpi_call 2 599 "$display", "  DMA_ADDR = 0x%08X", v0x6000002dad90_0 {0 0 0};
T_56.36 ;
    %pushi/vec4 1073807372, 0, 32;
    %store/vec4 v0x6000002de010_0, 0, 32;
    %fork TD_tb_peripherals.jtag_mem_read, S_0x15773d7f0;
    %join;
    %load/vec4 v0x6000002de0a0_0;
    %store/vec4 v0x6000002dad90_0, 0, 32;
    %load/vec4 v0x6000002dad90_0;
    %cmpi/ne 4096, 0, 32;
    %jmp/0xz  T_56.37, 4;
    %vpi_call 2 604 "$display", "  FAIL: DMA_LEN=0x%08X", v0x6000002dad90_0 {0 0 0};
    %load/vec4 v0x6000002dba80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dba80_0, 0, 32;
    %jmp T_56.38;
T_56.37 ;
    %vpi_call 2 607 "$display", "  DMA_LEN = 0x%08X", v0x6000002dad90_0 {0 0 0};
    %vpi_call 2 608 "$display", "  PASS" {0 0 0};
    %load/vec4 v0x6000002dbe70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002dbe70_0, 0, 32;
T_56.38 ;
    %vpi_call 2 615 "$display", "\000" {0 0 0};
    %vpi_call 2 616 "$display", "===========================================" {0 0 0};
    %vpi_call 2 617 "$display", "  Layer 5 Test Summary" {0 0 0};
    %vpi_call 2 618 "$display", "===========================================" {0 0 0};
    %vpi_call 2 619 "$display", "  Tests Run:    %0d", v0x6000002c5680_0 {0 0 0};
    %vpi_call 2 620 "$display", "  Tests Passed: %0d", v0x6000002dbe70_0 {0 0 0};
    %vpi_call 2 621 "$display", "  Tests Failed: %0d", v0x6000002dba80_0 {0 0 0};
    %vpi_call 2 622 "$display", "===========================================" {0 0 0};
    %load/vec4 v0x6000002dba80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.39, 4;
    %vpi_call 2 625 "$display", "  ALL TESTS PASSED!" {0 0 0};
    %jmp T_56.40;
T_56.39 ;
    %vpi_call 2 627 "$display", "  SOME TESTS FAILED!" {0 0 0};
T_56.40 ;
    %vpi_call 2 630 "$display", "\000" {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 633 "$finish" {0 0 0};
    %end;
    .thread T_56;
    .scope S_0x15770f5e0;
T_57 ;
    %delay 1215752192, 23;
    %vpi_call 2 641 "$display", "ERROR: Simulation timeout!" {0 0 0};
    %vpi_call 2 642 "$finish" {0 0 0};
    %end;
    .thread T_57;
    .scope S_0x15770f5e0;
T_58 ;
    %vpi_call 2 649 "$dumpfile", "tb_peripherals.vcd" {0 0 0};
    %vpi_call 2 650 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x15770f5e0 {0 0 0};
    %end;
    .thread T_58;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb_peripherals.v";
    "./../common/jtag_driver.vh";
    "../../rtl/bus/system_bus.v";
    "../../rtl/debug/debug_module.v";
    "../../rtl/debug/jtag_dtm.v";
    "../../rtl/debug/jtag_tap_controller.v";
    "../../rtl/disk/disk_controller.v";
    "../../rtl/debug/signal_tap.v";
    "../../rtl/usb/usb_controller.v";
