{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.483721",
   "Default View_TopLeft":"-478,0",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port axi_mig -pg 1 -lvl 5 -x 1600 -y 550 -defaultsOSRD
preplace port port-id_clk_memory -pg 1 -lvl 0 -x 0 -y 640 -defaultsOSRD
preplace port port-id_clk_peripheral_n -pg 1 -lvl 0 -x 0 -y 980 -defaultsOSRD
preplace port port-id_clk_ui -pg 1 -lvl 0 -x 0 -y 660 -defaultsOSRD
preplace port port-id_cpu_wait_n -pg 1 -lvl 5 -x 1600 -y 1120 -defaultsOSRD
preplace port port-id_memory_aresetn -pg 1 -lvl 0 -x 0 -y 600 -defaultsOSRD
preplace port port-id_ram_a_rd_n -pg 1 -lvl 0 -x 0 -y 880 -defaultsOSRD
preplace port port-id_ram_a_req -pg 1 -lvl 0 -x 0 -y 860 -defaultsOSRD
preplace port port-id_ram_b_req_t -pg 1 -lvl 0 -x 0 -y 940 -defaultsOSRD
preplace port port-id_reset_ui -pg 1 -lvl 0 -x 0 -y 620 -defaultsOSRD
preplace portBus data_a_o -pg 1 -lvl 5 -x 1600 -y 800 -defaultsOSRD
preplace portBus data_b_o -pg 1 -lvl 5 -x 1600 -y 820 -defaultsOSRD
preplace portBus ram_a_addr -pg 1 -lvl 0 -x 0 -y 840 -defaultsOSRD
preplace portBus ram_a_data -pg 1 -lvl 0 -x 0 -y 900 -defaultsOSRD
preplace portBus ram_b_addr -pg 1 -lvl 0 -x 0 -y 960 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 1430 -y 550 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 3 -x 1030 -y 630 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 3 -x 1030 -y 750 -defaultsOSRD
preplace inst bram_read_0 -pg 1 -lvl 2 -x 580 -y 760 -defaultsOSRD
preplace inst bram_write_0 -pg 1 -lvl 2 -x 580 -y 290 -defaultsOSRD
preplace inst bram_write_1 -pg 1 -lvl 2 -x 580 -y 510 -defaultsOSRD
preplace inst ram_a_read_0 -pg 1 -lvl 3 -x 1030 -y 940 -defaultsOSRD
preplace inst ram_a_write_0 -pg 1 -lvl 3 -x 1030 -y 1190 -defaultsOSRD
preplace inst ram_b_read_0 -pg 1 -lvl 3 -x 1030 -y 140 -defaultsOSRD
preplace inst ram_b_read_1 -pg 1 -lvl 3 -x 1030 -y 400 -defaultsOSRD
preplace inst ram_input_0 -pg 1 -lvl 1 -x 210 -y 910 -defaultsOSRD
preplace inst ram_output_0 -pg 1 -lvl 4 -x 1430 -y 970 -defaultsOSRD
preplace inst ram_reset_0 -pg 1 -lvl 1 -x 210 -y 630 -defaultsOSRD
preplace netloc Net1 1 1 3 400 390 800 540 1250
preplace netloc Net2 1 0 4 20 1070 NJ 1070 NJ 1070 1260J
preplace netloc S00_ACLK_1 1 0 4 30 540 420 180 780 280 1240
preplace netloc bram_read_0_addr0 1 2 1 750 80n
preplace netloc bram_read_0_addr1 1 2 1 810 340n
preplace netloc bram_read_0_data 1 2 2 740J 1060 1250
preplace netloc clk_ui_1 1 0 4 20 170 NJ 170 840J 270 1270
preplace netloc memory_aresetn_1 1 0 1 NJ 600
preplace netloc ram_a_addr_1 1 0 1 NJ 840
preplace netloc ram_a_data_1 1 0 1 NJ 900
preplace netloc ram_a_rd_n_1 1 0 1 NJ 880
preplace netloc ram_a_read_0_data 1 3 1 1220 910n
preplace netloc ram_a_read_0_ready 1 3 1 1220 990n
preplace netloc ram_a_req_1 1 0 1 NJ 860
preplace netloc ram_a_write_0_ready 1 3 1 1270 1020n
preplace netloc ram_a_write_0_write_addr 1 2 2 850 1080 1200
preplace netloc ram_a_write_0_write_data 1 2 2 860 1090 1190
preplace netloc ram_a_write_0_write_signal 1 2 2 870 820 1210
preplace netloc ram_b_addr_1 1 0 1 NJ 960
preplace netloc ram_b_read_0_cache 1 1 3 430 10 NJ 10 1270
preplace netloc ram_b_read_0_caddr 1 1 3 450 20 NJ 20 1190
preplace netloc ram_b_read_0_cready 1 1 3 440 190 810J 260 1190
preplace netloc ram_b_read_1_cache 1 1 3 450 610 770J 530 1210
preplace netloc ram_b_read_1_caddr 1 1 3 430 620 760J 520 1190
preplace netloc ram_b_read_1_cready 1 1 3 440 630 790J 550 1200
preplace netloc ram_b_req_t_1 1 0 1 NJ 940
preplace netloc ram_input_0_ram_a_addr_reg 1 1 2 NJ 920 840
preplace netloc ram_input_0_ram_a_data_reg 1 1 2 NJ 960 710
preplace netloc ram_input_0_ram_b_addr_reg 1 1 1 440 730n
preplace netloc ram_input_0_re_a 1 1 2 NJ 880 730
preplace netloc ram_input_0_re_b 1 1 2 390 400 740
preplace netloc ram_input_0_we_a 1 1 2 NJ 860 720
preplace netloc ram_output_0_data_a_o 1 3 2 1250 800 NJ
preplace netloc ram_output_0_data_b_o 1 3 2 1270 820 NJ
preplace netloc ram_output_0_wait_a_n 1 3 2 1280 1120 NJ
preplace netloc ram_reset_0_aresetn_ui 1 1 3 410J 640 830J 560 1260
preplace netloc reset_ui_1 1 0 1 NJ 620
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 NJ 550
preplace netloc bram_read_0_bram0 1 2 1 840 640n
preplace netloc bram_read_0_bram1 1 2 1 790 740n
preplace netloc bram_write_0_bram 1 2 1 840 290n
preplace netloc bram_write_1_bram 1 2 1 820 510n
preplace netloc ram_a_read_0_interface_aximm 1 3 1 1220 420n
preplace netloc ram_a_write_0_interface_aximm 1 3 1 1230 400n
preplace netloc ram_b_read_0_interface_aximm 1 3 1 1280 90n
preplace netloc ram_b_read_1_interface_aximm 1 3 1 1260 350n
levelinfo -pg 1 0 210 580 1030 1430 1600
pagesize -pg 1 -db -bbox -sgen -170 0 1740 1290
"
}
0
