// Seed: 827566538
module module_0 ();
  logic [1  ==  1 : -1] id_1;
  logic id_2 = id_2;
endmodule
module module_1 (
    output wor  id_0,
    input  tri1 id_1,
    output tri  id_2
);
  assign id_2 = 1;
  assign id_2 = id_1;
  module_0 modCall_1 ();
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
endmodule
module module_2 #(
    parameter id_1 = 32'd35
) (
    output wand id_0,
    input supply0 _id_1,
    output tri0 id_2
);
  parameter [-1 : 1] id_4 = 1;
  module_0 modCall_1 ();
  wire id_5;
  ;
  buf primCall (id_0, id_4);
endmodule
