[INF:CM0023] Creating log file ../../build/tests/UnitPartSelect/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

LIB:  work
FILE: top.sv
n<> u<0> t<Null_rule> p<150> s<149> l<1>
n<> u<1> t<Module_keyword> p<5> s<2> l<1>
n<toto> u<2> t<StringConst> p<5> s<4> l<1>
n<> u<3> t<Port> p<4> l<1>
n<> u<4> t<List_of_ports> p<5> c<3> l<1>
n<> u<5> t<Module_nonansi_header> p<147> c<1> s<22> l<1>
n<> u<6> t<Data_type_or_implicit> p<16> s<15> l<3>
n<IDLE> u<7> t<StringConst> p<14> s<13> l<3>
n<0> u<8> t<IntConst> p<9> l<3>
n<> u<9> t<Primary_literal> p<10> c<8> l<3>
n<> u<10> t<Constant_primary> p<11> c<9> l<3>
n<> u<11> t<Constant_expression> p<12> c<10> l<3>
n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<3>
n<> u<13> t<Constant_param_expression> p<14> c<12> l<3>
n<> u<14> t<Param_assignment> p<15> c<7> l<3>
n<> u<15> t<List_of_param_assignments> p<16> c<14> l<3>
n<> u<16> t<Parameter_declaration> p<17> c<6> l<3>
n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<3>
n<> u<18> t<Module_or_generate_item_declaration> p<19> c<17> l<3>
n<> u<19> t<Module_common_item> p<20> c<18> l<3>
n<> u<20> t<Module_or_generate_item> p<21> c<19> l<3>
n<> u<21> t<Non_port_module_item> p<22> c<20> l<3>
n<> u<22> t<Module_item> p<147> c<21> s<47> l<3>
n<> u<23> t<IntVec_TypeReg> p<34> s<33> l<5>
n<3> u<24> t<IntConst> p<25> l<5>
n<> u<25> t<Primary_literal> p<26> c<24> l<5>
n<> u<26> t<Constant_primary> p<27> c<25> l<5>
n<> u<27> t<Constant_expression> p<32> c<26> s<31> l<5>
n<0> u<28> t<IntConst> p<29> l<5>
n<> u<29> t<Primary_literal> p<30> c<28> l<5>
n<> u<30> t<Constant_primary> p<31> c<29> l<5>
n<> u<31> t<Constant_expression> p<32> c<30> l<5>
n<> u<32> t<Constant_range> p<33> c<27> l<5>
n<> u<33> t<Packed_dimension> p<34> c<32> l<5>
n<> u<34> t<Data_type> p<40> c<23> s<39> l<5>
n<state> u<35> t<StringConst> p<36> l<5>
n<> u<36> t<Variable_decl_assignment> p<39> c<35> s<38> l<5>
n<next> u<37> t<StringConst> p<38> l<5>
n<> u<38> t<Variable_decl_assignment> p<39> c<37> l<5>
n<> u<39> t<List_of_variable_decl_assignments> p<40> c<36> l<5>
n<> u<40> t<Variable_declaration> p<41> c<34> l<5>
n<> u<41> t<Data_declaration> p<42> c<40> l<5>
n<> u<42> t<Package_or_generate_item_declaration> p<43> c<41> l<5>
n<> u<43> t<Module_or_generate_item_declaration> p<44> c<42> l<5>
n<> u<44> t<Module_common_item> p<45> c<43> l<5>
n<> u<45> t<Module_or_generate_item> p<46> c<44> l<5>
n<> u<46> t<Non_port_module_item> p<47> c<45> l<5>
n<> u<47> t<Module_item> p<147> c<46> s<146> l<5>
n<> u<48> t<AlwaysKeywd_Always> p<142> s<141> l<7>
n<> u<49> t<Edge_Posedge> p<54> s<53> l<7>
n<clk> u<50> t<StringConst> p<51> l<7>
n<> u<51> t<Primary_literal> p<52> c<50> l<7>
n<> u<52> t<Primary> p<53> c<51> l<7>
n<> u<53> t<Expression> p<54> c<52> l<7>
n<> u<54> t<Event_expression> p<55> c<49> l<7>
n<> u<55> t<Event_control> p<56> c<54> l<7>
n<> u<56> t<Procedural_timing_control> p<139> c<55> s<138> l<7>
n<state> u<57> t<StringConst> p<58> l<9>
n<> u<58> t<Hierarchical_identifier> p<65> c<57> s<64> l<9>
n<IDLE> u<59> t<StringConst> p<60> l<9>
n<> u<60> t<Primary_literal> p<61> c<59> l<9>
n<> u<61> t<Primary> p<62> c<60> l<9>
n<> u<62> t<Expression> p<63> c<61> l<9>
n<> u<63> t<Bit_select> p<64> c<62> l<9>
n<> u<64> t<Select> p<65> c<63> l<9>
n<> u<65> t<Variable_lvalue> p<70> c<58> s<69> l<9>
n<> u<66> t<Number_1Tickb1> p<67> l<9>
n<> u<67> t<Primary_literal> p<68> c<66> l<9>
n<> u<68> t<Primary> p<69> c<67> l<9>
n<> u<69> t<Expression> p<70> c<68> l<9>
n<> u<70> t<Nonblocking_assignment> p<71> c<65> l<9>
n<> u<71> t<Statement_item> p<72> c<70> l<9>
n<> u<72> t<Statement> p<73> c<71> l<9>
n<> u<73> t<Statement_or_null> p<135> c<72> s<100> l<9>
n<InterruptStatus> u<74> t<StringConst> p<81> s<80> l<11>
n<0> u<75> t<IntConst> p<76> l<11>
n<> u<76> t<Primary_literal> p<77> c<75> l<11>
n<> u<77> t<Primary> p<78> c<76> l<11>
n<> u<78> t<Expression> p<79> c<77> l<11>
n<> u<79> t<Bit_select> p<80> c<78> l<11>
n<> u<80> t<Select> p<81> c<79> l<11>
n<> u<81> t<Complex_func_call> p<82> c<74> l<11>
n<> u<82> t<Primary> p<83> c<81> l<11>
n<> u<83> t<Expression> p<89> c<82> s<84> l<11>
n<> u<84> t<BinOp_Equiv> p<89> s<88> l<11>
n<0> u<85> t<IntConst> p<86> l<11>
n<> u<86> t<Primary_literal> p<87> c<85> l<11>
n<> u<87> t<Primary> p<88> c<86> l<11>
n<> u<88> t<Expression> p<89> c<87> l<11>
n<> u<89> t<Expression> p<90> c<83> l<11>
n<> u<90> t<Expression_or_cond_pattern> p<91> c<89> l<11>
n<> u<91> t<Cond_predicate> p<97> c<90> s<96> l<11>
n<> u<92> t<End> p<93> l<12>
n<> u<93> t<Seq_block> p<94> c<92> l<11>
n<> u<94> t<Statement_item> p<95> c<93> l<11>
n<> u<95> t<Statement> p<96> c<94> l<11>
n<> u<96> t<Statement_or_null> p<97> c<95> l<11>
n<> u<97> t<Conditional_statement> p<98> c<91> l<11>
n<> u<98> t<Statement_item> p<99> c<97> l<11>
n<> u<99> t<Statement> p<100> c<98> l<11>
n<> u<100> t<Statement_or_null> p<135> c<99> s<133> l<11>
n<ConnectionState> u<101> t<StringConst> p<114> s<113> l<14>
n<> u<102> t<Bit_select> p<113> s<112> l<14>
n<3> u<103> t<IntConst> p<104> l<14>
n<> u<104> t<Primary_literal> p<105> c<103> l<14>
n<> u<105> t<Constant_primary> p<106> c<104> l<14>
n<> u<106> t<Constant_expression> p<111> c<105> s<110> l<14>
n<0> u<107> t<IntConst> p<108> l<14>
n<> u<108> t<Primary_literal> p<109> c<107> l<14>
n<> u<109> t<Constant_primary> p<110> c<108> l<14>
n<> u<110> t<Constant_expression> p<111> c<109> l<14>
n<> u<111> t<Constant_range> p<112> c<106> l<14>
n<> u<112> t<Part_select_range> p<113> c<111> l<14>
n<> u<113> t<Select> p<114> c<102> l<14>
n<> u<114> t<Complex_func_call> p<115> c<101> l<14>
n<> u<115> t<Primary> p<116> c<114> l<14>
n<> u<116> t<Expression> p<122> c<115> s<117> l<14>
n<> u<117> t<BinOp_Not> p<122> s<121> l<14>
n<ESTABLISHED> u<118> t<StringConst> p<119> l<14>
n<> u<119> t<Primary_literal> p<120> c<118> l<14>
n<> u<120> t<Primary> p<121> c<119> l<14>
n<> u<121> t<Expression> p<122> c<120> l<14>
n<> u<122> t<Expression> p<123> c<116> l<14>
n<> u<123> t<Expression_or_cond_pattern> p<124> c<122> l<14>
n<> u<124> t<Cond_predicate> p<130> c<123> s<129> l<14>
n<> u<125> t<End> p<126> l<15>
n<> u<126> t<Seq_block> p<127> c<125> l<14>
n<> u<127> t<Statement_item> p<128> c<126> l<14>
n<> u<128> t<Statement> p<129> c<127> l<14>
n<> u<129> t<Statement_or_null> p<130> c<128> l<14>
n<> u<130> t<Conditional_statement> p<131> c<124> l<14>
n<> u<131> t<Statement_item> p<132> c<130> l<14>
n<> u<132> t<Statement> p<133> c<131> l<14>
n<> u<133> t<Statement_or_null> p<135> c<132> s<134> l<14>
n<> u<134> t<End> p<135> l<17>
n<> u<135> t<Seq_block> p<136> c<73> l<7>
n<> u<136> t<Statement_item> p<137> c<135> l<7>
n<> u<137> t<Statement> p<138> c<136> l<7>
n<> u<138> t<Statement_or_null> p<139> c<137> l<7>
n<> u<139> t<Procedural_timing_control_statement> p<140> c<56> l<7>
n<> u<140> t<Statement_item> p<141> c<139> l<7>
n<> u<141> t<Statement> p<142> c<140> l<7>
n<> u<142> t<Always_construct> p<143> c<48> l<7>
n<> u<143> t<Module_common_item> p<144> c<142> l<7>
n<> u<144> t<Module_or_generate_item> p<145> c<143> l<7>
n<> u<145> t<Non_port_module_item> p<146> c<144> l<7>
n<> u<146> t<Module_item> p<147> c<145> l<7>
n<> u<147> t<Module_declaration> p<148> c<5> l<1>
n<> u<148> t<Description> p<149> c<147> l<1>
n<> u<149> t<Source_text> p<150> c<148> l<1>
n<> u<150> t<Top_level_rule> l<1>
[WRN:PA0205] top.sv:1: No timescale set for "toto".

[INF:CP0300] Compilation...

[INF:CP0303] top.sv:1: Compile module "work@toto".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] top.sv:1: Top level module "work@toto".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

====== UHDM =======
design: (work@toto), id:44
|vpiName:work@toto
|uhdmallPackages:
\_package: builtin, id:45, parent:work@toto
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:46
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:47
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:48
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:49
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), id:50, file:/home/alain/Surelog/build/bin/sv/builtin.sv, line:4, parent:work@toto
  |vpiName:work@mailbox
|uhdmallClasses:
\_class_defn: (work@process), id:51, file:/home/alain/Surelog/build/bin/sv/builtin.sv, line:33, parent:work@toto
  |vpiName:work@process
|uhdmallClasses:
\_class_defn: (work@semaphore), id:52, file:/home/alain/Surelog/build/bin/sv/builtin.sv, line:58, parent:work@toto
  |vpiName:work@semaphore
|uhdmallModules:
\_module: work@toto, id:53, file:top.sv, line:1, parent:work@toto
  |vpiDefName:work@toto
  |vpiFullName:work@toto
  |vpiProcess:
  \_always: , id:3, line:7
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , id:4, line:7
      |vpiCondition:
      \_operation: , id:5, line:7
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (clk), id:6, line:7
          |vpiName:clk
          |vpiFullName:work@toto.clk
      |vpiStmt:
      \_begin: , id:7, line:7
        |vpiFullName:work@toto
        |vpiStmt:
        \_assignment: , id:11, line:9
          |vpiLhs:
          \_bit_select: (state), id:8, line:9
            |vpiName:state
            |vpiFullName:work@toto.state
            |vpiIndex:
            \_ref_obj: (IDLE), id:9, line:9
              |vpiName:IDLE
          |vpiRhs:
          \_constant: , id:10, line:9
            |vpiConstType:3
            |vpiSize:1
            |BIN:1
        |vpiStmt:
        \_if_stmt: , id:18, line:11
          |vpiCondition:
          \_operation: , id:16, line:11
            |vpiOpType:14
            |vpiOperand:
            \_bit_select: (InterruptStatus), id:14, line:11
              |vpiName:InterruptStatus
              |vpiFullName:work@toto.InterruptStatus
              |vpiIndex:
              \_constant: , id:15, line:11
                |vpiConstType:7
                |vpiSize:32
                |INT:0
            |vpiOperand:
            \_constant: , id:17, line:11
              |vpiConstType:7
              |vpiSize:32
              |INT:0
          |vpiStmt:
          \_begin: , id:19, line:11
            |vpiFullName:work@toto
        |vpiStmt:
        \_if_stmt: , id:30, line:14
          |vpiCondition:
          \_operation: , id:28, line:14
            |vpiOpType:15
            |vpiOperand:
            \_part_select: , id:26, line:14, parent:ConnectionState
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_constant: , id:24, line:14
                |vpiConstType:7
                |vpiSize:32
                |INT:3
              |vpiRightRange:
              \_constant: , id:25, line:14
                |vpiConstType:7
                |vpiSize:32
                |INT:0
            |vpiOperand:
            \_ref_obj: (ESTABLISHED), id:29, line:14
              |vpiName:ESTABLISHED
              |vpiFullName:work@toto.ESTABLISHED
          |vpiStmt:
          \_begin: , id:31, line:14
            |vpiFullName:work@toto
  |vpiNet:
  \_logic_net: (state), id:54, line:5
    |vpiName:state
    |vpiFullName:work@toto.state
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (next), id:55, line:5
    |vpiName:next
    |vpiFullName:work@toto.next
    |vpiNetType:48
  |vpiParamAssign:
  \_param_assign: , id:1, line:3
    |vpiRhs:
    \_constant: , id:2, line:3
      |vpiConstType:7
      |vpiSize:32
      |INT:0
    |vpiLhs:
    \_parameter: (IDLE), id:0, line:3
      |vpiName:IDLE
  |vpiParameter:
  \_parameter: (IDLE), id:0, line:3
|uhdmtopModules:
\_module: work@toto (work@toto), id:56, file:top.sv, line:1
  |vpiDefName:work@toto
  |vpiName:work@toto
  |vpiProcess:
  \_always: , id:58, line:7
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , id:59, line:7
      |vpiCondition:
      \_operation: , id:60, line:7
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (clk), id:61, line:7
          |vpiName:clk
          |vpiFullName:work@toto.clk
      |vpiStmt:
      \_begin: , id:62, line:7
        |vpiFullName:work@toto
        |vpiStmt:
        \_assignment: , id:63, line:9
          |vpiLhs:
          \_bit_select: (state), id:64, line:9
            |vpiName:state
            |vpiFullName:work@toto.state
            |vpiIndex:
            \_ref_obj: (IDLE), id:65, line:9
              |vpiName:IDLE
              |vpiActual:
              \_parameter: (IDLE), id:57, line:3
                |vpiName:IDLE
          |vpiRhs:
          \_constant: , id:66, line:9
            |vpiConstType:3
            |vpiSize:1
            |BIN:1
        |vpiStmt:
        \_if_stmt: , id:67, line:11
          |vpiCondition:
          \_operation: , id:68, line:11
            |vpiOpType:14
            |vpiOperand:
            \_bit_select: (InterruptStatus), id:69, line:11
              |vpiName:InterruptStatus
              |vpiFullName:work@toto.InterruptStatus
              |vpiIndex:
              \_constant: , id:70, line:11
                |vpiConstType:7
                |vpiSize:32
                |INT:0
            |vpiOperand:
            \_constant: , id:71, line:11
              |vpiConstType:7
              |vpiSize:32
              |INT:0
          |vpiStmt:
          \_begin: , id:72, line:11
            |vpiFullName:work@toto
        |vpiStmt:
        \_if_stmt: , id:73, line:14
          |vpiCondition:
          \_operation: , id:74, line:14
            |vpiOpType:15
            |vpiOperand:
            \_part_select: , id:75, line:14, parent:ConnectionState
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_constant: , id:76, line:14
                |vpiConstType:7
                |vpiSize:32
                |INT:3
              |vpiRightRange:
              \_constant: , id:77, line:14
                |vpiConstType:7
                |vpiSize:32
                |INT:0
            |vpiOperand:
            \_ref_obj: (ESTABLISHED), id:78, line:14
              |vpiName:ESTABLISHED
              |vpiFullName:work@toto.ESTABLISHED
          |vpiStmt:
          \_begin: , id:79, line:14
            |vpiFullName:work@toto
  |vpiNet:
  \_logic_net: (state), id:40, line:5, parent:work@toto
    |vpiName:state
    |vpiFullName:work@toto.state
    |vpiNetType:48
    |vpiLeftRange:
    \_constant: , id:38
      |INT:3
    |vpiRightRange:
    \_constant: , id:39
      |INT:0
  |vpiNet:
  \_logic_net: (next), id:43, line:5, parent:work@toto
    |vpiName:next
    |vpiFullName:work@toto.next
    |vpiNetType:48
    |vpiLeftRange:
    \_constant: , id:41
      |INT:3
    |vpiRightRange:
    \_constant: , id:42
      |INT:0
  |vpiParamAssign:
  \_param_assign: , id:80, line:3
    |vpiRhs:
    \_constant: , id:81, line:3
      |vpiConstType:7
      |vpiSize:32
      |INT:0
    |vpiLhs:
    \_parameter: (IDLE), id:57, line:3
  |vpiParameter:
  \_parameter: (IDLE), id:57, line:3
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

