
*** Running vivado
    with args -log CarryLookAheadAdder.vdi -applog -m64 -messageDb vivado.pb -mode batch -source CarryLookAheadAdder.tcl -notrace


****** Vivado v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source CarryLookAheadAdder.tcl -notrace
Command: open_checkpoint /home/qureshkd/Documents/Vivado_Tutorial/Adder/Adder.runs/impl_1/CarryLookAheadAdder.dcp
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.3 (64-bit) build 1368829
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1308.934 ; gain = 375.250 ; free physical = 24535 ; free virtual = 34875
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1383.969 ; gain = 65.031 ; free physical = 24529 ; free virtual = 34868
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 13776a21e

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13776a21e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1914.711 ; gain = 0.000 ; free physical = 24009 ; free virtual = 34346

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 13776a21e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1914.711 ; gain = 0.000 ; free physical = 24009 ; free virtual = 34346

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 13776a21e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1914.711 ; gain = 0.000 ; free physical = 24009 ; free virtual = 34346

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1914.711 ; gain = 0.000 ; free physical = 24009 ; free virtual = 34346
Ending Logic Optimization Task | Checksum: 13776a21e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1914.711 ; gain = 0.000 ; free physical = 24009 ; free virtual = 34346

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13776a21e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1914.711 ; gain = 0.000 ; free physical = 24009 ; free virtual = 34346
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1914.711 ; gain = 605.777 ; free physical = 24009 ; free virtual = 34346
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/qureshkd/Documents/Vivado_Tutorial/Adder/Adder.runs/impl_1/CarryLookAheadAdder_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1978.742 ; gain = 0.000 ; free physical = 23999 ; free virtual = 34337
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1978.742 ; gain = 0.000 ; free physical = 23999 ; free virtual = 34337

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1978.742 ; gain = 0.000 ; free physical = 23999 ; free virtual = 34337
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2050.777 ; gain = 72.035 ; free physical = 23996 ; free virtual = 34334

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2050.777 ; gain = 72.035 ; free physical = 23996 ; free virtual = 34334

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 288523e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2050.777 ; gain = 72.035 ; free physical = 23996 ; free virtual = 34334
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 111c93177

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2050.777 ; gain = 72.035 ; free physical = 23996 ; free virtual = 34334

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design
Phase 1.2.1 Place Init Design | Checksum: 134269c05

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2050.777 ; gain = 72.035 ; free physical = 23996 ; free virtual = 34334
Phase 1.2 Build Placer Netlist Model | Checksum: 134269c05

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2050.777 ; gain = 72.035 ; free physical = 23996 ; free virtual = 34334

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 134269c05

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2050.777 ; gain = 72.035 ; free physical = 23996 ; free virtual = 34334
Phase 1.3 Constrain Clocks/Macros | Checksum: 134269c05

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2050.777 ; gain = 72.035 ; free physical = 23996 ; free virtual = 34334
Phase 1 Placer Initialization | Checksum: 134269c05

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2050.777 ; gain = 72.035 ; free physical = 23996 ; free virtual = 34334

Phase 2 Global Placement
SimPL: WL = 16664 (0, 16664)
SimPL: WL = 16607 (19, 16588)
SimPL: WL = 16601 (19, 16582)
SimPL: WL = 16597 (19, 16578)
SimPL: WL = 16598 (19, 16579)
Phase 2 Global Placement | Checksum: 17f1ff203

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2113.797 ; gain = 135.055 ; free physical = 23984 ; free virtual = 34322

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17f1ff203

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2113.797 ; gain = 135.055 ; free physical = 23984 ; free virtual = 34322

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1251e25ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2113.797 ; gain = 135.055 ; free physical = 23984 ; free virtual = 34322

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f2d5836d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2113.797 ; gain = 135.055 ; free physical = 23984 ; free virtual = 34322

Phase 3.4 Small Shape Detail Placement

Phase 3.4.1 Commit Small Macros and Core Logic

Phase 3.4.1.1 Commit Slice Clusters
Phase 3.4.1.1 Commit Slice Clusters | Checksum: 203ddbb2a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.797 ; gain = 135.055 ; free physical = 23920 ; free virtual = 34260
Phase 3.4.1 Commit Small Macros and Core Logic | Checksum: 203ddbb2a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.797 ; gain = 135.055 ; free physical = 23920 ; free virtual = 34260

Phase 3.4.2 Clock Restriction Legalization for Leaf Columns
Phase 3.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 203ddbb2a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.797 ; gain = 135.055 ; free physical = 23920 ; free virtual = 34260

Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 203ddbb2a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.797 ; gain = 135.055 ; free physical = 23920 ; free virtual = 34260
Phase 3.4 Small Shape Detail Placement | Checksum: 203ddbb2a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.797 ; gain = 135.055 ; free physical = 23920 ; free virtual = 34260

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 203ddbb2a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.797 ; gain = 135.055 ; free physical = 23920 ; free virtual = 34260
Phase 3 Detail Placement | Checksum: 203ddbb2a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.797 ; gain = 135.055 ; free physical = 23920 ; free virtual = 34260

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 203ddbb2a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.797 ; gain = 135.055 ; free physical = 23920 ; free virtual = 34260

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 203ddbb2a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.797 ; gain = 135.055 ; free physical = 23920 ; free virtual = 34260

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 203ddbb2a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.797 ; gain = 135.055 ; free physical = 23920 ; free virtual = 34260

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 203ddbb2a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.797 ; gain = 135.055 ; free physical = 23920 ; free virtual = 34260

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 203ddbb2a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.797 ; gain = 135.055 ; free physical = 23920 ; free virtual = 34260
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 203ddbb2a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.797 ; gain = 135.055 ; free physical = 23920 ; free virtual = 34260
Ending Placer Task | Checksum: 1e3b471ad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.797 ; gain = 135.055 ; free physical = 23920 ; free virtual = 34260
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2113.797 ; gain = 0.000 ; free physical = 23913 ; free virtual = 34257
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2113.797 ; gain = 0.000 ; free physical = 23907 ; free virtual = 34251
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2113.797 ; gain = 0.000 ; free physical = 23900 ; free virtual = 34244
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2113.797 ; gain = 0.000 ; free physical = 23883 ; free virtual = 34228
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: fa706419 ConstDB: 0 ShapeSum: e9440d94 RouteDB: 0

Phase 1 Build RT Design
Using Offlined NodeGraph Builder
Phase 1 Build RT Design | Checksum: e8eb70a6

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 2405.980 ; gain = 292.184 ; free physical = 23417 ; free virtual = 33786

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: e8eb70a6

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 2424.898 ; gain = 311.102 ; free physical = 23375 ; free virtual = 33744
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: a7bb6afc

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 2457.609 ; gain = 343.812 ; free physical = 23344 ; free virtual = 33712

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e67d5c4d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2457.609 ; gain = 343.812 ; free physical = 23344 ; free virtual = 33712

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: c9747487

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2457.609 ; gain = 343.812 ; free physical = 23344 ; free virtual = 33712
Phase 4 Rip-up And Reroute | Checksum: c9747487

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2457.609 ; gain = 343.812 ; free physical = 23344 ; free virtual = 33712

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: c9747487

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2457.609 ; gain = 343.812 ; free physical = 23344 ; free virtual = 33712

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: c9747487

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2457.609 ; gain = 343.812 ; free physical = 23344 ; free virtual = 33712

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00144212 %
  Global Horizontal Routing Utilization  = 0.000498504 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.
Phase 7 Route finalize | Checksum: c9747487

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2457.609 ; gain = 343.812 ; free physical = 23344 ; free virtual = 33712

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c9747487

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2457.609 ; gain = 343.812 ; free physical = 23344 ; free virtual = 33712

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 162691c1f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2457.609 ; gain = 343.812 ; free physical = 23344 ; free virtual = 33712
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2457.609 ; gain = 343.812 ; free physical = 23344 ; free virtual = 33712

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 2457.609 ; gain = 343.812 ; free physical = 23344 ; free virtual = 33712
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2457.609 ; gain = 0.000 ; free physical = 23340 ; free virtual = 33712
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/qureshkd/Documents/Vivado_Tutorial/Adder/Adder.runs/impl_1/CarryLookAheadAdder_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Apr 19 15:32:08 2016...
