<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sparc › kernel › pci_fire.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pci_fire.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* pci_fire.c: Sun4u platform PCI-E controller support.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007 David S. Miller (davem@davemloft.net)</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/msi.h&gt;</span>
<span class="cp">#include &lt;linux/export.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/of_device.h&gt;</span>

<span class="cp">#include &lt;asm/prom.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;asm/upa.h&gt;</span>

<span class="cp">#include &quot;pci_impl.h&quot;</span>

<span class="cp">#define DRIVER_NAME	&quot;fire&quot;</span>
<span class="cp">#define PFX		DRIVER_NAME &quot;: &quot;</span>

<span class="cp">#define FIRE_IOMMU_CONTROL	0x40000UL</span>
<span class="cp">#define FIRE_IOMMU_TSBBASE	0x40008UL</span>
<span class="cp">#define FIRE_IOMMU_FLUSH	0x40100UL</span>
<span class="cp">#define FIRE_IOMMU_FLUSHINV	0x40108UL</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pci_fire_pbm_iommu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iommu</span> <span class="o">*</span><span class="n">iommu</span> <span class="o">=</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">iommu</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">vdma</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="n">dma_mask</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">control</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tsbsize</span><span class="p">,</span> <span class="n">err</span><span class="p">;</span>

	<span class="cm">/* No virtual-dma property on these guys, use largest size.  */</span>
	<span class="n">vdma</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xc0000000</span><span class="p">;</span> <span class="cm">/* base */</span>
	<span class="n">vdma</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x40000000</span><span class="p">;</span> <span class="cm">/* size */</span>
	<span class="n">dma_mask</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
	<span class="n">tsbsize</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>

	<span class="cm">/* Register addresses. */</span>
	<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">iommu_control</span>  <span class="o">=</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">FIRE_IOMMU_CONTROL</span><span class="p">;</span>
	<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">iommu_tsbbase</span>  <span class="o">=</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">FIRE_IOMMU_TSBBASE</span><span class="p">;</span>
	<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">iommu_flush</span>    <span class="o">=</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">FIRE_IOMMU_FLUSH</span><span class="p">;</span>
	<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">iommu_flushinv</span> <span class="o">=</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">FIRE_IOMMU_FLUSHINV</span><span class="p">;</span>

	<span class="cm">/* We use the main control/status register of FIRE as the write</span>
<span class="cm">	 * completion register.</span>
<span class="cm">	 */</span>
	<span class="n">iommu</span><span class="o">-&gt;</span><span class="n">write_complete_reg</span> <span class="o">=</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">controller_regs</span> <span class="o">+</span> <span class="mh">0x410000UL</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Invalidate TLB Entries.</span>
<span class="cm">	 */</span>
	<span class="n">upa_writeq</span><span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="mi">0</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">iommu_flushinv</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">iommu_table_init</span><span class="p">(</span><span class="n">iommu</span><span class="p">,</span> <span class="n">tsbsize</span> <span class="o">*</span> <span class="mi">8</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">,</span> <span class="n">vdma</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">dma_mask</span><span class="p">,</span>
			       <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">numa_node</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">upa_writeq</span><span class="p">(</span><span class="n">__pa</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">page_table</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x7UL</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">iommu_tsbbase</span><span class="p">);</span>

	<span class="n">control</span> <span class="o">=</span> <span class="n">upa_readq</span><span class="p">(</span><span class="n">iommu</span><span class="o">-&gt;</span><span class="n">iommu_control</span><span class="p">);</span>
	<span class="n">control</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x00000400</span> <span class="cm">/* TSB cache snoop enable */</span>	<span class="o">|</span>
		    <span class="mh">0x00000300</span> <span class="cm">/* Cache mode */</span>			<span class="o">|</span>
		    <span class="mh">0x00000002</span> <span class="cm">/* Bypass enable */</span>		<span class="o">|</span>
		    <span class="mh">0x00000001</span> <span class="cm">/* Translation enable */</span><span class="p">);</span>
	<span class="n">upa_writeq</span><span class="p">(</span><span class="n">control</span><span class="p">,</span> <span class="n">iommu</span><span class="o">-&gt;</span><span class="n">iommu_control</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PCI_MSI</span>
<span class="k">struct</span> <span class="n">pci_msiq_entry</span> <span class="p">{</span>
	<span class="n">u64</span>		<span class="n">word0</span><span class="p">;</span>
<span class="cp">#define MSIQ_WORD0_RESV			0x8000000000000000UL</span>
<span class="cp">#define MSIQ_WORD0_FMT_TYPE		0x7f00000000000000UL</span>
<span class="cp">#define MSIQ_WORD0_FMT_TYPE_SHIFT	56</span>
<span class="cp">#define MSIQ_WORD0_LEN			0x00ffc00000000000UL</span>
<span class="cp">#define MSIQ_WORD0_LEN_SHIFT		46</span>
<span class="cp">#define MSIQ_WORD0_ADDR0		0x00003fff00000000UL</span>
<span class="cp">#define MSIQ_WORD0_ADDR0_SHIFT		32</span>
<span class="cp">#define MSIQ_WORD0_RID			0x00000000ffff0000UL</span>
<span class="cp">#define MSIQ_WORD0_RID_SHIFT		16</span>
<span class="cp">#define MSIQ_WORD0_DATA0		0x000000000000ffffUL</span>
<span class="cp">#define MSIQ_WORD0_DATA0_SHIFT		0</span>

<span class="cp">#define MSIQ_TYPE_MSG			0x6</span>
<span class="cp">#define MSIQ_TYPE_MSI32			0xb</span>
<span class="cp">#define MSIQ_TYPE_MSI64			0xf</span>

	<span class="n">u64</span>		<span class="n">word1</span><span class="p">;</span>
<span class="cp">#define MSIQ_WORD1_ADDR1		0xffffffffffff0000UL</span>
<span class="cp">#define MSIQ_WORD1_ADDR1_SHIFT		16</span>
<span class="cp">#define MSIQ_WORD1_DATA1		0x000000000000ffffUL</span>
<span class="cp">#define MSIQ_WORD1_DATA1_SHIFT		0</span>

	<span class="n">u64</span>		<span class="n">resv</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* All MSI registers are offset from pbm-&gt;pbm_regs */</span>
<span class="cp">#define EVENT_QUEUE_BASE_ADDR_REG	0x010000UL</span>
<span class="cp">#define  EVENT_QUEUE_BASE_ADDR_ALL_ONES	0xfffc000000000000UL</span>

<span class="cp">#define EVENT_QUEUE_CONTROL_SET(EQ)	(0x011000UL + (EQ) * 0x8UL)</span>
<span class="cp">#define  EVENT_QUEUE_CONTROL_SET_OFLOW	0x0200000000000000UL</span>
<span class="cp">#define  EVENT_QUEUE_CONTROL_SET_EN	0x0000100000000000UL</span>

<span class="cp">#define EVENT_QUEUE_CONTROL_CLEAR(EQ)	(0x011200UL + (EQ) * 0x8UL)</span>
<span class="cp">#define  EVENT_QUEUE_CONTROL_CLEAR_OF	0x0200000000000000UL</span>
<span class="cp">#define  EVENT_QUEUE_CONTROL_CLEAR_E2I	0x0000800000000000UL</span>
<span class="cp">#define  EVENT_QUEUE_CONTROL_CLEAR_DIS	0x0000100000000000UL</span>

<span class="cp">#define EVENT_QUEUE_STATE(EQ)		(0x011400UL + (EQ) * 0x8UL)</span>
<span class="cp">#define  EVENT_QUEUE_STATE_MASK		0x0000000000000007UL</span>
<span class="cp">#define  EVENT_QUEUE_STATE_IDLE		0x0000000000000001UL</span>
<span class="cp">#define  EVENT_QUEUE_STATE_ACTIVE	0x0000000000000002UL</span>
<span class="cp">#define  EVENT_QUEUE_STATE_ERROR	0x0000000000000004UL</span>

<span class="cp">#define EVENT_QUEUE_TAIL(EQ)		(0x011600UL + (EQ) * 0x8UL)</span>
<span class="cp">#define  EVENT_QUEUE_TAIL_OFLOW		0x0200000000000000UL</span>
<span class="cp">#define  EVENT_QUEUE_TAIL_VAL		0x000000000000007fUL</span>

<span class="cp">#define EVENT_QUEUE_HEAD(EQ)		(0x011800UL + (EQ) * 0x8UL)</span>
<span class="cp">#define  EVENT_QUEUE_HEAD_VAL		0x000000000000007fUL</span>

<span class="cp">#define MSI_MAP(MSI)			(0x020000UL + (MSI) * 0x8UL)</span>
<span class="cp">#define  MSI_MAP_VALID			0x8000000000000000UL</span>
<span class="cp">#define  MSI_MAP_EQWR_N			0x4000000000000000UL</span>
<span class="cp">#define  MSI_MAP_EQNUM			0x000000000000003fUL</span>

<span class="cp">#define MSI_CLEAR(MSI)			(0x028000UL + (MSI) * 0x8UL)</span>
<span class="cp">#define  MSI_CLEAR_EQWR_N		0x4000000000000000UL</span>

<span class="cp">#define IMONDO_DATA0			0x02C000UL</span>
<span class="cp">#define  IMONDO_DATA0_DATA		0xffffffffffffffc0UL</span>

<span class="cp">#define IMONDO_DATA1			0x02C008UL</span>
<span class="cp">#define  IMONDO_DATA1_DATA		0xffffffffffffffffUL</span>

<span class="cp">#define MSI_32BIT_ADDR			0x034000UL</span>
<span class="cp">#define  MSI_32BIT_ADDR_VAL		0x00000000ffff0000UL</span>

<span class="cp">#define MSI_64BIT_ADDR			0x034008UL</span>
<span class="cp">#define  MSI_64BIT_ADDR_VAL		0xffffffffffff0000UL</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pci_fire_get_head</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">msiqid</span><span class="p">,</span>
			     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">head</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="n">head</span> <span class="o">=</span> <span class="n">upa_readq</span><span class="p">(</span><span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">EVENT_QUEUE_HEAD</span><span class="p">(</span><span class="n">msiqid</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pci_fire_dequeue_msi</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">msiqid</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">head</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">msi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">type_fmt</span><span class="p">,</span> <span class="n">type</span><span class="p">,</span> <span class="n">msi_num</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_msiq_entry</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="o">*</span><span class="n">ep</span><span class="p">;</span>

	<span class="n">base</span> <span class="o">=</span> <span class="p">(</span><span class="n">pbm</span><span class="o">-&gt;</span><span class="n">msi_queues</span> <span class="o">+</span> <span class="p">((</span><span class="n">msiqid</span> <span class="o">-</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">msiq_first</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8192</span><span class="p">));</span>
	<span class="n">ep</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">base</span><span class="p">[</span><span class="o">*</span><span class="n">head</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">word0</span> <span class="o">&amp;</span> <span class="n">MSIQ_WORD0_FMT_TYPE</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">type_fmt</span> <span class="o">=</span> <span class="p">((</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">word0</span> <span class="o">&amp;</span> <span class="n">MSIQ_WORD0_FMT_TYPE</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
		    <span class="n">MSIQ_WORD0_FMT_TYPE_SHIFT</span><span class="p">);</span>
	<span class="n">type</span> <span class="o">=</span> <span class="p">(</span><span class="n">type_fmt</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">type</span> <span class="o">!=</span> <span class="n">MSIQ_TYPE_MSI32</span> <span class="o">&amp;&amp;</span>
		     <span class="n">type</span> <span class="o">!=</span> <span class="n">MSIQ_TYPE_MSI64</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="o">*</span><span class="n">msi</span> <span class="o">=</span> <span class="n">msi_num</span> <span class="o">=</span> <span class="p">((</span><span class="n">ep</span><span class="o">-&gt;</span><span class="n">word0</span> <span class="o">&amp;</span> <span class="n">MSIQ_WORD0_DATA0</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
			  <span class="n">MSIQ_WORD0_DATA0_SHIFT</span><span class="p">);</span>

	<span class="n">upa_writeq</span><span class="p">(</span><span class="n">MSI_CLEAR_EQWR_N</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">MSI_CLEAR</span><span class="p">(</span><span class="n">msi_num</span><span class="p">));</span>

	<span class="cm">/* Clear the entry.  */</span>
	<span class="n">ep</span><span class="o">-&gt;</span><span class="n">word0</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MSIQ_WORD0_FMT_TYPE</span><span class="p">;</span>

	<span class="cm">/* Go to next entry in ring.  */</span>
	<span class="p">(</span><span class="o">*</span><span class="n">head</span><span class="p">)</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">head</span> <span class="o">&gt;=</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">msiq_ent_count</span><span class="p">)</span>
		<span class="o">*</span><span class="n">head</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pci_fire_set_head</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">msiqid</span><span class="p">,</span>
			     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">head</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">upa_writeq</span><span class="p">(</span><span class="n">head</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">EVENT_QUEUE_HEAD</span><span class="p">(</span><span class="n">msiqid</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pci_fire_msi_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">msiqid</span><span class="p">,</span>
			      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">msi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">is_msi64</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">upa_readq</span><span class="p">(</span><span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">MSI_MAP</span><span class="p">(</span><span class="n">msi</span><span class="p">));</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MSI_MAP_EQNUM</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">msiqid</span><span class="p">;</span>
	<span class="n">upa_writeq</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">MSI_MAP</span><span class="p">(</span><span class="n">msi</span><span class="p">));</span>

	<span class="n">upa_writeq</span><span class="p">(</span><span class="n">MSI_CLEAR_EQWR_N</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">MSI_CLEAR</span><span class="p">(</span><span class="n">msi</span><span class="p">));</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">upa_readq</span><span class="p">(</span><span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">MSI_MAP</span><span class="p">(</span><span class="n">msi</span><span class="p">));</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">MSI_MAP_VALID</span><span class="p">;</span>
	<span class="n">upa_writeq</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">MSI_MAP</span><span class="p">(</span><span class="n">msi</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pci_fire_msi_teardown</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">msi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">upa_readq</span><span class="p">(</span><span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">MSI_MAP</span><span class="p">(</span><span class="n">msi</span><span class="p">));</span>

	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MSI_MAP_VALID</span><span class="p">;</span>

	<span class="n">upa_writeq</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">MSI_MAP</span><span class="p">(</span><span class="n">msi</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pci_fire_msiq_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pages</span><span class="p">,</span> <span class="n">order</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">order</span> <span class="o">=</span> <span class="n">get_order</span><span class="p">(</span><span class="mi">512</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>
	<span class="n">pages</span> <span class="o">=</span> <span class="n">__get_free_pages</span><span class="p">(</span><span class="n">GFP_KERNEL</span> <span class="o">|</span> <span class="n">__GFP_COMP</span><span class="p">,</span> <span class="n">order</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pages</span> <span class="o">==</span> <span class="mi">0UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;MSI: Cannot allocate MSI queues (o=%lu).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">order</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">memset</span><span class="p">((</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">pages</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PAGE_SIZE</span> <span class="o">&lt;&lt;</span> <span class="n">order</span><span class="p">);</span>
	<span class="n">pbm</span><span class="o">-&gt;</span><span class="n">msi_queues</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">pages</span><span class="p">;</span>

	<span class="n">upa_writeq</span><span class="p">((</span><span class="n">EVENT_QUEUE_BASE_ADDR_ALL_ONES</span> <span class="o">|</span>
		    <span class="n">__pa</span><span class="p">(</span><span class="n">pbm</span><span class="o">-&gt;</span><span class="n">msi_queues</span><span class="p">)),</span>
		   <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">EVENT_QUEUE_BASE_ADDR_REG</span><span class="p">);</span>

	<span class="n">upa_writeq</span><span class="p">(</span><span class="n">pbm</span><span class="o">-&gt;</span><span class="n">portid</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">IMONDO_DATA0</span><span class="p">);</span>
	<span class="n">upa_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">IMONDO_DATA1</span><span class="p">);</span>

	<span class="n">upa_writeq</span><span class="p">(</span><span class="n">pbm</span><span class="o">-&gt;</span><span class="n">msi32_start</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">MSI_32BIT_ADDR</span><span class="p">);</span>
	<span class="n">upa_writeq</span><span class="p">(</span><span class="n">pbm</span><span class="o">-&gt;</span><span class="n">msi64_start</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">MSI_64BIT_ADDR</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">msiq_num</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">upa_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">EVENT_QUEUE_HEAD</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
		<span class="n">upa_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">EVENT_QUEUE_TAIL</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pci_fire_msiq_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pages</span><span class="p">,</span> <span class="n">order</span><span class="p">;</span>

	<span class="n">order</span> <span class="o">=</span> <span class="n">get_order</span><span class="p">(</span><span class="mi">512</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>
	<span class="n">pages</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">msi_queues</span><span class="p">;</span>

	<span class="n">free_pages</span><span class="p">(</span><span class="n">pages</span><span class="p">,</span> <span class="n">order</span><span class="p">);</span>

	<span class="n">pbm</span><span class="o">-&gt;</span><span class="n">msi_queues</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pci_fire_msiq_build_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">,</span>
				   <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">msiqid</span><span class="p">,</span>
				   <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">devino</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cregs</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">imap_reg</span><span class="p">,</span> <span class="n">iclr_reg</span><span class="p">,</span> <span class="n">int_ctrlr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">fixup</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">imap_reg</span> <span class="o">=</span> <span class="n">cregs</span> <span class="o">+</span> <span class="p">(</span><span class="mh">0x001000UL</span> <span class="o">+</span> <span class="p">(</span><span class="n">devino</span> <span class="o">*</span> <span class="mh">0x08UL</span><span class="p">));</span>
	<span class="n">iclr_reg</span> <span class="o">=</span> <span class="n">cregs</span> <span class="o">+</span> <span class="p">(</span><span class="mh">0x001400UL</span> <span class="o">+</span> <span class="p">(</span><span class="n">devino</span> <span class="o">*</span> <span class="mh">0x08UL</span><span class="p">));</span>

	<span class="cm">/* XXX iterate amongst the 4 IRQ controllers XXX */</span>
	<span class="n">int_ctrlr</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">upa_readq</span><span class="p">(</span><span class="n">imap_reg</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="mi">63</span><span class="p">)</span> <span class="o">|</span> <span class="n">int_ctrlr</span><span class="p">;</span>
	<span class="n">upa_writeq</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">imap_reg</span><span class="p">);</span>

	<span class="n">fixup</span> <span class="o">=</span> <span class="p">((</span><span class="n">pbm</span><span class="o">-&gt;</span><span class="n">portid</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="n">devino</span><span class="p">)</span> <span class="o">-</span> <span class="n">int_ctrlr</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="n">build_irq</span><span class="p">(</span><span class="n">fixup</span><span class="p">,</span> <span class="n">iclr_reg</span><span class="p">,</span> <span class="n">imap_reg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">irq</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">upa_writeq</span><span class="p">(</span><span class="n">EVENT_QUEUE_CONTROL_SET_EN</span><span class="p">,</span>
		   <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">EVENT_QUEUE_CONTROL_SET</span><span class="p">(</span><span class="n">msiqid</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">irq</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sparc64_msiq_ops</span> <span class="n">pci_fire_msiq_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_head</span>	<span class="o">=</span>	<span class="n">pci_fire_get_head</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dequeue_msi</span>	<span class="o">=</span>	<span class="n">pci_fire_dequeue_msi</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_head</span>	<span class="o">=</span>	<span class="n">pci_fire_set_head</span><span class="p">,</span>
	<span class="p">.</span><span class="n">msi_setup</span>	<span class="o">=</span>	<span class="n">pci_fire_msi_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">msi_teardown</span>	<span class="o">=</span>	<span class="n">pci_fire_msi_teardown</span><span class="p">,</span>
	<span class="p">.</span><span class="n">msiq_alloc</span>	<span class="o">=</span>	<span class="n">pci_fire_msiq_alloc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">msiq_free</span>	<span class="o">=</span>	<span class="n">pci_fire_msiq_free</span><span class="p">,</span>
	<span class="p">.</span><span class="n">msiq_build_irq</span>	<span class="o">=</span>	<span class="n">pci_fire_msiq_build_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pci_fire_msi_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">sparc64_pbm_msi_init</span><span class="p">(</span><span class="n">pbm</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pci_fire_msiq_ops</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#else </span><span class="cm">/* CONFIG_PCI_MSI */</span><span class="cp"></span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pci_fire_msi_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* !(CONFIG_PCI_MSI) */</span><span class="cp"></span>

<span class="cm">/* Based at pbm-&gt;controller_regs */</span>
<span class="cp">#define FIRE_PARITY_CONTROL	0x470010UL</span>
<span class="cp">#define  FIRE_PARITY_ENAB	0x8000000000000000UL</span>
<span class="cp">#define FIRE_FATAL_RESET_CTL	0x471028UL</span>
<span class="cp">#define  FIRE_FATAL_RESET_SPARE	0x0000000004000000UL</span>
<span class="cp">#define  FIRE_FATAL_RESET_MB	0x0000000002000000UL</span>
<span class="cp">#define  FIRE_FATAL_RESET_CPE	0x0000000000008000UL</span>
<span class="cp">#define  FIRE_FATAL_RESET_APE	0x0000000000004000UL</span>
<span class="cp">#define  FIRE_FATAL_RESET_PIO	0x0000000000000040UL</span>
<span class="cp">#define  FIRE_FATAL_RESET_JW	0x0000000000000004UL</span>
<span class="cp">#define  FIRE_FATAL_RESET_JI	0x0000000000000002UL</span>
<span class="cp">#define  FIRE_FATAL_RESET_JR	0x0000000000000001UL</span>
<span class="cp">#define FIRE_CORE_INTR_ENABLE	0x471800UL</span>

<span class="cm">/* Based at pbm-&gt;pbm_regs */</span>
<span class="cp">#define FIRE_TLU_CTRL		0x80000UL</span>
<span class="cp">#define  FIRE_TLU_CTRL_TIM	0x00000000da000000UL</span>
<span class="cp">#define  FIRE_TLU_CTRL_QDET	0x0000000000000100UL</span>
<span class="cp">#define  FIRE_TLU_CTRL_CFG	0x0000000000000001UL</span>
<span class="cp">#define FIRE_TLU_DEV_CTRL	0x90008UL</span>
<span class="cp">#define FIRE_TLU_LINK_CTRL	0x90020UL</span>
<span class="cp">#define FIRE_TLU_LINK_CTRL_CLK	0x0000000000000040UL</span>
<span class="cp">#define FIRE_LPU_RESET		0xe2008UL</span>
<span class="cp">#define FIRE_LPU_LLCFG		0xe2200UL</span>
<span class="cp">#define  FIRE_LPU_LLCFG_VC0	0x0000000000000100UL</span>
<span class="cp">#define FIRE_LPU_FCTRL_UCTRL	0xe2240UL</span>
<span class="cp">#define  FIRE_LPU_FCTRL_UCTRL_N	0x0000000000000002UL</span>
<span class="cp">#define  FIRE_LPU_FCTRL_UCTRL_P	0x0000000000000001UL</span>
<span class="cp">#define FIRE_LPU_TXL_FIFOP	0xe2430UL</span>
<span class="cp">#define FIRE_LPU_LTSSM_CFG2	0xe2788UL</span>
<span class="cp">#define FIRE_LPU_LTSSM_CFG3	0xe2790UL</span>
<span class="cp">#define FIRE_LPU_LTSSM_CFG4	0xe2798UL</span>
<span class="cp">#define FIRE_LPU_LTSSM_CFG5	0xe27a0UL</span>
<span class="cp">#define FIRE_DMC_IENAB		0x31800UL</span>
<span class="cp">#define FIRE_DMC_DBG_SEL_A	0x53000UL</span>
<span class="cp">#define FIRE_DMC_DBG_SEL_B	0x53008UL</span>
<span class="cp">#define FIRE_PEC_IENAB		0x51800UL</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pci_fire_hw_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">upa_writeq</span><span class="p">(</span><span class="n">FIRE_PARITY_ENAB</span><span class="p">,</span>
		   <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">controller_regs</span> <span class="o">+</span> <span class="n">FIRE_PARITY_CONTROL</span><span class="p">);</span>

	<span class="n">upa_writeq</span><span class="p">((</span><span class="n">FIRE_FATAL_RESET_SPARE</span> <span class="o">|</span>
		    <span class="n">FIRE_FATAL_RESET_MB</span> <span class="o">|</span>
		    <span class="n">FIRE_FATAL_RESET_CPE</span> <span class="o">|</span>
		    <span class="n">FIRE_FATAL_RESET_APE</span> <span class="o">|</span>
		    <span class="n">FIRE_FATAL_RESET_PIO</span> <span class="o">|</span>
		    <span class="n">FIRE_FATAL_RESET_JW</span> <span class="o">|</span>
		    <span class="n">FIRE_FATAL_RESET_JI</span> <span class="o">|</span>
		    <span class="n">FIRE_FATAL_RESET_JR</span><span class="p">),</span>
		   <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">controller_regs</span> <span class="o">+</span> <span class="n">FIRE_FATAL_RESET_CTL</span><span class="p">);</span>

	<span class="n">upa_writeq</span><span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="mi">0</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">controller_regs</span> <span class="o">+</span> <span class="n">FIRE_CORE_INTR_ENABLE</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">upa_readq</span><span class="p">(</span><span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">FIRE_TLU_CTRL</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">FIRE_TLU_CTRL_TIM</span> <span class="o">|</span>
		<span class="n">FIRE_TLU_CTRL_QDET</span> <span class="o">|</span>
		<span class="n">FIRE_TLU_CTRL_CFG</span><span class="p">);</span>
	<span class="n">upa_writeq</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">FIRE_TLU_CTRL</span><span class="p">);</span>
	<span class="n">upa_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">FIRE_TLU_DEV_CTRL</span><span class="p">);</span>
	<span class="n">upa_writeq</span><span class="p">(</span><span class="n">FIRE_TLU_LINK_CTRL_CLK</span><span class="p">,</span>
		   <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">FIRE_TLU_LINK_CTRL</span><span class="p">);</span>

	<span class="n">upa_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">FIRE_LPU_RESET</span><span class="p">);</span>
	<span class="n">upa_writeq</span><span class="p">(</span><span class="n">FIRE_LPU_LLCFG_VC0</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">FIRE_LPU_LLCFG</span><span class="p">);</span>
	<span class="n">upa_writeq</span><span class="p">((</span><span class="n">FIRE_LPU_FCTRL_UCTRL_N</span> <span class="o">|</span> <span class="n">FIRE_LPU_FCTRL_UCTRL_P</span><span class="p">),</span>
		   <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">FIRE_LPU_FCTRL_UCTRL</span><span class="p">);</span>
	<span class="n">upa_writeq</span><span class="p">(((</span><span class="mh">0xffff</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x0000</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">)),</span>
		   <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">FIRE_LPU_TXL_FIFOP</span><span class="p">);</span>
	<span class="n">upa_writeq</span><span class="p">(</span><span class="mi">3000000</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">FIRE_LPU_LTSSM_CFG2</span><span class="p">);</span>
	<span class="n">upa_writeq</span><span class="p">(</span><span class="mi">500000</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">FIRE_LPU_LTSSM_CFG3</span><span class="p">);</span>
	<span class="n">upa_writeq</span><span class="p">((</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">140</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
		   <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">FIRE_LPU_LTSSM_CFG4</span><span class="p">);</span>
	<span class="n">upa_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">FIRE_LPU_LTSSM_CFG5</span><span class="p">);</span>

	<span class="n">upa_writeq</span><span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="mi">0</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">FIRE_DMC_IENAB</span><span class="p">);</span>
	<span class="n">upa_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">FIRE_DMC_DBG_SEL_A</span><span class="p">);</span>
	<span class="n">upa_writeq</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">FIRE_DMC_DBG_SEL_B</span><span class="p">);</span>

	<span class="n">upa_writeq</span><span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="mi">0</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">+</span> <span class="n">FIRE_PEC_IENAB</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">pci_fire_pbm_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">,</span>
				       <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">op</span><span class="p">,</span> <span class="n">u32</span> <span class="n">portid</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">linux_prom64_registers</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">dp</span> <span class="o">=</span> <span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">pbm</span><span class="o">-&gt;</span><span class="n">numa_node</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pci_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sun4u_pci_ops</span><span class="p">;</span>
	<span class="n">pbm</span><span class="o">-&gt;</span><span class="n">config_space_reg_bits</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>

	<span class="n">pbm</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">=</span> <span class="n">pci_num_pbms</span><span class="o">++</span><span class="p">;</span>

	<span class="n">pbm</span><span class="o">-&gt;</span><span class="n">portid</span> <span class="o">=</span> <span class="n">portid</span><span class="p">;</span>
	<span class="n">pbm</span><span class="o">-&gt;</span><span class="n">op</span> <span class="o">=</span> <span class="n">op</span><span class="p">;</span>
	<span class="n">pbm</span><span class="o">-&gt;</span><span class="n">name</span> <span class="o">=</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">;</span>

	<span class="n">regs</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="s">&quot;reg&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pbm_regs</span> <span class="o">=</span> <span class="n">regs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">phys_addr</span><span class="p">;</span>
	<span class="n">pbm</span><span class="o">-&gt;</span><span class="n">controller_regs</span> <span class="o">=</span> <span class="n">regs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">phys_addr</span> <span class="o">-</span> <span class="mh">0x410000UL</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;%s: SUN4U PCIE Bus Module</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pbm</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>

	<span class="n">pci_determine_mem_io_space</span><span class="p">(</span><span class="n">pbm</span><span class="p">);</span>

	<span class="n">pci_get_pbm_props</span><span class="p">(</span><span class="n">pbm</span><span class="p">);</span>

	<span class="n">pci_fire_hw_init</span><span class="p">(</span><span class="n">pbm</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">pci_fire_pbm_iommu_init</span><span class="p">(</span><span class="n">pbm</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">pci_fire_msi_init</span><span class="p">(</span><span class="n">pbm</span><span class="p">);</span>

	<span class="n">pbm</span><span class="o">-&gt;</span><span class="n">pci_bus</span> <span class="o">=</span> <span class="n">pci_scan_one_pbm</span><span class="p">(</span><span class="n">pbm</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* XXX register error interrupt handlers XXX */</span>

	<span class="n">pbm</span><span class="o">-&gt;</span><span class="n">next</span> <span class="o">=</span> <span class="n">pci_pbm_root</span><span class="p">;</span>
	<span class="n">pci_pbm_root</span> <span class="o">=</span> <span class="n">pbm</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">fire_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">op</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">dp</span> <span class="o">=</span> <span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_pbm_info</span> <span class="o">*</span><span class="n">pbm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iommu</span> <span class="o">*</span><span class="n">iommu</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">portid</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">portid</span> <span class="o">=</span> <span class="n">of_getintprop_default</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="s">&quot;portid&quot;</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="n">pbm</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">pbm</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pbm</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="n">PFX</span> <span class="s">&quot;Cannot allocate pci_pbminfo.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">iommu</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">iommu</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">iommu</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="n">PFX</span> <span class="s">&quot;Cannot allocate PBM iommu.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_free_controller</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pbm</span><span class="o">-&gt;</span><span class="n">iommu</span> <span class="o">=</span> <span class="n">iommu</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">pci_fire_pbm_init</span><span class="p">(</span><span class="n">pbm</span><span class="p">,</span> <span class="n">op</span><span class="p">,</span> <span class="n">portid</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out_free_iommu</span><span class="p">;</span>

	<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">pbm</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">out_free_iommu:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">pbm</span><span class="o">-&gt;</span><span class="n">iommu</span><span class="p">);</span>
			
<span class="nl">out_free_controller:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">pbm</span><span class="p">);</span>

<span class="nl">out_err:</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">fire_match</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pci&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;pciex108e,80f0&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">fire_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">DRIVER_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">fire_match</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">fire_probe</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">fire_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fire_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">subsys_initcall</span><span class="p">(</span><span class="n">fire_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
