#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x9e2540 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x9af320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x9b68a0 .functor NOT 1, L_0xa0f140, C4<0>, C4<0>, C4<0>;
L_0xa0ef20 .functor XOR 2, L_0xa0ede0, L_0xa0ee80, C4<00>, C4<00>;
L_0xa0f030 .functor XOR 2, L_0xa0ef20, L_0xa0ef90, C4<00>, C4<00>;
v0xa0b160_0 .net *"_ivl_10", 1 0, L_0xa0ef90;  1 drivers
v0xa0b260_0 .net *"_ivl_12", 1 0, L_0xa0f030;  1 drivers
v0xa0b340_0 .net *"_ivl_2", 1 0, L_0xa0ed40;  1 drivers
v0xa0b400_0 .net *"_ivl_4", 1 0, L_0xa0ede0;  1 drivers
v0xa0b4e0_0 .net *"_ivl_6", 1 0, L_0xa0ee80;  1 drivers
v0xa0b610_0 .net *"_ivl_8", 1 0, L_0xa0ef20;  1 drivers
v0xa0b6f0_0 .net "a", 0 0, v0xa08b40_0;  1 drivers
v0xa0b790_0 .net "b", 0 0, v0xa08be0_0;  1 drivers
v0xa0b830_0 .net "c", 0 0, v0xa08c80_0;  1 drivers
v0xa0b8d0_0 .var "clk", 0 0;
v0xa0b970_0 .net "d", 0 0, v0xa08dc0_0;  1 drivers
v0xa0ba10_0 .net "out_pos_dut", 0 0, L_0xa0eb60;  1 drivers
v0xa0bab0_0 .net "out_pos_ref", 0 0, L_0xa0d0f0;  1 drivers
v0xa0bb50_0 .net "out_sop_dut", 0 0, L_0xa0dab0;  1 drivers
v0xa0bbf0_0 .net "out_sop_ref", 0 0, L_0x9e3a50;  1 drivers
v0xa0bc90_0 .var/2u "stats1", 223 0;
v0xa0bd30_0 .var/2u "strobe", 0 0;
v0xa0bee0_0 .net "tb_match", 0 0, L_0xa0f140;  1 drivers
v0xa0bfb0_0 .net "tb_mismatch", 0 0, L_0x9b68a0;  1 drivers
v0xa0c050_0 .net "wavedrom_enable", 0 0, v0xa09090_0;  1 drivers
v0xa0c120_0 .net "wavedrom_title", 511 0, v0xa09130_0;  1 drivers
L_0xa0ed40 .concat [ 1 1 0 0], L_0xa0d0f0, L_0x9e3a50;
L_0xa0ede0 .concat [ 1 1 0 0], L_0xa0d0f0, L_0x9e3a50;
L_0xa0ee80 .concat [ 1 1 0 0], L_0xa0eb60, L_0xa0dab0;
L_0xa0ef90 .concat [ 1 1 0 0], L_0xa0d0f0, L_0x9e3a50;
L_0xa0f140 .cmp/eeq 2, L_0xa0ed40, L_0xa0f030;
S_0x9b35d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x9af320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x9b6c80 .functor AND 1, v0xa08c80_0, v0xa08dc0_0, C4<1>, C4<1>;
L_0x9b7060 .functor NOT 1, v0xa08b40_0, C4<0>, C4<0>, C4<0>;
L_0x9b7440 .functor NOT 1, v0xa08be0_0, C4<0>, C4<0>, C4<0>;
L_0x9b76c0 .functor AND 1, L_0x9b7060, L_0x9b7440, C4<1>, C4<1>;
L_0x9cea60 .functor AND 1, L_0x9b76c0, v0xa08c80_0, C4<1>, C4<1>;
L_0x9e3a50 .functor OR 1, L_0x9b6c80, L_0x9cea60, C4<0>, C4<0>;
L_0xa0c570 .functor NOT 1, v0xa08be0_0, C4<0>, C4<0>, C4<0>;
L_0xa0c5e0 .functor OR 1, L_0xa0c570, v0xa08dc0_0, C4<0>, C4<0>;
L_0xa0c6f0 .functor AND 1, v0xa08c80_0, L_0xa0c5e0, C4<1>, C4<1>;
L_0xa0c7b0 .functor NOT 1, v0xa08b40_0, C4<0>, C4<0>, C4<0>;
L_0xa0c880 .functor OR 1, L_0xa0c7b0, v0xa08be0_0, C4<0>, C4<0>;
L_0xa0c8f0 .functor AND 1, L_0xa0c6f0, L_0xa0c880, C4<1>, C4<1>;
L_0xa0ca70 .functor NOT 1, v0xa08be0_0, C4<0>, C4<0>, C4<0>;
L_0xa0cae0 .functor OR 1, L_0xa0ca70, v0xa08dc0_0, C4<0>, C4<0>;
L_0xa0ca00 .functor AND 1, v0xa08c80_0, L_0xa0cae0, C4<1>, C4<1>;
L_0xa0cc70 .functor NOT 1, v0xa08b40_0, C4<0>, C4<0>, C4<0>;
L_0xa0cd70 .functor OR 1, L_0xa0cc70, v0xa08dc0_0, C4<0>, C4<0>;
L_0xa0ce30 .functor AND 1, L_0xa0ca00, L_0xa0cd70, C4<1>, C4<1>;
L_0xa0cfe0 .functor XNOR 1, L_0xa0c8f0, L_0xa0ce30, C4<0>, C4<0>;
v0x9b61d0_0 .net *"_ivl_0", 0 0, L_0x9b6c80;  1 drivers
v0x9b65d0_0 .net *"_ivl_12", 0 0, L_0xa0c570;  1 drivers
v0x9b69b0_0 .net *"_ivl_14", 0 0, L_0xa0c5e0;  1 drivers
v0x9b6d90_0 .net *"_ivl_16", 0 0, L_0xa0c6f0;  1 drivers
v0x9b7170_0 .net *"_ivl_18", 0 0, L_0xa0c7b0;  1 drivers
v0x9b7550_0 .net *"_ivl_2", 0 0, L_0x9b7060;  1 drivers
v0x9b77d0_0 .net *"_ivl_20", 0 0, L_0xa0c880;  1 drivers
v0xa070b0_0 .net *"_ivl_24", 0 0, L_0xa0ca70;  1 drivers
v0xa07190_0 .net *"_ivl_26", 0 0, L_0xa0cae0;  1 drivers
v0xa07270_0 .net *"_ivl_28", 0 0, L_0xa0ca00;  1 drivers
v0xa07350_0 .net *"_ivl_30", 0 0, L_0xa0cc70;  1 drivers
v0xa07430_0 .net *"_ivl_32", 0 0, L_0xa0cd70;  1 drivers
v0xa07510_0 .net *"_ivl_36", 0 0, L_0xa0cfe0;  1 drivers
L_0x7f9383888018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xa075d0_0 .net *"_ivl_38", 0 0, L_0x7f9383888018;  1 drivers
v0xa076b0_0 .net *"_ivl_4", 0 0, L_0x9b7440;  1 drivers
v0xa07790_0 .net *"_ivl_6", 0 0, L_0x9b76c0;  1 drivers
v0xa07870_0 .net *"_ivl_8", 0 0, L_0x9cea60;  1 drivers
v0xa07950_0 .net "a", 0 0, v0xa08b40_0;  alias, 1 drivers
v0xa07a10_0 .net "b", 0 0, v0xa08be0_0;  alias, 1 drivers
v0xa07ad0_0 .net "c", 0 0, v0xa08c80_0;  alias, 1 drivers
v0xa07b90_0 .net "d", 0 0, v0xa08dc0_0;  alias, 1 drivers
v0xa07c50_0 .net "out_pos", 0 0, L_0xa0d0f0;  alias, 1 drivers
v0xa07d10_0 .net "out_sop", 0 0, L_0x9e3a50;  alias, 1 drivers
v0xa07dd0_0 .net "pos0", 0 0, L_0xa0c8f0;  1 drivers
v0xa07e90_0 .net "pos1", 0 0, L_0xa0ce30;  1 drivers
L_0xa0d0f0 .functor MUXZ 1, L_0x7f9383888018, L_0xa0c8f0, L_0xa0cfe0, C4<>;
S_0xa08010 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x9af320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xa08b40_0 .var "a", 0 0;
v0xa08be0_0 .var "b", 0 0;
v0xa08c80_0 .var "c", 0 0;
v0xa08d20_0 .net "clk", 0 0, v0xa0b8d0_0;  1 drivers
v0xa08dc0_0 .var "d", 0 0;
v0xa08eb0_0 .var/2u "fail", 0 0;
v0xa08f50_0 .var/2u "fail1", 0 0;
v0xa08ff0_0 .net "tb_match", 0 0, L_0xa0f140;  alias, 1 drivers
v0xa09090_0 .var "wavedrom_enable", 0 0;
v0xa09130_0 .var "wavedrom_title", 511 0;
E_0x9c2440/0 .event negedge, v0xa08d20_0;
E_0x9c2440/1 .event posedge, v0xa08d20_0;
E_0x9c2440 .event/or E_0x9c2440/0, E_0x9c2440/1;
S_0xa08340 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xa08010;
 .timescale -12 -12;
v0xa08580_0 .var/2s "i", 31 0;
E_0x9c22e0 .event posedge, v0xa08d20_0;
S_0xa08680 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xa08010;
 .timescale -12 -12;
v0xa08880_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xa08960 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xa08010;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xa09310 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x9af320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xa0d2a0 .functor AND 1, v0xa08c80_0, v0xa08dc0_0, C4<1>, C4<1>;
L_0xa0d7a0 .functor AND 1, L_0xa0d550, L_0xa0d5f0, C4<1>, C4<1>;
L_0xa0d8b0 .functor AND 1, L_0xa0d7a0, v0xa08c80_0, C4<1>, C4<1>;
L_0xa0d970 .functor OR 1, L_0xa0d2a0, L_0xa0d8b0, C4<0>, C4<0>;
L_0xa0dab0 .functor BUFZ 1, L_0xa0d970, C4<0>, C4<0>, C4<0>;
L_0xa0dc60 .functor OR 1, L_0xa0dbc0, v0xa08dc0_0, C4<0>, C4<0>;
L_0xa0dd60 .functor AND 1, v0xa08c80_0, L_0xa0dc60, C4<1>, C4<1>;
L_0xa0dfd0 .functor AND 1, L_0xa0de20, v0xa08be0_0, C4<1>, C4<1>;
L_0xa0e180 .functor OR 1, L_0xa0e0e0, v0xa08dc0_0, C4<0>, C4<0>;
L_0xa0e240 .functor AND 1, L_0xa0dfd0, L_0xa0e180, C4<1>, C4<1>;
L_0xa0e3b0 .functor OR 1, L_0xa0dd60, L_0xa0e240, C4<0>, C4<0>;
L_0xa0e550 .functor OR 1, L_0xa0e470, v0xa08dc0_0, C4<0>, C4<0>;
L_0xa0e680 .functor AND 1, v0xa08c80_0, L_0xa0e550, C4<1>, C4<1>;
L_0xa0e7e0 .functor AND 1, L_0xa0e740, v0xa08dc0_0, C4<1>, C4<1>;
L_0xa0e610 .functor OR 1, L_0xa0e680, L_0xa0e7e0, C4<0>, C4<0>;
L_0xa0e9c0 .functor XNOR 1, L_0xa0e3b0, L_0xa0e610, C4<0>, C4<0>;
v0xa094d0_0 .net *"_ivl_0", 0 0, L_0xa0d2a0;  1 drivers
v0xa095b0_0 .net *"_ivl_15", 0 0, L_0xa0dbc0;  1 drivers
v0xa09670_0 .net *"_ivl_16", 0 0, L_0xa0dc60;  1 drivers
v0xa09760_0 .net *"_ivl_18", 0 0, L_0xa0dd60;  1 drivers
v0xa09840_0 .net *"_ivl_21", 0 0, L_0xa0de20;  1 drivers
v0xa09950_0 .net *"_ivl_22", 0 0, L_0xa0dfd0;  1 drivers
v0xa09a30_0 .net *"_ivl_25", 0 0, L_0xa0e0e0;  1 drivers
v0xa09af0_0 .net *"_ivl_26", 0 0, L_0xa0e180;  1 drivers
v0xa09bd0_0 .net *"_ivl_28", 0 0, L_0xa0e240;  1 drivers
v0xa09d40_0 .net *"_ivl_3", 0 0, L_0xa0d550;  1 drivers
v0xa09e00_0 .net *"_ivl_33", 0 0, L_0xa0e470;  1 drivers
v0xa09ec0_0 .net *"_ivl_34", 0 0, L_0xa0e550;  1 drivers
v0xa09fa0_0 .net *"_ivl_36", 0 0, L_0xa0e680;  1 drivers
v0xa0a080_0 .net *"_ivl_39", 0 0, L_0xa0e740;  1 drivers
v0xa0a140_0 .net *"_ivl_40", 0 0, L_0xa0e7e0;  1 drivers
v0xa0a220_0 .net *"_ivl_44", 0 0, L_0xa0e9c0;  1 drivers
L_0x7f9383888060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xa0a2e0_0 .net *"_ivl_46", 0 0, L_0x7f9383888060;  1 drivers
v0xa0a4d0_0 .net *"_ivl_5", 0 0, L_0xa0d5f0;  1 drivers
v0xa0a590_0 .net *"_ivl_6", 0 0, L_0xa0d7a0;  1 drivers
v0xa0a670_0 .net *"_ivl_8", 0 0, L_0xa0d8b0;  1 drivers
v0xa0a750_0 .net "a", 0 0, v0xa08b40_0;  alias, 1 drivers
v0xa0a7f0_0 .net "b", 0 0, v0xa08be0_0;  alias, 1 drivers
v0xa0a8e0_0 .net "c", 0 0, v0xa08c80_0;  alias, 1 drivers
v0xa0a9d0_0 .net "d", 0 0, v0xa08dc0_0;  alias, 1 drivers
v0xa0aac0_0 .net "out_pos", 0 0, L_0xa0eb60;  alias, 1 drivers
v0xa0ab80_0 .net "out_sop", 0 0, L_0xa0dab0;  alias, 1 drivers
v0xa0ac40_0 .net "pos0", 0 0, L_0xa0e3b0;  1 drivers
v0xa0ad00_0 .net "pos1", 0 0, L_0xa0e610;  1 drivers
v0xa0adc0_0 .net "sop", 0 0, L_0xa0d970;  1 drivers
L_0xa0d550 .reduce/nor v0xa08b40_0;
L_0xa0d5f0 .reduce/nor v0xa08be0_0;
L_0xa0dbc0 .reduce/nor v0xa08be0_0;
L_0xa0de20 .reduce/nor v0xa08b40_0;
L_0xa0e0e0 .reduce/nor v0xa08b40_0;
L_0xa0e470 .reduce/nor v0xa08be0_0;
L_0xa0e740 .reduce/nor v0xa08b40_0;
L_0xa0eb60 .functor MUXZ 1, L_0x7f9383888060, L_0xa0e3b0, L_0xa0e9c0, C4<>;
S_0xa0af40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x9af320;
 .timescale -12 -12;
E_0x9ab9f0 .event anyedge, v0xa0bd30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa0bd30_0;
    %nor/r;
    %assign/vec4 v0xa0bd30_0, 0;
    %wait E_0x9ab9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa08010;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa08eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa08f50_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xa08010;
T_4 ;
    %wait E_0x9c2440;
    %load/vec4 v0xa08ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa08eb0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xa08010;
T_5 ;
    %wait E_0x9c22e0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa08dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08be0_0, 0;
    %assign/vec4 v0xa08b40_0, 0;
    %wait E_0x9c22e0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa08dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08be0_0, 0;
    %assign/vec4 v0xa08b40_0, 0;
    %wait E_0x9c22e0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa08dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08be0_0, 0;
    %assign/vec4 v0xa08b40_0, 0;
    %wait E_0x9c22e0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa08dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08be0_0, 0;
    %assign/vec4 v0xa08b40_0, 0;
    %wait E_0x9c22e0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa08dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08be0_0, 0;
    %assign/vec4 v0xa08b40_0, 0;
    %wait E_0x9c22e0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa08dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08be0_0, 0;
    %assign/vec4 v0xa08b40_0, 0;
    %wait E_0x9c22e0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa08dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08be0_0, 0;
    %assign/vec4 v0xa08b40_0, 0;
    %wait E_0x9c22e0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa08dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08be0_0, 0;
    %assign/vec4 v0xa08b40_0, 0;
    %wait E_0x9c22e0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa08dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08be0_0, 0;
    %assign/vec4 v0xa08b40_0, 0;
    %wait E_0x9c22e0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa08dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08be0_0, 0;
    %assign/vec4 v0xa08b40_0, 0;
    %wait E_0x9c22e0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa08dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08be0_0, 0;
    %assign/vec4 v0xa08b40_0, 0;
    %wait E_0x9c22e0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa08dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08be0_0, 0;
    %assign/vec4 v0xa08b40_0, 0;
    %wait E_0x9c22e0;
    %load/vec4 v0xa08eb0_0;
    %store/vec4 v0xa08f50_0, 0, 1;
    %fork t_1, S_0xa08340;
    %jmp t_0;
    .scope S_0xa08340;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa08580_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xa08580_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x9c22e0;
    %load/vec4 v0xa08580_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xa08dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08be0_0, 0;
    %assign/vec4 v0xa08b40_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa08580_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xa08580_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xa08010;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9c2440;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xa08dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa08be0_0, 0;
    %assign/vec4 v0xa08b40_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xa08eb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xa08f50_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x9af320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa0b8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa0bd30_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x9af320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xa0b8d0_0;
    %inv;
    %store/vec4 v0xa0b8d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x9af320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa08d20_0, v0xa0bfb0_0, v0xa0b6f0_0, v0xa0b790_0, v0xa0b830_0, v0xa0b970_0, v0xa0bbf0_0, v0xa0bb50_0, v0xa0bab0_0, v0xa0ba10_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x9af320;
T_9 ;
    %load/vec4 v0xa0bc90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xa0bc90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa0bc90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xa0bc90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xa0bc90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa0bc90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xa0bc90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xa0bc90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa0bc90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xa0bc90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x9af320;
T_10 ;
    %wait E_0x9c2440;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa0bc90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa0bc90_0, 4, 32;
    %load/vec4 v0xa0bee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xa0bc90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa0bc90_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa0bc90_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa0bc90_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xa0bbf0_0;
    %load/vec4 v0xa0bbf0_0;
    %load/vec4 v0xa0bb50_0;
    %xor;
    %load/vec4 v0xa0bbf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xa0bc90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa0bc90_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xa0bc90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa0bc90_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xa0bab0_0;
    %load/vec4 v0xa0bab0_0;
    %load/vec4 v0xa0ba10_0;
    %xor;
    %load/vec4 v0xa0bab0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xa0bc90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa0bc90_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xa0bc90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa0bc90_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth5/machine/ece241_2013_q2/iter1/response0/top_module.sv";
