// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module UARTToSerial_1(
  input        clock,
               reset,
               io_uart_rxd,
               io_serial_in_valid,
  input  [7:0] io_serial_in_bits,
  input        io_serial_out_ready,
  output       io_uart_txd,
               io_serial_in_ready,
               io_serial_out_valid,
  output [7:0] io_serial_out_bits,
  output       io_dropped
);

  wire       _txq_io_deq_valid;	// @[UARTAdapter.scala:115:19]
  wire [7:0] _txq_io_deq_bits;	// @[UARTAdapter.scala:115:19]
  wire       _txm_io_in_ready;	// @[UARTAdapter.scala:114:19]
  wire       _txm_io_tx_busy;	// @[UARTAdapter.scala:114:19]
  wire       _rxq_io_enq_ready;	// @[UARTAdapter.scala:113:19]
  wire       _rxm_io_out_valid;	// @[UARTAdapter.scala:112:19]
  wire [7:0] _rxm_io_out_bits;	// @[UARTAdapter.scala:112:19]
  reg        dropped;	// @[UARTAdapter.scala:119:24]
  always @(posedge clock) begin
    if (reset)
      dropped <= 1'h0;	// @[UARTAdapter.scala:119:24]
    else
      dropped <= _rxm_io_out_valid & ~_rxq_io_enq_ready | dropped;	// @[UARTAdapter.scala:112:19, :113:19, :119:24, :127:{26,29,48,58}]
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// @[UARTAdapter.scala:126:35]
      if (_rxm_io_out_valid & ~reset & ~_rxq_io_enq_ready) begin	// @[UARTAdapter.scala:112:19, :113:19, :126:35]
        if (`ASSERT_VERBOSE_COND_)	// @[UARTAdapter.scala:126:35]
          $error("Assertion failed\n    at UARTAdapter.scala:126 when (rxq.io.enq.valid) { assert(rxq.io.enq.ready) }\n");	// @[UARTAdapter.scala:126:35]
        if (`STOP_COND_)	// @[UARTAdapter.scala:126:35]
          $fatal;	// @[UARTAdapter.scala:126:35]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        dropped = _RANDOM_0[0];	// @[UARTAdapter.scala:119:24]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  UARTRx rxm (	// @[UARTAdapter.scala:112:19]
    .clock        (clock),
    .reset        (reset),
    .io_en        (1'h1),	// @[UARTAdapter.scala:121:13]
    .io_in        (io_uart_rxd),
    .io_div       (16'h1B2),	// @[UARTAdapter.scala:123:14]
    .io_out_valid (_rxm_io_out_valid),
    .io_out_bits  (_rxm_io_out_bits)
  );
  Queue_87 rxq (	// @[UARTAdapter.scala:113:19]
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (_rxm_io_out_valid),	// @[UARTAdapter.scala:112:19]
    .io_enq_bits  (_rxm_io_out_bits),	// @[UARTAdapter.scala:112:19]
    .io_deq_ready (io_serial_out_ready),
    .io_enq_ready (_rxq_io_enq_ready),
    .io_deq_valid (io_serial_out_valid),
    .io_deq_bits  (io_serial_out_bits)
  );
  UARTTx txm (	// @[UARTAdapter.scala:114:19]
    .clock       (clock),
    .reset       (reset),
    .io_en       (1'h1),	// @[UARTAdapter.scala:121:13]
    .io_in_valid (_txq_io_deq_valid),	// @[UARTAdapter.scala:115:19]
    .io_in_bits  (_txq_io_deq_bits),	// @[UARTAdapter.scala:115:19]
    .io_div      (16'h1B2),	// @[UARTAdapter.scala:123:14]
    .io_nstop    (1'h0),	// @[UARTAdapter.scala:119:24]
    .io_in_ready (_txm_io_in_ready),
    .io_out      (io_uart_txd),
    .io_tx_busy  (_txm_io_tx_busy)
  );
  Queue_87 txq (	// @[UARTAdapter.scala:115:19]
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_serial_in_valid),
    .io_enq_bits  (io_serial_in_bits),
    .io_deq_ready (_txm_io_in_ready),	// @[UARTAdapter.scala:114:19]
    .io_enq_ready (io_serial_in_ready),
    .io_deq_valid (_txq_io_deq_valid),
    .io_deq_bits  (_txq_io_deq_bits)
  );
  assign io_dropped = dropped;	// @[UARTAdapter.scala:119:24]
endmodule

