Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec  6 00:40:45 2024
| Host         : LAPTOP-54I6DIBE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1344)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4008)
5. checking no_input_delay (21)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1344)
---------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: VGA/CLK_25MHz_reg/Q (HIGH)

 There are 1297 register/latch pins with no clock driven by root clock pin: clk_50_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4008)
---------------------------------------------------
 There are 4008 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.519        0.000                      0                   42        0.263        0.000                      0                   42        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.519        0.000                      0                   42        0.263        0.000                      0                   42        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 2.102ns (42.064%)  route 2.895ns (57.936%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    SSG_DISP/CathMod/CLK
    SLICE_X57Y30         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.487     6.023    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.680 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.680    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.797 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.797    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.914 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.914    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.031 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.031    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.250 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[0]
                         net (fo=1, routed)           0.832     8.082    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_7
    SLICE_X55Y33         LUT6 (Prop_lut6_I0_O)        0.295     8.377 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.637     9.014    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124     9.138 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.939    10.077    SSG_DISP/CathMod/clear
    SLICE_X57Y34         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.447    14.788    SSG_DISP/CathMod/CLK
    SLICE_X57Y34         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                         clock pessimism              0.273    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X57Y34         FDRE (Setup_fdre_C_R)       -0.429    14.597    SSG_DISP/CathMod/clk_div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 2.102ns (42.064%)  route 2.895ns (57.936%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    SSG_DISP/CathMod/CLK
    SLICE_X57Y30         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.487     6.023    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.680 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.680    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.797 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.797    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.914 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.914    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.031 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.031    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.250 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[0]
                         net (fo=1, routed)           0.832     8.082    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_7
    SLICE_X55Y33         LUT6 (Prop_lut6_I0_O)        0.295     8.377 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.637     9.014    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124     9.138 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.939    10.077    SSG_DISP/CathMod/clear
    SLICE_X57Y34         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.447    14.788    SSG_DISP/CathMod/CLK
    SLICE_X57Y34         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/C
                         clock pessimism              0.273    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X57Y34         FDRE (Setup_fdre_C_R)       -0.429    14.597    SSG_DISP/CathMod/clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 2.102ns (42.064%)  route 2.895ns (57.936%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    SSG_DISP/CathMod/CLK
    SLICE_X57Y30         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.487     6.023    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.680 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.680    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.797 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.797    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.914 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.914    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.031 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.031    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.250 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[0]
                         net (fo=1, routed)           0.832     8.082    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_7
    SLICE_X55Y33         LUT6 (Prop_lut6_I0_O)        0.295     8.377 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.637     9.014    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124     9.138 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.939    10.077    SSG_DISP/CathMod/clear
    SLICE_X57Y34         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.447    14.788    SSG_DISP/CathMod/CLK
    SLICE_X57Y34         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism              0.273    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X57Y34         FDRE (Setup_fdre_C_R)       -0.429    14.597    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 2.102ns (42.064%)  route 2.895ns (57.936%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    SSG_DISP/CathMod/CLK
    SLICE_X57Y30         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.487     6.023    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.680 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.680    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.797 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.797    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.914 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.914    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.031 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.031    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.250 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[0]
                         net (fo=1, routed)           0.832     8.082    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_7
    SLICE_X55Y33         LUT6 (Prop_lut6_I0_O)        0.295     8.377 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.637     9.014    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124     9.138 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.939    10.077    SSG_DISP/CathMod/clear
    SLICE_X57Y34         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.447    14.788    SSG_DISP/CathMod/CLK
    SLICE_X57Y34         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism              0.273    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X57Y34         FDRE (Setup_fdre_C_R)       -0.429    14.597    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 2.102ns (43.262%)  route 2.757ns (56.738%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    SSG_DISP/CathMod/CLK
    SLICE_X57Y30         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.487     6.023    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.680 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.680    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.797 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.797    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.914 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.914    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.031 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.031    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.250 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[0]
                         net (fo=1, routed)           0.832     8.082    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_7
    SLICE_X55Y33         LUT6 (Prop_lut6_I0_O)        0.295     8.377 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.637     9.014    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124     9.138 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.801     9.939    SSG_DISP/CathMod/clear
    SLICE_X57Y33         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    SSG_DISP/CathMod/CLK
    SLICE_X57Y33         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X57Y33         FDRE (Setup_fdre_C_R)       -0.429    14.596    SSG_DISP/CathMod/clk_div_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  4.657    

Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 2.102ns (43.262%)  route 2.757ns (56.738%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    SSG_DISP/CathMod/CLK
    SLICE_X57Y30         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.487     6.023    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.680 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.680    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.797 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.797    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.914 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.914    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.031 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.031    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.250 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[0]
                         net (fo=1, routed)           0.832     8.082    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_7
    SLICE_X55Y33         LUT6 (Prop_lut6_I0_O)        0.295     8.377 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.637     9.014    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124     9.138 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.801     9.939    SSG_DISP/CathMod/clear
    SLICE_X57Y33         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    SSG_DISP/CathMod/CLK
    SLICE_X57Y33         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X57Y33         FDRE (Setup_fdre_C_R)       -0.429    14.596    SSG_DISP/CathMod/clk_div_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  4.657    

Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 2.102ns (43.262%)  route 2.757ns (56.738%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    SSG_DISP/CathMod/CLK
    SLICE_X57Y30         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.487     6.023    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.680 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.680    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.797 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.797    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.914 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.914    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.031 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.031    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.250 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[0]
                         net (fo=1, routed)           0.832     8.082    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_7
    SLICE_X55Y33         LUT6 (Prop_lut6_I0_O)        0.295     8.377 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.637     9.014    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124     9.138 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.801     9.939    SSG_DISP/CathMod/clear
    SLICE_X57Y33         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    SSG_DISP/CathMod/CLK
    SLICE_X57Y33         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X57Y33         FDRE (Setup_fdre_C_R)       -0.429    14.596    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  4.657    

Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 2.102ns (43.262%)  route 2.757ns (56.738%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    SSG_DISP/CathMod/CLK
    SLICE_X57Y30         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.487     6.023    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.680 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.680    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.797 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.797    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.914 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.914    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.031 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.031    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.250 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[0]
                         net (fo=1, routed)           0.832     8.082    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_7
    SLICE_X55Y33         LUT6 (Prop_lut6_I0_O)        0.295     8.377 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.637     9.014    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124     9.138 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.801     9.939    SSG_DISP/CathMod/clear
    SLICE_X57Y33         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    SSG_DISP/CathMod/CLK
    SLICE_X57Y33         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X57Y33         FDRE (Setup_fdre_C_R)       -0.429    14.596    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  4.657    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 2.102ns (44.624%)  route 2.608ns (55.376%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    SSG_DISP/CathMod/CLK
    SLICE_X57Y30         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.487     6.023    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.680 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.680    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.797 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.797    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.914 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.914    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.031 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.031    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.250 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[0]
                         net (fo=1, routed)           0.832     8.082    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_7
    SLICE_X55Y33         LUT6 (Prop_lut6_I0_O)        0.295     8.377 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.637     9.014    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124     9.138 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.653     9.791    SSG_DISP/CathMod/clear
    SLICE_X57Y32         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.445    14.786    SSG_DISP/CathMod/CLK
    SLICE_X57Y32         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X57Y32         FDRE (Setup_fdre_C_R)       -0.429    14.595    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 2.102ns (44.624%)  route 2.608ns (55.376%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.559     5.080    SSG_DISP/CathMod/CLK
    SLICE_X57Y30         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.487     6.023    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.680 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.680    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.797 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.797    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.914 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.914    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.031 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.031    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.250 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/O[0]
                         net (fo=1, routed)           0.832     8.082    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_7
    SLICE_X55Y33         LUT6 (Prop_lut6_I0_O)        0.295     8.377 r  SSG_DISP/CathMod/clk_div_counter[0]_i_3/O
                         net (fo=2, routed)           0.637     9.014    SSG_DISP/CathMod/clk_div_counter[0]_i_3_n_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.124     9.138 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.653     9.791    SSG_DISP/CathMod/clear
    SLICE_X57Y32         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.445    14.786    SSG_DISP/CathMod/CLK
    SLICE_X57Y32         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X57Y32         FDRE (Setup_fdre_C_R)       -0.429    14.595    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  4.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.445    SSG_DISP/CathMod/CLK
    SLICE_X57Y32         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  SSG_DISP/CathMod/clk_div_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.705    SSG_DISP/CathMod/clk_div_counter_reg[11]
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_4
    SLICE_X57Y32         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.829     1.956    SSG_DISP/CathMod/CLK
    SLICE_X57Y32         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X57Y32         FDRE (Hold_fdre_C_D)         0.105     1.550    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.560     1.443    SSG_DISP/CathMod/CLK
    SLICE_X57Y30         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  SSG_DISP/CathMod/clk_div_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.703    SSG_DISP/CathMod/clk_div_counter_reg[3]
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.811    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_4
    SLICE_X57Y30         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.827     1.954    SSG_DISP/CathMod/CLK
    SLICE_X57Y30         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X57Y30         FDRE (Hold_fdre_C_D)         0.105     1.548    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    SSG_DISP/CathMod/CLK
    SLICE_X57Y34         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  SSG_DISP/CathMod/clk_div_counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    SSG_DISP/CathMod/clk_div_counter_reg[19]
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_4
    SLICE_X57Y34         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.958    SSG_DISP/CathMod/CLK
    SLICE_X57Y34         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism             -0.511     1.447    
    SLICE_X57Y34         FDRE (Hold_fdre_C_D)         0.105     1.552    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.561     1.444    SSG_DISP/CathMod/CLK
    SLICE_X57Y31         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  SSG_DISP/CathMod/clk_div_counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.704    SSG_DISP/CathMod/clk_div_counter_reg[7]
    SLICE_X57Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_4
    SLICE_X57Y31         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.828     1.955    SSG_DISP/CathMod/CLK
    SLICE_X57Y31         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                         clock pessimism             -0.511     1.444    
    SLICE_X57Y31         FDRE (Hold_fdre_C_D)         0.105     1.549    SSG_DISP/CathMod/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    SSG_DISP/CathMod/CLK
    SLICE_X57Y33         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSG_DISP/CathMod/clk_div_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.706    SSG_DISP/CathMod/clk_div_counter_reg[15]
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_4
    SLICE_X57Y33         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.830     1.957    SSG_DISP/CathMod/CLK
    SLICE_X57Y33         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X57Y33         FDRE (Hold_fdre_C_D)         0.105     1.551    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.560     1.443    SSG_DISP/CathMod/CLK
    SLICE_X57Y30         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.121     1.705    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.816 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.816    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_5
    SLICE_X57Y30         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.827     1.954    SSG_DISP/CathMod/CLK
    SLICE_X57Y30         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X57Y30         FDRE (Hold_fdre_C_D)         0.105     1.548    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.561     1.444    SSG_DISP/CathMod/CLK
    SLICE_X57Y31         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  SSG_DISP/CathMod/clk_div_counter_reg[6]/Q
                         net (fo=2, routed)           0.121     1.706    SSG_DISP/CathMod/clk_div_counter_reg[6]
    SLICE_X57Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.817 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_5
    SLICE_X57Y31         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.828     1.955    SSG_DISP/CathMod/CLK
    SLICE_X57Y31         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                         clock pessimism             -0.511     1.444    
    SLICE_X57Y31         FDRE (Hold_fdre_C_D)         0.105     1.549    SSG_DISP/CathMod/clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.445    SSG_DISP/CathMod/CLK
    SLICE_X57Y32         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  SSG_DISP/CathMod/clk_div_counter_reg[8]/Q
                         net (fo=2, routed)           0.117     1.703    SSG_DISP/CathMod/clk_div_counter_reg[8]
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.818    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_7
    SLICE_X57Y32         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.829     1.956    SSG_DISP/CathMod/CLK
    SLICE_X57Y32         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[8]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X57Y32         FDRE (Hold_fdre_C_D)         0.105     1.550    SSG_DISP/CathMod/clk_div_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    SSG_DISP/CathMod/CLK
    SLICE_X57Y34         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  SSG_DISP/CathMod/clk_div_counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.705    SSG_DISP/CathMod/clk_div_counter_reg[16]
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.820 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.820    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_7
    SLICE_X57Y34         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.958    SSG_DISP/CathMod/CLK
    SLICE_X57Y34         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                         clock pessimism             -0.511     1.447    
    SLICE_X57Y34         FDRE (Hold_fdre_C_D)         0.105     1.552    SSG_DISP/CathMod/clk_div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    SSG_DISP/CathMod/CLK
    SLICE_X57Y33         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSG_DISP/CathMod/clk_div_counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.704    SSG_DISP/CathMod/clk_div_counter_reg[12]
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.819    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_7
    SLICE_X57Y33         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.830     1.957    SSG_DISP/CathMod/CLK
    SLICE_X57Y33         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X57Y33         FDRE (Hold_fdre_C_D)         0.105     1.551    SSG_DISP/CathMod/clk_div_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clk_50_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y30   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y32   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y32   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y33   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y33   SSG_DISP/CathMod/clk_div_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y33   SSG_DISP/CathMod/clk_div_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y33   SSG_DISP/CathMod/clk_div_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y34   SSG_DISP/CathMod/clk_div_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_50_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_50_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y32   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y32   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y32   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y32   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_50_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk_50_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y32   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y32   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y32   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y32   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   SSG_DISP/CathMod/clk_div_counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4049 Endpoints
Min Delay          4049 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OTTER_PROCESSOR/mem/memory_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_PROCESSOR/regfile/register_reg[17][25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.709ns  (logic 5.610ns (17.692%)  route 26.099ns (82.308%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=2 LUT6=8 MUXF7=2 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_PROCESSOR/mem/memory_reg_bram_4/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  OTTER_PROCESSOR/mem/memory_reg_bram_4/DOBDO[20]
                         net (fo=1, routed)           2.193     4.647    OTTER_PROCESSOR/mem/memory_reg_bram_4_n_47
    SLICE_X49Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.771 r  OTTER_PROCESSOR/mem/register[1][31]_i_13/O
                         net (fo=1, routed)           0.000     4.771    OTTER_PROCESSOR/mem/register[1][31]_i_13_n_0
    SLICE_X49Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     5.016 r  OTTER_PROCESSOR/mem/register_reg[1][31]_i_8/O
                         net (fo=1, routed)           0.000     5.016    OTTER_PROCESSOR/mem/register_reg[1][31]_i_8_n_0
    SLICE_X49Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     5.120 r  OTTER_PROCESSOR/mem/register_reg[1][31]_i_5/O
                         net (fo=330, routed)         5.314    10.434    OTTER_PROCESSOR/regfile/PC_count_reg[31]_i_17_0[5]
    SLICE_X43Y8          LUT6 (Prop_lut6_I4_O)        0.316    10.750 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_289/O
                         net (fo=1, routed)           0.000    10.750    OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_289_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    10.962 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_113/O
                         net (fo=1, routed)           0.803    11.765    OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_113_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.299    12.064 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_39/O
                         net (fo=29, routed)          1.949    14.013    OTTER_PROCESSOR/mem/DIADI[5]
    SLICE_X40Y17         LUT6 (Prop_lut6_I1_O)        0.124    14.137 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_384/O
                         net (fo=1, routed)           0.825    14.961    OTTER_PROCESSOR/mem/p_1_in[5]
    SLICE_X40Y16         LUT4 (Prop_lut4_I3_O)        0.124    15.085 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_184/O
                         net (fo=7, routed)           2.399    17.485    OTTER_PROCESSOR/mem/memory_reg_bram_0_i_184_n_0
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.609 r  OTTER_PROCESSOR/mem/register[0][0]_i_82/O
                         net (fo=2, routed)           0.633    18.242    OTTER_PROCESSOR/mem/register[0][0]_i_82_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.640 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000    18.640    OTTER_PROCESSOR/mem/register_reg[0][0]_i_63_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.754 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.754    OTTER_PROCESSOR/mem/register_reg[0][0]_i_37_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.868 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.868    OTTER_PROCESSOR/mem/register_reg[0][0]_i_15_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.982 f  OTTER_PROCESSOR/mem/register_reg[0][0]_i_10/CO[3]
                         net (fo=1, routed)           1.217    20.199    OTTER_PROCESSOR/mem/alu/data8
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.124    20.323 f  OTTER_PROCESSOR/mem/register[0][0]_i_5/O
                         net (fo=1, routed)           0.284    20.607    OTTER_PROCESSOR/mem/register[0][0]_i_5_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I3_O)        0.124    20.731 f  OTTER_PROCESSOR/mem/register[0][0]_i_1/O
                         net (fo=118, routed)         5.364    26.095    OTTER_PROCESSOR/mem/IOBUS_addr[0]
    SLICE_X30Y13         LUT3 (Prop_lut3_I1_O)        0.124    26.219 r  OTTER_PROCESSOR/mem/register[30][31]_i_31/O
                         net (fo=16, routed)          1.385    27.604    OTTER_PROCESSOR/mem/register[30][31]_i_31_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I4_O)        0.124    27.728 r  OTTER_PROCESSOR/mem/register[30][25]_i_3/O
                         net (fo=1, routed)           1.020    28.748    OTTER_PROCESSOR/mem/memReadSized[25]
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.124    28.872 r  OTTER_PROCESSOR/mem/register[30][25]_i_2/O
                         net (fo=31, routed)          2.713    31.585    OTTER_PROCESSOR/mem/register[30][25]_i_2_n_0
    SLICE_X50Y21         LUT3 (Prop_lut3_I2_O)        0.124    31.709 r  OTTER_PROCESSOR/mem/register[17][25]_i_1/O
                         net (fo=1, routed)           0.000    31.709    OTTER_PROCESSOR/regfile/register_reg[17][31]_0[25]
    SLICE_X50Y21         FDRE                                         r  OTTER_PROCESSOR/regfile/register_reg[17][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_PROCESSOR/mem/memory_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_PROCESSOR/regfile/register_reg[22][25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.699ns  (logic 5.610ns (17.698%)  route 26.089ns (82.302%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=2 LUT6=8 MUXF7=2 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_PROCESSOR/mem/memory_reg_bram_4/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  OTTER_PROCESSOR/mem/memory_reg_bram_4/DOBDO[20]
                         net (fo=1, routed)           2.193     4.647    OTTER_PROCESSOR/mem/memory_reg_bram_4_n_47
    SLICE_X49Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.771 r  OTTER_PROCESSOR/mem/register[1][31]_i_13/O
                         net (fo=1, routed)           0.000     4.771    OTTER_PROCESSOR/mem/register[1][31]_i_13_n_0
    SLICE_X49Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     5.016 r  OTTER_PROCESSOR/mem/register_reg[1][31]_i_8/O
                         net (fo=1, routed)           0.000     5.016    OTTER_PROCESSOR/mem/register_reg[1][31]_i_8_n_0
    SLICE_X49Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     5.120 r  OTTER_PROCESSOR/mem/register_reg[1][31]_i_5/O
                         net (fo=330, routed)         5.314    10.434    OTTER_PROCESSOR/regfile/PC_count_reg[31]_i_17_0[5]
    SLICE_X43Y8          LUT6 (Prop_lut6_I4_O)        0.316    10.750 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_289/O
                         net (fo=1, routed)           0.000    10.750    OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_289_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    10.962 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_113/O
                         net (fo=1, routed)           0.803    11.765    OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_113_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.299    12.064 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_39/O
                         net (fo=29, routed)          1.949    14.013    OTTER_PROCESSOR/mem/DIADI[5]
    SLICE_X40Y17         LUT6 (Prop_lut6_I1_O)        0.124    14.137 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_384/O
                         net (fo=1, routed)           0.825    14.961    OTTER_PROCESSOR/mem/p_1_in[5]
    SLICE_X40Y16         LUT4 (Prop_lut4_I3_O)        0.124    15.085 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_184/O
                         net (fo=7, routed)           2.399    17.485    OTTER_PROCESSOR/mem/memory_reg_bram_0_i_184_n_0
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.609 r  OTTER_PROCESSOR/mem/register[0][0]_i_82/O
                         net (fo=2, routed)           0.633    18.242    OTTER_PROCESSOR/mem/register[0][0]_i_82_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.640 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000    18.640    OTTER_PROCESSOR/mem/register_reg[0][0]_i_63_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.754 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.754    OTTER_PROCESSOR/mem/register_reg[0][0]_i_37_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.868 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.868    OTTER_PROCESSOR/mem/register_reg[0][0]_i_15_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.982 f  OTTER_PROCESSOR/mem/register_reg[0][0]_i_10/CO[3]
                         net (fo=1, routed)           1.217    20.199    OTTER_PROCESSOR/mem/alu/data8
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.124    20.323 f  OTTER_PROCESSOR/mem/register[0][0]_i_5/O
                         net (fo=1, routed)           0.284    20.607    OTTER_PROCESSOR/mem/register[0][0]_i_5_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I3_O)        0.124    20.731 f  OTTER_PROCESSOR/mem/register[0][0]_i_1/O
                         net (fo=118, routed)         5.364    26.095    OTTER_PROCESSOR/mem/IOBUS_addr[0]
    SLICE_X30Y13         LUT3 (Prop_lut3_I1_O)        0.124    26.219 r  OTTER_PROCESSOR/mem/register[30][31]_i_31/O
                         net (fo=16, routed)          1.385    27.604    OTTER_PROCESSOR/mem/register[30][31]_i_31_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I4_O)        0.124    27.728 r  OTTER_PROCESSOR/mem/register[30][25]_i_3/O
                         net (fo=1, routed)           1.020    28.748    OTTER_PROCESSOR/mem/memReadSized[25]
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.124    28.872 r  OTTER_PROCESSOR/mem/register[30][25]_i_2/O
                         net (fo=31, routed)          2.703    31.575    OTTER_PROCESSOR/mem/register[30][25]_i_2_n_0
    SLICE_X50Y21         LUT3 (Prop_lut3_I2_O)        0.124    31.699 r  OTTER_PROCESSOR/mem/register[22][25]_i_1/O
                         net (fo=1, routed)           0.000    31.699    OTTER_PROCESSOR/regfile/register_reg[22][31]_0[25]
    SLICE_X50Y21         FDRE                                         r  OTTER_PROCESSOR/regfile/register_reg[22][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_PROCESSOR/mem/memory_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_PROCESSOR/regfile/register_reg[16][25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.669ns  (logic 5.610ns (17.714%)  route 26.059ns (82.286%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=2 LUT6=8 MUXF7=2 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_PROCESSOR/mem/memory_reg_bram_4/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  OTTER_PROCESSOR/mem/memory_reg_bram_4/DOBDO[20]
                         net (fo=1, routed)           2.193     4.647    OTTER_PROCESSOR/mem/memory_reg_bram_4_n_47
    SLICE_X49Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.771 r  OTTER_PROCESSOR/mem/register[1][31]_i_13/O
                         net (fo=1, routed)           0.000     4.771    OTTER_PROCESSOR/mem/register[1][31]_i_13_n_0
    SLICE_X49Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     5.016 r  OTTER_PROCESSOR/mem/register_reg[1][31]_i_8/O
                         net (fo=1, routed)           0.000     5.016    OTTER_PROCESSOR/mem/register_reg[1][31]_i_8_n_0
    SLICE_X49Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     5.120 r  OTTER_PROCESSOR/mem/register_reg[1][31]_i_5/O
                         net (fo=330, routed)         5.314    10.434    OTTER_PROCESSOR/regfile/PC_count_reg[31]_i_17_0[5]
    SLICE_X43Y8          LUT6 (Prop_lut6_I4_O)        0.316    10.750 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_289/O
                         net (fo=1, routed)           0.000    10.750    OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_289_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    10.962 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_113/O
                         net (fo=1, routed)           0.803    11.765    OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_113_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.299    12.064 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_39/O
                         net (fo=29, routed)          1.949    14.013    OTTER_PROCESSOR/mem/DIADI[5]
    SLICE_X40Y17         LUT6 (Prop_lut6_I1_O)        0.124    14.137 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_384/O
                         net (fo=1, routed)           0.825    14.961    OTTER_PROCESSOR/mem/p_1_in[5]
    SLICE_X40Y16         LUT4 (Prop_lut4_I3_O)        0.124    15.085 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_184/O
                         net (fo=7, routed)           2.399    17.485    OTTER_PROCESSOR/mem/memory_reg_bram_0_i_184_n_0
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.609 r  OTTER_PROCESSOR/mem/register[0][0]_i_82/O
                         net (fo=2, routed)           0.633    18.242    OTTER_PROCESSOR/mem/register[0][0]_i_82_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.640 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000    18.640    OTTER_PROCESSOR/mem/register_reg[0][0]_i_63_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.754 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.754    OTTER_PROCESSOR/mem/register_reg[0][0]_i_37_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.868 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.868    OTTER_PROCESSOR/mem/register_reg[0][0]_i_15_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.982 f  OTTER_PROCESSOR/mem/register_reg[0][0]_i_10/CO[3]
                         net (fo=1, routed)           1.217    20.199    OTTER_PROCESSOR/mem/alu/data8
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.124    20.323 f  OTTER_PROCESSOR/mem/register[0][0]_i_5/O
                         net (fo=1, routed)           0.284    20.607    OTTER_PROCESSOR/mem/register[0][0]_i_5_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I3_O)        0.124    20.731 f  OTTER_PROCESSOR/mem/register[0][0]_i_1/O
                         net (fo=118, routed)         5.364    26.095    OTTER_PROCESSOR/mem/IOBUS_addr[0]
    SLICE_X30Y13         LUT3 (Prop_lut3_I1_O)        0.124    26.219 r  OTTER_PROCESSOR/mem/register[30][31]_i_31/O
                         net (fo=16, routed)          1.385    27.604    OTTER_PROCESSOR/mem/register[30][31]_i_31_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I4_O)        0.124    27.728 r  OTTER_PROCESSOR/mem/register[30][25]_i_3/O
                         net (fo=1, routed)           1.020    28.748    OTTER_PROCESSOR/mem/memReadSized[25]
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.124    28.872 r  OTTER_PROCESSOR/mem/register[30][25]_i_2/O
                         net (fo=31, routed)          2.673    31.545    OTTER_PROCESSOR/mem/register[30][25]_i_2_n_0
    SLICE_X51Y22         LUT3 (Prop_lut3_I2_O)        0.124    31.669 r  OTTER_PROCESSOR/mem/register[16][25]_i_1/O
                         net (fo=1, routed)           0.000    31.669    OTTER_PROCESSOR/regfile/register_reg[16][31]_0[25]
    SLICE_X51Y22         FDRE                                         r  OTTER_PROCESSOR/regfile/register_reg[16][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_PROCESSOR/mem/memory_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_PROCESSOR/mem/memory_reg_bram_0/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.586ns  (logic 5.362ns (16.976%)  route 26.224ns (83.024%))
  Logic Levels:           18  (CARRY4=4 LUT4=2 LUT6=8 MUXF7=2 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_PROCESSOR/mem/memory_reg_bram_4/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  OTTER_PROCESSOR/mem/memory_reg_bram_4/DOBDO[20]
                         net (fo=1, routed)           2.193     4.647    OTTER_PROCESSOR/mem/memory_reg_bram_4_n_47
    SLICE_X49Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.771 r  OTTER_PROCESSOR/mem/register[1][31]_i_13/O
                         net (fo=1, routed)           0.000     4.771    OTTER_PROCESSOR/mem/register[1][31]_i_13_n_0
    SLICE_X49Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     5.016 r  OTTER_PROCESSOR/mem/register_reg[1][31]_i_8/O
                         net (fo=1, routed)           0.000     5.016    OTTER_PROCESSOR/mem/register_reg[1][31]_i_8_n_0
    SLICE_X49Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     5.120 r  OTTER_PROCESSOR/mem/register_reg[1][31]_i_5/O
                         net (fo=330, routed)         5.314    10.434    OTTER_PROCESSOR/regfile/PC_count_reg[31]_i_17_0[5]
    SLICE_X43Y8          LUT6 (Prop_lut6_I4_O)        0.316    10.750 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_289/O
                         net (fo=1, routed)           0.000    10.750    OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_289_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    10.962 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_113/O
                         net (fo=1, routed)           0.803    11.765    OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_113_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.299    12.064 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_39/O
                         net (fo=29, routed)          1.949    14.013    OTTER_PROCESSOR/mem/DIADI[5]
    SLICE_X40Y17         LUT6 (Prop_lut6_I1_O)        0.124    14.137 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_384/O
                         net (fo=1, routed)           0.825    14.961    OTTER_PROCESSOR/mem/p_1_in[5]
    SLICE_X40Y16         LUT4 (Prop_lut4_I3_O)        0.124    15.085 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_184/O
                         net (fo=7, routed)           2.399    17.485    OTTER_PROCESSOR/mem/memory_reg_bram_0_i_184_n_0
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.609 r  OTTER_PROCESSOR/mem/register[0][0]_i_82/O
                         net (fo=2, routed)           0.633    18.242    OTTER_PROCESSOR/mem/register[0][0]_i_82_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.640 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000    18.640    OTTER_PROCESSOR/mem/register_reg[0][0]_i_63_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.754 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.754    OTTER_PROCESSOR/mem/register_reg[0][0]_i_37_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.868 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.868    OTTER_PROCESSOR/mem/register_reg[0][0]_i_15_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.982 f  OTTER_PROCESSOR/mem/register_reg[0][0]_i_10/CO[3]
                         net (fo=1, routed)           1.217    20.199    OTTER_PROCESSOR/mem/alu/data8
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.124    20.323 f  OTTER_PROCESSOR/mem/register[0][0]_i_5/O
                         net (fo=1, routed)           0.284    20.607    OTTER_PROCESSOR/mem/register[0][0]_i_5_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I3_O)        0.124    20.731 f  OTTER_PROCESSOR/mem/register[0][0]_i_1/O
                         net (fo=118, routed)         5.831    26.562    OTTER_PROCESSOR/mem/IOBUS_addr[0]
    SLICE_X29Y20         LUT6 (Prop_lut6_I5_O)        0.124    26.686 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_137/O
                         net (fo=64, routed)          4.148    30.835    OTTER_PROCESSOR/mem/memory_reg_bram_0_i_137_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.124    30.959 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_46/O
                         net (fo=1, routed)           0.627    31.586    OTTER_PROCESSOR/mem/memory_reg_bram_0_i_46_n_0
    RAMB36_X2Y5          RAMB36E1                                     r  OTTER_PROCESSOR/mem/memory_reg_bram_0/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_PROCESSOR/mem/memory_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_PROCESSOR/mem/memory_reg_bram_0/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.573ns  (logic 5.362ns (16.983%)  route 26.211ns (83.017%))
  Logic Levels:           18  (CARRY4=4 LUT4=2 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_PROCESSOR/mem/memory_reg_bram_4/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  OTTER_PROCESSOR/mem/memory_reg_bram_4/DOBDO[20]
                         net (fo=1, routed)           2.193     4.647    OTTER_PROCESSOR/mem/memory_reg_bram_4_n_47
    SLICE_X49Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.771 r  OTTER_PROCESSOR/mem/register[1][31]_i_13/O
                         net (fo=1, routed)           0.000     4.771    OTTER_PROCESSOR/mem/register[1][31]_i_13_n_0
    SLICE_X49Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     5.016 r  OTTER_PROCESSOR/mem/register_reg[1][31]_i_8/O
                         net (fo=1, routed)           0.000     5.016    OTTER_PROCESSOR/mem/register_reg[1][31]_i_8_n_0
    SLICE_X49Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     5.120 r  OTTER_PROCESSOR/mem/register_reg[1][31]_i_5/O
                         net (fo=330, routed)         5.314    10.434    OTTER_PROCESSOR/regfile/PC_count_reg[31]_i_17_0[5]
    SLICE_X43Y8          LUT6 (Prop_lut6_I4_O)        0.316    10.750 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_289/O
                         net (fo=1, routed)           0.000    10.750    OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_289_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    10.962 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_113/O
                         net (fo=1, routed)           0.803    11.765    OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_113_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.299    12.064 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_39/O
                         net (fo=29, routed)          1.949    14.013    OTTER_PROCESSOR/mem/DIADI[5]
    SLICE_X40Y17         LUT6 (Prop_lut6_I1_O)        0.124    14.137 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_384/O
                         net (fo=1, routed)           0.825    14.961    OTTER_PROCESSOR/mem/p_1_in[5]
    SLICE_X40Y16         LUT4 (Prop_lut4_I3_O)        0.124    15.085 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_184/O
                         net (fo=7, routed)           2.399    17.485    OTTER_PROCESSOR/mem/memory_reg_bram_0_i_184_n_0
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.609 r  OTTER_PROCESSOR/mem/register[0][0]_i_82/O
                         net (fo=2, routed)           0.633    18.242    OTTER_PROCESSOR/mem/register[0][0]_i_82_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.640 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000    18.640    OTTER_PROCESSOR/mem/register_reg[0][0]_i_63_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.754 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.754    OTTER_PROCESSOR/mem/register_reg[0][0]_i_37_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.868 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.868    OTTER_PROCESSOR/mem/register_reg[0][0]_i_15_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.982 f  OTTER_PROCESSOR/mem/register_reg[0][0]_i_10/CO[3]
                         net (fo=1, routed)           1.217    20.199    OTTER_PROCESSOR/mem/alu/data8
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.124    20.323 f  OTTER_PROCESSOR/mem/register[0][0]_i_5/O
                         net (fo=1, routed)           0.284    20.607    OTTER_PROCESSOR/mem/register[0][0]_i_5_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I3_O)        0.124    20.731 f  OTTER_PROCESSOR/mem/register[0][0]_i_1/O
                         net (fo=118, routed)         5.831    26.562    OTTER_PROCESSOR/mem/IOBUS_addr[0]
    SLICE_X29Y20         LUT6 (Prop_lut6_I5_O)        0.124    26.686 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_137/O
                         net (fo=64, routed)          4.176    30.862    OTTER_PROCESSOR/mem/memory_reg_bram_0_i_137_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I0_O)        0.124    30.986 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_47/O
                         net (fo=1, routed)           0.586    31.573    OTTER_PROCESSOR/mem/memory_reg_bram_0_i_47_n_0
    RAMB36_X2Y5          RAMB36E1                                     r  OTTER_PROCESSOR/mem/memory_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_PROCESSOR/mem/memory_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_PROCESSOR/mem/memory_reg_bram_0/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.571ns  (logic 5.356ns (16.965%)  route 26.215ns (83.035%))
  Logic Levels:           18  (CARRY4=4 LUT4=3 LUT6=7 MUXF7=2 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_PROCESSOR/mem/memory_reg_bram_4/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  OTTER_PROCESSOR/mem/memory_reg_bram_4/DOBDO[20]
                         net (fo=1, routed)           2.193     4.647    OTTER_PROCESSOR/mem/memory_reg_bram_4_n_47
    SLICE_X49Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.771 r  OTTER_PROCESSOR/mem/register[1][31]_i_13/O
                         net (fo=1, routed)           0.000     4.771    OTTER_PROCESSOR/mem/register[1][31]_i_13_n_0
    SLICE_X49Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     5.016 r  OTTER_PROCESSOR/mem/register_reg[1][31]_i_8/O
                         net (fo=1, routed)           0.000     5.016    OTTER_PROCESSOR/mem/register_reg[1][31]_i_8_n_0
    SLICE_X49Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     5.120 r  OTTER_PROCESSOR/mem/register_reg[1][31]_i_5/O
                         net (fo=330, routed)         5.314    10.434    OTTER_PROCESSOR/regfile/PC_count_reg[31]_i_17_0[5]
    SLICE_X43Y8          LUT6 (Prop_lut6_I4_O)        0.316    10.750 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_289/O
                         net (fo=1, routed)           0.000    10.750    OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_289_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    10.962 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_113/O
                         net (fo=1, routed)           0.803    11.765    OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_113_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.299    12.064 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_39/O
                         net (fo=29, routed)          1.949    14.013    OTTER_PROCESSOR/mem/DIADI[5]
    SLICE_X40Y17         LUT6 (Prop_lut6_I1_O)        0.124    14.137 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_384/O
                         net (fo=1, routed)           0.825    14.961    OTTER_PROCESSOR/mem/p_1_in[5]
    SLICE_X40Y16         LUT4 (Prop_lut4_I3_O)        0.124    15.085 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_184/O
                         net (fo=7, routed)           2.399    17.485    OTTER_PROCESSOR/mem/memory_reg_bram_0_i_184_n_0
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.609 r  OTTER_PROCESSOR/mem/register[0][0]_i_82/O
                         net (fo=2, routed)           0.633    18.242    OTTER_PROCESSOR/mem/register[0][0]_i_82_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.640 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000    18.640    OTTER_PROCESSOR/mem/register_reg[0][0]_i_63_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.754 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.754    OTTER_PROCESSOR/mem/register_reg[0][0]_i_37_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.868 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.868    OTTER_PROCESSOR/mem/register_reg[0][0]_i_15_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.982 f  OTTER_PROCESSOR/mem/register_reg[0][0]_i_10/CO[3]
                         net (fo=1, routed)           1.217    20.199    OTTER_PROCESSOR/mem/alu/data8
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.124    20.323 f  OTTER_PROCESSOR/mem/register[0][0]_i_5/O
                         net (fo=1, routed)           0.284    20.607    OTTER_PROCESSOR/mem/register[0][0]_i_5_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I3_O)        0.124    20.731 f  OTTER_PROCESSOR/mem/register[0][0]_i_1/O
                         net (fo=118, routed)         5.831    26.562    OTTER_PROCESSOR/mem/IOBUS_addr[0]
    SLICE_X29Y20         LUT6 (Prop_lut6_I5_O)        0.124    26.686 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_137/O
                         net (fo=64, routed)          4.176    30.862    OTTER_PROCESSOR/mem/memory_reg_bram_0_i_137_n_0
    SLICE_X58Y27         LUT4 (Prop_lut4_I2_O)        0.118    30.980 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_48/O
                         net (fo=1, routed)           0.590    31.571    OTTER_PROCESSOR/mem/memory_reg_bram_0_i_48_n_0
    RAMB36_X2Y5          RAMB36E1                                     r  OTTER_PROCESSOR/mem/memory_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_PROCESSOR/mem/memory_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_PROCESSOR/mem/memory_reg_bram_3/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.551ns  (logic 5.362ns (16.995%)  route 26.189ns (83.005%))
  Logic Levels:           18  (CARRY4=4 LUT4=2 LUT6=8 MUXF7=2 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_PROCESSOR/mem/memory_reg_bram_4/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  OTTER_PROCESSOR/mem/memory_reg_bram_4/DOBDO[20]
                         net (fo=1, routed)           2.193     4.647    OTTER_PROCESSOR/mem/memory_reg_bram_4_n_47
    SLICE_X49Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.771 r  OTTER_PROCESSOR/mem/register[1][31]_i_13/O
                         net (fo=1, routed)           0.000     4.771    OTTER_PROCESSOR/mem/register[1][31]_i_13_n_0
    SLICE_X49Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     5.016 r  OTTER_PROCESSOR/mem/register_reg[1][31]_i_8/O
                         net (fo=1, routed)           0.000     5.016    OTTER_PROCESSOR/mem/register_reg[1][31]_i_8_n_0
    SLICE_X49Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     5.120 r  OTTER_PROCESSOR/mem/register_reg[1][31]_i_5/O
                         net (fo=330, routed)         5.314    10.434    OTTER_PROCESSOR/regfile/PC_count_reg[31]_i_17_0[5]
    SLICE_X43Y8          LUT6 (Prop_lut6_I4_O)        0.316    10.750 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_289/O
                         net (fo=1, routed)           0.000    10.750    OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_289_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    10.962 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_113/O
                         net (fo=1, routed)           0.803    11.765    OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_113_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.299    12.064 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_39/O
                         net (fo=29, routed)          1.949    14.013    OTTER_PROCESSOR/mem/DIADI[5]
    SLICE_X40Y17         LUT6 (Prop_lut6_I1_O)        0.124    14.137 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_384/O
                         net (fo=1, routed)           0.825    14.961    OTTER_PROCESSOR/mem/p_1_in[5]
    SLICE_X40Y16         LUT4 (Prop_lut4_I3_O)        0.124    15.085 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_184/O
                         net (fo=7, routed)           2.399    17.485    OTTER_PROCESSOR/mem/memory_reg_bram_0_i_184_n_0
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.609 r  OTTER_PROCESSOR/mem/register[0][0]_i_82/O
                         net (fo=2, routed)           0.633    18.242    OTTER_PROCESSOR/mem/register[0][0]_i_82_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.640 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000    18.640    OTTER_PROCESSOR/mem/register_reg[0][0]_i_63_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.754 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.754    OTTER_PROCESSOR/mem/register_reg[0][0]_i_37_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.868 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.868    OTTER_PROCESSOR/mem/register_reg[0][0]_i_15_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.982 f  OTTER_PROCESSOR/mem/register_reg[0][0]_i_10/CO[3]
                         net (fo=1, routed)           1.217    20.199    OTTER_PROCESSOR/mem/alu/data8
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.124    20.323 f  OTTER_PROCESSOR/mem/register[0][0]_i_5/O
                         net (fo=1, routed)           0.284    20.607    OTTER_PROCESSOR/mem/register[0][0]_i_5_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I3_O)        0.124    20.731 f  OTTER_PROCESSOR/mem/register[0][0]_i_1/O
                         net (fo=118, routed)         5.831    26.562    OTTER_PROCESSOR/mem/IOBUS_addr[0]
    SLICE_X29Y20         LUT6 (Prop_lut6_I5_O)        0.124    26.686 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_137/O
                         net (fo=64, routed)          4.087    30.773    OTTER_PROCESSOR/mem/memory_reg_bram_0_i_137_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I0_O)        0.124    30.897 r  OTTER_PROCESSOR/mem/memory_reg_bram_3_i_3/O
                         net (fo=1, routed)           0.654    31.551    OTTER_PROCESSOR/mem/memory_reg_bram_3_i_3_n_0
    RAMB36_X2Y4          RAMB36E1                                     r  OTTER_PROCESSOR/mem/memory_reg_bram_3/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_PROCESSOR/mem/memory_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_PROCESSOR/regfile/register_reg[23][25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.546ns  (logic 5.610ns (17.784%)  route 25.936ns (82.216%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=2 LUT6=8 MUXF7=2 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_PROCESSOR/mem/memory_reg_bram_4/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  OTTER_PROCESSOR/mem/memory_reg_bram_4/DOBDO[20]
                         net (fo=1, routed)           2.193     4.647    OTTER_PROCESSOR/mem/memory_reg_bram_4_n_47
    SLICE_X49Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.771 r  OTTER_PROCESSOR/mem/register[1][31]_i_13/O
                         net (fo=1, routed)           0.000     4.771    OTTER_PROCESSOR/mem/register[1][31]_i_13_n_0
    SLICE_X49Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     5.016 r  OTTER_PROCESSOR/mem/register_reg[1][31]_i_8/O
                         net (fo=1, routed)           0.000     5.016    OTTER_PROCESSOR/mem/register_reg[1][31]_i_8_n_0
    SLICE_X49Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     5.120 r  OTTER_PROCESSOR/mem/register_reg[1][31]_i_5/O
                         net (fo=330, routed)         5.314    10.434    OTTER_PROCESSOR/regfile/PC_count_reg[31]_i_17_0[5]
    SLICE_X43Y8          LUT6 (Prop_lut6_I4_O)        0.316    10.750 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_289/O
                         net (fo=1, routed)           0.000    10.750    OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_289_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    10.962 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_113/O
                         net (fo=1, routed)           0.803    11.765    OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_113_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.299    12.064 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_39/O
                         net (fo=29, routed)          1.949    14.013    OTTER_PROCESSOR/mem/DIADI[5]
    SLICE_X40Y17         LUT6 (Prop_lut6_I1_O)        0.124    14.137 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_384/O
                         net (fo=1, routed)           0.825    14.961    OTTER_PROCESSOR/mem/p_1_in[5]
    SLICE_X40Y16         LUT4 (Prop_lut4_I3_O)        0.124    15.085 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_184/O
                         net (fo=7, routed)           2.399    17.485    OTTER_PROCESSOR/mem/memory_reg_bram_0_i_184_n_0
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.609 r  OTTER_PROCESSOR/mem/register[0][0]_i_82/O
                         net (fo=2, routed)           0.633    18.242    OTTER_PROCESSOR/mem/register[0][0]_i_82_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.640 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000    18.640    OTTER_PROCESSOR/mem/register_reg[0][0]_i_63_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.754 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.754    OTTER_PROCESSOR/mem/register_reg[0][0]_i_37_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.868 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.868    OTTER_PROCESSOR/mem/register_reg[0][0]_i_15_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.982 f  OTTER_PROCESSOR/mem/register_reg[0][0]_i_10/CO[3]
                         net (fo=1, routed)           1.217    20.199    OTTER_PROCESSOR/mem/alu/data8
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.124    20.323 f  OTTER_PROCESSOR/mem/register[0][0]_i_5/O
                         net (fo=1, routed)           0.284    20.607    OTTER_PROCESSOR/mem/register[0][0]_i_5_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I3_O)        0.124    20.731 f  OTTER_PROCESSOR/mem/register[0][0]_i_1/O
                         net (fo=118, routed)         5.364    26.095    OTTER_PROCESSOR/mem/IOBUS_addr[0]
    SLICE_X30Y13         LUT3 (Prop_lut3_I1_O)        0.124    26.219 r  OTTER_PROCESSOR/mem/register[30][31]_i_31/O
                         net (fo=16, routed)          1.385    27.604    OTTER_PROCESSOR/mem/register[30][31]_i_31_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I4_O)        0.124    27.728 r  OTTER_PROCESSOR/mem/register[30][25]_i_3/O
                         net (fo=1, routed)           1.020    28.748    OTTER_PROCESSOR/mem/memReadSized[25]
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.124    28.872 r  OTTER_PROCESSOR/mem/register[30][25]_i_2/O
                         net (fo=31, routed)          2.550    31.422    OTTER_PROCESSOR/mem/register[30][25]_i_2_n_0
    SLICE_X50Y21         LUT3 (Prop_lut3_I2_O)        0.124    31.546 r  OTTER_PROCESSOR/mem/register[23][25]_i_1/O
                         net (fo=1, routed)           0.000    31.546    OTTER_PROCESSOR/regfile/register_reg[23][31]_0[25]
    SLICE_X50Y21         FDRE                                         r  OTTER_PROCESSOR/regfile/register_reg[23][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_PROCESSOR/mem/memory_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_PROCESSOR/regfile/register_reg[19][25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.499ns  (logic 5.610ns (17.810%)  route 25.889ns (82.190%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=2 LUT6=8 MUXF7=2 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_PROCESSOR/mem/memory_reg_bram_4/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  OTTER_PROCESSOR/mem/memory_reg_bram_4/DOBDO[20]
                         net (fo=1, routed)           2.193     4.647    OTTER_PROCESSOR/mem/memory_reg_bram_4_n_47
    SLICE_X49Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.771 r  OTTER_PROCESSOR/mem/register[1][31]_i_13/O
                         net (fo=1, routed)           0.000     4.771    OTTER_PROCESSOR/mem/register[1][31]_i_13_n_0
    SLICE_X49Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     5.016 r  OTTER_PROCESSOR/mem/register_reg[1][31]_i_8/O
                         net (fo=1, routed)           0.000     5.016    OTTER_PROCESSOR/mem/register_reg[1][31]_i_8_n_0
    SLICE_X49Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     5.120 r  OTTER_PROCESSOR/mem/register_reg[1][31]_i_5/O
                         net (fo=330, routed)         5.314    10.434    OTTER_PROCESSOR/regfile/PC_count_reg[31]_i_17_0[5]
    SLICE_X43Y8          LUT6 (Prop_lut6_I4_O)        0.316    10.750 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_289/O
                         net (fo=1, routed)           0.000    10.750    OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_289_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    10.962 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_113/O
                         net (fo=1, routed)           0.803    11.765    OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_113_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.299    12.064 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_39/O
                         net (fo=29, routed)          1.949    14.013    OTTER_PROCESSOR/mem/DIADI[5]
    SLICE_X40Y17         LUT6 (Prop_lut6_I1_O)        0.124    14.137 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_384/O
                         net (fo=1, routed)           0.825    14.961    OTTER_PROCESSOR/mem/p_1_in[5]
    SLICE_X40Y16         LUT4 (Prop_lut4_I3_O)        0.124    15.085 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_184/O
                         net (fo=7, routed)           2.399    17.485    OTTER_PROCESSOR/mem/memory_reg_bram_0_i_184_n_0
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.609 r  OTTER_PROCESSOR/mem/register[0][0]_i_82/O
                         net (fo=2, routed)           0.633    18.242    OTTER_PROCESSOR/mem/register[0][0]_i_82_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.640 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000    18.640    OTTER_PROCESSOR/mem/register_reg[0][0]_i_63_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.754 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.754    OTTER_PROCESSOR/mem/register_reg[0][0]_i_37_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.868 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.868    OTTER_PROCESSOR/mem/register_reg[0][0]_i_15_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.982 f  OTTER_PROCESSOR/mem/register_reg[0][0]_i_10/CO[3]
                         net (fo=1, routed)           1.217    20.199    OTTER_PROCESSOR/mem/alu/data8
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.124    20.323 f  OTTER_PROCESSOR/mem/register[0][0]_i_5/O
                         net (fo=1, routed)           0.284    20.607    OTTER_PROCESSOR/mem/register[0][0]_i_5_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I3_O)        0.124    20.731 f  OTTER_PROCESSOR/mem/register[0][0]_i_1/O
                         net (fo=118, routed)         5.364    26.095    OTTER_PROCESSOR/mem/IOBUS_addr[0]
    SLICE_X30Y13         LUT3 (Prop_lut3_I1_O)        0.124    26.219 r  OTTER_PROCESSOR/mem/register[30][31]_i_31/O
                         net (fo=16, routed)          1.385    27.604    OTTER_PROCESSOR/mem/register[30][31]_i_31_n_0
    SLICE_X30Y18         LUT6 (Prop_lut6_I4_O)        0.124    27.728 r  OTTER_PROCESSOR/mem/register[30][25]_i_3/O
                         net (fo=1, routed)           1.020    28.748    OTTER_PROCESSOR/mem/memReadSized[25]
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.124    28.872 r  OTTER_PROCESSOR/mem/register[30][25]_i_2/O
                         net (fo=31, routed)          2.504    31.375    OTTER_PROCESSOR/mem/register[30][25]_i_2_n_0
    SLICE_X49Y22         LUT3 (Prop_lut3_I2_O)        0.124    31.499 r  OTTER_PROCESSOR/mem/register[19][25]_i_1/O
                         net (fo=1, routed)           0.000    31.499    OTTER_PROCESSOR/regfile/register_reg[19][31]_0[25]
    SLICE_X49Y22         FDRE                                         r  OTTER_PROCESSOR/regfile/register_reg[19][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_PROCESSOR/mem/memory_reg_bram_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_PROCESSOR/mem/memory_reg_bram_3/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.489ns  (logic 5.362ns (17.028%)  route 26.127ns (82.972%))
  Logic Levels:           18  (CARRY4=4 LUT4=2 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_PROCESSOR/mem/memory_reg_bram_4/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  OTTER_PROCESSOR/mem/memory_reg_bram_4/DOBDO[20]
                         net (fo=1, routed)           2.193     4.647    OTTER_PROCESSOR/mem/memory_reg_bram_4_n_47
    SLICE_X49Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.771 r  OTTER_PROCESSOR/mem/register[1][31]_i_13/O
                         net (fo=1, routed)           0.000     4.771    OTTER_PROCESSOR/mem/register[1][31]_i_13_n_0
    SLICE_X49Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     5.016 r  OTTER_PROCESSOR/mem/register_reg[1][31]_i_8/O
                         net (fo=1, routed)           0.000     5.016    OTTER_PROCESSOR/mem/register_reg[1][31]_i_8_n_0
    SLICE_X49Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     5.120 r  OTTER_PROCESSOR/mem/register_reg[1][31]_i_5/O
                         net (fo=330, routed)         5.314    10.434    OTTER_PROCESSOR/regfile/PC_count_reg[31]_i_17_0[5]
    SLICE_X43Y8          LUT6 (Prop_lut6_I4_O)        0.316    10.750 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_289/O
                         net (fo=1, routed)           0.000    10.750    OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_289_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    10.962 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_113/O
                         net (fo=1, routed)           0.803    11.765    OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_113_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.299    12.064 r  OTTER_PROCESSOR/regfile/memory_reg_bram_0_i_39/O
                         net (fo=29, routed)          1.949    14.013    OTTER_PROCESSOR/mem/DIADI[5]
    SLICE_X40Y17         LUT6 (Prop_lut6_I1_O)        0.124    14.137 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_384/O
                         net (fo=1, routed)           0.825    14.961    OTTER_PROCESSOR/mem/p_1_in[5]
    SLICE_X40Y16         LUT4 (Prop_lut4_I3_O)        0.124    15.085 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_184/O
                         net (fo=7, routed)           2.399    17.485    OTTER_PROCESSOR/mem/memory_reg_bram_0_i_184_n_0
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.609 r  OTTER_PROCESSOR/mem/register[0][0]_i_82/O
                         net (fo=2, routed)           0.633    18.242    OTTER_PROCESSOR/mem/register[0][0]_i_82_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.640 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000    18.640    OTTER_PROCESSOR/mem/register_reg[0][0]_i_63_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.754 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.754    OTTER_PROCESSOR/mem/register_reg[0][0]_i_37_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.868 r  OTTER_PROCESSOR/mem/register_reg[0][0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.868    OTTER_PROCESSOR/mem/register_reg[0][0]_i_15_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.982 f  OTTER_PROCESSOR/mem/register_reg[0][0]_i_10/CO[3]
                         net (fo=1, routed)           1.217    20.199    OTTER_PROCESSOR/mem/alu/data8
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.124    20.323 f  OTTER_PROCESSOR/mem/register[0][0]_i_5/O
                         net (fo=1, routed)           0.284    20.607    OTTER_PROCESSOR/mem/register[0][0]_i_5_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I3_O)        0.124    20.731 f  OTTER_PROCESSOR/mem/register[0][0]_i_1/O
                         net (fo=118, routed)         5.831    26.562    OTTER_PROCESSOR/mem/IOBUS_addr[0]
    SLICE_X29Y20         LUT6 (Prop_lut6_I5_O)        0.124    26.686 r  OTTER_PROCESSOR/mem/memory_reg_bram_0_i_137/O
                         net (fo=64, routed)          4.092    30.778    OTTER_PROCESSOR/mem/memory_reg_bram_0_i_137_n_0
    SLICE_X58Y22         LUT5 (Prop_lut5_I0_O)        0.124    30.902 r  OTTER_PROCESSOR/mem/memory_reg_bram_3_i_5/O
                         net (fo=1, routed)           0.587    31.489    OTTER_PROCESSOR/mem/memory_reg_bram_3_i_5_n_0
    RAMB36_X2Y4          RAMB36E1                                     r  OTTER_PROCESSOR/mem/memory_reg_bram_3/WEA[1]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OTTER_PROCESSOR/csr/register_reg[2][19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_PROCESSOR/prog_count/PC_count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE                         0.000     0.000 r  OTTER_PROCESSOR/csr/register_reg[2][19]/C
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_PROCESSOR/csr/register_reg[2][19]/Q
                         net (fo=2, routed)           0.064     0.205    OTTER_PROCESSOR/mem/MTVEC[19]
    SLICE_X37Y20         LUT6 (Prop_lut6_I5_O)        0.045     0.250 r  OTTER_PROCESSOR/mem/PC_count[19]_i_1/O
                         net (fo=1, routed)           0.000     0.250    OTTER_PROCESSOR/prog_count/D[19]
    SLICE_X37Y20         FDRE                                         r  OTTER_PROCESSOR/prog_count/PC_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_PROCESSOR/csr/register_reg[2][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_PROCESSOR/prog_count/PC_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE                         0.000     0.000 r  OTTER_PROCESSOR/csr/register_reg[2][11]/C
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_PROCESSOR/csr/register_reg[2][11]/Q
                         net (fo=2, routed)           0.097     0.238    OTTER_PROCESSOR/mem/MTVEC[11]
    SLICE_X37Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.283 r  OTTER_PROCESSOR/mem/PC_count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.283    OTTER_PROCESSOR/prog_count/D[11]
    SLICE_X37Y18         FDRE                                         r  OTTER_PROCESSOR/prog_count/PC_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_PROCESSOR/csr/register_reg[2][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_PROCESSOR/prog_count/PC_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.186ns (63.871%)  route 0.105ns (36.129%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE                         0.000     0.000 r  OTTER_PROCESSOR/csr/register_reg[2][4]/C
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_PROCESSOR/csr/register_reg[2][4]/Q
                         net (fo=2, routed)           0.105     0.246    OTTER_PROCESSOR/mem/MTVEC[4]
    SLICE_X37Y14         LUT6 (Prop_lut6_I5_O)        0.045     0.291 r  OTTER_PROCESSOR/mem/PC_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.291    OTTER_PROCESSOR/prog_count/D[4]
    SLICE_X37Y14         FDRE                                         r  OTTER_PROCESSOR/prog_count/PC_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_PROCESSOR/csr/register_reg[1][27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_PROCESSOR/prog_count/PC_count_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.186ns (63.421%)  route 0.107ns (36.579%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE                         0.000     0.000 r  OTTER_PROCESSOR/csr/register_reg[1][27]/C
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_PROCESSOR/csr/register_reg[1][27]/Q
                         net (fo=2, routed)           0.107     0.248    OTTER_PROCESSOR/mem/MEPC[27]
    SLICE_X33Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.293 r  OTTER_PROCESSOR/mem/PC_count[27]_i_1/O
                         net (fo=1, routed)           0.000     0.293    OTTER_PROCESSOR/prog_count/D[27]
    SLICE_X33Y24         FDRE                                         r  OTTER_PROCESSOR/prog_count/PC_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_PROCESSOR/csr/register_reg[2][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_PROCESSOR/prog_count/PC_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE                         0.000     0.000 r  OTTER_PROCESSOR/csr/register_reg[2][3]/C
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OTTER_PROCESSOR/csr/register_reg[2][3]/Q
                         net (fo=2, routed)           0.093     0.257    OTTER_PROCESSOR/mem/MTVEC[3]
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.045     0.302 r  OTTER_PROCESSOR/mem/PC_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.302    OTTER_PROCESSOR/prog_count/D[3]
    SLICE_X35Y14         FDRE                                         r  OTTER_PROCESSOR/prog_count/PC_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_PROCESSOR/csr/register_reg[2][30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_PROCESSOR/prog_count/PC_count_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE                         0.000     0.000 r  OTTER_PROCESSOR/csr/register_reg[2][30]/C
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OTTER_PROCESSOR/csr/register_reg[2][30]/Q
                         net (fo=2, routed)           0.094     0.258    OTTER_PROCESSOR/mem/MTVEC[30]
    SLICE_X35Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  OTTER_PROCESSOR/mem/PC_count[30]_i_1/O
                         net (fo=1, routed)           0.000     0.303    OTTER_PROCESSOR/prog_count/D[30]
    SLICE_X35Y22         FDRE                                         r  OTTER_PROCESSOR/prog_count/PC_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_PROCESSOR/csr/register_reg[2][15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_PROCESSOR/prog_count/PC_count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.609%)  route 0.121ns (39.391%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE                         0.000     0.000 r  OTTER_PROCESSOR/csr/register_reg[2][15]/C
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_PROCESSOR/csr/register_reg[2][15]/Q
                         net (fo=2, routed)           0.121     0.262    OTTER_PROCESSOR/mem/MTVEC[15]
    SLICE_X37Y17         LUT6 (Prop_lut6_I5_O)        0.045     0.307 r  OTTER_PROCESSOR/mem/PC_count[15]_i_1/O
                         net (fo=1, routed)           0.000     0.307    OTTER_PROCESSOR/prog_count/D[15]
    SLICE_X37Y17         FDRE                                         r  OTTER_PROCESSOR/prog_count/PC_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_PROCESSOR/regfile/register_reg[27][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_PROCESSOR/regfile/register_reg[27][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (58.983%)  route 0.129ns (41.017%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE                         0.000     0.000 r  OTTER_PROCESSOR/regfile/register_reg[27][11]/C
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_PROCESSOR/regfile/register_reg[27][11]/Q
                         net (fo=3, routed)           0.129     0.270    OTTER_PROCESSOR/mem/register[139]
    SLICE_X45Y3          LUT6 (Prop_lut6_I0_O)        0.045     0.315 r  OTTER_PROCESSOR/mem/register[27][11]_i_1/O
                         net (fo=1, routed)           0.000     0.315    OTTER_PROCESSOR/regfile/register_reg[27][31]_0[11]
    SLICE_X45Y3          FDRE                                         r  OTTER_PROCESSOR/regfile/register_reg[27][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_PROCESSOR/regfile/register_reg[27][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_PROCESSOR/regfile/register_reg[27][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (58.983%)  route 0.129ns (41.017%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE                         0.000     0.000 r  OTTER_PROCESSOR/regfile/register_reg[27][1]/C
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_PROCESSOR/regfile/register_reg[27][1]/Q
                         net (fo=3, routed)           0.129     0.270    OTTER_PROCESSOR/mem/register[129]
    SLICE_X49Y5          LUT5 (Prop_lut5_I0_O)        0.045     0.315 r  OTTER_PROCESSOR/mem/register[27][1]_i_1/O
                         net (fo=1, routed)           0.000     0.315    OTTER_PROCESSOR/regfile/register_reg[27][31]_0[1]
    SLICE_X49Y5          FDRE                                         r  OTTER_PROCESSOR/regfile/register_reg[27][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_PROCESSOR/regfile/register_reg[27][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_PROCESSOR/regfile/register_reg[27][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (58.983%)  route 0.129ns (41.017%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE                         0.000     0.000 r  OTTER_PROCESSOR/regfile/register_reg[27][7]/C
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_PROCESSOR/regfile/register_reg[27][7]/Q
                         net (fo=3, routed)           0.129     0.270    OTTER_PROCESSOR/mem/register[135]
    SLICE_X35Y4          LUT5 (Prop_lut5_I0_O)        0.045     0.315 r  OTTER_PROCESSOR/mem/register[27][7]_i_1/O
                         net (fo=1, routed)           0.000     0.315    OTTER_PROCESSOR/regfile/register_reg[27][31]_0[7]
    SLICE_X35Y4          FDRE                                         r  OTTER_PROCESSOR/regfile/register_reg[27][7]/D
  -------------------------------------------------------------------    -------------------





