{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1702351618840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702351618840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 11:26:58 2023 " "Processing started: Tue Dec 12 11:26:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702351618840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1702351618840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mul_CIC -c Mul_CIC " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mul_CIC -c Mul_CIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1702351618840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1702351619019 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \":\", or \"?\", or binary operator HalfBand.v(23) " "Verilog HDL syntax error at HalfBand.v(23) near text \")\";  expecting \":\", or \"?\", or binary operator" {  } { { "../Rtl/HalfBand.v" "" { Text "D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/HalfBand.v" 23 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1702351619046 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HalfBand.v(30) " "Verilog HDL information at HalfBand.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "../Rtl/HalfBand.v" "" { Text "D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/HalfBand.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1702351619046 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "HalfBand HalfBand.v(1) " "Ignored design unit \"HalfBand\" at HalfBand.v(1) due to previous errors" {  } { { "../Rtl/HalfBand.v" "" { Text "D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/HalfBand.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1702351619046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_matlab_learning/cic_filter/fpga_design/mulcic_isop_hb/rtl/halfband.v 0 0 " "Found 0 design units, including 0 entities, in source file /fpga_matlab_learning/cic_filter/fpga_design/mulcic_isop_hb/rtl/halfband.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702351619047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_matlab_learning/cic_filter/fpga_design/mulcic_isop_hb/rtl/isop.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_matlab_learning/cic_filter/fpga_design/mulcic_isop_hb/rtl/isop.v" { { "Info" "ISGN_ENTITY_NAME" "1 Isop " "Found entity 1: Isop" {  } { { "../Rtl/Isop.v" "" { Text "D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Isop.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702351619049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702351619049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_matlab_learning/cic_filter/fpga_design/mulcic_isop_hb/sim/tb_mul_cic.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_matlab_learning/cic_filter/fpga_design/mulcic_isop_hb/sim/tb_mul_cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Mul_CIC " "Found entity 1: tb_Mul_CIC" {  } { { "../Sim/tb_Mul_CIC.v" "" { Text "D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Sim/tb_Mul_CIC.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702351619051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702351619051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_matlab_learning/cic_filter/fpga_design/mulcic_isop_hb/rtl/mul_cic.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_matlab_learning/cic_filter/fpga_design/mulcic_isop_hb/rtl/mul_cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul_CIC " "Found entity 1: Mul_CIC" {  } { { "../Rtl/Mul_CIC.v" "" { Text "D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Mul_CIC.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702351619052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702351619052 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Decimate.v(29) " "Verilog HDL information at Decimate.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "../Rtl/Decimate.v" "" { Text "D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Decimate.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1702351619053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_matlab_learning/cic_filter/fpga_design/mulcic_isop_hb/rtl/decimate.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_matlab_learning/cic_filter/fpga_design/mulcic_isop_hb/rtl/decimate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decimate " "Found entity 1: Decimate" {  } { { "../Rtl/Decimate.v" "" { Text "D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Decimate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702351619054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702351619054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_matlab_learning/cic_filter/fpga_design/mulcic_isop_hb/rtl/comb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_matlab_learning/cic_filter/fpga_design/mulcic_isop_hb/rtl/comb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comb " "Found entity 1: Comb" {  } { { "../Rtl/Comb.v" "" { Text "D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Comb.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702351619055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702351619055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_matlab_learning/cic_filter/fpga_design/mulcic_isop_hb/rtl/integrated.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_matlab_learning/cic_filter/fpga_design/mulcic_isop_hb/rtl/integrated.v" { { "Info" "ISGN_ENTITY_NAME" "1 Integrated " "Found entity 1: Integrated" {  } { { "../Rtl/Integrated.v" "" { Text "D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Integrated.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702351619056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702351619056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_Div " "Found entity 1: Clk_Div" {  } { { "Clk_Div.v" "" { Text "D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Quartus_Prj/Clk_Div.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702351619058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702351619058 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Quartus_Prj/output_files/Mul_CIC.map.smsg " "Generated suppressed messages file D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Quartus_Prj/output_files/Mul_CIC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1702351619072 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702351619094 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 12 11:26:59 2023 " "Processing ended: Tue Dec 12 11:26:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702351619094 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702351619094 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702351619094 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702351619094 ""}
