Running: D:\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/14.5/half_adder/half_addertbw_isim_beh.exe -prj D:/14.5/half_adder/half_addertbw_beh.prj work.half_addertbw 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/14.5/half_adder/half_adder.vhd" into library work
Parsing VHDL file "D:/14.5/half_adder/half_addertbw.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity half_adder [half_adder_default]
Compiling architecture behavior of entity half_addertbw
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable D:/14.5/half_adder/half_addertbw_isim_beh.exe
Fuse Memory Usage: 30032 KB
Fuse CPU Usage: 1780 ms
