// Seed: 2526890601
module module_0 (
    input tri id_0,
    input tri id_1,
    output uwire id_2,
    input uwire id_3,
    output wire id_4,
    input supply1 id_5,
    input tri0 id_6
);
  assign id_2 = 1 == id_3;
  logic id_8;
  ;
  assign id_4 = id_1;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input wire id_2,
    input tri1 id_3,
    input supply1 id_4,
    output logic id_5,
    input tri1 id_6,
    input tri id_7,
    input tri id_8,
    output supply0 id_9,
    output logic id_10
);
  assign id_10 = -1 == -1'd0;
  always @(negedge -1)
    if (1) id_5 <= 1;
    else if (id_5++) id_10 <= id_2;
    else deassign id_10;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_9,
      id_7,
      id_9,
      id_1,
      id_8
  );
  integer id_12;
endmodule
