{"id":"320094878_Design_guidelines_for_the_high-speed_dynamic_partial_reconfiguration_based_software_defined_radio_implementations_on_Xilinx_Zynq_FPGA","authors":["Ahmed Kamaleldin","Ahmed Mohamed Mahmoud","Ahmed Nagy","Youssef Gamal"],"meta":["May 2017","DOI:10.1109/ISCAS.2017.8050456","Conference: 2017 IEEE International Symposium on Circuits and Systems (ISCAS)"],"references":["279713138_Dynamic_Cognitive_Radios_on_the_Zynq_Hybrid_FPGA","265130659_ZyCAP_Efficient_Partial_Reconfiguration_Management_on_the_Xilinx_Zynq","261021229_A_high_speed_open_source_controller_for_FPGA_Partial_Reconfiguration","238777113_Software_Radio_and_Dynamic_Reconfiguration_on_a_DSPFPGA_platform","304416936_Performance_evaluation_of_dynamic_partial_reconfiguration_techniques_for_software_defined_radio_implementation_on_FPGA","303389695_Dynamic_Channel_Coding_Reconfiguration_in_Software_Defined_Radio","225367068_Minimizing_the_runtime_partial_reconfiguration_overheads_in_reconfigurable_systems","220760312_Run-time_Partial_Reconfiguration_Speed_Investigation_and_Architectural_Design_Space_Exploration","200065265_Early_Access_Partial_Reconfiguration_User_Guide"]}