v 4
file . "tb_d_flip_flop.vhdl" "cf66d9108d1db1366141d94a9021116c2f8c398a" "20240210082307.341":
  entity tb_d_flip_flop at 1( 0) + 0 on 13;
  architecture bench of tb_d_flip_flop at 7( 82) + 0 on 14;
file . "d_flip_flop.vhdl" "a68e43ca498f6cb04b92e7cdd2f711f529cfa589" "20240210082307.331":
  entity d_flip_flop at 1( 0) + 0 on 11;
  architecture behavior of d_flip_flop at 13( 234) + 0 on 12;
