# ğŸš€ SPI Protocol Implementation in Verilog

[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)
[![Verilog](https://img.shields.io/badge/Language-Verilog-blue.svg)](https://en.wikipedia.org/wiki/Verilog)
[![FPGA](https://img.shields.io/badge/Target-FPGA-green.svg)](https://www.xilinx.com/)

A complete implementation of the SPI (Serial Peripheral Interface) communication protocol in Verilog HDL, featuring both master and slave modules with comprehensive testbench verification.

## ğŸ“‹ Table of Contents

- [Overview](#-overview)
- [Features](#-features)
- [SPI Protocol Basics](#-spi-protocol-basics)
- [Architecture](#-architecture)
- [Module Specifications](#-module-specifications)
- [Synthesis Results](#-synthesis-results)
- [Simulation](#-simulation)
- [Getting Started](#-getting-started)
- [File Structure](#-file-structure)
- [Contributing](#-contributing)

## ğŸ¯ Overview

This project implements a full-duplex SPI communication system with:
- **SPI Master**: Initiates communication, generates clock, and controls chip select
- **SPI Slave**: Responds to master commands and exchanges data
- **Comprehensive Testbench**: Validates the communication protocol

The implementation supports SPI Mode 0 (CPOL=0, CPHA=0) and has been successfully synthesized and tested on FPGA platforms.

## âœ¨ Features

- ğŸ”„ **Full-duplex communication** - Simultaneous transmit and receive
- âš¡ **Configurable clock speed** - Adjustable SPI clock frequency
- ğŸ›ï¸ **FSM-based design** - Robust state machine implementation
- ğŸ“Š **8-bit data width** - Standard byte-oriented communication
- ğŸ”§ **Synthesizable code** - Ready for FPGA implementation
- âœ… **Fully tested** - Complete testbench with waveform analysis

## ğŸ“¡ SPI Protocol Basics

SPI (Serial Peripheral Interface) is a synchronous serial communication protocol used for short-distance communication between microcontrollers and peripheral devices.

### Signal Description

| Signal | Full Name | Direction | Function |
|--------|-----------|-----------|----------|
| `SCLK` | Serial Clock | Master â†’ Slave | Synchronization clock |
| `MOSI` | Master Out, Slave In | Master â†’ Slave | Data from master to slave |
| `MISO` | Master In, Slave Out | Slave â†’ Master | Data from slave to master |
| `CS` | Chip Select | Master â†’ Slave | Active-low slave selection |

### SPI Modes

| Mode | CPOL | CPHA | Clock Idle | Sample Edge |
|------|------|------|------------|-------------|
| **0** | 0 | 0 | Low | Rising â¬†ï¸ |
| 1 | 0 | 1 | Low | Falling â¬‡ï¸ |
| 2 | 1 | 0 | High | Falling â¬‡ï¸ |
| 3 | 1 | 1 | High | Rising â¬†ï¸ |

*This implementation uses **SPI Mode 0***

## ğŸ—ï¸ Architecture

### SPI Master FSM

```
    â”Œâ”€â”€â”€â”€â”€â”    start=1    â”Œâ”€â”€â”€â”€â”€â”€â”
    â”‚IDLE â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º â”‚ LOAD â”‚
    â””â”€â”€â”€â”€â”€â”˜               â””â”€â”€â”€â”€â”€â”€â”˜
       â–²                     â”‚
       â”‚                     â–¼
   â”Œâ”€â”€â”€â”€â”€â”€â”              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
   â”‚ DONE â”‚ â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  â”‚TRANSFER  â”‚
   â””â”€â”€â”€â”€â”€â”€â”˜   bit_cnt=7  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                              â”‚
                              â–¼
                         (shift data)
```

### Data Flow

```
Master                           Slave
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”   SCLK, CS, MOSI   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚         â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º â”‚         â”‚
â”‚ TX_REG  â”‚                    â”‚ RX_REG  â”‚
â”‚         â”‚ â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ â”‚         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       MISO         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ğŸ”§ Module Specifications

### SPI Master

```verilog
module spi_master(
    input clk,              // System clock
    input reset,            // Active high reset
    input start,            // Start transmission
    input [7:0] data_in,    // Data to transmit
    output reg [7:0] data_out, // Received data
    output reg busy,        // Transfer in progress
    output reg sclk,        // SPI clock
    output reg mosi,        // Master out slave in
    output reg cs,          // Chip select (active low)
    input miso              // Master in slave out
);
```

### SPI Slave

```verilog
module spi_slave(
    input clk,              // System clock
    input reset,            // Active high reset
    input sclk,             // SPI clock from master
    input cs,               // Chip select
    input mosi,             // Data from master
    output reg miso,        // Data to master
    input [7:0] data_tx,    // Data to transmit
    output reg [7:0] data_rx // Received data
);
```

## ğŸ“Š Synthesis Results

### Resource Utilization (Xilinx ISE)

| Resource Type | Used | Available | Utilization |
|---------------|------|-----------|-------------|
| Slice LUTs | 45 | 17,600 | < 1% |
| Slice Registers | 32 | 35,200 | < 1% |
| I/O pins | 24 | 232 | 10% |
| Maximum Frequency | 250 MHz | - | - |

### RTL Schematic

![RTL Schematic](waveform/4.png)
*RTL schematic generated by Xilinx ISE showing the internal structure*

## ğŸ“ˆ Simulation

### Waveform Analysis

#### Reset and Initialization
![Reset Waveform](waveform/2.png)
*Initial reset phase where outputs are undefined (red sections) until reset is released*

#### Complete SPI Transaction
![SPI Transaction](waveform/1.png)
*Complete SPI communication showing data exchange between master (0xA5) and slave (0x3C)*

### Testbench Scenario

1. **Initialize**: Reset both master and slave modules
2. **Setup Data**: Master loads `0xA5`, Slave prepares `0x3C`
3. **Transfer**: 8-bit bidirectional data exchange
4. **Verify**: Check received data at both ends

```verilog
// Expected Results
Master receives: 0x3C (from slave)
Slave receives:  0xA5 (from master)
```

## ğŸš€ Getting Started

### Prerequisites

- Verilog HDL simulator (ModelSim, Vivado, etc.)
- Xilinx ISE or Vivado (for synthesis)
- Basic understanding of SPI protocol

### Running the Simulation

1. **Clone the repository**
   ```bash
   git clone https://github.com/your-username/spi-verilog.git
   cd spi-verilog
   ```

2. **Compile the design**
   ```bash
   vlog spi_master.v spi_slave.v testbench.v
   ```

3. **Run simulation**
   ```bash
   vsim -gui testbench
   run -all
   ```

4. **View waveforms**
   - Add signals to waveform viewer
   - Analyze timing and data transfer

### Synthesis

For Xilinx FPGAs:
```tcl
# Create project
create_project spi_project ./spi_project -part xc7a35tcpg236-1

# Add source files
add_files {spi_master.v spi_slave.v}
set_property top spi_master [current_fileset]

# Synthesize
synth_design -top spi_master
```

## ğŸ“ File Structure

```
ğŸ“¦ spi-verilog/
â”œâ”€â”€ ğŸ“œ README.md
â”œâ”€â”€ ğŸ“„ spi_master.v      # SPI Master module
â”œâ”€â”€ ğŸ“„ spi_slave.v       # SPI Slave module
â”œâ”€â”€ ğŸ“„ testbench.v       # Complete testbench
â”œâ”€â”€ ğŸ“ waveform/         # Simulation waveforms
â”‚   â”œâ”€â”€ ğŸ–¼ï¸ 1.png         # SPI transaction waveform
â”‚   â”œâ”€â”€ ğŸ–¼ï¸ 2.png         # Reset sequence waveform
â”‚   â”œâ”€â”€ ğŸ–¼ï¸ 3.png         # Synthesis report
â”‚   â””â”€â”€ ğŸ–¼ï¸ 4.png         # RTL schematic
â”œâ”€â”€ ğŸ“ constraints/      # Timing constraints
â””â”€â”€ ğŸ“ docs/            # Additional documentation
```

## ğŸ¤ Contributing

Contributions are welcome! Please feel free to submit a Pull Request. For major changes:

1. Fork the repository
2. Create your feature branch (`git checkout -b feature/AmazingFeature`)
3. Commit your changes (`git commit -m 'Add some AmazingFeature'`)
4. Push to the branch (`git push origin feature/AmazingFeature`)
5. Open a Pull Request

## ğŸ“ License

This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.

## ğŸ·ï¸ Tags

`verilog` `spi` `fpga` `digital-design` `hdl` `xilinx` `serial-communication` `embedded-systems`

---

â­ **Star this repository if you find it helpful!** â­
