TRACE::2024-11-07.15:13:45::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:13:45::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:13:45::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:13:47::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:13:47::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:13:47::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:13:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-07.15:13:48::SCWPlatform::Opened new HwDB with name system_design_wrapper_0
TRACE::2024-11-07.15:13:48::SCWWriter::formatted JSON is {
	"platformName":	"system_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-11-07.15:13:48::SCWWriter::formatted JSON is {
	"platformName":	"system_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_design_wrapper",
	"systems":	[{
			"systemName":	"system_design_wrapper",
			"systemDesc":	"system_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_design_wrapper"
		}]
}
TRACE::2024-11-07.15:13:48::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-11-07.15:13:48::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-07.15:13:48::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-11-07.15:13:48::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-11-07.15:13:48::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:13:48::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:13:48::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:13:48::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:13:48::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:13:48::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:13:48::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:13:48::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:13:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:13:48::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:13:49::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:13:49::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:13:49::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:13:49::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:13:49::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:13:49::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:13:49::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:13:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:13:49::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2024-11-07.15:13:49::SCWPlatform::Generating the sources  .
TRACE::2024-11-07.15:13:49::SCWBDomain::Generating boot domain sources.
TRACE::2024-11-07.15:13:49::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2024-11-07.15:13:49::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:13:49::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:13:49::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:13:49::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:13:49::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:13:49::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:13:49::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:13:49::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:13:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:13:49::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:13:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-07.15:13:49::SCWMssOS::No sw design opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:13:49::SCWMssOS::mss does not exists at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:13:49::SCWMssOS::Creating sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:13:49::SCWMssOS::Adding the swdes entry, created swdb D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:13:49::SCWMssOS::updating the scw layer changes to swdes at   D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:13:49::SCWMssOS::Writing mss at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:13:49::SCWMssOS::Completed writing the mss file at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-11-07.15:13:49::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-11-07.15:13:49::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-11-07.15:13:49::SCWBDomain::Completed writing the mss file at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-11-07.15:14:00::SCWPlatform::Generating sources Done.
TRACE::2024-11-07.15:14:00::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:00::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:00::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:00::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:00::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:00::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2024-11-07.15:14:00::SCWMssOS::Could not open the swdb for D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2024-11-07.15:14:00::SCWMssOS::Could not open the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2024-11-07.15:14:00::SCWMssOS::Cleared the swdb table entry
TRACE::2024-11-07.15:14:00::SCWMssOS::No sw design opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:00::SCWMssOS::mss exists loading the mss file  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:00::SCWMssOS::Opened the sw design from mss  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:00::SCWMssOS::Adding the swdes entry D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-07.15:14:00::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-07.15:14:00::SCWMssOS::Opened the sw design.  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:00::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:00::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:00::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:00::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:00::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:00::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:00::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:00::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:00::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:00::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:00::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:00::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:00::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:00::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:00::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:00::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:00::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:00::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:00::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:00::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:00::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:00::SCWWriter::formatted JSON is {
	"platformName":	"system_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_design_wrapper",
	"systems":	[{
			"systemName":	"system_design_wrapper",
			"systemDesc":	"system_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_design_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0da0b0eea43bcbea2f91d20b8c9faea8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-07.15:14:00::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:00::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:00::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:00::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:00::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:00::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:00::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:00::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:00::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:00::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:00::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:00::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:00::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:00::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:00::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:00::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:00::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:00::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:00::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:00::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:00::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:00::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:00::SCWWriter::formatted JSON is {
	"platformName":	"system_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_design_wrapper",
	"systems":	[{
			"systemName":	"system_design_wrapper",
			"systemDesc":	"system_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_design_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0da0b0eea43bcbea2f91d20b8c9faea8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-07.15:14:01::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-07.15:14:01::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-11-07.15:14:01::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-11-07.15:14:01::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:01::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:01::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:01::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:01::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:01::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:01::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:01::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:01::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:01::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:01::SCWMssOS::No sw design opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:01::SCWMssOS::mss does not exists at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:01::SCWMssOS::Creating sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:01::SCWMssOS::Adding the swdes entry, created swdb D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:01::SCWMssOS::updating the scw layer changes to swdes at   D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:01::SCWMssOS::Writing mss at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:01::SCWMssOS::Completed writing the mss file at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-11-07.15:14:01::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-11-07.15:14:01::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-11-07.15:14:01::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:01::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:01::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:01::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:01::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:01::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:01::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:01::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:01::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:01::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:01::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:01::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:01::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:01::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:01::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:01::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:01::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:01::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:01::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:01::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:01::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:01::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:01::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:01::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:01::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:01::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:01::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:01::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:01::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:01::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:01::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:01::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:01::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:01::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:01::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:01::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:01::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:01::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:01::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:01::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:01::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:01::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:01::SCWWriter::formatted JSON is {
	"platformName":	"system_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_design_wrapper",
	"systems":	[{
			"systemName":	"system_design_wrapper",
			"systemDesc":	"system_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_design_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0da0b0eea43bcbea2f91d20b8c9faea8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-07.15:14:01::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:01::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:01::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:01::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:01::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:01::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:01::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:01::SCWMssOS::Completed writing the mss file at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-11-07.15:14:01::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2024-11-07.15:14:09::SCWPlatform::Started generating the artifacts platform system_design_wrapper
TRACE::2024-11-07.15:14:09::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-07.15:14:09::SCWPlatform::Started generating the artifacts for system configuration system_design_wrapper
LOG::2024-11-07.15:14:09::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-07.15:14:09::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-07.15:14:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-07.15:14:09::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-11-07.15:14:09::SCWSystem::Checking the domain standalone_domain
LOG::2024-11-07.15:14:09::SCWSystem::Not a boot domain 
LOG::2024-11-07.15:14:09::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-11-07.15:14:09::SCWDomain::Generating domain artifcats
TRACE::2024-11-07.15:14:09::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-07.15:14:09::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/export/system_design_wrapper/sw/system_design_wrapper/qemu/
TRACE::2024-11-07.15:14:10::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/export/system_design_wrapper/sw/system_design_wrapper/standalone_domain/qemu/
TRACE::2024-11-07.15:14:10::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:10::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:10::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-11-07.15:14:10::SCWMssOS::Could not open the swdb for D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2024-11-07.15:14:10::SCWMssOS::Could not open the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2024-11-07.15:14:10::SCWMssOS::Cleared the swdb table entry
TRACE::2024-11-07.15:14:10::SCWMssOS::No sw design opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::mss exists loading the mss file  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::Opened the sw design from mss  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::Adding the swdes entry D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-11-07.15:14:10::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-07.15:14:10::SCWMssOS::Opened the sw design.  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::Completed writing the mss file at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-11-07.15:14:10::SCWMssOS::Mss edits present, copying mssfile into export location D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-07.15:14:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-07.15:14:10::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-11-07.15:14:10::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-07.15:14:10::SCWMssOS::Copying to export directory.
TRACE::2024-11-07.15:14:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-07.15:14:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-11-07.15:14:10::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-11-07.15:14:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-11-07.15:14:10::SCWSystem::Completed Processing the sysconfig system_design_wrapper
LOG::2024-11-07.15:14:10::SCWPlatform::Completed generating the artifacts for system configuration system_design_wrapper
TRACE::2024-11-07.15:14:10::SCWPlatform::Started preparing the platform 
TRACE::2024-11-07.15:14:10::SCWSystem::Writing the bif file for system config system_design_wrapper
TRACE::2024-11-07.15:14:10::SCWSystem::dir created 
TRACE::2024-11-07.15:14:10::SCWSystem::Writing the bif 
TRACE::2024-11-07.15:14:10::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-07.15:14:10::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-07.15:14:10::SCWPlatform::Completed generating the platform
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:10::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:10::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:10::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:10::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:10::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:10::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:10::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:10::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:10::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:10::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:10::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:10::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:10::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:10::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:10::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:10::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:10::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:10::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWWriter::formatted JSON is {
	"platformName":	"system_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_design_wrapper",
	"systems":	[{
			"systemName":	"system_design_wrapper",
			"systemDesc":	"system_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_design_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0da0b0eea43bcbea2f91d20b8c9faea8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cf5cbcbd9a3864ec8cb87b445d622555",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-07.15:14:10::SCWPlatform::updated the xpfm file.
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:10::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:10::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:10::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:10::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:10::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:10::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:10::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:10::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:10::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:10::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:10::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:10::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:10::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:10::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:10::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:10::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:10::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:10::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:10::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:10::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:10::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWWriter::formatted JSON is {
	"platformName":	"system_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_design_wrapper",
	"systems":	[{
			"systemName":	"system_design_wrapper",
			"systemDesc":	"system_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_design_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0da0b0eea43bcbea2f91d20b8c9faea8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cf5cbcbd9a3864ec8cb87b445d622555",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:10::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:10::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:10::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:10::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:10::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:10::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:10::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:10::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:10::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:10::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:10::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:10::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:10::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:10::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:10::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:10::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:10::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:10::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:10::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:10::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:10::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:10::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:10::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:10::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:10::SCWWriter::formatted JSON is {
	"platformName":	"system_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_design_wrapper",
	"systems":	[{
			"systemName":	"system_design_wrapper",
			"systemDesc":	"system_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_design_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0da0b0eea43bcbea2f91d20b8c9faea8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cf5cbcbd9a3864ec8cb87b445d622555",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-11-07.15:14:10::SCWPlatform::Started generating the artifacts platform system_design_wrapper
TRACE::2024-11-07.15:14:10::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-07.15:14:10::SCWPlatform::Started generating the artifacts for system configuration system_design_wrapper
LOG::2024-11-07.15:14:10::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-11-07.15:14:10::SCWDomain::Generating domain artifcats
TRACE::2024-11-07.15:14:10::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-07.15:14:10::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/export/system_design_wrapper/sw/system_design_wrapper/qemu/
TRACE::2024-11-07.15:14:10::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/export/system_design_wrapper/sw/system_design_wrapper/standalone_domain/qemu/
TRACE::2024-11-07.15:14:10::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:10::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:10::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:11::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:11::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:11::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:11::SCWMssOS::Completed writing the mss file at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-11-07.15:14:11::SCWMssOS::Mss edits present, copying mssfile into export location D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:11::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-07.15:14:11::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-07.15:14:11::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-11-07.15:14:11::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-07.15:14:11::SCWMssOS::Copying to export directory.
TRACE::2024-11-07.15:14:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-07.15:14:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-11-07.15:14:11::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-11-07.15:14:11::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-11-07.15:14:11::SCWSystem::Completed Processing the sysconfig system_design_wrapper
LOG::2024-11-07.15:14:11::SCWPlatform::Completed generating the artifacts for system configuration system_design_wrapper
TRACE::2024-11-07.15:14:11::SCWPlatform::Started preparing the platform 
TRACE::2024-11-07.15:14:11::SCWSystem::Writing the bif file for system config system_design_wrapper
TRACE::2024-11-07.15:14:11::SCWSystem::dir created 
TRACE::2024-11-07.15:14:11::SCWSystem::Writing the bif 
TRACE::2024-11-07.15:14:11::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-07.15:14:11::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-07.15:14:11::SCWPlatform::Completed generating the platform
TRACE::2024-11-07.15:14:11::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:11::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:11::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:11::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:11::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:11::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:11::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:11::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:11::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:11::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:11::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:11::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:11::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:11::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:11::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:11::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:11::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:11::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:11::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:11::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:11::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:11::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:11::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:11::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:11::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:11::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:11::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:11::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:11::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:11::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:14:11::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:11::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:11::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:11::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:11::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:11::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:11::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:11::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:11::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:11::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:11::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:11::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:11::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:11::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:11::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:11::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:11::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:11::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:11::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:11::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:11::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:11::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:11::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:11::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:14:11::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:14:11::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:14:11::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:14:11::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:14:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:14:11::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:11::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:14:11::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:14:11::SCWWriter::formatted JSON is {
	"platformName":	"system_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_design_wrapper",
	"systems":	[{
			"systemName":	"system_design_wrapper",
			"systemDesc":	"system_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_design_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0da0b0eea43bcbea2f91d20b8c9faea8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cf5cbcbd9a3864ec8cb87b445d622555",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-07.15:14:11::SCWPlatform::updated the xpfm file.
LOG::2024-11-07.15:15:58::SCWPlatform::Started generating the artifacts platform system_design_wrapper
TRACE::2024-11-07.15:15:58::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-07.15:15:58::SCWPlatform::Started generating the artifacts for system configuration system_design_wrapper
LOG::2024-11-07.15:15:58::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-07.15:15:58::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-07.15:15:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-07.15:15:58::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-11-07.15:15:58::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:15:58::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:15:58::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:15:58::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:15:58::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:15:58::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:15:58::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:15:58::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:15:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:15:58::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:15:58::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:15:58::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:15:58::SCWBDomain::Completed writing the mss file at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-11-07.15:15:58::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-07.15:15:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-07.15:15:58::SCWBDomain::System Command Ran  D:&  cd  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl & make 
TRACE::2024-11-07.15:15:58::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2024-11-07.15:15:58::SCWBDomain::make[1]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:15:58::SCWBDomain::_fsbl_bsp'

TRACE::2024-11-07.15:15:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-11-07.15:15:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-07.15:15:58::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-07.15:15:58::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:15:58::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:15:58::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2024-11-07.15:15:58::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:15:58::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2024-11-07.15:15:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-11-07.15:15:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-07.15:15:58::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-07.15:15:58::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:15:58::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:15:58::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2024-11-07.15:15:58::SCWBDomain::make[3]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:15:58::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2024-11-07.15:15:58::SCWBDomain::make[3]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:15:58::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2024-11-07.15:15:58::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:15:58::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2024-11-07.15:15:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2024-11-07.15:15:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.15:15:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.15:15:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:15:58::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:15:58::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2024-11-07.15:15:58::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:15:58::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2024-11-07.15:15:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2024-11-07.15:15:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.15:15:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.15:15:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:15:58::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:15:58::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2024-11-07.15:15:58::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:15:58::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2024-11-07.15:15:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/AES_Custom_VHDL_v1_0/src"

TRACE::2024-11-07.15:15:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/AES_Custom_VHDL_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-07.15:15:58::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-07.15:15:58::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:15:58::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:15:58::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/AES_Custom_VHDL_v1_0/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:15:59::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/AES_Custom_VHDL_v1_0/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-11-07.15:15:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-07.15:15:59::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-07.15:15:59::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:15:59::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:15:59::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-11-07.15:15:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.15:15:59::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.15:15:59::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:15:59::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:15:59::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-11-07.15:15:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.15:15:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.15:15:59::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:15:59::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:15:59::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-11-07.15:15:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.15:15:59::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.15:15:59::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:15:59::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:15:59::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-11-07.15:15:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.15:15:59::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.15:15:59::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:15:59::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:15:59::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-11-07.15:15:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.15:15:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.15:15:59::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:15:59::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:15:59::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-11-07.15:15:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.15:15:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.15:15:59::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:15:59::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:15:59::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-11-07.15:15:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.15:15:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.15:15:59::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:15:59::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:15:59::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-11-07.15:15:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-07.15:15:59::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-07.15:15:59::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:15:59::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:15:59::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-11-07.15:15:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.15:15:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.15:15:59::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:15:59::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:15:59::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-11-07.15:15:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-07.15:15:59::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-07.15:15:59::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:15:59::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:15:59::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-11-07.15:15:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.15:15:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.15:15:59::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:15:59::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:15:59::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-11-07.15:15:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.15:15:59::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.15:15:59::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:15:59::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:15:59::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-11-07.15:15:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.15:15:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.15:15:59::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:15:59::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:15:59::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-11-07.15:15:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-11-07.15:15:59::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-11-07.15:15:59::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:15:59::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2024-11-07.15:15:59::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:15:59::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2024-11-07.15:15:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-11-07.15:15:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.15:15:59::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.15:15:59::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:00::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:16:00::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2024-11-07.15:16:00::SCWBDomain::"Compiling standalone"

TRACE::2024-11-07.15:16:03::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:16:03::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2024-11-07.15:16:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2024-11-07.15:16:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.15:16:03::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.15:16:03::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-07.15:16:03::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:16:03::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2024-11-07.15:16:03::SCWBDomain::"Compiling XilFFs Library"

TRACE::2024-11-07.15:16:04::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:16:04::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2024-11-07.15:16:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2024-11-07.15:16:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.15:16:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.15:16:04::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-07.15:16:04::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:16:04::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2024-11-07.15:16:04::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:16:04::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2024-11-07.15:16:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/AES_Custom_VHDL_v1_0/src"

TRACE::2024-11-07.15:16:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/AES_Custom_VHDL_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-07.15:16:05::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-07.15:16:05::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:05::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:16:05::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/AES_Custom_VHDL_v1_0/src'

TRACE::2024-11-07.15:16:05::SCWBDomain::"Compiling AES_Custom_VHDL..."

TRACE::2024-11-07.15:16:05::SCWBDomain::make[3]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:16:05::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/AES_Custom_VHDL_v1_0/src'

TRACE::2024-11-07.15:16:05::SCWBDomain::make[3]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:16:05::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/AES_Custom_VHDL_v1_0/src'

TRACE::2024-11-07.15:16:05::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:16:05::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/AES_Custom_VHDL_v1_0/src'

TRACE::2024-11-07.15:16:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-11-07.15:16:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-07.15:16:05::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-07.15:16:05::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:05::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:16:05::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2024-11-07.15:16:05::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2024-11-07.15:16:05::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:16:05::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2024-11-07.15:16:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-11-07.15:16:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-07.15:16:05::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-07.15:16:05::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:05::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:16:05::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2024-11-07.15:16:05::SCWBDomain::"Compiling ddrps"

TRACE::2024-11-07.15:16:05::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:16:05::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2024-11-07.15:16:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-11-07.15:16:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.15:16:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.15:16:05::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-07.15:16:05::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:16:05::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2024-11-07.15:16:05::SCWBDomain::"Compiling devcfg"

TRACE::2024-11-07.15:16:06::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:16:06::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2024-11-07.15:16:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-11-07.15:16:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-07.15:16:06::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-07.15:16:06::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:06::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:16:06::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2024-11-07.15:16:06::SCWBDomain::"Compiling dmaps"

TRACE::2024-11-07.15:16:07::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:16:07::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2024-11-07.15:16:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-11-07.15:16:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-07.15:16:07::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-07.15:16:07::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:07::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:16:07::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2024-11-07.15:16:07::SCWBDomain::"Compiling emacps"

TRACE::2024-11-07.15:16:08::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:16:08::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2024-11-07.15:16:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-11-07.15:16:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.15:16:08::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.15:16:08::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-07.15:16:08::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:16:08::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2024-11-07.15:16:08::SCWBDomain::"Compiling gpiops"

TRACE::2024-11-07.15:16:09::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:16:09::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2024-11-07.15:16:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-11-07.15:16:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.15:16:09::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.15:16:09::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-07.15:16:09::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:16:09::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2024-11-07.15:16:09::SCWBDomain::"Compiling qspips"

TRACE::2024-11-07.15:16:10::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:16:10::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2024-11-07.15:16:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-11-07.15:16:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.15:16:10::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.15:16:10::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-07.15:16:10::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:16:10::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2024-11-07.15:16:10::SCWBDomain::"Compiling scugic"

TRACE::2024-11-07.15:16:11::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:16:11::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2024-11-07.15:16:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-11-07.15:16:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.15:16:11::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.15:16:11::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:11::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:16:11::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2024-11-07.15:16:11::SCWBDomain::"Compiling scutimer"

TRACE::2024-11-07.15:16:11::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:16:11::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2024-11-07.15:16:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-11-07.15:16:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.15:16:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.15:16:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-07.15:16:11::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:16:11::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2024-11-07.15:16:11::SCWBDomain::"Compiling scuwdt"

TRACE::2024-11-07.15:16:12::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:16:12::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2024-11-07.15:16:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-11-07.15:16:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-11-07.15:16:12::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-11-07.15:16:12::SCWBDomain::les -g -Wall -Wextra"

TRACE::2024-11-07.15:16:12::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:16:12::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2024-11-07.15:16:12::SCWBDomain::"Compiling sdps"

TRACE::2024-11-07.15:16:13::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:16:13::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2024-11-07.15:16:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-11-07.15:16:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.15:16:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.15:16:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-07.15:16:13::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:16:13::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2024-11-07.15:16:13::SCWBDomain::"Compiling uartps"

TRACE::2024-11-07.15:16:14::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:16:14::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2024-11-07.15:16:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-11-07.15:16:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-07.15:16:14::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-07.15:16:14::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:14::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:16:14::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2024-11-07.15:16:14::SCWBDomain::"Compiling usbps"

TRACE::2024-11-07.15:16:15::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:16:15::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2024-11-07.15:16:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-11-07.15:16:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.15:16:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.15:16:15::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-07.15:16:15::SCWBDomain::make[2]: Entering directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq
TRACE::2024-11-07.15:16:15::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2024-11-07.15:16:15::SCWBDomain::"Compiling xadcps"

TRACE::2024-11-07.15:16:16::SCWBDomain::make[2]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:16:16::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2024-11-07.15:16:16::SCWBDomain::'Finished building libraries'

TRACE::2024-11-07.15:16:16::SCWBDomain::make[1]: Leaving directory 'D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_
TRACE::2024-11-07.15:16:16::SCWBDomain::fsbl_bsp'

TRACE::2024-11-07.15:16:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2024-11-07.15:16:16::SCWBDomain::include -I.

TRACE::2024-11-07.15:16:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-11-07.15:16:17::SCWBDomain::9_0/include -I.

TRACE::2024-11-07.15:16:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2024-11-07.15:16:17::SCWBDomain::0/include -I.

TRACE::2024-11-07.15:16:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2024-11-07.15:16:17::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2024-11-07.15:16:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2024-11-07.15:16:17::SCWBDomain::0/include -I.

TRACE::2024-11-07.15:16:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2024-11-07.15:16:17::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2024-11-07.15:16:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-11-07.15:16:17::SCWBDomain::9_0/include -I.

TRACE::2024-11-07.15:16:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2024-11-07.15:16:17::SCWBDomain::0/include -I.

TRACE::2024-11-07.15:16:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-11-07.15:16:17::SCWBDomain::9_0/include -I.

TRACE::2024-11-07.15:16:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2024-11-07.15:16:17::SCWBDomain::_cortexa9_0/include -I.

TRACE::2024-11-07.15:16:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-11-07.15:16:17::SCWBDomain::9_0/include -I.

TRACE::2024-11-07.15:16:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2024-11-07.15:16:17::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-11-07.15:16:18::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2024-11-07.15:16:18::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2024-11-07.15:16:18::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2024-11-07.15:16:18::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2024-11-07.15:16:18::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-11-07.15:16:18::SCWSystem::Checking the domain standalone_domain
LOG::2024-11-07.15:16:18::SCWSystem::Not a boot domain 
LOG::2024-11-07.15:16:18::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-11-07.15:16:18::SCWDomain::Generating domain artifcats
TRACE::2024-11-07.15:16:18::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-07.15:16:18::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/export/system_design_wrapper/sw/system_design_wrapper/qemu/
TRACE::2024-11-07.15:16:18::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/export/system_design_wrapper/sw/system_design_wrapper/standalone_domain/qemu/
TRACE::2024-11-07.15:16:18::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-07.15:16:18::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:18::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:18::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:18::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:16:18::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:18::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:16:18::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:16:18::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:16:18::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:16:18::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:16:18::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:16:18::SCWMssOS::Completed writing the mss file at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-11-07.15:16:18::SCWMssOS::Mss edits present, copying mssfile into export location D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:16:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-07.15:16:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-07.15:16:18::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-11-07.15:16:18::SCWMssOS::doing bsp build ... 
TRACE::2024-11-07.15:16:18::SCWMssOS::System Command Ran  D: & cd  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2024-11-07.15:16:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-11-07.15:16:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-07.15:16:18::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-07.15:16:18::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-11-07.15:16:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-07.15:16:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-07.15:16:18::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/AES_Custom_VHDL_v1_0/src"

TRACE::2024-11-07.15:16:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AES_Custom_VHDL_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-07.15:16:18::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-07.15:16:18::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-11-07.15:16:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-07.15:16:18::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-07.15:16:18::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-11-07.15:16:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.15:16:18::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.15:16:18::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-11-07.15:16:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.15:16:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.15:16:18::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-11-07.15:16:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.15:16:19::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.15:16:19::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-11-07.15:16:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.15:16:19::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.15:16:19::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-11-07.15:16:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.15:16:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.15:16:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-11-07.15:16:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.15:16:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.15:16:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-11-07.15:16:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.15:16:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.15:16:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-11-07.15:16:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-07.15:16:19::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-07.15:16:19::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-11-07.15:16:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.15:16:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.15:16:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-11-07.15:16:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-07.15:16:19::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-07.15:16:19::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-11-07.15:16:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.15:16:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.15:16:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-11-07.15:16:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.15:16:19::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.15:16:19::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-11-07.15:16:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-07.15:16:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-07.15:16:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-11-07.15:16:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-11-07.15:16:19::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-11-07.15:16:19::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:19::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2024-11-07.15:16:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-11-07.15:16:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-07.15:16:19::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-07.15:16:19::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:19::SCWMssOS::"Compiling standalone"

TRACE::2024-11-07.15:16:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/AES_Custom_VHDL_v1_0/src"

TRACE::2024-11-07.15:16:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AES_Custom_VHDL_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-07.15:16:23::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-07.15:16:23::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:23::SCWMssOS::"Compiling AES_Custom_VHDL..."

TRACE::2024-11-07.15:16:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-11-07.15:16:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-07.15:16:23::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-07.15:16:23::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:23::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2024-11-07.15:16:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-11-07.15:16:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-07.15:16:24::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-07.15:16:24::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:24::SCWMssOS::"Compiling ddrps"

TRACE::2024-11-07.15:16:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-11-07.15:16:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.15:16:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.15:16:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-07.15:16:24::SCWMssOS::"Compiling devcfg"

TRACE::2024-11-07.15:16:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-11-07.15:16:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-07.15:16:25::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-07.15:16:25::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:25::SCWMssOS::"Compiling dmaps"

TRACE::2024-11-07.15:16:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-11-07.15:16:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-07.15:16:25::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-07.15:16:25::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:25::SCWMssOS::"Compiling emacps"

TRACE::2024-11-07.15:16:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-11-07.15:16:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.15:16:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.15:16:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-07.15:16:27::SCWMssOS::"Compiling gpiops"

TRACE::2024-11-07.15:16:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-11-07.15:16:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.15:16:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.15:16:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-07.15:16:28::SCWMssOS::"Compiling qspips"

TRACE::2024-11-07.15:16:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-11-07.15:16:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.15:16:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.15:16:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-07.15:16:29::SCWMssOS::"Compiling scugic"

TRACE::2024-11-07.15:16:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-11-07.15:16:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-07.15:16:29::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-07.15:16:29::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:29::SCWMssOS::"Compiling scutimer"

TRACE::2024-11-07.15:16:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-11-07.15:16:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.15:16:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.15:16:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-07.15:16:30::SCWMssOS::"Compiling scuwdt"

TRACE::2024-11-07.15:16:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-11-07.15:16:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-11-07.15:16:31::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-11-07.15:16:31::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-11-07.15:16:31::SCWMssOS::"Compiling sdps"

TRACE::2024-11-07.15:16:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-11-07.15:16:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.15:16:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.15:16:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-07.15:16:32::SCWMssOS::"Compiling uartps"

TRACE::2024-11-07.15:16:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-11-07.15:16:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-07.15:16:33::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-07.15:16:33::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-11-07.15:16:33::SCWMssOS::"Compiling usbps"

TRACE::2024-11-07.15:16:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-11-07.15:16:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-07.15:16:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-07.15:16:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-07.15:16:34::SCWMssOS::"Compiling xadcps"

TRACE::2024-11-07.15:16:35::SCWMssOS::'Finished building libraries'

TRACE::2024-11-07.15:16:35::SCWMssOS::Copying to export directory.
TRACE::2024-11-07.15:16:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-07.15:16:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-07.15:16:36::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-11-07.15:16:36::SCWSystem::Completed Processing the sysconfig system_design_wrapper
LOG::2024-11-07.15:16:36::SCWPlatform::Completed generating the artifacts for system configuration system_design_wrapper
TRACE::2024-11-07.15:16:36::SCWPlatform::Started preparing the platform 
TRACE::2024-11-07.15:16:36::SCWSystem::Writing the bif file for system config system_design_wrapper
TRACE::2024-11-07.15:16:36::SCWSystem::dir created 
TRACE::2024-11-07.15:16:36::SCWSystem::Writing the bif 
TRACE::2024-11-07.15:16:36::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-07.15:16:36::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-07.15:16:36::SCWPlatform::Completed generating the platform
TRACE::2024-11-07.15:16:36::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:16:36::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:16:36::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:16:36::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:16:36::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:16:36::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:16:36::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:16:36::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:16:36::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:16:36::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:16:36::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:16:36::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:16:36::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:16:36::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:16:36::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:16:36::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:16:36::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:16:36::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:16:36::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:16:36::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:16:36::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-07.15:16:36::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:16:36::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:16:36::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:16:36::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:16:36::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:16:36::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:16:36::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:16:36::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:16:36::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:16:36::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:16:36::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:16:36::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:16:36::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:16:36::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:16:36::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:16:36::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:16:36::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:16:36::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:16:36::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:16:36::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:16:36::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:16:36::SCWWriter::formatted JSON is {
	"platformName":	"system_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_design_wrapper",
	"systems":	[{
			"systemName":	"system_design_wrapper",
			"systemDesc":	"system_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_design_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"0da0b0eea43bcbea2f91d20b8c9faea8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cf5cbcbd9a3864ec8cb87b445d622555",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-07.15:16:36::SCWPlatform::updated the xpfm file.
TRACE::2024-11-07.15:16:36::SCWPlatform::Trying to open the hw design at D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform::DSA given D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform::DSA absoulate path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform::DSA directory D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw
TRACE::2024-11-07.15:16:36::SCWPlatform:: Platform Path D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/hw/system_design_wrapper.xsa
TRACE::2024-11-07.15:16:36::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2024-11-07.15:16:36::SCWPlatform::Trying to set the existing hwdb with name system_design_wrapper_0
TRACE::2024-11-07.15:16:36::SCWPlatform::Opened existing hwdb system_design_wrapper_0
TRACE::2024-11-07.15:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-07.15:16:36::SCWMssOS::Checking the sw design at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-07.15:16:36::SCWMssOS::DEBUG:  swdes dump  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-07.15:16:36::SCWMssOS::Sw design exists and opened at  D:/esisar/SOC/soc_git/SOC_AES_PROJECT/SOC_Interrupt_try/Vitis/system_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
