\hypertarget{a64fx_8hh_source}{}\doxysection{a64fx.\+hh}
\label{a64fx_8hh_source}\index{a64fx.hh@{a64fx.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#pragma once}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00003 \textcolor{keyword}{namespace }optkit::arm::a64fx\{}
\DoxyCodeLine{00004     \textcolor{keyword}{enum} a64fx : uint64\_t \{}
\DoxyCodeLine{00005         SW\_INCR = 0x0000, \textcolor{comment}{// This event counts on writes to the PMSWINC register.}}
\DoxyCodeLine{00006         L1I\_CACHE\_REFILL = 0x0001, \textcolor{comment}{// This event counts operations that cause a refill of at least the L1I cache.}}
\DoxyCodeLine{00007         L1I\_TLB\_REFILL = 0x0002, \textcolor{comment}{// This event counts operations that cause a TLB refill of at least the L1I TLB.}}
\DoxyCodeLine{00008         L1D\_CACHE\_REFILL = 0x0003, \textcolor{comment}{// This event counts operations that cause a refill of at least the L1D cache.}}
\DoxyCodeLine{00009         L1D\_CACHE = 0x0004, \textcolor{comment}{// This event counts operations that cause a cache access to at least the L1D cache.}}
\DoxyCodeLine{00010         L1D\_TLB\_REFILL = 0x0005, \textcolor{comment}{// This event counts operations that cause a TLB refill of at least the L1D TLB.}}
\DoxyCodeLine{00011         INST\_RETIRED = 0x0008, \textcolor{comment}{// This event counts every architecturally executed instruction.}}
\DoxyCodeLine{00012         EXC\_TAKEN = 0x0009, \textcolor{comment}{// This event counts each exception taken.}}
\DoxyCodeLine{00013         EXC\_RETURN = 0x000a, \textcolor{comment}{// This event counts each executed exception return instruction.}}
\DoxyCodeLine{00014         CID\_WRITE\_RETIRED = 0x000b, \textcolor{comment}{// This event counts every write to CONTEXTIDR.}}
\DoxyCodeLine{00015         BR\_MIS\_PRED = 0x0010, \textcolor{comment}{// This event counts each correction to the predicted program flow that occurs because of a misprediction from}}
\DoxyCodeLine{00016         CPU\_CYCLES = 0x0011, \textcolor{comment}{// This event counts every cycle.}}
\DoxyCodeLine{00017         BR\_PRED = 0x0012, \textcolor{comment}{// This event counts every branch or other change in the program flow that the branch prediction resources are capable of predicting.}}
\DoxyCodeLine{00018         L1I\_CACHE = 0x0014, \textcolor{comment}{// This event counts operations that cause a cache access to at least the L1I cache.}}
\DoxyCodeLine{00019         L1D\_CACHE\_WB = 0x0015, \textcolor{comment}{// This event counts every write-\/back of data from the L1D cache.}}
\DoxyCodeLine{00020         L2D\_CACHE = 0x0016, \textcolor{comment}{// This event counts operations that cause a cache access to at least the L2 cache.}}
\DoxyCodeLine{00021         L2D\_CACHE\_REFILL = 0x0017, \textcolor{comment}{// This event counts operations that cause a refill of at least the L2 cache.}}
\DoxyCodeLine{00022         L2D\_CACHE\_WB = 0x0018, \textcolor{comment}{// This event counts every write-\/back of data from the L2 cache.}}
\DoxyCodeLine{00023         INST\_SPEC = 0x001b, \textcolor{comment}{// This event counts every architecturally executed instruction.}}
\DoxyCodeLine{00024         STALL\_FRONTEND = 0x0023, \textcolor{comment}{// This event counts every cycle counted by the CPU\_CYCLES event on that no operations are issued because there are no operations available to issue for this PE from the frontend.}}
\DoxyCodeLine{00025         STALL\_BACKEND = 0x0024, \textcolor{comment}{// This event counts every cycle counted by the CPU\_CYCLES event on that no operations are issued because the backend is unable to accept any operations.}}
\DoxyCodeLine{00026         L2D\_TLB\_REFILL = 0x002d, \textcolor{comment}{// This event counts operations that cause a TLB refill of at least the L2D TLB.}}
\DoxyCodeLine{00027         L2I\_TLB\_REFILL = 0x002e, \textcolor{comment}{// This event counts operations that cause a TLB refill of at least the L2I TLB.}}
\DoxyCodeLine{00028         L2D\_TLB = 0x002f, \textcolor{comment}{// This event counts operations that cause a TLB access to at least the L2D TLB.}}
\DoxyCodeLine{00029         L2I\_TLB = 0x0030, \textcolor{comment}{// This event counts operations that cause a TLB access to at least the L2I TLB.}}
\DoxyCodeLine{00030         L1D\_CACHE\_REFILL\_PRF = 0x0049, \textcolor{comment}{// This event counts L1D\_CACHE\_REFILL caused by software or hardware prefetch.}}
\DoxyCodeLine{00031         L2D\_CACHE\_REFILL\_PRF = 0x0059, \textcolor{comment}{// This event counts L2D\_CACHE\_REFILL caused by software or hardware prefetch.}}
\DoxyCodeLine{00032         LDREX\_SPEC = 0x006c, \textcolor{comment}{// This event counts architecturally executed load-\/exclusive instructions.}}
\DoxyCodeLine{00033         STREX\_SPEC = 0x006f, \textcolor{comment}{// This event counts architecturally executed store-\/exclusive instructions.}}
\DoxyCodeLine{00034         LD\_SPEC = 0x0070, \textcolor{comment}{// This event counts architecturally executed memory-\/reading instructions}}
\DoxyCodeLine{00035         ST\_SPEC = 0x0071, \textcolor{comment}{// This event counts architecturally executed memory-\/writing instructions}}
\DoxyCodeLine{00036         LDST\_SPEC = 0x0072, \textcolor{comment}{// This event counts architecturally executed memory-\/reading instructions and memory-\/writing instructions}}
\DoxyCodeLine{00037         DP\_SPEC = 0x0073, \textcolor{comment}{// This event counts architecturally executed integer data-\/processing instructions.}}
\DoxyCodeLine{00038         ASE\_SPEC = 0x0074, \textcolor{comment}{// This event counts architecturally executed Advanced SIMD data-\/processing instructions.}}
\DoxyCodeLine{00039         VFP\_SPEC = 0x0075, \textcolor{comment}{// This event counts architecturally executed floating-\/point data-\/processing instructions.}}
\DoxyCodeLine{00040         PC\_WRITE\_SPEC = 0x0076, \textcolor{comment}{// This event counts only software changes of the PC that defined by the instruction architecturally executed}}
\DoxyCodeLine{00041         CRYPTO\_SPEC = 0x0077, \textcolor{comment}{// This event counts architecturally executed cryptographic instructions}}
\DoxyCodeLine{00042         BR\_IMMED\_SPEC = 0x0078, \textcolor{comment}{// This event counts architecturally executed immediate branch instructions.}}
\DoxyCodeLine{00043         BR\_RETURN\_SPEC = 0x0079, \textcolor{comment}{// This event counts architecturally executed procedure return operations that defined by the BR\_RETURN\_RETIRED event.}}
\DoxyCodeLine{00044         BR\_INDIRECT\_SPEC = 0x007a, \textcolor{comment}{// This event counts architecturally executed indirect branch instructions that includes software change of the PC other than exception-\/generating instructions and immediate branch instructions.}}
\DoxyCodeLine{00045         ISB\_SPEC = 0x007c, \textcolor{comment}{// This event counts architecturally executed Instruction Synchronization Barrier instructions.}}
\DoxyCodeLine{00046         DSB\_SPEC = 0x007d, \textcolor{comment}{// This event counts architecturally executed Data Synchronization Barrier instructions.}}
\DoxyCodeLine{00047         DMB\_SPEC = 0x007e, \textcolor{comment}{// This event counts architecturally executed Data Memory Barrier instructions}}
\DoxyCodeLine{00048         EXC\_UNDEF = 0x0081, \textcolor{comment}{// This event counts only other synchronous exceptions that are taken locally.}}
\DoxyCodeLine{00049         EXC\_SVC = 0x0082, \textcolor{comment}{// This event counts only Supervisor Call exceptions that are taken locally.}}
\DoxyCodeLine{00050         EXC\_PABORT = 0x0083, \textcolor{comment}{// This event counts only Instruction Abort exceptions that are taken locally.}}
\DoxyCodeLine{00051         EXC\_DABORT = 0x0084, \textcolor{comment}{// This event counts only Data Abort or SError interrupt exceptions that are taken locally.}}
\DoxyCodeLine{00052         EXC\_IRQ = 0x0086, \textcolor{comment}{// This event counts only IRQ exceptions that are taken locally}}
\DoxyCodeLine{00053         EXC\_FIQ = 0x0087, \textcolor{comment}{// This event counts only FIQ exceptions that are taken locally}}
\DoxyCodeLine{00054         EXC\_SMC = 0x0088, \textcolor{comment}{// This event counts only Secure Monitor Call exceptions. The counter does not increment on SMC instructions trapped as a Hyp Trap exception.}}
\DoxyCodeLine{00055         EXC\_HVC = 0x008a, \textcolor{comment}{// This event counts for both Hypervisor Call exceptions taken locally in the hypervisor and those taken as an exception from Non-\/secure EL1.}}
\DoxyCodeLine{00056         DCZVA\_SPEC = 0x009f, \textcolor{comment}{// This event counts architecturally executed zero blocking operations due to the 'DC ZVA' instruction.}}
\DoxyCodeLine{00057         FP\_MV\_SPEC = 0x0105, \textcolor{comment}{// This event counts architecturally executed floating-\/point move operations.}}
\DoxyCodeLine{00058         PRD\_SPEC = 0x0108, \textcolor{comment}{// This event counts architecturally executed operations that using predicate register.}}
\DoxyCodeLine{00059         IEL\_SPEC = 0x0109, \textcolor{comment}{// This event counts architecturally executed inter-\/element manipulation operations.}}
\DoxyCodeLine{00060         IREG\_SPEC = 0x010a, \textcolor{comment}{// This event counts architecturally executed inter-\/register manipulation operations.}}
\DoxyCodeLine{00061         FP\_LD\_SPEC = 0x0112, \textcolor{comment}{// This event counts architecturally executed NOSIMD load operations that using SIMD and FP registers.}}
\DoxyCodeLine{00062         FP\_ST\_SPEC = 0x0113, \textcolor{comment}{// This event counts architecturally executed NOSIMD store operations that using SIMD and FP registers.}}
\DoxyCodeLine{00063         BC\_LD\_SPEC = 0x011a, \textcolor{comment}{// This event counts architecturally executed SIMD broadcast floating-\/point load operations.}}
\DoxyCodeLine{00064         EFFECTIVE\_INST\_SPEC = 0x0121, \textcolor{comment}{// This event counts architecturally executed instructions}}
\DoxyCodeLine{00065         PRE\_INDEX\_SPEC = 0x0123, \textcolor{comment}{// This event counts architecturally executed operations that uses 'pre-\/index' as its addressing mode.}}
\DoxyCodeLine{00066         POST\_INDEX\_SPEC = 0x0124, \textcolor{comment}{// This event counts architecturally executed operations that uses 'post-\/index' as its addressing mode.}}
\DoxyCodeLine{00067         UOP\_SPLIT = 0x0139, \textcolor{comment}{// This event counts the occurrence count of the micro-\/operation split.}}
\DoxyCodeLine{00068         LD\_COMP\_WAIT\_L2\_MISS = 0x0180, \textcolor{comment}{// This event counts every cycle that no operation was committed because the oldest and uncommitted load/store operation waits for memory access.}}
\DoxyCodeLine{00069         LD\_COMP\_WAIT\_L2\_MISS\_EX = 0x0181, \textcolor{comment}{// This event counts every cycle that no instructions are committed because the oldest and uncommitted integer load instruction waits for memory access.}}
\DoxyCodeLine{00070         LD\_COMP\_WAIT\_L1\_MISS = 0x0182, \textcolor{comment}{// This event counts every cycle that no instruction was committed because the oldest and uncommitted load/store operation waits for L2 cache access.}}
\DoxyCodeLine{00071         LD\_COMP\_WAIT\_L1\_MISS\_EX = 0x0183, \textcolor{comment}{// This event counts every cycle that no instructions are committed because the oldest and uncommitted integer load instruction waits for L2 cache access.}}
\DoxyCodeLine{00072         LD\_COMP\_WAIT = 0x0184, \textcolor{comment}{// This event counts every cycle that no instruction was committed because the oldest and uncommitted load/store operation waits for L1D}}
\DoxyCodeLine{00073         LD\_COMP\_WAIT\_EX = 0x0185, \textcolor{comment}{// This event counts every cycle that no instructions are committed because the oldest and uncommitted integer load instruction waits for L1D}}
\DoxyCodeLine{00074         LD\_COMP\_WAIT\_PFP\_BUSY = 0x0186, \textcolor{comment}{// This event counts every cycle that no instructions are committed due to the lack of an available prefetch port.}}
\DoxyCodeLine{00075         LD\_COMP\_WAIT\_PFP\_BUSY\_EX = 0x0187, \textcolor{comment}{// This event counts the LD\_COMP\_WAIT\_PFP\_BUSY caused by an integer load operation.}}
\DoxyCodeLine{00076         LD\_COMP\_WAIT\_PFP\_BUSY\_SWPF = 0x0188, \textcolor{comment}{// This event counts the LD\_COMP\_WAIT\_PFP\_BUSY caused by a software prefetch instruction.}}
\DoxyCodeLine{00077         EU\_COMP\_WAIT = 0x0189, \textcolor{comment}{// This event counts every cycle that no instructions are committed}}
\DoxyCodeLine{00078         FL\_COMP\_WAIT = 0x018a, \textcolor{comment}{// This event counts every cycle that no instructions are committed}}
\DoxyCodeLine{00079         BR\_COMP\_WAIT = 0x018b, \textcolor{comment}{// This event counts every cycle that no instructions are committed}}
\DoxyCodeLine{00080         ROB\_EMPTY = 0x018c, \textcolor{comment}{// This event counts every cycle that no instructions are committed because the CSE is empty.}}
\DoxyCodeLine{00081         ROB\_EMPTY\_STQ\_BUSY = 0x018d, \textcolor{comment}{// This event counts every cycle that no instructions are committed because the CSE is empty and the all store ports are full.}}
\DoxyCodeLine{00082         WFE\_WFI\_CYCLE = 0x018e, \textcolor{comment}{// This event counts every cycle that the WFE/WFI instruction brings the instruction unit to a halt.}}
\DoxyCodeLine{00083         \_0INST\_COMMIT = 0x0190, \textcolor{comment}{// This event counts every cycle that no instructions are committed}}
\DoxyCodeLine{00084         \_1INST\_COMMIT = 0x0191, \textcolor{comment}{// This event counts every cycle that one instruction is committed.}}
\DoxyCodeLine{00085         \_2INST\_COMMIT = 0x0192, \textcolor{comment}{// This event counts every cycle that two instructions are committed.}}
\DoxyCodeLine{00086         \_3INST\_COMMIT = 0x0193, \textcolor{comment}{// This event counts every cycle that three instructions are committed.}}
\DoxyCodeLine{00087         \_4INST\_COMMIT = 0x0194, \textcolor{comment}{// This event counts every cycle that four instructions are committed.}}
\DoxyCodeLine{00088         UOP\_ONLY\_COMMIT = 0x0198, \textcolor{comment}{// This event counts every cycle that only any micro-\/operations are committed.}}
\DoxyCodeLine{00089         SINGLE\_MOVPRFX\_COMMIT = 0x0199, \textcolor{comment}{// This event counts every cycle that only the MOVPRFX instruction is committed.}}
\DoxyCodeLine{00090         EAGA\_VAL = 0x01a0, \textcolor{comment}{// This event counts valid cycles of EAGA pipeline.}}
\DoxyCodeLine{00091         EAGB\_VAL = 0x01a1, \textcolor{comment}{// This event counts valid cycles of EAGB pipeline.}}
\DoxyCodeLine{00092         EXA\_VAL = 0x01a2, \textcolor{comment}{// This event counts valid cycles of EXA pipeline.}}
\DoxyCodeLine{00093         EXB\_VAL = 0x01a3, \textcolor{comment}{// This event counts valid cycles of EXB pipeline.}}
\DoxyCodeLine{00094         FLA\_VAL = 0x01a4, \textcolor{comment}{// This event counts valid cycles of FLA pipeline.}}
\DoxyCodeLine{00095         FLB\_VAL = 0x01a5, \textcolor{comment}{// This event counts valid cycles of FLB pipeline.}}
\DoxyCodeLine{00096         PRX\_VAL = 0x01a6, \textcolor{comment}{// This event counts valid cycles of PRX pipeline.}}
\DoxyCodeLine{00097         FLA\_VAL\_PRD\_CNT = 0x01b4, \textcolor{comment}{// This event counts the number of 1 in the predicate bits of request in FLA pipeline}}
\DoxyCodeLine{00098         FLB\_VAL\_PRD\_CNT = 0x01b5, \textcolor{comment}{// This event counts the number of 1 in the predicate bits of request in FLB pipeline}}
\DoxyCodeLine{00099         EA\_CORE = 0x01e0, \textcolor{comment}{// This event counts energy consumption per cycle of core.}}
\DoxyCodeLine{00100         L1D\_CACHE\_REFILL\_DM = 0x0200, \textcolor{comment}{// This event counts L1D\_CACHE\_REFILL caused by demand access.}}
\DoxyCodeLine{00101         L1D\_CACHE\_REFILL\_HWPRF = 0x0202, \textcolor{comment}{// This event counts L1D\_CACHE\_REFILL caused by hardware prefetch.}}
\DoxyCodeLine{00102         L1\_MISS\_WAIT = 0x0208, \textcolor{comment}{// This event counts outstanding L1D cache miss requests per cycle.}}
\DoxyCodeLine{00103         L1I\_MISS\_WAIT = 0x0209, \textcolor{comment}{// This event counts outstanding L1I cache miss requests per cycle.}}
\DoxyCodeLine{00104         L1HWPF\_STREAM\_PF = 0x0230, \textcolor{comment}{// This event counts streaming prefetch requests to L1D cache generated by hardware prefetcher.}}
\DoxyCodeLine{00105         L1HWPF\_INJ\_ALLOC\_PF = 0x0231, \textcolor{comment}{// This event counts allocation type prefetch injection requests to L1D cache generated by hardware prefetcher.}}
\DoxyCodeLine{00106         L1HWPF\_INJ\_NOALLOC\_PF = 0x0232, \textcolor{comment}{// This event counts non-\/allocation type prefetch injection requests to L1D cache generated by hardware prefetcher.}}
\DoxyCodeLine{00107         L2HWPF\_STREAM\_PF = 0x0233, \textcolor{comment}{// This event counts streaming prefetch requests to L2 cache generated by hardware prefecher.}}
\DoxyCodeLine{00108         L2HWPF\_INJ\_ALLOC\_PF = 0x0234, \textcolor{comment}{// This event counts allocation type prefetch injection requests to L2 cache generated by hardware prefetcher.}}
\DoxyCodeLine{00109         L2HWPF\_INJ\_NOALLOC\_PF = 0x0235, \textcolor{comment}{// This event counts non-\/allocation type prefetch injection requests to L2 cache generated by hardware prefetcher.}}
\DoxyCodeLine{00110         L2HWPF\_OTHER = 0x0236, \textcolor{comment}{// This event counts prefetch requests to L2 cache generated by the other causes.}}
\DoxyCodeLine{00111         L1\_PIPE0\_VAL = 0x0240, \textcolor{comment}{// This event counts valid cycles of L1D cache pipeline\#0.}}
\DoxyCodeLine{00112         L1\_PIPE1\_VAL = 0x0241, \textcolor{comment}{// This event counts valid cycles of L1D cache pipeline\#1.}}
\DoxyCodeLine{00113         L1\_PIPE0\_VAL\_IU\_TAG\_ADRS\_SCE = 0x0250, \textcolor{comment}{// This event counts requests in L1D cache pipeline\#0 that its sce bit of tagged address is 1.}}
\DoxyCodeLine{00114         L1\_PIPE0\_VAL\_IU\_TAG\_ADRS\_PFE = 0x0251, \textcolor{comment}{// This event counts requests in L1D cache pipeline\#0 that its pfe bit of tagged address is 1.}}
\DoxyCodeLine{00115         L1\_PIPE1\_VAL\_IU\_TAG\_ADRS\_SCE = 0x0252, \textcolor{comment}{// This event counts requests in L1D cache pipeline\#1 that its sce bit of tagged address is 1.}}
\DoxyCodeLine{00116         L1\_PIPE1\_VAL\_IU\_TAG\_ADRS\_PFE = 0x0253, \textcolor{comment}{// This event counts requests in L1D cache pipeline\#1 that its pfe bit of tagged address is 1.}}
\DoxyCodeLine{00117         L1\_PIPE0\_COMP = 0x0260, \textcolor{comment}{// This event counts completed requests in L1D cache pipeline\#0.}}
\DoxyCodeLine{00118         L1\_PIPE1\_COMP = 0x0261, \textcolor{comment}{// This event counts completed requests in L1D cache pipeline\#1.}}
\DoxyCodeLine{00119         L1I\_PIPE\_COMP = 0x0268, \textcolor{comment}{// This event counts completed requests in L1I cache pipeline.}}
\DoxyCodeLine{00120         L1I\_PIPE\_VAL = 0x0269, \textcolor{comment}{// This event counts valid cycles of L1I cache pipeline.}}
\DoxyCodeLine{00121         L1\_PIPE\_ABORT\_STLD\_INTLK = 0x0274, \textcolor{comment}{// This event counts aborted requests in L1D pipelines that due to store-\/load interlock.}}
\DoxyCodeLine{00122         L1\_PIPE0\_VAL\_IU\_NOT\_SEC0 = 0x02a0, \textcolor{comment}{// This event counts requests in L1D cache pipeline\#0 that its sector cache ID is not 0.}}
\DoxyCodeLine{00123         L1\_PIPE1\_VAL\_IU\_NOT\_SEC0 = 0x02a1, \textcolor{comment}{// This event counts requests in L1D cache pipeline\#1 that its sector cache ID is not 0.}}
\DoxyCodeLine{00124         L1\_PIPE\_COMP\_GATHER\_2FLOW = 0x02b0, \textcolor{comment}{// This event counts the number of times where 2 elements of the gather instructions became 2flows because 2 elements could not be combined.}}
\DoxyCodeLine{00125         L1\_PIPE\_COMP\_GATHER\_1FLOW = 0x02b1, \textcolor{comment}{// This event counts the number of times where 2 elements of the gather instructions became 1flow because 2 elements could be combined.}}
\DoxyCodeLine{00126         L1\_PIPE\_COMP\_GATHER\_0FLOW = 0x02b2, \textcolor{comment}{// This event counts the number of times where 2 elements of the gather instructions became 0flow because both predicate values are 0.}}
\DoxyCodeLine{00127         L1\_PIPE\_COMP\_SCATTER\_1FLOW = 0x02b3, \textcolor{comment}{// This event counts the number of flows of the scatter instructions.}}
\DoxyCodeLine{00128         L1\_PIPE0\_COMP\_PRD\_CNT = 0x02b8, \textcolor{comment}{// This event counts the number of 1 in the predicate bits of request in L1D cache pipeline\#0}}
\DoxyCodeLine{00129         L1\_PIPE1\_COMP\_PRD\_CNT = 0x02b9, \textcolor{comment}{// This event counts the number of 1 in the predicate bits of request in L1D cache pipeline\#1}}
\DoxyCodeLine{00130         L2D\_CACHE\_REFILL\_DM = 0x0300, \textcolor{comment}{// This event counts L2D\_CACHE\_REFILL caused by demand access.}}
\DoxyCodeLine{00131         L2D\_CACHE\_REFILL\_HWPRF = 0x0302, \textcolor{comment}{// This event counts L2D\_CACHE\_REFILL caused by hardware prefetch.}}
\DoxyCodeLine{00132         L2\_MISS\_WAIT = 0x0308, \textcolor{comment}{// This event counts outstanding L2 cache miss requests per cycle. It counts all events caused in measured CMG regardless of measured PE.}}
\DoxyCodeLine{00133         L2\_MISS\_COUNT = 0x0309, \textcolor{comment}{// This event counts the number of times of L2 cache miss. It counts all events caused in measured CMG regardless of measured PE.}}
\DoxyCodeLine{00134         BUS\_READ\_TOTAL\_CMG0 = 0x0310, \textcolor{comment}{// This event counts read requests from CMG0 to measured CMG}}
\DoxyCodeLine{00135         BUS\_READ\_TOTAL\_CMG1 = 0x0311, \textcolor{comment}{// This event counts read requests from CMG1 to measured CMG}}
\DoxyCodeLine{00136         BUS\_READ\_TOTAL\_CMG2 = 0x0312, \textcolor{comment}{// This event counts read requests from CMG2 to measured CMG}}
\DoxyCodeLine{00137         BUS\_READ\_TOTAL\_CMG3 = 0x0313, \textcolor{comment}{// This event counts read requests from CMG3 to measured CMG}}
\DoxyCodeLine{00138         BUS\_READ\_TOTAL\_TOFU = 0x0314, \textcolor{comment}{// This event counts read requests from tofu controller to measured CMG. It counts all events caused in measured CMG regardless of measured PE.}}
\DoxyCodeLine{00139         BUS\_READ\_TOTAL\_PCI = 0x0315, \textcolor{comment}{// This event counts read requests from PCI controller to measured CMG. It counts all events caused in measured CMG regardless of measured PE.}}
\DoxyCodeLine{00140         BUS\_READ\_TOTAL\_MEM = 0x0316, \textcolor{comment}{// This event counts read requests from measured CMG local memory to measured CMG. It counts all events caused in measured CMG regardless of measured PE.}}
\DoxyCodeLine{00141         BUS\_WRITE\_TOTAL\_CMG0 = 0x0318, \textcolor{comment}{// This event counts write requests from measured CMG to CMG0}}
\DoxyCodeLine{00142         BUS\_WRITE\_TOTAL\_CMG1 = 0x0319, \textcolor{comment}{// This event counts write requests from measured CMG to CMG1}}
\DoxyCodeLine{00143         BUS\_WRITE\_TOTAL\_CMG2 = 0x031a, \textcolor{comment}{// This event counts write requests from measured CMG to CMG2}}
\DoxyCodeLine{00144         BUS\_WRITE\_TOTAL\_CMG3 = 0x031b, \textcolor{comment}{// This event counts write requests from measured CMG to CMG3}}
\DoxyCodeLine{00145         BUS\_WRITE\_TOTAL\_TOFU = 0x031c, \textcolor{comment}{// This event counts write requests from measured CMG to tofu controller. It counts all events caused in measured CMG regardless of measured PE.}}
\DoxyCodeLine{00146         BUS\_WRITE\_TOTAL\_PCI = 0x031d, \textcolor{comment}{// This event counts write requests from measured CMG to PCI controller. It counts all events caused in measured CMG regardless of measured PE.}}
\DoxyCodeLine{00147         BUS\_WRITE\_TOTAL\_MEM = 0x031e, \textcolor{comment}{// This event counts write requests from measured CMG to measured CMG local memory. It counts all events caused in measured CMG regardless of measured PE.}}
\DoxyCodeLine{00148         L2D\_SWAP\_DM = 0x0325, \textcolor{comment}{// This event counts operations where demand access hits an L2 cache refill buffer allocated by software or hardware prefetch.}}
\DoxyCodeLine{00149         L2D\_CACHE\_MIBMCH\_PRF = 0x0326, \textcolor{comment}{// This event counts operations where software or hardware prefetch hits an L2 cache refill buffer allocated by demand access.}}
\DoxyCodeLine{00150         L2\_PIPE\_VAL = 0x0330, \textcolor{comment}{// This event counts valid cycles of L2 cache pipeline. It counts all events caused in measured CMG regardless of measured PE.}}
\DoxyCodeLine{00151         L2\_PIPE\_COMP\_ALL = 0x0350, \textcolor{comment}{// This event counts completed requests in L2 cache pipeline. It counts all events caused in measured CMG regardless of measured PE.}}
\DoxyCodeLine{00152         L2\_PIPE\_COMP\_PF\_L2MIB\_MCH = 0x0370, \textcolor{comment}{// This event counts operations where software or hardware prefetch hits an L2 cache refill buffer allocated by demand access. It counts all events caused in measured CMG regardless of measured PE.}}
\DoxyCodeLine{00153         L2D\_CACHE\_SWAP\_LOCAL = 0x0396, \textcolor{comment}{// This event counts operations where demand access hits an L2 cache refill buffer allocated by software or hardware prefetch. It counts all events caused in measured CMG regardless of measured PE.}}
\DoxyCodeLine{00154         EA\_L2 = 0x03e0, \textcolor{comment}{// This event counts energy consumption per cycle of L2 cache. It counts all events caused in measured CMG regardless of measured PE.}}
\DoxyCodeLine{00155         EA\_MEMORY = 0x03e8, \textcolor{comment}{// This event counts energy consumption per cycle of CMG local memory. It counts all events caused in measured CMG regardless of measured PE.}}
\DoxyCodeLine{00156         SIMD\_INST\_RETIRED = 0x8000, \textcolor{comment}{// This event counts architecturally executed SIMD instructions}}
\DoxyCodeLine{00157         SVE\_INST\_RETIRED = 0x8002, \textcolor{comment}{// This event counts architecturally executed Advanced SIMD instructions}}
\DoxyCodeLine{00158         UOP\_SPEC = 0x8008, \textcolor{comment}{// This event counts all architecturally executed micro-\/operations.}}
\DoxyCodeLine{00159         SVE\_MATH\_SPEC = 0x800e, \textcolor{comment}{// This event counts architecturally executed math function operations due to the SVE FTSMUL}}
\DoxyCodeLine{00160         FP\_SPEC = 0x8010, \textcolor{comment}{// This event counts architecturally executed operations due to scalar}}
\DoxyCodeLine{00161         FP\_FMA\_SPEC = 0x8028, \textcolor{comment}{// This event counts architecturally executed floating-\/point fused multiply-\/add and multiply-\/subtract operations.}}
\DoxyCodeLine{00162         FP\_RECPE\_SPEC = 0x8034, \textcolor{comment}{// This event counts architecturally executed floating-\/point reciprocal estimate operations due to the Advanced SIMD scalar}}
\DoxyCodeLine{00163         FP\_CVT\_SPEC = 0x8038, \textcolor{comment}{// This event counts architecturally executed floating-\/point convert operations due to the scalar}}
\DoxyCodeLine{00164         ASE\_SVE\_INT\_SPEC = 0x8043, \textcolor{comment}{// This event counts architecturally executed integer arithmetic operations due to Advanced SIMD and SVE data-\/processing instructions listed in Integer instructions section of SVE Reference Manual.}}
\DoxyCodeLine{00165         SVE\_PRED\_SPEC = 0x8074, \textcolor{comment}{// This event counts architecturally executed SIMD data-\/processing and load/store operations due to SVE instructions with a Governing predicate operand that determines the Active elements.}}
\DoxyCodeLine{00166         SVE\_MOVPRFX\_SPEC = 0x807c, \textcolor{comment}{// This event counts architecturally executed operations due to MOVPRFX instructions}}
\DoxyCodeLine{00167         SVE\_MOVPRFX\_U\_SPEC = 0x807f, \textcolor{comment}{// This event counts architecturally executed operations due to MOVPRFX instructions that are not fused with the prefixed instruction.}}
\DoxyCodeLine{00168         ASE\_SVE\_LD\_SPEC = 0x8085, \textcolor{comment}{// This event counts architecturally executed operations that read from memory due to SVE and Advanced SIMD load instructions.}}
\DoxyCodeLine{00169         ASE\_SVE\_ST\_SPEC = 0x8086, \textcolor{comment}{// This event counts architecturally executed operations that write to memory due to SVE and Advanced SIMD store instructions.}}
\DoxyCodeLine{00170         PRF\_SPEC = 0x8087, \textcolor{comment}{// This event counts architecturally executed prefetch operations due to scalar PRFM and SVE PRF instructions.}}
\DoxyCodeLine{00171         BASE\_LD\_REG\_SPEC = 0x8089, \textcolor{comment}{// This event counts architecturally executed operations that read from memory due to an instruction that loads a general-\/purpose register.}}
\DoxyCodeLine{00172         BASE\_ST\_REG\_SPEC = 0x808a, \textcolor{comment}{// This event counts architecturally executed operations that write to memory due to an instruction that stores a general-\/purpose register}}
\DoxyCodeLine{00173         SVE\_LDR\_REG\_SPEC = 0x8091, \textcolor{comment}{// This event counts architecturally executed operations that read from memory due to an SVE LDR instruction.}}
\DoxyCodeLine{00174         SVE\_STR\_REG\_SPEC = 0x8092, \textcolor{comment}{// This event counts architecturally executed operations that write to memory due to an SVE STR instruction.}}
\DoxyCodeLine{00175         SVE\_LDR\_PREG\_SPEC = 0x8095, \textcolor{comment}{// This event counts architecturally executed operations that read from memory due to an SVE LDR (predicate) instruction.}}
\DoxyCodeLine{00176         SVE\_STR\_PREG\_SPEC = 0x8096, \textcolor{comment}{// This event counts architecturally executed operations that write to memory due to an SVE STR (predicate) instruction.}}
\DoxyCodeLine{00177         SVE\_PRF\_CONTIG\_SPEC = 0x809f, \textcolor{comment}{// This event counts architecturally executed operations that prefetch memory due to an SVE predicated single contiguous element prefetch instruction.}}
\DoxyCodeLine{00178         ASE\_SVE\_LD\_MULTI\_SPEC = 0x80a5, \textcolor{comment}{// This event counts architecturally executed operations that read from memory due to SVE and Advanced SIMD multiple vector contiguous structure load instructions.}}
\DoxyCodeLine{00179         ASE\_SVE\_ST\_MULTI\_SPEC = 0x80a6, \textcolor{comment}{// This event counts architecturally executed operations that write to memory due to SVE and Advanced SIMD multiple vector contiguous structure store instructions.}}
\DoxyCodeLine{00180         SVE\_LD\_GATHER\_SPEC = 0x80ad, \textcolor{comment}{// This event counts architecturally executed operations that read from memory due to SVE noncontiguous gather-\/load instructions.}}
\DoxyCodeLine{00181         SVE\_ST\_SCATTER\_SPEC = 0x80ae, \textcolor{comment}{// This event counts architecturally executed operations that write to memory due to SVE noncontiguous scatter-\/store instructions.}}
\DoxyCodeLine{00182         SVE\_PRF\_GATHER\_SPEC = 0x80af, \textcolor{comment}{// This event counts architecturally executed operations that prefetch memory due to SVE noncontiguous gather-\/prefetch instructions.}}
\DoxyCodeLine{00183         SVE\_LDFF\_SPEC = 0x80bc, \textcolor{comment}{// This event counts architecturally executed memory read operations due to SVE First-\/fault and Non-\/fault load instructions.}}
\DoxyCodeLine{00184         FP\_SCALE\_OPS\_SPEC = 0x80c0, \textcolor{comment}{// This event counts architecturally executed SVE arithmetic operations. This event counter is incremented by (128 / CSIZE) and by twice that amount for operations that would also be counted by SVE\_FP\_FMA\_SPEC.}}
\DoxyCodeLine{00185         FP\_FIXED\_OPS\_SPEC = 0x80c1, \textcolor{comment}{// This event counts architecturally executed v8SIMD and FP arithmetic operations. The event counter is incremented by the specified number of elements for Advanced SIMD operations or by 1 for scalar operations}}
\DoxyCodeLine{00186         FP\_HP\_SCALE\_OPS\_SPEC = 0x80c2, \textcolor{comment}{// This event counts architecturally executed SVE half-\/precision arithmetic operations. This event counter is incremented by 8}}
\DoxyCodeLine{00187         FP\_HP\_FIXED\_OPS\_SPEC = 0x80c3, \textcolor{comment}{// This event counts architecturally executed v8SIMD and FP half-\/precision arithmetic operations. This event counter is incremented by the number of 16-\/bit elements for Advanced SIMD operations}}
\DoxyCodeLine{00188         FP\_SP\_SCALE\_OPS\_SPEC = 0x80c4, \textcolor{comment}{// This event counts architecturally executed SVE single-\/precision arithmetic operations. This event counter is incremented by 4}}
\DoxyCodeLine{00189         FP\_SP\_FIXED\_OPS\_SPEC = 0x80c5, \textcolor{comment}{// This event counts architecturally executed v8SIMD and FP single-\/precision arithmetic operations. This event counter is incremented by the number of 32-\/bit elements for Advanced SIMD operations}}
\DoxyCodeLine{00190         FP\_DP\_SCALE\_OPS\_SPEC = 0x80c6, \textcolor{comment}{// This event counts architecturally executed SVE double-\/precision arithmetic operations. This event counter is incremented by 2}}
\DoxyCodeLine{00191         FP\_DP\_FIXED\_OPS\_SPEC = 0x80c7, \textcolor{comment}{// This event counts architecturally executed v8SIMD and FP double-\/precision arithmetic operations. This event counter is incremented by 2 for Advanced SIMD operations}}
\DoxyCodeLine{00192         }
\DoxyCodeLine{00193     \};}
\DoxyCodeLine{00194 \};}
\DoxyCodeLine{00195 }
\DoxyCodeLine{00196 \textcolor{keyword}{namespace }a64fx = optkit::arm::a64fx;}

\end{DoxyCode}
