<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>Unai</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>BlockDesign_QPSKBlockIP_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S01_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S01_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S01_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S01_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S01_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.FREQ_HZ">48000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.NUM_READ_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.NUM_WRITE_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.CLK_DOMAIN">BlockDesign_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.NUM_READ_THREADS">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.NUM_WRITE_THREADS">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S01_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S01_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S01_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S01_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S01_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S01_AXI_CLK.ASSOCIATED_BUSIF">S01_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S01_AXI_CLK.ASSOCIATED_RESET">s01_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI_CLK.FREQ_HZ">48000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI_CLK.CLK_DOMAIN">BlockDesign_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S01_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S01_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S01_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S01_AXI.S01_AXI_REG.OFFSET_BASE_PARAM">C_S01_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S01_AXI.S01_AXI_REG.OFFSET_HIGH_PARAM">C_S01_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>QPSKBlockIP_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 02 14:42:14 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f128de4d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>BlockDesign_QPSKBlockIP_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 02 14:42:14 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f128de4d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>QPSKBlockIP_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 02 14:42:14 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f8785488</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>BlockDesign_QPSKBlockIP_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 02 14:42:14 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f8785488</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 02 14:45:33 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f128de4d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>m01_axi_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axi_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axi_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S01_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S01 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S01_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S01 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fifo_gen/fifo_gen.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_0/blk_mem_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/64ac/src/QPSK.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/64ac/hdl/QPSKBlockIP_v1_0_S01_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/64ac/src/control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_0/qpsklaginak.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/64ac/hdl/QPSKBlockIP_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/BlockDesign_QPSKBlockIP_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fifo_gen/fifo_gen.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_0/blk_mem_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/64ac/src/QPSK.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/64ac/hdl/QPSKBlockIP_v1_0_S01_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/64ac/src/control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_0/qpsklaginak.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/64ac/hdl/QPSKBlockIP_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/BlockDesign_QPSKBlockIP_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>BlockDesign_QPSKBlockIP_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BlockDesign_QPSKBlockIP_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BlockDesign_QPSKBlockIP_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BlockDesign_QPSKBlockIP_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>BlockDesign_QPSKBlockIP_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S01_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S01 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S01_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S01 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S01_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S01 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S01_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S01 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S01_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">BlockDesign_QPSKBlockIP_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>QPSKBlockIP_v1.0</xilinx:displayName>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5831d0e7_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d9ecac_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@450ebbee_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@283e48a1_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b0c1e7b_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@637f768b_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f19fa38_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50fbc633_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17772beb_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3686a7f2_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3008a54a_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d8f3cd_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e3e5e4e_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f4d5415_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c945b6b_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f37d42_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e59c26e_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c09395c_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791e8cb0_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@661f4c1b_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4347ad09_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3691d6d4_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e73e523_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1492ae52_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e9d7bfc_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b07d9e7_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@654ef1ec_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ae63f0_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e032bdf_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65168b3a_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@186cb591_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b9078c_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fec8783_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4165576a_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e1fd61d_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@82f5c28_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d4a5f_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cdd772c_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38feafb7_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@748e65a7_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57be2cd0_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13d37ead_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e97544d_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d7c71a1_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78403899_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b855f4c_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e9a3715_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7251c985_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56dd579f_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fb8973c_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e655dad_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@410c305a_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf57ebb_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d663a7e_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4005a5be_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f699aa3_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c4faa45_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684d98c8_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c5bbacb_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2323c57c_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@450ca264_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709752f0_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c6ae15e_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7696c1d7_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43a6121e_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a02d93_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@642f0ea7_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@315d099c_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d3d1a3_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27bcad08_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58d3645b_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6abcda29_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77bc3899_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44f7d746_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@356b9f7c_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b49fc6b_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38112f9_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c02dbe6_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739c7e7c_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a9c43_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a94ee81_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cea47e2_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212d3fdf_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db709c4_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7052518d_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b809d_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1437f03e_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a536fd7_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66fdc1b7_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79bc6f42_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a8682d7_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6870fc4e_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d60d83b_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33defac6_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64eb17af_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a75379e_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@565cc925_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d7203ce_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48df9e5d_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51409ed5_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50654ca4_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a523b81_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a78042b_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c37b98e_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f29e40_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32ea00d0_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d031bd0_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68282e9e_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a5f20ab_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d922ad4_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d398333_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4281b4ea_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a8979a_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c10b76a_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c2f5258_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2511baf5_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13cb0290_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@668e73dc_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18b04640_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d8835ba_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eaeba_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4945bc2f_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32a263d2_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9dc4a8b_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a2a133_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc0f24b_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5611490c_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a8ee3a0_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@670d62bd_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67850e88_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@322dee70_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af67255_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@375c486a_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c97a40_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@661cb44c_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b330c39_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7e3228_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@be84055_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67a70132_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75bbbb6c_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5af428b0_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f43d8a_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ada0e2_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76563da3_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73434a2d_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe6a57c_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c158392_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41024866_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ebac5d5_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16d9fdd3_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f914f5_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c8edfff_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ebcde89_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b2b026b_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc8510f_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@120607e8_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ff5e2bf_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@446550d8_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@462b69ba_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26513405_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e548f1a_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25aa762e_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38255e5_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59d4bb8_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72869e9f_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ccb866_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f7763f_ARCHIVE_LOCATION">c:/VivadoProjects/ip_repo/QPSKBlockIP_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.NUM_READ_THREADS" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.NUM_WRITE_THREADS" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="9e3aa48b"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="1a29adad"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="178e1af6"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="fe94286b"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="5acda4a8"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="45f0407b"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
