
BasicBrainBoard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000bde  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000024  00802000  00000bde  00000c72  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000006f  00802024  00802024  00000c96  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000c96  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002b8  00000000  00000000  00000cc6  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00004624  00000000  00000000  00000f7e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000cf7  00000000  00000000  000055a2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000149c  00000000  00000000  00006299  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000848  00000000  00000000  00007738  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00001a78  00000000  00000000  00007f80  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001311  00000000  00000000  000099f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000248  00000000  00000000  0000ad09  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	04 c1       	rjmp	.+520    	; 0x20a <__ctors_end>
   2:	00 00       	nop
   4:	21 c1       	rjmp	.+578    	; 0x248 <__bad_interrupt>
   6:	00 00       	nop
   8:	1f c1       	rjmp	.+574    	; 0x248 <__bad_interrupt>
   a:	00 00       	nop
   c:	1d c1       	rjmp	.+570    	; 0x248 <__bad_interrupt>
   e:	00 00       	nop
  10:	1b c1       	rjmp	.+566    	; 0x248 <__bad_interrupt>
  12:	00 00       	nop
  14:	19 c1       	rjmp	.+562    	; 0x248 <__bad_interrupt>
  16:	00 00       	nop
  18:	17 c1       	rjmp	.+558    	; 0x248 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	15 c1       	rjmp	.+554    	; 0x248 <__bad_interrupt>
  1e:	00 00       	nop
  20:	13 c1       	rjmp	.+550    	; 0x248 <__bad_interrupt>
  22:	00 00       	nop
  24:	11 c1       	rjmp	.+546    	; 0x248 <__bad_interrupt>
  26:	00 00       	nop
  28:	0f c1       	rjmp	.+542    	; 0x248 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	0d c1       	rjmp	.+538    	; 0x248 <__bad_interrupt>
  2e:	00 00       	nop
  30:	0b c1       	rjmp	.+534    	; 0x248 <__bad_interrupt>
  32:	00 00       	nop
  34:	09 c1       	rjmp	.+530    	; 0x248 <__bad_interrupt>
  36:	00 00       	nop
  38:	45 c1       	rjmp	.+650    	; 0x2c4 <__vector_14>
  3a:	00 00       	nop
  3c:	05 c1       	rjmp	.+522    	; 0x248 <__bad_interrupt>
  3e:	00 00       	nop
  40:	03 c1       	rjmp	.+518    	; 0x248 <__bad_interrupt>
  42:	00 00       	nop
  44:	01 c1       	rjmp	.+514    	; 0x248 <__bad_interrupt>
  46:	00 00       	nop
  48:	ff c0       	rjmp	.+510    	; 0x248 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	fd c0       	rjmp	.+506    	; 0x248 <__bad_interrupt>
  4e:	00 00       	nop
  50:	21 c1       	rjmp	.+578    	; 0x294 <__vector_20>
  52:	00 00       	nop
  54:	f9 c0       	rjmp	.+498    	; 0x248 <__bad_interrupt>
  56:	00 00       	nop
  58:	f7 c0       	rjmp	.+494    	; 0x248 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	f5 c0       	rjmp	.+490    	; 0x248 <__bad_interrupt>
  5e:	00 00       	nop
  60:	f3 c0       	rjmp	.+486    	; 0x248 <__bad_interrupt>
  62:	00 00       	nop
  64:	46 c2       	rjmp	.+1164   	; 0x4f2 <__vector_25>
  66:	00 00       	nop
  68:	45 c1       	rjmp	.+650    	; 0x2f4 <__vector_26>
  6a:	00 00       	nop
  6c:	ed c0       	rjmp	.+474    	; 0x248 <__bad_interrupt>
  6e:	00 00       	nop
  70:	eb c0       	rjmp	.+470    	; 0x248 <__bad_interrupt>
  72:	00 00       	nop
  74:	e9 c0       	rjmp	.+466    	; 0x248 <__bad_interrupt>
  76:	00 00       	nop
  78:	e7 c0       	rjmp	.+462    	; 0x248 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	e5 c0       	rjmp	.+458    	; 0x248 <__bad_interrupt>
  7e:	00 00       	nop
  80:	e3 c0       	rjmp	.+454    	; 0x248 <__bad_interrupt>
  82:	00 00       	nop
  84:	e1 c0       	rjmp	.+450    	; 0x248 <__bad_interrupt>
  86:	00 00       	nop
  88:	df c0       	rjmp	.+446    	; 0x248 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	dd c0       	rjmp	.+442    	; 0x248 <__bad_interrupt>
  8e:	00 00       	nop
  90:	db c0       	rjmp	.+438    	; 0x248 <__bad_interrupt>
  92:	00 00       	nop
  94:	d9 c0       	rjmp	.+434    	; 0x248 <__bad_interrupt>
  96:	00 00       	nop
  98:	d7 c0       	rjmp	.+430    	; 0x248 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	d5 c0       	rjmp	.+426    	; 0x248 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	d3 c0       	rjmp	.+422    	; 0x248 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	d1 c0       	rjmp	.+418    	; 0x248 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	cf c0       	rjmp	.+414    	; 0x248 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	cd c0       	rjmp	.+410    	; 0x248 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	cb c0       	rjmp	.+406    	; 0x248 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	c9 c0       	rjmp	.+402    	; 0x248 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	c7 c0       	rjmp	.+398    	; 0x248 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	c5 c0       	rjmp	.+394    	; 0x248 <__bad_interrupt>
  be:	00 00       	nop
  c0:	c3 c0       	rjmp	.+390    	; 0x248 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	c1 c0       	rjmp	.+386    	; 0x248 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	bf c0       	rjmp	.+382    	; 0x248 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	bd c0       	rjmp	.+378    	; 0x248 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	bb c0       	rjmp	.+374    	; 0x248 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	b9 c0       	rjmp	.+370    	; 0x248 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	b7 c0       	rjmp	.+366    	; 0x248 <__bad_interrupt>
  da:	00 00       	nop
  dc:	b5 c0       	rjmp	.+362    	; 0x248 <__bad_interrupt>
  de:	00 00       	nop
  e0:	b3 c0       	rjmp	.+358    	; 0x248 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	b1 c0       	rjmp	.+354    	; 0x248 <__bad_interrupt>
  e6:	00 00       	nop
  e8:	64 c2       	rjmp	.+1224   	; 0x5b2 <__vector_58>
  ea:	00 00       	nop
  ec:	8b c2       	rjmp	.+1302   	; 0x604 <__vector_59>
  ee:	00 00       	nop
  f0:	ab c0       	rjmp	.+342    	; 0x248 <__bad_interrupt>
  f2:	00 00       	nop
  f4:	b0 c2       	rjmp	.+1376   	; 0x656 <__vector_61>
  f6:	00 00       	nop
  f8:	d7 c2       	rjmp	.+1454   	; 0x6a8 <__vector_62>
  fa:	00 00       	nop
  fc:	a5 c0       	rjmp	.+330    	; 0x248 <__bad_interrupt>
  fe:	00 00       	nop
 100:	a3 c0       	rjmp	.+326    	; 0x248 <__bad_interrupt>
 102:	00 00       	nop
 104:	a1 c0       	rjmp	.+322    	; 0x248 <__bad_interrupt>
 106:	00 00       	nop
 108:	9f c0       	rjmp	.+318    	; 0x248 <__bad_interrupt>
 10a:	00 00       	nop
 10c:	9d c0       	rjmp	.+314    	; 0x248 <__bad_interrupt>
 10e:	00 00       	nop
 110:	9b c0       	rjmp	.+310    	; 0x248 <__bad_interrupt>
 112:	00 00       	nop
 114:	99 c0       	rjmp	.+306    	; 0x248 <__bad_interrupt>
 116:	00 00       	nop
 118:	97 c0       	rjmp	.+302    	; 0x248 <__bad_interrupt>
 11a:	00 00       	nop
 11c:	95 c0       	rjmp	.+298    	; 0x248 <__bad_interrupt>
 11e:	00 00       	nop
 120:	93 c0       	rjmp	.+294    	; 0x248 <__bad_interrupt>
 122:	00 00       	nop
 124:	91 c0       	rjmp	.+290    	; 0x248 <__bad_interrupt>
 126:	00 00       	nop
 128:	8f c0       	rjmp	.+286    	; 0x248 <__bad_interrupt>
 12a:	00 00       	nop
 12c:	8d c0       	rjmp	.+282    	; 0x248 <__bad_interrupt>
 12e:	00 00       	nop
 130:	8b c0       	rjmp	.+278    	; 0x248 <__bad_interrupt>
 132:	00 00       	nop
 134:	89 c0       	rjmp	.+274    	; 0x248 <__bad_interrupt>
 136:	00 00       	nop
 138:	87 c0       	rjmp	.+270    	; 0x248 <__bad_interrupt>
 13a:	00 00       	nop
 13c:	85 c0       	rjmp	.+266    	; 0x248 <__bad_interrupt>
 13e:	00 00       	nop
 140:	83 c0       	rjmp	.+262    	; 0x248 <__bad_interrupt>
 142:	00 00       	nop
 144:	81 c0       	rjmp	.+258    	; 0x248 <__bad_interrupt>
 146:	00 00       	nop
 148:	7f c0       	rjmp	.+254    	; 0x248 <__bad_interrupt>
 14a:	00 00       	nop
 14c:	7d c0       	rjmp	.+250    	; 0x248 <__bad_interrupt>
 14e:	00 00       	nop
 150:	7b c0       	rjmp	.+246    	; 0x248 <__bad_interrupt>
 152:	00 00       	nop
 154:	79 c0       	rjmp	.+242    	; 0x248 <__bad_interrupt>
 156:	00 00       	nop
 158:	77 c0       	rjmp	.+238    	; 0x248 <__bad_interrupt>
 15a:	00 00       	nop
 15c:	75 c0       	rjmp	.+234    	; 0x248 <__bad_interrupt>
 15e:	00 00       	nop
 160:	70 c3       	rjmp	.+1760   	; 0x842 <__vector_88>
 162:	00 00       	nop
 164:	97 c3       	rjmp	.+1838   	; 0x894 <__vector_89>
 166:	00 00       	nop
 168:	6f c0       	rjmp	.+222    	; 0x248 <__bad_interrupt>
 16a:	00 00       	nop
 16c:	18 c3       	rjmp	.+1584   	; 0x79e <__vector_91>
 16e:	00 00       	nop
 170:	3f c3       	rjmp	.+1662   	; 0x7f0 <__vector_92>
 172:	00 00       	nop
 174:	69 c0       	rjmp	.+210    	; 0x248 <__bad_interrupt>
 176:	00 00       	nop
 178:	67 c0       	rjmp	.+206    	; 0x248 <__bad_interrupt>
 17a:	00 00       	nop
 17c:	65 c0       	rjmp	.+202    	; 0x248 <__bad_interrupt>
 17e:	00 00       	nop
 180:	63 c0       	rjmp	.+198    	; 0x248 <__bad_interrupt>
 182:	00 00       	nop
 184:	61 c0       	rjmp	.+194    	; 0x248 <__bad_interrupt>
 186:	00 00       	nop
 188:	5f c0       	rjmp	.+190    	; 0x248 <__bad_interrupt>
 18a:	00 00       	nop
 18c:	5d c0       	rjmp	.+186    	; 0x248 <__bad_interrupt>
 18e:	00 00       	nop
 190:	5b c0       	rjmp	.+182    	; 0x248 <__bad_interrupt>
 192:	00 00       	nop
 194:	59 c0       	rjmp	.+178    	; 0x248 <__bad_interrupt>
 196:	00 00       	nop
 198:	57 c0       	rjmp	.+174    	; 0x248 <__bad_interrupt>
 19a:	00 00       	nop
 19c:	55 c0       	rjmp	.+170    	; 0x248 <__bad_interrupt>
 19e:	00 00       	nop
 1a0:	53 c0       	rjmp	.+166    	; 0x248 <__bad_interrupt>
 1a2:	00 00       	nop
 1a4:	51 c0       	rjmp	.+162    	; 0x248 <__bad_interrupt>
 1a6:	00 00       	nop
 1a8:	4f c0       	rjmp	.+158    	; 0x248 <__bad_interrupt>
 1aa:	00 00       	nop
 1ac:	4d c0       	rjmp	.+154    	; 0x248 <__bad_interrupt>
 1ae:	00 00       	nop
 1b0:	4b c0       	rjmp	.+150    	; 0x248 <__bad_interrupt>
 1b2:	00 00       	nop
 1b4:	49 c0       	rjmp	.+146    	; 0x248 <__bad_interrupt>
 1b6:	00 00       	nop
 1b8:	47 c0       	rjmp	.+142    	; 0x248 <__bad_interrupt>
 1ba:	00 00       	nop
 1bc:	45 c0       	rjmp	.+138    	; 0x248 <__bad_interrupt>
 1be:	00 00       	nop
 1c0:	43 c0       	rjmp	.+134    	; 0x248 <__bad_interrupt>
 1c2:	00 00       	nop
 1c4:	41 c0       	rjmp	.+130    	; 0x248 <__bad_interrupt>
 1c6:	00 00       	nop
 1c8:	3f c0       	rjmp	.+126    	; 0x248 <__bad_interrupt>
 1ca:	00 00       	nop
 1cc:	3d c0       	rjmp	.+122    	; 0x248 <__bad_interrupt>
 1ce:	00 00       	nop
 1d0:	3b c0       	rjmp	.+118    	; 0x248 <__bad_interrupt>
 1d2:	00 00       	nop
 1d4:	39 c0       	rjmp	.+114    	; 0x248 <__bad_interrupt>
 1d6:	00 00       	nop
 1d8:	37 c0       	rjmp	.+110    	; 0x248 <__bad_interrupt>
 1da:	00 00       	nop
 1dc:	8e c2       	rjmp	.+1308   	; 0x6fa <__vector_119>
 1de:	00 00       	nop
 1e0:	b5 c2       	rjmp	.+1386   	; 0x74c <__vector_120>
 1e2:	00 00       	nop
 1e4:	31 c0       	rjmp	.+98     	; 0x248 <__bad_interrupt>
 1e6:	00 00       	nop
 1e8:	2f c0       	rjmp	.+94     	; 0x248 <__bad_interrupt>
 1ea:	00 00       	nop
 1ec:	2d c0       	rjmp	.+90     	; 0x248 <__bad_interrupt>
 1ee:	00 00       	nop
 1f0:	2b c0       	rjmp	.+86     	; 0x248 <__bad_interrupt>
 1f2:	00 00       	nop
 1f4:	29 c0       	rjmp	.+82     	; 0x248 <__bad_interrupt>
 1f6:	00 00       	nop
 1f8:	27 c0       	rjmp	.+78     	; 0x248 <__bad_interrupt>
 1fa:	00 00       	nop
 1fc:	05 05       	cpc	r16, r5
 1fe:	1f 05       	cpc	r17, r15
 200:	12 05       	cpc	r17, r2
 202:	2c 05       	cpc	r18, r12
 204:	39 05       	cpc	r19, r9
 206:	46 05       	cpc	r20, r6
 208:	53 05       	cpc	r21, r3

0000020a <__ctors_end>:
 20a:	11 24       	eor	r1, r1
 20c:	1f be       	out	0x3f, r1	; 63
 20e:	cf ef       	ldi	r28, 0xFF	; 255
 210:	cd bf       	out	0x3d, r28	; 61
 212:	df e3       	ldi	r29, 0x3F	; 63
 214:	de bf       	out	0x3e, r29	; 62
 216:	00 e0       	ldi	r16, 0x00	; 0
 218:	0c bf       	out	0x3c, r16	; 60

0000021a <__do_copy_data>:
 21a:	10 e2       	ldi	r17, 0x20	; 32
 21c:	a0 e0       	ldi	r26, 0x00	; 0
 21e:	b0 e2       	ldi	r27, 0x20	; 32
 220:	ee ed       	ldi	r30, 0xDE	; 222
 222:	fb e0       	ldi	r31, 0x0B	; 11
 224:	00 e0       	ldi	r16, 0x00	; 0
 226:	0b bf       	out	0x3b, r16	; 59
 228:	02 c0       	rjmp	.+4      	; 0x22e <__do_copy_data+0x14>
 22a:	07 90       	elpm	r0, Z+
 22c:	0d 92       	st	X+, r0
 22e:	a4 32       	cpi	r26, 0x24	; 36
 230:	b1 07       	cpc	r27, r17
 232:	d9 f7       	brne	.-10     	; 0x22a <__do_copy_data+0x10>

00000234 <__do_clear_bss>:
 234:	20 e2       	ldi	r18, 0x20	; 32
 236:	a4 e2       	ldi	r26, 0x24	; 36
 238:	b0 e2       	ldi	r27, 0x20	; 32
 23a:	01 c0       	rjmp	.+2      	; 0x23e <.do_clear_bss_start>

0000023c <.do_clear_bss_loop>:
 23c:	1d 92       	st	X+, r1

0000023e <.do_clear_bss_start>:
 23e:	a3 39       	cpi	r26, 0x93	; 147
 240:	b2 07       	cpc	r27, r18
 242:	e1 f7       	brne	.-8      	; 0x23c <.do_clear_bss_loop>
 244:	fd d0       	rcall	.+506    	; 0x440 <main>
 246:	c9 c4       	rjmp	.+2450   	; 0xbda <_exit>

00000248 <__bad_interrupt>:
 248:	db ce       	rjmp	.-586    	; 0x0 <__vectors>

0000024a <_Z7armMainv>:
Usage Notes:
This function exists inside a while(1) so it will loop itself forever

*/
void armMain(){
	MD1_DIR_SET();
 24a:	e0 e8       	ldi	r30, 0x80	; 128
 24c:	f6 e0       	ldi	r31, 0x06	; 6
 24e:	80 e8       	ldi	r24, 0x80	; 128
 250:	85 83       	std	Z+5, r24	; 0x05
	MD1_STEP_CLR();
 252:	80 e1       	ldi	r24, 0x10	; 16
 254:	86 83       	std	Z+6, r24	; 0x06
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 256:	2f ef       	ldi	r18, 0xFF	; 255
 258:	39 ef       	ldi	r19, 0xF9	; 249
 25a:	90 e0       	ldi	r25, 0x00	; 0
 25c:	21 50       	subi	r18, 0x01	; 1
 25e:	30 40       	sbci	r19, 0x00	; 0
 260:	90 40       	sbci	r25, 0x00	; 0
 262:	e1 f7       	brne	.-8      	; 0x25c <_Z7armMainv+0x12>
 264:	00 c0       	rjmp	.+0      	; 0x266 <_Z7armMainv+0x1c>
 266:	00 00       	nop
	
	while (1) {  //Main executing loop
		
		_delay_ms(10);
		
		MD1_STEP_SET();
 268:	85 83       	std	Z+5, r24	; 0x05
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 26a:	25 ed       	ldi	r18, 0xD5	; 213
 26c:	2a 95       	dec	r18
 26e:	f1 f7       	brne	.-4      	; 0x26c <_Z7armMainv+0x22>
 270:	00 00       	nop
		_delay_us(20);
		MD1_STEP_CLR();
 272:	86 83       	std	Z+6, r24	; 0x06
 274:	f0 cf       	rjmp	.-32     	; 0x256 <_Z7armMainv+0xc>

00000276 <_Z11armGPIOInitv>:
	}
}

void armGPIOInit(){
	//Stepper Driver 1
	PORTE.DIRSET = (PIN4_bm); //Step Pin
 276:	e0 e8       	ldi	r30, 0x80	; 128
 278:	f6 e0       	ldi	r31, 0x06	; 6
 27a:	80 e1       	ldi	r24, 0x10	; 16
 27c:	81 83       	std	Z+1, r24	; 0x01
	PORTE.DIRSET = (PIN7_bm); //Dir Pin
 27e:	80 e8       	ldi	r24, 0x80	; 128
 280:	81 83       	std	Z+1, r24	; 0x01
	PORTE.DIRSET = (PIN5_bm); //nEN Pin
 282:	80 e2       	ldi	r24, 0x20	; 32
 284:	81 83       	std	Z+1, r24	; 0x01
 286:	08 95       	ret

00000288 <_Z7armInitv>:
}


void armInit(){
	armGPIOInit();
 288:	f6 df       	rcall	.-20     	; 0x276 <_Z11armGPIOInitv>
	MD1_nEN_CLR();
 28a:	80 e2       	ldi	r24, 0x20	; 32
 28c:	e0 e8       	ldi	r30, 0x80	; 128
 28e:	f6 e0       	ldi	r31, 0x06	; 6
 290:	86 83       	std	Z+6, r24	; 0x06
 292:	08 95       	ret

00000294 <__vector_20>:

/*
Description: General-Purpose debug function. No designated function, available 
for all who program the board.
*/
void debugMain(){
 294:	1f 92       	push	r1
 296:	0f 92       	push	r0
 298:	0f b6       	in	r0, 0x3f	; 63
 29a:	0f 92       	push	r0
 29c:	11 24       	eor	r1, r1
 29e:	0b b6       	in	r0, 0x3b	; 59
 2a0:	0f 92       	push	r0
 2a2:	8f 93       	push	r24
 2a4:	ef 93       	push	r30
 2a6:	ff 93       	push	r31
 2a8:	81 e0       	ldi	r24, 0x01	; 1
 2aa:	e0 e4       	ldi	r30, 0x40	; 64
 2ac:	f8 e0       	ldi	r31, 0x08	; 8
 2ae:	84 87       	std	Z+12, r24	; 0x0c
 2b0:	ff 91       	pop	r31
 2b2:	ef 91       	pop	r30
 2b4:	8f 91       	pop	r24
 2b6:	0f 90       	pop	r0
 2b8:	0b be       	out	0x3b, r0	; 59
 2ba:	0f 90       	pop	r0
 2bc:	0f be       	out	0x3f, r0	; 63
 2be:	0f 90       	pop	r0
 2c0:	1f 90       	pop	r1
 2c2:	18 95       	reti

000002c4 <__vector_14>:
 2c4:	1f 92       	push	r1
 2c6:	0f 92       	push	r0
 2c8:	0f b6       	in	r0, 0x3f	; 63
 2ca:	0f 92       	push	r0
 2cc:	11 24       	eor	r1, r1
 2ce:	0b b6       	in	r0, 0x3b	; 59
 2d0:	0f 92       	push	r0
 2d2:	8f 93       	push	r24
 2d4:	ef 93       	push	r30
 2d6:	ff 93       	push	r31
 2d8:	81 e0       	ldi	r24, 0x01	; 1
 2da:	e0 e0       	ldi	r30, 0x00	; 0
 2dc:	f8 e0       	ldi	r31, 0x08	; 8
 2de:	84 87       	std	Z+12, r24	; 0x0c
 2e0:	ff 91       	pop	r31
 2e2:	ef 91       	pop	r30
 2e4:	8f 91       	pop	r24
 2e6:	0f 90       	pop	r0
 2e8:	0b be       	out	0x3b, r0	; 59
 2ea:	0f 90       	pop	r0
 2ec:	0f be       	out	0x3f, r0	; 63
 2ee:	0f 90       	pop	r0
 2f0:	1f 90       	pop	r1
 2f2:	18 95       	reti

000002f4 <__vector_26>:
 2f4:	1f 92       	push	r1
 2f6:	0f 92       	push	r0
 2f8:	0f b6       	in	r0, 0x3f	; 63
 2fa:	0f 92       	push	r0
 2fc:	11 24       	eor	r1, r1
 2fe:	0b b6       	in	r0, 0x3b	; 59
 300:	0f 92       	push	r0
 302:	2f 93       	push	r18
 304:	3f 93       	push	r19
 306:	4f 93       	push	r20
 308:	5f 93       	push	r21
 30a:	6f 93       	push	r22
 30c:	7f 93       	push	r23
 30e:	8f 93       	push	r24
 310:	9f 93       	push	r25
 312:	af 93       	push	r26
 314:	bf 93       	push	r27
 316:	ef 93       	push	r30
 318:	ff 93       	push	r31
 31a:	89 e2       	ldi	r24, 0x29	; 41
 31c:	90 e2       	ldi	r25, 0x20	; 32
 31e:	52 d3       	rcall	.+1700   	; 0x9c4 <USART_DataRegEmpty>
 320:	ff 91       	pop	r31
 322:	ef 91       	pop	r30
 324:	bf 91       	pop	r27
 326:	af 91       	pop	r26
 328:	9f 91       	pop	r25
 32a:	8f 91       	pop	r24
 32c:	7f 91       	pop	r23
 32e:	6f 91       	pop	r22
 330:	5f 91       	pop	r21
 332:	4f 91       	pop	r20
 334:	3f 91       	pop	r19
 336:	2f 91       	pop	r18
 338:	0f 90       	pop	r0
 33a:	0b be       	out	0x3b, r0	; 59
 33c:	0f 90       	pop	r0
 33e:	0f be       	out	0x3f, r0	; 63
 340:	0f 90       	pop	r0
 342:	1f 90       	pop	r1
 344:	18 95       	reti

00000346 <_Z9uart_initv>:



//Inits the UART for the board
void uart_init(void){
	PORTC.DIRSET = PIN3_bm;																			//Sets TX Pin as output
 346:	e0 e4       	ldi	r30, 0x40	; 64
 348:	f6 e0       	ldi	r31, 0x06	; 6
 34a:	88 e0       	ldi	r24, 0x08	; 8
 34c:	81 83       	std	Z+1, r24	; 0x01
	PORTC.DIRCLR = PIN2_bm;																			//Sets RX pin as input
 34e:	84 e0       	ldi	r24, 0x04	; 4
 350:	82 83       	std	Z+2, r24	; 0x02
	
	USART_InterruptDriver_Initialize(&USART_PC_Data, &USARTC0, USART_DREINTLVL_LO_gc);				//Initialize USARTC0 as interrupt driven serial and clear it's buffers
 352:	41 e0       	ldi	r20, 0x01	; 1
 354:	60 ea       	ldi	r22, 0xA0	; 160
 356:	78 e0       	ldi	r23, 0x08	; 8
 358:	89 e2       	ldi	r24, 0x29	; 41
 35a:	90 e2       	ldi	r25, 0x20	; 32
 35c:	01 d3       	rcall	.+1538   	; 0x960 <USART_InterruptDriver_Initialize>
	USART_Format_Set(USART_PC_Data.usart, USART_CHSIZE_8BIT_gc, USART_PMODE_DISABLED_gc, false);	//Set the data format of 8 bits, no parity, 1 stop bit
 35e:	e0 91 29 20 	lds	r30, 0x2029
 362:	f0 91 2a 20 	lds	r31, 0x202A
 366:	83 e0       	ldi	r24, 0x03	; 3
 368:	85 83       	std	Z+5, r24	; 0x05
	USART_RxdInterruptLevel_Set(USART_PC_Data.usart, USART_RXCINTLVL_LO_gc);						//Enable the receive interrupt
 36a:	83 81       	ldd	r24, Z+3	; 0x03
 36c:	8f 7c       	andi	r24, 0xCF	; 207
 36e:	80 61       	ori	r24, 0x10	; 16
 370:	83 83       	std	Z+3, r24	; 0x03
	USART_Baudrate_Set(&USARTC0, 207 , 0);															//Set baudrate to 9600 with 32Mhz system clock
 372:	a0 ea       	ldi	r26, 0xA0	; 160
 374:	b8 e0       	ldi	r27, 0x08	; 8
 376:	8f ec       	ldi	r24, 0xCF	; 207
 378:	16 96       	adiw	r26, 0x06	; 6
 37a:	8c 93       	st	X, r24
 37c:	16 97       	sbiw	r26, 0x06	; 6
 37e:	17 96       	adiw	r26, 0x07	; 7
 380:	1c 92       	st	X, r1
	USART_Rx_Enable(USART_PC_Data.usart);															//Enable receiving over serial
 382:	84 81       	ldd	r24, Z+4	; 0x04
 384:	80 61       	ori	r24, 0x10	; 16
 386:	84 83       	std	Z+4, r24	; 0x04
	USART_Tx_Enable(USART_PC_Data.usart);															//Enable transmitting over serial
 388:	84 81       	ldd	r24, Z+4	; 0x04
 38a:	88 60       	ori	r24, 0x08	; 8
 38c:	84 83       	std	Z+4, r24	; 0x04
	PMIC.CTRL |= PMIC_LOLVLEX_bm;
 38e:	e0 ea       	ldi	r30, 0xA0	; 160
 390:	f0 e0       	ldi	r31, 0x00	; 0
 392:	82 81       	ldd	r24, Z+2	; 0x02
 394:	81 60       	ori	r24, 0x01	; 1
 396:	82 83       	std	Z+2, r24	; 0x02
 398:	08 95       	ret

0000039a <_Z10timer_initv>:
}

//Initializes timers
void timer_init(void){
	TCC0.PER = 100;	//period for PWM
 39a:	e0 e0       	ldi	r30, 0x00	; 0
 39c:	f8 e0       	ldi	r31, 0x08	; 8
 39e:	24 e6       	ldi	r18, 0x64	; 100
 3a0:	30 e0       	ldi	r19, 0x00	; 0
 3a2:	26 a3       	std	Z+38, r18	; 0x26
 3a4:	37 a3       	std	Z+39, r19	; 0x27
	TCC0.CTRLA = TC_CLKSEL_DIV256_gc; //sets the PWM base frequency by 2000000/256
 3a6:	66 e0       	ldi	r22, 0x06	; 6
 3a8:	60 83       	st	Z, r22
	TCC0.CTRLB = TC_WGMODE_SINGLESLOPE_gc; //sets the wave generation mode to single slope
 3aa:	53 e0       	ldi	r21, 0x03	; 3
 3ac:	51 83       	std	Z+1, r21	; 0x01
	TCC0.CTRLB |= (0b00110000); //output pins on red and blue LED
 3ae:	81 81       	ldd	r24, Z+1	; 0x01
 3b0:	80 63       	ori	r24, 0x30	; 48
 3b2:	81 83       	std	Z+1, r24	; 0x01
	TCC0.INTCTRLA = TC_OVFINTLVL_LO_gc; //interrupt register
 3b4:	41 e0       	ldi	r20, 0x01	; 1
 3b6:	46 83       	std	Z+6, r20	; 0x06
	TCC0.CCB = 10; 
 3b8:	8a e0       	ldi	r24, 0x0A	; 10
 3ba:	90 e0       	ldi	r25, 0x00	; 0
 3bc:	82 a7       	std	Z+42, r24	; 0x2a
 3be:	93 a7       	std	Z+43, r25	; 0x2b
	TCC0.CCA = 50; 
 3c0:	82 e3       	ldi	r24, 0x32	; 50
 3c2:	90 e0       	ldi	r25, 0x00	; 0
 3c4:	80 a7       	std	Z+40, r24	; 0x28
 3c6:	91 a7       	std	Z+41, r25	; 0x29
	
	TCC1.PER = 100;
 3c8:	e0 e4       	ldi	r30, 0x40	; 64
 3ca:	f8 e0       	ldi	r31, 0x08	; 8
 3cc:	26 a3       	std	Z+38, r18	; 0x26
 3ce:	37 a3       	std	Z+39, r19	; 0x27
	TCC1.CTRLA = TC_CLKSEL_DIV256_gc;
 3d0:	60 83       	st	Z, r22
	TCC1.CTRLB = TC_WGMODE_SINGLESLOPE_gc;
 3d2:	51 83       	std	Z+1, r21	; 0x01
	TCC1.CTRLB |= (0b00010000); //output pins on green LED
 3d4:	21 81       	ldd	r18, Z+1	; 0x01
 3d6:	20 61       	ori	r18, 0x10	; 16
 3d8:	21 83       	std	Z+1, r18	; 0x01
	TCC1.INTCTRLA = TC_OVFINTLVL_LO_gc;
 3da:	46 83       	std	Z+6, r20	; 0x06
	TCC1.CCA = 50;
 3dc:	80 a7       	std	Z+40, r24	; 0x28
 3de:	91 a7       	std	Z+41, r25	; 0x29
 3e0:	08 95       	ret

000003e2 <_Z12SendStringPCPc>:
}

//Sends a string to the computer
void SendStringPC(char *stufftosend){
	for(int i = 0 ; stufftosend[i] != '\0' ; i++){
 3e2:	fc 01       	movw	r30, r24
 3e4:	20 81       	ld	r18, Z
 3e6:	22 23       	and	r18, r18
 3e8:	59 f0       	breq	.+22     	; 0x400 <_Z12SendStringPCPc+0x1e>
 3ea:	dc 01       	movw	r26, r24
 3ec:	11 96       	adiw	r26, 0x01	; 1
		while(!USART_IsTXDataRegisterEmpty(&USARTC0));
 3ee:	e0 ea       	ldi	r30, 0xA0	; 160
 3f0:	f8 e0       	ldi	r31, 0x08	; 8
 3f2:	81 81       	ldd	r24, Z+1	; 0x01
 3f4:	85 ff       	sbrs	r24, 5
 3f6:	fd cf       	rjmp	.-6      	; 0x3f2 <_Z12SendStringPCPc+0x10>
		USART_PutChar(&USARTC0, stufftosend[i]);
 3f8:	20 83       	st	Z, r18
	TCC1.CCA = 50;
}

//Sends a string to the computer
void SendStringPC(char *stufftosend){
	for(int i = 0 ; stufftosend[i] != '\0' ; i++){
 3fa:	2d 91       	ld	r18, X+
 3fc:	21 11       	cpse	r18, r1
 3fe:	f9 cf       	rjmp	.-14     	; 0x3f2 <_Z12SendStringPCPc+0x10>
 400:	08 95       	ret

00000402 <_Z23SetXMEGA32MhzCalibratedv>:
	*/
	
	int temp = 0;																			//Temporary variable for helping avoid 4 clock cycle limitation when updating secure registers
	
	//Enable external 8MHz oscillator
	OSC.XOSCCTRL = (OSC_FRQRANGE_12TO16_gc | OSC_XOSCSEL_XTAL_16KCLK_gc);
 402:	e0 e5       	ldi	r30, 0x50	; 80
 404:	f0 e0       	ldi	r31, 0x00	; 0
 406:	8b ec       	ldi	r24, 0xCB	; 203
 408:	82 83       	std	Z+2, r24	; 0x02
	//OSC.XOSCCTRL = (OSC_FRQRANGE_2TO9_gc | OSC_XOSCSEL_XTAL_16KCLK_gc);						//Set external oscillator to be between 2 and 9 MHz and select it
	OSC.CTRL |= OSC_XOSCEN_bm;																//Enable the external oscillator
 40a:	80 81       	ld	r24, Z
 40c:	88 60       	ori	r24, 0x08	; 8
 40e:	80 83       	st	Z, r24
	while(!(OSC.STATUS & OSC_XOSCRDY_bm));									//While the external oscillator is not ready, set the error led																		//Clear the error led if the external oscillator has stabilized
 410:	81 81       	ldd	r24, Z+1	; 0x01
 412:	83 ff       	sbrs	r24, 3
 414:	fd cf       	rjmp	.-6      	; 0x410 <_Z23SetXMEGA32MhzCalibratedv+0xe>
	
	//Enable phase locked loop to multiply external oscillator by 4 to get 32MHz
	temp = ((OSC_PLLSRC_XOSC_gc & OSC_PLLSRC_gm) | (OSC_PLLFAC_gm & 2));				//Set the external oscillator as the clock source for the pll and set to multiply by 4
	CCP = CCP_IOREG_gc;																		//Disable register security so we can update the pll control settings
 416:	88 ed       	ldi	r24, 0xD8	; 216
 418:	84 bf       	out	0x34, r24	; 52
	OSC.PLLCTRL = temp;																		//Write pll control settings to register
 41a:	e0 e5       	ldi	r30, 0x50	; 80
 41c:	f0 e0       	ldi	r31, 0x00	; 0
 41e:	82 ec       	ldi	r24, 0xC2	; 194
 420:	85 83       	std	Z+5, r24	; 0x05
	OSC.CTRL |= OSC_PLLEN_bm;																//Enable the pll
 422:	80 81       	ld	r24, Z
 424:	80 61       	ori	r24, 0x10	; 16
 426:	80 83       	st	Z, r24
	while(!(OSC.STATUS & OSC_PLLRDY_bm));									//While the pll is not ready, set the error led																			//Disable the error led if successfully stabilized
 428:	81 81       	ldd	r24, Z+1	; 0x01
 42a:	84 ff       	sbrs	r24, 4
 42c:	fd cf       	rjmp	.-6      	; 0x428 <_Z23SetXMEGA32MhzCalibratedv+0x26>
	
	//Set system pll clock divisions and set up as source for all system clocks
	temp = ((CLK_PSADIV_gm & CLK_PSADIV_1_gc) | (CLK_PSBCDIV_gm & CLK_PSBCDIV_1_1_gc));		//Set system to use pll divided by 1 (no division)
	CCP = CCP_IOREG_gc;																		//Disable register security so we can update the clock source division setting
 42e:	88 ed       	ldi	r24, 0xD8	; 216
 430:	84 bf       	out	0x34, r24	; 52
	CLK.CTRL = temp;																		//Write division settings to register
 432:	e0 e4       	ldi	r30, 0x40	; 64
 434:	f0 e0       	ldi	r31, 0x00	; 0
 436:	10 82       	st	Z, r1
	
	temp = CLK_SCLKSEL_PLL_gc;																//Set pll as system clock source
	CCP = CCP_IOREG_gc;																		//Disable register security so we can update the system clock
 438:	84 bf       	out	0x34, r24	; 52
	CLK.CTRL = temp;
 43a:	84 e0       	ldi	r24, 0x04	; 4
 43c:	80 83       	st	Z, r24
 43e:	08 95       	ret

00000440 <main>:
			- Launch the 'main' function associated with the board
				-INFINITE LOOP

*/
int main(void)
{
 440:	cf 93       	push	r28
 442:	df 93       	push	r29
 444:	cd b7       	in	r28, 0x3d	; 61
 446:	de b7       	in	r29, 0x3e	; 62
 448:	2b 97       	sbiw	r28, 0x0b	; 11
 44a:	cd bf       	out	0x3d, r28	; 61
 44c:	de bf       	out	0x3e, r29	; 62
	SetXMEGA32MhzCalibrated();
 44e:	d9 df       	rcall	.-78     	; 0x402 <_Z23SetXMEGA32MhzCalibratedv>
	//Main's Variable Declarations
	char XmegaIDStr[11];
	//XMEGAID CurrentID;
		
	//Initialization Code
	uart_init();
 450:	7a df       	rcall	.-268    	; 0x346 <_Z9uart_initv>
	initializeIO();
 452:	47 d3       	rcall	.+1678   	; 0xae2 <_Z12initializeIOv>
	determineID(XmegaIDStr, CurrentID);
 454:	67 e2       	ldi	r22, 0x27	; 39
 456:	70 e2       	ldi	r23, 0x20	; 32
 458:	ce 01       	movw	r24, r28
 45a:	01 96       	adiw	r24, 0x01	; 1
 45c:	4e d3       	rcall	.+1692   	; 0xafa <_Z11determineIDPcR7XMEGAID>
	timer_init();  //Initialize Timers
 45e:	9d df       	rcall	.-198    	; 0x39a <_Z10timer_initv>
	sei(); //Enable interrupts
 460:	78 94       	sei
	
	initializePacketProcessing(); //Needs to be ran _after_ determineID()
 462:	93 d0       	rcall	.+294    	; 0x58a <_Z26initializePacketProcessingv>
	processPackets = false;       //Not ready to receive packets just yet
 464:	10 92 28 20 	sts	0x2028, r1
				RGBSetColor(YELLOW);
				char recieveChar;
				if(USART_RXBufferData_Available(&USART_PC_Data)){
					recieveChar = USART_RXBuffer_GetByte(&USART_PC_Data);  //Read character off of buffer
					if (recieveChar == 'r'){
						CurrentState = MainProgram;
 468:	02 e0       	ldi	r16, 0x02	; 2
				RGBSetColor(RED);
				if(USART_RXBufferData_Available(&USART_PC_Data)){
					recieveChar = USART_RXBuffer_GetByte(&USART_PC_Data);  //Read character off of buffer
					if (recieveChar == 'p'){
						SendStringPC(XmegaIDStr); //Identify itself
						CurrentState = WaitForReady;
 46a:	11 e0       	ldi	r17, 0x01	; 1
	//PMIC.CTRL |= PMIC_LOLVLEN_bm;   //draws current for ?

    while(1)
    { 
		
		switch (CurrentState){
 46c:	90 91 24 20 	lds	r25, 0x2024
 470:	91 30       	cpi	r25, 0x01	; 1
 472:	c1 f0       	breq	.+48     	; 0x4a4 <main+0x64>
 474:	18 f0       	brcs	.+6      	; 0x47c <main+0x3c>
 476:	92 30       	cpi	r25, 0x02	; 2
 478:	21 f1       	breq	.+72     	; 0x4c2 <main+0x82>
 47a:	fa cf       	rjmp	.-12     	; 0x470 <main+0x30>
			case WaitForPing:
				RGBSetColor(RED);
 47c:	80 e0       	ldi	r24, 0x00	; 0
 47e:	bc d2       	rcall	.+1400   	; 0x9f8 <_Z11RGBSetColor9RGBColors>
				if(USART_RXBufferData_Available(&USART_PC_Data)){
 480:	89 e2       	ldi	r24, 0x29	; 41
 482:	90 e2       	ldi	r25, 0x20	; 32
 484:	76 d2       	rcall	.+1260   	; 0x972 <USART_RXBufferData_Available>
 486:	88 23       	and	r24, r24
 488:	89 f3       	breq	.-30     	; 0x46c <main+0x2c>
					recieveChar = USART_RXBuffer_GetByte(&USART_PC_Data);  //Read character off of buffer
 48a:	89 e2       	ldi	r24, 0x29	; 41
 48c:	90 e2       	ldi	r25, 0x20	; 32
 48e:	79 d2       	rcall	.+1266   	; 0x982 <USART_RXBuffer_GetByte>
 490:	80 93 25 20 	sts	0x2025, r24
					if (recieveChar == 'p'){
 494:	80 37       	cpi	r24, 0x70	; 112
 496:	51 f7       	brne	.-44     	; 0x46c <main+0x2c>
						SendStringPC(XmegaIDStr); //Identify itself
 498:	ce 01       	movw	r24, r28
 49a:	01 96       	adiw	r24, 0x01	; 1
 49c:	a2 df       	rcall	.-188    	; 0x3e2 <_Z12SendStringPCPc>
						CurrentState = WaitForReady;
 49e:	10 93 24 20 	sts	0x2024, r17
 4a2:	e4 cf       	rjmp	.-56     	; 0x46c <main+0x2c>
					}
					//else, do nothing and wait for more chars
				}
				break;
			case WaitForReady:
				RGBSetColor(YELLOW);
 4a4:	84 e0       	ldi	r24, 0x04	; 4
 4a6:	a8 d2       	rcall	.+1360   	; 0x9f8 <_Z11RGBSetColor9RGBColors>
				char recieveChar;
				if(USART_RXBufferData_Available(&USART_PC_Data)){
 4a8:	89 e2       	ldi	r24, 0x29	; 41
 4aa:	90 e2       	ldi	r25, 0x20	; 32
 4ac:	62 d2       	rcall	.+1220   	; 0x972 <USART_RXBufferData_Available>
 4ae:	88 23       	and	r24, r24
 4b0:	e9 f2       	breq	.-70     	; 0x46c <main+0x2c>
					recieveChar = USART_RXBuffer_GetByte(&USART_PC_Data);  //Read character off of buffer
 4b2:	89 e2       	ldi	r24, 0x29	; 41
 4b4:	90 e2       	ldi	r25, 0x20	; 32
 4b6:	65 d2       	rcall	.+1226   	; 0x982 <USART_RXBuffer_GetByte>
					if (recieveChar == 'r'){
 4b8:	82 37       	cpi	r24, 0x72	; 114
 4ba:	c1 f6       	brne	.-80     	; 0x46c <main+0x2c>
						CurrentState = MainProgram;
 4bc:	00 93 24 20 	sts	0x2024, r16
 4c0:	d5 cf       	rjmp	.-86     	; 0x46c <main+0x2c>
					}
					//else, do nothing and wait for more chars
				}
				break;
			case MainProgram:
				RGBSetColor(GREEN);
 4c2:	81 2f       	mov	r24, r17
 4c4:	99 d2       	rcall	.+1330   	; 0x9f8 <_Z11RGBSetColor9RGBColors>
				processPackets = true;
 4c6:	10 93 28 20 	sts	0x2028, r17
				switch (CurrentID) {
 4ca:	90 91 27 20 	lds	r25, 0x2027
 4ce:	91 30       	cpi	r25, 0x01	; 1
 4d0:	49 f0       	breq	.+18     	; 0x4e4 <main+0xa4>
 4d2:	28 f0       	brcs	.+10     	; 0x4de <main+0x9e>
 4d4:	92 30       	cpi	r25, 0x02	; 2
 4d6:	49 f0       	breq	.+18     	; 0x4ea <main+0xaa>
 4d8:	93 30       	cpi	r25, 0x03	; 3
 4da:	51 f0       	breq	.+20     	; 0x4f0 <main+0xb0>
 4dc:	c7 cf       	rjmp	.-114    	; 0x46c <main+0x2c>
					case DRIVE:
						driveInit();
 4de:	03 d2       	rcall	.+1030   	; 0x8e6 <_Z9driveInitv>
						while (1) {
							driveMain();
 4e0:	38 d2       	rcall	.+1136   	; 0x952 <_Z9driveMainv>
 4e2:	fe cf       	rjmp	.-4      	; 0x4e0 <main+0xa0>
						}
						break;
					case ARM:
						armInit();
 4e4:	d1 de       	rcall	.-606    	; 0x288 <_Z7armInitv>
						while (1) {
							armMain();
 4e6:	b1 de       	rcall	.-670    	; 0x24a <_Z7armMainv>
 4e8:	fe cf       	rjmp	.-4      	; 0x4e6 <main+0xa6>
						}
						break;
					case RADIO:
						radioInit();
 4ea:	39 d2       	rcall	.+1138   	; 0x95e <_Z9radioInitv>
						while (1) {
							radioMain();
 4ec:	37 d2       	rcall	.+1134   	; 0x95c <_Z9radioMainv>
 4ee:	fe cf       	rjmp	.-4      	; 0x4ec <main+0xac>
 4f0:	ff cf       	rjmp	.-2      	; 0x4f0 <main+0xb0>

000004f2 <__vector_25>:
 */ 

#include "ComputerInterface.h"

//Interrupt when anything is received
ISR(USARTC0_RXC_vect){
 4f2:	1f 92       	push	r1
 4f4:	0f 92       	push	r0
 4f6:	0f b6       	in	r0, 0x3f	; 63
 4f8:	0f 92       	push	r0
 4fa:	11 24       	eor	r1, r1
 4fc:	0b b6       	in	r0, 0x3b	; 59
 4fe:	0f 92       	push	r0
 500:	2f 93       	push	r18
 502:	3f 93       	push	r19
 504:	4f 93       	push	r20
 506:	5f 93       	push	r21
 508:	6f 93       	push	r22
 50a:	7f 93       	push	r23
 50c:	8f 93       	push	r24
 50e:	9f 93       	push	r25
 510:	af 93       	push	r26
 512:	bf 93       	push	r27
 514:	cf 93       	push	r28
 516:	df 93       	push	r29
 518:	ef 93       	push	r30
 51a:	ff 93       	push	r31
	USART_RXComplete(&USART_PC_Data);
 51c:	89 e2       	ldi	r24, 0x29	; 41
 51e:	90 e2       	ldi	r25, 0x20	; 32
 520:	3c d2       	rcall	.+1144   	; 0x99a <USART_RXComplete>
	
	if(processPackets){ //We should process packets, otherwise do nothing
 522:	80 91 28 20 	lds	r24, 0x2028
 526:	88 23       	and	r24, r24
 528:	91 f0       	breq	.+36     	; 0x54e <__vector_25+0x5c>
		if(USART_RXBufferData_Available(&USART_PC_Data)){  //If data is available
 52a:	89 e2       	ldi	r24, 0x29	; 41
 52c:	90 e2       	ldi	r25, 0x20	; 32
 52e:	21 d2       	rcall	.+1090   	; 0x972 <USART_RXBufferData_Available>
 530:	88 23       	and	r24, r24
 532:	69 f0       	breq	.+26     	; 0x54e <__vector_25+0x5c>
			//Put byte into buffer, increment buffer index
			recieveBuffer[bufferIndex++] = USART_RXBuffer_GetByte(&USART_PC_Data);
 534:	c0 91 47 20 	lds	r28, 0x2047
 538:	81 e0       	ldi	r24, 0x01	; 1
 53a:	8c 0f       	add	r24, r28
 53c:	80 93 47 20 	sts	0x2047, r24
 540:	d0 e0       	ldi	r29, 0x00	; 0
 542:	89 e2       	ldi	r24, 0x29	; 41
 544:	90 e2       	ldi	r25, 0x20	; 32
 546:	1d d2       	rcall	.+1082   	; 0x982 <USART_RXBuffer_GetByte>
 548:	c8 5c       	subi	r28, 0xC8	; 200
 54a:	df 4d       	sbci	r29, 0xDF	; 223
 54c:	88 83       	st	Y, r24
		}
	}
	
	if(bufferIndex == currentPacketSize){
 54e:	90 91 47 20 	lds	r25, 0x2047
 552:	80 91 26 20 	lds	r24, 0x2026
 556:	98 13       	cpse	r25, r24
 558:	03 c0       	rjmp	.+6      	; 0x560 <__vector_25+0x6e>
		FlushSerialBuffer(&USART_PC_Data);  //Clear the buffer incase something else has piled up
 55a:	89 e2       	ldi	r24, 0x29	; 41
 55c:	90 e2       	ldi	r25, 0x20	; 32
 55e:	2a d3       	rcall	.+1620   	; 0xbb4 <_Z17FlushSerialBufferP16Usart_and_buffer>
		
		//Process packet here
	}
}
 560:	ff 91       	pop	r31
 562:	ef 91       	pop	r30
 564:	df 91       	pop	r29
 566:	cf 91       	pop	r28
 568:	bf 91       	pop	r27
 56a:	af 91       	pop	r26
 56c:	9f 91       	pop	r25
 56e:	8f 91       	pop	r24
 570:	7f 91       	pop	r23
 572:	6f 91       	pop	r22
 574:	5f 91       	pop	r21
 576:	4f 91       	pop	r20
 578:	3f 91       	pop	r19
 57a:	2f 91       	pop	r18
 57c:	0f 90       	pop	r0
 57e:	0b be       	out	0x3b, r0	; 59
 580:	0f 90       	pop	r0
 582:	0f be       	out	0x3f, r0	; 63
 584:	0f 90       	pop	r0
 586:	1f 90       	pop	r1
 588:	18 95       	reti

0000058a <_Z26initializePacketProcessingv>:


void initializePacketProcessing(void){
	//Setup the packet size to test for
	switch(CurrentID){
 58a:	80 91 27 20 	lds	r24, 0x2027
 58e:	81 30       	cpi	r24, 0x01	; 1
 590:	41 f0       	breq	.+16     	; 0x5a2 <_Z26initializePacketProcessingv+0x18>
 592:	18 f0       	brcs	.+6      	; 0x59a <_Z26initializePacketProcessingv+0x10>
 594:	82 30       	cpi	r24, 0x02	; 2
 596:	49 f0       	breq	.+18     	; 0x5aa <_Z26initializePacketProcessingv+0x20>
 598:	08 95       	ret
		case DRIVE:
			currentPacketSize = DRIVE_PACKET_SIZE;
 59a:	8a e0       	ldi	r24, 0x0A	; 10
 59c:	80 93 26 20 	sts	0x2026, r24
			break;
 5a0:	08 95       	ret
		case ARM:
			currentPacketSize = ARM_PACKET_SIZE;
 5a2:	8a e0       	ldi	r24, 0x0A	; 10
 5a4:	80 93 26 20 	sts	0x2026, r24
			break;	
 5a8:	08 95       	ret
		case RADIO:    
			currentPacketSize = RADIO_PACKET_SIZE;
 5aa:	8a e0       	ldi	r24, 0x0A	; 10
 5ac:	80 93 26 20 	sts	0x2026, r24
 5b0:	08 95       	ret

000005b2 <__vector_58>:
		while(!USART_IsTXDataRegisterEmpty(&USARTE1));
		USART_PutChar(&USARTE1, present[i]);
	}
}
void SendStringSABER_TRES(char *present){
	for(int i = 0 ; present[i] != '\0' ; i++){
 5b2:	1f 92       	push	r1
 5b4:	0f 92       	push	r0
 5b6:	0f b6       	in	r0, 0x3f	; 63
 5b8:	0f 92       	push	r0
 5ba:	11 24       	eor	r1, r1
 5bc:	0b b6       	in	r0, 0x3b	; 59
 5be:	0f 92       	push	r0
 5c0:	2f 93       	push	r18
 5c2:	3f 93       	push	r19
 5c4:	4f 93       	push	r20
 5c6:	5f 93       	push	r21
 5c8:	6f 93       	push	r22
 5ca:	7f 93       	push	r23
 5cc:	8f 93       	push	r24
 5ce:	9f 93       	push	r25
 5d0:	af 93       	push	r26
 5d2:	bf 93       	push	r27
 5d4:	ef 93       	push	r30
 5d6:	ff 93       	push	r31
 5d8:	84 e8       	ldi	r24, 0x84	; 132
 5da:	90 e2       	ldi	r25, 0x20	; 32
 5dc:	de d1       	rcall	.+956    	; 0x99a <USART_RXComplete>
 5de:	ff 91       	pop	r31
 5e0:	ef 91       	pop	r30
 5e2:	bf 91       	pop	r27
 5e4:	af 91       	pop	r26
 5e6:	9f 91       	pop	r25
 5e8:	8f 91       	pop	r24
 5ea:	7f 91       	pop	r23
 5ec:	6f 91       	pop	r22
 5ee:	5f 91       	pop	r21
 5f0:	4f 91       	pop	r20
 5f2:	3f 91       	pop	r19
 5f4:	2f 91       	pop	r18
 5f6:	0f 90       	pop	r0
 5f8:	0b be       	out	0x3b, r0	; 59
 5fa:	0f 90       	pop	r0
 5fc:	0f be       	out	0x3f, r0	; 63
 5fe:	0f 90       	pop	r0
 600:	1f 90       	pop	r1
 602:	18 95       	reti

00000604 <__vector_59>:
 604:	1f 92       	push	r1
 606:	0f 92       	push	r0
 608:	0f b6       	in	r0, 0x3f	; 63
 60a:	0f 92       	push	r0
 60c:	11 24       	eor	r1, r1
 60e:	0b b6       	in	r0, 0x3b	; 59
 610:	0f 92       	push	r0
 612:	2f 93       	push	r18
 614:	3f 93       	push	r19
 616:	4f 93       	push	r20
 618:	5f 93       	push	r21
 61a:	6f 93       	push	r22
 61c:	7f 93       	push	r23
 61e:	8f 93       	push	r24
 620:	9f 93       	push	r25
 622:	af 93       	push	r26
 624:	bf 93       	push	r27
 626:	ef 93       	push	r30
 628:	ff 93       	push	r31
 62a:	84 e8       	ldi	r24, 0x84	; 132
 62c:	90 e2       	ldi	r25, 0x20	; 32
 62e:	ca d1       	rcall	.+916    	; 0x9c4 <USART_DataRegEmpty>
 630:	ff 91       	pop	r31
 632:	ef 91       	pop	r30
 634:	bf 91       	pop	r27
 636:	af 91       	pop	r26
 638:	9f 91       	pop	r25
 63a:	8f 91       	pop	r24
 63c:	7f 91       	pop	r23
 63e:	6f 91       	pop	r22
 640:	5f 91       	pop	r21
 642:	4f 91       	pop	r20
 644:	3f 91       	pop	r19
 646:	2f 91       	pop	r18
 648:	0f 90       	pop	r0
 64a:	0b be       	out	0x3b, r0	; 59
 64c:	0f 90       	pop	r0
 64e:	0f be       	out	0x3f, r0	; 63
 650:	0f 90       	pop	r0
 652:	1f 90       	pop	r1
 654:	18 95       	reti

00000656 <__vector_61>:
 656:	1f 92       	push	r1
 658:	0f 92       	push	r0
 65a:	0f b6       	in	r0, 0x3f	; 63
 65c:	0f 92       	push	r0
 65e:	11 24       	eor	r1, r1
 660:	0b b6       	in	r0, 0x3b	; 59
 662:	0f 92       	push	r0
 664:	2f 93       	push	r18
 666:	3f 93       	push	r19
 668:	4f 93       	push	r20
 66a:	5f 93       	push	r21
 66c:	6f 93       	push	r22
 66e:	7f 93       	push	r23
 670:	8f 93       	push	r24
 672:	9f 93       	push	r25
 674:	af 93       	push	r26
 676:	bf 93       	push	r27
 678:	ef 93       	push	r30
 67a:	ff 93       	push	r31
 67c:	85 e7       	ldi	r24, 0x75	; 117
 67e:	90 e2       	ldi	r25, 0x20	; 32
 680:	8c d1       	rcall	.+792    	; 0x99a <USART_RXComplete>
 682:	ff 91       	pop	r31
 684:	ef 91       	pop	r30
 686:	bf 91       	pop	r27
 688:	af 91       	pop	r26
 68a:	9f 91       	pop	r25
 68c:	8f 91       	pop	r24
 68e:	7f 91       	pop	r23
 690:	6f 91       	pop	r22
 692:	5f 91       	pop	r21
 694:	4f 91       	pop	r20
 696:	3f 91       	pop	r19
 698:	2f 91       	pop	r18
 69a:	0f 90       	pop	r0
 69c:	0b be       	out	0x3b, r0	; 59
 69e:	0f 90       	pop	r0
 6a0:	0f be       	out	0x3f, r0	; 63
 6a2:	0f 90       	pop	r0
 6a4:	1f 90       	pop	r1
 6a6:	18 95       	reti

000006a8 <__vector_62>:
 6a8:	1f 92       	push	r1
 6aa:	0f 92       	push	r0
 6ac:	0f b6       	in	r0, 0x3f	; 63
 6ae:	0f 92       	push	r0
 6b0:	11 24       	eor	r1, r1
 6b2:	0b b6       	in	r0, 0x3b	; 59
 6b4:	0f 92       	push	r0
 6b6:	2f 93       	push	r18
 6b8:	3f 93       	push	r19
 6ba:	4f 93       	push	r20
 6bc:	5f 93       	push	r21
 6be:	6f 93       	push	r22
 6c0:	7f 93       	push	r23
 6c2:	8f 93       	push	r24
 6c4:	9f 93       	push	r25
 6c6:	af 93       	push	r26
 6c8:	bf 93       	push	r27
 6ca:	ef 93       	push	r30
 6cc:	ff 93       	push	r31
 6ce:	85 e7       	ldi	r24, 0x75	; 117
 6d0:	90 e2       	ldi	r25, 0x20	; 32
 6d2:	78 d1       	rcall	.+752    	; 0x9c4 <USART_DataRegEmpty>
 6d4:	ff 91       	pop	r31
 6d6:	ef 91       	pop	r30
 6d8:	bf 91       	pop	r27
 6da:	af 91       	pop	r26
 6dc:	9f 91       	pop	r25
 6de:	8f 91       	pop	r24
 6e0:	7f 91       	pop	r23
 6e2:	6f 91       	pop	r22
 6e4:	5f 91       	pop	r21
 6e6:	4f 91       	pop	r20
 6e8:	3f 91       	pop	r19
 6ea:	2f 91       	pop	r18
 6ec:	0f 90       	pop	r0
 6ee:	0b be       	out	0x3b, r0	; 59
 6f0:	0f 90       	pop	r0
 6f2:	0f be       	out	0x3f, r0	; 63
 6f4:	0f 90       	pop	r0
 6f6:	1f 90       	pop	r1
 6f8:	18 95       	reti

000006fa <__vector_119>:
 6fa:	1f 92       	push	r1
 6fc:	0f 92       	push	r0
 6fe:	0f b6       	in	r0, 0x3f	; 63
 700:	0f 92       	push	r0
 702:	11 24       	eor	r1, r1
 704:	0b b6       	in	r0, 0x3b	; 59
 706:	0f 92       	push	r0
 708:	2f 93       	push	r18
 70a:	3f 93       	push	r19
 70c:	4f 93       	push	r20
 70e:	5f 93       	push	r21
 710:	6f 93       	push	r22
 712:	7f 93       	push	r23
 714:	8f 93       	push	r24
 716:	9f 93       	push	r25
 718:	af 93       	push	r26
 71a:	bf 93       	push	r27
 71c:	ef 93       	push	r30
 71e:	ff 93       	push	r31
 720:	86 e6       	ldi	r24, 0x66	; 102
 722:	90 e2       	ldi	r25, 0x20	; 32
 724:	3a d1       	rcall	.+628    	; 0x99a <USART_RXComplete>
 726:	ff 91       	pop	r31
 728:	ef 91       	pop	r30
 72a:	bf 91       	pop	r27
 72c:	af 91       	pop	r26
 72e:	9f 91       	pop	r25
 730:	8f 91       	pop	r24
 732:	7f 91       	pop	r23
 734:	6f 91       	pop	r22
 736:	5f 91       	pop	r21
 738:	4f 91       	pop	r20
 73a:	3f 91       	pop	r19
 73c:	2f 91       	pop	r18
 73e:	0f 90       	pop	r0
 740:	0b be       	out	0x3b, r0	; 59
 742:	0f 90       	pop	r0
 744:	0f be       	out	0x3f, r0	; 63
 746:	0f 90       	pop	r0
 748:	1f 90       	pop	r1
 74a:	18 95       	reti

0000074c <__vector_120>:
 74c:	1f 92       	push	r1
 74e:	0f 92       	push	r0
 750:	0f b6       	in	r0, 0x3f	; 63
 752:	0f 92       	push	r0
 754:	11 24       	eor	r1, r1
 756:	0b b6       	in	r0, 0x3b	; 59
 758:	0f 92       	push	r0
 75a:	2f 93       	push	r18
 75c:	3f 93       	push	r19
 75e:	4f 93       	push	r20
 760:	5f 93       	push	r21
 762:	6f 93       	push	r22
 764:	7f 93       	push	r23
 766:	8f 93       	push	r24
 768:	9f 93       	push	r25
 76a:	af 93       	push	r26
 76c:	bf 93       	push	r27
 76e:	ef 93       	push	r30
 770:	ff 93       	push	r31
 772:	86 e6       	ldi	r24, 0x66	; 102
 774:	90 e2       	ldi	r25, 0x20	; 32
 776:	26 d1       	rcall	.+588    	; 0x9c4 <USART_DataRegEmpty>
 778:	ff 91       	pop	r31
 77a:	ef 91       	pop	r30
 77c:	bf 91       	pop	r27
 77e:	af 91       	pop	r26
 780:	9f 91       	pop	r25
 782:	8f 91       	pop	r24
 784:	7f 91       	pop	r23
 786:	6f 91       	pop	r22
 788:	5f 91       	pop	r21
 78a:	4f 91       	pop	r20
 78c:	3f 91       	pop	r19
 78e:	2f 91       	pop	r18
 790:	0f 90       	pop	r0
 792:	0b be       	out	0x3b, r0	; 59
 794:	0f 90       	pop	r0
 796:	0f be       	out	0x3f, r0	; 63
 798:	0f 90       	pop	r0
 79a:	1f 90       	pop	r1
 79c:	18 95       	reti

0000079e <__vector_91>:
 79e:	1f 92       	push	r1
 7a0:	0f 92       	push	r0
 7a2:	0f b6       	in	r0, 0x3f	; 63
 7a4:	0f 92       	push	r0
 7a6:	11 24       	eor	r1, r1
 7a8:	0b b6       	in	r0, 0x3b	; 59
 7aa:	0f 92       	push	r0
 7ac:	2f 93       	push	r18
 7ae:	3f 93       	push	r19
 7b0:	4f 93       	push	r20
 7b2:	5f 93       	push	r21
 7b4:	6f 93       	push	r22
 7b6:	7f 93       	push	r23
 7b8:	8f 93       	push	r24
 7ba:	9f 93       	push	r25
 7bc:	af 93       	push	r26
 7be:	bf 93       	push	r27
 7c0:	ef 93       	push	r30
 7c2:	ff 93       	push	r31
 7c4:	87 e5       	ldi	r24, 0x57	; 87
 7c6:	90 e2       	ldi	r25, 0x20	; 32
 7c8:	e8 d0       	rcall	.+464    	; 0x99a <USART_RXComplete>
 7ca:	ff 91       	pop	r31
 7cc:	ef 91       	pop	r30
 7ce:	bf 91       	pop	r27
 7d0:	af 91       	pop	r26
 7d2:	9f 91       	pop	r25
 7d4:	8f 91       	pop	r24
 7d6:	7f 91       	pop	r23
 7d8:	6f 91       	pop	r22
 7da:	5f 91       	pop	r21
 7dc:	4f 91       	pop	r20
 7de:	3f 91       	pop	r19
 7e0:	2f 91       	pop	r18
 7e2:	0f 90       	pop	r0
 7e4:	0b be       	out	0x3b, r0	; 59
 7e6:	0f 90       	pop	r0
 7e8:	0f be       	out	0x3f, r0	; 63
 7ea:	0f 90       	pop	r0
 7ec:	1f 90       	pop	r1
 7ee:	18 95       	reti

000007f0 <__vector_92>:
 7f0:	1f 92       	push	r1
 7f2:	0f 92       	push	r0
 7f4:	0f b6       	in	r0, 0x3f	; 63
 7f6:	0f 92       	push	r0
 7f8:	11 24       	eor	r1, r1
 7fa:	0b b6       	in	r0, 0x3b	; 59
 7fc:	0f 92       	push	r0
 7fe:	2f 93       	push	r18
 800:	3f 93       	push	r19
 802:	4f 93       	push	r20
 804:	5f 93       	push	r21
 806:	6f 93       	push	r22
 808:	7f 93       	push	r23
 80a:	8f 93       	push	r24
 80c:	9f 93       	push	r25
 80e:	af 93       	push	r26
 810:	bf 93       	push	r27
 812:	ef 93       	push	r30
 814:	ff 93       	push	r31
 816:	87 e5       	ldi	r24, 0x57	; 87
 818:	90 e2       	ldi	r25, 0x20	; 32
 81a:	d4 d0       	rcall	.+424    	; 0x9c4 <USART_DataRegEmpty>
 81c:	ff 91       	pop	r31
 81e:	ef 91       	pop	r30
 820:	bf 91       	pop	r27
 822:	af 91       	pop	r26
 824:	9f 91       	pop	r25
 826:	8f 91       	pop	r24
 828:	7f 91       	pop	r23
 82a:	6f 91       	pop	r22
 82c:	5f 91       	pop	r21
 82e:	4f 91       	pop	r20
 830:	3f 91       	pop	r19
 832:	2f 91       	pop	r18
 834:	0f 90       	pop	r0
 836:	0b be       	out	0x3b, r0	; 59
 838:	0f 90       	pop	r0
 83a:	0f be       	out	0x3f, r0	; 63
 83c:	0f 90       	pop	r0
 83e:	1f 90       	pop	r1
 840:	18 95       	reti

00000842 <__vector_88>:
 842:	1f 92       	push	r1
 844:	0f 92       	push	r0
 846:	0f b6       	in	r0, 0x3f	; 63
 848:	0f 92       	push	r0
 84a:	11 24       	eor	r1, r1
 84c:	0b b6       	in	r0, 0x3b	; 59
 84e:	0f 92       	push	r0
 850:	2f 93       	push	r18
 852:	3f 93       	push	r19
 854:	4f 93       	push	r20
 856:	5f 93       	push	r21
 858:	6f 93       	push	r22
 85a:	7f 93       	push	r23
 85c:	8f 93       	push	r24
 85e:	9f 93       	push	r25
 860:	af 93       	push	r26
 862:	bf 93       	push	r27
 864:	ef 93       	push	r30
 866:	ff 93       	push	r31
 868:	88 e4       	ldi	r24, 0x48	; 72
 86a:	90 e2       	ldi	r25, 0x20	; 32
 86c:	96 d0       	rcall	.+300    	; 0x99a <USART_RXComplete>
 86e:	ff 91       	pop	r31
 870:	ef 91       	pop	r30
 872:	bf 91       	pop	r27
 874:	af 91       	pop	r26
 876:	9f 91       	pop	r25
 878:	8f 91       	pop	r24
 87a:	7f 91       	pop	r23
 87c:	6f 91       	pop	r22
 87e:	5f 91       	pop	r21
 880:	4f 91       	pop	r20
 882:	3f 91       	pop	r19
 884:	2f 91       	pop	r18
 886:	0f 90       	pop	r0
 888:	0b be       	out	0x3b, r0	; 59
 88a:	0f 90       	pop	r0
 88c:	0f be       	out	0x3f, r0	; 63
 88e:	0f 90       	pop	r0
 890:	1f 90       	pop	r1
 892:	18 95       	reti

00000894 <__vector_89>:
 894:	1f 92       	push	r1
 896:	0f 92       	push	r0
 898:	0f b6       	in	r0, 0x3f	; 63
 89a:	0f 92       	push	r0
 89c:	11 24       	eor	r1, r1
 89e:	0b b6       	in	r0, 0x3b	; 59
 8a0:	0f 92       	push	r0
 8a2:	2f 93       	push	r18
 8a4:	3f 93       	push	r19
 8a6:	4f 93       	push	r20
 8a8:	5f 93       	push	r21
 8aa:	6f 93       	push	r22
 8ac:	7f 93       	push	r23
 8ae:	8f 93       	push	r24
 8b0:	9f 93       	push	r25
 8b2:	af 93       	push	r26
 8b4:	bf 93       	push	r27
 8b6:	ef 93       	push	r30
 8b8:	ff 93       	push	r31
 8ba:	88 e4       	ldi	r24, 0x48	; 72
 8bc:	90 e2       	ldi	r25, 0x20	; 32
 8be:	82 d0       	rcall	.+260    	; 0x9c4 <USART_DataRegEmpty>
 8c0:	ff 91       	pop	r31
 8c2:	ef 91       	pop	r30
 8c4:	bf 91       	pop	r27
 8c6:	af 91       	pop	r26
 8c8:	9f 91       	pop	r25
 8ca:	8f 91       	pop	r24
 8cc:	7f 91       	pop	r23
 8ce:	6f 91       	pop	r22
 8d0:	5f 91       	pop	r21
 8d2:	4f 91       	pop	r20
 8d4:	3f 91       	pop	r19
 8d6:	2f 91       	pop	r18
 8d8:	0f 90       	pop	r0
 8da:	0b be       	out	0x3b, r0	; 59
 8dc:	0f 90       	pop	r0
 8de:	0f be       	out	0x3f, r0	; 63
 8e0:	0f 90       	pop	r0
 8e2:	1f 90       	pop	r1
 8e4:	18 95       	reti

000008e6 <_Z9driveInitv>:
 8e6:	08 95       	ret

000008e8 <_Z19SendStringSABER_UNOPc>:
 8e8:	fc 01       	movw	r30, r24
 8ea:	20 81       	ld	r18, Z
 8ec:	22 23       	and	r18, r18
 8ee:	59 f0       	breq	.+22     	; 0x906 <_Z19SendStringSABER_UNOPc+0x1e>
 8f0:	dc 01       	movw	r26, r24
 8f2:	11 96       	adiw	r26, 0x01	; 1
 8f4:	e0 ea       	ldi	r30, 0xA0	; 160
 8f6:	fa e0       	ldi	r31, 0x0A	; 10
 8f8:	81 81       	ldd	r24, Z+1	; 0x01
 8fa:	85 ff       	sbrs	r24, 5
 8fc:	fd cf       	rjmp	.-6      	; 0x8f8 <_Z19SendStringSABER_UNOPc+0x10>
 8fe:	20 83       	st	Z, r18
 900:	2d 91       	ld	r18, X+
 902:	21 11       	cpse	r18, r1
 904:	f9 cf       	rjmp	.-14     	; 0x8f8 <_Z19SendStringSABER_UNOPc+0x10>
 906:	08 95       	ret

00000908 <_Z14Saber_init_unov>:


//DRIVE INIT START
//May want to check init dos y tres to make sure that they were correctly altered from uno for their respective pins
void Saber_init_uno(){	//USARTE0
	PORTE.DIRSET = PIN3_bm;																			//Sets TX Pin as output
 908:	e0 e8       	ldi	r30, 0x80	; 128
 90a:	f6 e0       	ldi	r31, 0x06	; 6
 90c:	88 e0       	ldi	r24, 0x08	; 8
 90e:	81 83       	std	Z+1, r24	; 0x01
	PORTE.DIRCLR = PIN2_bm;																			//Sets RX pin as input
 910:	84 e0       	ldi	r24, 0x04	; 4
 912:	82 83       	std	Z+2, r24	; 0x02
	
	USART_InterruptDriver_Initialize(&SABER_UNO, &USARTE0, USART_DREINTLVL_LO_gc);				//Initialize USARTE0 as interrupt driven serial and clear it's buffers
 914:	41 e0       	ldi	r20, 0x01	; 1
 916:	60 ea       	ldi	r22, 0xA0	; 160
 918:	7a e0       	ldi	r23, 0x0A	; 10
 91a:	84 e8       	ldi	r24, 0x84	; 132
 91c:	90 e2       	ldi	r25, 0x20	; 32
 91e:	20 d0       	rcall	.+64     	; 0x960 <USART_InterruptDriver_Initialize>
	USART_Format_Set(SABER_UNO.usart, USART_CHSIZE_8BIT_gc, USART_PMODE_DISABLED_gc, false);	//Set the data format of 8 bits, no parity, 1 stop bit
 920:	e0 91 84 20 	lds	r30, 0x2084
 924:	f0 91 85 20 	lds	r31, 0x2085
 928:	83 e0       	ldi	r24, 0x03	; 3
 92a:	85 83       	std	Z+5, r24	; 0x05
	USART_RxdInterruptLevel_Set(SABER_UNO.usart, USART_RXCINTLVL_LO_gc);						//Enable the receive interrupt
 92c:	83 81       	ldd	r24, Z+3	; 0x03
 92e:	8f 7c       	andi	r24, 0xCF	; 207
 930:	80 61       	ori	r24, 0x10	; 16
 932:	83 83       	std	Z+3, r24	; 0x03
	USART_Baudrate_Set(&USARTE0, 207 , 0);															//Set baudrate to 9600 with 32Mhz system clock
 934:	a0 ea       	ldi	r26, 0xA0	; 160
 936:	ba e0       	ldi	r27, 0x0A	; 10
 938:	8f ec       	ldi	r24, 0xCF	; 207
 93a:	16 96       	adiw	r26, 0x06	; 6
 93c:	8c 93       	st	X, r24
 93e:	16 97       	sbiw	r26, 0x06	; 6
 940:	17 96       	adiw	r26, 0x07	; 7
 942:	1c 92       	st	X, r1
	USART_Rx_Enable(SABER_UNO.usart);															//Enable receiving over serial
 944:	84 81       	ldd	r24, Z+4	; 0x04
 946:	80 61       	ori	r24, 0x10	; 16
 948:	84 83       	std	Z+4, r24	; 0x04
	USART_Tx_Enable(SABER_UNO.usart);															//Enable transmitting over serial
 94a:	84 81       	ldd	r24, Z+4	; 0x04
 94c:	88 60       	ori	r24, 0x08	; 8
 94e:	84 83       	std	Z+4, r24	; 0x04
 950:	08 95       	ret

00000952 <_Z9driveMainv>:

*/
//DO NOT Connect to motor at this point without figuring out units and encoder, see comment below
void driveMain(){
	int check = 0;
	Saber_init_uno();
 952:	da df       	rcall	.-76     	; 0x908 <_Z14Saber_init_unov>
	char cmmd[5] = {'D', ',' , 's'};
	SendStringSABER_UNO("D,start\n");
 954:	80 e0       	ldi	r24, 0x00	; 0
 956:	90 e2       	ldi	r25, 0x20	; 32
 958:	c7 df       	rcall	.-114    	; 0x8e8 <_Z19SendStringSABER_UNOPc>
 95a:	ff cf       	rjmp	.-2      	; 0x95a <_Z9driveMainv+0x8>

0000095c <_Z9radioMainv>:

Usage Notes:
This function exists inside a while(1) so it will loop itself forever

*/
void radioMain(){
 95c:	08 95       	ret

0000095e <_Z9radioInitv>:
	
}


void radioInit(){
 95e:	08 95       	ret

00000960 <USART_InterruptDriver_Initialize>:
		tempCTRLA = usart_data->usart->CTRLA;
		tempCTRLA = (tempCTRLA & ~USART_DREINTLVL_gm) | usart_data->dreIntLevel;
		usart_data->usart->CTRLA = tempCTRLA;
	}
	return TXBuffer_FreeSpace;
}
 960:	fc 01       	movw	r30, r24
 962:	60 83       	st	Z, r22
 964:	71 83       	std	Z+1, r23	; 0x01
 966:	42 83       	std	Z+2, r20	; 0x02
 968:	14 86       	std	Z+12, r1	; 0x0c
 96a:	13 86       	std	Z+11, r1	; 0x0b
 96c:	16 86       	std	Z+14, r1	; 0x0e
 96e:	15 86       	std	Z+13, r1	; 0x0d
 970:	08 95       	ret

00000972 <USART_RXBufferData_Available>:
 *  \retval false     The receive buffer is empty.
 */
bool USART_RXBufferData_Available(USART_data_t * usart_data)
{
	/* Make copies to make sure that volatile access is specified. */
	uint8_t tempHead = usart_data->buffer.RX_Head;
 972:	fc 01       	movw	r30, r24
 974:	23 85       	ldd	r18, Z+11	; 0x0b
	uint8_t tempTail = usart_data->buffer.RX_Tail;
 976:	94 85       	ldd	r25, Z+12	; 0x0c

	/* There are data left in the buffer unless Head and Tail are equal. */
	return (tempHead != tempTail);
 978:	81 e0       	ldi	r24, 0x01	; 1
 97a:	29 13       	cpse	r18, r25
 97c:	01 c0       	rjmp	.+2      	; 0x980 <USART_RXBufferData_Available+0xe>
 97e:	80 e0       	ldi	r24, 0x00	; 0
}
 980:	08 95       	ret

00000982 <USART_RXBuffer_GetByte>:
 *  \param usart_data       The USART_data_t struct instance.
 *
 *  \return         Received data.
 */
uint8_t USART_RXBuffer_GetByte(USART_data_t * usart_data)
{
 982:	fc 01       	movw	r30, r24
	USART_Buffer_t * bufPtr;
	uint8_t ans;

	bufPtr = &usart_data->buffer;
	ans = (bufPtr->RX[bufPtr->RX_Tail]);
 984:	84 85       	ldd	r24, Z+12	; 0x0c
 986:	df 01       	movw	r26, r30
 988:	a8 0f       	add	r26, r24
 98a:	b1 1d       	adc	r27, r1
 98c:	13 96       	adiw	r26, 0x03	; 3
 98e:	8c 91       	ld	r24, X

	/* Advance buffer tail. */
	bufPtr->RX_Tail = (bufPtr->RX_Tail + 1) & USART_RX_BUFFER_MASK;
 990:	94 85       	ldd	r25, Z+12	; 0x0c
 992:	9f 5f       	subi	r25, 0xFF	; 255
 994:	93 70       	andi	r25, 0x03	; 3
 996:	94 87       	std	Z+12, r25	; 0x0c

	return ans;
}
 998:	08 95       	ret

0000099a <USART_RXComplete>:
 *  Stores received data in RX software buffer.
 *
 *  \param usart_data      The USART_data_t struct instance.
 */
bool USART_RXComplete(USART_data_t * usart_data)
{
 99a:	fc 01       	movw	r30, r24
	USART_Buffer_t * bufPtr;
	bool ans;

	bufPtr = &usart_data->buffer;
	/* Advance buffer head. */
	uint8_t tempRX_Head = (bufPtr->RX_Head + 1) & USART_RX_BUFFER_MASK;
 99c:	83 85       	ldd	r24, Z+11	; 0x0b
 99e:	8f 5f       	subi	r24, 0xFF	; 255
 9a0:	83 70       	andi	r24, 0x03	; 3

	/* Check for overflow. */
	uint8_t tempRX_Tail = bufPtr->RX_Tail;
 9a2:	94 85       	ldd	r25, Z+12	; 0x0c
	uint8_t data = usart_data->usart->DATA;
 9a4:	a0 81       	ld	r26, Z
 9a6:	b1 81       	ldd	r27, Z+1	; 0x01
 9a8:	2c 91       	ld	r18, X

	if (tempRX_Head == tempRX_Tail) {
 9aa:	89 17       	cp	r24, r25
 9ac:	49 f0       	breq	.+18     	; 0x9c0 <USART_RXComplete+0x26>
	  	ans = false;
	}else{
		ans = true;
		usart_data->buffer.RX[usart_data->buffer.RX_Head] = data;
 9ae:	93 85       	ldd	r25, Z+11	; 0x0b
 9b0:	df 01       	movw	r26, r30
 9b2:	a9 0f       	add	r26, r25
 9b4:	b1 1d       	adc	r27, r1
 9b6:	13 96       	adiw	r26, 0x03	; 3
 9b8:	2c 93       	st	X, r18
		usart_data->buffer.RX_Head = tempRX_Head;
 9ba:	83 87       	std	Z+11, r24	; 0x0b
	uint8_t data = usart_data->usart->DATA;

	if (tempRX_Head == tempRX_Tail) {
	  	ans = false;
	}else{
		ans = true;
 9bc:	81 e0       	ldi	r24, 0x01	; 1
 9be:	08 95       	ret
	/* Check for overflow. */
	uint8_t tempRX_Tail = bufPtr->RX_Tail;
	uint8_t data = usart_data->usart->DATA;

	if (tempRX_Head == tempRX_Tail) {
	  	ans = false;
 9c0:	80 e0       	ldi	r24, 0x00	; 0
		ans = true;
		usart_data->buffer.RX[usart_data->buffer.RX_Head] = data;
		usart_data->buffer.RX_Head = tempRX_Head;
	}
	return ans;
}
 9c2:	08 95       	ret

000009c4 <USART_DataRegEmpty>:
 *  is empty. Argument is pointer to USART (USART_data_t).
 *
 *  \param usart_data      The USART_data_t struct instance.
 */
void USART_DataRegEmpty(USART_data_t * usart_data)
{
 9c4:	fc 01       	movw	r30, r24
	USART_Buffer_t * bufPtr;
	bufPtr = &usart_data->buffer;

	/* Check if all data is transmitted. */
	uint8_t tempTX_Tail = usart_data->buffer.TX_Tail;
 9c6:	86 85       	ldd	r24, Z+14	; 0x0e
	if (bufPtr->TX_Head == tempTX_Tail){
 9c8:	95 85       	ldd	r25, Z+13	; 0x0d
 9ca:	98 13       	cpse	r25, r24
 9cc:	07 c0       	rjmp	.+14     	; 0x9dc <USART_DataRegEmpty+0x18>
	    /* Disable DRE interrupts. */
		uint8_t tempCTRLA = usart_data->usart->CTRLA;
 9ce:	01 90       	ld	r0, Z+
 9d0:	f0 81       	ld	r31, Z
 9d2:	e0 2d       	mov	r30, r0
 9d4:	83 81       	ldd	r24, Z+3	; 0x03
		tempCTRLA = (tempCTRLA & ~USART_DREINTLVL_gm) | USART_DREINTLVL_OFF_gc;
 9d6:	8c 7f       	andi	r24, 0xFC	; 252
		usart_data->usart->CTRLA = tempCTRLA;
 9d8:	83 83       	std	Z+3, r24	; 0x03
 9da:	08 95       	ret

	}else{
		/* Start transmitting. */
		uint8_t data = bufPtr->TX[usart_data->buffer.TX_Tail];
 9dc:	86 85       	ldd	r24, Z+14	; 0x0e
 9de:	df 01       	movw	r26, r30
 9e0:	a8 0f       	add	r26, r24
 9e2:	b1 1d       	adc	r27, r1
 9e4:	17 96       	adiw	r26, 0x07	; 7
 9e6:	8c 91       	ld	r24, X
		usart_data->usart->DATA = data;
 9e8:	a0 81       	ld	r26, Z
 9ea:	b1 81       	ldd	r27, Z+1	; 0x01
 9ec:	8c 93       	st	X, r24

		/* Advance buffer tail. */
		bufPtr->TX_Tail = (bufPtr->TX_Tail + 1) & USART_TX_BUFFER_MASK;
 9ee:	86 85       	ldd	r24, Z+14	; 0x0e
 9f0:	8f 5f       	subi	r24, 0xFF	; 255
 9f2:	83 70       	andi	r24, 0x03	; 3
 9f4:	86 87       	std	Z+14, r24	; 0x0e
 9f6:	08 95       	ret

000009f8 <_Z11RGBSetColor9RGBColors>:
#include <avr/io.h>

//This function handles making colors on the RGB LED
//Author: Nick McComb
void RGBSetColor(RGBColors choice){
	switch(choice){
 9f8:	90 e0       	ldi	r25, 0x00	; 0
 9fa:	87 30       	cpi	r24, 0x07	; 7
 9fc:	91 05       	cpc	r25, r1
 9fe:	08 f0       	brcs	.+2      	; 0xa02 <_Z11RGBSetColor9RGBColors+0xa>
 a00:	63 c0       	rjmp	.+198    	; 0xac8 <_Z11RGBSetColor9RGBColors+0xd0>
 a02:	fc 01       	movw	r30, r24
 a04:	e2 50       	subi	r30, 0x02	; 2
 a06:	ff 4f       	sbci	r31, 0xFF	; 255
 a08:	e2 c0       	rjmp	.+452    	; 0xbce <__tablejump2__>
		case RED:
			TCC0.CCA = 0;
 a0a:	e0 e0       	ldi	r30, 0x00	; 0
 a0c:	f8 e0       	ldi	r31, 0x08	; 8
 a0e:	10 a6       	std	Z+40, r1	; 0x28
 a10:	11 a6       	std	Z+41, r1	; 0x29
			TCC0.CCB = COLOR_ON;
 a12:	82 e3       	ldi	r24, 0x32	; 50
 a14:	90 e0       	ldi	r25, 0x00	; 0
 a16:	82 a7       	std	Z+42, r24	; 0x2a
 a18:	93 a7       	std	Z+43, r25	; 0x2b
			TCC1.CCA = 0;
 a1a:	e0 e4       	ldi	r30, 0x40	; 64
 a1c:	f8 e0       	ldi	r31, 0x08	; 8
 a1e:	10 a6       	std	Z+40, r1	; 0x28
 a20:	11 a6       	std	Z+41, r1	; 0x29
			break;
 a22:	08 95       	ret
		case BLUE:
			TCC0.CCA = COLOR_ON;
 a24:	e0 e0       	ldi	r30, 0x00	; 0
 a26:	f8 e0       	ldi	r31, 0x08	; 8
 a28:	82 e3       	ldi	r24, 0x32	; 50
 a2a:	90 e0       	ldi	r25, 0x00	; 0
 a2c:	80 a7       	std	Z+40, r24	; 0x28
 a2e:	91 a7       	std	Z+41, r25	; 0x29
			TCC0.CCB = 0;
 a30:	12 a6       	std	Z+42, r1	; 0x2a
 a32:	13 a6       	std	Z+43, r1	; 0x2b
			TCC1.CCA = 0;
 a34:	e0 e4       	ldi	r30, 0x40	; 64
 a36:	f8 e0       	ldi	r31, 0x08	; 8
 a38:	10 a6       	std	Z+40, r1	; 0x28
 a3a:	11 a6       	std	Z+41, r1	; 0x29
			break;
 a3c:	08 95       	ret
		case GREEN:
			TCC0.CCA = 0;
 a3e:	e0 e0       	ldi	r30, 0x00	; 0
 a40:	f8 e0       	ldi	r31, 0x08	; 8
 a42:	10 a6       	std	Z+40, r1	; 0x28
 a44:	11 a6       	std	Z+41, r1	; 0x29
			TCC0.CCB = 0;
 a46:	12 a6       	std	Z+42, r1	; 0x2a
 a48:	13 a6       	std	Z+43, r1	; 0x2b
			TCC1.CCA = COLOR_ON;
 a4a:	82 e3       	ldi	r24, 0x32	; 50
 a4c:	90 e0       	ldi	r25, 0x00	; 0
 a4e:	e0 e4       	ldi	r30, 0x40	; 64
 a50:	f8 e0       	ldi	r31, 0x08	; 8
 a52:	80 a7       	std	Z+40, r24	; 0x28
 a54:	91 a7       	std	Z+41, r25	; 0x29
			break;
 a56:	08 95       	ret
		case PURPLE:
			TCC0.CCA = COLOR_ON;
 a58:	e0 e0       	ldi	r30, 0x00	; 0
 a5a:	f8 e0       	ldi	r31, 0x08	; 8
 a5c:	82 e3       	ldi	r24, 0x32	; 50
 a5e:	90 e0       	ldi	r25, 0x00	; 0
 a60:	80 a7       	std	Z+40, r24	; 0x28
 a62:	91 a7       	std	Z+41, r25	; 0x29
			TCC0.CCB = COLOR_ON;
 a64:	82 a7       	std	Z+42, r24	; 0x2a
 a66:	93 a7       	std	Z+43, r25	; 0x2b
			TCC1.CCA = 0;
 a68:	e0 e4       	ldi	r30, 0x40	; 64
 a6a:	f8 e0       	ldi	r31, 0x08	; 8
 a6c:	10 a6       	std	Z+40, r1	; 0x28
 a6e:	11 a6       	std	Z+41, r1	; 0x29
			break;
 a70:	08 95       	ret
		case YELLOW:
			TCC0.CCA = 0;
 a72:	e0 e0       	ldi	r30, 0x00	; 0
 a74:	f8 e0       	ldi	r31, 0x08	; 8
 a76:	10 a6       	std	Z+40, r1	; 0x28
 a78:	11 a6       	std	Z+41, r1	; 0x29
			TCC0.CCB = COLOR_ON;
 a7a:	82 e3       	ldi	r24, 0x32	; 50
 a7c:	90 e0       	ldi	r25, 0x00	; 0
 a7e:	82 a7       	std	Z+42, r24	; 0x2a
 a80:	93 a7       	std	Z+43, r25	; 0x2b
			TCC1.CCA = COLOR_ON;
 a82:	e0 e4       	ldi	r30, 0x40	; 64
 a84:	f8 e0       	ldi	r31, 0x08	; 8
 a86:	80 a7       	std	Z+40, r24	; 0x28
 a88:	91 a7       	std	Z+41, r25	; 0x29
			break;
 a8a:	08 95       	ret
		case WHITE:
			TCC0.CCA = COLOR_ON;
 a8c:	e0 e0       	ldi	r30, 0x00	; 0
 a8e:	f8 e0       	ldi	r31, 0x08	; 8
 a90:	82 e3       	ldi	r24, 0x32	; 50
 a92:	90 e0       	ldi	r25, 0x00	; 0
 a94:	80 a7       	std	Z+40, r24	; 0x28
 a96:	91 a7       	std	Z+41, r25	; 0x29
			TCC0.CCB = COLOR_ON;
 a98:	82 a7       	std	Z+42, r24	; 0x2a
 a9a:	93 a7       	std	Z+43, r25	; 0x2b
			TCC1.CCA = COLOR_ON;
 a9c:	e0 e4       	ldi	r30, 0x40	; 64
 a9e:	f8 e0       	ldi	r31, 0x08	; 8
 aa0:	80 a7       	std	Z+40, r24	; 0x28
 aa2:	91 a7       	std	Z+41, r25	; 0x29
			break;
 aa4:	08 95       	ret
		case ORANGE:
			TCC0.CCB = COLOR_ON;      //Red
 aa6:	e0 e0       	ldi	r30, 0x00	; 0
 aa8:	f8 e0       	ldi	r31, 0x08	; 8
 aaa:	82 e3       	ldi	r24, 0x32	; 50
 aac:	90 e0       	ldi	r25, 0x00	; 0
 aae:	82 a7       	std	Z+42, r24	; 0x2a
 ab0:	93 a7       	std	Z+43, r25	; 0x2b
			TCC1.CCA = COLOR_ON / 2;  //Green
 ab2:	89 e1       	ldi	r24, 0x19	; 25
 ab4:	90 e0       	ldi	r25, 0x00	; 0
 ab6:	a0 e4       	ldi	r26, 0x40	; 64
 ab8:	b8 e0       	ldi	r27, 0x08	; 8
 aba:	98 96       	adiw	r26, 0x28	; 40
 abc:	8d 93       	st	X+, r24
 abe:	9c 93       	st	X, r25
 ac0:	99 97       	sbiw	r26, 0x29	; 41
			TCC0.CCA = 0;             //Blue
 ac2:	10 a6       	std	Z+40, r1	; 0x28
 ac4:	11 a6       	std	Z+41, r1	; 0x29
			break;
 ac6:	08 95       	ret
		case OFF:
		default:
			TCC0.CCB = 0;  //Red
 ac8:	e0 e0       	ldi	r30, 0x00	; 0
 aca:	f8 e0       	ldi	r31, 0x08	; 8
 acc:	12 a6       	std	Z+42, r1	; 0x2a
 ace:	13 a6       	std	Z+43, r1	; 0x2b
			TCC1.CCA = 0;  //Green
 ad0:	a0 e4       	ldi	r26, 0x40	; 64
 ad2:	b8 e0       	ldi	r27, 0x08	; 8
 ad4:	98 96       	adiw	r26, 0x28	; 40
 ad6:	1d 92       	st	X+, r1
 ad8:	1c 92       	st	X, r1
 ada:	99 97       	sbiw	r26, 0x29	; 41
			TCC0.CCA = 0;  //Blue
 adc:	10 a6       	std	Z+40, r1	; 0x28
 ade:	11 a6       	std	Z+41, r1	; 0x29
 ae0:	08 95       	ret

00000ae2 <_Z12initializeIOv>:


//Initializes all I/O for the BrainBoard
//Sets up DIR, and PULLUP/PULLDOWN Resistors, etc.
void initializeIO(){
	PORTC.DIRSET = (PIN5_bm); //Sets output LED (status/error)
 ae2:	e0 e4       	ldi	r30, 0x40	; 64
 ae4:	f6 e0       	ldi	r31, 0x06	; 6
 ae6:	80 e2       	ldi	r24, 0x20	; 32
 ae8:	81 83       	std	Z+1, r24	; 0x01
	PORTC.DIRSET = (PIN0_bm | PIN1_bm | PIN4_bm); //Set RGB Led outputs
 aea:	83 e1       	ldi	r24, 0x13	; 19
 aec:	81 83       	std	Z+1, r24	; 0x01
	
	PORTC.DIRCLR = (PIN6_bm | PIN7_bm); //Sets DIP Switch Input
 aee:	80 ec       	ldi	r24, 0xC0	; 192
 af0:	82 83       	std	Z+2, r24	; 0x02
	PORTC.PIN6CTRL = PORT_OPC_PULLUP_gc;
 af2:	88 e1       	ldi	r24, 0x18	; 24
 af4:	86 8b       	std	Z+22, r24	; 0x16
	PORTC.PIN7CTRL = PORT_OPC_PULLUP_gc;
 af6:	87 8b       	std	Z+23, r24	; 0x17
 af8:	08 95       	ret

00000afa <_Z11determineIDPcR7XMEGAID>:

//This function handles determining the ID of the board, and putting
//the identification string in its variable
//Author: Nick M
void determineID(char * XmegaIDStr, XMEGAID & CurrentID){
	if      (!CHECK_DIP_SW_1() && !CHECK_DIP_SW_2()){
 afa:	e0 e4       	ldi	r30, 0x40	; 64
 afc:	f6 e0       	ldi	r31, 0x06	; 6
 afe:	20 85       	ldd	r18, Z+8	; 0x08
 b00:	22 23       	and	r18, r18
 b02:	b4 f4       	brge	.+44     	; 0xb30 <_Z11determineIDPcR7XMEGAID+0x36>
 b04:	20 85       	ldd	r18, Z+8	; 0x08
 b06:	26 fd       	sbrc	r18, 6
 b08:	19 c0       	rjmp	.+50     	; 0xb3c <_Z11determineIDPcR7XMEGAID+0x42>
 b0a:	12 c0       	rjmp	.+36     	; 0xb30 <_Z11determineIDPcR7XMEGAID+0x36>
		CurrentID = DRIVE;
		strcpy(XmegaIDStr, "DRIVE_CAP");
	}
	else if (!CHECK_DIP_SW_1() && CHECK_DIP_SW_2()) {
 b0c:	e0 e4       	ldi	r30, 0x40	; 64
 b0e:	f6 e0       	ldi	r31, 0x06	; 6
 b10:	20 85       	ldd	r18, Z+8	; 0x08
 b12:	26 ff       	sbrs	r18, 6
 b14:	1e c0       	rjmp	.+60     	; 0xb52 <_Z11determineIDPcR7XMEGAID+0x58>
 b16:	2a c0       	rjmp	.+84     	; 0xb6c <_Z11determineIDPcR7XMEGAID+0x72>
		CurrentID = ARM;
		strcpy(XmegaIDStr, "ARM");
	}
	else if (CHECK_DIP_SW_1() && !CHECK_DIP_SW_2()){
 b18:	e0 e4       	ldi	r30, 0x40	; 64
 b1a:	f6 e0       	ldi	r31, 0x06	; 6
 b1c:	20 85       	ldd	r18, Z+8	; 0x08
 b1e:	26 fd       	sbrc	r18, 6
 b20:	2b c0       	rjmp	.+86     	; 0xb78 <_Z11determineIDPcR7XMEGAID+0x7e>
 b22:	36 c0       	rjmp	.+108    	; 0xb90 <_Z11determineIDPcR7XMEGAID+0x96>
		CurrentID = RADIO;
		strcpy(XmegaIDStr, "RADIO");
	}
	else if (CHECK_DIP_SW_1() && CHECK_DIP_SW_2()){
 b24:	e0 e4       	ldi	r30, 0x40	; 64
 b26:	f6 e0       	ldi	r31, 0x06	; 6
 b28:	20 85       	ldd	r18, Z+8	; 0x08
 b2a:	26 ff       	sbrs	r18, 6
 b2c:	37 c0       	rjmp	.+110    	; 0xb9c <_Z11determineIDPcR7XMEGAID+0xa2>
 b2e:	08 95       	ret
void determineID(char * XmegaIDStr, XMEGAID & CurrentID){
	if      (!CHECK_DIP_SW_1() && !CHECK_DIP_SW_2()){
		CurrentID = DRIVE;
		strcpy(XmegaIDStr, "DRIVE_CAP");
	}
	else if (!CHECK_DIP_SW_1() && CHECK_DIP_SW_2()) {
 b30:	e0 e4       	ldi	r30, 0x40	; 64
 b32:	f6 e0       	ldi	r31, 0x06	; 6
 b34:	20 85       	ldd	r18, Z+8	; 0x08
 b36:	22 23       	and	r18, r18
 b38:	cc f4       	brge	.+50     	; 0xb6c <_Z11determineIDPcR7XMEGAID+0x72>
 b3a:	e8 cf       	rjmp	.-48     	; 0xb0c <_Z11determineIDPcR7XMEGAID+0x12>
//This function handles determining the ID of the board, and putting
//the identification string in its variable
//Author: Nick M
void determineID(char * XmegaIDStr, XMEGAID & CurrentID){
	if      (!CHECK_DIP_SW_1() && !CHECK_DIP_SW_2()){
		CurrentID = DRIVE;
 b3c:	fb 01       	movw	r30, r22
 b3e:	10 82       	st	Z, r1
		strcpy(XmegaIDStr, "DRIVE_CAP");
 b40:	2a e0       	ldi	r18, 0x0A	; 10
 b42:	e9 e0       	ldi	r30, 0x09	; 9
 b44:	f0 e2       	ldi	r31, 0x20	; 32
 b46:	dc 01       	movw	r26, r24
 b48:	01 90       	ld	r0, Z+
 b4a:	0d 92       	st	X+, r0
 b4c:	2a 95       	dec	r18
 b4e:	e1 f7       	brne	.-8      	; 0xb48 <_Z11determineIDPcR7XMEGAID+0x4e>
 b50:	08 95       	ret
	}
	else if (!CHECK_DIP_SW_1() && CHECK_DIP_SW_2()) {
		CurrentID = ARM;
 b52:	21 e0       	ldi	r18, 0x01	; 1
 b54:	fb 01       	movw	r30, r22
 b56:	20 83       	st	Z, r18
		strcpy(XmegaIDStr, "ARM");
 b58:	41 e4       	ldi	r20, 0x41	; 65
 b5a:	52 e5       	ldi	r21, 0x52	; 82
 b5c:	6d e4       	ldi	r22, 0x4D	; 77
 b5e:	70 e0       	ldi	r23, 0x00	; 0
 b60:	fc 01       	movw	r30, r24
 b62:	40 83       	st	Z, r20
 b64:	51 83       	std	Z+1, r21	; 0x01
 b66:	62 83       	std	Z+2, r22	; 0x02
 b68:	73 83       	std	Z+3, r23	; 0x03
 b6a:	08 95       	ret
	}
	else if (CHECK_DIP_SW_1() && !CHECK_DIP_SW_2()){
 b6c:	e0 e4       	ldi	r30, 0x40	; 64
 b6e:	f6 e0       	ldi	r31, 0x06	; 6
 b70:	20 85       	ldd	r18, Z+8	; 0x08
 b72:	22 23       	and	r18, r18
 b74:	8c f6       	brge	.-94     	; 0xb18 <_Z11determineIDPcR7XMEGAID+0x1e>
 b76:	0c c0       	rjmp	.+24     	; 0xb90 <_Z11determineIDPcR7XMEGAID+0x96>
		CurrentID = RADIO;
 b78:	22 e0       	ldi	r18, 0x02	; 2
 b7a:	fb 01       	movw	r30, r22
 b7c:	20 83       	st	Z, r18
		strcpy(XmegaIDStr, "RADIO");
 b7e:	26 e0       	ldi	r18, 0x06	; 6
 b80:	e3 e1       	ldi	r30, 0x13	; 19
 b82:	f0 e2       	ldi	r31, 0x20	; 32
 b84:	dc 01       	movw	r26, r24
 b86:	01 90       	ld	r0, Z+
 b88:	0d 92       	st	X+, r0
 b8a:	2a 95       	dec	r18
 b8c:	e1 f7       	brne	.-8      	; 0xb86 <_Z11determineIDPcR7XMEGAID+0x8c>
 b8e:	08 95       	ret
	}
	else if (CHECK_DIP_SW_1() && CHECK_DIP_SW_2()){
 b90:	e0 e4       	ldi	r30, 0x40	; 64
 b92:	f6 e0       	ldi	r31, 0x06	; 6
 b94:	20 85       	ldd	r18, Z+8	; 0x08
 b96:	22 23       	and	r18, r18
 b98:	2c f6       	brge	.-118    	; 0xb24 <_Z11determineIDPcR7XMEGAID+0x2a>
 b9a:	08 95       	ret
		CurrentID = DEBUG_MODE;
 b9c:	23 e0       	ldi	r18, 0x03	; 3
 b9e:	fb 01       	movw	r30, r22
 ba0:	20 83       	st	Z, r18
		strcpy(XmegaIDStr, "DEBUG_MODE");
 ba2:	2b e0       	ldi	r18, 0x0B	; 11
 ba4:	e9 e1       	ldi	r30, 0x19	; 25
 ba6:	f0 e2       	ldi	r31, 0x20	; 32
 ba8:	dc 01       	movw	r26, r24
 baa:	01 90       	ld	r0, Z+
 bac:	0d 92       	st	X+, r0
 bae:	2a 95       	dec	r18
 bb0:	e1 f7       	brne	.-8      	; 0xbaa <_Z11determineIDPcR7XMEGAID+0xb0>
 bb2:	08 95       	ret

00000bb4 <_Z17FlushSerialBufferP16Usart_and_buffer>:
	} 
	
}

//Flushes the serial buffer that is passed into it
void FlushSerialBuffer(USART_data_t *UsartBuffer){
 bb4:	cf 93       	push	r28
 bb6:	df 93       	push	r29
 bb8:	ec 01       	movw	r28, r24
	while(USART_RXBufferData_Available(UsartBuffer)){
 bba:	02 c0       	rjmp	.+4      	; 0xbc0 <_Z17FlushSerialBufferP16Usart_and_buffer+0xc>
		USART_RXBuffer_GetByte(UsartBuffer);
 bbc:	ce 01       	movw	r24, r28
 bbe:	e1 de       	rcall	.-574    	; 0x982 <USART_RXBuffer_GetByte>
	
}

//Flushes the serial buffer that is passed into it
void FlushSerialBuffer(USART_data_t *UsartBuffer){
	while(USART_RXBufferData_Available(UsartBuffer)){
 bc0:	ce 01       	movw	r24, r28
 bc2:	d7 de       	rcall	.-594    	; 0x972 <USART_RXBufferData_Available>
 bc4:	81 11       	cpse	r24, r1
 bc6:	fa cf       	rjmp	.-12     	; 0xbbc <_Z17FlushSerialBufferP16Usart_and_buffer+0x8>
		USART_RXBuffer_GetByte(UsartBuffer);
	}
}
 bc8:	df 91       	pop	r29
 bca:	cf 91       	pop	r28
 bcc:	08 95       	ret

00000bce <__tablejump2__>:
 bce:	ee 0f       	add	r30, r30
 bd0:	ff 1f       	adc	r31, r31

00000bd2 <__tablejump__>:
 bd2:	05 90       	lpm	r0, Z+
 bd4:	f4 91       	lpm	r31, Z
 bd6:	e0 2d       	mov	r30, r0
 bd8:	19 94       	eijmp

00000bda <_exit>:
 bda:	f8 94       	cli

00000bdc <__stop_program>:
 bdc:	ff cf       	rjmp	.-2      	; 0xbdc <__stop_program>
