================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Tue Dec 02 22:14:08 CST 2025
    * Version:         2025.1 (Build 6214317 on Sep 11 2025)
    * Project:         naive_dot
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu9eg-ffvb1156-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              6731
FF:               10131
DSP:              58
BRAM:             30
URAM:             0
SRL:              407


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 2.299       |
| Post-Route     | 3.571       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+----------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                   | LUT  | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                   | 6731 | 10131 | 58  | 30   |      |     |        |      |         |          |        |
|   CTRL_BUS_s_axi_U                     | 40   | 72    |     |      |      |     |        |      |         |          |        |
|   DATA_BUS_m_axi_U                     | 988  | 1778  |     | 15   |      |     |        |      |         |          |        |
|   RESULT_BUS_m_axi_U                   | 888  | 1333  |     |      |      |     |        |      |         |          |        |
|   WEIGHT_BUS_m_axi_U                   | 989  | 1778  |     | 15   |      |     |        |      |         |          |        |
|   compute_U0                           | 2655 | 2359  | 58  |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_10s_11_4_1_U141 |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_11s_12_4_1_U142 | 53   | 28    |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_12s_13_4_1_U143 | 53   | 29    |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_13s_14_4_1_U144 |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_14s_15_4_1_U145 |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U100   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U101   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U102   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U103   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U104   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U105   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U106   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U107   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U108   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U109   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U110   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U111   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U112   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U113   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U114   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U115   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U116   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U117   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U118   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U119   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U120   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U121   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U122   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U123   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U124   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U125   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U126   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U127   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U128   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U129   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U130   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U131   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U132   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U133   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U76    |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U77    |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U78    |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U79    |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U80    |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U81    |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U82    |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U83    |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U84    |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U85    |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U86    |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U87    |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U88    |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U89    |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U90    |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U91    |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U92    |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U93    |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U94    |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U95    |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U96    |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U97    |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U98    |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_8s_9_4_1_U99    |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_9s_10_4_1_U140  |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_9s_9_4_1_U134   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_9s_9_4_1_U135   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_9s_9_4_1_U136   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_9s_9_4_1_U137   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_9s_9_4_1_U138   |      |       |     |      |      |     |        |      |         |          |        |
|       mac_muladd_4s_4s_9s_9_4_1_U139   |      |       |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                      | 262  | 233   |     |      |      |     |        |      |         |          |        |
|   data_stream_U                        | 265  | 1033  |     |      |      |     |        |      |         |          |        |
|   entry_proc_U0                        |      |       |     |      |      |     |        |      |         |          |        |
|   load_and_unpack_U0                   | 118  | 130   |     |      |      |     |        |      |         |          |        |
|     (load_and_unpack_U0)               | 24   | 76    |     |      |      |     |        |      |         |          |        |
|   result_c_U                           |      |       |     |      |      |     |        |      |         |          |        |
|   result_stream_U                      |      |       |     |      |      |     |        |      |         |          |        |
|   rounds_c1_U                          | 22   | 70    |     |      |      |     |        |      |         |          |        |
|   rounds_c_U                           | 42   | 70    |     |      |      |     |        |      |         |          |        |
|   start_for_compute_U0_U               |      |       |     |      |      |     |        |      |         |          |        |
|   start_for_store_result_U0_U          |      |       |     |      |      |     |        |      |         |          |        |
|   store_result_U0                      | 127  | 187   |     |      |      |     |        |      |         |          |        |
|     (store_result_U0)                  | 53   | 136   |     |      |      |     |        |      |         |          |        |
|   weight_stream_U                      | 265  | 1033  |     |      |      |     |        |      |         |          |        |
+----------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.46%  | OK     |
| FD                                                        | 50%       | 1.85%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.28%  | OK     |
| CARRY8                                                    | 25%       | 1.04%  | OK     |
| MUXF7                                                     | 15%       | 0.18%  | OK     |
| DSP                                                       | 80%       | 2.30%  | OK     |
| RAMB/FIFO                                                 | 80%       | 1.64%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 1.97%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 5139      | 163    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.23   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                           | ENDPOINT PIN                                                              | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                          |                                                                           |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 1.429 | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg/C | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][42]/CE |            3 |       1024 |          3.465 |          0.315 |        3.150 |
| Path2 | 1.429 | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg/C | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][47]/CE |            3 |       1024 |          3.465 |          0.315 |        3.150 |
| Path3 | 1.431 | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg/C | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][39]/CE |            3 |       1024 |          3.463 |          0.315 |        3.148 |
| Path4 | 1.431 | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg/C | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][43]/CE |            3 |       1024 |          3.463 |          0.315 |        3.148 |
| Path5 | 1.442 | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg/C | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][64]/CE |            3 |       1024 |          3.453 |          0.315 |        3.138 |
+-------+-------+----------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------------------------------------------------------------------------+---------------------+
    | Path1 Cells                                                                                              | Primitive Type      |
    +----------------------------------------------------------------------------------------------------------+---------------------+
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][42]                                   | REGISTER.SDR.FDRE   |
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][47]                                   | REGISTER.SDR.FDRE   |
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][39]                                   | REGISTER.SDR.FDRE   |
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][43]                                   | REGISTER.SDR.FDRE   |
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][64]                                   | REGISTER.SDR.FDRE   |
    +----------------------------------------------------------------------------------------------------------+---------------------+

    +----------------------------------------------------------------------------------------------------------+---------------------+
    | Path2 Cells                                                                                              | Primitive Type      |
    +----------------------------------------------------------------------------------------------------------+---------------------+
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][42]                                   | REGISTER.SDR.FDRE   |
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][47]                                   | REGISTER.SDR.FDRE   |
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][39]                                   | REGISTER.SDR.FDRE   |
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][43]                                   | REGISTER.SDR.FDRE   |
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][64]                                   | REGISTER.SDR.FDRE   |
    +----------------------------------------------------------------------------------------------------------+---------------------+

    +----------------------------------------------------------------------------------------------------------+---------------------+
    | Path3 Cells                                                                                              | Primitive Type      |
    +----------------------------------------------------------------------------------------------------------+---------------------+
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][42]                                   | REGISTER.SDR.FDRE   |
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][47]                                   | REGISTER.SDR.FDRE   |
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][39]                                   | REGISTER.SDR.FDRE   |
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][43]                                   | REGISTER.SDR.FDRE   |
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][64]                                   | REGISTER.SDR.FDRE   |
    +----------------------------------------------------------------------------------------------------------+---------------------+

    +----------------------------------------------------------------------------------------------------------+---------------------+
    | Path4 Cells                                                                                              | Primitive Type      |
    +----------------------------------------------------------------------------------------------------------+---------------------+
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][42]                                   | REGISTER.SDR.FDRE   |
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][47]                                   | REGISTER.SDR.FDRE   |
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][39]                                   | REGISTER.SDR.FDRE   |
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][43]                                   | REGISTER.SDR.FDRE   |
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][64]                                   | REGISTER.SDR.FDRE   |
    +----------------------------------------------------------------------------------------------------------+---------------------+

    +----------------------------------------------------------------------------------------------------------+---------------------+
    | Path5 Cells                                                                                              | Primitive Type      |
    +----------------------------------------------------------------------------------------------------------+---------------------+
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][42]                                   | REGISTER.SDR.FDRE   |
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][47]                                   | REGISTER.SDR.FDRE   |
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][39]                                   | REGISTER.SDR.FDRE   |
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][43]                                   | REGISTER.SDR.FDRE   |
    | WEIGHT_BUS_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg                                                   | REGISTER.SDR.FDRE   |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/mem_reg_0_i_2__0                  | CLB.LUT.LUT5        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0            | CLB.LUT.LUT3        |
    | load_and_unpack_U0/grp_load_and_unpack_Pipeline_round_data_load_fu_110/SRL_SIG[0][511]_i_1__0_bufg_place | CLOCK.BUFFER.BUFGCE |
    | weight_stream_U/U_naive_dot_fifo_w512_d2_S_ShiftReg/SRL_SIG_reg[1][64]                                   | REGISTER.SDR.FDRE   |
    +----------------------------------------------------------------------------------------------------------+---------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------+
| Report Type              | Report Location                                                   |
+--------------------------+-------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/naive_dot_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/naive_dot_failfast_routed.rpt                 |
| power                    | impl/verilog/report/naive_dot_power_routed.rpt                    |
| status                   | impl/verilog/report/naive_dot_status_routed.rpt                   |
| timing                   | impl/verilog/report/naive_dot_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/naive_dot_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/naive_dot_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/naive_dot_utilization_hierarchical_routed.rpt |
+--------------------------+-------------------------------------------------------------------+


