--------------------------------------------------------------------------------
Running performance on file test\p2B_accum_sun_mask.ps
-------------------- NV40 --------------------
Target: GeForce 6800 Ultra (NV40) :: Unified Compiler: v65.04
IPU0 ------ Simplified schedule: --------

Pass |  Unit  |  uOp |  PC:  Op
-----+--------+------+-------------------------
   1 |   SCT0 |  div |   0:  TEXh h0, f[TEX0], TEX0;
     |    TEX |  tex |   0:  TEXh h0, f[TEX0], TEX0;
     |   SCB0 |  dp3 |   1:  DP3h h0.x, const, h0;
     |        |      |
   2 | SCB0/1 |  mad |   3:  MADh h0, h0.wwww, h0.xxxx, const.xxxx;

Pass   SCT  TEX  SCB
   1:  50% 100%  75%
   2:   0%   0% 100%

MEAN:  25%  50%  87%

Pass   SCT0  SCT1   TEX  SCB0  SCB1
   1:  100%    0%  100%  100%    0%
   2:    0%    0%    0%  100%  100%

MEAN:   50%    0%   50%  100%   50%
Cycles: 2.00 :: R Regs Used: 1 :: R Regs Max Index (0 based): 0
--------------------------------------------------------------------------------
Running performance on file test\p2b_accum_sun_mask.ps
-------------------- NV40 --------------------
Target: GeForce 6800 Ultra (NV40) :: Unified Compiler: v77.72
Cycles: 2.00 :: R Regs Used: 1 :: R Regs Max Index (0 based): 0
Pixel throughput (assuming 1 cycle texture lookup) 3.20 GP/s
--------------------------------------------------------------------------------
Running performance on file test\p2b_accum_sun_mask.ps
-------------------- G70 --------------------
Target: GeForce 7800 GTX (G70) :: Unified Compiler: v77.72
Cycles: 2.00 :: R Regs Used: 1 :: R Regs Max Index (0 based): 0
Pixel throughput (assuming 1 cycle texture lookup) 5.16 GP/s
