// Seed: 3619820470
module module_0 (
    output tri1 id_0,
    output tri0 void id_1
);
  logic id_11;
  tri   id_12;
  assign id_9 = id_11 & ~1'b0 - id_12;
  wire id_13;
  assign id_11 = {((1'd0)) {'b0}};
  assign module_1.id_3 = 0;
  for (id_14 = -1; -1; id_11 = 1) wire id_15;
  id_16 :
  assert property (@(negedge 1 or posedge 1 or 1) id_5)
  else
    `define pp_3 0
  wire id_18;
  assign id_9  = id_3;
  assign id_11 = id_4;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output wire id_2,
    output wor id_3,
    output supply1 id_4,
    input tri0 id_5,
    output wor id_6,
    input tri id_7
);
  if (id_0) assign id_1 = id_7;
  module_0 modCall_1 (
      id_2,
      id_6
  );
endmodule
