Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec 17 12:44:08 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  85          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (85)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (172)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (85)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: CLK_top (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: inst_DivisorReloj/clk_temp_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_temporizador/fin_tiempo_s_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (172)
--------------------------------------------------
 There are 172 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  183          inf        0.000                      0                  183           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           183 Endpoints
Min Delay           183 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_top[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.441ns  (logic 4.504ns (53.365%)  route 3.936ns (46.635%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/Q
                         net (fo=43, routed)          0.841     1.260    inst_controlador_nivel/Q[2]
    SLICE_X0Y87          LUT3 (Prop_lut3_I1_O)        0.327     1.587 r  inst_controlador_nivel/display_top_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.095     4.682    display_top_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758     8.441 r  display_top_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.441    display_top[5]
    R10                                                               r  display_top[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_top[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.286ns  (logic 4.498ns (54.290%)  route 3.787ns (45.710%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/Q
                         net (fo=43, routed)          1.133     1.552    inst_controlador_nivel/Q[2]
    SLICE_X0Y83          LUT3 (Prop_lut3_I1_O)        0.326     1.878 r  inst_controlador_nivel/display_top_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.655     4.532    display_top_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753     8.286 r  display_top_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.286    display_top[3]
    K13                                                               r  display_top[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_top[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.259ns  (logic 4.525ns (54.791%)  route 3.734ns (45.209%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/Q
                         net (fo=43, routed)          1.133     1.552    inst_controlador_nivel/Q[2]
    SLICE_X0Y83          LUT3 (Prop_lut3_I1_O)        0.326     1.878 r  inst_controlador_nivel/display_top_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.601     4.479    display_top_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.780     8.259 r  display_top_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.259    display_top[6]
    T10                                                               r  display_top[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.914ns  (logic 4.277ns (54.041%)  route 3.637ns (45.959%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/Q
                         net (fo=43, routed)          1.133     1.552    inst_controlador_nivel/Q[2]
    SLICE_X0Y83          LUT3 (Prop_lut3_I2_O)        0.297     1.849 r  inst_controlador_nivel/display_top_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.504     4.353    display_top_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.914 r  display_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.914    display_top[1]
    T11                                                               r  display_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.873ns  (logic 4.489ns (57.023%)  route 3.383ns (42.977%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/Q
                         net (fo=43, routed)          1.511     1.930    inst_controlador_nivel/Q[2]
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.325     2.255 r  inst_controlador_nivel/display_top_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.872     4.127    display_top_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.745     7.873 r  display_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.873    display_top[0]
    L18                                                               r  display_top[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_top[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.635ns  (logic 4.114ns (53.880%)  route 3.521ns (46.120%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  inst_controlador_nivel/FSM_sequential_estado_actual_reg[1]/Q
                         net (fo=42, routed)          1.398     1.854    inst_controlador_nivel/Q[1]
    SLICE_X5Y85          LUT3 (Prop_lut3_I1_O)        0.124     1.978 r  inst_controlador_nivel/display_top_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.123     4.101    display_top_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.635 r  display_top_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.635    display_top[2]
    P15                                                               r  display_top[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_CondeSec/elemento_s_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_top[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.411ns  (logic 4.133ns (55.765%)  route 3.278ns (44.235%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE                         0.000     0.000 r  inst_CondeSec/elemento_s_reg[2]/C
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inst_CondeSec/elemento_s_reg[2]/Q
                         net (fo=4, routed)           1.003     1.459    inst_DLS/led_top[1][0]
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.124     1.583 r  inst_DLS/led_top_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.276     3.858    led_top_OBUF[3]
    J13                  OBUF (Prop_obuf_I_O)         3.553     7.411 r  led_top_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.411    led_top[3]
    J13                                                               r  led_top[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_CondeSec/elemento_s_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.391ns  (logic 4.100ns (55.475%)  route 3.291ns (44.525%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE                         0.000     0.000 r  inst_CondeSec/elemento_s_reg[0]/C
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  inst_CondeSec/elemento_s_reg[0]/Q
                         net (fo=4, routed)           0.682     1.138    inst_DLS/led_top[1][2]
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.124     1.262 r  inst_DLS/led_top_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.609     3.871    led_top_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.391 r  led_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.391    led_top[1]
    H17                                                               r  led_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_CondeSec/elemento_s_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_top[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.228ns  (logic 4.357ns (60.277%)  route 2.871ns (39.723%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE                         0.000     0.000 r  inst_CondeSec/elemento_s_reg[2]/C
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  inst_CondeSec/elemento_s_reg[2]/Q
                         net (fo=4, routed)           1.003     1.459    inst_DLS/led_top[1][0]
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.146     1.605 r  inst_DLS/led_top_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.868     3.473    led_top_OBUF[4]
    N14                  OBUF (Prop_obuf_I_O)         3.755     7.228 r  led_top_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.228    led_top[4]
    N14                                                               r  led_top[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_top[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.150ns  (logic 4.209ns (58.868%)  route 2.941ns (41.132%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/Q
                         net (fo=43, routed)          0.841     1.260    inst_controlador_nivel/Q[2]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.297     1.557 r  inst_controlador_nivel/display_top_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.100     3.657    display_top_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.150 r  display_top_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.150    display_top[4]
    K16                                                               r  display_top[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_Control_Juego/FSM_onehot_nxt_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_Control_Juego/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  inst_Control_Juego/FSM_onehot_nxt_state_reg[2]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  inst_Control_Juego/FSM_onehot_nxt_state_reg[2]/Q
                         net (fo=2, routed)           0.131     0.259    inst_Control_Juego/FSM_onehot_nxt_state_reg_n_0_[2]
    SLICE_X0Y87          FDCE                                         r  inst_Control_Juego/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_DivisorReloj/contador_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_DivisorReloj/contador_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.186ns (69.515%)  route 0.082ns (30.485%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE                         0.000     0.000 r  inst_DivisorReloj/contador_reg[2]/C
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_DivisorReloj/contador_reg[2]/Q
                         net (fo=8, routed)           0.082     0.223    inst_DivisorReloj/contador[2]
    SLICE_X52Y98         LUT6 (Prop_lut6_I1_O)        0.045     0.268 r  inst_DivisorReloj/contador[6]_i_1/O
                         net (fo=1, routed)           0.000     0.268    inst_DivisorReloj/p_1_in[6]
    SLICE_X52Y98         FDRE                                         r  inst_DivisorReloj/contador_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Control_Juego/FSM_onehot_nxt_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            inst_Control_Juego/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDPE                         0.000     0.000 r  inst_Control_Juego/FSM_onehot_nxt_state_reg[0]/C
    SLICE_X0Y87          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  inst_Control_Juego/FSM_onehot_nxt_state_reg[0]/Q
                         net (fo=2, routed)           0.129     0.270    inst_Control_Juego/FSM_onehot_nxt_state_reg_n_0_[0]
    SLICE_X1Y87          FDPE                                         r  inst_Control_Juego/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_sync/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_sync/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  inst_sync/sreg_reg[0]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  inst_sync/sreg_reg[0]/Q
                         net (fo=1, routed)           0.110     0.274    inst_sync/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  inst_sync/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Control_Juego/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            inst_Control_Juego/enable_CN_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.339%)  route 0.139ns (49.661%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDPE                         0.000     0.000 r  inst_Control_Juego/FSM_onehot_state_reg[0]/C
    SLICE_X1Y87          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  inst_Control_Juego/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.139     0.280    inst_Control_Juego/Q[0]
    SLICE_X0Y86          FDRE                                         r  inst_Control_Juego/enable_CN_s_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Control_Juego/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            inst_Control_Juego/FSM_onehot_nxt_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDPE                         0.000     0.000 r  inst_Control_Juego/FSM_onehot_state_reg[0]/C
    SLICE_X1Y87          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  inst_Control_Juego/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.121     0.262    inst_Control_Juego/Q[0]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.045     0.307 r  inst_Control_Juego/FSM_onehot_nxt_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.307    inst_Control_Juego/FSM_onehot_nxt_state[1]_i_1_n_0
    SLICE_X0Y87          FDCE                                         r  inst_Control_Juego/FSM_onehot_nxt_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Control_Juego/FSM_onehot_nxt_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_Control_Juego/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE                         0.000     0.000 r  inst_Control_Juego/FSM_onehot_nxt_state_reg[1]/C
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_Control_Juego/FSM_onehot_nxt_state_reg[1]/Q
                         net (fo=2, routed)           0.174     0.315    inst_Control_Juego/FSM_onehot_nxt_state_reg_n_0_[1]
    SLICE_X1Y87          FDCE                                         r  inst_Control_Juego/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_CondeSec/flag_primero_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_CondeSec/indice_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.590%)  route 0.182ns (56.410%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE                         0.000     0.000 r  inst_CondeSec/flag_primero_reg/C
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_CondeSec/flag_primero_reg/Q
                         net (fo=6, routed)           0.182     0.323    inst_CondeSec/flag_primero
    SLICE_X4Y89          FDCE                                         r  inst_CondeSec/indice_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_CondeSec/flag_primero_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_CondeSec/indice_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.590%)  route 0.182ns (56.410%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE                         0.000     0.000 r  inst_CondeSec/flag_primero_reg/C
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_CondeSec/flag_primero_reg/Q
                         net (fo=6, routed)           0.182     0.323    inst_CondeSec/flag_primero
    SLICE_X4Y89          FDCE                                         r  inst_CondeSec/indice_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Control_Juego/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_Control_Juego/enable_ContS_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (43.008%)  route 0.187ns (56.992%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDCE                         0.000     0.000 r  inst_Control_Juego/FSM_onehot_state_reg[1]/C
    SLICE_X1Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_Control_Juego/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.187     0.328    inst_Control_Juego/enable_ContS_s
    SLICE_X4Y87          FDRE                                         r  inst_Control_Juego/enable_ContS_s_reg/D
  -------------------------------------------------------------------    -------------------





