
*** Running vivado
    with args -log halfbandEven.vds -m64 -mode batch -messageDb vivado.pb -notrace -source halfbandEven.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source halfbandEven.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'halfbandEven' generated file not found 'c:/modem/vivado/xc7k160t-IP/halfbandEven/halfbandEven.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'halfbandEven' generated file not found 'c:/modem/vivado/xc7k160t-IP/halfbandEven/halfbandEven_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'halfbandEven' generated file not found 'c:/modem/vivado/xc7k160t-IP/halfbandEven/halfbandEven_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'halfbandEven' generated file not found 'c:/modem/vivado/xc7k160t-IP/halfbandEven/halfbandEven_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'halfbandEven' generated file not found 'c:/modem/vivado/xc7k160t-IP/halfbandEven/halfbandEven_funcsim.vhdl'. Please regenerate to continue.
Command: synth_design -top halfbandEven -part xc7k160tfbg676-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 254.227 ; gain = 74.793
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'halfbandEven' [c:/modem/vivado/xc7k160t-IP/halfbandEven/synth/halfbandEven.vhd:73]
INFO: [Synth 8-3491] module 'fir_compiler_v7_2' declared at 'c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2.vhd:109' bound to instance 'U0' of component 'fir_compiler_v7_2' [c:/modem/vivado/xc7k160t-IP/halfbandEven/synth/halfbandEven.vhd:198]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2.vhd:234]
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_viv' declared at 'c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:59566' bound to instance 'i_synth' of component 'fir_compiler_v7_2_viv' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2.vhd:240]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_viv' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:59703]
INFO: [Synth 8-3491] module 'single_rate' declared at 'c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:14881' bound to instance 'i_single_rate' of component 'single_rate' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:59713]
INFO: [Synth 8-638] synthesizing module 'single_rate' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:15009]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:15277]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:15277]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:15279]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:15310]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:15310]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:15310]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave' [c:/modem/vivado/xc7k160t-IP/halfbandEven/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at 'c:/modem/vivado/xc7k160t-IP/halfbandEven/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2412' bound to instance 'fifo0' of component 'glb_srl_fifo' [c:/modem/vivado/xc7k160t-IP/halfbandEven/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2928]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo' [c:/modem/vivado/xc7k160t-IP/halfbandEven/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/halfbandEven/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2512]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/halfbandEven/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2512]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/halfbandEven/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2512]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/halfbandEven/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2512]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/halfbandEven/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2512]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/modem/vivado/xc7k160t-IP/halfbandEven/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2512]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo' (1#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave' (2#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:15610]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:15623]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:15625]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:15665]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:15682]
INFO: [Synth 8-638] synthesizing module 'delay' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay' (3#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:15957]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (3#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (3#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (3#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10449]
INFO: [Synth 8-506] null port 'ADDR_IN' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10436]
INFO: [Synth 8-506] null port 'ADDR_OUT' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10438]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10457]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay' (4#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10449]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16178]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16229]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16230]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16178]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16218]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16219]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16178]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16218]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16219]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16178]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16218]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16219]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16178]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16218]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16219]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16178]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16218]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16219]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16178]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16218]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16219]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16178]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16218]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16219]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16178]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16218]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16219]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:5847]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:5864]
INFO: [Synth 8-638] synthesizing module 'filt_mem' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12544]
INFO: [Synth 8-506] null port 'ADDRA' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12526]
INFO: [Synth 8-506] null port 'ADDRB' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12531]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12558]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12563]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12573]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12586]
INFO: [Synth 8-638] synthesizing module 'sp_mem' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7816]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7802]
INFO: [Synth 8-256] done synthesizing module 'sp_mem' (5#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7816]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized0' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7816]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7802]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized0' (5#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7816]
INFO: [Synth 8-256] done synthesizing module 'filt_mem' (6#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized0' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12544]
INFO: [Synth 8-506] null port 'ADDRA' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12526]
INFO: [Synth 8-506] null port 'ADDRB' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12531]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12558]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12563]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12573]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12586]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized1' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7816]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7802]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized1' (6#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7816]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized2' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7816]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7802]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized2' (6#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7816]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized0' (6#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized1' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12544]
INFO: [Synth 8-506] null port 'ADDRA' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12526]
INFO: [Synth 8-506] null port 'ADDRB' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12531]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12558]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12563]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12573]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12586]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized3' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7816]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7802]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized3' (6#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7816]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized4' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7816]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7802]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized4' (6#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7816]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized1' (6#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized2' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12544]
INFO: [Synth 8-506] null port 'ADDRA' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12526]
INFO: [Synth 8-506] null port 'ADDRB' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12531]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12558]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12563]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12573]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12586]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized5' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7816]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7802]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized5' (6#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7816]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized6' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7816]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7802]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized6' (6#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7816]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized2' (6#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized3' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12544]
INFO: [Synth 8-506] null port 'ADDRA' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12526]
INFO: [Synth 8-506] null port 'ADDRB' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12531]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12558]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12563]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12566]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12566]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12573]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12586]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12588]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12591]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized7' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7816]
INFO: [Synth 8-506] null port 'ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7802]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized7' (6#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:7816]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized3' (6#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'buff' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9448]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9439]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (6#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'buff' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9448]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized0' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9448]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9439]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized0' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9448]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized1' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9448]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9439]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized1' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9448]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized2' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9448]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9439]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized15' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized15' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized2' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9448]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized3' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9448]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9439]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized16' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized16' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized3' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9448]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized4' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9448]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9439]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized17' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized17' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized4' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9448]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized5' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9448]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9439]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized18' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized18' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized5' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9448]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized6' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9448]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9439]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized19' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized19' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized6' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9448]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized7' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9448]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9439]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized20' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized20' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized7' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:9448]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16886]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:11691]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized21' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized21' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized22' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized22' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized23' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized23' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized24' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized24' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-638] synthesizing module 'calc' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10912]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized25' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized25' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized26' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized26' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized27' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized27' (7#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-113] binding component instance 'i_dsp48e1' to cell 'DSP48E1' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:11133]
INFO: [Synth 8-256] done synthesizing module 'calc' (8#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:10912]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add' (9#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:11691]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16886]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16886]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16886]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16886]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16886]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16886]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16886]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16886]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized0' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:11691]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized28' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized28' (9#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized29' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized29' (9#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized30' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized30' (9#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized31' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized31' (9#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized32' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized32' (9#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized0' (9#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:11691]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized33' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized33' (9#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:8887]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:19592]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:19599]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:19620]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:19626]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:19637]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:19651]
INFO: [Synth 8-3919] null assignment ignored [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:19655]
INFO: [Synth 8-3936] Found unconnected internal register 'g_parallel.g_paths[0].p_path_out_reg[0][fab]' and it is trimmed from '48' to '29' bits. [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16982]
INFO: [Synth 8-256] done synthesizing module 'single_rate' (10#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:15009]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_viv' (11#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:59703]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2' (12#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'halfbandEven' (13#1) [c:/modem/vivado/xc7k160t-IP/halfbandEven/synth/halfbandEven.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 315.320 ; gain = 135.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \g_parallel.g_cntrl[0].g_sym_cntrl.i_delay :CNTRL_IN[4] to constant 0 [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16123]
INFO: [Synth 8-3295] tying undriven pin \g_parallel.g_cntrl[0].g_sym_cntrl.i_delay :CNTRL_IN[3] to constant 0 [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16123]
INFO: [Synth 8-3295] tying undriven pin \g_parallel.g_cntrl[1].g_sym_cntrl.i_delay :CNTRL_IN[4] to constant 0 [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16123]
INFO: [Synth 8-3295] tying undriven pin \g_parallel.g_cntrl[1].g_sym_cntrl.i_delay :CNTRL_IN[3] to constant 0 [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:16123]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 315.320 ; gain = 135.887
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tfbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/modem/vivado/xc7k160t-IP/halfbandEven/halfbandEven_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/modem/vivado/xc7k160t-IP/halfbandEven/halfbandEven_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/modem/vivado/xc7k160t-IP/managed_ip_project/managed_ip_project.runs/halfbandEven_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/modem/vivado/xc7k160t-IP/managed_ip_project/managed_ip_project.runs/halfbandEven_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 586.930 ; gain = 0.078
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 586.930 ; gain = 407.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 586.930 ; gain = 407.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/modem/vivado/xc7k160t-IP/managed_ip_project/managed_ip_project.runs/halfbandEven_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 586.930 ; gain = 407.496
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'g_events_if.event_s_data_tlast_unexpected_reg' into 'g_events_if.event_s_data_tlast_missing_reg' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:19461]
INFO: [Synth 8-4471] merging register 'g_events_if.event_s_data_chanid_incorrect_reg' into 'g_events_if.event_s_data_tlast_missing_reg' [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:19462]
INFO: [Synth 8-3936] Found unconnected internal register 'g_parallel.we_gen_algn_reg' and it is trimmed from '3' to '2' bits. [c:/modem/vivado/xc7k160t-IP/halfbandEven/fir_compiler_v7_2/hdl/fir_compiler_v7_2_vh_rfs.vhd:15723]
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 586.930 ; gain = 407.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 586.930 ; gain = 407.496
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 586.930 ; gain = 407.496
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 586.930 ; gain = 407.496

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 586.930 ; gain = 407.496
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 586.930 ; gain = 407.496

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 586.930 ; gain = 407.496
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 612.492 ; gain = 433.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 615.383 ; gain = 435.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (aempty_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (not_aempty_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_parallel.g_cntrl[7].g_sym_cntrl.g_reg.cntrl_reg[7][1] ) is unused and will be removed from module fir_compiler_v7_2_viv.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_parallel.g_cntrl[6].g_sym_cntrl.g_reg.cntrl_reg[6][1] ) is unused and will be removed from module fir_compiler_v7_2_viv.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_parallel.g_cntrl[5].g_sym_cntrl.g_reg.cntrl_reg[5][1] ) is unused and will be removed from module fir_compiler_v7_2_viv.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_parallel.g_cntrl[4].g_sym_cntrl.g_reg.cntrl_reg[4][1] ) is unused and will be removed from module fir_compiler_v7_2_viv.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_parallel.g_cntrl[3].g_sym_cntrl.g_reg.cntrl_reg[3][1] ) is unused and will be removed from module fir_compiler_v7_2_viv.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_parallel.g_cntrl[2].g_sym_cntrl.g_reg.cntrl_reg[2][1] ) is unused and will be removed from module fir_compiler_v7_2_viv.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_parallel.g_cntrl[1].g_sym_cntrl.g_reg.cntrl_reg[1][1] ) is unused and will be removed from module fir_compiler_v7_2_viv.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_parallel.flush_sym_data_reg ) is unused and will be removed from module fir_compiler_v7_2_viv.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_parallel.i_cntrl_sym_buff_sclr/gen_reg.d_reg_reg[0] ) is unused and will be removed from module fir_compiler_v7_2_viv.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_parallel.we_gen_reg ) is unused and will be removed from module fir_compiler_v7_2_viv.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg ) is unused and will be removed from module fir_compiler_v7_2_viv.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_events_if.event_s_data_tlast_missing_reg ) is unused and will be removed from module fir_compiler_v7_2_viv.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_parallel.rfd_int_reg ) is unused and will be removed from module fir_compiler_v7_2_viv.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_parallel.sclr_cntrl_algn_reg[0] ) is unused and will be removed from module fir_compiler_v7_2_viv.
INFO: [Synth 8-3332] Sequential element (rd_avail_2_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (rd_valid_2_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (full_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (afull_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (not_full_1_reg) is unused and will be removed from module glb_srl_fifo.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 639.031 ; gain = 459.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 639.031 ; gain = 459.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 639.031 ; gain = 459.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 639.031 ; gain = 459.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 639.031 ; gain = 459.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 639.031 ; gain = 459.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     9|
|2     |LUT1    |     3|
|3     |LUT2    |    13|
|4     |LUT3    |     5|
|5     |LUT4    |     7|
|6     |LUT5    |     4|
|7     |LUT6    |    13|
|8     |MUXF7   |     1|
|9     |SRL16E  |   289|
|10    |FDRE    |   562|
|11    |FDSE    |     8|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 639.031 ; gain = 459.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 639.031 ; gain = 161.723
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 639.031 ; gain = 459.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/modem/vivado/xc7k160t-IP/halfbandEven/halfbandEven_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/modem/vivado/xc7k160t-IP/halfbandEven/halfbandEven_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
299 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 639.031 ; gain = 433.332
INFO: [Coretcl 2-1174] Renamed 82 cell refs.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 639.031 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 29 15:44:01 2015...
