[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ComplexEscaped/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ComplexEscaped/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<81> s<80> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<13> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<13> s<12> l<1:8> el<1:11>
n<> u<4> t<PortDir_Out> p<9> s<8> l<1:12> el<1:18>
n<> u<5> t<String_type> p<6> l<1:19> el<1:25>
n<> u<6> t<Data_type> p<7> c<5> l<1:19> el<1:25>
n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<1:19> el<1:25>
n<> u<8> t<Net_port_type> p<9> c<7> l<1:19> el<1:25>
n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<1:12> el<1:25>
n<o> u<10> t<StringConst> p<11> l<1:26> el<1:27>
n<> u<11> t<Ansi_port_declaration> p<12> c<9> l<1:12> el<1:27>
n<> u<12> t<List_of_port_declarations> p<13> c<11> l<1:11> el<1:28>
n<> u<13> t<Module_ansi_header> p<39> c<2> s<37> l<1:1> el<1:29>
n<o> u<14> t<StringConst> p<15> l<3:7> el<3:8>
n<> u<15> t<Ps_or_hierarchical_identifier> p<18> c<14> s<17> l<3:7> el<3:8>
n<> u<16> t<Bit_select> p<17> l<3:9> el<3:9>
n<> u<17> t<Select> p<18> c<16> l<3:9> el<3:9>
n<> u<18> t<Variable_lvalue> p<24> c<15> s<19> l<3:7> el<3:8>
n<> u<19> t<AssignOp_Assign> p<24> s<23> l<3:9> el<3:10>
n<"\\/ _| __| | '_ \\ / _` / "> u<20> t<StringLiteral> p<21> l<3:11> el<3:47>
n<> u<21> t<Primary_literal> p<22> c<20> l<3:11> el<3:47>
n<> u<22> t<Primary> p<23> c<21> l<3:11> el<3:47>
n<> u<23> t<Expression> p<24> c<22> l<3:11> el<3:47>
n<> u<24> t<Operator_assignment> p<25> c<18> l<3:7> el<3:47>
n<> u<25> t<Blocking_assignment> p<26> c<24> l<3:7> el<3:47>
n<> u<26> t<Statement_item> p<27> c<25> l<3:7> el<3:48>
n<> u<27> t<Statement> p<28> c<26> l<3:7> el<3:48>
n<> u<28> t<Statement_or_null> p<30> c<27> s<29> l<3:7> el<3:48>
n<> u<29> t<END> p<30> l<4:4> el<4:7>
n<> u<30> t<Seq_block> p<31> c<28> l<2:12> el<4:7>
n<> u<31> t<Statement_item> p<32> c<30> l<2:12> el<4:7>
n<> u<32> t<Statement> p<33> c<31> l<2:12> el<4:7>
n<> u<33> t<Statement_or_null> p<34> c<32> l<2:12> el<4:7>
n<> u<34> t<Initial_construct> p<35> c<33> l<2:4> el<4:7>
n<> u<35> t<Module_common_item> p<36> c<34> l<2:4> el<4:7>
n<> u<36> t<Module_or_generate_item> p<37> c<35> l<2:4> el<4:7>
n<> u<37> t<Non_port_module_item> p<39> c<36> s<38> l<2:4> el<4:7>
n<> u<38> t<ENDMODULE> p<39> l<5:1> el<5:10>
n<> u<39> t<Module_declaration> p<40> c<13> l<1:1> el<5:10>
n<> u<40> t<Description> p<80> c<39> s<79> l<1:1> el<5:10>
n<module> u<41> t<Module_keyword> p<52> s<42> l<6:1> el<6:7>
n<top> u<42> t<StringConst> p<52> s<51> l<6:8> el<6:11>
n<> u<43> t<PortDir_Out> p<48> s<47> l<6:12> el<6:18>
n<> u<44> t<String_type> p<45> l<6:19> el<6:25>
n<> u<45> t<Data_type> p<46> c<44> l<6:19> el<6:25>
n<> u<46> t<Data_type_or_implicit> p<47> c<45> l<6:19> el<6:25>
n<> u<47> t<Net_port_type> p<48> c<46> l<6:19> el<6:25>
n<> u<48> t<Net_port_header> p<50> c<43> s<49> l<6:12> el<6:25>
n<o> u<49> t<StringConst> p<50> l<6:26> el<6:27>
n<> u<50> t<Ansi_port_declaration> p<51> c<48> l<6:12> el<6:27>
n<> u<51> t<List_of_port_declarations> p<52> c<50> l<6:11> el<6:28>
n<> u<52> t<Module_ansi_header> p<78> c<41> s<76> l<6:1> el<6:29>
n<o> u<53> t<StringConst> p<54> l<8:7> el<8:8>
n<> u<54> t<Ps_or_hierarchical_identifier> p<57> c<53> s<56> l<8:7> el<8:8>
n<> u<55> t<Bit_select> p<56> l<8:9> el<8:9>
n<> u<56> t<Select> p<57> c<55> l<8:9> el<8:9>
n<> u<57> t<Variable_lvalue> p<63> c<54> s<58> l<8:7> el<8:8>
n<> u<58> t<AssignOp_Assign> p<63> s<62> l<8:9> el<8:10>
n<"\\/ _| __| | '_ \\ / _` / "> u<59> t<StringLiteral> p<60> l<8:11> el<8:47>
n<> u<60> t<Primary_literal> p<61> c<59> l<8:11> el<8:47>
n<> u<61> t<Primary> p<62> c<60> l<8:11> el<8:47>
n<> u<62> t<Expression> p<63> c<61> l<8:11> el<8:47>
n<> u<63> t<Operator_assignment> p<64> c<57> l<8:7> el<8:47>
n<> u<64> t<Blocking_assignment> p<65> c<63> l<8:7> el<8:47>
n<> u<65> t<Statement_item> p<66> c<64> l<8:7> el<8:48>
n<> u<66> t<Statement> p<67> c<65> l<8:7> el<8:48>
n<> u<67> t<Statement_or_null> p<69> c<66> s<68> l<8:7> el<8:48>
n<> u<68> t<END> p<69> l<9:4> el<9:7>
n<> u<69> t<Seq_block> p<70> c<67> l<7:12> el<9:7>
n<> u<70> t<Statement_item> p<71> c<69> l<7:12> el<9:7>
n<> u<71> t<Statement> p<72> c<70> l<7:12> el<9:7>
n<> u<72> t<Statement_or_null> p<73> c<71> l<7:12> el<9:7>
n<> u<73> t<Initial_construct> p<74> c<72> l<7:4> el<9:7>
n<> u<74> t<Module_common_item> p<75> c<73> l<7:4> el<9:7>
n<> u<75> t<Module_or_generate_item> p<76> c<74> l<7:4> el<9:7>
n<> u<76> t<Non_port_module_item> p<78> c<75> s<77> l<7:4> el<9:7>
n<> u<77> t<ENDMODULE> p<78> l<10:1> el<10:10>
n<> u<78> t<Module_declaration> p<79> c<52> l<6:1> el<10:10>
n<> u<79> t<Description> p<80> c<78> l<6:1> el<10:10>
n<> u<80> t<Source_text> p<81> c<40> l<1:1> el<10:10>
n<> u<81> t<Top_level_rule> c<1> l<1:1> el<13:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ComplexEscaped/dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/ComplexEscaped/dut.sv:1:1: Compile module "work@top".

[WRN:CP0334] ${SURELOG_DIR}/tests/ComplexEscaped/dut.sv:6:1: Colliding compilation unit name: "top",
             ${SURELOG_DIR}/tests/ComplexEscaped/dut.sv:1:1: previous usage.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/ComplexEscaped/dut.sv:1:1: Top level module "work@top".

[WRN:EL0505] ${SURELOG_DIR}/tests/ComplexEscaped/dut.sv:6:1: Multiply defined module "work@top",
             ${SURELOG_DIR}/tests/ComplexEscaped/dut.sv:1:1: previous definition.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assignment                                             1
begin                                                  1
constant                                               1
design                                                 1
initial                                                1
logic_net                                              1
module_inst                                            2
port                                                   2
ref_obj                                                3
string_typespec                                        3
string_var                                             1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
assignment                                             2
begin                                                  2
constant                                               1
design                                                 1
initial                                                2
logic_net                                              1
module_inst                                            2
port                                                   3
ref_obj                                                5
string_typespec                                        3
string_var                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ComplexEscaped/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ComplexEscaped/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ComplexEscaped/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexEscaped/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:1:26, endln:1:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexEscaped/dut.sv, line:1:1, endln:5:10
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiPort:
  \_port: (o), line:1:26, endln:1:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexEscaped/dut.sv, line:1:1, endln:5:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o.o), line:1:26, endln:1:27
      |vpiParent:
      \_port: (o), line:1:26, endln:1:27
      |vpiName:o
      |vpiFullName:work@top.o.o
      |vpiActual:
      \_logic_net: (work@top.o), line:1:26, endln:1:27
    |vpiTypedef:
    \_string_typespec: , line:1:19, endln:1:25
  |vpiProcess:
  \_initial: , line:2:4, endln:4:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexEscaped/dut.sv, line:1:1, endln:5:10
    |vpiStmt:
    \_begin: (work@top), line:2:12, endln:4:7
      |vpiParent:
      \_initial: , line:2:4, endln:4:7
      |vpiFullName:work@top
      |vpiStmt:
      \_assignment: , line:3:7, endln:3:47
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:4:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:3:11, endln:3:47
          |vpiDecompile:"\\/ _| __| | '_ \\ / _` / "
          |vpiSize:208
          |STRING:\\/ _| __| | '_ \\ / _` / 
          |vpiConstType:6
        |vpiLhs:
        \_ref_obj: (work@top.o), line:3:7, endln:3:8
          |vpiParent:
          \_assignment: , line:3:7, endln:3:47
          |vpiName:o
          |vpiFullName:work@top.o
          |vpiActual:
          \_logic_net: (work@top.o), line:1:26, endln:1:27
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexEscaped/dut.sv, line:1:1, endln:5:10
  |vpiName:work@top
  |vpiVariables:
  \_string_var: (work@top.o), line:1:26, endln:1:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexEscaped/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_string_typespec: , line:1:19, endln:1:25
      |vpiParent:
      \_string_var: (work@top.o), line:1:26, endln:1:27
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiVisibility:1
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:1:26, endln:1:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexEscaped/dut.sv, line:1:1, endln:5:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:1:26, endln:1:27
      |vpiParent:
      \_port: (o), line:1:26, endln:1:27
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_string_var: (work@top.o), line:1:26, endln:1:27
    |vpiTypedef:
    \_string_typespec: , line:1:19, endln:1:25
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexEscaped/dut.sv, line:1:1, endln:5:10
  |vpiProcess:
  \_initial: , line:2:4, endln:4:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexEscaped/dut.sv, line:1:1, endln:5:10
    |vpiStmt:
    \_begin: (work@top), line:2:12, endln:4:7
      |vpiParent:
      \_initial: , line:2:4, endln:4:7
      |vpiFullName:work@top
      |vpiStmt:
      \_assignment: , line:3:7, endln:3:47
        |vpiParent:
        \_begin: (work@top), line:2:12, endln:4:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:3:11, endln:3:47
        |vpiLhs:
        \_ref_obj: (work@top.o), line:3:7, endln:3:8
          |vpiParent:
          \_assignment: , line:3:7, endln:3:47
          |vpiName:o
          |vpiFullName:work@top.o
          |vpiActual:
          \_string_var: (work@top.o), line:1:26, endln:1:27
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ComplexEscaped/dut.sv | ${SURELOG_DIR}/build/regression/ComplexEscaped/roundtrip/dut_000.sv | 1 | 5 |