
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cal_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401e90 <.init>:
  401e90:	stp	x29, x30, [sp, #-16]!
  401e94:	mov	x29, sp
  401e98:	bl	403674 <tigetstr@plt+0x1194>
  401e9c:	ldp	x29, x30, [sp], #16
  401ea0:	ret

Disassembly of section .plt:

0000000000401eb0 <mbrtowc@plt-0x20>:
  401eb0:	stp	x16, x30, [sp, #-16]!
  401eb4:	adrp	x16, 41d000 <tigetstr@plt+0x1ab20>
  401eb8:	ldr	x17, [x16, #4088]
  401ebc:	add	x16, x16, #0xff8
  401ec0:	br	x17
  401ec4:	nop
  401ec8:	nop
  401ecc:	nop

0000000000401ed0 <mbrtowc@plt>:
  401ed0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  401ed4:	ldr	x17, [x16]
  401ed8:	add	x16, x16, #0x0
  401edc:	br	x17

0000000000401ee0 <memcpy@plt>:
  401ee0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  401ee4:	ldr	x17, [x16, #8]
  401ee8:	add	x16, x16, #0x8
  401eec:	br	x17

0000000000401ef0 <_exit@plt>:
  401ef0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  401ef4:	ldr	x17, [x16, #16]
  401ef8:	add	x16, x16, #0x10
  401efc:	br	x17

0000000000401f00 <strtoul@plt>:
  401f00:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  401f04:	ldr	x17, [x16, #24]
  401f08:	add	x16, x16, #0x18
  401f0c:	br	x17

0000000000401f10 <strlen@plt>:
  401f10:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  401f14:	ldr	x17, [x16, #32]
  401f18:	add	x16, x16, #0x20
  401f1c:	br	x17

0000000000401f20 <fputs@plt>:
  401f20:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  401f24:	ldr	x17, [x16, #40]
  401f28:	add	x16, x16, #0x28
  401f2c:	br	x17

0000000000401f30 <mbstowcs@plt>:
  401f30:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  401f34:	ldr	x17, [x16, #48]
  401f38:	add	x16, x16, #0x30
  401f3c:	br	x17

0000000000401f40 <exit@plt>:
  401f40:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  401f44:	ldr	x17, [x16, #56]
  401f48:	add	x16, x16, #0x38
  401f4c:	br	x17

0000000000401f50 <dup@plt>:
  401f50:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  401f54:	ldr	x17, [x16, #64]
  401f58:	add	x16, x16, #0x40
  401f5c:	br	x17

0000000000401f60 <setupterm@plt>:
  401f60:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  401f64:	ldr	x17, [x16, #72]
  401f68:	add	x16, x16, #0x48
  401f6c:	br	x17

0000000000401f70 <getegid@plt>:
  401f70:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  401f74:	ldr	x17, [x16, #80]
  401f78:	add	x16, x16, #0x50
  401f7c:	br	x17

0000000000401f80 <strtoll@plt>:
  401f80:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  401f84:	ldr	x17, [x16, #88]
  401f88:	add	x16, x16, #0x58
  401f8c:	br	x17

0000000000401f90 <strtod@plt>:
  401f90:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  401f94:	ldr	x17, [x16, #96]
  401f98:	add	x16, x16, #0x60
  401f9c:	br	x17

0000000000401fa0 <geteuid@plt>:
  401fa0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  401fa4:	ldr	x17, [x16, #104]
  401fa8:	add	x16, x16, #0x68
  401fac:	br	x17

0000000000401fb0 <ttyname@plt>:
  401fb0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  401fb4:	ldr	x17, [x16, #112]
  401fb8:	add	x16, x16, #0x70
  401fbc:	br	x17

0000000000401fc0 <localtime_r@plt>:
  401fc0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  401fc4:	ldr	x17, [x16, #120]
  401fc8:	add	x16, x16, #0x78
  401fcc:	br	x17

0000000000401fd0 <putp@plt>:
  401fd0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  401fd4:	ldr	x17, [x16, #128]
  401fd8:	add	x16, x16, #0x80
  401fdc:	br	x17

0000000000401fe0 <sprintf@plt>:
  401fe0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  401fe4:	ldr	x17, [x16, #136]
  401fe8:	add	x16, x16, #0x88
  401fec:	br	x17

0000000000401ff0 <getuid@plt>:
  401ff0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  401ff4:	ldr	x17, [x16, #144]
  401ff8:	add	x16, x16, #0x90
  401ffc:	br	x17

0000000000402000 <opendir@plt>:
  402000:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402004:	ldr	x17, [x16, #152]
  402008:	add	x16, x16, #0x98
  40200c:	br	x17

0000000000402010 <strftime@plt>:
  402010:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402014:	ldr	x17, [x16, #160]
  402018:	add	x16, x16, #0xa0
  40201c:	br	x17

0000000000402020 <__cxa_atexit@plt>:
  402020:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402024:	ldr	x17, [x16, #168]
  402028:	add	x16, x16, #0xa8
  40202c:	br	x17

0000000000402030 <fputc@plt>:
  402030:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402034:	ldr	x17, [x16, #176]
  402038:	add	x16, x16, #0xb0
  40203c:	br	x17

0000000000402040 <qsort@plt>:
  402040:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402044:	ldr	x17, [x16, #184]
  402048:	add	x16, x16, #0xb8
  40204c:	br	x17

0000000000402050 <asprintf@plt>:
  402050:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402054:	ldr	x17, [x16, #192]
  402058:	add	x16, x16, #0xc0
  40205c:	br	x17

0000000000402060 <strptime@plt>:
  402060:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402064:	ldr	x17, [x16, #200]
  402068:	add	x16, x16, #0xc8
  40206c:	br	x17

0000000000402070 <snprintf@plt>:
  402070:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402074:	ldr	x17, [x16, #208]
  402078:	add	x16, x16, #0xd0
  40207c:	br	x17

0000000000402080 <localeconv@plt>:
  402080:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402084:	ldr	x17, [x16, #216]
  402088:	add	x16, x16, #0xd8
  40208c:	br	x17

0000000000402090 <fileno@plt>:
  402090:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402094:	ldr	x17, [x16, #224]
  402098:	add	x16, x16, #0xe0
  40209c:	br	x17

00000000004020a0 <localtime@plt>:
  4020a0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4020a4:	ldr	x17, [x16, #232]
  4020a8:	add	x16, x16, #0xe8
  4020ac:	br	x17

00000000004020b0 <fclose@plt>:
  4020b0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4020b4:	ldr	x17, [x16, #240]
  4020b8:	add	x16, x16, #0xf0
  4020bc:	br	x17

00000000004020c0 <getpid@plt>:
  4020c0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4020c4:	ldr	x17, [x16, #248]
  4020c8:	add	x16, x16, #0xf8
  4020cc:	br	x17

00000000004020d0 <nl_langinfo@plt>:
  4020d0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4020d4:	ldr	x17, [x16, #256]
  4020d8:	add	x16, x16, #0x100
  4020dc:	br	x17

00000000004020e0 <fopen@plt>:
  4020e0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4020e4:	ldr	x17, [x16, #264]
  4020e8:	add	x16, x16, #0x108
  4020ec:	br	x17

00000000004020f0 <time@plt>:
  4020f0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4020f4:	ldr	x17, [x16, #272]
  4020f8:	add	x16, x16, #0x110
  4020fc:	br	x17

0000000000402100 <malloc@plt>:
  402100:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402104:	ldr	x17, [x16, #280]
  402108:	add	x16, x16, #0x118
  40210c:	br	x17

0000000000402110 <wcwidth@plt>:
  402110:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402114:	ldr	x17, [x16, #288]
  402118:	add	x16, x16, #0x120
  40211c:	br	x17

0000000000402120 <__strtol_internal@plt>:
  402120:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402124:	ldr	x17, [x16, #296]
  402128:	add	x16, x16, #0x128
  40212c:	br	x17

0000000000402130 <strncmp@plt>:
  402130:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402134:	ldr	x17, [x16, #304]
  402138:	add	x16, x16, #0x130
  40213c:	br	x17

0000000000402140 <bindtextdomain@plt>:
  402140:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402144:	ldr	x17, [x16, #312]
  402148:	add	x16, x16, #0x138
  40214c:	br	x17

0000000000402150 <__libc_start_main@plt>:
  402150:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402154:	ldr	x17, [x16, #320]
  402158:	add	x16, x16, #0x140
  40215c:	br	x17

0000000000402160 <fgetc@plt>:
  402160:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402164:	ldr	x17, [x16, #328]
  402168:	add	x16, x16, #0x148
  40216c:	br	x17

0000000000402170 <memset@plt>:
  402170:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402174:	ldr	x17, [x16, #336]
  402178:	add	x16, x16, #0x150
  40217c:	br	x17

0000000000402180 <gettimeofday@plt>:
  402180:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402184:	ldr	x17, [x16, #344]
  402188:	add	x16, x16, #0x158
  40218c:	br	x17

0000000000402190 <gmtime_r@plt>:
  402190:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402194:	ldr	x17, [x16, #352]
  402198:	add	x16, x16, #0x160
  40219c:	br	x17

00000000004021a0 <__strtoul_internal@plt>:
  4021a0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4021a4:	ldr	x17, [x16, #360]
  4021a8:	add	x16, x16, #0x168
  4021ac:	br	x17

00000000004021b0 <calloc@plt>:
  4021b0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4021b4:	ldr	x17, [x16, #368]
  4021b8:	add	x16, x16, #0x170
  4021bc:	br	x17

00000000004021c0 <strcasecmp@plt>:
  4021c0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4021c4:	ldr	x17, [x16, #376]
  4021c8:	add	x16, x16, #0x178
  4021cc:	br	x17

00000000004021d0 <readdir@plt>:
  4021d0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4021d4:	ldr	x17, [x16, #384]
  4021d8:	add	x16, x16, #0x180
  4021dc:	br	x17

00000000004021e0 <realloc@plt>:
  4021e0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4021e4:	ldr	x17, [x16, #392]
  4021e8:	add	x16, x16, #0x188
  4021ec:	br	x17

00000000004021f0 <strdup@plt>:
  4021f0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4021f4:	ldr	x17, [x16, #400]
  4021f8:	add	x16, x16, #0x190
  4021fc:	br	x17

0000000000402200 <closedir@plt>:
  402200:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402204:	ldr	x17, [x16, #408]
  402208:	add	x16, x16, #0x198
  40220c:	br	x17

0000000000402210 <close@plt>:
  402210:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402214:	ldr	x17, [x16, #416]
  402218:	add	x16, x16, #0x1a0
  40221c:	br	x17

0000000000402220 <strrchr@plt>:
  402220:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402224:	ldr	x17, [x16, #424]
  402228:	add	x16, x16, #0x1a8
  40222c:	br	x17

0000000000402230 <__gmon_start__@plt>:
  402230:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402234:	ldr	x17, [x16, #432]
  402238:	add	x16, x16, #0x1b0
  40223c:	br	x17

0000000000402240 <mktime@plt>:
  402240:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402244:	ldr	x17, [x16, #440]
  402248:	add	x16, x16, #0x1b8
  40224c:	br	x17

0000000000402250 <abort@plt>:
  402250:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402254:	ldr	x17, [x16, #448]
  402258:	add	x16, x16, #0x1c0
  40225c:	br	x17

0000000000402260 <feof@plt>:
  402260:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402264:	ldr	x17, [x16, #456]
  402268:	add	x16, x16, #0x1c8
  40226c:	br	x17

0000000000402270 <puts@plt>:
  402270:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402274:	ldr	x17, [x16, #464]
  402278:	add	x16, x16, #0x1d0
  40227c:	br	x17

0000000000402280 <textdomain@plt>:
  402280:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402284:	ldr	x17, [x16, #472]
  402288:	add	x16, x16, #0x1d8
  40228c:	br	x17

0000000000402290 <getopt_long@plt>:
  402290:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402294:	ldr	x17, [x16, #480]
  402298:	add	x16, x16, #0x1e0
  40229c:	br	x17

00000000004022a0 <strcmp@plt>:
  4022a0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4022a4:	ldr	x17, [x16, #488]
  4022a8:	add	x16, x16, #0x1e8
  4022ac:	br	x17

00000000004022b0 <warn@plt>:
  4022b0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4022b4:	ldr	x17, [x16, #496]
  4022b8:	add	x16, x16, #0x1f0
  4022bc:	br	x17

00000000004022c0 <__ctype_b_loc@plt>:
  4022c0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4022c4:	ldr	x17, [x16, #504]
  4022c8:	add	x16, x16, #0x1f8
  4022cc:	br	x17

00000000004022d0 <strtol@plt>:
  4022d0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4022d4:	ldr	x17, [x16, #512]
  4022d8:	add	x16, x16, #0x200
  4022dc:	br	x17

00000000004022e0 <free@plt>:
  4022e0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4022e4:	ldr	x17, [x16, #520]
  4022e8:	add	x16, x16, #0x208
  4022ec:	br	x17

00000000004022f0 <__ctype_get_mb_cur_max@plt>:
  4022f0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4022f4:	ldr	x17, [x16, #528]
  4022f8:	add	x16, x16, #0x210
  4022fc:	br	x17

0000000000402300 <getgid@plt>:
  402300:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402304:	ldr	x17, [x16, #536]
  402308:	add	x16, x16, #0x218
  40230c:	br	x17

0000000000402310 <mempcpy@plt>:
  402310:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402314:	ldr	x17, [x16, #544]
  402318:	add	x16, x16, #0x220
  40231c:	br	x17

0000000000402320 <strncasecmp@plt>:
  402320:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402324:	ldr	x17, [x16, #552]
  402328:	add	x16, x16, #0x228
  40232c:	br	x17

0000000000402330 <vasprintf@plt>:
  402330:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402334:	ldr	x17, [x16, #560]
  402338:	add	x16, x16, #0x230
  40233c:	br	x17

0000000000402340 <strndup@plt>:
  402340:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402344:	ldr	x17, [x16, #568]
  402348:	add	x16, x16, #0x238
  40234c:	br	x17

0000000000402350 <strspn@plt>:
  402350:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402354:	ldr	x17, [x16, #576]
  402358:	add	x16, x16, #0x240
  40235c:	br	x17

0000000000402360 <strchr@plt>:
  402360:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402364:	ldr	x17, [x16, #584]
  402368:	add	x16, x16, #0x248
  40236c:	br	x17

0000000000402370 <fwrite@plt>:
  402370:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402374:	ldr	x17, [x16, #592]
  402378:	add	x16, x16, #0x250
  40237c:	br	x17

0000000000402380 <fflush@plt>:
  402380:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402384:	ldr	x17, [x16, #600]
  402388:	add	x16, x16, #0x258
  40238c:	br	x17

0000000000402390 <warnx@plt>:
  402390:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402394:	ldr	x17, [x16, #608]
  402398:	add	x16, x16, #0x260
  40239c:	br	x17

00000000004023a0 <isatty@plt>:
  4023a0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4023a4:	ldr	x17, [x16, #616]
  4023a8:	add	x16, x16, #0x268
  4023ac:	br	x17

00000000004023b0 <wcstombs@plt>:
  4023b0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4023b4:	ldr	x17, [x16, #624]
  4023b8:	add	x16, x16, #0x270
  4023bc:	br	x17

00000000004023c0 <dcgettext@plt>:
  4023c0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4023c4:	ldr	x17, [x16, #632]
  4023c8:	add	x16, x16, #0x278
  4023cc:	br	x17

00000000004023d0 <__isoc99_sscanf@plt>:
  4023d0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4023d4:	ldr	x17, [x16, #640]
  4023d8:	add	x16, x16, #0x280
  4023dc:	br	x17

00000000004023e0 <strncpy@plt>:
  4023e0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4023e4:	ldr	x17, [x16, #648]
  4023e8:	add	x16, x16, #0x288
  4023ec:	br	x17

00000000004023f0 <errx@plt>:
  4023f0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4023f4:	ldr	x17, [x16, #656]
  4023f8:	add	x16, x16, #0x290
  4023fc:	br	x17

0000000000402400 <iswprint@plt>:
  402400:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402404:	ldr	x17, [x16, #664]
  402408:	add	x16, x16, #0x298
  40240c:	br	x17

0000000000402410 <strcspn@plt>:
  402410:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402414:	ldr	x17, [x16, #672]
  402418:	add	x16, x16, #0x2a0
  40241c:	br	x17

0000000000402420 <vfprintf@plt>:
  402420:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402424:	ldr	x17, [x16, #680]
  402428:	add	x16, x16, #0x2a8
  40242c:	br	x17

0000000000402430 <printf@plt>:
  402430:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402434:	ldr	x17, [x16, #688]
  402438:	add	x16, x16, #0x2b0
  40243c:	br	x17

0000000000402440 <__assert_fail@plt>:
  402440:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402444:	ldr	x17, [x16, #696]
  402448:	add	x16, x16, #0x2b8
  40244c:	br	x17

0000000000402450 <__errno_location@plt>:
  402450:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402454:	ldr	x17, [x16, #704]
  402458:	add	x16, x16, #0x2c0
  40245c:	br	x17

0000000000402460 <getenv@plt>:
  402460:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402464:	ldr	x17, [x16, #712]
  402468:	add	x16, x16, #0x2c8
  40246c:	br	x17

0000000000402470 <tigetnum@plt>:
  402470:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402474:	ldr	x17, [x16, #720]
  402478:	add	x16, x16, #0x2d0
  40247c:	br	x17

0000000000402480 <fprintf@plt>:
  402480:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402484:	ldr	x17, [x16, #728]
  402488:	add	x16, x16, #0x2d8
  40248c:	br	x17

0000000000402490 <fgets@plt>:
  402490:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  402494:	ldr	x17, [x16, #736]
  402498:	add	x16, x16, #0x2e0
  40249c:	br	x17

00000000004024a0 <err@plt>:
  4024a0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4024a4:	ldr	x17, [x16, #744]
  4024a8:	add	x16, x16, #0x2e8
  4024ac:	br	x17

00000000004024b0 <ioctl@plt>:
  4024b0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4024b4:	ldr	x17, [x16, #752]
  4024b8:	add	x16, x16, #0x2f0
  4024bc:	br	x17

00000000004024c0 <setlocale@plt>:
  4024c0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4024c4:	ldr	x17, [x16, #760]
  4024c8:	add	x16, x16, #0x2f8
  4024cc:	br	x17

00000000004024d0 <ferror@plt>:
  4024d0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4024d4:	ldr	x17, [x16, #768]
  4024d8:	add	x16, x16, #0x300
  4024dc:	br	x17

00000000004024e0 <tigetstr@plt>:
  4024e0:	adrp	x16, 41e000 <tigetstr@plt+0x1bb20>
  4024e4:	ldr	x17, [x16, #776]
  4024e8:	add	x16, x16, #0x308
  4024ec:	br	x17

Disassembly of section .text:

00000000004024f0 <.text>:
  4024f0:	stp	x29, x30, [sp, #-192]!
  4024f4:	mov	x29, sp
  4024f8:	stp	x25, x26, [sp, #64]
  4024fc:	adrp	x25, 40a000 <tigetstr@plt+0x7b20>
  402500:	add	x25, x25, #0xdd0
  402504:	stp	x19, x20, [sp, #16]
  402508:	adrp	x19, 40a000 <tigetstr@plt+0x7b20>
  40250c:	add	x19, x19, #0x8d8
  402510:	stp	x21, x22, [sp, #32]
  402514:	mov	w21, w0
  402518:	mov	x22, x1
  40251c:	mov	w0, #0x6                   	// #6
  402520:	mov	x1, x25
  402524:	stp	x23, x24, [sp, #48]
  402528:	stp	x27, x28, [sp, #80]
  40252c:	str	xzr, [sp, #120]
  402530:	bl	4024c0 <setlocale@plt>
  402534:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402538:	add	x1, x1, #0x8c0
  40253c:	mov	x0, x19
  402540:	bl	402140 <bindtextdomain@plt>
  402544:	mov	x0, x19
  402548:	bl	402280 <textdomain@plt>
  40254c:	adrp	x0, 404000 <tigetstr@plt+0x1b20>
  402550:	add	x0, x0, #0x210
  402554:	bl	40a7f0 <tigetstr@plt+0x8310>
  402558:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  40255c:	add	x0, x0, #0x8e8
  402560:	bl	402460 <getenv@plt>
  402564:	cbz	x0, 4025c8 <tigetstr@plt+0xe8>
  402568:	add	x2, sp, #0x80
  40256c:	mov	w1, #0x1                   	// #1
  402570:	bl	401f60 <setupterm@plt>
  402574:	cbnz	w0, 403108 <tigetstr@plt+0xc28>
  402578:	ldr	w1, [sp, #128]
  40257c:	cmp	w1, #0x1
  402580:	b.ne	403108 <tigetstr@plt+0xc28>  // b.any
  402584:	adrp	x19, 41e000 <tigetstr@plt+0x1bb20>
  402588:	add	x19, x19, #0x480
  40258c:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  402590:	adrp	x20, 41e000 <tigetstr@plt+0x1bb20>
  402594:	add	x0, x0, #0x38
  402598:	add	x20, x20, #0x320
  40259c:	str	w1, [x19, #136]
  4025a0:	bl	4024e0 <tigetstr@plt>
  4025a4:	ldr	w1, [x19, #136]
  4025a8:	sub	x2, x0, #0x1
  4025ac:	cmn	x2, #0x2
  4025b0:	csel	x0, x25, x0, cs  // cs = hs, nlast
  4025b4:	str	x0, [x20, #280]
  4025b8:	cbnz	w1, 402ccc <tigetstr@plt+0x7ec>
  4025bc:	mov	x0, x25
  4025c0:	str	x0, [x20, #272]
  4025c4:	b	4025d0 <tigetstr@plt+0xf0>
  4025c8:	adrp	x20, 41e000 <tigetstr@plt+0x1bb20>
  4025cc:	add	x20, x20, #0x320
  4025d0:	mov	w0, #0x66                  	// #102
  4025d4:	adrp	x19, 40b000 <tigetstr@plt+0x8b20>
  4025d8:	movk	w0, #0x2, lsl #16
  4025dc:	bl	4020d0 <nl_langinfo@plt>
  4025e0:	mov	w4, #0x851f                	// #34079
  4025e4:	asr	w6, w0, #31
  4025e8:	movk	w4, #0x51eb, lsl #16
  4025ec:	mov	w3, #0x8bad                	// #35757
  4025f0:	movk	w3, #0x68db, lsl #16
  4025f4:	mov	w7, #0x64                  	// #100
  4025f8:	smull	x5, w0, w4
  4025fc:	adrp	x23, 40a000 <tigetstr@plt+0x7b20>
  402600:	smull	x3, w0, w3
  402604:	adrp	x26, 40a000 <tigetstr@plt+0x7b20>
  402608:	add	x19, x19, #0xa0
  40260c:	add	x23, x23, #0xee0
  402610:	asr	x5, x5, #37
  402614:	add	x26, x26, #0x828
  402618:	sub	w2, w5, w6
  40261c:	asr	x3, x3, #44
  402620:	sub	w3, w3, w6
  402624:	mov	w24, #0x0                   	// #0
  402628:	mov	w28, #0x0                   	// #0
  40262c:	smull	x4, w2, w4
  402630:	msub	w1, w2, w7, w0
  402634:	ldr	w0, [x20, #192]
  402638:	asr	x4, x4, #37
  40263c:	sub	w4, w4, w2, asr #31
  402640:	msub	w2, w4, w7, w2
  402644:	bl	403730 <tigetstr@plt+0x1250>
  402648:	mov	w27, w0
  40264c:	mov	w0, #0x68                  	// #104
  402650:	movk	w0, #0x2, lsl #16
  402654:	bl	4020d0 <nl_langinfo@plt>
  402658:	ldrsb	w2, [x0]
  40265c:	mov	w1, #0x2493                	// #9363
  402660:	movk	w1, #0x9249, lsl #16
  402664:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  402668:	add	w0, w2, w27
  40266c:	add	x2, x3, #0x838
  402670:	sub	w0, w0, #0x1
  402674:	str	x2, [sp, #104]
  402678:	smull	x1, w0, w1
  40267c:	lsr	x1, x1, #32
  402680:	add	w1, w0, w1
  402684:	asr	w1, w1, #2
  402688:	sub	w1, w1, w0, asr #31
  40268c:	lsl	w2, w1, #3
  402690:	sub	w1, w2, w1
  402694:	sub	w0, w0, w1
  402698:	str	w0, [x20, #212]
  40269c:	nop
  4026a0:	add	x3, x19, #0x150
  4026a4:	mov	x2, x23
  4026a8:	mov	x1, x22
  4026ac:	mov	w0, w21
  4026b0:	mov	x4, #0x0                   	// #0
  4026b4:	bl	402290 <getopt_long@plt>
  4026b8:	cmn	w0, #0x1
  4026bc:	b.eq	4029f4 <tigetstr@plt+0x514>  // b.none
  4026c0:	cmp	w0, #0x58
  4026c4:	add	x2, x19, #0xd0
  4026c8:	mov	w1, #0x59                  	// #89
  4026cc:	b.le	4026e8 <tigetstr@plt+0x208>
  4026d0:	cmp	w0, w1
  4026d4:	b.eq	402798 <tigetstr@plt+0x2b8>  // b.none
  4026d8:	ldr	w1, [x2, #4]!
  4026dc:	cmp	w1, #0x0
  4026e0:	ccmp	w0, w1, #0x1, ne  // ne = any
  4026e4:	b.ge	4026d0 <tigetstr@plt+0x1f0>  // b.tcont
  4026e8:	cmp	w0, #0x6d
  4026ec:	b.eq	4027ac <tigetstr@plt+0x2cc>  // b.none
  4026f0:	b.le	40292c <tigetstr@plt+0x44c>
  4026f4:	cmp	w0, #0x79
  4026f8:	b.eq	402c70 <tigetstr@plt+0x790>  // b.none
  4026fc:	b.le	40289c <tigetstr@plt+0x3bc>
  402700:	cmp	w0, #0x81
  402704:	b.eq	402cc0 <tigetstr@plt+0x7e0>  // b.none
  402708:	cmp	w0, #0x82
  40270c:	b.ne	40285c <tigetstr@plt+0x37c>  // b.any
  402710:	add	x3, x19, #0x350
  402714:	adrp	x0, 41e000 <tigetstr@plt+0x1bb20>
  402718:	mov	x1, x26
  40271c:	ldr	x27, [x0, #1112]
  402720:	ldp	x6, x7, [x3]
  402724:	stp	x6, x7, [sp, #128]
  402728:	mov	x0, x27
  40272c:	ldp	x4, x5, [x3, #16]
  402730:	stp	x4, x5, [sp, #144]
  402734:	ldp	x6, x7, [x3, #32]
  402738:	stp	x6, x7, [sp, #160]
  40273c:	ldp	x4, x5, [x3, #48]
  402740:	stp	x4, x5, [sp, #176]
  402744:	bl	4021c0 <strcasecmp@plt>
  402748:	cbz	w0, 4030c0 <tigetstr@plt+0xbe0>
  40274c:	ldr	x1, [sp, #104]
  402750:	mov	x0, x27
  402754:	bl	4021c0 <strcasecmp@plt>
  402758:	cbz	w0, 4030d8 <tigetstr@plt+0xbf8>
  40275c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402760:	mov	x0, x27
  402764:	add	x1, x1, #0x840
  402768:	bl	4021c0 <strcasecmp@plt>
  40276c:	cbz	w0, 4030e0 <tigetstr@plt+0xc00>
  402770:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402774:	mov	x0, x27
  402778:	add	x1, x1, #0x848
  40277c:	bl	4021c0 <strcasecmp@plt>
  402780:	cbz	w0, 4030e8 <tigetstr@plt+0xc08>
  402784:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402788:	mov	x2, x27
  40278c:	add	x1, x1, #0x990
  402790:	mov	w0, #0x1                   	// #1
  402794:	bl	4023f0 <errx@plt>
  402798:	ldr	w1, [sp, #120]
  40279c:	cbnz	w1, 4027b8 <tigetstr@plt+0x2d8>
  4027a0:	str	w0, [sp, #120]
  4027a4:	cmp	w0, #0x6d
  4027a8:	b.ne	4026f0 <tigetstr@plt+0x210>  // b.any
  4027ac:	mov	w0, #0x1                   	// #1
  4027b0:	str	w0, [x20, #212]
  4027b4:	b	4026a0 <tigetstr@plt+0x1c0>
  4027b8:	cmp	w0, w1
  4027bc:	b.eq	4026e8 <tigetstr@plt+0x208>  // b.none
  4027c0:	adrp	x23, 41e000 <tigetstr@plt+0x1bb20>
  4027c4:	mov	w2, #0x5                   	// #5
  4027c8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4027cc:	mov	x0, #0x0                   	// #0
  4027d0:	ldr	x20, [x23, #1104]
  4027d4:	add	x1, x1, #0x8f8
  4027d8:	bl	4023c0 <dcgettext@plt>
  4027dc:	adrp	x21, 40a000 <tigetstr@plt+0x7b20>
  4027e0:	adrp	x2, 41e000 <tigetstr@plt+0x1bb20>
  4027e4:	adrp	x24, 40b000 <tigetstr@plt+0x8b20>
  4027e8:	add	x22, x19, #0xd0
  4027ec:	add	x21, x21, #0x8b8
  4027f0:	ldr	x2, [x2, #1136]
  4027f4:	add	x24, x24, #0x30
  4027f8:	mov	x1, x0
  4027fc:	mov	x0, x20
  402800:	mov	x20, #0x0                   	// #0
  402804:	bl	402480 <fprintf@plt>
  402808:	ldr	w3, [x20, x22]
  40280c:	cbz	w3, 402848 <tigetstr@plt+0x368>
  402810:	mov	x2, x21
  402814:	add	x0, x19, #0x150
  402818:	b	402824 <tigetstr@plt+0x344>
  40281c:	ldr	x2, [x0, #32]!
  402820:	cbz	x2, 402fc8 <tigetstr@plt+0xae8>
  402824:	ldr	w1, [x0, #24]
  402828:	cmp	w3, w1
  40282c:	b.ne	40281c <tigetstr@plt+0x33c>  // b.any
  402830:	ldr	x0, [x23, #1104]
  402834:	mov	x1, x24
  402838:	bl	402480 <fprintf@plt>
  40283c:	add	x20, x20, #0x4
  402840:	cmp	x20, #0x3c
  402844:	b.ne	402808 <tigetstr@plt+0x328>  // b.any
  402848:	ldr	x1, [x23, #1104]
  40284c:	mov	w0, #0xa                   	// #10
  402850:	bl	402030 <fputc@plt>
  402854:	mov	w0, #0x1                   	// #1
  402858:	bl	401f40 <exit@plt>
  40285c:	cmp	w0, #0x80
  402860:	b.ne	402984 <tigetstr@plt+0x4a4>  // b.any
  402864:	adrp	x0, 41e000 <tigetstr@plt+0x1bb20>
  402868:	str	wzr, [x20, #196]
  40286c:	ldr	x27, [x0, #1112]
  402870:	cbz	x27, 4026a0 <tigetstr@plt+0x1c0>
  402874:	mov	w2, #0x5                   	// #5
  402878:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  40287c:	mov	x0, #0x0                   	// #0
  402880:	add	x1, x1, #0x978
  402884:	bl	4023c0 <dcgettext@plt>
  402888:	mov	x1, x0
  40288c:	mov	x0, x27
  402890:	bl	40a658 <tigetstr@plt+0x8178>
  402894:	str	w0, [x20, #196]
  402898:	b	4026a0 <tigetstr@plt+0x1c0>
  40289c:	cmp	w0, #0x73
  4028a0:	b.eq	402cb8 <tigetstr@plt+0x7d8>  // b.none
  4028a4:	cmp	w0, #0x77
  4028a8:	b.ne	4028f4 <tigetstr@plt+0x414>  // b.any
  4028ac:	adrp	x0, 41e000 <tigetstr@plt+0x1bb20>
  4028b0:	ldr	x27, [x0, #1112]
  4028b4:	cbz	x27, 4028e8 <tigetstr@plt+0x408>
  4028b8:	mov	w2, #0x5                   	// #5
  4028bc:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4028c0:	mov	x0, #0x0                   	// #0
  4028c4:	add	x1, x1, #0x940
  4028c8:	bl	4023c0 <dcgettext@plt>
  4028cc:	mov	x1, x0
  4028d0:	mov	x0, x27
  4028d4:	bl	406938 <tigetstr@plt+0x4458>
  4028d8:	str	w0, [x20, #256]
  4028dc:	sub	w0, w0, #0x1
  4028e0:	cmp	w0, #0x35
  4028e4:	b.hi	403604 <tigetstr@plt+0x1124>  // b.pmore
  4028e8:	mov	w0, #0x200                 	// #512
  4028ec:	str	w0, [x20, #216]
  4028f0:	b	4026a0 <tigetstr@plt+0x1c0>
  4028f4:	cmp	w0, #0x6e
  4028f8:	b.ne	402984 <tigetstr@plt+0x4a4>  // b.any
  4028fc:	adrp	x3, 41e000 <tigetstr@plt+0x1bb20>
  402900:	mov	w2, #0x5                   	// #5
  402904:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402908:	mov	x0, #0x0                   	// #0
  40290c:	ldr	x27, [x3, #1112]
  402910:	add	x1, x1, #0x928
  402914:	bl	4023c0 <dcgettext@plt>
  402918:	mov	x1, x0
  40291c:	mov	x0, x27
  402920:	bl	4066e0 <tigetstr@plt+0x4200>
  402924:	str	w0, [x20, #200]
  402928:	b	4026a0 <tigetstr@plt+0x1c0>
  40292c:	cmp	w0, #0x56
  402930:	b.eq	402c78 <tigetstr@plt+0x798>  // b.none
  402934:	b.le	402960 <tigetstr@plt+0x480>
  402938:	cmp	w0, #0x68
  40293c:	b.eq	4031d4 <tigetstr@plt+0xcf4>  // b.none
  402940:	cmp	w0, #0x6a
  402944:	b.ne	40297c <tigetstr@plt+0x49c>  // b.any
  402948:	ldrb	w0, [x20, #264]
  40294c:	mov	x1, #0x4                   	// #4
  402950:	str	x1, [x20, #224]
  402954:	orr	w0, w0, #0x1
  402958:	strb	w0, [x20, #264]
  40295c:	b	4026a0 <tigetstr@plt+0x1c0>
  402960:	cmp	w0, #0x33
  402964:	b.eq	402ca8 <tigetstr@plt+0x7c8>  // b.none
  402968:	cmp	w0, #0x53
  40296c:	b.ne	4029bc <tigetstr@plt+0x4dc>  // b.any
  402970:	mov	w0, #0x1                   	// #1
  402974:	str	w0, [x20, #204]
  402978:	b	4026a0 <tigetstr@plt+0x1c0>
  40297c:	cmp	w0, #0x59
  402980:	b.eq	4029d0 <tigetstr@plt+0x4f0>  // b.none
  402984:	adrp	x0, 41e000 <tigetstr@plt+0x1bb20>
  402988:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  40298c:	add	x1, x1, #0xeb8
  402990:	mov	w2, #0x5                   	// #5
  402994:	ldr	x19, [x0, #1104]
  402998:	mov	x0, #0x0                   	// #0
  40299c:	bl	4023c0 <dcgettext@plt>
  4029a0:	mov	x1, x0
  4029a4:	adrp	x2, 41e000 <tigetstr@plt+0x1bb20>
  4029a8:	mov	x0, x19
  4029ac:	ldr	x2, [x2, #1136]
  4029b0:	bl	402480 <fprintf@plt>
  4029b4:	mov	w0, #0x1                   	// #1
  4029b8:	bl	401f40 <exit@plt>
  4029bc:	cmp	w0, #0x31
  4029c0:	b.ne	402984 <tigetstr@plt+0x4a4>  // b.any
  4029c4:	mov	w0, #0x1                   	// #1
  4029c8:	str	w0, [x20, #200]
  4029cc:	b	4026a0 <tigetstr@plt+0x1c0>
  4029d0:	add	x3, x19, #0x150
  4029d4:	mov	x2, x23
  4029d8:	mov	x1, x22
  4029dc:	mov	w0, w21
  4029e0:	mov	x4, #0x0                   	// #0
  4029e4:	mov	w24, #0x1                   	// #1
  4029e8:	bl	402290 <getopt_long@plt>
  4029ec:	cmn	w0, #0x1
  4029f0:	b.ne	4026c0 <tigetstr@plt+0x1e0>  // b.any
  4029f4:	adrp	x3, 41e000 <tigetstr@plt+0x1bb20>
  4029f8:	ldr	w1, [x20, #216]
  4029fc:	ldr	x0, [x20, #224]
  402a00:	mov	x2, #0x7                   	// #7
  402a04:	ldr	w23, [x3, #1120]
  402a08:	mul	x0, x0, x2
  402a0c:	sub	w21, w21, w23
  402a10:	sbfiz	x27, x23, #3, #32
  402a14:	add	x23, x22, w23, sxtw #3
  402a18:	cbz	w1, 402eac <tigetstr@plt+0x9cc>
  402a1c:	ldr	w4, [x20, #212]
  402a20:	add	x0, x0, #0x3
  402a24:	ldrb	w1, [x20, #256]
  402a28:	mov	w2, #0x100                 	// #256
  402a2c:	cmp	w4, #0x1
  402a30:	mov	w3, #0x200                 	// #512
  402a34:	csel	w2, w2, w3, eq  // eq = none
  402a38:	str	x0, [x20, #232]
  402a3c:	orr	w0, w1, w2
  402a40:	str	w0, [x20, #216]
  402a44:	cmp	w21, #0x1
  402a48:	b.eq	402fec <tigetstr@plt+0xb0c>  // b.none
  402a4c:	add	x0, sp, #0x70
  402a50:	bl	4020f0 <time@plt>
  402a54:	add	x0, sp, #0x70
  402a58:	bl	4020a0 <localtime@plt>
  402a5c:	cmp	w21, #0x2
  402a60:	mov	x26, x0
  402a64:	b.eq	402aac <tigetstr@plt+0x5cc>  // b.none
  402a68:	b.le	402cec <tigetstr@plt+0x80c>
  402a6c:	cmp	w21, #0x3
  402a70:	b.ne	403570 <tigetstr@plt+0x1090>  // b.any
  402a74:	ldr	x21, [x22, x27]
  402a78:	mov	w2, #0x5                   	// #5
  402a7c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402a80:	mov	x0, #0x0                   	// #0
  402a84:	add	x1, x1, #0xf28
  402a88:	bl	4023c0 <dcgettext@plt>
  402a8c:	mov	x1, x0
  402a90:	mov	x0, x21
  402a94:	bl	406938 <tigetstr@plt+0x4458>
  402a98:	str	w0, [x20, #244]
  402a9c:	sub	w0, w0, #0x1
  402aa0:	add	x23, x23, #0x8
  402aa4:	cmp	w0, #0x1e
  402aa8:	b.hi	40354c <tigetstr@plt+0x106c>  // b.pmore
  402aac:	bl	4022c0 <__ctype_b_loc@plt>
  402ab0:	ldr	x21, [x23]
  402ab4:	ldr	x0, [x0]
  402ab8:	ldrsb	x1, [x21]
  402abc:	ldrh	w0, [x0, x1, lsl #1]
  402ac0:	tbnz	w0, #11, 402f30 <tigetstr@plt+0xa50>
  402ac4:	mov	x0, x21
  402ac8:	bl	403ba8 <tigetstr@plt+0x16c8>
  402acc:	str	w0, [x20, #248]
  402ad0:	tbnz	w0, #31, 4035e0 <tigetstr@plt+0x1100>
  402ad4:	add	x23, x23, #0x8
  402ad8:	ldr	w0, [x20, #248]
  402adc:	sub	w0, w0, #0x1
  402ae0:	cmp	w0, #0xb
  402ae4:	b.hi	4035c0 <tigetstr@plt+0x10e0>  // b.pmore
  402ae8:	ldr	x22, [x23]
  402aec:	mov	w2, #0x5                   	// #5
  402af0:	adrp	x21, 40a000 <tigetstr@plt+0x7b20>
  402af4:	add	x21, x21, #0xf98
  402af8:	mov	x1, x21
  402afc:	mov	x0, #0x0                   	// #0
  402b00:	bl	4023c0 <dcgettext@plt>
  402b04:	mov	x1, x0
  402b08:	mov	x0, x22
  402b0c:	bl	406938 <tigetstr@plt+0x4458>
  402b10:	str	w0, [x20, #252]
  402b14:	cmp	w0, #0x0
  402b18:	b.le	4035a0 <tigetstr@plt+0x10c0>
  402b1c:	mov	w1, #0x7fffffff            	// #2147483647
  402b20:	cmp	w0, w1
  402b24:	b.eq	40350c <tigetstr@plt+0x102c>  // b.none
  402b28:	ldr	w2, [x20, #244]
  402b2c:	cbz	w2, 402fa8 <tigetstr@plt+0xac8>
  402b30:	ldr	w1, [x20, #192]
  402b34:	and	w3, w0, #0x3
  402b38:	cmp	w0, w1
  402b3c:	b.gt	4030a4 <tigetstr@plt+0xbc4>
  402b40:	cmp	w3, #0x0
  402b44:	cset	w3, eq  // eq = none
  402b48:	sxtw	x0, w3
  402b4c:	mov	x1, #0xd                   	// #13
  402b50:	ldr	w4, [x20, #248]
  402b54:	add	x5, x19, #0x60
  402b58:	mul	x0, x0, x1
  402b5c:	add	x0, x0, w4, sxtw
  402b60:	ldr	w21, [x5, x0, lsl #2]
  402b64:	cmp	w2, w21
  402b68:	b.gt	4034e8 <tigetstr@plt+0x1008>
  402b6c:	mov	w0, #0x34                  	// #52
  402b70:	mov	x1, #0x0                   	// #0
  402b74:	smaddl	x3, w3, w0, x5
  402b78:	b	402b84 <tigetstr@plt+0x6a4>
  402b7c:	ldr	w0, [x3, x1, lsl #2]
  402b80:	add	w2, w2, w0
  402b84:	add	x1, x1, #0x1
  402b88:	cmp	w4, w1
  402b8c:	b.gt	402b7c <tigetstr@plt+0x69c>
  402b90:	str	w2, [x20, #244]
  402b94:	ldr	w0, [x20, #248]
  402b98:	ldr	w1, [x20, #256]
  402b9c:	orr	w0, w0, w1
  402ba0:	cbnz	w0, 402d10 <tigetstr@plt+0x830>
  402ba4:	ldr	w1, [x20, #200]
  402ba8:	ldr	w0, [x26, #16]
  402bac:	cmp	w1, #0x0
  402bb0:	csinc	w28, w28, wzr, ne  // ne = any
  402bb4:	add	w0, w0, #0x1
  402bb8:	str	w0, [x20, #248]
  402bbc:	bl	4038d8 <tigetstr@plt+0x13f8>
  402bc0:	ldr	w0, [x20, #196]
  402bc4:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  402bc8:	add	x1, x1, #0x28
  402bcc:	bl	40a178 <tigetstr@plt+0x7c98>
  402bd0:	cbnz	w0, 402bf4 <tigetstr@plt+0x714>
  402bd4:	ldr	x0, [x20, #280]
  402bd8:	ldrsb	w0, [x0]
  402bdc:	cbnz	w0, 402f14 <tigetstr@plt+0xa34>
  402be0:	ldr	w0, [x20, #216]
  402be4:	str	wzr, [x20, #244]
  402be8:	and	w0, w0, #0xffffff00
  402bec:	str	w0, [x20, #216]
  402bf0:	stp	x25, x25, [x20, #272]
  402bf4:	orr	w24, w24, w28
  402bf8:	cbz	w24, 402c24 <tigetstr@plt+0x744>
  402bfc:	ldr	w0, [x20, #200]
  402c00:	mov	w1, #0x3                   	// #3
  402c04:	str	w1, [x20, #240]
  402c08:	cbz	w0, 402f04 <tigetstr@plt+0xa24>
  402c0c:	cbz	w28, 402c24 <tigetstr@plt+0x744>
  402c10:	ldrb	w0, [x20, #264]
  402c14:	mov	w1, #0x1                   	// #1
  402c18:	str	w1, [x20, #260]
  402c1c:	orr	w0, w0, #0x2
  402c20:	strb	w0, [x20, #264]
  402c24:	ldr	w0, [x20, #200]
  402c28:	cmp	w0, #0x1
  402c2c:	b.le	402ebc <tigetstr@plt+0x9dc>
  402c30:	ldr	w0, [x20, #208]
  402c34:	cbz	w0, 403040 <tigetstr@plt+0xb60>
  402c38:	ldr	w0, [x20, #200]
  402c3c:	cbnz	w0, 402c48 <tigetstr@plt+0x768>
  402c40:	mov	w0, #0x1                   	// #1
  402c44:	str	w0, [x20, #200]
  402c48:	cbz	w24, 402eb4 <tigetstr@plt+0x9d4>
  402c4c:	bl	4051c0 <tigetstr@plt+0x2ce0>
  402c50:	mov	w0, #0x0                   	// #0
  402c54:	ldp	x19, x20, [sp, #16]
  402c58:	ldp	x21, x22, [sp, #32]
  402c5c:	ldp	x23, x24, [sp, #48]
  402c60:	ldp	x25, x26, [sp, #64]
  402c64:	ldp	x27, x28, [sp, #80]
  402c68:	ldp	x29, x30, [sp], #192
  402c6c:	ret
  402c70:	mov	w28, #0x1                   	// #1
  402c74:	b	4026a0 <tigetstr@plt+0x1c0>
  402c78:	mov	w2, #0x5                   	// #5
  402c7c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402c80:	mov	x0, #0x0                   	// #0
  402c84:	add	x1, x1, #0x9b0
  402c88:	bl	4023c0 <dcgettext@plt>
  402c8c:	adrp	x1, 41e000 <tigetstr@plt+0x1bb20>
  402c90:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  402c94:	add	x2, x2, #0x9c0
  402c98:	ldr	x1, [x1, #1136]
  402c9c:	bl	402430 <printf@plt>
  402ca0:	mov	w0, #0x0                   	// #0
  402ca4:	bl	401f40 <exit@plt>
  402ca8:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  402cac:	ldr	d0, [x0, #152]
  402cb0:	str	d0, [x20, #200]
  402cb4:	b	4026a0 <tigetstr@plt+0x1c0>
  402cb8:	str	wzr, [x20, #212]
  402cbc:	b	4026a0 <tigetstr@plt+0x1c0>
  402cc0:	mov	w0, #0x80000000            	// #-2147483648
  402cc4:	str	w0, [x20, #192]
  402cc8:	b	4026a0 <tigetstr@plt+0x1c0>
  402ccc:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  402cd0:	add	x0, x0, #0x8f0
  402cd4:	bl	4024e0 <tigetstr@plt>
  402cd8:	sub	x1, x0, #0x1
  402cdc:	cmn	x1, #0x3
  402ce0:	b.hi	4025bc <tigetstr@plt+0xdc>  // b.pmore
  402ce4:	str	x0, [x20, #272]
  402ce8:	b	4025d0 <tigetstr@plt+0xf0>
  402cec:	cbnz	w21, 403570 <tigetstr@plt+0x1090>
  402cf0:	ldr	w0, [x26, #20]
  402cf4:	ldr	w1, [x26, #28]
  402cf8:	ldr	w2, [x20, #248]
  402cfc:	add	w0, w0, #0x76c
  402d00:	add	w1, w1, #0x1
  402d04:	str	w1, [x20, #244]
  402d08:	str	w0, [x20, #252]
  402d0c:	cbz	w2, 402f5c <tigetstr@plt+0xa7c>
  402d10:	ldr	w21, [x20, #256]
  402d14:	cmp	w21, #0x0
  402d18:	b.le	402bbc <tigetstr@plt+0x6dc>
  402d1c:	ldr	w3, [x20, #192]
  402d20:	mov	w1, #0x4                   	// #4
  402d24:	ldr	w2, [x20, #252]
  402d28:	add	w4, w3, #0x1
  402d2c:	sub	w0, w3, #0xe
  402d30:	cmp	w2, w4
  402d34:	sub	w4, w2, #0x1
  402d38:	csel	w0, w0, w4, eq  // eq = none
  402d3c:	cmp	w3, w0
  402d40:	sxtw	x4, w0
  402d44:	sdiv	w1, w0, w1
  402d48:	add	x1, x4, w1, sxtw
  402d4c:	b.lt	403014 <tigetstr@plt+0xb34>  // b.tstop
  402d50:	add	x1, x1, #0x6
  402d54:	mov	x4, #0x7                   	// #7
  402d58:	sdiv	x0, x1, x4
  402d5c:	msub	w1, w0, w4, w1
  402d60:	mov	w0, #0x7                   	// #7
  402d64:	ldr	w4, [x20, #216]
  402d68:	mul	w0, w21, w0
  402d6c:	and	w5, w4, #0x100
  402d70:	sub	w0, w0, w1
  402d74:	cmp	w0, #0x101
  402d78:	add	w6, w0, #0xb
  402d7c:	ccmp	w2, w3, #0x0, gt
  402d80:	csel	w0, w6, w0, eq  // eq = none
  402d84:	tbz	w4, #8, 402efc <tigetstr@plt+0xa1c>
  402d88:	cmp	w1, #0x4
  402d8c:	mov	w4, #0x5                   	// #5
  402d90:	mov	w1, #0xfffffffe            	// #-2
  402d94:	csel	w1, w1, w4, gt
  402d98:	sub	w0, w0, w1
  402d9c:	cmp	w0, #0x0
  402da0:	mov	w1, #0x1                   	// #1
  402da4:	and	w4, w2, #0x3
  402da8:	csel	w0, w0, w1, gt
  402dac:	cmp	w2, w3
  402db0:	b.gt	402ed0 <tigetstr@plt+0x9f0>
  402db4:	cmp	w4, #0x0
  402db8:	cset	w1, eq  // eq = none
  402dbc:	sxtw	x4, w1
  402dc0:	add	x1, x19, #0x60
  402dc4:	mov	x3, #0x34                  	// #52
  402dc8:	madd	x1, x4, x3, x1
  402dcc:	ldr	w3, [x1, #4]
  402dd0:	cmp	w0, w3
  402dd4:	b.le	403178 <tigetstr@plt+0xc98>
  402dd8:	ldr	w6, [x1, #8]
  402ddc:	sub	w0, w0, w3
  402de0:	cmp	w6, w0
  402de4:	b.ge	403154 <tigetstr@plt+0xc74>  // b.tcont
  402de8:	ldr	w7, [x1, #12]
  402dec:	sub	w0, w0, w6
  402df0:	cmp	w7, w0
  402df4:	b.ge	403170 <tigetstr@plt+0xc90>  // b.tcont
  402df8:	ldr	w3, [x1, #16]
  402dfc:	sub	w0, w0, w7
  402e00:	cmp	w3, w0
  402e04:	b.ge	403168 <tigetstr@plt+0xc88>  // b.tcont
  402e08:	ldr	w6, [x1, #20]
  402e0c:	sub	w0, w0, w3
  402e10:	cmp	w6, w0
  402e14:	b.ge	4031bc <tigetstr@plt+0xcdc>  // b.tcont
  402e18:	ldr	w3, [x1, #24]
  402e1c:	sub	w0, w0, w6
  402e20:	cmp	w3, w0
  402e24:	b.ge	4031a4 <tigetstr@plt+0xcc4>  // b.tcont
  402e28:	ldr	w6, [x1, #28]
  402e2c:	sub	w0, w0, w3
  402e30:	cmp	w6, w0
  402e34:	b.ge	4031b4 <tigetstr@plt+0xcd4>  // b.tcont
  402e38:	ldr	w7, [x1, #32]
  402e3c:	sub	w0, w0, w6
  402e40:	cmp	w7, w0
  402e44:	b.ge	4031ac <tigetstr@plt+0xccc>  // b.tcont
  402e48:	ldr	w3, [x1, #36]
  402e4c:	sub	w0, w0, w7
  402e50:	cmp	w3, w0
  402e54:	b.ge	4031cc <tigetstr@plt+0xcec>  // b.tcont
  402e58:	ldr	w1, [x1, #40]
  402e5c:	sub	w0, w0, w3
  402e60:	cmp	w1, w0
  402e64:	b.ge	4031c4 <tigetstr@plt+0xce4>  // b.tcont
  402e68:	add	x19, x19, #0x60
  402e6c:	mov	x3, #0x34                  	// #52
  402e70:	sub	w0, w0, w1
  402e74:	madd	x4, x4, x3, x19
  402e78:	ldr	w1, [x4, #44]
  402e7c:	cmp	w1, w0
  402e80:	b.ge	4034e0 <tigetstr@plt+0x1000>  // b.tcont
  402e84:	ldr	w3, [x4, #48]
  402e88:	sub	w0, w0, w1
  402e8c:	cmp	w3, w0
  402e90:	b.ge	4034d8 <tigetstr@plt+0xff8>  // b.tcont
  402e94:	cbnz	w5, 402f6c <tigetstr@plt+0xa8c>
  402e98:	ldr	w0, [x20, #248]
  402e9c:	cbnz	w0, 402bbc <tigetstr@plt+0x6dc>
  402ea0:	mov	w0, #0x1                   	// #1
  402ea4:	str	w0, [x20, #248]
  402ea8:	b	402bbc <tigetstr@plt+0x6dc>
  402eac:	str	x0, [x20, #232]
  402eb0:	b	402a44 <tigetstr@plt+0x564>
  402eb4:	bl	4043e0 <tigetstr@plt+0x1f00>
  402eb8:	b	402c50 <tigetstr@plt+0x770>
  402ebc:	ldr	w0, [x20, #208]
  402ec0:	cbnz	w0, 402c38 <tigetstr@plt+0x758>
  402ec4:	mov	w0, #0x1                   	// #1
  402ec8:	str	w0, [x20, #208]
  402ecc:	b	402c38 <tigetstr@plt+0x758>
  402ed0:	cbnz	w4, 402ee4 <tigetstr@plt+0xa04>
  402ed4:	mov	w4, #0x64                  	// #100
  402ed8:	sdiv	w3, w2, w4
  402edc:	msub	w3, w3, w4, w2
  402ee0:	cbnz	w3, 402dbc <tigetstr@plt+0x8dc>
  402ee4:	mov	w3, #0x190                 	// #400
  402ee8:	sdiv	w1, w2, w3
  402eec:	msub	w1, w1, w3, w2
  402ef0:	cmp	w1, #0x0
  402ef4:	cset	w1, eq  // eq = none
  402ef8:	b	402dbc <tigetstr@plt+0x8dc>
  402efc:	sub	w0, w0, #0x6
  402f00:	b	402d9c <tigetstr@plt+0x8bc>
  402f04:	mov	w0, #0xc                   	// #12
  402f08:	str	w0, [x20, #200]
  402f0c:	cbnz	w28, 402c10 <tigetstr@plt+0x730>
  402f10:	b	402c30 <tigetstr@plt+0x750>
  402f14:	ldr	x0, [x20, #272]
  402f18:	ldrsb	w0, [x0]
  402f1c:	cbz	w0, 402be0 <tigetstr@plt+0x700>
  402f20:	bl	409f70 <tigetstr@plt+0x7a90>
  402f24:	cmp	w0, #0x1
  402f28:	b.ne	402bf4 <tigetstr@plt+0x714>  // b.any
  402f2c:	b	402be0 <tigetstr@plt+0x700>
  402f30:	mov	w2, #0x5                   	// #5
  402f34:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402f38:	mov	x0, #0x0                   	// #0
  402f3c:	add	x1, x1, #0xf60
  402f40:	bl	4023c0 <dcgettext@plt>
  402f44:	add	x23, x23, #0x8
  402f48:	mov	x1, x0
  402f4c:	mov	x0, x21
  402f50:	bl	406938 <tigetstr@plt+0x4458>
  402f54:	str	w0, [x20, #248]
  402f58:	b	402ad8 <tigetstr@plt+0x5f8>
  402f5c:	ldr	w0, [x26, #16]
  402f60:	add	w0, w0, #0x1
  402f64:	str	w0, [x20, #248]
  402f68:	b	402d10 <tigetstr@plt+0x830>
  402f6c:	sub	w2, w2, #0x1
  402f70:	mov	w1, #0xc                   	// #12
  402f74:	mov	w0, #0x1f                  	// #31
  402f78:	bl	403e30 <tigetstr@plt+0x1950>
  402f7c:	cmp	w21, w0
  402f80:	b.eq	402e98 <tigetstr@plt+0x9b8>  // b.none
  402f84:	mov	w2, #0x5                   	// #5
  402f88:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402f8c:	mov	x0, #0x0                   	// #0
  402f90:	add	x1, x1, #0xff0
  402f94:	bl	4023c0 <dcgettext@plt>
  402f98:	mov	x1, x0
  402f9c:	ldp	w2, w3, [x20, #252]
  402fa0:	mov	w0, #0x1                   	// #1
  402fa4:	bl	4023f0 <errx@plt>
  402fa8:	ldr	w1, [x26, #20]
  402fac:	add	w1, w1, #0x76c
  402fb0:	cmp	w0, w1
  402fb4:	b.ne	402b94 <tigetstr@plt+0x6b4>  // b.any
  402fb8:	ldr	w0, [x26, #28]
  402fbc:	add	w0, w0, #0x1
  402fc0:	str	w0, [x20, #244]
  402fc4:	b	402b94 <tigetstr@plt+0x6b4>
  402fc8:	sub	w0, w3, #0x21
  402fcc:	cmp	w0, #0x5d
  402fd0:	b.hi	40283c <tigetstr@plt+0x35c>  // b.pmore
  402fd4:	ldr	x0, [x23, #1104]
  402fd8:	mov	w2, w3
  402fdc:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  402fe0:	add	x1, x1, #0x920
  402fe4:	bl	402480 <fprintf@plt>
  402fe8:	b	40283c <tigetstr@plt+0x35c>
  402fec:	ldr	x0, [x22, x27]
  402ff0:	mov	x1, #0x0                   	// #0
  402ff4:	bl	406298 <tigetstr@plt+0x3db8>
  402ff8:	cbz	w0, 40311c <tigetstr@plt+0xc3c>
  402ffc:	add	x0, sp, #0x70
  403000:	bl	4020f0 <time@plt>
  403004:	add	x0, sp, #0x70
  403008:	bl	4020a0 <localtime@plt>
  40300c:	mov	x26, x0
  403010:	b	402ae8 <tigetstr@plt+0x608>
  403014:	mov	w4, #0x64                  	// #100
  403018:	mov	w6, #0x190                 	// #400
  40301c:	mov	x5, #0x7                   	// #7
  403020:	sdiv	w4, w0, w4
  403024:	sdiv	w0, w0, w6
  403028:	sub	x1, x1, w4, sxtw
  40302c:	add	x0, x1, w0, sxtw
  403030:	add	x0, x0, #0x1
  403034:	sdiv	x1, x0, x5
  403038:	msub	w1, w1, w5, w0
  40303c:	b	402d60 <tigetstr@plt+0x880>
  403040:	mov	w1, #0x3                   	// #3
  403044:	mov	w0, #0x1                   	// #1
  403048:	str	w1, [x20, #208]
  40304c:	bl	4023a0 <isatty@plt>
  403050:	cbz	w0, 402c38 <tigetstr@plt+0x758>
  403054:	mov	w0, #0x50                  	// #80
  403058:	bl	408dd8 <tigetstr@plt+0x68f8>
  40305c:	ldrb	w4, [x20, #264]
  403060:	mov	w1, #0x14                  	// #20
  403064:	mov	w2, #0x1b                  	// #27
  403068:	ldr	w3, [x20, #240]
  40306c:	tst	x4, #0x1
  403070:	csel	w2, w2, w1, ne  // ne = any
  403074:	cmp	w2, w0
  403078:	csel	w1, w2, w0, ge  // ge = tcont
  40307c:	udiv	w0, w1, w2
  403080:	sub	w0, w0, #0x1
  403084:	msub	w0, w0, w3, w1
  403088:	sdiv	w0, w0, w2
  40308c:	cmp	w0, #0x2
  403090:	b.gt	402c38 <tigetstr@plt+0x758>
  403094:	cmp	w0, #0x0
  403098:	csinc	w0, w0, wzr, gt
  40309c:	str	w0, [x20, #208]
  4030a0:	b	402c38 <tigetstr@plt+0x758>
  4030a4:	cbnz	w3, 4030f0 <tigetstr@plt+0xc10>
  4030a8:	mov	w3, #0x64                  	// #100
  4030ac:	sdiv	w1, w0, w3
  4030b0:	msub	w1, w1, w3, w0
  4030b4:	cbz	w1, 4030f0 <tigetstr@plt+0xc10>
  4030b8:	mov	w3, #0x1                   	// #1
  4030bc:	b	402b48 <tigetstr@plt+0x668>
  4030c0:	mov	x0, #0x0                   	// #0
  4030c4:	lsl	x0, x0, #4
  4030c8:	add	x1, sp, #0x88
  4030cc:	ldr	w0, [x1, x0]
  4030d0:	str	w0, [x20, #192]
  4030d4:	b	4026a0 <tigetstr@plt+0x1c0>
  4030d8:	mov	x0, #0x1                   	// #1
  4030dc:	b	4030c4 <tigetstr@plt+0xbe4>
  4030e0:	mov	x0, #0x2                   	// #2
  4030e4:	b	4030c4 <tigetstr@plt+0xbe4>
  4030e8:	mov	x0, #0x3                   	// #3
  4030ec:	b	4030c4 <tigetstr@plt+0xbe4>
  4030f0:	mov	w3, #0x190                 	// #400
  4030f4:	sdiv	w1, w0, w3
  4030f8:	msub	w0, w1, w3, w0
  4030fc:	cmp	w0, #0x0
  403100:	cset	w3, eq  // eq = none
  403104:	b	402b48 <tigetstr@plt+0x668>
  403108:	adrp	x0, 41e000 <tigetstr@plt+0x1bb20>
  40310c:	adrp	x20, 41e000 <tigetstr@plt+0x1bb20>
  403110:	add	x20, x20, #0x320
  403114:	str	wzr, [x0, #1288]
  403118:	b	4025d0 <tigetstr@plt+0xf0>
  40311c:	ldr	x0, [x22, x27]
  403120:	add	x1, sp, #0x80
  403124:	bl	407f78 <tigetstr@plt+0x5a98>
  403128:	cbnz	w0, 403180 <tigetstr@plt+0xca0>
  40312c:	ldr	x0, [sp, #128]
  403130:	mov	x1, #0x4240                	// #16960
  403134:	movk	x1, #0xf, lsl #16
  403138:	add	x21, sp, #0x70
  40313c:	udiv	x0, x0, x1
  403140:	str	x0, [sp, #112]
  403144:	mov	x0, x21
  403148:	bl	4020a0 <localtime@plt>
  40314c:	mov	x26, x0
  403150:	b	402cf0 <tigetstr@plt+0x810>
  403154:	mov	w0, #0x2                   	// #2
  403158:	ldr	w1, [x20, #248]
  40315c:	cbnz	w1, 402bbc <tigetstr@plt+0x6dc>
  403160:	str	w0, [x20, #248]
  403164:	b	402bbc <tigetstr@plt+0x6dc>
  403168:	mov	w0, #0x4                   	// #4
  40316c:	b	403158 <tigetstr@plt+0xc78>
  403170:	mov	w0, #0x3                   	// #3
  403174:	b	403158 <tigetstr@plt+0xc78>
  403178:	mov	w0, #0x1                   	// #1
  40317c:	b	403158 <tigetstr@plt+0xc78>
  403180:	ldr	x0, [x22, x27]
  403184:	bl	403ba8 <tigetstr@plt+0x16c8>
  403188:	str	w0, [x20, #248]
  40318c:	cmp	w0, #0x0
  403190:	b.le	403528 <tigetstr@plt+0x1048>
  403194:	add	x21, sp, #0x70
  403198:	mov	x0, x21
  40319c:	bl	4020f0 <time@plt>
  4031a0:	b	403144 <tigetstr@plt+0xc64>
  4031a4:	mov	w0, #0x6                   	// #6
  4031a8:	b	403158 <tigetstr@plt+0xc78>
  4031ac:	mov	w0, #0x8                   	// #8
  4031b0:	b	403158 <tigetstr@plt+0xc78>
  4031b4:	mov	w0, #0x7                   	// #7
  4031b8:	b	403158 <tigetstr@plt+0xc78>
  4031bc:	mov	w0, #0x5                   	// #5
  4031c0:	b	403158 <tigetstr@plt+0xc78>
  4031c4:	mov	w0, #0xa                   	// #10
  4031c8:	b	403158 <tigetstr@plt+0xc78>
  4031cc:	mov	w0, #0x9                   	// #9
  4031d0:	b	403158 <tigetstr@plt+0xc78>
  4031d4:	adrp	x3, 41e000 <tigetstr@plt+0x1bb20>
  4031d8:	mov	w2, #0x5                   	// #5
  4031dc:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4031e0:	mov	x0, #0x0                   	// #0
  4031e4:	ldr	x19, [x3, #1128]
  4031e8:	add	x1, x1, #0x9d8
  4031ec:	bl	4023c0 <dcgettext@plt>
  4031f0:	adrp	x20, 41e000 <tigetstr@plt+0x1bb20>
  4031f4:	mov	x1, x19
  4031f8:	bl	401f20 <fputs@plt>
  4031fc:	mov	w2, #0x5                   	// #5
  403200:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403204:	mov	x0, #0x0                   	// #0
  403208:	add	x1, x1, #0x9e8
  40320c:	bl	4023c0 <dcgettext@plt>
  403210:	mov	x1, x0
  403214:	ldr	x2, [x20, #1136]
  403218:	mov	x0, x19
  40321c:	bl	402480 <fprintf@plt>
  403220:	mov	w2, #0x5                   	// #5
  403224:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403228:	mov	x0, #0x0                   	// #0
  40322c:	add	x1, x1, #0xa10
  403230:	bl	4023c0 <dcgettext@plt>
  403234:	mov	x1, x0
  403238:	ldr	x2, [x20, #1136]
  40323c:	mov	x0, x19
  403240:	bl	402480 <fprintf@plt>
  403244:	mov	x1, x19
  403248:	mov	w0, #0xa                   	// #10
  40324c:	bl	402030 <fputc@plt>
  403250:	mov	w2, #0x5                   	// #5
  403254:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403258:	mov	x0, #0x0                   	// #0
  40325c:	add	x1, x1, #0xa38
  403260:	bl	4023c0 <dcgettext@plt>
  403264:	mov	x1, x19
  403268:	bl	401f20 <fputs@plt>
  40326c:	mov	w2, #0x5                   	// #5
  403270:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403274:	mov	x0, #0x0                   	// #0
  403278:	add	x1, x1, #0xa68
  40327c:	bl	4023c0 <dcgettext@plt>
  403280:	mov	x1, x19
  403284:	bl	401f20 <fputs@plt>
  403288:	mov	w2, #0x5                   	// #5
  40328c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403290:	mov	x0, #0x0                   	// #0
  403294:	add	x1, x1, #0xaa0
  403298:	bl	4023c0 <dcgettext@plt>
  40329c:	mov	x1, x19
  4032a0:	bl	401f20 <fputs@plt>
  4032a4:	mov	w2, #0x5                   	// #5
  4032a8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4032ac:	mov	x0, #0x0                   	// #0
  4032b0:	add	x1, x1, #0xab0
  4032b4:	bl	4023c0 <dcgettext@plt>
  4032b8:	mov	x1, x19
  4032bc:	bl	401f20 <fputs@plt>
  4032c0:	mov	w2, #0x5                   	// #5
  4032c4:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4032c8:	mov	x0, #0x0                   	// #0
  4032cc:	add	x1, x1, #0xaf0
  4032d0:	bl	4023c0 <dcgettext@plt>
  4032d4:	mov	x1, x19
  4032d8:	bl	401f20 <fputs@plt>
  4032dc:	mov	w2, #0x5                   	// #5
  4032e0:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4032e4:	mov	x0, #0x0                   	// #0
  4032e8:	add	x1, x1, #0xb30
  4032ec:	bl	4023c0 <dcgettext@plt>
  4032f0:	mov	x1, x19
  4032f4:	bl	401f20 <fputs@plt>
  4032f8:	mov	w2, #0x5                   	// #5
  4032fc:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403300:	mov	x0, #0x0                   	// #0
  403304:	add	x1, x1, #0xb78
  403308:	bl	4023c0 <dcgettext@plt>
  40330c:	mov	x1, x19
  403310:	bl	401f20 <fputs@plt>
  403314:	mov	w2, #0x5                   	// #5
  403318:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  40331c:	mov	x0, #0x0                   	// #0
  403320:	add	x1, x1, #0xbc0
  403324:	bl	4023c0 <dcgettext@plt>
  403328:	mov	x1, x19
  40332c:	bl	401f20 <fputs@plt>
  403330:	mov	w2, #0x5                   	// #5
  403334:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403338:	mov	x0, #0x0                   	// #0
  40333c:	add	x1, x1, #0xbf8
  403340:	bl	4023c0 <dcgettext@plt>
  403344:	mov	x1, x19
  403348:	bl	401f20 <fputs@plt>
  40334c:	mov	w2, #0x5                   	// #5
  403350:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403354:	mov	x0, #0x0                   	// #0
  403358:	add	x1, x1, #0xc30
  40335c:	bl	4023c0 <dcgettext@plt>
  403360:	mov	x1, x19
  403364:	bl	401f20 <fputs@plt>
  403368:	mov	w2, #0x5                   	// #5
  40336c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403370:	mov	x0, #0x0                   	// #0
  403374:	add	x1, x1, #0xc70
  403378:	bl	4023c0 <dcgettext@plt>
  40337c:	mov	x1, x19
  403380:	bl	401f20 <fputs@plt>
  403384:	mov	w2, #0x5                   	// #5
  403388:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  40338c:	mov	x0, #0x0                   	// #0
  403390:	add	x1, x1, #0xcc0
  403394:	bl	4023c0 <dcgettext@plt>
  403398:	mov	x1, x19
  40339c:	bl	401f20 <fputs@plt>
  4033a0:	mov	w2, #0x5                   	// #5
  4033a4:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4033a8:	mov	x0, #0x0                   	// #0
  4033ac:	add	x1, x1, #0xcf0
  4033b0:	bl	4023c0 <dcgettext@plt>
  4033b4:	mov	x1, x19
  4033b8:	bl	401f20 <fputs@plt>
  4033bc:	mov	w2, #0x5                   	// #5
  4033c0:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4033c4:	mov	x0, #0x0                   	// #0
  4033c8:	add	x1, x1, #0xd20
  4033cc:	bl	4023c0 <dcgettext@plt>
  4033d0:	mov	x1, x19
  4033d4:	bl	401f20 <fputs@plt>
  4033d8:	mov	w2, #0x5                   	// #5
  4033dc:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4033e0:	mov	x0, #0x0                   	// #0
  4033e4:	add	x1, x1, #0xd58
  4033e8:	bl	4023c0 <dcgettext@plt>
  4033ec:	mov	x1, x19
  4033f0:	bl	401f20 <fputs@plt>
  4033f4:	mov	w2, #0x5                   	// #5
  4033f8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4033fc:	mov	x0, #0x0                   	// #0
  403400:	add	x1, x1, #0xd98
  403404:	bl	4023c0 <dcgettext@plt>
  403408:	mov	x1, x0
  40340c:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  403410:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  403414:	add	x4, x4, #0xdd8
  403418:	add	x3, x3, #0xde0
  40341c:	mov	x0, x19
  403420:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  403424:	add	x2, x2, #0xde8
  403428:	bl	402480 <fprintf@plt>
  40342c:	mov	w2, #0x5                   	// #5
  403430:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403434:	mov	x0, #0x0                   	// #0
  403438:	add	x1, x1, #0xdf0
  40343c:	bl	4023c0 <dcgettext@plt>
  403440:	mov	x2, x0
  403444:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403448:	mov	x0, x19
  40344c:	add	x1, x1, #0xe10
  403450:	bl	402480 <fprintf@plt>
  403454:	mov	x1, x19
  403458:	mov	w0, #0xa                   	// #10
  40345c:	bl	402030 <fputc@plt>
  403460:	mov	w2, #0x5                   	// #5
  403464:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403468:	mov	x0, #0x0                   	// #0
  40346c:	add	x1, x1, #0xe30
  403470:	bl	4023c0 <dcgettext@plt>
  403474:	mov	x19, x0
  403478:	mov	w2, #0x5                   	// #5
  40347c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403480:	mov	x0, #0x0                   	// #0
  403484:	add	x1, x1, #0xe48
  403488:	bl	4023c0 <dcgettext@plt>
  40348c:	mov	x4, x0
  403490:	adrp	x3, 40a000 <tigetstr@plt+0x7b20>
  403494:	add	x3, x3, #0xe58
  403498:	mov	x2, x19
  40349c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4034a0:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  4034a4:	add	x1, x1, #0xe68
  4034a8:	add	x0, x0, #0xe78
  4034ac:	bl	402430 <printf@plt>
  4034b0:	mov	w2, #0x5                   	// #5
  4034b4:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4034b8:	mov	x0, #0x0                   	// #0
  4034bc:	add	x1, x1, #0xe90
  4034c0:	bl	4023c0 <dcgettext@plt>
  4034c4:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4034c8:	add	x1, x1, #0xeb0
  4034cc:	bl	402430 <printf@plt>
  4034d0:	mov	w0, #0x0                   	// #0
  4034d4:	bl	401f40 <exit@plt>
  4034d8:	mov	w0, #0xc                   	// #12
  4034dc:	b	403158 <tigetstr@plt+0xc78>
  4034e0:	mov	w0, #0xb                   	// #11
  4034e4:	b	403158 <tigetstr@plt+0xc78>
  4034e8:	mov	w2, #0x5                   	// #5
  4034ec:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4034f0:	mov	x0, #0x0                   	// #0
  4034f4:	add	x1, x1, #0xf40
  4034f8:	bl	4023c0 <dcgettext@plt>
  4034fc:	mov	x1, x0
  403500:	mov	w2, w21
  403504:	mov	w0, #0x1                   	// #1
  403508:	bl	4023f0 <errx@plt>
  40350c:	mov	w2, #0x5                   	// #5
  403510:	mov	x1, x21
  403514:	mov	x0, #0x0                   	// #0
  403518:	bl	4023c0 <dcgettext@plt>
  40351c:	mov	x1, x0
  403520:	mov	w0, #0x1                   	// #1
  403524:	bl	4023f0 <errx@plt>
  403528:	mov	w2, #0x5                   	// #5
  40352c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403530:	mov	x0, #0x0                   	// #0
  403534:	add	x1, x1, #0xef0
  403538:	bl	4023c0 <dcgettext@plt>
  40353c:	mov	x1, x0
  403540:	ldr	x2, [x22, x27]
  403544:	mov	w0, w21
  403548:	bl	4023f0 <errx@plt>
  40354c:	mov	w2, #0x5                   	// #5
  403550:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403554:	mov	x0, #0x0                   	// #0
  403558:	add	x1, x1, #0xf40
  40355c:	bl	4023c0 <dcgettext@plt>
  403560:	mov	x1, x0
  403564:	mov	w2, #0x1f                  	// #31
  403568:	mov	w0, #0x1                   	// #1
  40356c:	bl	4023f0 <errx@plt>
  403570:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403574:	add	x1, x1, #0xfe0
  403578:	mov	w2, #0x5                   	// #5
  40357c:	mov	x0, #0x0                   	// #0
  403580:	bl	4023c0 <dcgettext@plt>
  403584:	bl	402390 <warnx@plt>
  403588:	adrp	x0, 41e000 <tigetstr@plt+0x1bb20>
  40358c:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  403590:	mov	w2, #0x5                   	// #5
  403594:	add	x1, x1, #0xeb8
  403598:	ldr	x19, [x0, #1104]
  40359c:	b	402998 <tigetstr@plt+0x4b8>
  4035a0:	mov	w2, #0x5                   	// #5
  4035a4:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4035a8:	mov	x0, #0x0                   	// #0
  4035ac:	add	x1, x1, #0xfb0
  4035b0:	bl	4023c0 <dcgettext@plt>
  4035b4:	mov	x1, x0
  4035b8:	mov	w0, #0x1                   	// #1
  4035bc:	bl	4023f0 <errx@plt>
  4035c0:	mov	w2, #0x5                   	// #5
  4035c4:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4035c8:	mov	x0, #0x0                   	// #0
  4035cc:	add	x1, x1, #0xf60
  4035d0:	bl	4023c0 <dcgettext@plt>
  4035d4:	mov	x1, x0
  4035d8:	mov	w0, #0x1                   	// #1
  4035dc:	bl	4023f0 <errx@plt>
  4035e0:	mov	w2, #0x5                   	// #5
  4035e4:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4035e8:	mov	x0, #0x0                   	// #0
  4035ec:	add	x1, x1, #0xf80
  4035f0:	bl	4023c0 <dcgettext@plt>
  4035f4:	mov	x1, x0
  4035f8:	ldr	x2, [x23]
  4035fc:	mov	w0, #0x1                   	// #1
  403600:	bl	4023f0 <errx@plt>
  403604:	mov	w2, #0x5                   	// #5
  403608:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  40360c:	mov	x0, #0x0                   	// #0
  403610:	add	x1, x1, #0x958
  403614:	bl	4023c0 <dcgettext@plt>
  403618:	mov	x1, x0
  40361c:	mov	w0, #0x1                   	// #1
  403620:	bl	4023f0 <errx@plt>
  403624:	mov	x29, #0x0                   	// #0
  403628:	mov	x30, #0x0                   	// #0
  40362c:	mov	x5, x0
  403630:	ldr	x1, [sp]
  403634:	add	x2, sp, #0x8
  403638:	mov	x6, sp
  40363c:	movz	x0, #0x0, lsl #48
  403640:	movk	x0, #0x0, lsl #32
  403644:	movk	x0, #0x40, lsl #16
  403648:	movk	x0, #0x24f0
  40364c:	movz	x3, #0x0, lsl #48
  403650:	movk	x3, #0x0, lsl #32
  403654:	movk	x3, #0x40, lsl #16
  403658:	movk	x3, #0xa768
  40365c:	movz	x4, #0x0, lsl #48
  403660:	movk	x4, #0x0, lsl #32
  403664:	movk	x4, #0x40, lsl #16
  403668:	movk	x4, #0xa7e8
  40366c:	bl	402150 <__libc_start_main@plt>
  403670:	bl	402250 <abort@plt>
  403674:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  403678:	ldr	x0, [x0, #4064]
  40367c:	cbz	x0, 403684 <tigetstr@plt+0x11a4>
  403680:	b	402230 <__gmon_start__@plt>
  403684:	ret
  403688:	adrp	x0, 41e000 <tigetstr@plt+0x1bb20>
  40368c:	add	x0, x0, #0x448
  403690:	adrp	x1, 41e000 <tigetstr@plt+0x1bb20>
  403694:	add	x1, x1, #0x448
  403698:	cmp	x1, x0
  40369c:	b.eq	4036b4 <tigetstr@plt+0x11d4>  // b.none
  4036a0:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  4036a4:	ldr	x1, [x1, #2072]
  4036a8:	cbz	x1, 4036b4 <tigetstr@plt+0x11d4>
  4036ac:	mov	x16, x1
  4036b0:	br	x16
  4036b4:	ret
  4036b8:	adrp	x0, 41e000 <tigetstr@plt+0x1bb20>
  4036bc:	add	x0, x0, #0x448
  4036c0:	adrp	x1, 41e000 <tigetstr@plt+0x1bb20>
  4036c4:	add	x1, x1, #0x448
  4036c8:	sub	x1, x1, x0
  4036cc:	lsr	x2, x1, #63
  4036d0:	add	x1, x2, x1, asr #3
  4036d4:	cmp	xzr, x1, asr #1
  4036d8:	asr	x1, x1, #1
  4036dc:	b.eq	4036f4 <tigetstr@plt+0x1214>  // b.none
  4036e0:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  4036e4:	ldr	x2, [x2, #2080]
  4036e8:	cbz	x2, 4036f4 <tigetstr@plt+0x1214>
  4036ec:	mov	x16, x2
  4036f0:	br	x16
  4036f4:	ret
  4036f8:	stp	x29, x30, [sp, #-32]!
  4036fc:	mov	x29, sp
  403700:	str	x19, [sp, #16]
  403704:	adrp	x19, 41e000 <tigetstr@plt+0x1bb20>
  403708:	ldrb	w0, [x19, #1144]
  40370c:	cbnz	w0, 40371c <tigetstr@plt+0x123c>
  403710:	bl	403688 <tigetstr@plt+0x11a8>
  403714:	mov	w0, #0x1                   	// #1
  403718:	strb	w0, [x19, #1144]
  40371c:	ldr	x19, [sp, #16]
  403720:	ldp	x29, x30, [sp], #32
  403724:	ret
  403728:	b	4036b8 <tigetstr@plt+0x11d8>
  40372c:	nop
  403730:	add	w5, w0, #0x1
  403734:	mov	w4, w0
  403738:	cmp	w5, w3
  40373c:	b.eq	403838 <tigetstr@plt+0x1358>  // b.none
  403740:	cmp	w2, #0x2
  403744:	cset	w0, le
  403748:	sub	w3, w3, w0
  40374c:	cmp	w3, w4
  403750:	b.gt	4037c8 <tigetstr@plt+0x12e8>
  403754:	ccmp	w2, #0x9, #0x4, eq  // eq = none
  403758:	b.gt	4037c8 <tigetstr@plt+0x12e8>
  40375c:	cmp	w3, w4
  403760:	b.eq	40384c <tigetstr@plt+0x136c>  // b.none
  403764:	b.ge	40387c <tigetstr@plt+0x139c>  // b.tcont
  403768:	add	w4, w3, #0x3
  40376c:	cmp	w3, #0x0
  403770:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  403774:	add	x0, x0, #0xa0
  403778:	sub	w5, w2, #0x1
  40377c:	add	x0, x0, #0x30
  403780:	csel	w2, w4, w3, lt  // lt = tstop
  403784:	sxtw	x3, w3
  403788:	mov	x4, #0x4925                	// #18725
  40378c:	asr	w2, w2, #2
  403790:	ldrsw	x0, [x0, w5, sxtw #2]
  403794:	movk	x4, #0x2492, lsl #16
  403798:	add	x2, x3, w2, sxtw
  40379c:	movk	x4, #0x9249, lsl #32
  4037a0:	add	x2, x2, x0
  4037a4:	movk	x4, #0x4924, lsl #48
  4037a8:	add	x0, x2, w1, sxtw
  4037ac:	smulh	x1, x0, x4
  4037b0:	asr	x1, x1, #1
  4037b4:	sub	x1, x1, x0, asr #63
  4037b8:	lsl	x2, x1, #3
  4037bc:	sub	x1, x2, x1
  4037c0:	sub	w0, w0, w1
  4037c4:	ret
  4037c8:	mov	w4, #0x851f                	// #34079
  4037cc:	add	w6, w3, #0x3
  4037d0:	movk	w4, #0x51eb, lsl #16
  4037d4:	cmp	w3, #0x0
  4037d8:	sub	w5, w2, #0x1
  4037dc:	asr	w7, w3, #31
  4037e0:	smull	x2, w3, w4
  4037e4:	csel	w4, w6, w3, lt  // lt = tstop
  4037e8:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  4037ec:	add	x0, x0, #0xa0
  4037f0:	asr	w4, w4, #2
  4037f4:	sxtw	x3, w3
  4037f8:	asr	x6, x2, #37
  4037fc:	asr	x2, x2, #39
  403800:	sub	w6, w6, w7
  403804:	add	x3, x3, w4, sxtw
  403808:	sub	w2, w2, w7
  40380c:	ldrsw	x0, [x0, w5, sxtw #2]
  403810:	sub	x3, x3, w6, sxtw
  403814:	add	x2, x3, w2, sxtw
  403818:	mov	x3, #0x4925                	// #18725
  40381c:	add	x2, x2, x0
  403820:	movk	x3, #0x2492, lsl #16
  403824:	add	x0, x2, w1, sxtw
  403828:	movk	x3, #0x9249, lsl #32
  40382c:	movk	x3, #0x4924, lsl #48
  403830:	smulh	x1, x0, x3
  403834:	b	4037b0 <tigetstr@plt+0x12d0>
  403838:	cmp	w2, #0x3
  40383c:	cset	w3, lt  // lt = tstop
  403840:	add	w3, w3, #0xe
  403844:	sub	w3, w5, w3
  403848:	b	40374c <tigetstr@plt+0x126c>
  40384c:	cmp	w2, #0x9
  403850:	cset	w0, eq  // eq = none
  403854:	cmp	w0, #0x0
  403858:	ccmp	w1, #0xd, #0x4, ne  // ne = any
  40385c:	b.gt	4037c8 <tigetstr@plt+0x12e8>
  403860:	cmp	w2, #0x8
  403864:	b.le	403768 <tigetstr@plt+0x1288>
  403868:	cmp	w0, #0x0
  40386c:	mov	w0, #0x8                   	// #8
  403870:	ccmp	w1, #0x2, #0x0, ne  // ne = any
  403874:	b.le	403768 <tigetstr@plt+0x1288>
  403878:	ret
  40387c:	mov	w0, #0x8                   	// #8
  403880:	ret
  403884:	nop
  403888:	stp	x29, x30, [sp, #-48]!
  40388c:	mov	x29, sp
  403890:	stp	x19, x20, [sp, #16]
  403894:	adrp	x20, 41e000 <tigetstr@plt+0x1bb20>
  403898:	add	x20, x20, #0x320
  40389c:	str	x21, [sp, #32]
  4038a0:	mov	w21, #0x6f                  	// #111
  4038a4:	mov	x19, #0x0                   	// #0
  4038a8:	movk	w21, #0x2, lsl #16
  4038ac:	nop
  4038b0:	add	w0, w21, w19
  4038b4:	bl	4020d0 <nl_langinfo@plt>
  4038b8:	str	x0, [x20, x19, lsl #3]
  4038bc:	add	x19, x19, #0x1
  4038c0:	cmp	x19, #0xc
  4038c4:	b.ne	4038b0 <tigetstr@plt+0x13d0>  // b.any
  4038c8:	ldp	x19, x20, [sp, #16]
  4038cc:	ldr	x21, [sp, #32]
  4038d0:	ldp	x29, x30, [sp], #48
  4038d4:	ret
  4038d8:	stp	x29, x30, [sp, #-416]!
  4038dc:	mov	x1, #0x12c                 	// #300
  4038e0:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  4038e4:	mov	x29, sp
  4038e8:	stp	x19, x20, [sp, #16]
  4038ec:	add	x2, x2, #0x850
  4038f0:	add	x0, sp, #0x70
  4038f4:	stp	x27, x28, [sp, #80]
  4038f8:	adrp	x27, 41e000 <tigetstr@plt+0x1bb20>
  4038fc:	add	x20, x27, #0x320
  403900:	mov	x19, #0x2493                	// #9363
  403904:	stp	x21, x22, [sp, #32]
  403908:	movk	x19, #0x9249, lsl #16
  40390c:	ldr	w3, [x20, #252]
  403910:	movk	x19, #0x4924, lsl #32
  403914:	stp	x23, x24, [sp, #48]
  403918:	movk	x19, #0x2492, lsl #48
  40391c:	adrp	x24, 41e000 <tigetstr@plt+0x1bb20>
  403920:	stp	x25, x26, [sp, #64]
  403924:	mov	x26, x19
  403928:	bl	402070 <snprintf@plt>
  40392c:	ldrsw	x1, [x20, #212]
  403930:	sxtw	x22, w0
  403934:	add	x24, x24, #0x480
  403938:	mov	x21, #0x0                   	// #0
  40393c:	mov	x23, x24
  403940:	mov	x25, #0x85                  	// #133
  403944:	umulh	x0, x1, x19
  403948:	sub	x19, x1, x0
  40394c:	add	x19, x0, x19, lsr #1
  403950:	lsr	x19, x19, #2
  403954:	lsl	x0, x19, #3
  403958:	sub	x19, x0, x19
  40395c:	sub	x19, x1, x19
  403960:	b	40399c <tigetstr@plt+0x14bc>
  403964:	ldrsw	x1, [x20, #212]
  403968:	mov	x0, x28
  40396c:	add	x23, x28, #0x1
  403970:	add	x1, x1, x21
  403974:	umulh	x2, x1, x26
  403978:	sub	x19, x1, x2
  40397c:	add	x19, x2, x19, lsr #1
  403980:	lsr	x19, x19, #2
  403984:	lsl	x2, x19, #3
  403988:	sub	x19, x2, x19
  40398c:	sub	x19, x1, x19
  403990:	bl	401f10 <strlen@plt>
  403994:	mov	w1, #0x20                  	// #32
  403998:	strh	w1, [x28, x0]
  40399c:	ldr	x1, [x20, #224]
  4039a0:	add	w0, w19, #0x20, lsl #12
  4039a4:	sub	x19, x23, x24
  4039a8:	add	x21, x21, #0x1
  4039ac:	sub	x19, x25, x19
  4039b0:	sub	x1, x1, #0x1
  4039b4:	cmp	x19, x1
  4039b8:	b.ls	4039f0 <tigetstr@plt+0x1510>  // b.plast
  4039bc:	bl	4020d0 <nl_langinfo@plt>
  4039c0:	ldr	x6, [x20, #224]
  4039c4:	mov	x2, x19
  4039c8:	add	x3, sp, #0x68
  4039cc:	mov	x1, x23
  4039d0:	sub	x6, x6, #0x1
  4039d4:	mov	w5, #0x1                   	// #1
  4039d8:	mov	w4, #0x2                   	// #2
  4039dc:	str	x6, [sp, #104]
  4039e0:	bl	405e68 <tigetstr@plt+0x3988>
  4039e4:	add	x28, x23, w0, sxtw
  4039e8:	cmp	x21, #0x7
  4039ec:	b.ne	403964 <tigetstr@plt+0x1484>  // b.any
  4039f0:	ldr	x0, [x27, #800]
  4039f4:	cbz	x0, 403b9c <tigetstr@plt+0x16bc>
  4039f8:	ldr	x0, [x27, #800]
  4039fc:	add	x22, x22, #0x1
  403a00:	bl	401f10 <strlen@plt>
  403a04:	add	x0, x0, x22
  403a08:	ldr	x19, [x20, #232]
  403a0c:	cmp	x19, x0
  403a10:	b.cs	403a20 <tigetstr@plt+0x1540>  // b.hs, b.nlast
  403a14:	ldrb	w0, [x20, #264]
  403a18:	orr	w0, w0, #0x4
  403a1c:	strb	w0, [x20, #264]
  403a20:	ldr	x0, [x20, #8]
  403a24:	bl	401f10 <strlen@plt>
  403a28:	add	x0, x22, x0
  403a2c:	cmp	x19, x0
  403a30:	b.cs	403a40 <tigetstr@plt+0x1560>  // b.hs, b.nlast
  403a34:	ldrb	w0, [x20, #264]
  403a38:	orr	w0, w0, #0x4
  403a3c:	strb	w0, [x20, #264]
  403a40:	ldr	x0, [x20, #16]
  403a44:	bl	401f10 <strlen@plt>
  403a48:	add	x0, x22, x0
  403a4c:	cmp	x19, x0
  403a50:	b.cs	403a60 <tigetstr@plt+0x1580>  // b.hs, b.nlast
  403a54:	ldrb	w0, [x20, #264]
  403a58:	orr	w0, w0, #0x4
  403a5c:	strb	w0, [x20, #264]
  403a60:	ldr	x0, [x20, #24]
  403a64:	bl	401f10 <strlen@plt>
  403a68:	add	x0, x22, x0
  403a6c:	cmp	x19, x0
  403a70:	b.cs	403a80 <tigetstr@plt+0x15a0>  // b.hs, b.nlast
  403a74:	ldrb	w0, [x20, #264]
  403a78:	orr	w0, w0, #0x4
  403a7c:	strb	w0, [x20, #264]
  403a80:	ldr	x0, [x20, #32]
  403a84:	bl	401f10 <strlen@plt>
  403a88:	add	x0, x22, x0
  403a8c:	cmp	x19, x0
  403a90:	b.cs	403aa0 <tigetstr@plt+0x15c0>  // b.hs, b.nlast
  403a94:	ldrb	w0, [x20, #264]
  403a98:	orr	w0, w0, #0x4
  403a9c:	strb	w0, [x20, #264]
  403aa0:	ldr	x0, [x20, #40]
  403aa4:	bl	401f10 <strlen@plt>
  403aa8:	add	x0, x22, x0
  403aac:	cmp	x19, x0
  403ab0:	b.cs	403ac0 <tigetstr@plt+0x15e0>  // b.hs, b.nlast
  403ab4:	ldrb	w0, [x20, #264]
  403ab8:	orr	w0, w0, #0x4
  403abc:	strb	w0, [x20, #264]
  403ac0:	ldr	x0, [x20, #48]
  403ac4:	bl	401f10 <strlen@plt>
  403ac8:	add	x0, x22, x0
  403acc:	cmp	x19, x0
  403ad0:	b.cs	403ae0 <tigetstr@plt+0x1600>  // b.hs, b.nlast
  403ad4:	ldrb	w0, [x20, #264]
  403ad8:	orr	w0, w0, #0x4
  403adc:	strb	w0, [x20, #264]
  403ae0:	ldr	x0, [x20, #56]
  403ae4:	bl	401f10 <strlen@plt>
  403ae8:	add	x0, x22, x0
  403aec:	cmp	x19, x0
  403af0:	b.cs	403b00 <tigetstr@plt+0x1620>  // b.hs, b.nlast
  403af4:	ldrb	w0, [x20, #264]
  403af8:	orr	w0, w0, #0x4
  403afc:	strb	w0, [x20, #264]
  403b00:	ldr	x0, [x20, #64]
  403b04:	bl	401f10 <strlen@plt>
  403b08:	add	x0, x22, x0
  403b0c:	cmp	x19, x0
  403b10:	b.cs	403b20 <tigetstr@plt+0x1640>  // b.hs, b.nlast
  403b14:	ldrb	w0, [x20, #264]
  403b18:	orr	w0, w0, #0x4
  403b1c:	strb	w0, [x20, #264]
  403b20:	ldr	x0, [x20, #72]
  403b24:	bl	401f10 <strlen@plt>
  403b28:	add	x0, x22, x0
  403b2c:	cmp	x19, x0
  403b30:	b.cs	403b40 <tigetstr@plt+0x1660>  // b.hs, b.nlast
  403b34:	ldrb	w0, [x20, #264]
  403b38:	orr	w0, w0, #0x4
  403b3c:	strb	w0, [x20, #264]
  403b40:	ldr	x0, [x20, #80]
  403b44:	bl	401f10 <strlen@plt>
  403b48:	add	x0, x22, x0
  403b4c:	cmp	x19, x0
  403b50:	b.cs	403b60 <tigetstr@plt+0x1680>  // b.hs, b.nlast
  403b54:	ldrb	w0, [x20, #264]
  403b58:	orr	w0, w0, #0x4
  403b5c:	strb	w0, [x20, #264]
  403b60:	ldr	x0, [x20, #88]
  403b64:	bl	401f10 <strlen@plt>
  403b68:	add	x22, x0, x22
  403b6c:	cmp	x19, x22
  403b70:	b.cs	403b80 <tigetstr@plt+0x16a0>  // b.hs, b.nlast
  403b74:	ldrb	w0, [x20, #264]
  403b78:	orr	w0, w0, #0x4
  403b7c:	strb	w0, [x20, #264]
  403b80:	ldp	x19, x20, [sp, #16]
  403b84:	ldp	x21, x22, [sp, #32]
  403b88:	ldp	x23, x24, [sp, #48]
  403b8c:	ldp	x25, x26, [sp, #64]
  403b90:	ldp	x27, x28, [sp, #80]
  403b94:	ldp	x29, x30, [sp], #416
  403b98:	ret
  403b9c:	bl	403888 <tigetstr@plt+0x13a8>
  403ba0:	b	4039f8 <tigetstr@plt+0x1518>
  403ba4:	nop
  403ba8:	stp	x29, x30, [sp, #-48]!
  403bac:	mov	x29, sp
  403bb0:	stp	x19, x20, [sp, #16]
  403bb4:	adrp	x19, 41e000 <tigetstr@plt+0x1bb20>
  403bb8:	stp	x21, x22, [sp, #32]
  403bbc:	mov	x21, x0
  403bc0:	ldr	x0, [x19, #800]
  403bc4:	cbnz	x0, 403bcc <tigetstr@plt+0x16ec>
  403bc8:	bl	403888 <tigetstr@plt+0x13a8>
  403bcc:	ldr	x0, [x19, #800]
  403bd0:	mov	x1, x21
  403bd4:	add	x19, x19, #0x320
  403bd8:	bl	4021c0 <strcasecmp@plt>
  403bdc:	cbz	w0, 403dac <tigetstr@plt+0x18cc>
  403be0:	ldr	x0, [x19, #8]
  403be4:	mov	x1, x21
  403be8:	bl	4021c0 <strcasecmp@plt>
  403bec:	cbz	w0, 403db8 <tigetstr@plt+0x18d8>
  403bf0:	ldr	x0, [x19, #16]
  403bf4:	mov	x1, x21
  403bf8:	bl	4021c0 <strcasecmp@plt>
  403bfc:	cbz	w0, 403dc4 <tigetstr@plt+0x18e4>
  403c00:	ldr	x0, [x19, #24]
  403c04:	mov	x1, x21
  403c08:	bl	4021c0 <strcasecmp@plt>
  403c0c:	cbz	w0, 403da0 <tigetstr@plt+0x18c0>
  403c10:	ldr	x0, [x19, #32]
  403c14:	mov	x1, x21
  403c18:	bl	4021c0 <strcasecmp@plt>
  403c1c:	cbz	w0, 403dd0 <tigetstr@plt+0x18f0>
  403c20:	ldr	x0, [x19, #40]
  403c24:	mov	x1, x21
  403c28:	bl	4021c0 <strcasecmp@plt>
  403c2c:	cbz	w0, 403ddc <tigetstr@plt+0x18fc>
  403c30:	ldr	x0, [x19, #48]
  403c34:	mov	x1, x21
  403c38:	bl	4021c0 <strcasecmp@plt>
  403c3c:	cbz	w0, 403de8 <tigetstr@plt+0x1908>
  403c40:	ldr	x0, [x19, #56]
  403c44:	mov	x1, x21
  403c48:	bl	4021c0 <strcasecmp@plt>
  403c4c:	cbz	w0, 403df4 <tigetstr@plt+0x1914>
  403c50:	ldr	x0, [x19, #64]
  403c54:	mov	x1, x21
  403c58:	bl	4021c0 <strcasecmp@plt>
  403c5c:	cbz	w0, 403e00 <tigetstr@plt+0x1920>
  403c60:	ldr	x0, [x19, #72]
  403c64:	mov	x1, x21
  403c68:	bl	4021c0 <strcasecmp@plt>
  403c6c:	cbz	w0, 403e0c <tigetstr@plt+0x192c>
  403c70:	ldr	x0, [x19, #80]
  403c74:	mov	x1, x21
  403c78:	bl	4021c0 <strcasecmp@plt>
  403c7c:	cbz	w0, 403e18 <tigetstr@plt+0x1938>
  403c80:	ldr	x0, [x19, #88]
  403c84:	mov	x1, x21
  403c88:	bl	4021c0 <strcasecmp@plt>
  403c8c:	cbz	w0, 403e24 <tigetstr@plt+0x1944>
  403c90:	ldr	x0, [x19, #96]
  403c94:	cbz	x0, 403d70 <tigetstr@plt+0x1890>
  403c98:	ldr	x0, [x19, #96]
  403c9c:	mov	x1, x21
  403ca0:	bl	4021c0 <strcasecmp@plt>
  403ca4:	cbz	w0, 403dac <tigetstr@plt+0x18cc>
  403ca8:	ldr	x0, [x19, #104]
  403cac:	mov	x1, x21
  403cb0:	bl	4021c0 <strcasecmp@plt>
  403cb4:	cbz	w0, 403db8 <tigetstr@plt+0x18d8>
  403cb8:	ldr	x0, [x19, #112]
  403cbc:	mov	x1, x21
  403cc0:	bl	4021c0 <strcasecmp@plt>
  403cc4:	cbz	w0, 403dc4 <tigetstr@plt+0x18e4>
  403cc8:	ldr	x0, [x19, #120]
  403ccc:	mov	x1, x21
  403cd0:	bl	4021c0 <strcasecmp@plt>
  403cd4:	cbz	w0, 403da0 <tigetstr@plt+0x18c0>
  403cd8:	ldr	x0, [x19, #128]
  403cdc:	mov	x1, x21
  403ce0:	bl	4021c0 <strcasecmp@plt>
  403ce4:	cbz	w0, 403dd0 <tigetstr@plt+0x18f0>
  403ce8:	ldr	x0, [x19, #136]
  403cec:	mov	x1, x21
  403cf0:	bl	4021c0 <strcasecmp@plt>
  403cf4:	cbz	w0, 403ddc <tigetstr@plt+0x18fc>
  403cf8:	ldr	x0, [x19, #144]
  403cfc:	mov	x1, x21
  403d00:	bl	4021c0 <strcasecmp@plt>
  403d04:	cbz	w0, 403de8 <tigetstr@plt+0x1908>
  403d08:	ldr	x0, [x19, #152]
  403d0c:	mov	x1, x21
  403d10:	bl	4021c0 <strcasecmp@plt>
  403d14:	cbz	w0, 403df4 <tigetstr@plt+0x1914>
  403d18:	ldr	x0, [x19, #160]
  403d1c:	mov	x1, x21
  403d20:	bl	4021c0 <strcasecmp@plt>
  403d24:	cbz	w0, 403e00 <tigetstr@plt+0x1920>
  403d28:	ldr	x0, [x19, #168]
  403d2c:	mov	x1, x21
  403d30:	bl	4021c0 <strcasecmp@plt>
  403d34:	cbz	w0, 403e0c <tigetstr@plt+0x192c>
  403d38:	ldr	x0, [x19, #176]
  403d3c:	mov	x1, x21
  403d40:	bl	4021c0 <strcasecmp@plt>
  403d44:	cbz	w0, 403e18 <tigetstr@plt+0x1938>
  403d48:	ldr	x0, [x19, #184]
  403d4c:	mov	x1, x21
  403d50:	bl	4021c0 <strcasecmp@plt>
  403d54:	mov	w1, w0
  403d58:	mov	w0, #0xffffffea            	// #-22
  403d5c:	cbz	w1, 403e24 <tigetstr@plt+0x1944>
  403d60:	ldp	x19, x20, [sp, #16]
  403d64:	ldp	x21, x22, [sp, #32]
  403d68:	ldp	x29, x30, [sp], #48
  403d6c:	ret
  403d70:	mov	w22, #0x87                  	// #135
  403d74:	mov	x20, #0x0                   	// #0
  403d78:	movk	w22, #0x2, lsl #16
  403d7c:	nop
  403d80:	add	w0, w22, w20
  403d84:	bl	4020d0 <nl_langinfo@plt>
  403d88:	add	x1, x19, x20, lsl #3
  403d8c:	add	x20, x20, #0x1
  403d90:	cmp	x20, #0xc
  403d94:	str	x0, [x1, #96]
  403d98:	b.ne	403d80 <tigetstr@plt+0x18a0>  // b.any
  403d9c:	b	403c98 <tigetstr@plt+0x17b8>
  403da0:	mov	x0, #0x3                   	// #3
  403da4:	add	w0, w0, #0x1
  403da8:	b	403d60 <tigetstr@plt+0x1880>
  403dac:	mov	x0, #0x0                   	// #0
  403db0:	add	w0, w0, #0x1
  403db4:	b	403d60 <tigetstr@plt+0x1880>
  403db8:	mov	x0, #0x1                   	// #1
  403dbc:	add	w0, w0, #0x1
  403dc0:	b	403d60 <tigetstr@plt+0x1880>
  403dc4:	mov	x0, #0x2                   	// #2
  403dc8:	add	w0, w0, #0x1
  403dcc:	b	403d60 <tigetstr@plt+0x1880>
  403dd0:	mov	x0, #0x4                   	// #4
  403dd4:	add	w0, w0, #0x1
  403dd8:	b	403d60 <tigetstr@plt+0x1880>
  403ddc:	mov	x0, #0x5                   	// #5
  403de0:	add	w0, w0, #0x1
  403de4:	b	403d60 <tigetstr@plt+0x1880>
  403de8:	mov	x0, #0x6                   	// #6
  403dec:	add	w0, w0, #0x1
  403df0:	b	403d60 <tigetstr@plt+0x1880>
  403df4:	mov	x0, #0x7                   	// #7
  403df8:	add	w0, w0, #0x1
  403dfc:	b	403d60 <tigetstr@plt+0x1880>
  403e00:	mov	x0, #0x8                   	// #8
  403e04:	add	w0, w0, #0x1
  403e08:	b	403d60 <tigetstr@plt+0x1880>
  403e0c:	mov	x0, #0x9                   	// #9
  403e10:	add	w0, w0, #0x1
  403e14:	b	403d60 <tigetstr@plt+0x1880>
  403e18:	mov	x0, #0xa                   	// #10
  403e1c:	add	w0, w0, #0x1
  403e20:	b	403d60 <tigetstr@plt+0x1880>
  403e24:	mov	x0, #0xb                   	// #11
  403e28:	add	w0, w0, #0x1
  403e2c:	b	403d60 <tigetstr@plt+0x1880>
  403e30:	adrp	x3, 41e000 <tigetstr@plt+0x1bb20>
  403e34:	add	x3, x3, #0x320
  403e38:	stp	x29, x30, [sp, #-96]!
  403e3c:	mov	w4, w1
  403e40:	adrp	x10, 40b000 <tigetstr@plt+0x8b20>
  403e44:	mov	x29, sp
  403e48:	ldr	w8, [x3, #216]
  403e4c:	add	x10, x10, #0xa0
  403e50:	stp	x23, x24, [sp, #48]
  403e54:	mov	w13, #0x851f                	// #34079
  403e58:	ldr	w23, [x3, #192]
  403e5c:	stp	x25, x26, [sp, #64]
  403e60:	mov	x26, #0x4925                	// #18725
  403e64:	cmp	w8, #0x100
  403e68:	movk	x26, #0x2492, lsl #16
  403e6c:	mov	w15, #0x5c29                	// #23593
  403e70:	movk	x26, #0x9249, lsl #32
  403e74:	mov	w14, #0xb850                	// #47184
  403e78:	mov	w1, w0
  403e7c:	add	x24, x10, #0x60
  403e80:	and	w8, w8, #0x100
  403e84:	cset	w18, eq  // eq = none
  403e88:	add	w25, w23, #0x1
  403e8c:	stp	x19, x20, [sp, #16]
  403e90:	mov	w19, #0xd70a                	// #55050
  403e94:	stp	x21, x22, [sp, #32]
  403e98:	mov	w22, #0x5c28                	// #23592
  403e9c:	movk	x26, #0x4924, lsl #48
  403ea0:	stp	x27, x28, [sp, #80]
  403ea4:	mov	w27, w2
  403ea8:	mov	w2, w4
  403eac:	movk	w13, #0x51eb, lsl #16
  403eb0:	mov	w21, #0xfffffffe            	// #-2
  403eb4:	mov	w20, #0x5                   	// #5
  403eb8:	mov	w9, #0x1                   	// #1
  403ebc:	mov	w12, #0x34                  	// #52
  403ec0:	mov	x11, #0x4                   	// #4
  403ec4:	movk	w15, #0xc28f, lsl #16
  403ec8:	movk	w14, #0x51e, lsl #16
  403ecc:	movk	w19, #0xa3, lsl #16
  403ed0:	movk	w22, #0x28f, lsl #16
  403ed4:	nop
  403ed8:	cmp	w27, w25
  403edc:	sub	w3, w27, #0xf
  403ee0:	sub	w0, w27, #0x1
  403ee4:	csel	w0, w3, w0, eq  // eq = none
  403ee8:	cmp	w0, #0x0
  403eec:	add	w4, w0, #0x3
  403ef0:	csel	w4, w4, w0, lt  // lt = tstop
  403ef4:	sxtw	x3, w0
  403ef8:	cmp	w23, w0
  403efc:	asr	w4, w4, #2
  403f00:	add	x4, x3, w4, sxtw
  403f04:	b.lt	404150 <tigetstr@plt+0x1c70>  // b.tstop
  403f08:	add	x4, x4, #0x6
  403f0c:	smulh	x0, x4, x26
  403f10:	asr	x0, x0, #1
  403f14:	sub	x0, x0, x4, asr #63
  403f18:	lsl	x3, x0, #3
  403f1c:	sub	x0, x3, x0
  403f20:	sub	w4, w4, w0
  403f24:	add	w28, w4, #0x6
  403f28:	cbz	w8, 403f38 <tigetstr@plt+0x1a58>
  403f2c:	cmp	w4, #0x4
  403f30:	csel	w28, w21, w20, gt
  403f34:	add	w28, w28, w4
  403f38:	cmp	w1, #0x1f
  403f3c:	b.le	40400c <tigetstr@plt+0x1b2c>
  403f40:	cmp	w23, w27
  403f44:	and	w0, w27, #0x3
  403f48:	b.lt	404114 <tigetstr@plt+0x1c34>  // b.tstop
  403f4c:	cmp	w1, #0x101
  403f50:	ccmp	w23, w27, #0x0, gt
  403f54:	b.eq	404190 <tigetstr@plt+0x1cb0>  // b.none
  403f58:	add	w28, w1, w28
  403f5c:	mov	w4, w1
  403f60:	mov	w2, #0x1                   	// #1
  403f64:	cmp	w4, #0x16a
  403f68:	ccmp	w18, #0x0, #0x4, gt
  403f6c:	b.eq	4041ac <tigetstr@plt+0x1ccc>  // b.none
  403f70:	mov	w3, w27
  403f74:	mov	w0, w23
  403f78:	bl	403730 <tigetstr@plt+0x1250>
  403f7c:	sub	w0, w0, #0x1
  403f80:	cmp	w0, #0x2
  403f84:	b.hi	4041ac <tigetstr@plt+0x1ccc>  // b.pmore
  403f88:	cmp	w27, w25
  403f8c:	sub	w1, w27, #0xe
  403f90:	csel	w1, w1, w27, eq  // eq = none
  403f94:	cmp	w1, #0x0
  403f98:	add	w0, w1, #0x3
  403f9c:	csel	w0, w0, w1, lt  // lt = tstop
  403fa0:	sxtw	x2, w1
  403fa4:	cmp	w23, w1
  403fa8:	asr	w0, w0, #2
  403fac:	add	x2, x2, w0, sxtw
  403fb0:	b.gt	4041f0 <tigetstr@plt+0x1d10>
  403fb4:	smull	x0, w1, w13
  403fb8:	asr	w1, w1, #31
  403fbc:	asr	x3, x0, #37
  403fc0:	asr	x0, x0, #39
  403fc4:	sub	w3, w3, w1
  403fc8:	sub	w0, w0, w1
  403fcc:	sub	x2, x2, w3, sxtw
  403fd0:	add	x0, x2, w0, sxtw
  403fd4:	add	x0, x0, #0x23
  403fd8:	smulh	x1, x0, x26
  403fdc:	asr	x1, x1, #1
  403fe0:	sub	x1, x1, x0, asr #63
  403fe4:	lsl	x2, x1, #3
  403fe8:	sub	x1, x2, x1
  403fec:	sub	w0, w0, w1
  403ff0:	sub	w0, w0, #0x1
  403ff4:	cmp	w0, #0x2
  403ff8:	b.hi	4041ac <tigetstr@plt+0x1ccc>  // b.pmore
  403ffc:	mov	w2, #0x1                   	// #1
  404000:	add	w27, w27, #0x1
  404004:	mov	w1, w2
  404008:	b	403ed8 <tigetstr@plt+0x19f8>
  40400c:	cmp	w23, w27
  404010:	and	w0, w27, #0x3
  404014:	b.lt	404118 <tigetstr@plt+0x1c38>  // b.tstop
  404018:	cmp	w0, #0x0
  40401c:	cset	w3, eq  // eq = none
  404020:	cmp	w2, #0x1
  404024:	b.le	404148 <tigetstr@plt+0x1c68>
  404028:	subs	w4, w2, #0x1
  40402c:	csel	w4, w4, w9, gt
  404030:	cmp	w2, #0x5
  404034:	b.le	4041e4 <tigetstr@plt+0x1d04>
  404038:	smaddl	x5, w3, w12, x11
  40403c:	lsr	w0, w4, #2
  404040:	cmp	w0, #0x1
  404044:	add	x6, x24, x5
  404048:	ldr	q0, [x24, x5]
  40404c:	b.eq	404068 <tigetstr@plt+0x1b88>  // b.none
  404050:	ldr	q1, [x6, #16]
  404054:	cmp	w0, #0x2
  404058:	add	v0.4s, v0.4s, v1.4s
  40405c:	b.eq	404068 <tigetstr@plt+0x1b88>  // b.none
  404060:	ldr	q1, [x6, #32]
  404064:	add	v0.4s, v0.4s, v1.4s
  404068:	addv	s0, v0.4s
  40406c:	and	w0, w4, #0xfffffffc
  404070:	cmp	w0, w4
  404074:	add	w0, w0, #0x1
  404078:	mov	w4, v0.s[0]
  40407c:	add	w4, w1, w4
  404080:	b.eq	4040ec <tigetstr@plt+0x1c0c>  // b.none
  404084:	sxtw	x7, w3
  404088:	add	x6, x10, #0x60
  40408c:	add	w5, w0, #0x1
  404090:	lsl	x3, x7, #1
  404094:	cmp	w5, w2
  404098:	add	x3, x3, x7
  40409c:	add	x3, x7, x3, lsl #2
  4040a0:	add	x7, x3, w0, sxtw
  4040a4:	ldr	w7, [x6, x7, lsl #2]
  4040a8:	add	w4, w4, w7
  4040ac:	b.ge	4040ec <tigetstr@plt+0x1c0c>  // b.tcont
  4040b0:	add	x5, x3, w5, sxtw
  4040b4:	add	w7, w0, #0x2
  4040b8:	cmp	w2, w7
  4040bc:	ldr	w5, [x6, x5, lsl #2]
  4040c0:	add	w4, w4, w5
  4040c4:	b.le	4040ec <tigetstr@plt+0x1c0c>
  4040c8:	add	x7, x3, w7, sxtw
  4040cc:	add	w0, w0, #0x3
  4040d0:	cmp	w2, w0
  4040d4:	ldr	w5, [x6, x7, lsl #2]
  4040d8:	add	w4, w4, w5
  4040dc:	b.le	4040ec <tigetstr@plt+0x1c0c>
  4040e0:	add	x0, x3, w0, sxtw
  4040e4:	ldr	w0, [x6, x0, lsl #2]
  4040e8:	add	w4, w4, w0
  4040ec:	cmp	w4, #0x101
  4040f0:	ccmp	w23, w27, #0x0, gt
  4040f4:	b.eq	404198 <tigetstr@plt+0x1cb8>  // b.none
  4040f8:	add	w28, w28, w4
  4040fc:	cmp	w28, #0x6
  404100:	b.gt	403f64 <tigetstr@plt+0x1a84>
  404104:	sub	w27, w27, #0x1
  404108:	mov	w2, #0xc                   	// #12
  40410c:	mov	w1, #0x1f                  	// #31
  404110:	b	403ed8 <tigetstr@plt+0x19f8>
  404114:	mov	w2, #0x1                   	// #1
  404118:	cbnz	w0, 404130 <tigetstr@plt+0x1c50>
  40411c:	madd	w0, w27, w15, w14
  404120:	mov	w3, #0x1                   	// #1
  404124:	ror	w0, w0, #2
  404128:	cmp	w0, w22
  40412c:	b.hi	404140 <tigetstr@plt+0x1c60>  // b.pmore
  404130:	madd	w0, w27, w15, w14
  404134:	ror	w0, w0, #4
  404138:	cmp	w0, w19
  40413c:	cset	w3, ls  // ls = plast
  404140:	cmp	w2, #0x1
  404144:	b.gt	404028 <tigetstr@plt+0x1b48>
  404148:	mov	w4, w1
  40414c:	b	4040f8 <tigetstr@plt+0x1c18>
  404150:	smull	x3, w0, w13
  404154:	asr	w0, w0, #31
  404158:	asr	x5, x3, #37
  40415c:	asr	x3, x3, #39
  404160:	sub	w5, w5, w0
  404164:	sub	w0, w3, w0
  404168:	sub	x4, x4, w5, sxtw
  40416c:	add	x4, x4, w0, sxtw
  404170:	add	x0, x4, #0x1
  404174:	smulh	x4, x0, x26
  404178:	asr	x4, x4, #1
  40417c:	sub	x3, x4, x0, asr #63
  404180:	lsl	x4, x3, #3
  404184:	sub	x4, x4, x3
  404188:	sub	w4, w0, w4
  40418c:	b	403f24 <tigetstr@plt+0x1a44>
  404190:	mov	w4, w1
  404194:	mov	w2, #0x1                   	// #1
  404198:	sub	w28, w28, #0xb
  40419c:	cmp	w4, #0x16a
  4041a0:	add	w28, w28, w4
  4041a4:	ccmp	w18, #0x0, #0x4, gt
  4041a8:	b.ne	403f70 <tigetstr@plt+0x1a90>  // b.any
  4041ac:	mov	w0, #0x2493                	// #9363
  4041b0:	movk	w0, #0x9249, lsl #16
  4041b4:	ldp	x19, x20, [sp, #16]
  4041b8:	smull	x0, w28, w0
  4041bc:	ldp	x21, x22, [sp, #32]
  4041c0:	lsr	x0, x0, #32
  4041c4:	add	w0, w28, w0
  4041c8:	ldp	x23, x24, [sp, #48]
  4041cc:	asr	w0, w0, #2
  4041d0:	sub	w0, w0, w28, asr #31
  4041d4:	ldp	x25, x26, [sp, #64]
  4041d8:	ldp	x27, x28, [sp, #80]
  4041dc:	ldp	x29, x30, [sp], #96
  4041e0:	ret
  4041e4:	mov	w4, w1
  4041e8:	mov	w0, #0x1                   	// #1
  4041ec:	b	404084 <tigetstr@plt+0x1ba4>
  4041f0:	add	x2, x2, #0x21
  4041f4:	smulh	x0, x2, x26
  4041f8:	asr	x0, x0, #1
  4041fc:	sub	x1, x0, x2, asr #63
  404200:	lsl	x0, x1, #3
  404204:	sub	x0, x0, x1
  404208:	sub	w0, w2, w0
  40420c:	b	403ff0 <tigetstr@plt+0x1b10>
  404210:	stp	x29, x30, [sp, #-32]!
  404214:	adrp	x0, 41e000 <tigetstr@plt+0x1bb20>
  404218:	mov	x29, sp
  40421c:	stp	x19, x20, [sp, #16]
  404220:	ldr	x20, [x0, #1128]
  404224:	bl	402450 <__errno_location@plt>
  404228:	mov	x19, x0
  40422c:	mov	x0, x20
  404230:	str	wzr, [x19]
  404234:	bl	4024d0 <ferror@plt>
  404238:	cbz	w0, 4042d8 <tigetstr@plt+0x1df8>
  40423c:	ldr	w0, [x19]
  404240:	cmp	w0, #0x9
  404244:	b.ne	404288 <tigetstr@plt+0x1da8>  // b.any
  404248:	adrp	x0, 41e000 <tigetstr@plt+0x1bb20>
  40424c:	ldr	x20, [x0, #1104]
  404250:	str	wzr, [x19]
  404254:	mov	x0, x20
  404258:	bl	4024d0 <ferror@plt>
  40425c:	cbnz	w0, 404270 <tigetstr@plt+0x1d90>
  404260:	mov	x0, x20
  404264:	bl	402380 <fflush@plt>
  404268:	cbz	w0, 4042b8 <tigetstr@plt+0x1dd8>
  40426c:	nop
  404270:	ldr	w0, [x19]
  404274:	cmp	w0, #0x9
  404278:	b.ne	4042b0 <tigetstr@plt+0x1dd0>  // b.any
  40427c:	ldp	x19, x20, [sp, #16]
  404280:	ldp	x29, x30, [sp], #32
  404284:	ret
  404288:	cmp	w0, #0x20
  40428c:	b.eq	404248 <tigetstr@plt+0x1d68>  // b.none
  404290:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  404294:	mov	w2, #0x5                   	// #5
  404298:	add	x1, x1, #0x858
  40429c:	cbz	w0, 404304 <tigetstr@plt+0x1e24>
  4042a0:	mov	x0, #0x0                   	// #0
  4042a4:	bl	4023c0 <dcgettext@plt>
  4042a8:	bl	4022b0 <warn@plt>
  4042ac:	nop
  4042b0:	mov	w0, #0x1                   	// #1
  4042b4:	bl	401ef0 <_exit@plt>
  4042b8:	mov	x0, x20
  4042bc:	bl	402090 <fileno@plt>
  4042c0:	tbnz	w0, #31, 404270 <tigetstr@plt+0x1d90>
  4042c4:	bl	401f50 <dup@plt>
  4042c8:	tbnz	w0, #31, 404270 <tigetstr@plt+0x1d90>
  4042cc:	bl	402210 <close@plt>
  4042d0:	cbz	w0, 40427c <tigetstr@plt+0x1d9c>
  4042d4:	b	404270 <tigetstr@plt+0x1d90>
  4042d8:	mov	x0, x20
  4042dc:	bl	402380 <fflush@plt>
  4042e0:	cbnz	w0, 40423c <tigetstr@plt+0x1d5c>
  4042e4:	mov	x0, x20
  4042e8:	bl	402090 <fileno@plt>
  4042ec:	tbnz	w0, #31, 40423c <tigetstr@plt+0x1d5c>
  4042f0:	bl	401f50 <dup@plt>
  4042f4:	tbnz	w0, #31, 40423c <tigetstr@plt+0x1d5c>
  4042f8:	bl	402210 <close@plt>
  4042fc:	cbz	w0, 404248 <tigetstr@plt+0x1d68>
  404300:	b	40423c <tigetstr@plt+0x1d5c>
  404304:	mov	x0, #0x0                   	// #0
  404308:	bl	4023c0 <dcgettext@plt>
  40430c:	bl	402390 <warnx@plt>
  404310:	b	4042b0 <tigetstr@plt+0x1dd0>
  404314:	nop
  404318:	stp	x29, x30, [sp, #-352]!
  40431c:	mov	x6, x1
  404320:	mov	w5, #0x1                   	// #1
  404324:	mov	x29, sp
  404328:	stp	x19, x20, [sp, #16]
  40432c:	adrp	x19, 41e000 <tigetstr@plt+0x1bb20>
  404330:	add	x19, x19, #0x480
  404334:	mov	w20, w2
  404338:	add	x1, sp, #0x30
  40433c:	add	x3, sp, #0x28
  404340:	mov	w4, #0x2                   	// #2
  404344:	mov	x2, #0x12c                 	// #300
  404348:	str	x6, [sp, #40]
  40434c:	bl	405e68 <tigetstr@plt+0x3988>
  404350:	ldr	w0, [x19, #136]
  404354:	cbz	w0, 404370 <tigetstr@plt+0x1e90>
  404358:	add	x0, sp, #0x30
  40435c:	bl	401fd0 <putp@plt>
  404360:	cbnz	w20, 404384 <tigetstr@plt+0x1ea4>
  404364:	ldp	x19, x20, [sp, #16]
  404368:	ldp	x29, x30, [sp], #352
  40436c:	ret
  404370:	adrp	x1, 41e000 <tigetstr@plt+0x1bb20>
  404374:	add	x0, sp, #0x30
  404378:	ldr	x1, [x1, #1128]
  40437c:	bl	401f20 <fputs@plt>
  404380:	cbz	w20, 404364 <tigetstr@plt+0x1e84>
  404384:	mov	w3, w20
  404388:	add	x0, sp, #0x30
  40438c:	adrp	x4, 40a000 <tigetstr@plt+0x7b20>
  404390:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  404394:	add	x4, x4, #0xdd0
  404398:	add	x2, x2, #0x868
  40439c:	mov	x1, #0x12c                 	// #300
  4043a0:	bl	402070 <snprintf@plt>
  4043a4:	ldr	w0, [x19, #136]
  4043a8:	cbz	w0, 4043c0 <tigetstr@plt+0x1ee0>
  4043ac:	add	x0, sp, #0x30
  4043b0:	bl	401fd0 <putp@plt>
  4043b4:	ldp	x19, x20, [sp, #16]
  4043b8:	ldp	x29, x30, [sp], #352
  4043bc:	ret
  4043c0:	adrp	x1, 41e000 <tigetstr@plt+0x1bb20>
  4043c4:	add	x0, sp, #0x30
  4043c8:	ldr	x1, [x1, #1128]
  4043cc:	bl	401f20 <fputs@plt>
  4043d0:	ldp	x19, x20, [sp, #16]
  4043d4:	ldp	x29, x30, [sp], #352
  4043d8:	ret
  4043dc:	nop
  4043e0:	sub	sp, sp, #0x580
  4043e4:	adrp	x0, 41e000 <tigetstr@plt+0x1bb20>
  4043e8:	stp	x29, x30, [sp, #16]
  4043ec:	add	x29, sp, #0x10
  4043f0:	stp	x25, x26, [sp, #80]
  4043f4:	add	x26, x0, #0x320
  4043f8:	stp	x27, x28, [sp, #96]
  4043fc:	ldr	w28, [x26, #260]
  404400:	cbnz	w28, 404408 <tigetstr@plt+0x1f28>
  404404:	ldr	w28, [x26, #248]
  404408:	ldp	w1, w0, [x26, #200]
  40440c:	ldr	w5, [x26, #252]
  404410:	str	w5, [sp, #136]
  404414:	cbz	w0, 40442c <tigetstr@plt+0x1f4c>
  404418:	mov	w0, #0x2                   	// #2
  40441c:	sdiv	w0, w1, w0
  404420:	sub	w28, w28, w0
  404424:	cmp	w28, #0x0
  404428:	b.le	405180 <tigetstr@plt+0x2ca0>
  40442c:	ldr	w0, [x26, #208]
  404430:	cmp	w0, #0x1
  404434:	b.le	4051b0 <tigetstr@plt+0x2cd0>
  404438:	cmp	w0, #0x2
  40443c:	add	x2, sp, #0x250
  404440:	csel	x2, x2, xzr, ne  // ne = any
  404444:	add	x3, sp, #0x180
  404448:	str	x3, [sp, #376]
  40444c:	sub	w1, w1, #0x1
  404450:	str	x2, [sp, #584]
  404454:	str	xzr, [sp, #792]
  404458:	sdiv	w2, w1, w0
  40445c:	str	w2, [sp, #152]
  404460:	tbnz	w2, #31, 404b34 <tigetstr@plt+0x2654>
  404464:	adrp	x0, 41e000 <tigetstr@plt+0x1bb20>
  404468:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40446c:	add	x25, x0, #0x480
  404470:	add	x1, x1, #0xa0
  404474:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  404478:	add	x27, x0, #0xdd0
  40447c:	stp	x19, x20, [sp, #32]
  404480:	stp	x21, x22, [sp, #48]
  404484:	stp	x23, x24, [sp, #64]
  404488:	str	x1, [sp, #128]
  40448c:	add	w1, w2, #0x1
  404490:	str	wzr, [sp, #144]
  404494:	str	w1, [sp, #156]
  404498:	ldr	w1, [sp, #144]
  40449c:	ldr	w0, [sp, #152]
  4044a0:	cmp	w0, w1
  4044a4:	b.eq	405138 <tigetstr@plt+0x2c58>  // b.none
  4044a8:	ldr	w20, [x26, #212]
  4044ac:	mov	w0, #0x7                   	// #7
  4044b0:	ldrb	w1, [x26, #264]
  4044b4:	add	x24, sp, #0xb0
  4044b8:	sub	w0, w0, w20
  4044bc:	ldr	w22, [sp, #136]
  4044c0:	str	w0, [sp, #136]
  4044c4:	sub	w0, w20, #0x1
  4044c8:	str	w0, [sp, #140]
  4044cc:	mov	w23, w28
  4044d0:	ldr	x0, [sp, #128]
  4044d4:	str	w1, [sp, #148]
  4044d8:	and	w1, w1, #0x1
  4044dc:	str	w1, [sp, #120]
  4044e0:	mov	x1, x24
  4044e4:	add	x19, x0, #0x60
  4044e8:	mov	w24, w28
  4044ec:	ldr	w0, [x26, #216]
  4044f0:	mov	w21, w23
  4044f4:	mov	x28, x1
  4044f8:	mov	w23, w22
  4044fc:	str	w0, [sp, #112]
  404500:	stp	w21, w22, [x28, #192]
  404504:	add	w24, w24, #0x1
  404508:	cmp	w24, #0xc
  40450c:	b.le	404518 <tigetstr@plt+0x2038>
  404510:	add	w22, w22, #0x1
  404514:	mov	w24, #0x1                   	// #1
  404518:	ldr	w9, [x26, #192]
  40451c:	mov	w1, #0x1                   	// #1
  404520:	mov	w3, w23
  404524:	mov	w2, w21
  404528:	mov	w0, w9
  40452c:	bl	403730 <tigetstr@plt+0x1250>
  404530:	ldr	w1, [sp, #120]
  404534:	and	w10, w23, #0x3
  404538:	cbz	w1, 404718 <tigetstr@plt+0x2238>
  40453c:	cmp	w9, w23
  404540:	b.lt	404b60 <tigetstr@plt+0x2680>  // b.tstop
  404544:	cmp	w10, #0x0
  404548:	mov	w1, #0x1                   	// #1
  40454c:	cset	w2, eq  // eq = none
  404550:	cmp	w21, #0x1
  404554:	b.le	404634 <tigetstr@plt+0x2154>
  404558:	subs	w8, w21, #0x1
  40455c:	mov	w1, #0x1                   	// #1
  404560:	csel	w8, w8, w1, gt
  404564:	cmp	w21, #0x5
  404568:	b.le	405130 <tigetstr@plt+0x2c50>
  40456c:	mov	x11, #0x4                   	// #4
  404570:	mov	w1, #0x34                  	// #52
  404574:	lsr	w6, w8, #2
  404578:	smaddl	x1, w2, w1, x11
  40457c:	cmp	w6, #0x1
  404580:	add	x11, x19, x1
  404584:	ldr	q0, [x19, x1]
  404588:	b.eq	4045a4 <tigetstr@plt+0x20c4>  // b.none
  40458c:	ldr	q1, [x11, #16]
  404590:	cmp	w6, #0x2
  404594:	add	v0.4s, v0.4s, v1.4s
  404598:	b.eq	4045a4 <tigetstr@plt+0x20c4>  // b.none
  40459c:	ldr	q1, [x11, #32]
  4045a0:	add	v0.4s, v0.4s, v1.4s
  4045a4:	addv	s0, v0.4s
  4045a8:	and	w6, w8, #0xfffffffc
  4045ac:	cmp	w6, w8
  4045b0:	add	w6, w6, #0x1
  4045b4:	mov	w1, v0.s[0]
  4045b8:	add	w1, w1, #0x1
  4045bc:	b.eq	404624 <tigetstr@plt+0x2144>  // b.none
  4045c0:	sxtw	x2, w2
  4045c4:	add	w11, w6, #0x1
  4045c8:	cmp	w11, w21
  4045cc:	lsl	x8, x2, #1
  4045d0:	add	x8, x8, x2
  4045d4:	add	x2, x2, x8, lsl #2
  4045d8:	add	x8, x2, w6, sxtw
  4045dc:	ldr	w8, [x19, x8, lsl #2]
  4045e0:	add	w1, w1, w8
  4045e4:	b.ge	404624 <tigetstr@plt+0x2144>  // b.tcont
  4045e8:	add	x11, x2, w11, sxtw
  4045ec:	add	w8, w6, #0x2
  4045f0:	cmp	w8, w21
  4045f4:	ldr	w11, [x19, x11, lsl #2]
  4045f8:	add	w1, w1, w11
  4045fc:	b.ge	404624 <tigetstr@plt+0x2144>  // b.tcont
  404600:	add	x8, x2, w8, sxtw
  404604:	add	w6, w6, #0x3
  404608:	cmp	w6, w21
  40460c:	ldr	w8, [x19, x8, lsl #2]
  404610:	add	w1, w1, w8
  404614:	b.ge	404624 <tigetstr@plt+0x2144>  // b.tcont
  404618:	add	x6, x2, w6, sxtw
  40461c:	ldr	w2, [x19, x6, lsl #2]
  404620:	add	w1, w1, w2
  404624:	cmp	w9, w23
  404628:	b.lt	404724 <tigetstr@plt+0x2244>  // b.tstop
  40462c:	cmp	w10, #0x0
  404630:	cset	w2, eq  // eq = none
  404634:	sxtw	x6, w2
  404638:	lsl	x2, x6, #1
  40463c:	add	x2, x2, x6
  404640:	add	x2, x6, x2, lsl #2
  404644:	add	x2, x2, w21, sxtw
  404648:	ldr	w8, [x19, x2, lsl #2]
  40464c:	add	w8, w1, w8
  404650:	cbz	w20, 404668 <tigetstr@plt+0x2188>
  404654:	ldr	w2, [sp, #140]
  404658:	subs	w0, w0, w20
  40465c:	add	w8, w8, w2
  404660:	ldr	w2, [sp, #136]
  404664:	csel	w0, w0, w2, pl  // pl = nfrst
  404668:	cmp	w9, w23
  40466c:	mov	x2, x28
  404670:	ccmp	w21, #0x9, #0x0, eq  // eq = none
  404674:	add	x10, x28, #0xa8
  404678:	mov	w6, #0x0                   	// #0
  40467c:	mov	w9, #0xffffffff            	// #-1
  404680:	b.ne	4046a4 <tigetstr@plt+0x21c4>  // b.any
  404684:	b	4046f8 <tigetstr@plt+0x2218>
  404688:	cmp	w8, w1
  40468c:	b.gt	40470c <tigetstr@plt+0x222c>
  404690:	add	w6, w6, #0x1
  404694:	str	w9, [x2]
  404698:	add	x2, x2, #0x4
  40469c:	cmp	x10, x2
  4046a0:	b.eq	4046c0 <tigetstr@plt+0x21e0>  // b.none
  4046a4:	cmp	w0, #0x0
  4046a8:	b.le	404688 <tigetstr@plt+0x21a8>
  4046ac:	str	w9, [x2]
  4046b0:	add	x2, x2, #0x4
  4046b4:	sub	w0, w0, #0x1
  4046b8:	cmp	x10, x2
  4046bc:	b.ne	4046a4 <tigetstr@plt+0x21c4>  // b.any
  4046c0:	ldr	w0, [sp, #112]
  4046c4:	cbnz	w0, 404780 <tigetstr@plt+0x22a0>
  4046c8:	ldr	x28, [x28, #200]
  4046cc:	cbz	x28, 404830 <tigetstr@plt+0x2350>
  4046d0:	mov	w23, w22
  4046d4:	mov	w21, w24
  4046d8:	b	404500 <tigetstr@plt+0x2020>
  4046dc:	cmp	w8, w1
  4046e0:	b.gt	404f5c <tigetstr@plt+0x2a7c>
  4046e4:	add	w6, w6, #0x1
  4046e8:	str	w9, [x2]
  4046ec:	add	x2, x2, #0x4
  4046f0:	cmp	x10, x2
  4046f4:	b.eq	4046c0 <tigetstr@plt+0x21e0>  // b.none
  4046f8:	cmp	w0, #0x0
  4046fc:	b.le	4046dc <tigetstr@plt+0x21fc>
  404700:	sub	w0, w0, #0x1
  404704:	str	w9, [x2]
  404708:	b	4046ec <tigetstr@plt+0x220c>
  40470c:	str	w1, [x2]
  404710:	add	w1, w1, #0x1
  404714:	b	404698 <tigetstr@plt+0x21b8>
  404718:	cmp	w9, w23
  40471c:	mov	w1, #0x1                   	// #1
  404720:	b.ge	40462c <tigetstr@plt+0x214c>  // b.tcont
  404724:	cbnz	w10, 404754 <tigetstr@plt+0x2274>
  404728:	mov	w2, #0x5c29                	// #23593
  40472c:	mov	w3, #0xb850                	// #47184
  404730:	movk	w2, #0xc28f, lsl #16
  404734:	movk	w3, #0x51e, lsl #16
  404738:	madd	w6, w23, w2, w3
  40473c:	mov	w3, #0x5c28                	// #23592
  404740:	movk	w3, #0x28f, lsl #16
  404744:	mov	w2, #0x1                   	// #1
  404748:	ror	w6, w6, #2
  40474c:	cmp	w6, w3
  404750:	b.hi	404634 <tigetstr@plt+0x2154>  // b.pmore
  404754:	mov	w2, #0x5c29                	// #23593
  404758:	mov	w3, #0xb850                	// #47184
  40475c:	movk	w3, #0x51e, lsl #16
  404760:	movk	w2, #0xc28f, lsl #16
  404764:	madd	w2, w23, w2, w3
  404768:	mov	w3, #0xd70a                	// #55050
  40476c:	movk	w3, #0xa3, lsl #16
  404770:	ror	w2, w2, #4
  404774:	cmp	w2, w3
  404778:	cset	w2, ls  // ls = plast
  40477c:	b	404634 <tigetstr@plt+0x2154>
  404780:	mov	w2, w23
  404784:	mov	w1, w21
  404788:	mov	w0, #0x1                   	// #1
  40478c:	str	w6, [sp, #124]
  404790:	bl	403e30 <tigetstr@plt+0x1950>
  404794:	ldr	w6, [sp, #124]
  404798:	cmp	w6, #0x29
  40479c:	b.gt	404bd8 <tigetstr@plt+0x26f8>
  4047a0:	cmp	w0, #0x34
  4047a4:	b.gt	404ff8 <tigetstr@plt+0x2b18>
  4047a8:	str	w0, [x28, #168]
  4047ac:	cmp	w6, #0x22
  4047b0:	add	w0, w0, #0x1
  4047b4:	b.gt	404be0 <tigetstr@plt+0x2700>
  4047b8:	cmp	w0, #0x34
  4047bc:	b.gt	404f88 <tigetstr@plt+0x2aa8>
  4047c0:	str	w0, [x28, #172]
  4047c4:	cmp	w6, #0x1b
  4047c8:	add	w0, w0, #0x1
  4047cc:	b.gt	404be8 <tigetstr@plt+0x2708>
  4047d0:	cmp	w0, #0x34
  4047d4:	b.gt	404fa4 <tigetstr@plt+0x2ac4>
  4047d8:	str	w0, [x28, #176]
  4047dc:	cmp	w6, #0x14
  4047e0:	add	w0, w0, #0x1
  4047e4:	b.gt	404bf0 <tigetstr@plt+0x2710>
  4047e8:	cmp	w0, #0x34
  4047ec:	b.gt	404fc0 <tigetstr@plt+0x2ae0>
  4047f0:	str	w0, [x28, #180]
  4047f4:	cmp	w6, #0xd
  4047f8:	add	w0, w0, #0x1
  4047fc:	b.gt	404bf8 <tigetstr@plt+0x2718>
  404800:	cmp	w0, #0x34
  404804:	b.gt	404fdc <tigetstr@plt+0x2afc>
  404808:	str	w0, [x28, #184]
  40480c:	cmp	w6, #0x6
  404810:	add	w0, w0, #0x1
  404814:	b.gt	404c00 <tigetstr@plt+0x2720>
  404818:	cmp	w0, #0x34
  40481c:	b.gt	404b48 <tigetstr@plt+0x2668>
  404820:	str	w0, [x28, #188]
  404824:	ldr	x28, [x28, #200]
  404828:	cbnz	x28, 4046d0 <tigetstr@plt+0x21f0>
  40482c:	nop
  404830:	ldr	w0, [sp, #148]
  404834:	mov	w28, w24
  404838:	str	w22, [sp, #136]
  40483c:	tst	w0, #0x6
  404840:	b.eq	405014 <tigetstr@plt+0x2b34>  // b.none
  404844:	adrp	x21, 40a000 <tigetstr@plt+0x7b20>
  404848:	adrp	x22, 40a000 <tigetstr@plt+0x7b20>
  40484c:	add	x21, x21, #0x8a0
  404850:	add	x22, x22, #0x868
  404854:	add	x19, sp, #0xb0
  404858:	ldr	w3, [x19, #192]
  40485c:	mov	x2, x21
  404860:	mov	x1, #0x12c                 	// #300
  404864:	add	x0, sp, #0x320
  404868:	sub	w3, w3, #0x1
  40486c:	mov	w20, #0x0                   	// #0
  404870:	ldr	x3, [x26, w3, sxtw #3]
  404874:	bl	402070 <snprintf@plt>
  404878:	ldr	x7, [x19, #200]
  40487c:	add	x3, sp, #0xa8
  404880:	ldr	x6, [x26, #232]
  404884:	add	x1, sp, #0x450
  404888:	add	x0, sp, #0x320
  40488c:	mov	w5, #0x1                   	// #1
  404890:	sub	x6, x6, #0x1
  404894:	mov	w4, #0x2                   	// #2
  404898:	mov	x2, #0x12c                 	// #300
  40489c:	cbz	x7, 4048a4 <tigetstr@plt+0x23c4>
  4048a0:	ldr	w20, [x26, #240]
  4048a4:	str	x6, [sp, #168]
  4048a8:	bl	405e68 <tigetstr@plt+0x3988>
  4048ac:	ldr	w1, [x25, #136]
  4048b0:	add	x0, sp, #0x450
  4048b4:	adrp	x2, 41e000 <tigetstr@plt+0x1bb20>
  4048b8:	cbz	w1, 404f0c <tigetstr@plt+0x2a2c>
  4048bc:	bl	401fd0 <putp@plt>
  4048c0:	cbnz	w20, 404f1c <tigetstr@plt+0x2a3c>
  4048c4:	ldr	x19, [x19, #200]
  4048c8:	cbnz	x19, 404858 <tigetstr@plt+0x2378>
  4048cc:	ldrb	w1, [x26, #264]
  4048d0:	ldr	w0, [x25, #136]
  4048d4:	tbz	w1, #1, 404c0c <tigetstr@plt+0x272c>
  4048d8:	cbz	w0, 404c6c <tigetstr@plt+0x278c>
  4048dc:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  4048e0:	add	x0, x0, #0xab0
  4048e4:	bl	401fd0 <putp@plt>
  4048e8:	adrp	x21, 40a000 <tigetstr@plt+0x7b20>
  4048ec:	add	x19, sp, #0xb0
  4048f0:	add	x21, x21, #0x878
  4048f4:	adrp	x20, 41e000 <tigetstr@plt+0x1bb20>
  4048f8:	ldr	w0, [x26, #216]
  4048fc:	cbz	w0, 404c9c <tigetstr@plt+0x27bc>
  404900:	ldrb	w0, [x26, #264]
  404904:	ldr	x3, [x26, #224]
  404908:	tbz	w0, #0, 404910 <tigetstr@plt+0x2430>
  40490c:	sub	w3, w3, #0x1
  404910:	mov	x5, x25
  404914:	mov	x4, x27
  404918:	mov	x2, x21
  40491c:	add	x0, sp, #0x320
  404920:	mov	x1, #0x12c                 	// #300
  404924:	bl	402070 <snprintf@plt>
  404928:	ldr	w0, [x25, #136]
  40492c:	cbz	w0, 404ea0 <tigetstr@plt+0x29c0>
  404930:	add	x0, sp, #0x320
  404934:	bl	401fd0 <putp@plt>
  404938:	ldr	x0, [x19, #200]
  40493c:	cbz	x0, 404978 <tigetstr@plt+0x2498>
  404940:	ldr	w3, [x26, #240]
  404944:	mov	x4, x27
  404948:	add	x0, sp, #0x320
  40494c:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  404950:	mov	x1, #0x12c                 	// #300
  404954:	add	x2, x2, #0x868
  404958:	bl	402070 <snprintf@plt>
  40495c:	ldr	w0, [x25, #136]
  404960:	cbz	w0, 404c80 <tigetstr@plt+0x27a0>
  404964:	add	x0, sp, #0x320
  404968:	bl	401fd0 <putp@plt>
  40496c:	ldr	x19, [x19, #200]
  404970:	cbnz	x19, 4048f8 <tigetstr@plt+0x2418>
  404974:	nop
  404978:	ldr	w0, [x25, #136]
  40497c:	cbz	w0, 4050f4 <tigetstr@plt+0x2c14>
  404980:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  404984:	add	x0, x0, #0xab0
  404988:	bl	401fd0 <putp@plt>
  40498c:	mov	x24, #0x0                   	// #0
  404990:	str	wzr, [sp, #124]
  404994:	str	w28, [sp, #140]
  404998:	ldr	w1, [sp, #124]
  40499c:	add	x19, sp, #0xb0
  4049a0:	add	w28, w1, #0x1
  4049a4:	sxtw	x0, w1
  4049a8:	add	w1, w24, #0x7
  4049ac:	add	x0, x0, #0x28
  4049b0:	stp	w1, w28, [sp, #120]
  4049b4:	lsl	x0, x0, #2
  4049b8:	str	x0, [sp, #112]
  4049bc:	nop
  4049c0:	ldr	x1, [x19, #192]
  4049c4:	mov	w21, #0x0                   	// #0
  4049c8:	ldr	x0, [x26, #248]
  4049cc:	cmp	x1, x0
  4049d0:	b.eq	404d0c <tigetstr@plt+0x282c>  // b.none
  4049d4:	ldr	w0, [x26, #216]
  4049d8:	cbz	w0, 404d00 <tigetstr@plt+0x2820>
  4049dc:	ldr	x1, [sp, #112]
  4049e0:	add	x1, x19, x1
  4049e4:	ldr	w3, [x1, #8]
  4049e8:	cmp	w3, #0x0
  4049ec:	b.le	404e50 <tigetstr@plt+0x2970>
  4049f0:	cmp	w3, w0, uxtb
  4049f4:	b.eq	404e6c <tigetstr@plt+0x298c>  // b.none
  4049f8:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  4049fc:	add	x0, sp, #0x450
  404a00:	add	x2, x2, #0x888
  404a04:	mov	x1, #0x12c                 	// #300
  404a08:	bl	402070 <snprintf@plt>
  404a0c:	ldr	w0, [x25, #136]
  404a10:	cbz	w0, 404e20 <tigetstr@plt+0x2940>
  404a14:	add	x0, sp, #0x450
  404a18:	bl	401fd0 <putp@plt>
  404a1c:	ldr	w20, [x26, #224]
  404a20:	adrp	x23, 40a000 <tigetstr@plt+0x7b20>
  404a24:	mov	x22, x24
  404a28:	add	x23, x23, #0x868
  404a2c:	b	404a50 <tigetstr@plt+0x2570>
  404a30:	bl	401fd0 <putp@plt>
  404a34:	add	x22, x22, #0x1
  404a38:	ldr	x0, [x26, #224]
  404a3c:	cmp	w20, w0
  404a40:	ldr	w0, [sp, #120]
  404a44:	cinc	w20, w20, lt  // lt = tstop
  404a48:	cmp	w0, w22
  404a4c:	b.le	404ab4 <tigetstr@plt+0x25d4>
  404a50:	ldr	w4, [x19, x22, lsl #2]
  404a54:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  404a58:	mov	w3, w20
  404a5c:	add	x2, x2, #0x8a8
  404a60:	cmp	w4, #0x0
  404a64:	b.le	404ce8 <tigetstr@plt+0x2808>
  404a68:	cmp	w4, w21
  404a6c:	b.eq	404cb0 <tigetstr@plt+0x27d0>  // b.none
  404a70:	add	x0, sp, #0x450
  404a74:	mov	x1, #0x12c                 	// #300
  404a78:	bl	402070 <snprintf@plt>
  404a7c:	ldr	w2, [x25, #136]
  404a80:	add	x0, sp, #0x450
  404a84:	adrp	x1, 41e000 <tigetstr@plt+0x1bb20>
  404a88:	cbnz	w2, 404a30 <tigetstr@plt+0x2550>
  404a8c:	ldr	x1, [x1, #1128]
  404a90:	add	x0, sp, #0x450
  404a94:	add	x22, x22, #0x1
  404a98:	bl	401f20 <fputs@plt>
  404a9c:	ldr	x0, [x26, #224]
  404aa0:	cmp	w20, w0
  404aa4:	ldr	w0, [sp, #120]
  404aa8:	cinc	w20, w20, lt  // lt = tstop
  404aac:	cmp	w0, w22
  404ab0:	b.gt	404a50 <tigetstr@plt+0x2570>
  404ab4:	ldr	x0, [x19, #200]
  404ab8:	cbz	x0, 404af0 <tigetstr@plt+0x2610>
  404abc:	ldr	w3, [x26, #240]
  404ac0:	mov	x4, x27
  404ac4:	add	x0, sp, #0x450
  404ac8:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  404acc:	mov	x1, #0x12c                 	// #300
  404ad0:	add	x2, x2, #0x868
  404ad4:	bl	402070 <snprintf@plt>
  404ad8:	ldr	w0, [x25, #136]
  404adc:	cbz	w0, 404e34 <tigetstr@plt+0x2954>
  404ae0:	add	x0, sp, #0x450
  404ae4:	bl	401fd0 <putp@plt>
  404ae8:	ldr	x19, [x19, #200]
  404aec:	cbnz	x19, 4049c0 <tigetstr@plt+0x24e0>
  404af0:	ldr	w0, [x25, #136]
  404af4:	cbz	w0, 404e8c <tigetstr@plt+0x29ac>
  404af8:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  404afc:	add	x0, x0, #0xab0
  404b00:	bl	401fd0 <putp@plt>
  404b04:	add	x24, x24, #0x7
  404b08:	cmp	w28, #0x6
  404b0c:	b.ne	404998 <tigetstr@plt+0x24b8>  // b.any
  404b10:	ldp	w28, w0, [sp, #140]
  404b14:	ldr	w1, [sp, #156]
  404b18:	add	w0, w0, #0x1
  404b1c:	str	w0, [sp, #144]
  404b20:	cmp	w0, w1
  404b24:	b.ne	404498 <tigetstr@plt+0x1fb8>  // b.any
  404b28:	ldp	x19, x20, [sp, #32]
  404b2c:	ldp	x21, x22, [sp, #48]
  404b30:	ldp	x23, x24, [sp, #64]
  404b34:	ldp	x29, x30, [sp, #16]
  404b38:	ldp	x25, x26, [sp, #80]
  404b3c:	ldp	x27, x28, [sp, #96]
  404b40:	add	sp, sp, #0x580
  404b44:	ret
  404b48:	ldr	w0, [x28, #140]
  404b4c:	mov	w2, w23
  404b50:	mov	w1, w21
  404b54:	bl	403e30 <tigetstr@plt+0x1950>
  404b58:	str	w0, [x28, #188]
  404b5c:	b	404824 <tigetstr@plt+0x2344>
  404b60:	cbnz	w10, 404ba0 <tigetstr@plt+0x26c0>
  404b64:	mov	w1, #0x5c29                	// #23593
  404b68:	mov	w2, #0xb850                	// #47184
  404b6c:	movk	w2, #0x51e, lsl #16
  404b70:	movk	w1, #0xc28f, lsl #16
  404b74:	madd	w1, w23, w1, w2
  404b78:	mov	w2, #0x5c28                	// #23592
  404b7c:	movk	w2, #0x28f, lsl #16
  404b80:	ror	w1, w1, #2
  404b84:	cmp	w1, w2
  404b88:	b.ls	404ba0 <tigetstr@plt+0x26c0>  // b.plast
  404b8c:	cmp	w21, #0x1
  404b90:	mov	w2, #0x1                   	// #1
  404b94:	b.gt	404558 <tigetstr@plt+0x2078>
  404b98:	mov	w1, w2
  404b9c:	b	404728 <tigetstr@plt+0x2248>
  404ba0:	mov	w1, #0x5c29                	// #23593
  404ba4:	mov	w2, #0xb850                	// #47184
  404ba8:	movk	w2, #0x51e, lsl #16
  404bac:	movk	w1, #0xc28f, lsl #16
  404bb0:	madd	w1, w23, w1, w2
  404bb4:	mov	w2, #0xd70a                	// #55050
  404bb8:	movk	w2, #0xa3, lsl #16
  404bbc:	ror	w1, w1, #4
  404bc0:	cmp	w1, w2
  404bc4:	cset	w2, ls  // ls = plast
  404bc8:	cmp	w21, #0x1
  404bcc:	b.gt	404558 <tigetstr@plt+0x2078>
  404bd0:	mov	w1, #0x1                   	// #1
  404bd4:	b	404724 <tigetstr@plt+0x2244>
  404bd8:	mov	w0, #0xffffffff            	// #-1
  404bdc:	str	w0, [x28, #168]
  404be0:	mov	w0, #0xffffffff            	// #-1
  404be4:	str	w0, [x28, #172]
  404be8:	mov	w0, #0xffffffff            	// #-1
  404bec:	str	w0, [x28, #176]
  404bf0:	mov	w0, #0xffffffff            	// #-1
  404bf4:	str	w0, [x28, #180]
  404bf8:	mov	w0, #0xffffffff            	// #-1
  404bfc:	str	w0, [x28, #184]
  404c00:	mov	w0, #0xffffffff            	// #-1
  404c04:	str	w0, [x28, #188]
  404c08:	b	4046c8 <tigetstr@plt+0x21e8>
  404c0c:	cbz	w0, 405160 <tigetstr@plt+0x2c80>
  404c10:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  404c14:	add	x0, x0, #0xab0
  404c18:	bl	401fd0 <putp@plt>
  404c1c:	adrp	x20, 40a000 <tigetstr@plt+0x7b20>
  404c20:	add	x19, sp, #0xb0
  404c24:	add	x20, x20, #0x850
  404c28:	ldr	w3, [x19, #196]
  404c2c:	mov	x2, x20
  404c30:	mov	x1, #0x12c                 	// #300
  404c34:	add	x0, sp, #0x320
  404c38:	bl	402070 <snprintf@plt>
  404c3c:	ldr	x2, [x19, #200]
  404c40:	add	x0, sp, #0x320
  404c44:	ldr	x1, [x26, #232]
  404c48:	sub	x1, x1, #0x1
  404c4c:	cbz	x2, 405108 <tigetstr@plt+0x2c28>
  404c50:	ldr	w2, [x26, #240]
  404c54:	bl	404318 <tigetstr@plt+0x1e38>
  404c58:	ldr	x19, [x19, #200]
  404c5c:	cbnz	x19, 404c28 <tigetstr@plt+0x2748>
  404c60:	ldr	w0, [x25, #136]
  404c64:	nop
  404c68:	cbnz	w0, 4048dc <tigetstr@plt+0x23fc>
  404c6c:	adrp	x1, 41e000 <tigetstr@plt+0x1bb20>
  404c70:	mov	w0, #0xa                   	// #10
  404c74:	ldr	x1, [x1, #1128]
  404c78:	bl	402030 <fputc@plt>
  404c7c:	b	4048e8 <tigetstr@plt+0x2408>
  404c80:	ldr	x1, [x20, #1128]
  404c84:	add	x0, sp, #0x320
  404c88:	bl	401f20 <fputs@plt>
  404c8c:	ldr	x19, [x19, #200]
  404c90:	cbz	x19, 404978 <tigetstr@plt+0x2498>
  404c94:	ldr	w0, [x26, #216]
  404c98:	cbnz	w0, 404900 <tigetstr@plt+0x2420>
  404c9c:	ldr	w0, [x25, #136]
  404ca0:	cbz	w0, 404f4c <tigetstr@plt+0x2a6c>
  404ca4:	mov	x0, x25
  404ca8:	bl	401fd0 <putp@plt>
  404cac:	b	404938 <tigetstr@plt+0x2458>
  404cb0:	ldp	x0, x5, [x26, #272]
  404cb4:	str	x0, [sp]
  404cb8:	ldrb	w6, [x26, #264]
  404cbc:	mov	w7, w21
  404cc0:	mov	x4, x27
  404cc4:	add	x0, sp, #0x450
  404cc8:	and	w6, w6, #0x1
  404ccc:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  404cd0:	add	w6, w6, #0x2
  404cd4:	add	x2, x2, #0x898
  404cd8:	sub	w3, w20, w6
  404cdc:	mov	x1, #0x12c                 	// #300
  404ce0:	bl	402070 <snprintf@plt>
  404ce4:	b	404a7c <tigetstr@plt+0x259c>
  404ce8:	mov	x4, x27
  404cec:	mov	x2, x23
  404cf0:	add	x0, sp, #0x450
  404cf4:	mov	x1, #0x12c                 	// #300
  404cf8:	bl	402070 <snprintf@plt>
  404cfc:	b	404a7c <tigetstr@plt+0x259c>
  404d00:	ldr	x20, [x26, #224]
  404d04:	sub	w20, w20, #0x1
  404d08:	b	404a20 <tigetstr@plt+0x2540>
  404d0c:	ldrb	w0, [x26, #264]
  404d10:	ldr	w21, [x26, #244]
  404d14:	tbnz	w0, #0, 4049d4 <tigetstr@plt+0x24f4>
  404d18:	ldp	w2, w0, [x19, #192]
  404d1c:	add	w5, w21, #0x1
  404d20:	ldr	w1, [x26, #192]
  404d24:	cmp	w0, w1
  404d28:	and	w1, w0, #0x3
  404d2c:	b.gt	404eb0 <tigetstr@plt+0x29d0>
  404d30:	cmp	w1, #0x0
  404d34:	cset	w1, eq  // eq = none
  404d38:	cmp	w2, #0x1
  404d3c:	b.le	4049d4 <tigetstr@plt+0x24f4>
  404d40:	sub	w0, w2, #0x2
  404d44:	sub	w4, w2, #0x1
  404d48:	cmp	w0, #0x3
  404d4c:	b.ls	405124 <tigetstr@plt+0x2c44>  // b.plast
  404d50:	mov	x7, #0x4                   	// #4
  404d54:	mov	w0, #0x34                  	// #52
  404d58:	ldr	x3, [sp, #128]
  404d5c:	smaddl	x0, w1, w0, x7
  404d60:	lsr	w6, w4, #2
  404d64:	add	x3, x3, #0x60
  404d68:	cmp	w6, #0x1
  404d6c:	add	x7, x3, x0
  404d70:	ldr	q0, [x3, x0]
  404d74:	b.eq	404d90 <tigetstr@plt+0x28b0>  // b.none
  404d78:	ldr	q1, [x7, #16]
  404d7c:	cmp	w6, #0x2
  404d80:	add	v0.4s, v0.4s, v1.4s
  404d84:	b.eq	404d90 <tigetstr@plt+0x28b0>  // b.none
  404d88:	ldr	q1, [x7, #32]
  404d8c:	add	v0.4s, v0.4s, v1.4s
  404d90:	addv	s0, v0.4s
  404d94:	and	w0, w4, #0xfffffffc
  404d98:	cmp	w4, w0
  404d9c:	add	w0, w0, #0x1
  404da0:	mov	w21, v0.s[0]
  404da4:	add	w21, w21, #0x1
  404da8:	b.eq	404e18 <tigetstr@plt+0x2938>  // b.none
  404dac:	sxtw	x3, w1
  404db0:	add	w4, w0, #0x1
  404db4:	ldr	x1, [sp, #128]
  404db8:	cmp	w4, w2
  404dbc:	add	x6, x1, #0x60
  404dc0:	lsl	x1, x3, #1
  404dc4:	add	x1, x1, x3
  404dc8:	add	x1, x3, x1, lsl #2
  404dcc:	add	x3, x1, w0, sxtw
  404dd0:	ldr	w3, [x6, x3, lsl #2]
  404dd4:	add	w21, w21, w3
  404dd8:	b.ge	404e18 <tigetstr@plt+0x2938>  // b.tcont
  404ddc:	add	x4, x1, w4, sxtw
  404de0:	add	w3, w0, #0x2
  404de4:	cmp	w2, w3
  404de8:	ldr	w4, [x6, x4, lsl #2]
  404dec:	add	w21, w21, w4
  404df0:	b.le	404e18 <tigetstr@plt+0x2938>
  404df4:	add	x3, x1, w3, sxtw
  404df8:	add	w0, w0, #0x3
  404dfc:	cmp	w2, w0
  404e00:	ldr	w2, [x6, x3, lsl #2]
  404e04:	add	w21, w21, w2
  404e08:	b.le	404e18 <tigetstr@plt+0x2938>
  404e0c:	add	x0, x1, w0, sxtw
  404e10:	ldr	w0, [x6, x0, lsl #2]
  404e14:	add	w21, w21, w0
  404e18:	sub	w21, w5, w21
  404e1c:	b	4049d4 <tigetstr@plt+0x24f4>
  404e20:	adrp	x1, 41e000 <tigetstr@plt+0x1bb20>
  404e24:	add	x0, sp, #0x450
  404e28:	ldr	x1, [x1, #1128]
  404e2c:	bl	401f20 <fputs@plt>
  404e30:	b	404a1c <tigetstr@plt+0x253c>
  404e34:	adrp	x1, 41e000 <tigetstr@plt+0x1bb20>
  404e38:	add	x0, sp, #0x450
  404e3c:	ldr	x1, [x1, #1128]
  404e40:	bl	401f20 <fputs@plt>
  404e44:	ldr	x19, [x19, #200]
  404e48:	cbnz	x19, 4049c0 <tigetstr@plt+0x24e0>
  404e4c:	b	404af0 <tigetstr@plt+0x2610>
  404e50:	mov	x3, x27
  404e54:	add	x0, sp, #0x450
  404e58:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  404e5c:	mov	x1, #0x12c                 	// #300
  404e60:	add	x2, x2, #0x890
  404e64:	bl	402070 <snprintf@plt>
  404e68:	b	404a0c <tigetstr@plt+0x252c>
  404e6c:	mov	w4, w3
  404e70:	add	x0, sp, #0x450
  404e74:	ldp	x5, x3, [x26, #272]
  404e78:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  404e7c:	mov	x1, #0x12c                 	// #300
  404e80:	add	x2, x2, #0x880
  404e84:	bl	402070 <snprintf@plt>
  404e88:	b	404a0c <tigetstr@plt+0x252c>
  404e8c:	adrp	x1, 41e000 <tigetstr@plt+0x1bb20>
  404e90:	mov	w0, #0xa                   	// #10
  404e94:	ldr	x1, [x1, #1128]
  404e98:	bl	402030 <fputc@plt>
  404e9c:	b	404b04 <tigetstr@plt+0x2624>
  404ea0:	ldr	x1, [x20, #1128]
  404ea4:	add	x0, sp, #0x320
  404ea8:	bl	401f20 <fputs@plt>
  404eac:	b	404938 <tigetstr@plt+0x2458>
  404eb0:	cbnz	w1, 404ee0 <tigetstr@plt+0x2a00>
  404eb4:	mov	w1, #0x5c29                	// #23593
  404eb8:	mov	w3, #0xb850                	// #47184
  404ebc:	movk	w1, #0xc28f, lsl #16
  404ec0:	movk	w3, #0x51e, lsl #16
  404ec4:	mov	w4, #0x5c28                	// #23592
  404ec8:	madd	w3, w0, w1, w3
  404ecc:	movk	w4, #0x28f, lsl #16
  404ed0:	mov	w1, #0x1                   	// #1
  404ed4:	ror	w3, w3, #2
  404ed8:	cmp	w3, w4
  404edc:	b.hi	404d38 <tigetstr@plt+0x2858>  // b.pmore
  404ee0:	mov	w1, #0x5c29                	// #23593
  404ee4:	mov	w3, #0xb850                	// #47184
  404ee8:	movk	w1, #0xc28f, lsl #16
  404eec:	movk	w3, #0x51e, lsl #16
  404ef0:	madd	w0, w0, w1, w3
  404ef4:	mov	w1, #0xd70a                	// #55050
  404ef8:	movk	w1, #0xa3, lsl #16
  404efc:	ror	w0, w0, #4
  404f00:	cmp	w0, w1
  404f04:	cset	w1, ls  // ls = plast
  404f08:	b	404d38 <tigetstr@plt+0x2858>
  404f0c:	ldr	x1, [x2, #1128]
  404f10:	add	x0, sp, #0x450
  404f14:	bl	401f20 <fputs@plt>
  404f18:	cbz	w20, 4048c4 <tigetstr@plt+0x23e4>
  404f1c:	mov	x2, x22
  404f20:	mov	x1, #0x12c                 	// #300
  404f24:	mov	x4, x27
  404f28:	mov	w3, w20
  404f2c:	add	x0, sp, #0x450
  404f30:	bl	402070 <snprintf@plt>
  404f34:	ldr	w1, [x25, #136]
  404f38:	add	x0, sp, #0x450
  404f3c:	adrp	x2, 41e000 <tigetstr@plt+0x1bb20>
  404f40:	cbz	w1, 404f78 <tigetstr@plt+0x2a98>
  404f44:	bl	401fd0 <putp@plt>
  404f48:	b	4048c4 <tigetstr@plt+0x23e4>
  404f4c:	ldr	x1, [x20, #1128]
  404f50:	mov	x0, x25
  404f54:	bl	401f20 <fputs@plt>
  404f58:	b	404938 <tigetstr@plt+0x2458>
  404f5c:	cmp	w1, #0xf7
  404f60:	add	w3, w1, #0xb
  404f64:	ccmp	w1, #0x3, #0x4, ne  // ne = any
  404f68:	csel	w1, w3, w1, eq  // eq = none
  404f6c:	str	w1, [x2]
  404f70:	add	w1, w1, #0x1
  404f74:	b	4046ec <tigetstr@plt+0x220c>
  404f78:	ldr	x1, [x2, #1128]
  404f7c:	add	x0, sp, #0x450
  404f80:	bl	401f20 <fputs@plt>
  404f84:	b	4048c4 <tigetstr@plt+0x23e4>
  404f88:	ldr	w0, [x28, #28]
  404f8c:	mov	w2, w23
  404f90:	mov	w1, w21
  404f94:	str	w6, [sp, #124]
  404f98:	bl	403e30 <tigetstr@plt+0x1950>
  404f9c:	ldr	w6, [sp, #124]
  404fa0:	b	4047c0 <tigetstr@plt+0x22e0>
  404fa4:	ldr	w0, [x28, #56]
  404fa8:	mov	w2, w23
  404fac:	mov	w1, w21
  404fb0:	str	w6, [sp, #124]
  404fb4:	bl	403e30 <tigetstr@plt+0x1950>
  404fb8:	ldr	w6, [sp, #124]
  404fbc:	b	4047d8 <tigetstr@plt+0x22f8>
  404fc0:	ldr	w0, [x28, #84]
  404fc4:	mov	w2, w23
  404fc8:	mov	w1, w21
  404fcc:	str	w6, [sp, #124]
  404fd0:	bl	403e30 <tigetstr@plt+0x1950>
  404fd4:	ldr	w6, [sp, #124]
  404fd8:	b	4047f0 <tigetstr@plt+0x2310>
  404fdc:	ldr	w0, [x28, #112]
  404fe0:	mov	w2, w23
  404fe4:	mov	w1, w21
  404fe8:	str	w6, [sp, #124]
  404fec:	bl	403e30 <tigetstr@plt+0x1950>
  404ff0:	ldr	w6, [sp, #124]
  404ff4:	b	404808 <tigetstr@plt+0x2328>
  404ff8:	ldr	w0, [x28]
  404ffc:	mov	w2, w23
  405000:	mov	w1, w21
  405004:	str	w6, [sp, #124]
  405008:	bl	403e30 <tigetstr@plt+0x1950>
  40500c:	ldr	w6, [sp, #124]
  405010:	b	4047a8 <tigetstr@plt+0x22c8>
  405014:	adrp	x20, 40a000 <tigetstr@plt+0x7b20>
  405018:	adrp	x21, 40a000 <tigetstr@plt+0x7b20>
  40501c:	add	x20, x20, #0x870
  405020:	add	x21, x21, #0x868
  405024:	add	x22, sp, #0xb0
  405028:	ldp	w3, w4, [x22, #192]
  40502c:	mov	x2, x20
  405030:	mov	x1, #0x12c                 	// #300
  405034:	add	x0, sp, #0x320
  405038:	sub	w3, w3, #0x1
  40503c:	mov	w19, #0x0                   	// #0
  405040:	ldr	x3, [x26, w3, sxtw #3]
  405044:	bl	402070 <snprintf@plt>
  405048:	ldr	x7, [x22, #200]
  40504c:	add	x3, sp, #0xa8
  405050:	ldr	x6, [x26, #232]
  405054:	add	x1, sp, #0x450
  405058:	add	x0, sp, #0x320
  40505c:	mov	w5, #0x1                   	// #1
  405060:	sub	x6, x6, #0x1
  405064:	mov	w4, #0x2                   	// #2
  405068:	mov	x2, #0x12c                 	// #300
  40506c:	cbz	x7, 405074 <tigetstr@plt+0x2b94>
  405070:	ldr	w19, [x26, #240]
  405074:	str	x6, [sp, #168]
  405078:	bl	405e68 <tigetstr@plt+0x3988>
  40507c:	ldr	w1, [x25, #136]
  405080:	add	x0, sp, #0x450
  405084:	adrp	x2, 41e000 <tigetstr@plt+0x1bb20>
  405088:	cbz	w1, 4050a4 <tigetstr@plt+0x2bc4>
  40508c:	bl	401fd0 <putp@plt>
  405090:	cbnz	w19, 4050b4 <tigetstr@plt+0x2bd4>
  405094:	ldr	x22, [x22, #200]
  405098:	cbnz	x22, 405028 <tigetstr@plt+0x2b48>
  40509c:	ldr	w0, [x25, #136]
  4050a0:	b	404c68 <tigetstr@plt+0x2788>
  4050a4:	ldr	x1, [x2, #1128]
  4050a8:	add	x0, sp, #0x450
  4050ac:	bl	401f20 <fputs@plt>
  4050b0:	cbz	w19, 405094 <tigetstr@plt+0x2bb4>
  4050b4:	mov	x2, x21
  4050b8:	mov	x1, #0x12c                 	// #300
  4050bc:	mov	x4, x27
  4050c0:	mov	w3, w19
  4050c4:	add	x0, sp, #0x450
  4050c8:	bl	402070 <snprintf@plt>
  4050cc:	ldr	w1, [x25, #136]
  4050d0:	add	x0, sp, #0x450
  4050d4:	adrp	x2, 41e000 <tigetstr@plt+0x1bb20>
  4050d8:	cbz	w1, 4050e4 <tigetstr@plt+0x2c04>
  4050dc:	bl	401fd0 <putp@plt>
  4050e0:	b	405094 <tigetstr@plt+0x2bb4>
  4050e4:	ldr	x1, [x2, #1128]
  4050e8:	add	x0, sp, #0x450
  4050ec:	bl	401f20 <fputs@plt>
  4050f0:	b	405094 <tigetstr@plt+0x2bb4>
  4050f4:	adrp	x1, 41e000 <tigetstr@plt+0x1bb20>
  4050f8:	mov	w0, #0xa                   	// #10
  4050fc:	ldr	x1, [x1, #1128]
  405100:	bl	402030 <fputc@plt>
  405104:	b	40498c <tigetstr@plt+0x24ac>
  405108:	add	x0, sp, #0x320
  40510c:	mov	w2, #0x0                   	// #0
  405110:	bl	404318 <tigetstr@plt+0x1e38>
  405114:	ldr	x19, [x19, #200]
  405118:	cbnz	x19, 404c28 <tigetstr@plt+0x2748>
  40511c:	ldr	w0, [x25, #136]
  405120:	b	404c68 <tigetstr@plt+0x2788>
  405124:	mov	w21, #0x1                   	// #1
  405128:	mov	w0, w21
  40512c:	b	404dac <tigetstr@plt+0x28cc>
  405130:	mov	w6, w1
  405134:	b	4045c0 <tigetstr@plt+0x20e0>
  405138:	ldr	w2, [x26, #200]
  40513c:	ldr	w1, [x26, #208]
  405140:	sdiv	w0, w2, w1
  405144:	msub	w0, w0, w1, w2
  405148:	cmp	w0, #0x1
  40514c:	b.eq	405174 <tigetstr@plt+0x2c94>  // b.none
  405150:	cmp	w0, #0x2
  405154:	b.ne	4044a8 <tigetstr@plt+0x1fc8>  // b.any
  405158:	str	xzr, [sp, #584]
  40515c:	b	4044a8 <tigetstr@plt+0x1fc8>
  405160:	adrp	x1, 41e000 <tigetstr@plt+0x1bb20>
  405164:	mov	w0, #0xa                   	// #10
  405168:	ldr	x1, [x1, #1128]
  40516c:	bl	402030 <fputc@plt>
  405170:	b	404c1c <tigetstr@plt+0x273c>
  405174:	str	xzr, [sp, #376]
  405178:	str	xzr, [sp, #584]
  40517c:	b	4044a8 <tigetstr@plt+0x1fc8>
  405180:	neg	w0, w28
  405184:	mov	w2, #0xc                   	// #12
  405188:	cmn	w28, #0xc
  40518c:	udiv	w3, w0, w2
  405190:	add	w4, w3, #0x1
  405194:	sub	w4, w5, w4
  405198:	str	w4, [sp, #136]
  40519c:	b.ge	4051a4 <tigetstr@plt+0x2cc4>  // b.tcont
  4051a0:	msub	w0, w3, w2, w0
  4051a4:	mov	w2, #0xc                   	// #12
  4051a8:	sub	w28, w2, w0
  4051ac:	b	40442c <tigetstr@plt+0x1f4c>
  4051b0:	mov	x2, #0x0                   	// #0
  4051b4:	str	xzr, [sp, #376]
  4051b8:	b	40444c <tigetstr@plt+0x1f6c>
  4051bc:	nop
  4051c0:	adrp	x0, 41e000 <tigetstr@plt+0x1bb20>
  4051c4:	add	x0, x0, #0x320
  4051c8:	stp	x29, x30, [sp, #-336]!
  4051cc:	mov	x29, sp
  4051d0:	ldrb	w1, [x0, #264]
  4051d4:	ldr	x3, [x0, #232]
  4051d8:	and	w2, w1, #0x1
  4051dc:	str	x19, [sp, #16]
  4051e0:	mov	w19, #0x3                   	// #3
  4051e4:	sub	w19, w19, w2
  4051e8:	madd	w19, w19, w3, w19
  4051ec:	sub	w19, w19, w2
  4051f0:	tbnz	w1, #1, 405204 <tigetstr@plt+0x2d24>
  4051f4:	bl	4043e0 <tigetstr@plt+0x1f00>
  4051f8:	ldr	x19, [sp, #16]
  4051fc:	ldp	x29, x30, [sp], #336
  405200:	ret
  405204:	ldr	w3, [x0, #252]
  405208:	mov	x1, #0x12c                 	// #300
  40520c:	add	x0, sp, #0x20
  405210:	adrp	x2, 40a000 <tigetstr@plt+0x7b20>
  405214:	add	x2, x2, #0x850
  405218:	bl	402070 <snprintf@plt>
  40521c:	add	x0, sp, #0x20
  405220:	sxtw	x1, w19
  405224:	mov	w2, #0x0                   	// #0
  405228:	bl	404318 <tigetstr@plt+0x1e38>
  40522c:	adrp	x0, 41e000 <tigetstr@plt+0x1bb20>
  405230:	ldr	w0, [x0, #1288]
  405234:	cbz	w0, 405248 <tigetstr@plt+0x2d68>
  405238:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  40523c:	add	x0, x0, #0x8b0
  405240:	bl	401fd0 <putp@plt>
  405244:	b	4051f4 <tigetstr@plt+0x2d14>
  405248:	adrp	x1, 41e000 <tigetstr@plt+0x1bb20>
  40524c:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  405250:	mov	x2, #0x2                   	// #2
  405254:	add	x0, x0, #0x8b0
  405258:	ldr	x3, [x1, #1128]
  40525c:	mov	x1, #0x1                   	// #1
  405260:	bl	402370 <fwrite@plt>
  405264:	b	4051f4 <tigetstr@plt+0x2d14>
  405268:	stp	x29, x30, [sp, #-112]!
  40526c:	mov	x29, sp
  405270:	stp	x21, x22, [sp, #32]
  405274:	stp	x23, x24, [sp, #48]
  405278:	stp	x25, x26, [sp, #64]
  40527c:	mov	x25, x2
  405280:	str	xzr, [sp, #104]
  405284:	cbz	x0, 4053e0 <tigetstr@plt+0x2f00>
  405288:	stp	x19, x20, [sp, #16]
  40528c:	mov	x24, x0
  405290:	mov	x19, x0
  405294:	ldrsb	w20, [x0]
  405298:	cmp	w20, #0x0
  40529c:	cset	w0, ne  // ne = any
  4052a0:	cmp	x1, #0x0
  4052a4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4052a8:	b.ne	4053ec <tigetstr@plt+0x2f0c>  // b.any
  4052ac:	mov	x23, #0x0                   	// #0
  4052b0:	mov	x22, #0x0                   	// #0
  4052b4:	cbz	w0, 4053fc <tigetstr@plt+0x2f1c>
  4052b8:	add	x26, sp, #0x64
  4052bc:	str	x27, [sp, #80]
  4052c0:	add	x27, sp, #0x68
  4052c4:	b	4052e4 <tigetstr@plt+0x2e04>
  4052c8:	ldrsb	w20, [x19, #1]
  4052cc:	add	x19, x19, #0x1
  4052d0:	cmp	w20, #0x0
  4052d4:	add	x22, x22, #0x4
  4052d8:	add	x23, x23, #0x4
  4052dc:	ccmp	x19, x24, #0x2, ne  // ne = any
  4052e0:	b.hi	405360 <tigetstr@plt+0x2e80>  // b.pmore
  4052e4:	cmp	w20, #0x5c
  4052e8:	ccmp	x24, x19, #0x0, eq  // eq = none
  4052ec:	b.hi	405388 <tigetstr@plt+0x2ea8>  // b.pmore
  4052f0:	bl	4022c0 <__ctype_b_loc@plt>
  4052f4:	mov	x21, x0
  4052f8:	ldr	x0, [x0]
  4052fc:	ubfiz	x20, x20, #1, #8
  405300:	ldrh	w0, [x0, x20]
  405304:	tbnz	w0, #1, 4052c8 <tigetstr@plt+0x2de8>
  405308:	bl	4022f0 <__ctype_get_mb_cur_max@plt>
  40530c:	mov	x2, x0
  405310:	mov	x3, x27
  405314:	mov	x1, x19
  405318:	mov	x0, x26
  40531c:	bl	401ed0 <mbrtowc@plt>
  405320:	mov	x20, x0
  405324:	cbz	x0, 405360 <tigetstr@plt+0x2e80>
  405328:	cmn	x0, #0x3
  40532c:	b.ls	40539c <tigetstr@plt+0x2ebc>  // b.plast
  405330:	ldrb	w1, [x19]
  405334:	ldr	x0, [x21]
  405338:	ldrh	w0, [x0, x1, lsl #1]
  40533c:	tbz	w0, #14, 4053bc <tigetstr@plt+0x2edc>
  405340:	add	x22, x22, #0x1
  405344:	add	x23, x23, #0x1
  405348:	mov	x20, #0x1                   	// #1
  40534c:	add	x19, x19, x20
  405350:	ldrsb	w20, [x19]
  405354:	cmp	w20, #0x0
  405358:	ccmp	x19, x24, #0x2, ne  // ne = any
  40535c:	b.ls	4052e4 <tigetstr@plt+0x2e04>  // b.plast
  405360:	ldp	x19, x20, [sp, #16]
  405364:	ldr	x27, [sp, #80]
  405368:	cbz	x25, 405370 <tigetstr@plt+0x2e90>
  40536c:	str	x23, [x25]
  405370:	mov	x0, x22
  405374:	ldp	x21, x22, [sp, #32]
  405378:	ldp	x23, x24, [sp, #48]
  40537c:	ldp	x25, x26, [sp, #64]
  405380:	ldp	x29, x30, [sp], #112
  405384:	ret
  405388:	ldrsb	w0, [x19, #1]
  40538c:	cmp	w0, #0x78
  405390:	b.ne	4052f0 <tigetstr@plt+0x2e10>  // b.any
  405394:	mov	w20, w0
  405398:	b	4052cc <tigetstr@plt+0x2dec>
  40539c:	ldr	w21, [sp, #100]
  4053a0:	mov	w0, w21
  4053a4:	bl	402400 <iswprint@plt>
  4053a8:	cbnz	w0, 4053cc <tigetstr@plt+0x2eec>
  4053ac:	lsl	x0, x20, #2
  4053b0:	add	x22, x22, x0
  4053b4:	add	x23, x23, x0
  4053b8:	b	40534c <tigetstr@plt+0x2e6c>
  4053bc:	add	x22, x22, #0x4
  4053c0:	add	x23, x23, #0x4
  4053c4:	mov	x20, #0x1                   	// #1
  4053c8:	b	40534c <tigetstr@plt+0x2e6c>
  4053cc:	mov	w0, w21
  4053d0:	add	x23, x23, x20
  4053d4:	bl	402110 <wcwidth@plt>
  4053d8:	add	x22, x22, w0, sxtw
  4053dc:	b	40534c <tigetstr@plt+0x2e6c>
  4053e0:	mov	x23, #0x0                   	// #0
  4053e4:	mov	x22, #0x0                   	// #0
  4053e8:	b	405368 <tigetstr@plt+0x2e88>
  4053ec:	sub	x1, x1, #0x1
  4053f0:	adds	x24, x19, x1
  4053f4:	cset	w0, cc  // cc = lo, ul, last
  4053f8:	b	4052ac <tigetstr@plt+0x2dcc>
  4053fc:	ldp	x19, x20, [sp, #16]
  405400:	b	405368 <tigetstr@plt+0x2e88>
  405404:	nop
  405408:	cbz	x0, 405450 <tigetstr@plt+0x2f70>
  40540c:	stp	x29, x30, [sp, #-32]!
  405410:	mov	x29, sp
  405414:	str	x19, [sp, #16]
  405418:	mov	x19, x0
  40541c:	ldrsb	w1, [x0]
  405420:	cbnz	w1, 405434 <tigetstr@plt+0x2f54>
  405424:	mov	x0, #0x0                   	// #0
  405428:	ldr	x19, [sp, #16]
  40542c:	ldp	x29, x30, [sp], #32
  405430:	ret
  405434:	bl	401f10 <strlen@plt>
  405438:	mov	x1, x0
  40543c:	mov	x0, x19
  405440:	mov	x2, #0x0                   	// #0
  405444:	ldr	x19, [sp, #16]
  405448:	ldp	x29, x30, [sp], #32
  40544c:	b	405268 <tigetstr@plt+0x2d88>
  405450:	mov	x0, #0x0                   	// #0
  405454:	ret
  405458:	stp	x29, x30, [sp, #-128]!
  40545c:	mov	x29, sp
  405460:	str	x2, [sp, #104]
  405464:	cbz	x0, 405668 <tigetstr@plt+0x3188>
  405468:	stp	x19, x20, [sp, #16]
  40546c:	mov	x20, x0
  405470:	stp	x21, x22, [sp, #32]
  405474:	mov	x21, x2
  405478:	mov	x22, x1
  40547c:	stp	x23, x24, [sp, #48]
  405480:	mov	x23, x3
  405484:	bl	401f10 <strlen@plt>
  405488:	str	xzr, [sp, #120]
  40548c:	cmp	x0, #0x0
  405490:	ccmp	x21, #0x0, #0x4, ne  // ne = any
  405494:	b.eq	40565c <tigetstr@plt+0x317c>  // b.none
  405498:	adrp	x24, 40b000 <tigetstr@plt+0x8b20>
  40549c:	add	x24, x24, #0x430
  4054a0:	stp	x25, x26, [sp, #64]
  4054a4:	add	x26, sp, #0x74
  4054a8:	stp	x27, x28, [sp, #80]
  4054ac:	add	x27, sp, #0x78
  4054b0:	str	xzr, [x22]
  4054b4:	nop
  4054b8:	ldrsb	w19, [x20]
  4054bc:	cbz	w19, 4054e4 <tigetstr@plt+0x3004>
  4054c0:	cbz	x23, 405508 <tigetstr@plt+0x3028>
  4054c4:	mov	w1, w19
  4054c8:	mov	x0, x23
  4054cc:	bl	402360 <strchr@plt>
  4054d0:	cbz	x0, 405508 <tigetstr@plt+0x3028>
  4054d4:	add	x20, x20, #0x1
  4054d8:	strb	w19, [x21], #1
  4054dc:	ldrsb	w19, [x20]
  4054e0:	cbnz	w19, 4054c0 <tigetstr@plt+0x2fe0>
  4054e4:	strb	wzr, [x21]
  4054e8:	ldr	x0, [sp, #104]
  4054ec:	ldp	x19, x20, [sp, #16]
  4054f0:	ldp	x21, x22, [sp, #32]
  4054f4:	ldp	x23, x24, [sp, #48]
  4054f8:	ldp	x25, x26, [sp, #64]
  4054fc:	ldp	x27, x28, [sp, #80]
  405500:	ldp	x29, x30, [sp], #128
  405504:	ret
  405508:	cmp	w19, #0x5c
  40550c:	and	w19, w19, #0xff
  405510:	b.eq	405554 <tigetstr@plt+0x3074>  // b.none
  405514:	bl	4022c0 <__ctype_b_loc@plt>
  405518:	mov	x28, x0
  40551c:	ubfiz	x0, x19, #1, #8
  405520:	ldr	x1, [x28]
  405524:	ldrh	w0, [x1, x0]
  405528:	tbz	w0, #1, 405578 <tigetstr@plt+0x3098>
  40552c:	mov	x0, x21
  405530:	mov	w2, w19
  405534:	mov	x1, x24
  405538:	bl	401fe0 <sprintf@plt>
  40553c:	ldr	x0, [x22]
  405540:	add	x20, x20, #0x1
  405544:	add	x21, x21, #0x4
  405548:	add	x0, x0, #0x4
  40554c:	str	x0, [x22]
  405550:	b	4054b8 <tigetstr@plt+0x2fd8>
  405554:	ldrsb	w0, [x20, #1]
  405558:	cmp	w0, #0x78
  40555c:	b.eq	40552c <tigetstr@plt+0x304c>  // b.none
  405560:	bl	4022c0 <__ctype_b_loc@plt>
  405564:	mov	x28, x0
  405568:	ubfiz	x0, x19, #1, #8
  40556c:	ldr	x1, [x28]
  405570:	ldrh	w0, [x1, x0]
  405574:	tbnz	w0, #1, 40552c <tigetstr@plt+0x304c>
  405578:	bl	4022f0 <__ctype_get_mb_cur_max@plt>
  40557c:	mov	x2, x0
  405580:	mov	x3, x27
  405584:	mov	x1, x20
  405588:	mov	x0, x26
  40558c:	bl	401ed0 <mbrtowc@plt>
  405590:	mov	x19, x0
  405594:	cbz	x0, 4054e4 <tigetstr@plt+0x3004>
  405598:	cmn	x0, #0x3
  40559c:	b.ls	4055d4 <tigetstr@plt+0x30f4>  // b.plast
  4055a0:	ldrb	w2, [x20]
  4055a4:	ldr	x1, [x28]
  4055a8:	ubfiz	x0, x2, #1, #8
  4055ac:	ldrh	w0, [x1, x0]
  4055b0:	tbz	w0, #14, 405674 <tigetstr@plt+0x3194>
  4055b4:	ldr	x0, [x22]
  4055b8:	mov	x25, x20
  4055bc:	add	x0, x0, #0x1
  4055c0:	str	x0, [x22]
  4055c4:	ldrsb	w0, [x25], #1
  4055c8:	strb	w0, [x21], #1
  4055cc:	mov	x20, x25
  4055d0:	b	4054b8 <tigetstr@plt+0x2fd8>
  4055d4:	ldr	w28, [sp, #116]
  4055d8:	mov	w0, w28
  4055dc:	bl	402400 <iswprint@plt>
  4055e0:	cbz	w0, 405618 <tigetstr@plt+0x3138>
  4055e4:	mov	x1, x20
  4055e8:	mov	x2, x19
  4055ec:	mov	x0, x21
  4055f0:	bl	401ee0 <memcpy@plt>
  4055f4:	mov	w0, w28
  4055f8:	add	x25, x20, x19
  4055fc:	bl	402110 <wcwidth@plt>
  405600:	add	x21, x21, x19
  405604:	ldr	x1, [x22]
  405608:	mov	x20, x25
  40560c:	add	x0, x1, w0, sxtw
  405610:	str	x0, [x22]
  405614:	b	4054b8 <tigetstr@plt+0x2fd8>
  405618:	mov	x28, x20
  40561c:	mov	x20, x21
  405620:	add	x25, x28, x19
  405624:	nop
  405628:	ldrb	w2, [x28], #1
  40562c:	mov	x0, x20
  405630:	mov	x1, x24
  405634:	add	x20, x20, #0x4
  405638:	bl	401fe0 <sprintf@plt>
  40563c:	ldr	x0, [x22]
  405640:	cmp	x25, x28
  405644:	add	x0, x0, #0x4
  405648:	str	x0, [x22]
  40564c:	b.ne	405628 <tigetstr@plt+0x3148>  // b.any
  405650:	add	x21, x21, x19, lsl #2
  405654:	mov	x20, x25
  405658:	b	4054b8 <tigetstr@plt+0x2fd8>
  40565c:	ldp	x19, x20, [sp, #16]
  405660:	ldp	x21, x22, [sp, #32]
  405664:	ldp	x23, x24, [sp, #48]
  405668:	mov	x0, #0x0                   	// #0
  40566c:	ldp	x29, x30, [sp], #128
  405670:	ret
  405674:	mov	x0, x21
  405678:	mov	x1, x24
  40567c:	bl	401fe0 <sprintf@plt>
  405680:	add	x25, x20, #0x1
  405684:	ldr	x0, [x22]
  405688:	add	x21, x21, #0x4
  40568c:	mov	x20, x25
  405690:	add	x0, x0, #0x4
  405694:	str	x0, [x22]
  405698:	b	4054b8 <tigetstr@plt+0x2fd8>
  40569c:	nop
  4056a0:	cbz	x0, 405838 <tigetstr@plt+0x3358>
  4056a4:	stp	x29, x30, [sp, #-112]!
  4056a8:	mov	x29, sp
  4056ac:	stp	x19, x20, [sp, #16]
  4056b0:	mov	x20, x0
  4056b4:	stp	x23, x24, [sp, #48]
  4056b8:	mov	x23, x1
  4056bc:	stp	x25, x26, [sp, #64]
  4056c0:	mov	x26, x2
  4056c4:	bl	401f10 <strlen@plt>
  4056c8:	str	xzr, [sp, #104]
  4056cc:	cmp	x0, #0x0
  4056d0:	ccmp	x26, #0x0, #0x4, ne  // ne = any
  4056d4:	b.eq	405820 <tigetstr@plt+0x3340>  // b.none
  4056d8:	stp	x21, x22, [sp, #32]
  4056dc:	add	x25, sp, #0x68
  4056e0:	mov	x21, x26
  4056e4:	str	x27, [sp, #80]
  4056e8:	add	x24, sp, #0x64
  4056ec:	str	xzr, [x23]
  4056f0:	adrp	x27, 40b000 <tigetstr@plt+0x8b20>
  4056f4:	add	x27, x27, #0x430
  4056f8:	ldrsb	w0, [x20]
  4056fc:	cbz	w0, 405768 <tigetstr@plt+0x3288>
  405700:	bl	4022f0 <__ctype_get_mb_cur_max@plt>
  405704:	mov	x2, x0
  405708:	mov	x3, x25
  40570c:	mov	x1, x20
  405710:	mov	x0, x24
  405714:	bl	401ed0 <mbrtowc@plt>
  405718:	mov	x19, x0
  40571c:	cbz	x0, 405768 <tigetstr@plt+0x3288>
  405720:	ldrsb	w22, [x20]
  405724:	cmn	x0, #0x3
  405728:	b.ls	40578c <tigetstr@plt+0x32ac>  // b.plast
  40572c:	bl	4022c0 <__ctype_b_loc@plt>
  405730:	ldr	x0, [x0]
  405734:	ubfiz	x1, x22, #1, #8
  405738:	and	w2, w22, #0xff
  40573c:	ldrh	w0, [x0, x1]
  405740:	tbz	w0, #14, 4057d0 <tigetstr@plt+0x32f0>
  405744:	ldr	x0, [x23]
  405748:	mov	x19, #0x1                   	// #1
  40574c:	add	x0, x0, x19
  405750:	str	x0, [x23]
  405754:	ldrsb	w0, [x20]
  405758:	add	x20, x20, x19
  40575c:	strb	w0, [x21], #1
  405760:	ldrsb	w0, [x20]
  405764:	cbnz	w0, 405700 <tigetstr@plt+0x3220>
  405768:	strb	wzr, [x21]
  40576c:	mov	x0, x26
  405770:	ldp	x19, x20, [sp, #16]
  405774:	ldp	x21, x22, [sp, #32]
  405778:	ldp	x23, x24, [sp, #48]
  40577c:	ldp	x25, x26, [sp, #64]
  405780:	ldr	x27, [sp, #80]
  405784:	ldp	x29, x30, [sp], #112
  405788:	ret
  40578c:	cmp	w22, #0x5c
  405790:	b.ne	4057a0 <tigetstr@plt+0x32c0>  // b.any
  405794:	ldrsb	w0, [x20, #1]
  405798:	cmp	w0, #0x78
  40579c:	b.eq	4057f8 <tigetstr@plt+0x3318>  // b.none
  4057a0:	mov	x1, x20
  4057a4:	mov	x2, x19
  4057a8:	mov	x0, x21
  4057ac:	bl	401ee0 <memcpy@plt>
  4057b0:	ldr	w0, [sp, #100]
  4057b4:	add	x21, x21, x19
  4057b8:	add	x20, x20, x19
  4057bc:	bl	402110 <wcwidth@plt>
  4057c0:	ldr	x1, [x23]
  4057c4:	add	x0, x1, w0, sxtw
  4057c8:	str	x0, [x23]
  4057cc:	b	405760 <tigetstr@plt+0x3280>
  4057d0:	mov	x0, x21
  4057d4:	mov	x1, x27
  4057d8:	bl	401fe0 <sprintf@plt>
  4057dc:	mov	x19, #0x1                   	// #1
  4057e0:	ldr	x0, [x23]
  4057e4:	add	x21, x21, #0x4
  4057e8:	add	x20, x20, x19
  4057ec:	add	x0, x0, #0x4
  4057f0:	str	x0, [x23]
  4057f4:	b	405760 <tigetstr@plt+0x3280>
  4057f8:	mov	x0, x21
  4057fc:	mov	w2, w22
  405800:	mov	x1, x27
  405804:	bl	401fe0 <sprintf@plt>
  405808:	ldr	x0, [x23]
  40580c:	add	x21, x21, #0x4
  405810:	add	x20, x20, x19
  405814:	add	x0, x0, #0x4
  405818:	str	x0, [x23]
  40581c:	b	405760 <tigetstr@plt+0x3280>
  405820:	mov	x0, #0x0                   	// #0
  405824:	ldp	x19, x20, [sp, #16]
  405828:	ldp	x23, x24, [sp, #48]
  40582c:	ldp	x25, x26, [sp, #64]
  405830:	ldp	x29, x30, [sp], #112
  405834:	ret
  405838:	mov	x0, #0x0                   	// #0
  40583c:	ret
  405840:	lsl	x0, x0, #2
  405844:	add	x0, x0, #0x1
  405848:	ret
  40584c:	nop
  405850:	cbz	x0, 4058d8 <tigetstr@plt+0x33f8>
  405854:	stp	x29, x30, [sp, #-48]!
  405858:	mov	x29, sp
  40585c:	stp	x19, x20, [sp, #16]
  405860:	mov	x20, x1
  405864:	mov	x19, x0
  405868:	bl	401f10 <strlen@plt>
  40586c:	mov	x3, #0x0                   	// #0
  405870:	cbz	x0, 4058a8 <tigetstr@plt+0x33c8>
  405874:	str	x21, [sp, #32]
  405878:	bl	405840 <tigetstr@plt+0x3360>
  40587c:	bl	402100 <malloc@plt>
  405880:	mov	x21, x0
  405884:	cbz	x0, 4058b8 <tigetstr@plt+0x33d8>
  405888:	mov	x3, #0x0                   	// #0
  40588c:	mov	x1, x20
  405890:	mov	x0, x19
  405894:	mov	x2, x21
  405898:	bl	405458 <tigetstr@plt+0x2f78>
  40589c:	mov	x3, x0
  4058a0:	cbz	x0, 4058b8 <tigetstr@plt+0x33d8>
  4058a4:	ldr	x21, [sp, #32]
  4058a8:	mov	x0, x3
  4058ac:	ldp	x19, x20, [sp, #16]
  4058b0:	ldp	x29, x30, [sp], #48
  4058b4:	ret
  4058b8:	mov	x0, x21
  4058bc:	bl	4022e0 <free@plt>
  4058c0:	mov	x3, #0x0                   	// #0
  4058c4:	mov	x0, x3
  4058c8:	ldp	x19, x20, [sp, #16]
  4058cc:	ldr	x21, [sp, #32]
  4058d0:	ldp	x29, x30, [sp], #48
  4058d4:	ret
  4058d8:	mov	x3, #0x0                   	// #0
  4058dc:	mov	x0, x3
  4058e0:	ret
  4058e4:	nop
  4058e8:	cbz	x0, 40596c <tigetstr@plt+0x348c>
  4058ec:	stp	x29, x30, [sp, #-48]!
  4058f0:	mov	x29, sp
  4058f4:	stp	x19, x20, [sp, #16]
  4058f8:	mov	x20, x1
  4058fc:	mov	x19, x0
  405900:	bl	401f10 <strlen@plt>
  405904:	mov	x3, #0x0                   	// #0
  405908:	cbz	x0, 40593c <tigetstr@plt+0x345c>
  40590c:	str	x21, [sp, #32]
  405910:	bl	405840 <tigetstr@plt+0x3360>
  405914:	bl	402100 <malloc@plt>
  405918:	mov	x21, x0
  40591c:	cbz	x0, 40594c <tigetstr@plt+0x346c>
  405920:	mov	x1, x20
  405924:	mov	x0, x19
  405928:	mov	x2, x21
  40592c:	bl	4056a0 <tigetstr@plt+0x31c0>
  405930:	mov	x3, x0
  405934:	cbz	x0, 40594c <tigetstr@plt+0x346c>
  405938:	ldr	x21, [sp, #32]
  40593c:	mov	x0, x3
  405940:	ldp	x19, x20, [sp, #16]
  405944:	ldp	x29, x30, [sp], #48
  405948:	ret
  40594c:	mov	x0, x21
  405950:	bl	4022e0 <free@plt>
  405954:	mov	x3, #0x0                   	// #0
  405958:	mov	x0, x3
  40595c:	ldp	x19, x20, [sp, #16]
  405960:	ldr	x21, [sp, #32]
  405964:	ldp	x29, x30, [sp], #48
  405968:	ret
  40596c:	mov	x3, #0x0                   	// #0
  405970:	mov	x0, x3
  405974:	ret
  405978:	stp	x29, x30, [sp, #-80]!
  40597c:	mov	x29, sp
  405980:	stp	x19, x20, [sp, #16]
  405984:	mov	x20, x0
  405988:	stp	x21, x22, [sp, #32]
  40598c:	stp	x23, x24, [sp, #48]
  405990:	mov	x23, x1
  405994:	bl	401f10 <strlen@plt>
  405998:	mov	x1, x20
  40599c:	mov	x19, x0
  4059a0:	mov	x2, #0x0                   	// #0
  4059a4:	mov	x0, #0x0                   	// #0
  4059a8:	bl	401f30 <mbstowcs@plt>
  4059ac:	cmn	x0, #0x1
  4059b0:	b.eq	405a98 <tigetstr@plt+0x35b8>  // b.none
  4059b4:	add	x1, x0, #0x1
  4059b8:	mov	x21, x0
  4059bc:	mov	x0, #0x1                   	// #1
  4059c0:	lsl	x1, x1, #2
  4059c4:	bl	4021b0 <calloc@plt>
  4059c8:	mov	x22, x0
  4059cc:	cbz	x0, 405a98 <tigetstr@plt+0x35b8>
  4059d0:	mov	x2, x21
  4059d4:	mov	x1, x20
  4059d8:	bl	401f30 <mbstowcs@plt>
  4059dc:	cbnz	x0, 405a04 <tigetstr@plt+0x3524>
  4059e0:	mov	x0, x22
  4059e4:	bl	4022e0 <free@plt>
  4059e8:	strb	wzr, [x20, x19]
  4059ec:	mov	x0, x19
  4059f0:	ldp	x19, x20, [sp, #16]
  4059f4:	ldp	x21, x22, [sp, #32]
  4059f8:	ldp	x23, x24, [sp, #48]
  4059fc:	ldp	x29, x30, [sp], #80
  405a00:	ret
  405a04:	ldr	w0, [x22]
  405a08:	stp	x25, x26, [sp, #64]
  405a0c:	mov	x25, x22
  405a10:	mov	x26, #0x0                   	// #0
  405a14:	ldr	x21, [x23]
  405a18:	cbz	w0, 405a54 <tigetstr@plt+0x3574>
  405a1c:	mov	w24, #0xfffd                	// #65533
  405a20:	b	405a30 <tigetstr@plt+0x3550>
  405a24:	ldr	w0, [x25, #4]!
  405a28:	mov	x26, x2
  405a2c:	cbz	w0, 405a54 <tigetstr@plt+0x3574>
  405a30:	bl	402110 <wcwidth@plt>
  405a34:	sxtw	x2, w0
  405a38:	cmn	w2, #0x1
  405a3c:	b.ne	405a48 <tigetstr@plt+0x3568>  // b.any
  405a40:	mov	x2, #0x1                   	// #1
  405a44:	str	w24, [x25]
  405a48:	add	x2, x26, x2
  405a4c:	cmp	x21, x2
  405a50:	b.cs	405a24 <tigetstr@plt+0x3544>  // b.hs, b.nlast
  405a54:	mov	x2, x19
  405a58:	mov	x1, x22
  405a5c:	str	x26, [x23]
  405a60:	mov	x0, x20
  405a64:	str	wzr, [x25]
  405a68:	bl	4023b0 <wcstombs@plt>
  405a6c:	mov	x19, x0
  405a70:	mov	x0, x22
  405a74:	bl	4022e0 <free@plt>
  405a78:	ldp	x25, x26, [sp, #64]
  405a7c:	tbz	x19, #63, 4059e8 <tigetstr@plt+0x3508>
  405a80:	mov	x0, x19
  405a84:	ldp	x19, x20, [sp, #16]
  405a88:	ldp	x21, x22, [sp, #32]
  405a8c:	ldp	x23, x24, [sp, #48]
  405a90:	ldp	x29, x30, [sp], #80
  405a94:	ret
  405a98:	mov	x22, #0x0                   	// #0
  405a9c:	mov	x0, x22
  405aa0:	bl	4022e0 <free@plt>
  405aa4:	b	4059e8 <tigetstr@plt+0x3508>
  405aa8:	stp	x29, x30, [sp, #-128]!
  405aac:	mov	x29, sp
  405ab0:	stp	x19, x20, [sp, #16]
  405ab4:	mov	x19, x1
  405ab8:	mov	w20, w6
  405abc:	stp	x21, x22, [sp, #32]
  405ac0:	mov	x22, x2
  405ac4:	stp	x23, x24, [sp, #48]
  405ac8:	mov	x23, x3
  405acc:	mov	w24, w5
  405ad0:	stp	x25, x26, [sp, #64]
  405ad4:	mov	w25, w4
  405ad8:	mov	x26, x0
  405adc:	stp	x27, x28, [sp, #80]
  405ae0:	str	w5, [sp, #112]
  405ae4:	bl	401f10 <strlen@plt>
  405ae8:	mov	x21, x0
  405aec:	bl	4022f0 <__ctype_get_mb_cur_max@plt>
  405af0:	cmp	x0, #0x1
  405af4:	b.hi	405c1c <tigetstr@plt+0x373c>  // b.pmore
  405af8:	mov	x28, x21
  405afc:	mov	x24, #0x0                   	// #0
  405b00:	mov	x27, #0x0                   	// #0
  405b04:	ldr	x0, [x23]
  405b08:	cmp	x0, x28
  405b0c:	b.cs	405bfc <tigetstr@plt+0x371c>  // b.hs, b.nlast
  405b10:	mov	x28, x0
  405b14:	mov	x21, x0
  405b18:	mov	x4, #0x0                   	// #0
  405b1c:	str	x0, [x23]
  405b20:	cbz	x22, 405bc8 <tigetstr@plt+0x36e8>
  405b24:	sub	x22, x22, #0x1
  405b28:	cmp	w25, #0x1
  405b2c:	add	x23, x19, x22
  405b30:	b.eq	405dc4 <tigetstr@plt+0x38e4>  // b.none
  405b34:	cmp	w25, #0x2
  405b38:	b.ne	405c14 <tigetstr@plt+0x3734>  // b.any
  405b3c:	lsr	x25, x4, #1
  405b40:	and	x4, x4, #0x1
  405b44:	cmp	x25, #0x0
  405b48:	mov	x0, x19
  405b4c:	cset	w3, ne  // ne = any
  405b50:	adds	x4, x4, x25
  405b54:	ccmp	x19, x23, #0x2, ne  // ne = any
  405b58:	b.cs	405b7c <tigetstr@plt+0x369c>  // b.hs, b.nlast
  405b5c:	sxtb	w2, w20
  405b60:	mov	x0, x19
  405b64:	nop
  405b68:	strb	w2, [x0], #1
  405b6c:	sub	x1, x19, x0
  405b70:	cmn	x1, x4
  405b74:	ccmp	x23, x0, #0x0, ne  // ne = any
  405b78:	b.hi	405b68 <tigetstr@plt+0x3688>  // b.pmore
  405b7c:	sub	x2, x23, x0
  405b80:	strb	wzr, [x0]
  405b84:	cmp	x2, x21
  405b88:	mov	x1, x26
  405b8c:	csel	x2, x2, x21, ls  // ls = plast
  405b90:	str	w3, [sp, #104]
  405b94:	bl	402310 <mempcpy@plt>
  405b98:	ldr	w3, [sp, #104]
  405b9c:	cmp	w3, #0x0
  405ba0:	ccmp	x23, x0, #0x0, ne  // ne = any
  405ba4:	b.ls	405e2c <tigetstr@plt+0x394c>  // b.plast
  405ba8:	sxtb	w20, w20
  405bac:	mov	x1, x0
  405bb0:	strb	w20, [x1], #1
  405bb4:	sub	x2, x25, x1
  405bb8:	cmn	x0, x2
  405bbc:	ccmp	x23, x1, #0x0, ne  // ne = any
  405bc0:	b.hi	405bb0 <tigetstr@plt+0x36d0>  // b.pmore
  405bc4:	strb	wzr, [x1]
  405bc8:	mov	x0, x24
  405bcc:	bl	4022e0 <free@plt>
  405bd0:	mov	x0, x27
  405bd4:	bl	4022e0 <free@plt>
  405bd8:	mov	x0, x28
  405bdc:	ldp	x19, x20, [sp, #16]
  405be0:	ldp	x21, x22, [sp, #32]
  405be4:	ldp	x23, x24, [sp, #48]
  405be8:	ldp	x25, x26, [sp, #64]
  405bec:	ldp	x27, x28, [sp, #80]
  405bf0:	ldp	x29, x30, [sp], #128
  405bf4:	ret
  405bf8:	mov	x27, #0x0                   	// #0
  405bfc:	cmp	x28, x0
  405c00:	b.cs	405e48 <tigetstr@plt+0x3968>  // b.hs, b.nlast
  405c04:	sub	x4, x0, x28
  405c08:	mov	x0, x28
  405c0c:	add	x28, x4, x21
  405c10:	b	405b1c <tigetstr@plt+0x363c>
  405c14:	cbz	w25, 405df8 <tigetstr@plt+0x3918>
  405c18:	bl	402250 <abort@plt>
  405c1c:	mov	x1, x26
  405c20:	mov	x2, #0x0                   	// #0
  405c24:	mov	x0, #0x0                   	// #0
  405c28:	bl	401f30 <mbstowcs@plt>
  405c2c:	mov	x27, x0
  405c30:	cmn	x0, #0x1
  405c34:	b.ne	405c50 <tigetstr@plt+0x3770>  // b.any
  405c38:	mov	x0, x24
  405c3c:	tbnz	w0, #0, 405af8 <tigetstr@plt+0x3618>
  405c40:	mov	x24, #0x0                   	// #0
  405c44:	mov	x27, #0x0                   	// #0
  405c48:	mov	x28, #0xffffffffffffffff    	// #-1
  405c4c:	b	405bc8 <tigetstr@plt+0x36e8>
  405c50:	add	x2, x0, #0x1
  405c54:	str	x2, [sp, #104]
  405c58:	lsl	x28, x2, #2
  405c5c:	mov	x0, x28
  405c60:	bl	402100 <malloc@plt>
  405c64:	mov	x24, x0
  405c68:	ldr	x2, [sp, #104]
  405c6c:	cbz	x0, 405dac <tigetstr@plt+0x38cc>
  405c70:	mov	x1, x26
  405c74:	bl	401f30 <mbstowcs@plt>
  405c78:	cbz	x0, 405db8 <tigetstr@plt+0x38d8>
  405c7c:	add	x28, x24, x28
  405c80:	stur	wzr, [x28, #-4]
  405c84:	ldr	w0, [x24]
  405c88:	cbz	w0, 405e40 <tigetstr@plt+0x3960>
  405c8c:	mov	x28, x24
  405c90:	str	wzr, [sp, #124]
  405c94:	nop
  405c98:	bl	402400 <iswprint@plt>
  405c9c:	cbnz	w0, 405cc0 <tigetstr@plt+0x37e0>
  405ca0:	mov	w0, #0xfffd                	// #65533
  405ca4:	str	w0, [x28]
  405ca8:	ldr	w0, [x28, #4]!
  405cac:	cbz	w0, 405e34 <tigetstr@plt+0x3954>
  405cb0:	mov	w1, #0x1                   	// #1
  405cb4:	str	w1, [sp, #124]
  405cb8:	bl	402400 <iswprint@plt>
  405cbc:	cbz	w0, 405ca0 <tigetstr@plt+0x37c0>
  405cc0:	ldr	w0, [x28, #4]!
  405cc4:	cbnz	w0, 405c98 <tigetstr@plt+0x37b8>
  405cc8:	mov	x1, #0x0                   	// #0
  405ccc:	mov	w28, #0x0                   	// #0
  405cd0:	b	405d08 <tigetstr@plt+0x3828>
  405cd4:	str	x1, [sp, #104]
  405cd8:	bl	402110 <wcwidth@plt>
  405cdc:	cmn	w0, #0x1
  405ce0:	b.eq	405e24 <tigetstr@plt+0x3944>  // b.none
  405ce4:	mov	w1, #0x7fffffff            	// #2147483647
  405ce8:	sub	w2, w1, w0
  405cec:	cmp	w28, w2
  405cf0:	b.gt	405e24 <tigetstr@plt+0x3944>
  405cf4:	ldr	x1, [sp, #104]
  405cf8:	add	w28, w28, w0
  405cfc:	cmp	x27, x1
  405d00:	add	x1, x1, #0x1
  405d04:	b.eq	405d10 <tigetstr@plt+0x3830>  // b.none
  405d08:	ldr	w0, [x24, x1, lsl #2]
  405d0c:	cbnz	w0, 405cd4 <tigetstr@plt+0x37f4>
  405d10:	sxtw	x28, w28
  405d14:	ldr	w0, [sp, #124]
  405d18:	cbz	w0, 405e0c <tigetstr@plt+0x392c>
  405d1c:	mov	x1, x24
  405d20:	mov	x2, #0x0                   	// #0
  405d24:	mov	x0, #0x0                   	// #0
  405d28:	bl	4023b0 <wcstombs@plt>
  405d2c:	add	x0, x0, #0x1
  405d30:	str	x0, [sp, #104]
  405d34:	bl	402100 <malloc@plt>
  405d38:	mov	x27, x0
  405d3c:	cbz	x0, 405e58 <tigetstr@plt+0x3978>
  405d40:	ldr	w0, [x24]
  405d44:	mov	x26, x24
  405d48:	mov	x28, #0x0                   	// #0
  405d4c:	ldr	x21, [x23]
  405d50:	cbnz	w0, 405d64 <tigetstr@plt+0x3884>
  405d54:	b	405d8c <tigetstr@plt+0x38ac>
  405d58:	ldr	w0, [x26, #4]!
  405d5c:	mov	x28, x1
  405d60:	cbz	w0, 405d8c <tigetstr@plt+0x38ac>
  405d64:	bl	402110 <wcwidth@plt>
  405d68:	sxtw	x1, w0
  405d6c:	cmn	w0, #0x1
  405d70:	b.ne	405d80 <tigetstr@plt+0x38a0>  // b.any
  405d74:	mov	w0, #0xfffd                	// #65533
  405d78:	mov	x1, #0x1                   	// #1
  405d7c:	str	w0, [x26]
  405d80:	add	x1, x28, x1
  405d84:	cmp	x21, x1
  405d88:	b.cs	405d58 <tigetstr@plt+0x3878>  // b.hs, b.nlast
  405d8c:	ldr	x2, [sp, #104]
  405d90:	str	wzr, [x26]
  405d94:	mov	x1, x24
  405d98:	mov	x0, x27
  405d9c:	mov	x26, x27
  405da0:	bl	4023b0 <wcstombs@plt>
  405da4:	mov	x21, x0
  405da8:	b	405b04 <tigetstr@plt+0x3624>
  405dac:	ldr	x0, [sp, #112]
  405db0:	tbz	w0, #0, 405c40 <tigetstr@plt+0x3760>
  405db4:	nop
  405db8:	mov	x28, x21
  405dbc:	mov	x27, #0x0                   	// #0
  405dc0:	b	405b04 <tigetstr@plt+0x3624>
  405dc4:	cmp	x4, #0x0
  405dc8:	mov	w3, #0x0                   	// #0
  405dcc:	ccmp	x19, x23, #0x2, ne  // ne = any
  405dd0:	mov	x25, #0x0                   	// #0
  405dd4:	b.cc	405b5c <tigetstr@plt+0x367c>  // b.lo, b.ul, b.last
  405dd8:	cmp	x22, x21
  405ddc:	strb	wzr, [x19]
  405de0:	mov	x1, x26
  405de4:	csel	x2, x22, x21, ls  // ls = plast
  405de8:	mov	x0, x19
  405dec:	bl	402310 <mempcpy@plt>
  405df0:	mov	x1, x0
  405df4:	b	405bc4 <tigetstr@plt+0x36e4>
  405df8:	cmp	x4, #0x0
  405dfc:	mov	x25, x4
  405e00:	mov	x0, x19
  405e04:	cset	w3, ne  // ne = any
  405e08:	b	405b7c <tigetstr@plt+0x369c>
  405e0c:	ldr	x0, [x23]
  405e10:	cmp	x0, x28
  405e14:	b.cs	405bf8 <tigetstr@plt+0x3718>  // b.hs, b.nlast
  405e18:	add	x0, x21, #0x1
  405e1c:	str	x0, [sp, #104]
  405e20:	b	405d34 <tigetstr@plt+0x3854>
  405e24:	mov	x28, #0xffffffffffffffff    	// #-1
  405e28:	b	405d14 <tigetstr@plt+0x3834>
  405e2c:	mov	x1, x0
  405e30:	b	405bc4 <tigetstr@plt+0x36e4>
  405e34:	mov	w0, #0x1                   	// #1
  405e38:	str	w0, [sp, #124]
  405e3c:	b	405cc8 <tigetstr@plt+0x37e8>
  405e40:	str	wzr, [sp, #124]
  405e44:	b	405cc8 <tigetstr@plt+0x37e8>
  405e48:	mov	x0, x28
  405e4c:	mov	x4, #0x0                   	// #0
  405e50:	mov	x28, x21
  405e54:	b	405b1c <tigetstr@plt+0x363c>
  405e58:	ldr	x0, [sp, #112]
  405e5c:	tbnz	w0, #0, 405b04 <tigetstr@plt+0x3624>
  405e60:	mov	x28, #0xffffffffffffffff    	// #-1
  405e64:	b	405bc8 <tigetstr@plt+0x36e8>
  405e68:	mov	w6, #0x20                  	// #32
  405e6c:	b	405aa8 <tigetstr@plt+0x35c8>
  405e70:	stp	x29, x30, [sp, #-32]!
  405e74:	mov	x29, sp
  405e78:	stp	x19, x20, [sp, #16]
  405e7c:	mov	x19, x1
  405e80:	mov	x20, x0
  405e84:	bl	402450 <__errno_location@plt>
  405e88:	mov	x4, x0
  405e8c:	adrp	x0, 41e000 <tigetstr@plt+0x1bb20>
  405e90:	mov	w5, #0x22                  	// #34
  405e94:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  405e98:	mov	x3, x20
  405e9c:	ldr	w0, [x0, #1088]
  405ea0:	mov	x2, x19
  405ea4:	str	w5, [x4]
  405ea8:	add	x1, x1, #0x438
  405eac:	bl	4024a0 <err@plt>
  405eb0:	adrp	x1, 41e000 <tigetstr@plt+0x1bb20>
  405eb4:	str	w0, [x1, #1088]
  405eb8:	ret
  405ebc:	nop
  405ec0:	stp	x29, x30, [sp, #-128]!
  405ec4:	mov	x29, sp
  405ec8:	stp	x19, x20, [sp, #16]
  405ecc:	mov	x20, x0
  405ed0:	stp	x21, x22, [sp, #32]
  405ed4:	mov	x22, x1
  405ed8:	stp	x23, x24, [sp, #48]
  405edc:	mov	x23, x2
  405ee0:	str	xzr, [x1]
  405ee4:	bl	402450 <__errno_location@plt>
  405ee8:	mov	x21, x0
  405eec:	cbz	x20, 406188 <tigetstr@plt+0x3ca8>
  405ef0:	ldrsb	w19, [x20]
  405ef4:	cbz	w19, 406188 <tigetstr@plt+0x3ca8>
  405ef8:	bl	4022c0 <__ctype_b_loc@plt>
  405efc:	mov	x24, x0
  405f00:	ldr	x0, [x0]
  405f04:	ubfiz	x1, x19, #1, #8
  405f08:	ldrh	w1, [x0, x1]
  405f0c:	tbz	w1, #13, 405f28 <tigetstr@plt+0x3a48>
  405f10:	mov	x1, x20
  405f14:	nop
  405f18:	ldrsb	w19, [x1, #1]!
  405f1c:	ubfiz	x2, x19, #1, #8
  405f20:	ldrh	w2, [x0, x2]
  405f24:	tbnz	w2, #13, 405f18 <tigetstr@plt+0x3a38>
  405f28:	cmp	w19, #0x2d
  405f2c:	b.eq	406188 <tigetstr@plt+0x3ca8>  // b.none
  405f30:	stp	x25, x26, [sp, #64]
  405f34:	mov	x0, x20
  405f38:	mov	w3, #0x0                   	// #0
  405f3c:	stp	x27, x28, [sp, #80]
  405f40:	add	x27, sp, #0x78
  405f44:	mov	x1, x27
  405f48:	str	wzr, [x21]
  405f4c:	mov	w2, #0x0                   	// #0
  405f50:	str	xzr, [sp, #120]
  405f54:	bl	4021a0 <__strtoul_internal@plt>
  405f58:	mov	x25, x0
  405f5c:	ldr	x28, [sp, #120]
  405f60:	ldr	w0, [x21]
  405f64:	cmp	x28, x20
  405f68:	b.eq	406178 <tigetstr@plt+0x3c98>  // b.none
  405f6c:	cbnz	w0, 4061a8 <tigetstr@plt+0x3cc8>
  405f70:	cbz	x28, 40621c <tigetstr@plt+0x3d3c>
  405f74:	ldrsb	w0, [x28]
  405f78:	mov	w20, #0x0                   	// #0
  405f7c:	mov	x26, #0x0                   	// #0
  405f80:	cbz	w0, 40621c <tigetstr@plt+0x3d3c>
  405f84:	nop
  405f88:	ldrsb	w0, [x28, #1]
  405f8c:	cmp	w0, #0x69
  405f90:	b.eq	40603c <tigetstr@plt+0x3b5c>  // b.none
  405f94:	and	w1, w0, #0xffffffdf
  405f98:	cmp	w1, #0x42
  405f9c:	b.ne	40620c <tigetstr@plt+0x3d2c>  // b.any
  405fa0:	ldrsb	w0, [x28, #2]
  405fa4:	cbz	w0, 406254 <tigetstr@plt+0x3d74>
  405fa8:	bl	402080 <localeconv@plt>
  405fac:	cbz	x0, 406180 <tigetstr@plt+0x3ca0>
  405fb0:	ldr	x1, [x0]
  405fb4:	cbz	x1, 406180 <tigetstr@plt+0x3ca0>
  405fb8:	mov	x0, x1
  405fbc:	str	x1, [sp, #104]
  405fc0:	bl	401f10 <strlen@plt>
  405fc4:	mov	x19, x0
  405fc8:	cbnz	x26, 406180 <tigetstr@plt+0x3ca0>
  405fcc:	ldrsb	w0, [x28]
  405fd0:	cbz	w0, 406180 <tigetstr@plt+0x3ca0>
  405fd4:	ldr	x1, [sp, #104]
  405fd8:	mov	x2, x19
  405fdc:	mov	x0, x1
  405fe0:	mov	x1, x28
  405fe4:	bl	402130 <strncmp@plt>
  405fe8:	cbnz	w0, 406180 <tigetstr@plt+0x3ca0>
  405fec:	ldrsb	w4, [x28, x19]
  405ff0:	add	x1, x28, x19
  405ff4:	cmp	w4, #0x30
  405ff8:	b.ne	406230 <tigetstr@plt+0x3d50>  // b.any
  405ffc:	add	w0, w20, #0x1
  406000:	mov	x19, x1
  406004:	nop
  406008:	sub	w3, w19, w1
  40600c:	ldrsb	w4, [x19, #1]!
  406010:	add	w20, w3, w0
  406014:	cmp	w4, #0x30
  406018:	b.eq	406008 <tigetstr@plt+0x3b28>  // b.none
  40601c:	ldr	x0, [x24]
  406020:	ldrh	w0, [x0, w4, sxtw #1]
  406024:	tbnz	w0, #11, 4061bc <tigetstr@plt+0x3cdc>
  406028:	mov	x28, x19
  40602c:	str	x19, [sp, #120]
  406030:	ldrsb	w0, [x28, #1]
  406034:	cmp	w0, #0x69
  406038:	b.ne	405f94 <tigetstr@plt+0x3ab4>  // b.any
  40603c:	ldrsb	w0, [x28, #2]
  406040:	and	w0, w0, #0xffffffdf
  406044:	cmp	w0, #0x42
  406048:	b.ne	405fa8 <tigetstr@plt+0x3ac8>  // b.any
  40604c:	ldrsb	w0, [x28, #3]
  406050:	cbnz	w0, 405fa8 <tigetstr@plt+0x3ac8>
  406054:	mov	x19, #0x400                 	// #1024
  406058:	ldrsb	w27, [x28]
  40605c:	adrp	x24, 40b000 <tigetstr@plt+0x8b20>
  406060:	add	x24, x24, #0x448
  406064:	mov	x0, x24
  406068:	mov	w1, w27
  40606c:	bl	402360 <strchr@plt>
  406070:	cbz	x0, 40625c <tigetstr@plt+0x3d7c>
  406074:	sub	x1, x0, x24
  406078:	add	w1, w1, #0x1
  40607c:	cbz	w1, 406278 <tigetstr@plt+0x3d98>
  406080:	umulh	x0, x25, x19
  406084:	cbnz	x0, 406248 <tigetstr@plt+0x3d68>
  406088:	sub	w0, w1, #0x2
  40608c:	b	40609c <tigetstr@plt+0x3bbc>
  406090:	umulh	x2, x25, x19
  406094:	sub	w0, w0, #0x1
  406098:	cbnz	x2, 406248 <tigetstr@plt+0x3d68>
  40609c:	mul	x25, x25, x19
  4060a0:	cmn	w0, #0x1
  4060a4:	b.ne	406090 <tigetstr@plt+0x3bb0>  // b.any
  4060a8:	mov	w0, #0x0                   	// #0
  4060ac:	cbz	x23, 4060b4 <tigetstr@plt+0x3bd4>
  4060b0:	str	w1, [x23]
  4060b4:	cmp	x26, #0x0
  4060b8:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4060bc:	b.eq	406164 <tigetstr@plt+0x3c84>  // b.none
  4060c0:	sub	w1, w1, #0x2
  4060c4:	mov	x5, #0x1                   	// #1
  4060c8:	b	4060d8 <tigetstr@plt+0x3bf8>
  4060cc:	umulh	x2, x5, x19
  4060d0:	sub	w1, w1, #0x1
  4060d4:	cbnz	x2, 4060e4 <tigetstr@plt+0x3c04>
  4060d8:	mul	x5, x5, x19
  4060dc:	cmn	w1, #0x1
  4060e0:	b.ne	4060cc <tigetstr@plt+0x3bec>  // b.any
  4060e4:	cmp	x26, #0xa
  4060e8:	mov	x1, #0xa                   	// #10
  4060ec:	b.ls	406100 <tigetstr@plt+0x3c20>  // b.plast
  4060f0:	add	x1, x1, x1, lsl #2
  4060f4:	cmp	x26, x1, lsl #1
  4060f8:	lsl	x1, x1, #1
  4060fc:	b.hi	4060f0 <tigetstr@plt+0x3c10>  // b.pmore
  406100:	cbz	w20, 40611c <tigetstr@plt+0x3c3c>
  406104:	mov	w2, #0x0                   	// #0
  406108:	add	x1, x1, x1, lsl #2
  40610c:	add	w2, w2, #0x1
  406110:	cmp	w20, w2
  406114:	lsl	x1, x1, #1
  406118:	b.ne	406108 <tigetstr@plt+0x3c28>  // b.any
  40611c:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  406120:	mov	x4, #0x1                   	// #1
  406124:	movk	x8, #0xcccd
  406128:	umulh	x6, x26, x8
  40612c:	add	x7, x4, x4, lsl #2
  406130:	mov	x3, x4
  406134:	cmp	x26, #0x9
  406138:	lsl	x4, x7, #1
  40613c:	lsr	x2, x6, #3
  406140:	add	x2, x2, x2, lsl #2
  406144:	sub	x2, x26, x2, lsl #1
  406148:	lsr	x26, x6, #3
  40614c:	cbz	x2, 406160 <tigetstr@plt+0x3c80>
  406150:	udiv	x3, x1, x3
  406154:	udiv	x2, x3, x2
  406158:	udiv	x2, x5, x2
  40615c:	add	x25, x25, x2
  406160:	b.hi	406128 <tigetstr@plt+0x3c48>  // b.pmore
  406164:	str	x25, [x22]
  406168:	tbnz	w0, #31, 406238 <tigetstr@plt+0x3d58>
  40616c:	ldp	x25, x26, [sp, #64]
  406170:	ldp	x27, x28, [sp, #80]
  406174:	b	406194 <tigetstr@plt+0x3cb4>
  406178:	cbnz	w0, 4061b4 <tigetstr@plt+0x3cd4>
  40617c:	nop
  406180:	ldp	x25, x26, [sp, #64]
  406184:	ldp	x27, x28, [sp, #80]
  406188:	mov	w1, #0x16                  	// #22
  40618c:	mov	w0, #0xffffffea            	// #-22
  406190:	str	w1, [x21]
  406194:	ldp	x19, x20, [sp, #16]
  406198:	ldp	x21, x22, [sp, #32]
  40619c:	ldp	x23, x24, [sp, #48]
  4061a0:	ldp	x29, x30, [sp], #128
  4061a4:	ret
  4061a8:	sub	x1, x25, #0x1
  4061ac:	cmn	x1, #0x3
  4061b0:	b.ls	405f70 <tigetstr@plt+0x3a90>  // b.plast
  4061b4:	neg	w0, w0
  4061b8:	b	406168 <tigetstr@plt+0x3c88>
  4061bc:	str	wzr, [x21]
  4061c0:	mov	x1, x27
  4061c4:	mov	x0, x19
  4061c8:	mov	w3, #0x0                   	// #0
  4061cc:	mov	w2, #0x0                   	// #0
  4061d0:	str	xzr, [sp, #120]
  4061d4:	bl	4021a0 <__strtoul_internal@plt>
  4061d8:	mov	x26, x0
  4061dc:	ldr	x28, [sp, #120]
  4061e0:	ldr	w0, [x21]
  4061e4:	cmp	x28, x19
  4061e8:	b.eq	406178 <tigetstr@plt+0x3c98>  // b.none
  4061ec:	cbz	w0, 406214 <tigetstr@plt+0x3d34>
  4061f0:	sub	x1, x26, #0x1
  4061f4:	cmn	x1, #0x3
  4061f8:	b.hi	4061b4 <tigetstr@plt+0x3cd4>  // b.pmore
  4061fc:	cbz	x28, 406180 <tigetstr@plt+0x3ca0>
  406200:	ldrsb	w0, [x28]
  406204:	cbnz	w0, 405f88 <tigetstr@plt+0x3aa8>
  406208:	b	406180 <tigetstr@plt+0x3ca0>
  40620c:	cbnz	w0, 405fa8 <tigetstr@plt+0x3ac8>
  406210:	b	406054 <tigetstr@plt+0x3b74>
  406214:	cbnz	x26, 4061fc <tigetstr@plt+0x3d1c>
  406218:	b	405f88 <tigetstr@plt+0x3aa8>
  40621c:	mov	w0, #0x0                   	// #0
  406220:	ldp	x27, x28, [sp, #80]
  406224:	str	x25, [x22]
  406228:	ldp	x25, x26, [sp, #64]
  40622c:	b	406194 <tigetstr@plt+0x3cb4>
  406230:	mov	x19, x1
  406234:	b	40601c <tigetstr@plt+0x3b3c>
  406238:	neg	w1, w0
  40623c:	ldp	x25, x26, [sp, #64]
  406240:	ldp	x27, x28, [sp, #80]
  406244:	b	406190 <tigetstr@plt+0x3cb0>
  406248:	mov	w0, #0xffffffde            	// #-34
  40624c:	cbnz	x23, 4060b0 <tigetstr@plt+0x3bd0>
  406250:	b	4060b4 <tigetstr@plt+0x3bd4>
  406254:	mov	x19, #0x3e8                 	// #1000
  406258:	b	406058 <tigetstr@plt+0x3b78>
  40625c:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406260:	add	x24, x1, #0x458
  406264:	mov	x0, x24
  406268:	mov	w1, w27
  40626c:	bl	402360 <strchr@plt>
  406270:	cbnz	x0, 406074 <tigetstr@plt+0x3b94>
  406274:	b	406180 <tigetstr@plt+0x3ca0>
  406278:	mov	w0, #0x0                   	// #0
  40627c:	cbnz	x23, 4060b0 <tigetstr@plt+0x3bd0>
  406280:	ldp	x27, x28, [sp, #80]
  406284:	str	x25, [x22]
  406288:	ldp	x25, x26, [sp, #64]
  40628c:	b	406194 <tigetstr@plt+0x3cb4>
  406290:	mov	x2, #0x0                   	// #0
  406294:	b	405ec0 <tigetstr@plt+0x39e0>
  406298:	stp	x29, x30, [sp, #-48]!
  40629c:	mov	x29, sp
  4062a0:	stp	x21, x22, [sp, #32]
  4062a4:	mov	x22, x1
  4062a8:	cbz	x0, 406308 <tigetstr@plt+0x3e28>
  4062ac:	mov	x21, x0
  4062b0:	stp	x19, x20, [sp, #16]
  4062b4:	mov	x20, x0
  4062b8:	b	4062d4 <tigetstr@plt+0x3df4>
  4062bc:	bl	4022c0 <__ctype_b_loc@plt>
  4062c0:	ubfiz	x19, x19, #1, #8
  4062c4:	ldr	x2, [x0]
  4062c8:	ldrh	w2, [x2, x19]
  4062cc:	tbz	w2, #11, 4062dc <tigetstr@plt+0x3dfc>
  4062d0:	add	x20, x20, #0x1
  4062d4:	ldrsb	w19, [x20]
  4062d8:	cbnz	w19, 4062bc <tigetstr@plt+0x3ddc>
  4062dc:	cbz	x22, 4062e4 <tigetstr@plt+0x3e04>
  4062e0:	str	x20, [x22]
  4062e4:	cmp	x20, x21
  4062e8:	b.ls	406320 <tigetstr@plt+0x3e40>  // b.plast
  4062ec:	ldrsb	w1, [x20]
  4062f0:	mov	w0, #0x1                   	// #1
  4062f4:	ldp	x19, x20, [sp, #16]
  4062f8:	cbnz	w1, 406310 <tigetstr@plt+0x3e30>
  4062fc:	ldp	x21, x22, [sp, #32]
  406300:	ldp	x29, x30, [sp], #48
  406304:	ret
  406308:	cbz	x1, 406310 <tigetstr@plt+0x3e30>
  40630c:	str	xzr, [x1]
  406310:	mov	w0, #0x0                   	// #0
  406314:	ldp	x21, x22, [sp, #32]
  406318:	ldp	x29, x30, [sp], #48
  40631c:	ret
  406320:	mov	w0, #0x0                   	// #0
  406324:	ldp	x19, x20, [sp, #16]
  406328:	b	406314 <tigetstr@plt+0x3e34>
  40632c:	nop
  406330:	stp	x29, x30, [sp, #-48]!
  406334:	mov	x29, sp
  406338:	stp	x21, x22, [sp, #32]
  40633c:	mov	x22, x1
  406340:	cbz	x0, 4063a0 <tigetstr@plt+0x3ec0>
  406344:	mov	x21, x0
  406348:	stp	x19, x20, [sp, #16]
  40634c:	mov	x20, x0
  406350:	b	40636c <tigetstr@plt+0x3e8c>
  406354:	bl	4022c0 <__ctype_b_loc@plt>
  406358:	ubfiz	x19, x19, #1, #8
  40635c:	ldr	x2, [x0]
  406360:	ldrh	w2, [x2, x19]
  406364:	tbz	w2, #12, 406374 <tigetstr@plt+0x3e94>
  406368:	add	x20, x20, #0x1
  40636c:	ldrsb	w19, [x20]
  406370:	cbnz	w19, 406354 <tigetstr@plt+0x3e74>
  406374:	cbz	x22, 40637c <tigetstr@plt+0x3e9c>
  406378:	str	x20, [x22]
  40637c:	cmp	x20, x21
  406380:	b.ls	4063b8 <tigetstr@plt+0x3ed8>  // b.plast
  406384:	ldrsb	w1, [x20]
  406388:	mov	w0, #0x1                   	// #1
  40638c:	ldp	x19, x20, [sp, #16]
  406390:	cbnz	w1, 4063a8 <tigetstr@plt+0x3ec8>
  406394:	ldp	x21, x22, [sp, #32]
  406398:	ldp	x29, x30, [sp], #48
  40639c:	ret
  4063a0:	cbz	x1, 4063a8 <tigetstr@plt+0x3ec8>
  4063a4:	str	xzr, [x1]
  4063a8:	mov	w0, #0x0                   	// #0
  4063ac:	ldp	x21, x22, [sp, #32]
  4063b0:	ldp	x29, x30, [sp], #48
  4063b4:	ret
  4063b8:	mov	w0, #0x0                   	// #0
  4063bc:	ldp	x19, x20, [sp, #16]
  4063c0:	b	4063ac <tigetstr@plt+0x3ecc>
  4063c4:	nop
  4063c8:	stp	x29, x30, [sp, #-128]!
  4063cc:	mov	x29, sp
  4063d0:	stp	x19, x20, [sp, #16]
  4063d4:	mov	x19, x0
  4063d8:	mov	x20, x1
  4063dc:	mov	w0, #0xffffffd0            	// #-48
  4063e0:	add	x1, sp, #0x50
  4063e4:	stp	x21, x22, [sp, #32]
  4063e8:	add	x21, sp, #0x80
  4063ec:	stp	x21, x21, [sp, #48]
  4063f0:	str	x1, [sp, #64]
  4063f4:	stp	w0, wzr, [sp, #72]
  4063f8:	stp	x2, x3, [sp, #80]
  4063fc:	stp	x4, x5, [sp, #96]
  406400:	stp	x6, x7, [sp, #112]
  406404:	b	40644c <tigetstr@plt+0x3f6c>
  406408:	ldr	x1, [x0]
  40640c:	add	x2, x0, #0xf
  406410:	and	x2, x2, #0xfffffffffffffff8
  406414:	str	x2, [sp, #48]
  406418:	cbz	x1, 406498 <tigetstr@plt+0x3fb8>
  40641c:	add	x0, x2, #0xf
  406420:	and	x0, x0, #0xfffffffffffffff8
  406424:	str	x0, [sp, #48]
  406428:	ldr	x22, [x2]
  40642c:	cbz	x22, 406498 <tigetstr@plt+0x3fb8>
  406430:	mov	x0, x19
  406434:	bl	4022a0 <strcmp@plt>
  406438:	cbz	w0, 4064bc <tigetstr@plt+0x3fdc>
  40643c:	mov	x1, x22
  406440:	mov	x0, x19
  406444:	bl	4022a0 <strcmp@plt>
  406448:	cbz	w0, 4064c0 <tigetstr@plt+0x3fe0>
  40644c:	ldr	w3, [sp, #72]
  406450:	ldr	x0, [sp, #48]
  406454:	tbz	w3, #31, 406408 <tigetstr@plt+0x3f28>
  406458:	add	w2, w3, #0x8
  40645c:	str	w2, [sp, #72]
  406460:	cmp	w2, #0x0
  406464:	b.gt	406408 <tigetstr@plt+0x3f28>
  406468:	ldr	x1, [x21, w3, sxtw]
  40646c:	cbz	x1, 406498 <tigetstr@plt+0x3fb8>
  406470:	cbz	w2, 4064d0 <tigetstr@plt+0x3ff0>
  406474:	add	w3, w3, #0x10
  406478:	str	w3, [sp, #72]
  40647c:	cmp	w3, #0x0
  406480:	b.le	4064b4 <tigetstr@plt+0x3fd4>
  406484:	add	x3, x0, #0xf
  406488:	mov	x2, x0
  40648c:	and	x0, x3, #0xfffffffffffffff8
  406490:	str	x0, [sp, #48]
  406494:	b	406428 <tigetstr@plt+0x3f48>
  406498:	adrp	x0, 41e000 <tigetstr@plt+0x1bb20>
  40649c:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4064a0:	mov	x3, x19
  4064a4:	mov	x2, x20
  4064a8:	ldr	w0, [x0, #1088]
  4064ac:	add	x1, x1, #0x438
  4064b0:	bl	4023f0 <errx@plt>
  4064b4:	add	x2, x21, w2, sxtw
  4064b8:	b	406428 <tigetstr@plt+0x3f48>
  4064bc:	mov	w0, #0x1                   	// #1
  4064c0:	ldp	x19, x20, [sp, #16]
  4064c4:	ldp	x21, x22, [sp, #32]
  4064c8:	ldp	x29, x30, [sp], #128
  4064cc:	ret
  4064d0:	mov	x2, x0
  4064d4:	b	40641c <tigetstr@plt+0x3f3c>
  4064d8:	cbz	x1, 406504 <tigetstr@plt+0x4024>
  4064dc:	add	x3, x0, x1
  4064e0:	sxtb	w2, w2
  4064e4:	b	4064f8 <tigetstr@plt+0x4018>
  4064e8:	b.eq	406508 <tigetstr@plt+0x4028>  // b.none
  4064ec:	add	x0, x0, #0x1
  4064f0:	cmp	x3, x0
  4064f4:	b.eq	406504 <tigetstr@plt+0x4024>  // b.none
  4064f8:	ldrsb	w1, [x0]
  4064fc:	cmp	w2, w1
  406500:	cbnz	w1, 4064e8 <tigetstr@plt+0x4008>
  406504:	mov	x0, #0x0                   	// #0
  406508:	ret
  40650c:	nop
  406510:	stp	x29, x30, [sp, #-64]!
  406514:	mov	x29, sp
  406518:	stp	x19, x20, [sp, #16]
  40651c:	mov	x19, x0
  406520:	stp	x21, x22, [sp, #32]
  406524:	mov	x21, x1
  406528:	adrp	x22, 41e000 <tigetstr@plt+0x1bb20>
  40652c:	str	xzr, [sp, #56]
  406530:	bl	402450 <__errno_location@plt>
  406534:	str	wzr, [x0]
  406538:	cbz	x19, 40654c <tigetstr@plt+0x406c>
  40653c:	mov	x20, x0
  406540:	ldrsb	w0, [x19]
  406544:	adrp	x22, 41e000 <tigetstr@plt+0x1bb20>
  406548:	cbnz	w0, 406564 <tigetstr@plt+0x4084>
  40654c:	ldr	w0, [x22, #1088]
  406550:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406554:	mov	x3, x19
  406558:	mov	x2, x21
  40655c:	add	x1, x1, #0x438
  406560:	bl	4023f0 <errx@plt>
  406564:	add	x1, sp, #0x38
  406568:	mov	x0, x19
  40656c:	mov	w3, #0x0                   	// #0
  406570:	mov	w2, #0xa                   	// #10
  406574:	bl	4021a0 <__strtoul_internal@plt>
  406578:	ldr	w1, [x20]
  40657c:	cbnz	w1, 4065c0 <tigetstr@plt+0x40e0>
  406580:	ldr	x1, [sp, #56]
  406584:	cmp	x19, x1
  406588:	b.eq	40654c <tigetstr@plt+0x406c>  // b.none
  40658c:	cbz	x1, 406598 <tigetstr@plt+0x40b8>
  406590:	ldrsb	w1, [x1]
  406594:	cbnz	w1, 40654c <tigetstr@plt+0x406c>
  406598:	mov	x1, #0xffffffff            	// #4294967295
  40659c:	cmp	x0, x1
  4065a0:	b.hi	4065e0 <tigetstr@plt+0x4100>  // b.pmore
  4065a4:	mov	x1, #0xffff                	// #65535
  4065a8:	cmp	x0, x1
  4065ac:	b.hi	4065ec <tigetstr@plt+0x410c>  // b.pmore
  4065b0:	ldp	x19, x20, [sp, #16]
  4065b4:	ldp	x21, x22, [sp, #32]
  4065b8:	ldp	x29, x30, [sp], #64
  4065bc:	ret
  4065c0:	ldr	w0, [x22, #1088]
  4065c4:	cmp	w1, #0x22
  4065c8:	b.ne	40654c <tigetstr@plt+0x406c>  // b.any
  4065cc:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4065d0:	mov	x3, x19
  4065d4:	mov	x2, x21
  4065d8:	add	x1, x1, #0x438
  4065dc:	bl	4024a0 <err@plt>
  4065e0:	mov	x1, x21
  4065e4:	mov	x0, x19
  4065e8:	bl	405e70 <tigetstr@plt+0x3990>
  4065ec:	mov	x1, x21
  4065f0:	mov	x0, x19
  4065f4:	bl	405e70 <tigetstr@plt+0x3990>
  4065f8:	stp	x29, x30, [sp, #-64]!
  4065fc:	mov	x29, sp
  406600:	stp	x19, x20, [sp, #16]
  406604:	mov	x19, x0
  406608:	stp	x21, x22, [sp, #32]
  40660c:	mov	x21, x1
  406610:	adrp	x22, 41e000 <tigetstr@plt+0x1bb20>
  406614:	str	xzr, [sp, #56]
  406618:	bl	402450 <__errno_location@plt>
  40661c:	str	wzr, [x0]
  406620:	cbz	x19, 406634 <tigetstr@plt+0x4154>
  406624:	mov	x20, x0
  406628:	ldrsb	w0, [x19]
  40662c:	adrp	x22, 41e000 <tigetstr@plt+0x1bb20>
  406630:	cbnz	w0, 40664c <tigetstr@plt+0x416c>
  406634:	ldr	w0, [x22, #1088]
  406638:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40663c:	mov	x3, x19
  406640:	mov	x2, x21
  406644:	add	x1, x1, #0x438
  406648:	bl	4023f0 <errx@plt>
  40664c:	add	x1, sp, #0x38
  406650:	mov	x0, x19
  406654:	mov	w3, #0x0                   	// #0
  406658:	mov	w2, #0x10                  	// #16
  40665c:	bl	4021a0 <__strtoul_internal@plt>
  406660:	ldr	w1, [x20]
  406664:	cbnz	w1, 4066a8 <tigetstr@plt+0x41c8>
  406668:	ldr	x1, [sp, #56]
  40666c:	cmp	x19, x1
  406670:	b.eq	406634 <tigetstr@plt+0x4154>  // b.none
  406674:	cbz	x1, 406680 <tigetstr@plt+0x41a0>
  406678:	ldrsb	w1, [x1]
  40667c:	cbnz	w1, 406634 <tigetstr@plt+0x4154>
  406680:	mov	x1, #0xffffffff            	// #4294967295
  406684:	cmp	x0, x1
  406688:	b.hi	4066c8 <tigetstr@plt+0x41e8>  // b.pmore
  40668c:	mov	x1, #0xffff                	// #65535
  406690:	cmp	x0, x1
  406694:	b.hi	4066d4 <tigetstr@plt+0x41f4>  // b.pmore
  406698:	ldp	x19, x20, [sp, #16]
  40669c:	ldp	x21, x22, [sp, #32]
  4066a0:	ldp	x29, x30, [sp], #64
  4066a4:	ret
  4066a8:	ldr	w0, [x22, #1088]
  4066ac:	cmp	w1, #0x22
  4066b0:	b.ne	406634 <tigetstr@plt+0x4154>  // b.any
  4066b4:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4066b8:	mov	x3, x19
  4066bc:	mov	x2, x21
  4066c0:	add	x1, x1, #0x438
  4066c4:	bl	4024a0 <err@plt>
  4066c8:	mov	x1, x21
  4066cc:	mov	x0, x19
  4066d0:	bl	405e70 <tigetstr@plt+0x3990>
  4066d4:	mov	x1, x21
  4066d8:	mov	x0, x19
  4066dc:	bl	405e70 <tigetstr@plt+0x3990>
  4066e0:	stp	x29, x30, [sp, #-64]!
  4066e4:	mov	x29, sp
  4066e8:	stp	x19, x20, [sp, #16]
  4066ec:	mov	x19, x0
  4066f0:	stp	x21, x22, [sp, #32]
  4066f4:	mov	x21, x1
  4066f8:	adrp	x22, 41e000 <tigetstr@plt+0x1bb20>
  4066fc:	str	xzr, [sp, #56]
  406700:	bl	402450 <__errno_location@plt>
  406704:	str	wzr, [x0]
  406708:	cbz	x19, 40671c <tigetstr@plt+0x423c>
  40670c:	mov	x20, x0
  406710:	ldrsb	w0, [x19]
  406714:	adrp	x22, 41e000 <tigetstr@plt+0x1bb20>
  406718:	cbnz	w0, 406734 <tigetstr@plt+0x4254>
  40671c:	ldr	w0, [x22, #1088]
  406720:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406724:	mov	x3, x19
  406728:	mov	x2, x21
  40672c:	add	x1, x1, #0x438
  406730:	bl	4023f0 <errx@plt>
  406734:	add	x1, sp, #0x38
  406738:	mov	x0, x19
  40673c:	mov	w3, #0x0                   	// #0
  406740:	mov	w2, #0xa                   	// #10
  406744:	bl	4021a0 <__strtoul_internal@plt>
  406748:	ldr	w1, [x20]
  40674c:	cbnz	w1, 406784 <tigetstr@plt+0x42a4>
  406750:	ldr	x1, [sp, #56]
  406754:	cmp	x19, x1
  406758:	b.eq	40671c <tigetstr@plt+0x423c>  // b.none
  40675c:	cbz	x1, 406768 <tigetstr@plt+0x4288>
  406760:	ldrsb	w1, [x1]
  406764:	cbnz	w1, 40671c <tigetstr@plt+0x423c>
  406768:	mov	x1, #0xffffffff            	// #4294967295
  40676c:	cmp	x0, x1
  406770:	b.hi	4067a4 <tigetstr@plt+0x42c4>  // b.pmore
  406774:	ldp	x19, x20, [sp, #16]
  406778:	ldp	x21, x22, [sp, #32]
  40677c:	ldp	x29, x30, [sp], #64
  406780:	ret
  406784:	ldr	w0, [x22, #1088]
  406788:	cmp	w1, #0x22
  40678c:	b.ne	40671c <tigetstr@plt+0x423c>  // b.any
  406790:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406794:	mov	x3, x19
  406798:	mov	x2, x21
  40679c:	add	x1, x1, #0x438
  4067a0:	bl	4024a0 <err@plt>
  4067a4:	mov	x1, x21
  4067a8:	mov	x0, x19
  4067ac:	bl	405e70 <tigetstr@plt+0x3990>
  4067b0:	stp	x29, x30, [sp, #-64]!
  4067b4:	mov	x29, sp
  4067b8:	stp	x19, x20, [sp, #16]
  4067bc:	mov	x19, x0
  4067c0:	stp	x21, x22, [sp, #32]
  4067c4:	mov	x21, x1
  4067c8:	adrp	x22, 41e000 <tigetstr@plt+0x1bb20>
  4067cc:	str	xzr, [sp, #56]
  4067d0:	bl	402450 <__errno_location@plt>
  4067d4:	str	wzr, [x0]
  4067d8:	cbz	x19, 4067ec <tigetstr@plt+0x430c>
  4067dc:	mov	x20, x0
  4067e0:	ldrsb	w0, [x19]
  4067e4:	adrp	x22, 41e000 <tigetstr@plt+0x1bb20>
  4067e8:	cbnz	w0, 406804 <tigetstr@plt+0x4324>
  4067ec:	ldr	w0, [x22, #1088]
  4067f0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4067f4:	mov	x3, x19
  4067f8:	mov	x2, x21
  4067fc:	add	x1, x1, #0x438
  406800:	bl	4023f0 <errx@plt>
  406804:	add	x1, sp, #0x38
  406808:	mov	x0, x19
  40680c:	mov	w3, #0x0                   	// #0
  406810:	mov	w2, #0x10                  	// #16
  406814:	bl	4021a0 <__strtoul_internal@plt>
  406818:	ldr	w1, [x20]
  40681c:	cbnz	w1, 406854 <tigetstr@plt+0x4374>
  406820:	ldr	x1, [sp, #56]
  406824:	cmp	x19, x1
  406828:	b.eq	4067ec <tigetstr@plt+0x430c>  // b.none
  40682c:	cbz	x1, 406838 <tigetstr@plt+0x4358>
  406830:	ldrsb	w1, [x1]
  406834:	cbnz	w1, 4067ec <tigetstr@plt+0x430c>
  406838:	mov	x1, #0xffffffff            	// #4294967295
  40683c:	cmp	x0, x1
  406840:	b.hi	406874 <tigetstr@plt+0x4394>  // b.pmore
  406844:	ldp	x19, x20, [sp, #16]
  406848:	ldp	x21, x22, [sp, #32]
  40684c:	ldp	x29, x30, [sp], #64
  406850:	ret
  406854:	ldr	w0, [x22, #1088]
  406858:	cmp	w1, #0x22
  40685c:	b.ne	4067ec <tigetstr@plt+0x430c>  // b.any
  406860:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406864:	mov	x3, x19
  406868:	mov	x2, x21
  40686c:	add	x1, x1, #0x438
  406870:	bl	4024a0 <err@plt>
  406874:	mov	x1, x21
  406878:	mov	x0, x19
  40687c:	bl	405e70 <tigetstr@plt+0x3990>
  406880:	stp	x29, x30, [sp, #-64]!
  406884:	mov	x29, sp
  406888:	stp	x19, x20, [sp, #16]
  40688c:	mov	x19, x0
  406890:	stp	x21, x22, [sp, #32]
  406894:	mov	x21, x1
  406898:	adrp	x22, 41e000 <tigetstr@plt+0x1bb20>
  40689c:	str	xzr, [sp, #56]
  4068a0:	bl	402450 <__errno_location@plt>
  4068a4:	str	wzr, [x0]
  4068a8:	cbz	x19, 4068bc <tigetstr@plt+0x43dc>
  4068ac:	mov	x20, x0
  4068b0:	ldrsb	w0, [x19]
  4068b4:	adrp	x22, 41e000 <tigetstr@plt+0x1bb20>
  4068b8:	cbnz	w0, 4068d4 <tigetstr@plt+0x43f4>
  4068bc:	ldr	w0, [x22, #1088]
  4068c0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4068c4:	mov	x3, x19
  4068c8:	mov	x2, x21
  4068cc:	add	x1, x1, #0x438
  4068d0:	bl	4023f0 <errx@plt>
  4068d4:	add	x1, sp, #0x38
  4068d8:	mov	x0, x19
  4068dc:	mov	w3, #0x0                   	// #0
  4068e0:	mov	w2, #0xa                   	// #10
  4068e4:	bl	402120 <__strtol_internal@plt>
  4068e8:	ldr	w1, [x20]
  4068ec:	cbnz	w1, 406918 <tigetstr@plt+0x4438>
  4068f0:	ldr	x1, [sp, #56]
  4068f4:	cmp	x1, x19
  4068f8:	b.eq	4068bc <tigetstr@plt+0x43dc>  // b.none
  4068fc:	cbz	x1, 406908 <tigetstr@plt+0x4428>
  406900:	ldrsb	w1, [x1]
  406904:	cbnz	w1, 4068bc <tigetstr@plt+0x43dc>
  406908:	ldp	x19, x20, [sp, #16]
  40690c:	ldp	x21, x22, [sp, #32]
  406910:	ldp	x29, x30, [sp], #64
  406914:	ret
  406918:	ldr	w0, [x22, #1088]
  40691c:	cmp	w1, #0x22
  406920:	b.ne	4068bc <tigetstr@plt+0x43dc>  // b.any
  406924:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406928:	mov	x3, x19
  40692c:	mov	x2, x21
  406930:	add	x1, x1, #0x438
  406934:	bl	4024a0 <err@plt>
  406938:	stp	x29, x30, [sp, #-32]!
  40693c:	mov	x29, sp
  406940:	stp	x19, x20, [sp, #16]
  406944:	mov	x19, x1
  406948:	mov	x20, x0
  40694c:	bl	406880 <tigetstr@plt+0x43a0>
  406950:	mov	x2, #0x80000000            	// #2147483648
  406954:	add	x2, x0, x2
  406958:	mov	x1, #0xffffffff            	// #4294967295
  40695c:	cmp	x2, x1
  406960:	b.hi	406970 <tigetstr@plt+0x4490>  // b.pmore
  406964:	ldp	x19, x20, [sp, #16]
  406968:	ldp	x29, x30, [sp], #32
  40696c:	ret
  406970:	bl	402450 <__errno_location@plt>
  406974:	mov	x4, x0
  406978:	adrp	x0, 41e000 <tigetstr@plt+0x1bb20>
  40697c:	mov	w5, #0x22                  	// #34
  406980:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406984:	mov	x3, x20
  406988:	ldr	w0, [x0, #1088]
  40698c:	mov	x2, x19
  406990:	str	w5, [x4]
  406994:	add	x1, x1, #0x438
  406998:	bl	4024a0 <err@plt>
  40699c:	nop
  4069a0:	stp	x29, x30, [sp, #-32]!
  4069a4:	mov	x29, sp
  4069a8:	stp	x19, x20, [sp, #16]
  4069ac:	mov	x19, x1
  4069b0:	mov	x20, x0
  4069b4:	bl	406938 <tigetstr@plt+0x4458>
  4069b8:	add	w2, w0, #0x8, lsl #12
  4069bc:	mov	w1, #0xffff                	// #65535
  4069c0:	cmp	w2, w1
  4069c4:	b.hi	4069d4 <tigetstr@plt+0x44f4>  // b.pmore
  4069c8:	ldp	x19, x20, [sp, #16]
  4069cc:	ldp	x29, x30, [sp], #32
  4069d0:	ret
  4069d4:	bl	402450 <__errno_location@plt>
  4069d8:	mov	x4, x0
  4069dc:	adrp	x0, 41e000 <tigetstr@plt+0x1bb20>
  4069e0:	mov	w5, #0x22                  	// #34
  4069e4:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4069e8:	mov	x3, x20
  4069ec:	ldr	w0, [x0, #1088]
  4069f0:	mov	x2, x19
  4069f4:	str	w5, [x4]
  4069f8:	add	x1, x1, #0x438
  4069fc:	bl	4024a0 <err@plt>
  406a00:	stp	x29, x30, [sp, #-64]!
  406a04:	mov	x29, sp
  406a08:	stp	x19, x20, [sp, #16]
  406a0c:	mov	x19, x0
  406a10:	stp	x21, x22, [sp, #32]
  406a14:	mov	x21, x1
  406a18:	adrp	x22, 41e000 <tigetstr@plt+0x1bb20>
  406a1c:	str	xzr, [sp, #56]
  406a20:	bl	402450 <__errno_location@plt>
  406a24:	str	wzr, [x0]
  406a28:	cbz	x19, 406a3c <tigetstr@plt+0x455c>
  406a2c:	mov	x20, x0
  406a30:	ldrsb	w0, [x19]
  406a34:	adrp	x22, 41e000 <tigetstr@plt+0x1bb20>
  406a38:	cbnz	w0, 406a54 <tigetstr@plt+0x4574>
  406a3c:	ldr	w0, [x22, #1088]
  406a40:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406a44:	mov	x3, x19
  406a48:	mov	x2, x21
  406a4c:	add	x1, x1, #0x438
  406a50:	bl	4023f0 <errx@plt>
  406a54:	add	x1, sp, #0x38
  406a58:	mov	x0, x19
  406a5c:	mov	w3, #0x0                   	// #0
  406a60:	mov	w2, #0xa                   	// #10
  406a64:	bl	4021a0 <__strtoul_internal@plt>
  406a68:	ldr	w1, [x20]
  406a6c:	cbnz	w1, 406a98 <tigetstr@plt+0x45b8>
  406a70:	ldr	x1, [sp, #56]
  406a74:	cmp	x19, x1
  406a78:	b.eq	406a3c <tigetstr@plt+0x455c>  // b.none
  406a7c:	cbz	x1, 406a88 <tigetstr@plt+0x45a8>
  406a80:	ldrsb	w1, [x1]
  406a84:	cbnz	w1, 406a3c <tigetstr@plt+0x455c>
  406a88:	ldp	x19, x20, [sp, #16]
  406a8c:	ldp	x21, x22, [sp, #32]
  406a90:	ldp	x29, x30, [sp], #64
  406a94:	ret
  406a98:	ldr	w0, [x22, #1088]
  406a9c:	cmp	w1, #0x22
  406aa0:	b.ne	406a3c <tigetstr@plt+0x455c>  // b.any
  406aa4:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406aa8:	mov	x3, x19
  406aac:	mov	x2, x21
  406ab0:	add	x1, x1, #0x438
  406ab4:	bl	4024a0 <err@plt>
  406ab8:	stp	x29, x30, [sp, #-64]!
  406abc:	mov	x29, sp
  406ac0:	stp	x19, x20, [sp, #16]
  406ac4:	mov	x19, x0
  406ac8:	stp	x21, x22, [sp, #32]
  406acc:	mov	x21, x1
  406ad0:	adrp	x22, 41e000 <tigetstr@plt+0x1bb20>
  406ad4:	str	xzr, [sp, #56]
  406ad8:	bl	402450 <__errno_location@plt>
  406adc:	str	wzr, [x0]
  406ae0:	cbz	x19, 406af4 <tigetstr@plt+0x4614>
  406ae4:	mov	x20, x0
  406ae8:	ldrsb	w0, [x19]
  406aec:	adrp	x22, 41e000 <tigetstr@plt+0x1bb20>
  406af0:	cbnz	w0, 406b0c <tigetstr@plt+0x462c>
  406af4:	ldr	w0, [x22, #1088]
  406af8:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406afc:	mov	x3, x19
  406b00:	mov	x2, x21
  406b04:	add	x1, x1, #0x438
  406b08:	bl	4023f0 <errx@plt>
  406b0c:	add	x1, sp, #0x38
  406b10:	mov	x0, x19
  406b14:	mov	w3, #0x0                   	// #0
  406b18:	mov	w2, #0x10                  	// #16
  406b1c:	bl	4021a0 <__strtoul_internal@plt>
  406b20:	ldr	w1, [x20]
  406b24:	cbnz	w1, 406b50 <tigetstr@plt+0x4670>
  406b28:	ldr	x1, [sp, #56]
  406b2c:	cmp	x19, x1
  406b30:	b.eq	406af4 <tigetstr@plt+0x4614>  // b.none
  406b34:	cbz	x1, 406b40 <tigetstr@plt+0x4660>
  406b38:	ldrsb	w1, [x1]
  406b3c:	cbnz	w1, 406af4 <tigetstr@plt+0x4614>
  406b40:	ldp	x19, x20, [sp, #16]
  406b44:	ldp	x21, x22, [sp, #32]
  406b48:	ldp	x29, x30, [sp], #64
  406b4c:	ret
  406b50:	ldr	w0, [x22, #1088]
  406b54:	cmp	w1, #0x22
  406b58:	b.ne	406af4 <tigetstr@plt+0x4614>  // b.any
  406b5c:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406b60:	mov	x3, x19
  406b64:	mov	x2, x21
  406b68:	add	x1, x1, #0x438
  406b6c:	bl	4024a0 <err@plt>
  406b70:	stp	x29, x30, [sp, #-64]!
  406b74:	mov	x29, sp
  406b78:	stp	x19, x20, [sp, #16]
  406b7c:	mov	x19, x0
  406b80:	stp	x21, x22, [sp, #32]
  406b84:	mov	x21, x1
  406b88:	adrp	x22, 41e000 <tigetstr@plt+0x1bb20>
  406b8c:	str	xzr, [sp, #56]
  406b90:	bl	402450 <__errno_location@plt>
  406b94:	str	wzr, [x0]
  406b98:	cbz	x19, 406bac <tigetstr@plt+0x46cc>
  406b9c:	mov	x20, x0
  406ba0:	ldrsb	w0, [x19]
  406ba4:	adrp	x22, 41e000 <tigetstr@plt+0x1bb20>
  406ba8:	cbnz	w0, 406bc4 <tigetstr@plt+0x46e4>
  406bac:	ldr	w0, [x22, #1088]
  406bb0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406bb4:	mov	x3, x19
  406bb8:	mov	x2, x21
  406bbc:	add	x1, x1, #0x438
  406bc0:	bl	4023f0 <errx@plt>
  406bc4:	mov	x0, x19
  406bc8:	add	x1, sp, #0x38
  406bcc:	bl	401f90 <strtod@plt>
  406bd0:	ldr	w0, [x20]
  406bd4:	cbnz	w0, 406c00 <tigetstr@plt+0x4720>
  406bd8:	ldr	x0, [sp, #56]
  406bdc:	cmp	x0, x19
  406be0:	b.eq	406bac <tigetstr@plt+0x46cc>  // b.none
  406be4:	cbz	x0, 406bf0 <tigetstr@plt+0x4710>
  406be8:	ldrsb	w0, [x0]
  406bec:	cbnz	w0, 406bac <tigetstr@plt+0x46cc>
  406bf0:	ldp	x19, x20, [sp, #16]
  406bf4:	ldp	x21, x22, [sp, #32]
  406bf8:	ldp	x29, x30, [sp], #64
  406bfc:	ret
  406c00:	cmp	w0, #0x22
  406c04:	ldr	w0, [x22, #1088]
  406c08:	b.ne	406bac <tigetstr@plt+0x46cc>  // b.any
  406c0c:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406c10:	mov	x3, x19
  406c14:	mov	x2, x21
  406c18:	add	x1, x1, #0x438
  406c1c:	bl	4024a0 <err@plt>
  406c20:	stp	x29, x30, [sp, #-64]!
  406c24:	mov	x29, sp
  406c28:	stp	x19, x20, [sp, #16]
  406c2c:	mov	x19, x0
  406c30:	stp	x21, x22, [sp, #32]
  406c34:	mov	x21, x1
  406c38:	adrp	x22, 41e000 <tigetstr@plt+0x1bb20>
  406c3c:	str	xzr, [sp, #56]
  406c40:	bl	402450 <__errno_location@plt>
  406c44:	str	wzr, [x0]
  406c48:	cbz	x19, 406c5c <tigetstr@plt+0x477c>
  406c4c:	mov	x20, x0
  406c50:	ldrsb	w0, [x19]
  406c54:	adrp	x22, 41e000 <tigetstr@plt+0x1bb20>
  406c58:	cbnz	w0, 406c74 <tigetstr@plt+0x4794>
  406c5c:	ldr	w0, [x22, #1088]
  406c60:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406c64:	mov	x3, x19
  406c68:	mov	x2, x21
  406c6c:	add	x1, x1, #0x438
  406c70:	bl	4023f0 <errx@plt>
  406c74:	add	x1, sp, #0x38
  406c78:	mov	x0, x19
  406c7c:	mov	w2, #0xa                   	// #10
  406c80:	bl	4022d0 <strtol@plt>
  406c84:	ldr	w1, [x20]
  406c88:	cbnz	w1, 406cb4 <tigetstr@plt+0x47d4>
  406c8c:	ldr	x1, [sp, #56]
  406c90:	cmp	x1, x19
  406c94:	b.eq	406c5c <tigetstr@plt+0x477c>  // b.none
  406c98:	cbz	x1, 406ca4 <tigetstr@plt+0x47c4>
  406c9c:	ldrsb	w1, [x1]
  406ca0:	cbnz	w1, 406c5c <tigetstr@plt+0x477c>
  406ca4:	ldp	x19, x20, [sp, #16]
  406ca8:	ldp	x21, x22, [sp, #32]
  406cac:	ldp	x29, x30, [sp], #64
  406cb0:	ret
  406cb4:	ldr	w0, [x22, #1088]
  406cb8:	cmp	w1, #0x22
  406cbc:	b.ne	406c5c <tigetstr@plt+0x477c>  // b.any
  406cc0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406cc4:	mov	x3, x19
  406cc8:	mov	x2, x21
  406ccc:	add	x1, x1, #0x438
  406cd0:	bl	4024a0 <err@plt>
  406cd4:	nop
  406cd8:	stp	x29, x30, [sp, #-64]!
  406cdc:	mov	x29, sp
  406ce0:	stp	x19, x20, [sp, #16]
  406ce4:	mov	x19, x0
  406ce8:	stp	x21, x22, [sp, #32]
  406cec:	mov	x21, x1
  406cf0:	adrp	x22, 41e000 <tigetstr@plt+0x1bb20>
  406cf4:	str	xzr, [sp, #56]
  406cf8:	bl	402450 <__errno_location@plt>
  406cfc:	str	wzr, [x0]
  406d00:	cbz	x19, 406d14 <tigetstr@plt+0x4834>
  406d04:	mov	x20, x0
  406d08:	ldrsb	w0, [x19]
  406d0c:	adrp	x22, 41e000 <tigetstr@plt+0x1bb20>
  406d10:	cbnz	w0, 406d2c <tigetstr@plt+0x484c>
  406d14:	ldr	w0, [x22, #1088]
  406d18:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406d1c:	mov	x3, x19
  406d20:	mov	x2, x21
  406d24:	add	x1, x1, #0x438
  406d28:	bl	4023f0 <errx@plt>
  406d2c:	add	x1, sp, #0x38
  406d30:	mov	x0, x19
  406d34:	mov	w2, #0xa                   	// #10
  406d38:	bl	401f00 <strtoul@plt>
  406d3c:	ldr	w1, [x20]
  406d40:	cbnz	w1, 406d6c <tigetstr@plt+0x488c>
  406d44:	ldr	x1, [sp, #56]
  406d48:	cmp	x1, x19
  406d4c:	b.eq	406d14 <tigetstr@plt+0x4834>  // b.none
  406d50:	cbz	x1, 406d5c <tigetstr@plt+0x487c>
  406d54:	ldrsb	w1, [x1]
  406d58:	cbnz	w1, 406d14 <tigetstr@plt+0x4834>
  406d5c:	ldp	x19, x20, [sp, #16]
  406d60:	ldp	x21, x22, [sp, #32]
  406d64:	ldp	x29, x30, [sp], #64
  406d68:	ret
  406d6c:	ldr	w0, [x22, #1088]
  406d70:	cmp	w1, #0x22
  406d74:	b.ne	406d14 <tigetstr@plt+0x4834>  // b.any
  406d78:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406d7c:	mov	x3, x19
  406d80:	mov	x2, x21
  406d84:	add	x1, x1, #0x438
  406d88:	bl	4024a0 <err@plt>
  406d8c:	nop
  406d90:	stp	x29, x30, [sp, #-48]!
  406d94:	mov	x29, sp
  406d98:	stp	x19, x20, [sp, #16]
  406d9c:	mov	x19, x1
  406da0:	mov	x20, x0
  406da4:	add	x1, sp, #0x28
  406da8:	bl	406290 <tigetstr@plt+0x3db0>
  406dac:	cbz	w0, 406de4 <tigetstr@plt+0x4904>
  406db0:	bl	402450 <__errno_location@plt>
  406db4:	ldr	w1, [x0]
  406db8:	adrp	x2, 41e000 <tigetstr@plt+0x1bb20>
  406dbc:	mov	x3, x20
  406dc0:	ldr	w0, [x2, #1088]
  406dc4:	mov	x2, x19
  406dc8:	cbz	w1, 406dd8 <tigetstr@plt+0x48f8>
  406dcc:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406dd0:	add	x1, x1, #0x438
  406dd4:	bl	4024a0 <err@plt>
  406dd8:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  406ddc:	add	x1, x1, #0x438
  406de0:	bl	4023f0 <errx@plt>
  406de4:	ldp	x19, x20, [sp, #16]
  406de8:	ldr	x0, [sp, #40]
  406dec:	ldp	x29, x30, [sp], #48
  406df0:	ret
  406df4:	nop
  406df8:	stp	x29, x30, [sp, #-32]!
  406dfc:	mov	x29, sp
  406e00:	str	x19, [sp, #16]
  406e04:	mov	x19, x1
  406e08:	mov	x1, x2
  406e0c:	bl	406b70 <tigetstr@plt+0x4690>
  406e10:	fcvtzs	d2, d0
  406e14:	mov	x0, #0x848000000000        	// #145685290680320
  406e18:	movk	x0, #0x412e, lsl #48
  406e1c:	fmov	d1, x0
  406e20:	scvtf	d3, d2
  406e24:	fsub	d0, d0, d3
  406e28:	fmul	d0, d0, d1
  406e2c:	fcvtzs	d0, d0
  406e30:	stp	d2, d0, [x19]
  406e34:	ldr	x19, [sp, #16]
  406e38:	ldp	x29, x30, [sp], #32
  406e3c:	ret
  406e40:	mov	w2, w0
  406e44:	mov	x0, x1
  406e48:	and	w1, w2, #0xf000
  406e4c:	add	x14, x0, #0x1
  406e50:	cmp	w1, #0x4, lsl #12
  406e54:	add	x13, x0, #0x2
  406e58:	add	x12, x0, #0x3
  406e5c:	add	x11, x0, #0x4
  406e60:	add	x10, x0, #0x5
  406e64:	add	x9, x0, #0x6
  406e68:	add	x8, x0, #0x7
  406e6c:	add	x7, x0, #0x8
  406e70:	add	x6, x0, #0x9
  406e74:	b.eq	406fe0 <tigetstr@plt+0x4b00>  // b.none
  406e78:	cmp	w1, #0xa, lsl #12
  406e7c:	b.eq	406ed4 <tigetstr@plt+0x49f4>  // b.none
  406e80:	cmp	w1, #0x2, lsl #12
  406e84:	b.eq	407000 <tigetstr@plt+0x4b20>  // b.none
  406e88:	cmp	w1, #0x6, lsl #12
  406e8c:	b.eq	406ff0 <tigetstr@plt+0x4b10>  // b.none
  406e90:	cmp	w1, #0xc, lsl #12
  406e94:	b.eq	407010 <tigetstr@plt+0x4b30>  // b.none
  406e98:	cmp	w1, #0x1, lsl #12
  406e9c:	b.eq	407020 <tigetstr@plt+0x4b40>  // b.none
  406ea0:	cmp	w1, #0x8, lsl #12
  406ea4:	b.eq	407030 <tigetstr@plt+0x4b50>  // b.none
  406ea8:	mov	x4, x6
  406eac:	mov	x6, x7
  406eb0:	mov	x7, x8
  406eb4:	mov	x8, x9
  406eb8:	mov	x9, x10
  406ebc:	mov	x10, x11
  406ec0:	mov	x11, x12
  406ec4:	mov	x12, x13
  406ec8:	mov	x13, x14
  406ecc:	mov	x14, x0
  406ed0:	b	406ee0 <tigetstr@plt+0x4a00>
  406ed4:	mov	x4, x0
  406ed8:	mov	w1, #0x6c                  	// #108
  406edc:	strb	w1, [x4], #10
  406ee0:	tst	x2, #0x100
  406ee4:	mov	w5, #0x2d                  	// #45
  406ee8:	mov	w3, #0x72                  	// #114
  406eec:	csel	w3, w3, w5, ne  // ne = any
  406ef0:	tst	x2, #0x80
  406ef4:	strb	w3, [x14]
  406ef8:	mov	w3, #0x77                  	// #119
  406efc:	csel	w3, w3, w5, ne  // ne = any
  406f00:	strb	w3, [x13]
  406f04:	and	w1, w2, #0x40
  406f08:	tbz	w2, #11, 406fa8 <tigetstr@plt+0x4ac8>
  406f0c:	cmp	w1, #0x0
  406f10:	mov	w3, #0x53                  	// #83
  406f14:	mov	w1, #0x73                  	// #115
  406f18:	csel	w1, w1, w3, ne  // ne = any
  406f1c:	tst	x2, #0x20
  406f20:	strb	w1, [x12]
  406f24:	mov	w5, #0x2d                  	// #45
  406f28:	mov	w3, #0x72                  	// #114
  406f2c:	csel	w3, w3, w5, ne  // ne = any
  406f30:	tst	x2, #0x10
  406f34:	strb	w3, [x11]
  406f38:	mov	w3, #0x77                  	// #119
  406f3c:	csel	w3, w3, w5, ne  // ne = any
  406f40:	strb	w3, [x10]
  406f44:	and	w1, w2, #0x8
  406f48:	tbz	w2, #10, 406fd0 <tigetstr@plt+0x4af0>
  406f4c:	cmp	w1, #0x0
  406f50:	mov	w3, #0x53                  	// #83
  406f54:	mov	w1, #0x73                  	// #115
  406f58:	csel	w1, w1, w3, ne  // ne = any
  406f5c:	tst	x2, #0x4
  406f60:	strb	w1, [x9]
  406f64:	mov	w5, #0x2d                  	// #45
  406f68:	mov	w3, #0x72                  	// #114
  406f6c:	csel	w3, w3, w5, ne  // ne = any
  406f70:	tst	x2, #0x2
  406f74:	strb	w3, [x8]
  406f78:	mov	w3, #0x77                  	// #119
  406f7c:	csel	w3, w3, w5, ne  // ne = any
  406f80:	strb	w3, [x7]
  406f84:	and	w1, w2, #0x1
  406f88:	tbz	w2, #9, 406fb8 <tigetstr@plt+0x4ad8>
  406f8c:	cmp	w1, #0x0
  406f90:	mov	w2, #0x54                  	// #84
  406f94:	mov	w1, #0x74                  	// #116
  406f98:	csel	w1, w1, w2, ne  // ne = any
  406f9c:	strb	w1, [x6]
  406fa0:	strb	wzr, [x4]
  406fa4:	ret
  406fa8:	cmp	w1, #0x0
  406fac:	mov	w1, #0x78                  	// #120
  406fb0:	csel	w1, w1, w5, ne  // ne = any
  406fb4:	b	406f1c <tigetstr@plt+0x4a3c>
  406fb8:	cmp	w1, #0x0
  406fbc:	mov	w1, #0x78                  	// #120
  406fc0:	csel	w1, w1, w5, ne  // ne = any
  406fc4:	strb	w1, [x6]
  406fc8:	strb	wzr, [x4]
  406fcc:	ret
  406fd0:	cmp	w1, #0x0
  406fd4:	mov	w1, #0x78                  	// #120
  406fd8:	csel	w1, w1, w5, ne  // ne = any
  406fdc:	b	406f5c <tigetstr@plt+0x4a7c>
  406fe0:	mov	x4, x0
  406fe4:	mov	w1, #0x64                  	// #100
  406fe8:	strb	w1, [x4], #10
  406fec:	b	406ee0 <tigetstr@plt+0x4a00>
  406ff0:	mov	x4, x0
  406ff4:	mov	w1, #0x62                  	// #98
  406ff8:	strb	w1, [x4], #10
  406ffc:	b	406ee0 <tigetstr@plt+0x4a00>
  407000:	mov	x4, x0
  407004:	mov	w1, #0x63                  	// #99
  407008:	strb	w1, [x4], #10
  40700c:	b	406ee0 <tigetstr@plt+0x4a00>
  407010:	mov	x4, x0
  407014:	mov	w1, #0x73                  	// #115
  407018:	strb	w1, [x4], #10
  40701c:	b	406ee0 <tigetstr@plt+0x4a00>
  407020:	mov	x4, x0
  407024:	mov	w1, #0x70                  	// #112
  407028:	strb	w1, [x4], #10
  40702c:	b	406ee0 <tigetstr@plt+0x4a00>
  407030:	mov	x4, x0
  407034:	mov	w1, #0x2d                  	// #45
  407038:	strb	w1, [x4], #10
  40703c:	b	406ee0 <tigetstr@plt+0x4a00>
  407040:	stp	x29, x30, [sp, #-96]!
  407044:	mov	x29, sp
  407048:	stp	x19, x20, [sp, #16]
  40704c:	add	x20, sp, #0x38
  407050:	mov	x4, x20
  407054:	stp	x21, x22, [sp, #32]
  407058:	tbz	w0, #1, 407068 <tigetstr@plt+0x4b88>
  40705c:	add	x4, x20, #0x1
  407060:	mov	w2, #0x20                  	// #32
  407064:	strb	w2, [sp, #56]
  407068:	cmp	x1, #0x3ff
  40706c:	b.ls	4071b4 <tigetstr@plt+0x4cd4>  // b.plast
  407070:	mov	x2, #0xfffff               	// #1048575
  407074:	cmp	x1, x2
  407078:	b.ls	407230 <tigetstr@plt+0x4d50>  // b.plast
  40707c:	mov	x2, #0x3fffffff            	// #1073741823
  407080:	cmp	x1, x2
  407084:	b.ls	40723c <tigetstr@plt+0x4d5c>  // b.plast
  407088:	mov	x2, #0xffffffffff          	// #1099511627775
  40708c:	cmp	x1, x2
  407090:	b.ls	407248 <tigetstr@plt+0x4d68>  // b.plast
  407094:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  407098:	cmp	x1, x2
  40709c:	b.ls	407254 <tigetstr@plt+0x4d74>  // b.plast
  4070a0:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  4070a4:	cmp	x1, x2
  4070a8:	b.ls	407260 <tigetstr@plt+0x4d80>  // b.plast
  4070ac:	mov	w3, #0x3c                  	// #60
  4070b0:	mov	w6, #0x46                  	// #70
  4070b4:	mov	w7, #0xcccd                	// #52429
  4070b8:	adrp	x8, 40b000 <tigetstr@plt+0x8b20>
  4070bc:	movk	w7, #0xcccc, lsl #16
  4070c0:	add	x8, x8, #0x468
  4070c4:	mov	x2, #0xffffffffffffffff    	// #-1
  4070c8:	lsr	x22, x1, x3
  4070cc:	umull	x7, w3, w7
  4070d0:	lsl	x2, x2, x3
  4070d4:	bic	x2, x1, x2
  4070d8:	and	w5, w0, #0x1
  4070dc:	mov	w3, w22
  4070e0:	lsr	x7, x7, #35
  4070e4:	ldrsb	w1, [x8, w7, sxtw]
  4070e8:	strb	w1, [x4]
  4070ec:	cmp	w1, #0x42
  4070f0:	add	x1, x4, #0x1
  4070f4:	csel	w5, w5, wzr, ne  // ne = any
  4070f8:	cbz	w5, 407108 <tigetstr@plt+0x4c28>
  4070fc:	add	x1, x4, #0x3
  407100:	mov	w5, #0x4269                	// #17001
  407104:	sturh	w5, [x4, #1]
  407108:	strb	wzr, [x1]
  40710c:	cbz	x2, 4071c0 <tigetstr@plt+0x4ce0>
  407110:	sub	w6, w6, #0x14
  407114:	lsr	x2, x2, x6
  407118:	tbz	w0, #2, 4071f4 <tigetstr@plt+0x4d14>
  40711c:	add	x2, x2, #0x5
  407120:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407124:	movk	x0, #0xcccd
  407128:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  40712c:	movk	x4, #0x1999, lsl #48
  407130:	umulh	x19, x2, x0
  407134:	lsr	x19, x19, #3
  407138:	mul	x1, x19, x0
  40713c:	umulh	x0, x19, x0
  407140:	ror	x1, x1, #1
  407144:	lsr	x0, x0, #3
  407148:	cmp	x1, x4
  40714c:	csel	x19, x19, x0, hi  // hi = pmore
  407150:	cbz	x19, 4071c0 <tigetstr@plt+0x4ce0>
  407154:	bl	402080 <localeconv@plt>
  407158:	cbz	x0, 407224 <tigetstr@plt+0x4d44>
  40715c:	ldr	x4, [x0]
  407160:	cbz	x4, 407224 <tigetstr@plt+0x4d44>
  407164:	ldrsb	w1, [x4]
  407168:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40716c:	add	x0, x0, #0x618
  407170:	cmp	w1, #0x0
  407174:	csel	x4, x0, x4, eq  // eq = none
  407178:	mov	x6, x20
  40717c:	mov	x5, x19
  407180:	mov	w3, w22
  407184:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  407188:	add	x2, x2, #0x470
  40718c:	add	x21, sp, #0x40
  407190:	mov	x1, #0x20                  	// #32
  407194:	mov	x0, x21
  407198:	bl	402070 <snprintf@plt>
  40719c:	mov	x0, x21
  4071a0:	bl	4021f0 <strdup@plt>
  4071a4:	ldp	x19, x20, [sp, #16]
  4071a8:	ldp	x21, x22, [sp, #32]
  4071ac:	ldp	x29, x30, [sp], #96
  4071b0:	ret
  4071b4:	mov	w3, w1
  4071b8:	mov	w0, #0x42                  	// #66
  4071bc:	strh	w0, [x4]
  4071c0:	mov	x4, x20
  4071c4:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  4071c8:	add	x2, x2, #0x480
  4071cc:	add	x21, sp, #0x40
  4071d0:	mov	x1, #0x20                  	// #32
  4071d4:	mov	x0, x21
  4071d8:	bl	402070 <snprintf@plt>
  4071dc:	mov	x0, x21
  4071e0:	bl	4021f0 <strdup@plt>
  4071e4:	ldp	x19, x20, [sp, #16]
  4071e8:	ldp	x21, x22, [sp, #32]
  4071ec:	ldp	x29, x30, [sp], #96
  4071f0:	ret
  4071f4:	add	x2, x2, #0x32
  4071f8:	mov	x5, #0xf5c3                	// #62915
  4071fc:	movk	x5, #0x5c28, lsl #16
  407200:	lsr	x19, x2, #2
  407204:	movk	x5, #0xc28f, lsl #32
  407208:	movk	x5, #0x28f5, lsl #48
  40720c:	umulh	x19, x19, x5
  407210:	lsr	x19, x19, #2
  407214:	cmp	x19, #0xa
  407218:	b.ne	407150 <tigetstr@plt+0x4c70>  // b.any
  40721c:	add	w3, w22, #0x1
  407220:	b	4071c0 <tigetstr@plt+0x4ce0>
  407224:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  407228:	add	x4, x4, #0x618
  40722c:	b	407178 <tigetstr@plt+0x4c98>
  407230:	mov	w6, #0x14                  	// #20
  407234:	sub	w3, w6, #0xa
  407238:	b	4070b4 <tigetstr@plt+0x4bd4>
  40723c:	mov	w6, #0x1e                  	// #30
  407240:	sub	w3, w6, #0xa
  407244:	b	4070b4 <tigetstr@plt+0x4bd4>
  407248:	mov	w6, #0x28                  	// #40
  40724c:	sub	w3, w6, #0xa
  407250:	b	4070b4 <tigetstr@plt+0x4bd4>
  407254:	mov	w6, #0x32                  	// #50
  407258:	sub	w3, w6, #0xa
  40725c:	b	4070b4 <tigetstr@plt+0x4bd4>
  407260:	mov	w6, #0x3c                  	// #60
  407264:	sub	w3, w6, #0xa
  407268:	b	4070b4 <tigetstr@plt+0x4bd4>
  40726c:	nop
  407270:	cbz	x0, 40736c <tigetstr@plt+0x4e8c>
  407274:	stp	x29, x30, [sp, #-64]!
  407278:	mov	x29, sp
  40727c:	stp	x19, x20, [sp, #16]
  407280:	mov	x20, x0
  407284:	ldrsb	w4, [x0]
  407288:	cbz	w4, 40735c <tigetstr@plt+0x4e7c>
  40728c:	cmp	x1, #0x0
  407290:	stp	x21, x22, [sp, #32]
  407294:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  407298:	stp	x23, x24, [sp, #48]
  40729c:	mov	x21, x2
  4072a0:	mov	x23, x1
  4072a4:	mov	x22, x3
  4072a8:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4072ac:	b.eq	407354 <tigetstr@plt+0x4e74>  // b.none
  4072b0:	mov	x19, #0x0                   	// #0
  4072b4:	nop
  4072b8:	cmp	w4, #0x2c
  4072bc:	ldrsb	w4, [x20, #1]
  4072c0:	b.eq	4072ec <tigetstr@plt+0x4e0c>  // b.none
  4072c4:	cbz	w4, 4072f4 <tigetstr@plt+0x4e14>
  4072c8:	add	x20, x20, #0x1
  4072cc:	cmp	x21, x19
  4072d0:	b.hi	4072b8 <tigetstr@plt+0x4dd8>  // b.pmore
  4072d4:	mov	w0, #0xfffffffe            	// #-2
  4072d8:	ldp	x19, x20, [sp, #16]
  4072dc:	ldp	x21, x22, [sp, #32]
  4072e0:	ldp	x23, x24, [sp, #48]
  4072e4:	ldp	x29, x30, [sp], #64
  4072e8:	ret
  4072ec:	mov	x24, x20
  4072f0:	cbnz	w4, 4072f8 <tigetstr@plt+0x4e18>
  4072f4:	add	x24, x20, #0x1
  4072f8:	cmp	x0, x24
  4072fc:	b.cs	407354 <tigetstr@plt+0x4e74>  // b.hs, b.nlast
  407300:	sub	x1, x24, x0
  407304:	blr	x22
  407308:	cmn	w0, #0x1
  40730c:	b.eq	407354 <tigetstr@plt+0x4e74>  // b.none
  407310:	str	w0, [x23, x19, lsl #2]
  407314:	add	x19, x19, #0x1
  407318:	ldrsb	w0, [x24]
  40731c:	cbz	w0, 40733c <tigetstr@plt+0x4e5c>
  407320:	mov	x0, x20
  407324:	ldrsb	w4, [x0, #1]!
  407328:	cbz	w4, 40733c <tigetstr@plt+0x4e5c>
  40732c:	cmp	x21, x19
  407330:	b.ls	4072d4 <tigetstr@plt+0x4df4>  // b.plast
  407334:	mov	x20, x0
  407338:	b	4072b8 <tigetstr@plt+0x4dd8>
  40733c:	mov	w0, w19
  407340:	ldp	x19, x20, [sp, #16]
  407344:	ldp	x21, x22, [sp, #32]
  407348:	ldp	x23, x24, [sp, #48]
  40734c:	ldp	x29, x30, [sp], #64
  407350:	ret
  407354:	ldp	x21, x22, [sp, #32]
  407358:	ldp	x23, x24, [sp, #48]
  40735c:	mov	w0, #0xffffffff            	// #-1
  407360:	ldp	x19, x20, [sp, #16]
  407364:	ldp	x29, x30, [sp], #64
  407368:	ret
  40736c:	mov	w0, #0xffffffff            	// #-1
  407370:	ret
  407374:	nop
  407378:	cbz	x0, 4073f4 <tigetstr@plt+0x4f14>
  40737c:	stp	x29, x30, [sp, #-32]!
  407380:	mov	x29, sp
  407384:	str	x19, [sp, #16]
  407388:	mov	x19, x3
  40738c:	mov	x3, x4
  407390:	cmp	x19, #0x0
  407394:	ldrsb	w4, [x0]
  407398:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40739c:	b.eq	4073ec <tigetstr@plt+0x4f0c>  // b.none
  4073a0:	ldr	x5, [x19]
  4073a4:	cmp	x5, x2
  4073a8:	b.hi	4073ec <tigetstr@plt+0x4f0c>  // b.pmore
  4073ac:	cmp	w4, #0x2b
  4073b0:	b.eq	4073dc <tigetstr@plt+0x4efc>  // b.none
  4073b4:	str	xzr, [x19]
  4073b8:	bl	407270 <tigetstr@plt+0x4d90>
  4073bc:	cmp	w0, #0x0
  4073c0:	b.le	4073d0 <tigetstr@plt+0x4ef0>
  4073c4:	ldr	x1, [x19]
  4073c8:	add	x1, x1, w0, sxtw
  4073cc:	str	x1, [x19]
  4073d0:	ldr	x19, [sp, #16]
  4073d4:	ldp	x29, x30, [sp], #32
  4073d8:	ret
  4073dc:	add	x0, x0, #0x1
  4073e0:	add	x1, x1, x5, lsl #2
  4073e4:	sub	x2, x2, x5
  4073e8:	b	4073b8 <tigetstr@plt+0x4ed8>
  4073ec:	mov	w0, #0xffffffff            	// #-1
  4073f0:	b	4073d0 <tigetstr@plt+0x4ef0>
  4073f4:	mov	w0, #0xffffffff            	// #-1
  4073f8:	ret
  4073fc:	nop
  407400:	cmp	x2, #0x0
  407404:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  407408:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40740c:	b.eq	4074e8 <tigetstr@plt+0x5008>  // b.none
  407410:	stp	x29, x30, [sp, #-64]!
  407414:	mov	x29, sp
  407418:	stp	x19, x20, [sp, #16]
  40741c:	mov	x20, x2
  407420:	mov	x19, x0
  407424:	stp	x21, x22, [sp, #32]
  407428:	mov	w21, #0x1                   	// #1
  40742c:	str	x23, [sp, #48]
  407430:	mov	x23, x1
  407434:	ldrsb	w3, [x0]
  407438:	cbz	w3, 4074d0 <tigetstr@plt+0x4ff0>
  40743c:	nop
  407440:	cmp	w3, #0x2c
  407444:	ldrsb	w3, [x19, #1]
  407448:	b.eq	407460 <tigetstr@plt+0x4f80>  // b.none
  40744c:	cbz	w3, 4074ac <tigetstr@plt+0x4fcc>
  407450:	add	x19, x19, #0x1
  407454:	cmp	w3, #0x2c
  407458:	ldrsb	w3, [x19, #1]
  40745c:	b.ne	40744c <tigetstr@plt+0x4f6c>  // b.any
  407460:	mov	x22, x19
  407464:	cbz	w3, 4074ac <tigetstr@plt+0x4fcc>
  407468:	cmp	x0, x22
  40746c:	b.cs	4074b8 <tigetstr@plt+0x4fd8>  // b.hs, b.nlast
  407470:	sub	x1, x22, x0
  407474:	blr	x20
  407478:	tbnz	w0, #31, 4074bc <tigetstr@plt+0x4fdc>
  40747c:	asr	w2, w0, #3
  407480:	and	w0, w0, #0x7
  407484:	lsl	w0, w21, w0
  407488:	ldrb	w1, [x23, w2, sxtw]
  40748c:	orr	w0, w0, w1
  407490:	strb	w0, [x23, w2, sxtw]
  407494:	ldrsb	w0, [x22]
  407498:	cbz	w0, 4074d0 <tigetstr@plt+0x4ff0>
  40749c:	ldrsb	w3, [x19, #1]!
  4074a0:	cbz	w3, 4074d0 <tigetstr@plt+0x4ff0>
  4074a4:	mov	x0, x19
  4074a8:	b	407440 <tigetstr@plt+0x4f60>
  4074ac:	add	x22, x19, #0x1
  4074b0:	cmp	x0, x22
  4074b4:	b.cc	407470 <tigetstr@plt+0x4f90>  // b.lo, b.ul, b.last
  4074b8:	mov	w0, #0xffffffff            	// #-1
  4074bc:	ldp	x19, x20, [sp, #16]
  4074c0:	ldp	x21, x22, [sp, #32]
  4074c4:	ldr	x23, [sp, #48]
  4074c8:	ldp	x29, x30, [sp], #64
  4074cc:	ret
  4074d0:	mov	w0, #0x0                   	// #0
  4074d4:	ldp	x19, x20, [sp, #16]
  4074d8:	ldp	x21, x22, [sp, #32]
  4074dc:	ldr	x23, [sp, #48]
  4074e0:	ldp	x29, x30, [sp], #64
  4074e4:	ret
  4074e8:	mov	w0, #0xffffffea            	// #-22
  4074ec:	ret
  4074f0:	cmp	x2, #0x0
  4074f4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4074f8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4074fc:	b.eq	4075bc <tigetstr@plt+0x50dc>  // b.none
  407500:	stp	x29, x30, [sp, #-48]!
  407504:	mov	x29, sp
  407508:	stp	x19, x20, [sp, #16]
  40750c:	mov	x19, x0
  407510:	stp	x21, x22, [sp, #32]
  407514:	mov	x21, x2
  407518:	mov	x22, x1
  40751c:	ldrsb	w3, [x0]
  407520:	cbz	w3, 4075a8 <tigetstr@plt+0x50c8>
  407524:	nop
  407528:	cmp	w3, #0x2c
  40752c:	ldrsb	w3, [x19, #1]
  407530:	b.eq	407548 <tigetstr@plt+0x5068>  // b.none
  407534:	cbz	w3, 407588 <tigetstr@plt+0x50a8>
  407538:	add	x19, x19, #0x1
  40753c:	cmp	w3, #0x2c
  407540:	ldrsb	w3, [x19, #1]
  407544:	b.ne	407534 <tigetstr@plt+0x5054>  // b.any
  407548:	mov	x20, x19
  40754c:	cbz	w3, 407588 <tigetstr@plt+0x50a8>
  407550:	cmp	x0, x20
  407554:	b.cs	407594 <tigetstr@plt+0x50b4>  // b.hs, b.nlast
  407558:	sub	x1, x20, x0
  40755c:	blr	x21
  407560:	tbnz	x0, #63, 407598 <tigetstr@plt+0x50b8>
  407564:	ldr	x2, [x22]
  407568:	orr	x0, x2, x0
  40756c:	str	x0, [x22]
  407570:	ldrsb	w0, [x20]
  407574:	cbz	w0, 4075a8 <tigetstr@plt+0x50c8>
  407578:	ldrsb	w3, [x19, #1]!
  40757c:	cbz	w3, 4075a8 <tigetstr@plt+0x50c8>
  407580:	mov	x0, x19
  407584:	b	407528 <tigetstr@plt+0x5048>
  407588:	add	x20, x19, #0x1
  40758c:	cmp	x0, x20
  407590:	b.cc	407558 <tigetstr@plt+0x5078>  // b.lo, b.ul, b.last
  407594:	mov	w0, #0xffffffff            	// #-1
  407598:	ldp	x19, x20, [sp, #16]
  40759c:	ldp	x21, x22, [sp, #32]
  4075a0:	ldp	x29, x30, [sp], #48
  4075a4:	ret
  4075a8:	mov	w0, #0x0                   	// #0
  4075ac:	ldp	x19, x20, [sp, #16]
  4075b0:	ldp	x21, x22, [sp, #32]
  4075b4:	ldp	x29, x30, [sp], #48
  4075b8:	ret
  4075bc:	mov	w0, #0xffffffea            	// #-22
  4075c0:	ret
  4075c4:	nop
  4075c8:	stp	x29, x30, [sp, #-80]!
  4075cc:	mov	x29, sp
  4075d0:	str	xzr, [sp, #72]
  4075d4:	cbz	x0, 407668 <tigetstr@plt+0x5188>
  4075d8:	stp	x19, x20, [sp, #16]
  4075dc:	mov	x19, x0
  4075e0:	mov	x20, x2
  4075e4:	stp	x21, x22, [sp, #32]
  4075e8:	mov	w21, w3
  4075ec:	stp	x23, x24, [sp, #48]
  4075f0:	mov	x23, x1
  4075f4:	str	w3, [x1]
  4075f8:	str	w3, [x2]
  4075fc:	bl	402450 <__errno_location@plt>
  407600:	str	wzr, [x0]
  407604:	mov	x22, x0
  407608:	ldrsb	w0, [x19]
  40760c:	cmp	w0, #0x3a
  407610:	b.eq	407674 <tigetstr@plt+0x5194>  // b.none
  407614:	add	x24, sp, #0x48
  407618:	mov	x0, x19
  40761c:	mov	x1, x24
  407620:	mov	w2, #0xa                   	// #10
  407624:	bl	4022d0 <strtol@plt>
  407628:	str	w0, [x23]
  40762c:	str	w0, [x20]
  407630:	ldr	w0, [x22]
  407634:	cbnz	w0, 4076ac <tigetstr@plt+0x51cc>
  407638:	ldr	x2, [sp, #72]
  40763c:	cmp	x2, #0x0
  407640:	ccmp	x2, x19, #0x4, ne  // ne = any
  407644:	b.eq	4076ac <tigetstr@plt+0x51cc>  // b.none
  407648:	ldrsb	w3, [x2]
  40764c:	cmp	w3, #0x3a
  407650:	b.eq	4076c0 <tigetstr@plt+0x51e0>  // b.none
  407654:	cmp	w3, #0x2d
  407658:	b.eq	4076dc <tigetstr@plt+0x51fc>  // b.none
  40765c:	ldp	x19, x20, [sp, #16]
  407660:	ldp	x21, x22, [sp, #32]
  407664:	ldp	x23, x24, [sp, #48]
  407668:	mov	w0, #0x0                   	// #0
  40766c:	ldp	x29, x30, [sp], #80
  407670:	ret
  407674:	add	x19, x19, #0x1
  407678:	add	x1, sp, #0x48
  40767c:	mov	x0, x19
  407680:	mov	w2, #0xa                   	// #10
  407684:	bl	4022d0 <strtol@plt>
  407688:	str	w0, [x20]
  40768c:	ldr	w0, [x22]
  407690:	cbnz	w0, 4076ac <tigetstr@plt+0x51cc>
  407694:	ldr	x0, [sp, #72]
  407698:	cbz	x0, 4076ac <tigetstr@plt+0x51cc>
  40769c:	ldrsb	w1, [x0]
  4076a0:	cmp	w1, #0x0
  4076a4:	ccmp	x0, x19, #0x4, eq  // eq = none
  4076a8:	b.ne	40765c <tigetstr@plt+0x517c>  // b.any
  4076ac:	mov	w0, #0xffffffff            	// #-1
  4076b0:	ldp	x19, x20, [sp, #16]
  4076b4:	ldp	x21, x22, [sp, #32]
  4076b8:	ldp	x23, x24, [sp, #48]
  4076bc:	b	40766c <tigetstr@plt+0x518c>
  4076c0:	ldrsb	w1, [x2, #1]
  4076c4:	cbnz	w1, 4076dc <tigetstr@plt+0x51fc>
  4076c8:	ldp	x23, x24, [sp, #48]
  4076cc:	str	w21, [x20]
  4076d0:	ldp	x19, x20, [sp, #16]
  4076d4:	ldp	x21, x22, [sp, #32]
  4076d8:	b	40766c <tigetstr@plt+0x518c>
  4076dc:	str	wzr, [x22]
  4076e0:	add	x19, x2, #0x1
  4076e4:	mov	x1, x24
  4076e8:	mov	x0, x19
  4076ec:	mov	w2, #0xa                   	// #10
  4076f0:	str	xzr, [sp, #72]
  4076f4:	bl	4022d0 <strtol@plt>
  4076f8:	str	w0, [x20]
  4076fc:	ldr	w0, [x22]
  407700:	cbz	w0, 407694 <tigetstr@plt+0x51b4>
  407704:	b	4076ac <tigetstr@plt+0x51cc>
  407708:	cmp	x1, #0x0
  40770c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  407710:	b.eq	40789c <tigetstr@plt+0x53bc>  // b.none
  407714:	stp	x29, x30, [sp, #-48]!
  407718:	mov	x29, sp
  40771c:	stp	x19, x20, [sp, #16]
  407720:	mov	x19, x0
  407724:	mov	x20, x1
  407728:	stp	x21, x22, [sp, #32]
  40772c:	ldrsb	w0, [x19]
  407730:	cmp	w0, #0x2f
  407734:	b.eq	407740 <tigetstr@plt+0x5260>  // b.none
  407738:	b	407804 <tigetstr@plt+0x5324>
  40773c:	add	x19, x19, #0x1
  407740:	ldrsb	w0, [x19, #1]
  407744:	cmp	w0, #0x2f
  407748:	b.eq	40773c <tigetstr@plt+0x525c>  // b.none
  40774c:	ldrsb	w0, [x19, #1]
  407750:	mov	x21, #0x1                   	// #1
  407754:	cmp	w0, #0x2f
  407758:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40775c:	b.eq	407774 <tigetstr@plt+0x5294>  // b.none
  407760:	add	x21, x21, #0x1
  407764:	ldrsb	w0, [x19, x21]
  407768:	cmp	w0, #0x2f
  40776c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  407770:	b.ne	407760 <tigetstr@plt+0x5280>  // b.any
  407774:	ldrsb	w0, [x20]
  407778:	cmp	w0, #0x2f
  40777c:	b.eq	407788 <tigetstr@plt+0x52a8>  // b.none
  407780:	b	407820 <tigetstr@plt+0x5340>
  407784:	add	x20, x20, #0x1
  407788:	ldrsb	w0, [x20, #1]
  40778c:	cmp	w0, #0x2f
  407790:	b.eq	407784 <tigetstr@plt+0x52a4>  // b.none
  407794:	ldrsb	w0, [x20, #1]
  407798:	cmp	w0, #0x2f
  40779c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4077a0:	b.eq	407890 <tigetstr@plt+0x53b0>  // b.none
  4077a4:	mov	x22, #0x1                   	// #1
  4077a8:	add	x22, x22, #0x1
  4077ac:	ldrsb	w0, [x20, x22]
  4077b0:	cmp	w0, #0x2f
  4077b4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4077b8:	b.ne	4077a8 <tigetstr@plt+0x52c8>  // b.any
  4077bc:	add	x0, x22, x21
  4077c0:	cbz	x0, 407838 <tigetstr@plt+0x5358>
  4077c4:	cmp	x0, #0x1
  4077c8:	b.eq	40784c <tigetstr@plt+0x536c>  // b.none
  4077cc:	cmp	x20, #0x0
  4077d0:	ccmp	x21, x22, #0x0, ne  // ne = any
  4077d4:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4077d8:	b.eq	40787c <tigetstr@plt+0x539c>  // b.none
  4077dc:	mov	x2, x21
  4077e0:	mov	x1, x20
  4077e4:	mov	x0, x19
  4077e8:	bl	402130 <strncmp@plt>
  4077ec:	cbnz	w0, 40787c <tigetstr@plt+0x539c>
  4077f0:	add	x19, x19, x21
  4077f4:	add	x20, x20, x22
  4077f8:	ldrsb	w0, [x19]
  4077fc:	cmp	w0, #0x2f
  407800:	b.eq	407740 <tigetstr@plt+0x5260>  // b.none
  407804:	cbnz	w0, 40774c <tigetstr@plt+0x526c>
  407808:	ldrsb	w0, [x20]
  40780c:	mov	x21, #0x0                   	// #0
  407810:	mov	x19, #0x0                   	// #0
  407814:	cmp	w0, #0x2f
  407818:	b.eq	407788 <tigetstr@plt+0x52a8>  // b.none
  40781c:	nop
  407820:	cbnz	w0, 407794 <tigetstr@plt+0x52b4>
  407824:	mov	x0, x21
  407828:	mov	x22, #0x0                   	// #0
  40782c:	mov	x20, #0x0                   	// #0
  407830:	cbnz	x0, 4077c4 <tigetstr@plt+0x52e4>
  407834:	nop
  407838:	mov	w0, #0x1                   	// #1
  40783c:	ldp	x19, x20, [sp, #16]
  407840:	ldp	x21, x22, [sp, #32]
  407844:	ldp	x29, x30, [sp], #48
  407848:	ret
  40784c:	cbz	x19, 40785c <tigetstr@plt+0x537c>
  407850:	ldrsb	w1, [x19]
  407854:	cmp	w1, #0x2f
  407858:	b.eq	40783c <tigetstr@plt+0x535c>  // b.none
  40785c:	cbz	x20, 40787c <tigetstr@plt+0x539c>
  407860:	ldrsb	w0, [x20]
  407864:	cmp	w0, #0x2f
  407868:	b.eq	407838 <tigetstr@plt+0x5358>  // b.none
  40786c:	cmp	x20, #0x0
  407870:	ccmp	x21, x22, #0x0, ne  // ne = any
  407874:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407878:	b.ne	4077dc <tigetstr@plt+0x52fc>  // b.any
  40787c:	mov	w0, #0x0                   	// #0
  407880:	ldp	x19, x20, [sp, #16]
  407884:	ldp	x21, x22, [sp, #32]
  407888:	ldp	x29, x30, [sp], #48
  40788c:	ret
  407890:	add	x0, x21, #0x1
  407894:	mov	x22, #0x1                   	// #1
  407898:	b	4077c0 <tigetstr@plt+0x52e0>
  40789c:	mov	w0, #0x0                   	// #0
  4078a0:	ret
  4078a4:	nop
  4078a8:	stp	x29, x30, [sp, #-64]!
  4078ac:	mov	x29, sp
  4078b0:	stp	x19, x20, [sp, #16]
  4078b4:	mov	x19, x1
  4078b8:	orr	x1, x0, x1
  4078bc:	cbz	x1, 40793c <tigetstr@plt+0x545c>
  4078c0:	stp	x21, x22, [sp, #32]
  4078c4:	mov	x20, x0
  4078c8:	mov	x21, x2
  4078cc:	cbz	x0, 407950 <tigetstr@plt+0x5470>
  4078d0:	cbz	x19, 407968 <tigetstr@plt+0x5488>
  4078d4:	stp	x23, x24, [sp, #48]
  4078d8:	bl	401f10 <strlen@plt>
  4078dc:	mov	x23, x0
  4078e0:	mvn	x0, x0
  4078e4:	mov	x22, #0x0                   	// #0
  4078e8:	cmp	x21, x0
  4078ec:	b.hi	407924 <tigetstr@plt+0x5444>  // b.pmore
  4078f0:	add	x24, x21, x23
  4078f4:	add	x0, x24, #0x1
  4078f8:	bl	402100 <malloc@plt>
  4078fc:	mov	x22, x0
  407900:	cbz	x0, 407924 <tigetstr@plt+0x5444>
  407904:	mov	x1, x20
  407908:	mov	x2, x23
  40790c:	bl	401ee0 <memcpy@plt>
  407910:	mov	x2, x21
  407914:	mov	x1, x19
  407918:	add	x0, x22, x23
  40791c:	bl	401ee0 <memcpy@plt>
  407920:	strb	wzr, [x22, x24]
  407924:	mov	x0, x22
  407928:	ldp	x19, x20, [sp, #16]
  40792c:	ldp	x21, x22, [sp, #32]
  407930:	ldp	x23, x24, [sp, #48]
  407934:	ldp	x29, x30, [sp], #64
  407938:	ret
  40793c:	ldp	x19, x20, [sp, #16]
  407940:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  407944:	ldp	x29, x30, [sp], #64
  407948:	add	x0, x0, #0xdd0
  40794c:	b	4021f0 <strdup@plt>
  407950:	mov	x0, x19
  407954:	mov	x1, x2
  407958:	ldp	x19, x20, [sp, #16]
  40795c:	ldp	x21, x22, [sp, #32]
  407960:	ldp	x29, x30, [sp], #64
  407964:	b	402340 <strndup@plt>
  407968:	ldp	x19, x20, [sp, #16]
  40796c:	ldp	x21, x22, [sp, #32]
  407970:	ldp	x29, x30, [sp], #64
  407974:	b	4021f0 <strdup@plt>
  407978:	stp	x29, x30, [sp, #-32]!
  40797c:	mov	x2, #0x0                   	// #0
  407980:	mov	x29, sp
  407984:	stp	x19, x20, [sp, #16]
  407988:	mov	x20, x0
  40798c:	mov	x19, x1
  407990:	cbz	x1, 4079a0 <tigetstr@plt+0x54c0>
  407994:	mov	x0, x1
  407998:	bl	401f10 <strlen@plt>
  40799c:	mov	x2, x0
  4079a0:	mov	x1, x19
  4079a4:	mov	x0, x20
  4079a8:	ldp	x19, x20, [sp, #16]
  4079ac:	ldp	x29, x30, [sp], #32
  4079b0:	b	4078a8 <tigetstr@plt+0x53c8>
  4079b4:	nop
  4079b8:	stp	x29, x30, [sp, #-288]!
  4079bc:	mov	w9, #0xffffffd0            	// #-48
  4079c0:	mov	w8, #0xffffff80            	// #-128
  4079c4:	mov	x29, sp
  4079c8:	add	x10, sp, #0xf0
  4079cc:	add	x11, sp, #0x120
  4079d0:	stp	x11, x11, [sp, #80]
  4079d4:	str	x10, [sp, #96]
  4079d8:	stp	w9, w8, [sp, #104]
  4079dc:	ldp	x10, x11, [sp, #80]
  4079e0:	str	x19, [sp, #16]
  4079e4:	ldp	x8, x9, [sp, #96]
  4079e8:	mov	x19, x0
  4079ec:	add	x0, sp, #0x48
  4079f0:	stp	x10, x11, [sp, #32]
  4079f4:	stp	x8, x9, [sp, #48]
  4079f8:	str	q0, [sp, #112]
  4079fc:	str	q1, [sp, #128]
  407a00:	str	q2, [sp, #144]
  407a04:	str	q3, [sp, #160]
  407a08:	str	q4, [sp, #176]
  407a0c:	str	q5, [sp, #192]
  407a10:	str	q6, [sp, #208]
  407a14:	str	q7, [sp, #224]
  407a18:	stp	x2, x3, [sp, #240]
  407a1c:	add	x2, sp, #0x20
  407a20:	stp	x4, x5, [sp, #256]
  407a24:	stp	x6, x7, [sp, #272]
  407a28:	bl	402330 <vasprintf@plt>
  407a2c:	tbnz	w0, #31, 407a5c <tigetstr@plt+0x557c>
  407a30:	ldr	x1, [sp, #72]
  407a34:	sxtw	x2, w0
  407a38:	mov	x0, x19
  407a3c:	bl	4078a8 <tigetstr@plt+0x53c8>
  407a40:	mov	x19, x0
  407a44:	ldr	x0, [sp, #72]
  407a48:	bl	4022e0 <free@plt>
  407a4c:	mov	x0, x19
  407a50:	ldr	x19, [sp, #16]
  407a54:	ldp	x29, x30, [sp], #288
  407a58:	ret
  407a5c:	mov	x19, #0x0                   	// #0
  407a60:	mov	x0, x19
  407a64:	ldr	x19, [sp, #16]
  407a68:	ldp	x29, x30, [sp], #288
  407a6c:	ret
  407a70:	stp	x29, x30, [sp, #-96]!
  407a74:	mov	x29, sp
  407a78:	stp	x19, x20, [sp, #16]
  407a7c:	ldr	x19, [x0]
  407a80:	stp	x21, x22, [sp, #32]
  407a84:	stp	x23, x24, [sp, #48]
  407a88:	mov	x23, x0
  407a8c:	ldrsb	w0, [x19]
  407a90:	cbz	w0, 407be8 <tigetstr@plt+0x5708>
  407a94:	mov	x24, x1
  407a98:	mov	x22, x2
  407a9c:	mov	x1, x2
  407aa0:	mov	x0, x19
  407aa4:	stp	x25, x26, [sp, #64]
  407aa8:	mov	w25, w3
  407aac:	bl	402350 <strspn@plt>
  407ab0:	ldrsb	w20, [x19, x0]
  407ab4:	add	x21, x19, x0
  407ab8:	cbz	w20, 407ba4 <tigetstr@plt+0x56c4>
  407abc:	cbz	w25, 407b70 <tigetstr@plt+0x5690>
  407ac0:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  407ac4:	mov	w1, w20
  407ac8:	add	x0, x0, #0x488
  407acc:	bl	402360 <strchr@plt>
  407ad0:	cbz	x0, 407c04 <tigetstr@plt+0x5724>
  407ad4:	ldrsb	w1, [x21, #1]
  407ad8:	add	x25, x21, #0x1
  407adc:	strb	w20, [sp, #88]
  407ae0:	add	x26, sp, #0x58
  407ae4:	strb	wzr, [sp, #89]
  407ae8:	mov	w19, #0x0                   	// #0
  407aec:	cbz	w1, 407cbc <tigetstr@plt+0x57dc>
  407af0:	cmp	w1, #0x5c
  407af4:	b.eq	407bc8 <tigetstr@plt+0x56e8>  // b.none
  407af8:	mov	x0, x26
  407afc:	bl	402360 <strchr@plt>
  407b00:	cbnz	x0, 407ca8 <tigetstr@plt+0x57c8>
  407b04:	add	w19, w19, #0x1
  407b08:	sxtw	x0, w19
  407b0c:	ldrsb	w1, [x25, w19, sxtw]
  407b10:	cbnz	w1, 407af0 <tigetstr@plt+0x5610>
  407b14:	add	x1, x0, #0x1
  407b18:	add	x1, x21, x1
  407b1c:	str	x0, [x24]
  407b20:	ldrsb	w1, [x1]
  407b24:	cmp	w1, #0x0
  407b28:	ccmp	w20, w1, #0x0, ne  // ne = any
  407b2c:	b.ne	407ba4 <tigetstr@plt+0x56c4>  // b.any
  407b30:	add	x0, x0, #0x2
  407b34:	add	x19, x21, x0
  407b38:	ldrsb	w1, [x21, x0]
  407b3c:	cbz	w1, 407b4c <tigetstr@plt+0x566c>
  407b40:	mov	x0, x22
  407b44:	bl	402360 <strchr@plt>
  407b48:	cbz	x0, 407ba4 <tigetstr@plt+0x56c4>
  407b4c:	mov	x21, x25
  407b50:	ldp	x25, x26, [sp, #64]
  407b54:	str	x19, [x23]
  407b58:	mov	x0, x21
  407b5c:	ldp	x19, x20, [sp, #16]
  407b60:	ldp	x21, x22, [sp, #32]
  407b64:	ldp	x23, x24, [sp, #48]
  407b68:	ldp	x29, x30, [sp], #96
  407b6c:	ret
  407b70:	mov	x1, x22
  407b74:	mov	x0, x21
  407b78:	bl	402410 <strcspn@plt>
  407b7c:	ldp	x25, x26, [sp, #64]
  407b80:	str	x0, [x24]
  407b84:	add	x0, x21, x0
  407b88:	str	x0, [x23]
  407b8c:	mov	x0, x21
  407b90:	ldp	x19, x20, [sp, #16]
  407b94:	ldp	x21, x22, [sp, #32]
  407b98:	ldp	x23, x24, [sp, #48]
  407b9c:	ldp	x29, x30, [sp], #96
  407ba0:	ret
  407ba4:	ldp	x25, x26, [sp, #64]
  407ba8:	str	x21, [x23]
  407bac:	mov	x21, #0x0                   	// #0
  407bb0:	mov	x0, x21
  407bb4:	ldp	x19, x20, [sp, #16]
  407bb8:	ldp	x21, x22, [sp, #32]
  407bbc:	ldp	x23, x24, [sp, #48]
  407bc0:	ldp	x29, x30, [sp], #96
  407bc4:	ret
  407bc8:	add	w0, w19, #0x1
  407bcc:	ldrsb	w0, [x25, w0, sxtw]
  407bd0:	cbz	w0, 407ca8 <tigetstr@plt+0x57c8>
  407bd4:	add	w19, w19, #0x2
  407bd8:	sxtw	x0, w19
  407bdc:	ldrsb	w1, [x25, w19, sxtw]
  407be0:	cbnz	w1, 407af0 <tigetstr@plt+0x5610>
  407be4:	b	407b14 <tigetstr@plt+0x5634>
  407be8:	mov	x21, #0x0                   	// #0
  407bec:	mov	x0, x21
  407bf0:	ldp	x19, x20, [sp, #16]
  407bf4:	ldp	x21, x22, [sp, #32]
  407bf8:	ldp	x23, x24, [sp, #48]
  407bfc:	ldp	x29, x30, [sp], #96
  407c00:	ret
  407c04:	sub	x25, x21, #0x1
  407c08:	mov	w0, #0x0                   	// #0
  407c0c:	add	w19, w0, #0x1
  407c10:	cmp	w20, #0x5c
  407c14:	sxtw	x19, w19
  407c18:	sub	w26, w19, #0x1
  407c1c:	b.eq	407c50 <tigetstr@plt+0x5770>  // b.none
  407c20:	mov	w1, w20
  407c24:	mov	x0, x22
  407c28:	bl	402360 <strchr@plt>
  407c2c:	add	x1, x19, #0x1
  407c30:	cbnz	x0, 407cb0 <tigetstr@plt+0x57d0>
  407c34:	ldrsb	w20, [x25, x1]
  407c38:	add	x26, x21, x19
  407c3c:	cbz	w20, 407c70 <tigetstr@plt+0x5790>
  407c40:	mov	x19, x1
  407c44:	cmp	w20, #0x5c
  407c48:	sub	w26, w19, #0x1
  407c4c:	b.ne	407c20 <tigetstr@plt+0x5740>  // b.any
  407c50:	ldrsb	w1, [x21, w19, sxtw]
  407c54:	cbz	w1, 407cb0 <tigetstr@plt+0x57d0>
  407c58:	add	w0, w19, #0x1
  407c5c:	sxtw	x19, w0
  407c60:	ldrsb	w20, [x21, w0, sxtw]
  407c64:	add	x26, x21, x19
  407c68:	cbnz	w20, 407c0c <tigetstr@plt+0x572c>
  407c6c:	nop
  407c70:	str	x19, [x24]
  407c74:	ldrsb	w1, [x26]
  407c78:	cbz	w1, 407c88 <tigetstr@plt+0x57a8>
  407c7c:	mov	x0, x22
  407c80:	bl	402360 <strchr@plt>
  407c84:	cbz	x0, 407ba4 <tigetstr@plt+0x56c4>
  407c88:	str	x26, [x23]
  407c8c:	mov	x0, x21
  407c90:	ldp	x19, x20, [sp, #16]
  407c94:	ldp	x21, x22, [sp, #32]
  407c98:	ldp	x23, x24, [sp, #48]
  407c9c:	ldp	x25, x26, [sp, #64]
  407ca0:	ldp	x29, x30, [sp], #96
  407ca4:	ret
  407ca8:	sxtw	x0, w19
  407cac:	b	407b14 <tigetstr@plt+0x5634>
  407cb0:	sxtw	x19, w26
  407cb4:	add	x26, x21, x19
  407cb8:	b	407c70 <tigetstr@plt+0x5790>
  407cbc:	mov	x1, x25
  407cc0:	mov	x0, #0x0                   	// #0
  407cc4:	b	407b1c <tigetstr@plt+0x563c>
  407cc8:	stp	x29, x30, [sp, #-32]!
  407ccc:	mov	x29, sp
  407cd0:	str	x19, [sp, #16]
  407cd4:	mov	x19, x0
  407cd8:	b	407ce4 <tigetstr@plt+0x5804>
  407cdc:	cmp	w0, #0xa
  407ce0:	b.eq	407d04 <tigetstr@plt+0x5824>  // b.none
  407ce4:	mov	x0, x19
  407ce8:	bl	402160 <fgetc@plt>
  407cec:	cmn	w0, #0x1
  407cf0:	b.ne	407cdc <tigetstr@plt+0x57fc>  // b.any
  407cf4:	mov	w0, #0x1                   	// #1
  407cf8:	ldr	x19, [sp, #16]
  407cfc:	ldp	x29, x30, [sp], #32
  407d00:	ret
  407d04:	mov	w0, #0x0                   	// #0
  407d08:	ldr	x19, [sp, #16]
  407d0c:	ldp	x29, x30, [sp], #32
  407d10:	ret
  407d14:	nop
  407d18:	stp	x29, x30, [sp, #-144]!
  407d1c:	mov	x29, sp
  407d20:	stp	x19, x20, [sp, #16]
  407d24:	stp	x21, x22, [sp, #32]
  407d28:	stp	x23, x24, [sp, #48]
  407d2c:	stp	x25, x26, [sp, #64]
  407d30:	stp	x27, x28, [sp, #80]
  407d34:	str	x1, [sp, #120]
  407d38:	cbz	x0, 407f54 <tigetstr@plt+0x5a74>
  407d3c:	mov	x21, x0
  407d40:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  407d44:	adrp	x26, 40b000 <tigetstr@plt+0x8b20>
  407d48:	add	x25, x0, #0x9e8
  407d4c:	add	x26, x26, #0x4a8
  407d50:	add	x0, sp, #0x88
  407d54:	mov	x1, x26
  407d58:	stp	xzr, x0, [sp, #104]
  407d5c:	mov	x0, x21
  407d60:	bl	402350 <strspn@plt>
  407d64:	add	x19, x21, x0
  407d68:	ldrsb	w0, [x21, x0]
  407d6c:	mov	x24, #0xcccccccccccccccc    	// #-3689348814741910324
  407d70:	mov	w22, #0x0                   	// #0
  407d74:	movk	x24, #0xcccd
  407d78:	cbz	w0, 407e74 <tigetstr@plt+0x5994>
  407d7c:	nop
  407d80:	bl	402450 <__errno_location@plt>
  407d84:	mov	x22, x0
  407d88:	ldr	x1, [sp, #112]
  407d8c:	mov	x0, x19
  407d90:	str	wzr, [x22]
  407d94:	mov	w2, #0xa                   	// #10
  407d98:	bl	401f80 <strtoll@plt>
  407d9c:	str	x0, [sp, #96]
  407da0:	ldr	w1, [x22]
  407da4:	cmp	w1, #0x0
  407da8:	b.gt	407f14 <tigetstr@plt+0x5a34>
  407dac:	tbnz	x0, #63, 407f34 <tigetstr@plt+0x5a54>
  407db0:	ldr	x21, [sp, #136]
  407db4:	ldrsb	w0, [x21]
  407db8:	cmp	w0, #0x2e
  407dbc:	b.eq	407ed4 <tigetstr@plt+0x59f4>  // b.none
  407dc0:	cmp	x19, x21
  407dc4:	b.eq	407eb4 <tigetstr@plt+0x59d4>  // b.none
  407dc8:	mov	w22, #0x0                   	// #0
  407dcc:	mov	x20, #0x0                   	// #0
  407dd0:	adrp	x2, 41d000 <tigetstr@plt+0x1ab20>
  407dd4:	mov	x0, x21
  407dd8:	mov	x1, x26
  407ddc:	add	x19, x2, #0x9e8
  407de0:	mov	w28, #0x0                   	// #0
  407de4:	bl	402350 <strspn@plt>
  407de8:	add	x21, x21, x0
  407dec:	str	x21, [sp, #136]
  407df0:	ldr	x23, [x19]
  407df4:	cbz	x23, 407ea4 <tigetstr@plt+0x59c4>
  407df8:	mov	x0, x23
  407dfc:	bl	401f10 <strlen@plt>
  407e00:	mov	x27, x0
  407e04:	cbz	x0, 407ea4 <tigetstr@plt+0x59c4>
  407e08:	mov	x2, x0
  407e0c:	mov	x1, x23
  407e10:	mov	x0, x21
  407e14:	bl	402130 <strncmp@plt>
  407e18:	cbnz	w0, 407ea4 <tigetstr@plt+0x59c4>
  407e1c:	ubfiz	x3, x28, #4, #32
  407e20:	add	x3, x25, x3
  407e24:	ldr	x0, [x3, #8]
  407e28:	mul	x20, x20, x0
  407e2c:	cbz	w22, 407e40 <tigetstr@plt+0x5960>
  407e30:	umulh	x20, x20, x24
  407e34:	subs	w22, w22, #0x1
  407e38:	lsr	x20, x20, #3
  407e3c:	b.ne	407e30 <tigetstr@plt+0x5950>  // b.any
  407e40:	ldr	x1, [sp, #96]
  407e44:	add	x21, x21, x27
  407e48:	mov	w22, #0x1                   	// #1
  407e4c:	madd	x20, x1, x0, x20
  407e50:	mov	x1, x26
  407e54:	ldr	x0, [sp, #104]
  407e58:	add	x0, x0, x20
  407e5c:	str	x0, [sp, #104]
  407e60:	mov	x0, x21
  407e64:	bl	402350 <strspn@plt>
  407e68:	add	x19, x21, x0
  407e6c:	ldrsb	w0, [x21, x0]
  407e70:	cbnz	w0, 407d80 <tigetstr@plt+0x58a0>
  407e74:	cbz	w22, 407eb4 <tigetstr@plt+0x59d4>
  407e78:	ldr	x1, [sp, #120]
  407e7c:	mov	w0, #0x0                   	// #0
  407e80:	ldr	x2, [sp, #104]
  407e84:	str	x2, [x1]
  407e88:	ldp	x19, x20, [sp, #16]
  407e8c:	ldp	x21, x22, [sp, #32]
  407e90:	ldp	x23, x24, [sp, #48]
  407e94:	ldp	x25, x26, [sp, #64]
  407e98:	ldp	x27, x28, [sp, #80]
  407e9c:	ldp	x29, x30, [sp], #144
  407ea0:	ret
  407ea4:	add	w28, w28, #0x1
  407ea8:	add	x19, x19, #0x10
  407eac:	cmp	w28, #0x1c
  407eb0:	b.ne	407df0 <tigetstr@plt+0x5910>  // b.any
  407eb4:	mov	w0, #0xffffffea            	// #-22
  407eb8:	ldp	x19, x20, [sp, #16]
  407ebc:	ldp	x21, x22, [sp, #32]
  407ec0:	ldp	x23, x24, [sp, #48]
  407ec4:	ldp	x25, x26, [sp, #64]
  407ec8:	ldp	x27, x28, [sp, #80]
  407ecc:	ldp	x29, x30, [sp], #144
  407ed0:	ret
  407ed4:	ldr	x1, [sp, #112]
  407ed8:	str	wzr, [x22]
  407edc:	add	x19, x21, #0x1
  407ee0:	mov	w2, #0xa                   	// #10
  407ee4:	mov	x0, x19
  407ee8:	bl	401f80 <strtoll@plt>
  407eec:	mov	x20, x0
  407ef0:	ldr	w1, [x22]
  407ef4:	cmp	w1, #0x0
  407ef8:	b.gt	407f14 <tigetstr@plt+0x5a34>
  407efc:	tbnz	x0, #63, 407f34 <tigetstr@plt+0x5a54>
  407f00:	ldr	x21, [sp, #136]
  407f04:	cmp	x19, x21
  407f08:	b.eq	407eb4 <tigetstr@plt+0x59d4>  // b.none
  407f0c:	sub	w22, w21, w19
  407f10:	b	407dd0 <tigetstr@plt+0x58f0>
  407f14:	neg	w0, w1
  407f18:	ldp	x19, x20, [sp, #16]
  407f1c:	ldp	x21, x22, [sp, #32]
  407f20:	ldp	x23, x24, [sp, #48]
  407f24:	ldp	x25, x26, [sp, #64]
  407f28:	ldp	x27, x28, [sp, #80]
  407f2c:	ldp	x29, x30, [sp], #144
  407f30:	ret
  407f34:	mov	w0, #0xffffffde            	// #-34
  407f38:	ldp	x19, x20, [sp, #16]
  407f3c:	ldp	x21, x22, [sp, #32]
  407f40:	ldp	x23, x24, [sp, #48]
  407f44:	ldp	x25, x26, [sp, #64]
  407f48:	ldp	x27, x28, [sp, #80]
  407f4c:	ldp	x29, x30, [sp], #144
  407f50:	ret
  407f54:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  407f58:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  407f5c:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  407f60:	add	x3, x3, #0x778
  407f64:	add	x1, x1, #0x490
  407f68:	add	x0, x0, #0x4a0
  407f6c:	mov	w2, #0x4d                  	// #77
  407f70:	bl	402440 <__assert_fail@plt>
  407f74:	nop
  407f78:	stp	x29, x30, [sp, #-224]!
  407f7c:	mov	x29, sp
  407f80:	stp	x19, x20, [sp, #16]
  407f84:	stp	xzr, xzr, [sp, #96]
  407f88:	cbz	x0, 40849c <tigetstr@plt+0x5fbc>
  407f8c:	stp	x21, x22, [sp, #32]
  407f90:	mov	x20, x1
  407f94:	cbz	x1, 4084cc <tigetstr@plt+0x5fec>
  407f98:	mov	x19, x0
  407f9c:	mov	x0, #0x0                   	// #0
  407fa0:	bl	4020f0 <time@plt>
  407fa4:	mov	x2, x0
  407fa8:	add	x21, sp, #0x70
  407fac:	add	x0, sp, #0x58
  407fb0:	mov	x1, x21
  407fb4:	str	x2, [sp, #88]
  407fb8:	bl	401fc0 <localtime_r@plt>
  407fbc:	mov	w2, #0xffffffff            	// #-1
  407fc0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  407fc4:	mov	x0, x19
  407fc8:	add	x1, x1, #0x4b8
  407fcc:	str	w2, [sp, #144]
  407fd0:	bl	4022a0 <strcmp@plt>
  407fd4:	cbz	w0, 408078 <tigetstr@plt+0x5b98>
  407fd8:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  407fdc:	mov	x0, x19
  407fe0:	add	x1, x1, #0x4c0
  407fe4:	bl	4022a0 <strcmp@plt>
  407fe8:	cbz	w0, 408090 <tigetstr@plt+0x5bb0>
  407fec:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  407ff0:	mov	x0, x19
  407ff4:	add	x1, x1, #0x4c8
  407ff8:	bl	4022a0 <strcmp@plt>
  407ffc:	cbz	w0, 408108 <tigetstr@plt+0x5c28>
  408000:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408004:	mov	x0, x19
  408008:	add	x1, x1, #0x4d8
  40800c:	bl	4022a0 <strcmp@plt>
  408010:	cbz	w0, 4080e0 <tigetstr@plt+0x5c00>
  408014:	ldrsb	w0, [x19]
  408018:	cmp	w0, #0x2b
  40801c:	b.eq	40811c <tigetstr@plt+0x5c3c>  // b.none
  408020:	cmp	w0, #0x2d
  408024:	b.eq	408478 <tigetstr@plt+0x5f98>  // b.none
  408028:	mov	x0, x19
  40802c:	bl	401f10 <strlen@plt>
  408030:	cmp	x0, #0x3
  408034:	b.ls	408134 <tigetstr@plt+0x5c54>  // b.plast
  408038:	sub	x1, x0, #0x4
  40803c:	mov	w0, #0x6120                	// #24864
  408040:	movk	w0, #0x6f67, lsl #16
  408044:	ldr	w2, [x19, x1]
  408048:	cmp	w2, w0
  40804c:	b.ne	408134 <tigetstr@plt+0x5c54>  // b.any
  408050:	mov	x0, x19
  408054:	bl	402340 <strndup@plt>
  408058:	mov	x22, x0
  40805c:	cbz	x0, 4084f8 <tigetstr@plt+0x6018>
  408060:	add	x1, sp, #0x68
  408064:	bl	407d18 <tigetstr@plt+0x5838>
  408068:	mov	w19, w0
  40806c:	mov	x0, x22
  408070:	bl	4022e0 <free@plt>
  408074:	tbnz	w19, #31, 4080cc <tigetstr@plt+0x5bec>
  408078:	mov	x0, x21
  40807c:	bl	402240 <mktime@plt>
  408080:	cmn	x0, #0x1
  408084:	b.ne	4080a8 <tigetstr@plt+0x5bc8>  // b.any
  408088:	mov	w19, #0xffffffea            	// #-22
  40808c:	b	4080cc <tigetstr@plt+0x5bec>
  408090:	mov	x0, x21
  408094:	str	xzr, [sp, #112]
  408098:	str	wzr, [sp, #120]
  40809c:	bl	402240 <mktime@plt>
  4080a0:	cmn	x0, #0x1
  4080a4:	b.eq	408088 <tigetstr@plt+0x5ba8>  // b.none
  4080a8:	ldp	x2, x1, [sp, #96]
  4080ac:	mov	x3, #0x4240                	// #16960
  4080b0:	movk	x3, #0xf, lsl #16
  4080b4:	mov	w19, #0x0                   	// #0
  4080b8:	madd	x0, x0, x3, x2
  4080bc:	cmp	x1, x0
  4080c0:	sub	x0, x0, x1
  4080c4:	csel	x0, x0, xzr, cc  // cc = lo, ul, last
  4080c8:	str	x0, [x20]
  4080cc:	mov	w0, w19
  4080d0:	ldp	x19, x20, [sp, #16]
  4080d4:	ldp	x21, x22, [sp, #32]
  4080d8:	ldp	x29, x30, [sp], #224
  4080dc:	ret
  4080e0:	ldr	w1, [sp, #124]
  4080e4:	mov	x0, x21
  4080e8:	str	xzr, [sp, #112]
  4080ec:	add	w1, w1, #0x1
  4080f0:	stp	wzr, w1, [sp, #120]
  4080f4:	bl	402240 <mktime@plt>
  4080f8:	cmn	x0, #0x1
  4080fc:	b.ne	4080a8 <tigetstr@plt+0x5bc8>  // b.any
  408100:	mov	w19, #0xffffffea            	// #-22
  408104:	b	4080cc <tigetstr@plt+0x5bec>
  408108:	ldr	w1, [sp, #124]
  40810c:	mov	x0, x21
  408110:	str	xzr, [sp, #112]
  408114:	sub	w1, w1, #0x1
  408118:	b	4080f0 <tigetstr@plt+0x5c10>
  40811c:	add	x0, x19, #0x1
  408120:	add	x1, sp, #0x60
  408124:	bl	407d18 <tigetstr@plt+0x5838>
  408128:	mov	w19, w0
  40812c:	tbz	w0, #31, 408078 <tigetstr@plt+0x5b98>
  408130:	b	4080cc <tigetstr@plt+0x5bec>
  408134:	stp	x25, x26, [sp, #64]
  408138:	adrp	x26, 41d000 <tigetstr@plt+0x1ab20>
  40813c:	add	x25, x26, #0x9e8
  408140:	add	x25, x25, #0x1c0
  408144:	stp	x23, x24, [sp, #48]
  408148:	mov	w23, #0x0                   	// #0
  40814c:	ldr	x24, [x25]
  408150:	cbz	x24, 408460 <tigetstr@plt+0x5f80>
  408154:	mov	x0, x24
  408158:	bl	401f10 <strlen@plt>
  40815c:	mov	x22, x0
  408160:	cbz	x0, 408460 <tigetstr@plt+0x5f80>
  408164:	mov	x2, x0
  408168:	mov	x1, x24
  40816c:	mov	x0, x19
  408170:	bl	402320 <strncasecmp@plt>
  408174:	cbnz	w0, 408460 <tigetstr@plt+0x5f80>
  408178:	ldrsb	w0, [x19, x22]
  40817c:	cmp	w0, #0x20
  408180:	b.ne	408460 <tigetstr@plt+0x5f80>  // b.any
  408184:	add	x26, x26, #0x9e8
  408188:	ubfiz	x23, x23, #4, #32
  40818c:	add	x23, x26, x23
  408190:	add	x22, x22, #0x1
  408194:	add	x19, x19, x22
  408198:	ldr	w22, [x23, #456]
  40819c:	ldp	x8, x9, [sp, #112]
  4081a0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4081a4:	ldp	x6, x7, [sp, #128]
  4081a8:	add	x1, x1, #0x4e8
  4081ac:	ldp	x4, x5, [sp, #144]
  4081b0:	mov	x2, x21
  4081b4:	ldr	x3, [sp, #160]
  4081b8:	mov	x0, x19
  4081bc:	stp	x8, x9, [sp, #168]
  4081c0:	stp	x6, x7, [sp, #184]
  4081c4:	stp	x4, x5, [sp, #200]
  4081c8:	str	x3, [sp, #216]
  4081cc:	bl	402060 <strptime@plt>
  4081d0:	cbz	x0, 4081dc <tigetstr@plt+0x5cfc>
  4081d4:	ldrsb	w0, [x0]
  4081d8:	cbz	w0, 408424 <tigetstr@plt+0x5f44>
  4081dc:	ldp	x8, x9, [sp, #168]
  4081e0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4081e4:	ldp	x6, x7, [sp, #184]
  4081e8:	add	x1, x1, #0x500
  4081ec:	ldp	x4, x5, [sp, #200]
  4081f0:	mov	x2, x21
  4081f4:	ldr	x3, [sp, #216]
  4081f8:	mov	x0, x19
  4081fc:	stp	x8, x9, [sp, #112]
  408200:	stp	x6, x7, [sp, #128]
  408204:	stp	x4, x5, [sp, #144]
  408208:	str	x3, [sp, #160]
  40820c:	bl	402060 <strptime@plt>
  408210:	cbz	x0, 40821c <tigetstr@plt+0x5d3c>
  408214:	ldrsb	w0, [x0]
  408218:	cbz	w0, 408424 <tigetstr@plt+0x5f44>
  40821c:	ldp	x8, x9, [sp, #168]
  408220:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408224:	ldp	x6, x7, [sp, #184]
  408228:	add	x1, x1, #0x518
  40822c:	ldp	x4, x5, [sp, #200]
  408230:	mov	x2, x21
  408234:	ldr	x3, [sp, #216]
  408238:	mov	x0, x19
  40823c:	stp	x8, x9, [sp, #112]
  408240:	stp	x6, x7, [sp, #128]
  408244:	stp	x4, x5, [sp, #144]
  408248:	str	x3, [sp, #160]
  40824c:	bl	402060 <strptime@plt>
  408250:	cbz	x0, 40825c <tigetstr@plt+0x5d7c>
  408254:	ldrsb	w0, [x0]
  408258:	cbz	w0, 408424 <tigetstr@plt+0x5f44>
  40825c:	ldp	x6, x7, [sp, #168]
  408260:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408264:	ldp	x4, x5, [sp, #184]
  408268:	add	x1, x1, #0x530
  40826c:	ldp	x8, x9, [sp, #200]
  408270:	mov	x2, x21
  408274:	ldr	x3, [sp, #216]
  408278:	mov	x0, x19
  40827c:	stp	x6, x7, [sp, #112]
  408280:	stp	x4, x5, [sp, #128]
  408284:	stp	x8, x9, [sp, #144]
  408288:	str	x3, [sp, #160]
  40828c:	bl	402060 <strptime@plt>
  408290:	cbz	x0, 40829c <tigetstr@plt+0x5dbc>
  408294:	ldrsb	w0, [x0]
  408298:	cbz	w0, 408420 <tigetstr@plt+0x5f40>
  40829c:	ldp	x6, x7, [sp, #168]
  4082a0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4082a4:	ldp	x4, x5, [sp, #184]
  4082a8:	add	x1, x1, #0x540
  4082ac:	ldp	x8, x9, [sp, #200]
  4082b0:	mov	x2, x21
  4082b4:	ldr	x3, [sp, #216]
  4082b8:	mov	x0, x19
  4082bc:	stp	x6, x7, [sp, #112]
  4082c0:	stp	x4, x5, [sp, #128]
  4082c4:	stp	x8, x9, [sp, #144]
  4082c8:	str	x3, [sp, #160]
  4082cc:	bl	402060 <strptime@plt>
  4082d0:	cbz	x0, 4082dc <tigetstr@plt+0x5dfc>
  4082d4:	ldrsb	w0, [x0]
  4082d8:	cbz	w0, 408420 <tigetstr@plt+0x5f40>
  4082dc:	ldp	x6, x7, [sp, #168]
  4082e0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4082e4:	ldp	x4, x5, [sp, #184]
  4082e8:	add	x1, x1, #0x550
  4082ec:	ldp	x8, x9, [sp, #200]
  4082f0:	mov	x2, x21
  4082f4:	ldr	x3, [sp, #216]
  4082f8:	mov	x0, x19
  4082fc:	stp	x6, x7, [sp, #112]
  408300:	stp	x4, x5, [sp, #128]
  408304:	stp	x8, x9, [sp, #144]
  408308:	str	x3, [sp, #160]
  40830c:	bl	402060 <strptime@plt>
  408310:	cbz	x0, 40831c <tigetstr@plt+0x5e3c>
  408314:	ldrsb	w0, [x0]
  408318:	cbz	w0, 408490 <tigetstr@plt+0x5fb0>
  40831c:	ldp	x6, x7, [sp, #168]
  408320:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408324:	ldp	x4, x5, [sp, #184]
  408328:	add	x1, x1, #0x560
  40832c:	ldp	x8, x9, [sp, #200]
  408330:	mov	x2, x21
  408334:	ldr	x3, [sp, #216]
  408338:	mov	x0, x19
  40833c:	stp	x6, x7, [sp, #112]
  408340:	stp	x4, x5, [sp, #128]
  408344:	stp	x8, x9, [sp, #144]
  408348:	str	x3, [sp, #160]
  40834c:	bl	402060 <strptime@plt>
  408350:	cbz	x0, 40835c <tigetstr@plt+0x5e7c>
  408354:	ldrsb	w0, [x0]
  408358:	cbz	w0, 408490 <tigetstr@plt+0x5fb0>
  40835c:	ldp	x6, x7, [sp, #168]
  408360:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408364:	ldp	x4, x5, [sp, #184]
  408368:	add	x1, x1, #0x570
  40836c:	ldp	x8, x9, [sp, #200]
  408370:	mov	x2, x21
  408374:	ldr	x3, [sp, #216]
  408378:	mov	x0, x19
  40837c:	stp	x6, x7, [sp, #112]
  408380:	stp	x4, x5, [sp, #128]
  408384:	stp	x8, x9, [sp, #144]
  408388:	str	x3, [sp, #160]
  40838c:	bl	402060 <strptime@plt>
  408390:	cbz	x0, 40839c <tigetstr@plt+0x5ebc>
  408394:	ldrsb	w0, [x0]
  408398:	cbz	w0, 408424 <tigetstr@plt+0x5f44>
  40839c:	ldp	x6, x7, [sp, #168]
  4083a0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4083a4:	ldp	x4, x5, [sp, #184]
  4083a8:	add	x1, x1, #0x580
  4083ac:	ldp	x8, x9, [sp, #200]
  4083b0:	mov	x2, x21
  4083b4:	ldr	x3, [sp, #216]
  4083b8:	mov	x0, x19
  4083bc:	stp	x6, x7, [sp, #112]
  4083c0:	stp	x4, x5, [sp, #128]
  4083c4:	stp	x8, x9, [sp, #144]
  4083c8:	str	x3, [sp, #160]
  4083cc:	bl	402060 <strptime@plt>
  4083d0:	cbz	x0, 4083dc <tigetstr@plt+0x5efc>
  4083d4:	ldrsb	w0, [x0]
  4083d8:	cbz	w0, 408420 <tigetstr@plt+0x5f40>
  4083dc:	ldp	x6, x7, [sp, #168]
  4083e0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4083e4:	ldp	x4, x5, [sp, #184]
  4083e8:	mov	x0, x19
  4083ec:	ldp	x8, x9, [sp, #200]
  4083f0:	add	x1, x1, #0x588
  4083f4:	ldr	x3, [sp, #216]
  4083f8:	mov	x2, x21
  4083fc:	stp	x6, x7, [sp, #112]
  408400:	stp	x4, x5, [sp, #128]
  408404:	stp	x8, x9, [sp, #144]
  408408:	str	x3, [sp, #160]
  40840c:	bl	402060 <strptime@plt>
  408410:	cbz	x0, 408450 <tigetstr@plt+0x5f70>
  408414:	ldrsb	w0, [x0]
  408418:	cbnz	w0, 408450 <tigetstr@plt+0x5f70>
  40841c:	nop
  408420:	str	wzr, [sp, #112]
  408424:	mov	x0, x21
  408428:	bl	402240 <mktime@plt>
  40842c:	cmn	x0, #0x1
  408430:	b.eq	408450 <tigetstr@plt+0x5f70>  // b.none
  408434:	tbnz	w22, #31, 408444 <tigetstr@plt+0x5f64>
  408438:	ldr	w1, [sp, #136]
  40843c:	cmp	w1, w22
  408440:	b.ne	408450 <tigetstr@plt+0x5f70>  // b.any
  408444:	ldp	x23, x24, [sp, #48]
  408448:	ldp	x25, x26, [sp, #64]
  40844c:	b	4080a8 <tigetstr@plt+0x5bc8>
  408450:	mov	w19, #0xffffffea            	// #-22
  408454:	ldp	x23, x24, [sp, #48]
  408458:	ldp	x25, x26, [sp, #64]
  40845c:	b	4080cc <tigetstr@plt+0x5bec>
  408460:	add	w23, w23, #0x1
  408464:	add	x25, x25, #0x10
  408468:	cmp	w23, #0xe
  40846c:	b.ne	40814c <tigetstr@plt+0x5c6c>  // b.any
  408470:	mov	w22, #0xffffffff            	// #-1
  408474:	b	40819c <tigetstr@plt+0x5cbc>
  408478:	add	x0, x19, #0x1
  40847c:	add	x1, sp, #0x68
  408480:	bl	407d18 <tigetstr@plt+0x5838>
  408484:	mov	w19, w0
  408488:	tbz	w0, #31, 408078 <tigetstr@plt+0x5b98>
  40848c:	b	4080cc <tigetstr@plt+0x5bec>
  408490:	str	xzr, [sp, #112]
  408494:	str	wzr, [sp, #120]
  408498:	b	408424 <tigetstr@plt+0x5f44>
  40849c:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  4084a0:	add	x3, x3, #0x778
  4084a4:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4084a8:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  4084ac:	add	x3, x3, #0x10
  4084b0:	add	x1, x1, #0x490
  4084b4:	add	x0, x0, #0x4a0
  4084b8:	mov	w2, #0xc4                  	// #196
  4084bc:	stp	x21, x22, [sp, #32]
  4084c0:	stp	x23, x24, [sp, #48]
  4084c4:	stp	x25, x26, [sp, #64]
  4084c8:	bl	402440 <__assert_fail@plt>
  4084cc:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  4084d0:	add	x3, x3, #0x778
  4084d4:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4084d8:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  4084dc:	add	x3, x3, #0x10
  4084e0:	add	x1, x1, #0x490
  4084e4:	add	x0, x0, #0x4b0
  4084e8:	mov	w2, #0xc5                  	// #197
  4084ec:	stp	x23, x24, [sp, #48]
  4084f0:	stp	x25, x26, [sp, #64]
  4084f4:	bl	402440 <__assert_fail@plt>
  4084f8:	mov	w19, #0xfffffff4            	// #-12
  4084fc:	b	4080cc <tigetstr@plt+0x5bec>
  408500:	ldr	w1, [x0, #32]
  408504:	tbnz	w1, #31, 408510 <tigetstr@plt+0x6030>
  408508:	ldr	w0, [x0, #40]
  40850c:	ret
  408510:	mov	w0, #0x0                   	// #0
  408514:	ret
  408518:	stp	x29, x30, [sp, #-128]!
  40851c:	mov	x29, sp
  408520:	stp	x19, x20, [sp, #16]
  408524:	mov	w19, w1
  408528:	mov	x20, x3
  40852c:	stp	x21, x22, [sp, #32]
  408530:	mov	x21, x2
  408534:	mov	x22, x0
  408538:	str	x23, [sp, #48]
  40853c:	add	x23, sp, #0x48
  408540:	mov	x1, x23
  408544:	tbz	w19, #6, 40858c <tigetstr@plt+0x60ac>
  408548:	bl	402190 <gmtime_r@plt>
  40854c:	cbz	x0, 408710 <tigetstr@plt+0x6230>
  408550:	ldr	x22, [x22, #8]
  408554:	tbnz	w19, #0, 4086d0 <tigetstr@plt+0x61f0>
  408558:	and	w0, w19, #0x3
  40855c:	cmp	w0, #0x3
  408560:	b.eq	408594 <tigetstr@plt+0x60b4>  // b.none
  408564:	tbnz	w19, #1, 4085b4 <tigetstr@plt+0x60d4>
  408568:	tbnz	w19, #3, 4085ec <tigetstr@plt+0x610c>
  40856c:	tbnz	w19, #4, 408698 <tigetstr@plt+0x61b8>
  408570:	tbnz	w19, #2, 408628 <tigetstr@plt+0x6148>
  408574:	mov	w0, #0x0                   	// #0
  408578:	ldp	x19, x20, [sp, #16]
  40857c:	ldp	x21, x22, [sp, #32]
  408580:	ldr	x23, [sp, #48]
  408584:	ldp	x29, x30, [sp], #128
  408588:	ret
  40858c:	bl	401fc0 <localtime_r@plt>
  408590:	b	40854c <tigetstr@plt+0x606c>
  408594:	cbz	x20, 408608 <tigetstr@plt+0x6128>
  408598:	tst	x19, #0x20
  40859c:	mov	w0, #0x54                  	// #84
  4085a0:	mov	w1, #0x20                  	// #32
  4085a4:	csel	w0, w0, w1, ne  // ne = any
  4085a8:	strb	w0, [x21], #1
  4085ac:	sub	x20, x20, #0x1
  4085b0:	tbz	w19, #1, 408568 <tigetstr@plt+0x6088>
  4085b4:	ldp	w5, w4, [sp, #72]
  4085b8:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  4085bc:	ldr	w3, [sp, #80]
  4085c0:	add	x2, x2, #0x5d0
  4085c4:	mov	x1, x20
  4085c8:	mov	x0, x21
  4085cc:	bl	402070 <snprintf@plt>
  4085d0:	tbnz	w0, #31, 408608 <tigetstr@plt+0x6128>
  4085d4:	cmp	x20, w0, sxtw
  4085d8:	sxtw	x0, w0
  4085dc:	b.cc	408608 <tigetstr@plt+0x6128>  // b.lo, b.ul, b.last
  4085e0:	sub	x20, x20, x0
  4085e4:	add	x21, x21, x0
  4085e8:	tbz	w19, #3, 40856c <tigetstr@plt+0x608c>
  4085ec:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  4085f0:	mov	x3, x22
  4085f4:	mov	x1, x20
  4085f8:	add	x2, x2, #0x5e0
  4085fc:	mov	x0, x21
  408600:	bl	402070 <snprintf@plt>
  408604:	tbz	w0, #31, 4086b4 <tigetstr@plt+0x61d4>
  408608:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40860c:	add	x1, x1, #0x5a8
  408610:	mov	w2, #0x5                   	// #5
  408614:	mov	x0, #0x0                   	// #0
  408618:	bl	4023c0 <dcgettext@plt>
  40861c:	bl	402390 <warnx@plt>
  408620:	mov	w0, #0xffffffff            	// #-1
  408624:	b	408578 <tigetstr@plt+0x6098>
  408628:	mov	x0, x23
  40862c:	bl	408500 <tigetstr@plt+0x6020>
  408630:	mov	w3, #0x8889                	// #34953
  408634:	mov	w4, w0
  408638:	movk	w3, #0x8888, lsl #16
  40863c:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  408640:	mov	x0, x21
  408644:	mov	x1, x20
  408648:	smull	x5, w4, w3
  40864c:	add	x2, x2, #0x5f0
  408650:	lsr	x5, x5, #32
  408654:	add	w5, w4, w5
  408658:	asr	w5, w5, #5
  40865c:	sub	w4, w5, w4, asr #31
  408660:	smull	x3, w4, w3
  408664:	lsr	x3, x3, #32
  408668:	add	w3, w4, w3
  40866c:	asr	w3, w3, #5
  408670:	sub	w3, w3, w4, asr #31
  408674:	lsl	w5, w3, #4
  408678:	sub	w5, w5, w3
  40867c:	subs	w4, w4, w5, lsl #2
  408680:	cneg	w4, w4, mi  // mi = first
  408684:	bl	402070 <snprintf@plt>
  408688:	tbnz	w0, #31, 408608 <tigetstr@plt+0x6128>
  40868c:	cmp	x20, w0, sxtw
  408690:	b.cs	408574 <tigetstr@plt+0x6094>  // b.hs, b.nlast
  408694:	b	408608 <tigetstr@plt+0x6128>
  408698:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  40869c:	mov	x3, x22
  4086a0:	mov	x1, x20
  4086a4:	add	x2, x2, #0x5e8
  4086a8:	mov	x0, x21
  4086ac:	bl	402070 <snprintf@plt>
  4086b0:	tbnz	w0, #31, 408608 <tigetstr@plt+0x6128>
  4086b4:	cmp	x20, w0, sxtw
  4086b8:	sxtw	x0, w0
  4086bc:	b.cc	408608 <tigetstr@plt+0x6128>  // b.lo, b.ul, b.last
  4086c0:	sub	x20, x20, x0
  4086c4:	add	x21, x21, x0
  4086c8:	tbz	w19, #2, 408574 <tigetstr@plt+0x6094>
  4086cc:	b	408628 <tigetstr@plt+0x6148>
  4086d0:	ldp	w5, w4, [sp, #84]
  4086d4:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  4086d8:	ldrsw	x3, [sp, #92]
  4086dc:	add	x2, x2, #0x598
  4086e0:	mov	x1, x20
  4086e4:	mov	x0, x21
  4086e8:	add	x3, x3, #0x76c
  4086ec:	add	w4, w4, #0x1
  4086f0:	bl	402070 <snprintf@plt>
  4086f4:	tbnz	w0, #31, 408608 <tigetstr@plt+0x6128>
  4086f8:	cmp	x20, w0, sxtw
  4086fc:	sxtw	x0, w0
  408700:	b.cc	408608 <tigetstr@plt+0x6128>  // b.lo, b.ul, b.last
  408704:	sub	x20, x20, x0
  408708:	add	x21, x21, x0
  40870c:	b	408558 <tigetstr@plt+0x6078>
  408710:	mov	w2, #0x5                   	// #5
  408714:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408718:	mov	x0, #0x0                   	// #0
  40871c:	add	x1, x1, #0x600
  408720:	bl	4023c0 <dcgettext@plt>
  408724:	ldr	x1, [x22]
  408728:	bl	402390 <warnx@plt>
  40872c:	mov	w0, #0xffffffff            	// #-1
  408730:	b	408578 <tigetstr@plt+0x6098>
  408734:	nop
  408738:	stp	x29, x30, [sp, #-48]!
  40873c:	mov	x29, sp
  408740:	stp	x19, x20, [sp, #16]
  408744:	mov	w20, w1
  408748:	mov	x19, x3
  40874c:	stp	x21, x22, [sp, #32]
  408750:	mov	x22, x0
  408754:	mov	x21, x2
  408758:	tbnz	w20, #0, 4088e0 <tigetstr@plt+0x6400>
  40875c:	and	w0, w20, #0x3
  408760:	cmp	w0, #0x3
  408764:	b.eq	40878c <tigetstr@plt+0x62ac>  // b.none
  408768:	tbnz	w20, #1, 4087ac <tigetstr@plt+0x62cc>
  40876c:	tbnz	w20, #3, 4087e4 <tigetstr@plt+0x6304>
  408770:	tbnz	w20, #4, 4088a8 <tigetstr@plt+0x63c8>
  408774:	tbnz	w20, #2, 408818 <tigetstr@plt+0x6338>
  408778:	mov	w0, #0x0                   	// #0
  40877c:	ldp	x19, x20, [sp, #16]
  408780:	ldp	x21, x22, [sp, #32]
  408784:	ldp	x29, x30, [sp], #48
  408788:	ret
  40878c:	cbz	x19, 408888 <tigetstr@plt+0x63a8>
  408790:	tst	x20, #0x20
  408794:	mov	w0, #0x54                  	// #84
  408798:	mov	w1, #0x20                  	// #32
  40879c:	csel	w0, w0, w1, ne  // ne = any
  4087a0:	strb	w0, [x21], #1
  4087a4:	sub	x19, x19, #0x1
  4087a8:	tbz	w20, #1, 40876c <tigetstr@plt+0x628c>
  4087ac:	ldp	w5, w4, [x22]
  4087b0:	mov	x1, x19
  4087b4:	ldr	w3, [x22, #8]
  4087b8:	mov	x0, x21
  4087bc:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  4087c0:	add	x2, x2, #0x5d0
  4087c4:	bl	402070 <snprintf@plt>
  4087c8:	sxtw	x1, w0
  4087cc:	tbnz	w1, #31, 408888 <tigetstr@plt+0x63a8>
  4087d0:	cmp	x19, w1, sxtw
  4087d4:	b.cc	408888 <tigetstr@plt+0x63a8>  // b.lo, b.ul, b.last
  4087d8:	sub	x19, x19, x1
  4087dc:	add	x21, x21, x1
  4087e0:	tbz	w20, #3, 408770 <tigetstr@plt+0x6290>
  4087e4:	mov	x1, x19
  4087e8:	mov	x0, x21
  4087ec:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  4087f0:	mov	x3, #0x0                   	// #0
  4087f4:	add	x2, x2, #0x5e0
  4087f8:	bl	402070 <snprintf@plt>
  4087fc:	sxtw	x1, w0
  408800:	tbnz	w1, #31, 408888 <tigetstr@plt+0x63a8>
  408804:	cmp	x19, w1, sxtw
  408808:	b.cc	408888 <tigetstr@plt+0x63a8>  // b.lo, b.ul, b.last
  40880c:	sub	x19, x19, x1
  408810:	add	x21, x21, x1
  408814:	tbz	w20, #2, 408778 <tigetstr@plt+0x6298>
  408818:	mov	x0, x22
  40881c:	bl	408500 <tigetstr@plt+0x6020>
  408820:	mov	w3, #0x8889                	// #34953
  408824:	mov	w4, w0
  408828:	movk	w3, #0x8888, lsl #16
  40882c:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  408830:	mov	x0, x21
  408834:	mov	x1, x19
  408838:	smull	x5, w4, w3
  40883c:	add	x2, x2, #0x5f0
  408840:	lsr	x5, x5, #32
  408844:	add	w5, w4, w5
  408848:	asr	w5, w5, #5
  40884c:	sub	w4, w5, w4, asr #31
  408850:	smull	x3, w4, w3
  408854:	lsr	x3, x3, #32
  408858:	add	w3, w4, w3
  40885c:	asr	w3, w3, #5
  408860:	sub	w3, w3, w4, asr #31
  408864:	lsl	w5, w3, #4
  408868:	sub	w5, w5, w3
  40886c:	subs	w4, w4, w5, lsl #2
  408870:	cneg	w4, w4, mi  // mi = first
  408874:	bl	402070 <snprintf@plt>
  408878:	tbnz	w0, #31, 408888 <tigetstr@plt+0x63a8>
  40887c:	cmp	x19, w0, sxtw
  408880:	b.cs	408778 <tigetstr@plt+0x6298>  // b.hs, b.nlast
  408884:	nop
  408888:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40888c:	add	x1, x1, #0x5a8
  408890:	mov	w2, #0x5                   	// #5
  408894:	mov	x0, #0x0                   	// #0
  408898:	bl	4023c0 <dcgettext@plt>
  40889c:	bl	402390 <warnx@plt>
  4088a0:	mov	w0, #0xffffffff            	// #-1
  4088a4:	b	40877c <tigetstr@plt+0x629c>
  4088a8:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  4088ac:	mov	x1, x19
  4088b0:	add	x2, x2, #0x5e8
  4088b4:	mov	x0, x21
  4088b8:	mov	x3, #0x0                   	// #0
  4088bc:	bl	402070 <snprintf@plt>
  4088c0:	tbnz	w0, #31, 408888 <tigetstr@plt+0x63a8>
  4088c4:	cmp	x19, w0, sxtw
  4088c8:	sxtw	x0, w0
  4088cc:	b.cc	408888 <tigetstr@plt+0x63a8>  // b.lo, b.ul, b.last
  4088d0:	sub	x19, x19, x0
  4088d4:	add	x21, x21, x0
  4088d8:	tbz	w20, #2, 408778 <tigetstr@plt+0x6298>
  4088dc:	b	408818 <tigetstr@plt+0x6338>
  4088e0:	ldp	w5, w4, [x22, #12]
  4088e4:	mov	x1, x3
  4088e8:	ldrsw	x3, [x22, #20]
  4088ec:	mov	x0, x21
  4088f0:	add	w4, w4, #0x1
  4088f4:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  4088f8:	add	x3, x3, #0x76c
  4088fc:	add	x2, x2, #0x598
  408900:	bl	402070 <snprintf@plt>
  408904:	sxtw	x1, w0
  408908:	tbnz	w1, #31, 408888 <tigetstr@plt+0x63a8>
  40890c:	cmp	x19, w1, sxtw
  408910:	b.cc	408888 <tigetstr@plt+0x63a8>  // b.lo, b.ul, b.last
  408914:	sub	x19, x19, x1
  408918:	add	x21, x21, x1
  40891c:	b	40875c <tigetstr@plt+0x627c>
  408920:	stp	x29, x30, [sp, #-128]!
  408924:	mov	x29, sp
  408928:	stp	x19, x20, [sp, #16]
  40892c:	mov	w19, w1
  408930:	mov	x20, x3
  408934:	stp	x21, x22, [sp, #32]
  408938:	mov	x21, x2
  40893c:	mov	x22, x0
  408940:	str	x23, [sp, #48]
  408944:	add	x23, sp, #0x48
  408948:	mov	x1, x23
  40894c:	tbz	w19, #6, 408990 <tigetstr@plt+0x64b0>
  408950:	bl	402190 <gmtime_r@plt>
  408954:	cbz	x0, 408b18 <tigetstr@plt+0x6638>
  408958:	tbnz	w19, #0, 408ad8 <tigetstr@plt+0x65f8>
  40895c:	and	w0, w19, #0x3
  408960:	cmp	w0, #0x3
  408964:	b.eq	408998 <tigetstr@plt+0x64b8>  // b.none
  408968:	tbnz	w19, #1, 4089b8 <tigetstr@plt+0x64d8>
  40896c:	tbnz	w19, #3, 4089f0 <tigetstr@plt+0x6510>
  408970:	tbnz	w19, #4, 408aa0 <tigetstr@plt+0x65c0>
  408974:	tbnz	w19, #2, 408a30 <tigetstr@plt+0x6550>
  408978:	mov	w0, #0x0                   	// #0
  40897c:	ldp	x19, x20, [sp, #16]
  408980:	ldp	x21, x22, [sp, #32]
  408984:	ldr	x23, [sp, #48]
  408988:	ldp	x29, x30, [sp], #128
  40898c:	ret
  408990:	bl	401fc0 <localtime_r@plt>
  408994:	b	408954 <tigetstr@plt+0x6474>
  408998:	cbz	x20, 408a10 <tigetstr@plt+0x6530>
  40899c:	tst	x19, #0x20
  4089a0:	mov	w0, #0x54                  	// #84
  4089a4:	mov	w1, #0x20                  	// #32
  4089a8:	csel	w0, w0, w1, ne  // ne = any
  4089ac:	strb	w0, [x21], #1
  4089b0:	sub	x20, x20, #0x1
  4089b4:	tbz	w19, #1, 40896c <tigetstr@plt+0x648c>
  4089b8:	ldp	w5, w4, [sp, #72]
  4089bc:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  4089c0:	ldr	w3, [sp, #80]
  4089c4:	add	x2, x2, #0x5d0
  4089c8:	mov	x1, x20
  4089cc:	mov	x0, x21
  4089d0:	bl	402070 <snprintf@plt>
  4089d4:	tbnz	w0, #31, 408a10 <tigetstr@plt+0x6530>
  4089d8:	cmp	x20, w0, sxtw
  4089dc:	sxtw	x0, w0
  4089e0:	b.cc	408a10 <tigetstr@plt+0x6530>  // b.lo, b.ul, b.last
  4089e4:	sub	x20, x20, x0
  4089e8:	add	x21, x21, x0
  4089ec:	tbz	w19, #3, 408970 <tigetstr@plt+0x6490>
  4089f0:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  4089f4:	mov	x1, x20
  4089f8:	add	x2, x2, #0x5e0
  4089fc:	mov	x0, x21
  408a00:	mov	x3, #0x0                   	// #0
  408a04:	bl	402070 <snprintf@plt>
  408a08:	tbz	w0, #31, 408abc <tigetstr@plt+0x65dc>
  408a0c:	nop
  408a10:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408a14:	add	x1, x1, #0x5a8
  408a18:	mov	w2, #0x5                   	// #5
  408a1c:	mov	x0, #0x0                   	// #0
  408a20:	bl	4023c0 <dcgettext@plt>
  408a24:	bl	402390 <warnx@plt>
  408a28:	mov	w0, #0xffffffff            	// #-1
  408a2c:	b	40897c <tigetstr@plt+0x649c>
  408a30:	mov	x0, x23
  408a34:	bl	408500 <tigetstr@plt+0x6020>
  408a38:	mov	w3, #0x8889                	// #34953
  408a3c:	mov	w4, w0
  408a40:	movk	w3, #0x8888, lsl #16
  408a44:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  408a48:	mov	x0, x21
  408a4c:	mov	x1, x20
  408a50:	smull	x5, w4, w3
  408a54:	add	x2, x2, #0x5f0
  408a58:	lsr	x5, x5, #32
  408a5c:	add	w5, w4, w5
  408a60:	asr	w5, w5, #5
  408a64:	sub	w4, w5, w4, asr #31
  408a68:	smull	x3, w4, w3
  408a6c:	lsr	x3, x3, #32
  408a70:	add	w3, w4, w3
  408a74:	asr	w3, w3, #5
  408a78:	sub	w3, w3, w4, asr #31
  408a7c:	lsl	w5, w3, #4
  408a80:	sub	w5, w5, w3
  408a84:	subs	w4, w4, w5, lsl #2
  408a88:	cneg	w4, w4, mi  // mi = first
  408a8c:	bl	402070 <snprintf@plt>
  408a90:	tbnz	w0, #31, 408a10 <tigetstr@plt+0x6530>
  408a94:	cmp	x20, w0, sxtw
  408a98:	b.cs	408978 <tigetstr@plt+0x6498>  // b.hs, b.nlast
  408a9c:	b	408a10 <tigetstr@plt+0x6530>
  408aa0:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  408aa4:	mov	x1, x20
  408aa8:	add	x2, x2, #0x5e8
  408aac:	mov	x0, x21
  408ab0:	mov	x3, #0x0                   	// #0
  408ab4:	bl	402070 <snprintf@plt>
  408ab8:	tbnz	w0, #31, 408a10 <tigetstr@plt+0x6530>
  408abc:	cmp	x20, w0, sxtw
  408ac0:	sxtw	x0, w0
  408ac4:	b.cc	408a10 <tigetstr@plt+0x6530>  // b.lo, b.ul, b.last
  408ac8:	sub	x20, x20, x0
  408acc:	add	x21, x21, x0
  408ad0:	tbz	w19, #2, 408978 <tigetstr@plt+0x6498>
  408ad4:	b	408a30 <tigetstr@plt+0x6550>
  408ad8:	ldp	w5, w4, [sp, #84]
  408adc:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  408ae0:	ldrsw	x3, [sp, #92]
  408ae4:	add	x2, x2, #0x598
  408ae8:	mov	x1, x20
  408aec:	mov	x0, x21
  408af0:	add	x3, x3, #0x76c
  408af4:	add	w4, w4, #0x1
  408af8:	bl	402070 <snprintf@plt>
  408afc:	tbnz	w0, #31, 408a10 <tigetstr@plt+0x6530>
  408b00:	cmp	x20, w0, sxtw
  408b04:	sxtw	x0, w0
  408b08:	b.cc	408a10 <tigetstr@plt+0x6530>  // b.lo, b.ul, b.last
  408b0c:	sub	x20, x20, x0
  408b10:	add	x21, x21, x0
  408b14:	b	40895c <tigetstr@plt+0x647c>
  408b18:	mov	w2, #0x5                   	// #5
  408b1c:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408b20:	mov	x0, #0x0                   	// #0
  408b24:	add	x1, x1, #0x600
  408b28:	bl	4023c0 <dcgettext@plt>
  408b2c:	mov	x1, x22
  408b30:	bl	402390 <warnx@plt>
  408b34:	mov	w0, #0xffffffff            	// #-1
  408b38:	b	40897c <tigetstr@plt+0x649c>
  408b3c:	nop
  408b40:	stp	x29, x30, [sp, #-176]!
  408b44:	mov	x29, sp
  408b48:	stp	x21, x22, [sp, #32]
  408b4c:	mov	x21, x0
  408b50:	mov	x22, x3
  408b54:	ldr	x0, [x1]
  408b58:	stp	x19, x20, [sp, #16]
  408b5c:	mov	x19, x1
  408b60:	stp	x23, x24, [sp, #48]
  408b64:	mov	x20, x4
  408b68:	mov	w23, w2
  408b6c:	cbz	x0, 408c08 <tigetstr@plt+0x6728>
  408b70:	add	x24, sp, #0x40
  408b74:	mov	x0, x21
  408b78:	mov	x1, x24
  408b7c:	bl	401fc0 <localtime_r@plt>
  408b80:	add	x1, sp, #0x78
  408b84:	mov	x0, x19
  408b88:	bl	401fc0 <localtime_r@plt>
  408b8c:	ldr	w0, [sp, #92]
  408b90:	ldr	w1, [sp, #148]
  408b94:	cmp	w1, w0
  408b98:	ldr	w1, [sp, #84]
  408b9c:	ldr	w0, [sp, #140]
  408ba0:	b.eq	408be4 <tigetstr@plt+0x6704>  // b.none
  408ba4:	cmp	w1, w0
  408ba8:	b.ne	408bec <tigetstr@plt+0x670c>  // b.any
  408bac:	mov	x3, x24
  408bb0:	mov	x1, x20
  408bb4:	mov	x0, x22
  408bb8:	tbz	w23, #1, 408c18 <tigetstr@plt+0x6738>
  408bbc:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  408bc0:	add	x2, x2, #0x630
  408bc4:	bl	402010 <strftime@plt>
  408bc8:	cmp	w0, #0x0
  408bcc:	csetm	w0, le
  408bd0:	ldp	x19, x20, [sp, #16]
  408bd4:	ldp	x21, x22, [sp, #32]
  408bd8:	ldp	x23, x24, [sp, #48]
  408bdc:	ldp	x29, x30, [sp], #176
  408be0:	ret
  408be4:	cmp	w1, w0
  408be8:	b.eq	408c28 <tigetstr@plt+0x6748>  // b.none
  408bec:	mov	x3, x24
  408bf0:	mov	x1, x20
  408bf4:	mov	x0, x22
  408bf8:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  408bfc:	add	x2, x2, #0x648
  408c00:	bl	402010 <strftime@plt>
  408c04:	b	408bc8 <tigetstr@plt+0x66e8>
  408c08:	mov	x0, x19
  408c0c:	mov	x1, #0x0                   	// #0
  408c10:	bl	402180 <gettimeofday@plt>
  408c14:	b	408b70 <tigetstr@plt+0x6690>
  408c18:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  408c1c:	add	x2, x2, #0x640
  408c20:	bl	402010 <strftime@plt>
  408c24:	b	408bc8 <tigetstr@plt+0x66e8>
  408c28:	ldp	w4, w3, [sp, #68]
  408c2c:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  408c30:	mov	x0, x22
  408c34:	mov	x1, x20
  408c38:	add	x2, x2, #0x620
  408c3c:	bl	402070 <snprintf@plt>
  408c40:	tbnz	w0, #31, 408c60 <tigetstr@plt+0x6780>
  408c44:	cmp	x20, w0, sxtw
  408c48:	csetm	w0, cc  // cc = lo, ul, last
  408c4c:	ldp	x19, x20, [sp, #16]
  408c50:	ldp	x21, x22, [sp, #32]
  408c54:	ldp	x23, x24, [sp, #48]
  408c58:	ldp	x29, x30, [sp], #176
  408c5c:	ret
  408c60:	mov	w0, #0xffffffff            	// #-1
  408c64:	b	408bd0 <tigetstr@plt+0x66f0>
  408c68:	stp	x29, x30, [sp, #-80]!
  408c6c:	mov	x29, sp
  408c70:	add	x2, sp, #0x40
  408c74:	stp	x19, x20, [sp, #16]
  408c78:	mov	x20, x0
  408c7c:	mov	x19, x1
  408c80:	mov	w0, #0x1                   	// #1
  408c84:	mov	x1, #0x5413                	// #21523
  408c88:	stp	x21, x22, [sp, #32]
  408c8c:	bl	4024b0 <ioctl@plt>
  408c90:	cbz	w0, 408d2c <tigetstr@plt+0x684c>
  408c94:	mov	w21, #0x0                   	// #0
  408c98:	cbz	x20, 408d44 <tigetstr@plt+0x6864>
  408c9c:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  408ca0:	add	x0, x0, #0x798
  408ca4:	bl	402460 <getenv@plt>
  408ca8:	mov	x22, x0
  408cac:	cbz	x0, 408dc8 <tigetstr@plt+0x68e8>
  408cb0:	str	x23, [sp, #48]
  408cb4:	str	xzr, [sp, #72]
  408cb8:	bl	402450 <__errno_location@plt>
  408cbc:	mov	x23, x0
  408cc0:	add	x1, sp, #0x48
  408cc4:	mov	x0, x22
  408cc8:	mov	w2, #0xa                   	// #10
  408ccc:	str	wzr, [x23]
  408cd0:	bl	4022d0 <strtol@plt>
  408cd4:	ldr	w1, [x23]
  408cd8:	cbnz	w1, 408db8 <tigetstr@plt+0x68d8>
  408cdc:	ldr	x1, [sp, #72]
  408ce0:	cbz	x1, 408db8 <tigetstr@plt+0x68d8>
  408ce4:	ldrsb	w2, [x1]
  408ce8:	cmp	w2, #0x0
  408cec:	ccmp	x22, x1, #0x2, eq  // eq = none
  408cf0:	b.cs	408db8 <tigetstr@plt+0x68d8>  // b.hs, b.nlast
  408cf4:	sub	x2, x0, #0x1
  408cf8:	mov	x1, #0x7ffffffe            	// #2147483646
  408cfc:	cmp	x2, x1
  408d00:	b.hi	408db8 <tigetstr@plt+0x68d8>  // b.pmore
  408d04:	ldr	x23, [sp, #48]
  408d08:	str	w0, [x20]
  408d0c:	cbz	x19, 408d18 <tigetstr@plt+0x6838>
  408d10:	cbz	w21, 408d48 <tigetstr@plt+0x6868>
  408d14:	str	w21, [x19]
  408d18:	mov	w0, #0x0                   	// #0
  408d1c:	ldp	x19, x20, [sp, #16]
  408d20:	ldp	x21, x22, [sp, #32]
  408d24:	ldp	x29, x30, [sp], #80
  408d28:	ret
  408d2c:	ldrh	w21, [sp, #64]
  408d30:	cbz	x20, 408d0c <tigetstr@plt+0x682c>
  408d34:	ldrh	w0, [sp, #66]
  408d38:	cbz	w0, 408c9c <tigetstr@plt+0x67bc>
  408d3c:	str	w0, [x20]
  408d40:	b	408d0c <tigetstr@plt+0x682c>
  408d44:	cbz	x19, 408d18 <tigetstr@plt+0x6838>
  408d48:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  408d4c:	add	x0, x0, #0x7a0
  408d50:	bl	402460 <getenv@plt>
  408d54:	mov	x20, x0
  408d58:	cbz	x0, 408db0 <tigetstr@plt+0x68d0>
  408d5c:	str	xzr, [sp, #72]
  408d60:	bl	402450 <__errno_location@plt>
  408d64:	mov	x22, x0
  408d68:	add	x1, sp, #0x48
  408d6c:	mov	x0, x20
  408d70:	mov	w2, #0xa                   	// #10
  408d74:	str	wzr, [x22]
  408d78:	bl	4022d0 <strtol@plt>
  408d7c:	mov	x21, x0
  408d80:	ldr	w0, [x22]
  408d84:	cbnz	w0, 408db0 <tigetstr@plt+0x68d0>
  408d88:	ldr	x0, [sp, #72]
  408d8c:	cbz	x0, 408db0 <tigetstr@plt+0x68d0>
  408d90:	ldrsb	w1, [x0]
  408d94:	cmp	w1, #0x0
  408d98:	ccmp	x20, x0, #0x2, eq  // eq = none
  408d9c:	b.cs	408db0 <tigetstr@plt+0x68d0>  // b.hs, b.nlast
  408da0:	sub	x1, x21, #0x1
  408da4:	mov	x0, #0x7ffffffe            	// #2147483646
  408da8:	cmp	x1, x0
  408dac:	b.ls	408d14 <tigetstr@plt+0x6834>  // b.plast
  408db0:	mov	w21, #0xffffffff            	// #-1
  408db4:	b	408d14 <tigetstr@plt+0x6834>
  408db8:	mov	w0, #0xffffffff            	// #-1
  408dbc:	ldr	x23, [sp, #48]
  408dc0:	str	w0, [x20]
  408dc4:	b	408d0c <tigetstr@plt+0x682c>
  408dc8:	mov	w0, #0xffffffff            	// #-1
  408dcc:	str	w0, [x20]
  408dd0:	b	408d0c <tigetstr@plt+0x682c>
  408dd4:	nop
  408dd8:	stp	x29, x30, [sp, #-48]!
  408ddc:	mov	x1, #0x0                   	// #0
  408de0:	mov	x29, sp
  408de4:	str	x19, [sp, #16]
  408de8:	mov	w19, w0
  408dec:	add	x0, sp, #0x2c
  408df0:	str	wzr, [sp, #44]
  408df4:	bl	408c68 <tigetstr@plt+0x6788>
  408df8:	ldr	w0, [sp, #44]
  408dfc:	cmp	w0, #0x0
  408e00:	csel	w0, w0, w19, gt
  408e04:	ldr	x19, [sp, #16]
  408e08:	ldp	x29, x30, [sp], #48
  408e0c:	ret
  408e10:	stp	x29, x30, [sp, #-16]!
  408e14:	mov	w0, #0x0                   	// #0
  408e18:	mov	x29, sp
  408e1c:	bl	4023a0 <isatty@plt>
  408e20:	mov	w1, #0x0                   	// #0
  408e24:	cbz	w0, 408e34 <tigetstr@plt+0x6954>
  408e28:	mov	w0, w1
  408e2c:	ldp	x29, x30, [sp], #16
  408e30:	ret
  408e34:	mov	w0, #0x1                   	// #1
  408e38:	bl	4023a0 <isatty@plt>
  408e3c:	mov	w1, #0x1                   	// #1
  408e40:	cbnz	w0, 408e28 <tigetstr@plt+0x6948>
  408e44:	mov	w0, #0x2                   	// #2
  408e48:	bl	4023a0 <isatty@plt>
  408e4c:	cmp	w0, #0x0
  408e50:	mov	w1, #0xffffffea            	// #-22
  408e54:	mov	w0, #0x2                   	// #2
  408e58:	csel	w1, w1, w0, eq  // eq = none
  408e5c:	mov	w0, w1
  408e60:	ldp	x29, x30, [sp], #16
  408e64:	ret
  408e68:	stp	x29, x30, [sp, #-48]!
  408e6c:	mov	x29, sp
  408e70:	stp	x19, x20, [sp, #16]
  408e74:	mov	x20, x1
  408e78:	stp	x21, x22, [sp, #32]
  408e7c:	mov	x22, x0
  408e80:	mov	x21, x2
  408e84:	cbz	x1, 408e8c <tigetstr@plt+0x69ac>
  408e88:	str	xzr, [x1]
  408e8c:	cbz	x22, 408e94 <tigetstr@plt+0x69b4>
  408e90:	str	xzr, [x22]
  408e94:	cbz	x21, 408e9c <tigetstr@plt+0x69bc>
  408e98:	str	xzr, [x21]
  408e9c:	bl	408e10 <tigetstr@plt+0x6930>
  408ea0:	mov	w1, w0
  408ea4:	tbnz	w0, #31, 408f1c <tigetstr@plt+0x6a3c>
  408ea8:	bl	401fb0 <ttyname@plt>
  408eac:	mov	x19, x0
  408eb0:	cbz	x0, 408f48 <tigetstr@plt+0x6a68>
  408eb4:	cbz	x22, 408ebc <tigetstr@plt+0x69dc>
  408eb8:	str	x0, [x22]
  408ebc:	orr	x0, x20, x21
  408ec0:	cbz	x0, 408f30 <tigetstr@plt+0x6a50>
  408ec4:	mov	x0, x19
  408ec8:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  408ecc:	mov	x2, #0x5                   	// #5
  408ed0:	add	x1, x1, #0x7a8
  408ed4:	bl	402130 <strncmp@plt>
  408ed8:	cmp	w0, #0x0
  408edc:	add	x0, x19, #0x5
  408ee0:	csel	x19, x0, x19, eq  // eq = none
  408ee4:	cbz	x20, 408ef0 <tigetstr@plt+0x6a10>
  408ee8:	str	x19, [x20]
  408eec:	cbz	x21, 408f30 <tigetstr@plt+0x6a50>
  408ef0:	ldrsb	w20, [x19]
  408ef4:	cbz	w20, 408f30 <tigetstr@plt+0x6a50>
  408ef8:	bl	4022c0 <__ctype_b_loc@plt>
  408efc:	ldr	x1, [x0]
  408f00:	b	408f0c <tigetstr@plt+0x6a2c>
  408f04:	ldrsb	w20, [x19, #1]!
  408f08:	cbz	w20, 408f30 <tigetstr@plt+0x6a50>
  408f0c:	ldrh	w0, [x1, w20, sxtw #1]
  408f10:	tbz	w0, #11, 408f04 <tigetstr@plt+0x6a24>
  408f14:	mov	w1, #0x0                   	// #0
  408f18:	str	x19, [x21]
  408f1c:	mov	w0, w1
  408f20:	ldp	x19, x20, [sp, #16]
  408f24:	ldp	x21, x22, [sp, #32]
  408f28:	ldp	x29, x30, [sp], #48
  408f2c:	ret
  408f30:	mov	w1, #0x0                   	// #0
  408f34:	mov	w0, w1
  408f38:	ldp	x19, x20, [sp, #16]
  408f3c:	ldp	x21, x22, [sp, #32]
  408f40:	ldp	x29, x30, [sp], #48
  408f44:	ret
  408f48:	mov	w1, #0xffffffff            	// #-1
  408f4c:	b	408f1c <tigetstr@plt+0x6a3c>
  408f50:	stp	x29, x30, [sp, #-32]!
  408f54:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  408f58:	mov	x29, sp
  408f5c:	str	x19, [sp, #16]
  408f60:	mov	x19, x0
  408f64:	add	x0, x1, #0x8e8
  408f68:	bl	402460 <getenv@plt>
  408f6c:	cmp	x0, #0x0
  408f70:	mov	w1, #0xffffffea            	// #-22
  408f74:	str	x0, [x19]
  408f78:	csel	w0, w1, wzr, ne  // ne = any
  408f7c:	ldr	x19, [sp, #16]
  408f80:	ldp	x29, x30, [sp], #32
  408f84:	ret
  408f88:	stp	x29, x30, [sp, #-288]!
  408f8c:	mov	x10, x0
  408f90:	mov	w9, #0xffffffc8            	// #-56
  408f94:	mov	x29, sp
  408f98:	str	x19, [sp, #16]
  408f9c:	adrp	x19, 41d000 <tigetstr@plt+0x1ab20>
  408fa0:	add	x11, sp, #0xe0
  408fa4:	add	x0, sp, #0x120
  408fa8:	ldr	x19, [x19, #4048]
  408fac:	mov	w8, #0xffffff80            	// #-128
  408fb0:	stp	x0, x0, [sp, #64]
  408fb4:	str	x11, [sp, #80]
  408fb8:	stp	w9, w8, [sp, #88]
  408fbc:	ldp	x12, x13, [sp, #64]
  408fc0:	ldp	x8, x9, [sp, #80]
  408fc4:	ldr	x0, [x19]
  408fc8:	stp	x12, x13, [sp, #32]
  408fcc:	stp	x8, x9, [sp, #48]
  408fd0:	str	q0, [sp, #96]
  408fd4:	str	q1, [sp, #112]
  408fd8:	str	q2, [sp, #128]
  408fdc:	str	q3, [sp, #144]
  408fe0:	str	q4, [sp, #160]
  408fe4:	str	q5, [sp, #176]
  408fe8:	str	q6, [sp, #192]
  408fec:	str	q7, [sp, #208]
  408ff0:	stp	x1, x2, [sp, #232]
  408ff4:	mov	x1, x10
  408ff8:	add	x2, sp, #0x20
  408ffc:	stp	x3, x4, [sp, #248]
  409000:	stp	x5, x6, [sp, #264]
  409004:	str	x7, [sp, #280]
  409008:	bl	402420 <vfprintf@plt>
  40900c:	ldr	x1, [x19]
  409010:	mov	w0, #0xa                   	// #10
  409014:	bl	402030 <fputc@plt>
  409018:	ldr	x19, [sp, #16]
  40901c:	ldp	x29, x30, [sp], #288
  409020:	ret
  409024:	nop
  409028:	ldr	x0, [x0]
  40902c:	ldr	x1, [x1]
  409030:	b	4022a0 <strcmp@plt>
  409034:	nop
  409038:	stp	x29, x30, [sp, #-64]!
  40903c:	mov	w1, #0x1                   	// #1
  409040:	mov	x0, #0x0                   	// #0
  409044:	mov	x29, sp
  409048:	add	x2, sp, #0x3c
  40904c:	stp	x19, x20, [sp, #16]
  409050:	bl	401f60 <setupterm@plt>
  409054:	cbnz	w0, 409064 <tigetstr@plt+0x6b84>
  409058:	ldr	w19, [sp, #60]
  40905c:	cmp	w19, #0x1
  409060:	b.eq	4090d8 <tigetstr@plt+0x6bf8>  // b.none
  409064:	adrp	x0, 41e000 <tigetstr@plt+0x1bb20>
  409068:	ldr	w0, [x0, #1296]
  40906c:	and	w19, w0, #0x4
  409070:	tbnz	w0, #2, 409084 <tigetstr@plt+0x6ba4>
  409074:	mov	w0, w19
  409078:	ldp	x19, x20, [sp, #16]
  40907c:	ldp	x29, x30, [sp], #64
  409080:	ret
  409084:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  409088:	mov	w19, #0x0                   	// #0
  40908c:	ldr	x0, [x0, #4048]
  409090:	ldr	x20, [x0]
  409094:	bl	4020c0 <getpid@plt>
  409098:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  40909c:	mov	w2, w0
  4090a0:	add	x4, x4, #0x7b8
  4090a4:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  4090a8:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4090ac:	add	x3, x3, #0x7c0
  4090b0:	add	x1, x1, #0x7d0
  4090b4:	mov	x0, x20
  4090b8:	bl	402480 <fprintf@plt>
  4090bc:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  4090c0:	add	x0, x0, #0x808
  4090c4:	bl	408f88 <tigetstr@plt+0x6aa8>
  4090c8:	mov	w0, w19
  4090cc:	ldp	x19, x20, [sp, #16]
  4090d0:	ldp	x29, x30, [sp], #64
  4090d4:	ret
  4090d8:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  4090dc:	add	x0, x0, #0x7b0
  4090e0:	bl	402470 <tigetnum@plt>
  4090e4:	mov	w20, w0
  4090e8:	cmp	w0, #0x1
  4090ec:	b.le	409064 <tigetstr@plt+0x6b84>
  4090f0:	adrp	x0, 41e000 <tigetstr@plt+0x1bb20>
  4090f4:	ldr	w0, [x0, #1296]
  4090f8:	tbz	w0, #2, 409074 <tigetstr@plt+0x6b94>
  4090fc:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  409100:	str	x21, [sp, #32]
  409104:	ldr	x0, [x0, #4048]
  409108:	ldr	x21, [x0]
  40910c:	bl	4020c0 <getpid@plt>
  409110:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  409114:	mov	w2, w0
  409118:	add	x4, x4, #0x7b8
  40911c:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  409120:	add	x3, x3, #0x7c0
  409124:	mov	x0, x21
  409128:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40912c:	add	x1, x1, #0x7d0
  409130:	bl	402480 <fprintf@plt>
  409134:	mov	w1, w20
  409138:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40913c:	add	x0, x0, #0x7e0
  409140:	bl	408f88 <tigetstr@plt+0x6aa8>
  409144:	ldr	x21, [sp, #32]
  409148:	b	409074 <tigetstr@plt+0x6b94>
  40914c:	nop
  409150:	mov	x12, #0x10a0                	// #4256
  409154:	sub	sp, sp, x12
  409158:	mov	x2, #0xff0                 	// #4080
  40915c:	mov	w1, #0x0                   	// #0
  409160:	stp	x29, x30, [sp]
  409164:	mov	x29, sp
  409168:	stp	x19, x20, [sp, #16]
  40916c:	stp	x23, x24, [sp, #48]
  409170:	mov	x23, x0
  409174:	add	x0, sp, #0xb0
  409178:	stp	xzr, xzr, [sp, #160]
  40917c:	bl	402170 <memset@plt>
  409180:	cbz	x23, 40968c <tigetstr@plt+0x71ac>
  409184:	stp	x21, x22, [sp, #32]
  409188:	adrp	x21, 41e000 <tigetstr@plt+0x1bb20>
  40918c:	add	x0, x21, #0x510
  409190:	ldr	x0, [x0, #8]
  409194:	cbz	x0, 409680 <tigetstr@plt+0x71a0>
  409198:	ldrsb	w0, [x0]
  40919c:	cbz	w0, 409680 <tigetstr@plt+0x71a0>
  4091a0:	ldr	w0, [x21, #1296]
  4091a4:	tbnz	w0, #2, 4095cc <tigetstr@plt+0x70ec>
  4091a8:	mov	x0, x23
  4091ac:	bl	402000 <opendir@plt>
  4091b0:	mov	x22, x0
  4091b4:	cbz	x0, 409620 <tigetstr@plt+0x7140>
  4091b8:	add	x0, x21, #0x510
  4091bc:	stp	x25, x26, [sp, #64]
  4091c0:	add	x19, x0, #0x8
  4091c4:	stp	x27, x28, [sp, #80]
  4091c8:	ldr	x0, [x0, #8]
  4091cc:	str	xzr, [sp, #104]
  4091d0:	bl	401f10 <strlen@plt>
  4091d4:	str	x0, [sp, #112]
  4091d8:	ldr	x1, [x19, #8]
  4091dc:	cbz	x1, 4091ec <tigetstr@plt+0x6d0c>
  4091e0:	mov	x0, x1
  4091e4:	bl	401f10 <strlen@plt>
  4091e8:	str	x0, [sp, #104]
  4091ec:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  4091f0:	adrp	x24, 40b000 <tigetstr@plt+0x8b20>
  4091f4:	add	x25, x0, #0x840
  4091f8:	add	x0, x24, #0x830
  4091fc:	str	x0, [sp, #96]
  409200:	add	x0, sp, #0xa0
  409204:	str	x0, [sp, #152]
  409208:	mov	x0, x22
  40920c:	bl	4021d0 <readdir@plt>
  409210:	cbz	x0, 409378 <tigetstr@plt+0x6e98>
  409214:	ldrsb	w1, [x0, #19]
  409218:	cmp	w1, #0x2e
  40921c:	b.eq	409208 <tigetstr@plt+0x6d28>  // b.none
  409220:	ldrb	w2, [x0, #18]
  409224:	ands	w3, w2, #0xfffffff7
  409228:	ccmp	w2, #0xa, #0x4, ne  // ne = any
  40922c:	b.ne	409208 <tigetstr@plt+0x6d28>  // b.any
  409230:	add	x19, x0, #0x13
  409234:	cbz	w1, 409208 <tigetstr@plt+0x6d28>
  409238:	mov	x0, x19
  40923c:	bl	401f10 <strlen@plt>
  409240:	cmp	x0, #0x1, lsl #12
  409244:	b.hi	409208 <tigetstr@plt+0x6d28>  // b.pmore
  409248:	mov	x0, x19
  40924c:	mov	w1, #0x2e                  	// #46
  409250:	bl	402220 <strrchr@plt>
  409254:	ldr	w20, [x21, #1296]
  409258:	mov	x28, x0
  40925c:	and	w20, w20, #0x4
  409260:	cbz	x0, 4093b4 <tigetstr@plt+0x6ed4>
  409264:	add	x28, x0, #0x1
  409268:	mov	x1, x25
  40926c:	mov	x0, x28
  409270:	bl	4022a0 <strcmp@plt>
  409274:	mov	w27, w0
  409278:	cbz	w0, 409290 <tigetstr@plt+0x6db0>
  40927c:	ldr	x1, [sp, #96]
  409280:	mov	x0, x28
  409284:	mov	w27, #0x1                   	// #1
  409288:	bl	4022a0 <strcmp@plt>
  40928c:	cbnz	w0, 4095a8 <tigetstr@plt+0x70c8>
  409290:	cmp	x28, x19
  409294:	b.eq	409694 <tigetstr@plt+0x71b4>  // b.none
  409298:	mov	x0, x19
  40929c:	mov	w1, #0x40                  	// #64
  4092a0:	bl	402360 <strchr@plt>
  4092a4:	cbz	x0, 409460 <tigetstr@plt+0x6f80>
  4092a8:	add	x7, x0, #0x1
  4092ac:	cmp	x0, x19
  4092b0:	sub	x5, x28, x7
  4092b4:	sub	x6, x5, #0x1
  4092b8:	b.eq	40964c <tigetstr@plt+0x716c>  // b.none
  4092bc:	sub	x9, x7, x19
  4092c0:	mov	x28, x19
  4092c4:	sub	x9, x9, #0x1
  4092c8:	mov	w26, #0x1f                  	// #31
  4092cc:	sxtw	x24, w27
  4092d0:	cbnz	w20, 4093e0 <tigetstr@plt+0x6f00>
  4092d4:	add	x0, x21, #0x510
  4092d8:	add	x1, x0, x24, lsl #2
  4092dc:	ldr	w1, [x1, #64]
  4092e0:	cmp	w26, w1
  4092e4:	b.lt	409208 <tigetstr@plt+0x6d28>  // b.tstop
  4092e8:	cbz	x9, 409310 <tigetstr@plt+0x6e30>
  4092ec:	ldr	x2, [sp, #112]
  4092f0:	stp	x7, x6, [sp, #120]
  4092f4:	cmp	x2, x9
  4092f8:	b.ne	409208 <tigetstr@plt+0x6d28>  // b.any
  4092fc:	ldr	x1, [x0, #8]
  409300:	mov	x0, x28
  409304:	bl	402130 <strncmp@plt>
  409308:	ldp	x7, x6, [sp, #120]
  40930c:	cbnz	w0, 409208 <tigetstr@plt+0x6d28>
  409310:	cbz	x6, 409340 <tigetstr@plt+0x6e60>
  409314:	ldr	x0, [sp, #104]
  409318:	cmp	x0, #0x0
  40931c:	ccmp	x0, x6, #0x0, ne  // ne = any
  409320:	b.ne	409208 <tigetstr@plt+0x6d28>  // b.any
  409324:	add	x1, x21, #0x510
  409328:	mov	x2, x0
  40932c:	mov	x0, x7
  409330:	ldr	x1, [x1, #16]
  409334:	bl	402130 <strncmp@plt>
  409338:	cbnz	w0, 409208 <tigetstr@plt+0x6d28>
  40933c:	nop
  409340:	ldr	w0, [x21, #1296]
  409344:	tbnz	w0, #2, 409524 <tigetstr@plt+0x7044>
  409348:	add	x0, x21, #0x510
  40934c:	cmp	w27, #0x2
  409350:	add	x0, x0, x24, lsl #2
  409354:	str	w26, [x0, #64]
  409358:	b.ne	409208 <tigetstr@plt+0x6d28>  // b.any
  40935c:	ldr	x0, [sp, #152]
  409360:	mov	x1, x19
  409364:	mov	x2, #0x1000                	// #4096
  409368:	bl	4023e0 <strncpy@plt>
  40936c:	mov	x0, x22
  409370:	bl	4021d0 <readdir@plt>
  409374:	cbnz	x0, 409214 <tigetstr@plt+0x6d34>
  409378:	ldrsb	w0, [sp, #160]
  40937c:	cbnz	w0, 4094ec <tigetstr@plt+0x700c>
  409380:	mov	w19, #0x0                   	// #0
  409384:	mov	x0, x22
  409388:	bl	402200 <closedir@plt>
  40938c:	ldp	x21, x22, [sp, #32]
  409390:	ldp	x25, x26, [sp, #64]
  409394:	ldp	x27, x28, [sp, #80]
  409398:	mov	w0, w19
  40939c:	mov	x12, #0x10a0                	// #4256
  4093a0:	ldp	x29, x30, [sp]
  4093a4:	ldp	x19, x20, [sp, #16]
  4093a8:	ldp	x23, x24, [sp, #48]
  4093ac:	add	sp, sp, x12
  4093b0:	ret
  4093b4:	mov	x1, x25
  4093b8:	mov	x0, x19
  4093bc:	bl	4022a0 <strcmp@plt>
  4093c0:	mov	w27, w0
  4093c4:	cbnz	w0, 40947c <tigetstr@plt+0x6f9c>
  4093c8:	sxtw	x24, w27
  4093cc:	mov	x7, #0x0                   	// #0
  4093d0:	mov	x6, #0x0                   	// #0
  4093d4:	mov	x9, #0x0                   	// #0
  4093d8:	mov	w26, #0x1                   	// #1
  4093dc:	cbz	w20, 4092d4 <tigetstr@plt+0x6df4>
  4093e0:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  4093e4:	stp	x7, x6, [sp, #120]
  4093e8:	ldr	x0, [x0, #4048]
  4093ec:	str	x9, [sp, #144]
  4093f0:	ldr	x20, [x0]
  4093f4:	bl	4020c0 <getpid@plt>
  4093f8:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  4093fc:	mov	w2, w0
  409400:	add	x4, x4, #0x7b8
  409404:	mov	x0, x20
  409408:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  40940c:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  409410:	add	x3, x3, #0x7c0
  409414:	add	x1, x1, #0x7d0
  409418:	bl	402480 <fprintf@plt>
  40941c:	add	x1, x21, #0x510
  409420:	mov	x5, x28
  409424:	add	x1, x1, x24, lsl #2
  409428:	mov	w2, w26
  40942c:	ldp	x7, x6, [sp, #120]
  409430:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  409434:	ldr	w3, [x1, #64]
  409438:	add	x0, x0, #0x878
  40943c:	ldr	x9, [sp, #144]
  409440:	mov	x1, x19
  409444:	str	x9, [sp, #120]
  409448:	mov	x4, x9
  40944c:	str	x7, [sp, #136]
  409450:	bl	408f88 <tigetstr@plt+0x6aa8>
  409454:	ldp	x9, x6, [sp, #120]
  409458:	ldr	x7, [sp, #136]
  40945c:	b	4092d4 <tigetstr@plt+0x6df4>
  409460:	sub	x5, x28, x19
  409464:	mov	x7, #0x0                   	// #0
  409468:	sub	x9, x5, #0x1
  40946c:	mov	x28, x19
  409470:	mov	x6, #0x0                   	// #0
  409474:	mov	w26, #0x15                  	// #21
  409478:	b	4092cc <tigetstr@plt+0x6dec>
  40947c:	ldr	x1, [sp, #96]
  409480:	mov	x0, x19
  409484:	bl	4022a0 <strcmp@plt>
  409488:	cbz	w0, 409668 <tigetstr@plt+0x7188>
  40948c:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  409490:	mov	x0, x19
  409494:	add	x1, x1, #0x838
  409498:	bl	4022a0 <strcmp@plt>
  40949c:	cbz	w0, 4096ac <tigetstr@plt+0x71cc>
  4094a0:	cbz	w20, 409208 <tigetstr@plt+0x6d28>
  4094a4:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  4094a8:	ldr	x0, [x0, #4048]
  4094ac:	ldr	x20, [x0]
  4094b0:	bl	4020c0 <getpid@plt>
  4094b4:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  4094b8:	mov	w2, w0
  4094bc:	add	x4, x4, #0x7b8
  4094c0:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  4094c4:	add	x3, x3, #0x7c0
  4094c8:	mov	x0, x20
  4094cc:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4094d0:	add	x1, x1, #0x7d0
  4094d4:	bl	402480 <fprintf@plt>
  4094d8:	mov	x1, x19
  4094dc:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  4094e0:	add	x0, x0, #0x860
  4094e4:	bl	408f88 <tigetstr@plt+0x6aa8>
  4094e8:	b	409208 <tigetstr@plt+0x6d28>
  4094ec:	mov	x4, #0x1040                	// #4160
  4094f0:	add	x4, sp, x4
  4094f4:	add	x0, x21, #0x510
  4094f8:	mov	x2, x23
  4094fc:	add	x0, x0, #0x18
  409500:	add	x3, sp, #0xa0
  409504:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  409508:	mov	w19, #0xfffffff4            	// #-12
  40950c:	add	x1, x1, #0x8d8
  409510:	strb	wzr, [x4, #95]
  409514:	bl	402050 <asprintf@plt>
  409518:	cmp	w0, #0x0
  40951c:	b.gt	409380 <tigetstr@plt+0x6ea0>
  409520:	b	409384 <tigetstr@plt+0x6ea4>
  409524:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  409528:	ldr	x0, [x0, #4048]
  40952c:	ldr	x20, [x0]
  409530:	bl	4020c0 <getpid@plt>
  409534:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  409538:	mov	w2, w0
  40953c:	add	x4, x4, #0x7b8
  409540:	mov	x0, x20
  409544:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  409548:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40954c:	add	x3, x3, #0x7c0
  409550:	add	x1, x1, #0x7d0
  409554:	bl	402480 <fprintf@plt>
  409558:	cmp	w27, #0x2
  40955c:	b.eq	40965c <tigetstr@plt+0x717c>  // b.none
  409560:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  409564:	add	x1, x0, #0x840
  409568:	ldr	x0, [sp, #96]
  40956c:	cmp	w27, #0x0
  409570:	csel	x1, x0, x1, ne  // ne = any
  409574:	add	x2, x21, #0x510
  409578:	mov	w3, w26
  40957c:	add	x2, x2, x24, lsl #2
  409580:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  409584:	add	x0, x0, #0x8b8
  409588:	ldr	w2, [x2, #64]
  40958c:	bl	408f88 <tigetstr@plt+0x6aa8>
  409590:	add	x0, x21, #0x510
  409594:	cmp	w27, #0x2
  409598:	add	x0, x0, x24, lsl #2
  40959c:	str	w26, [x0, #64]
  4095a0:	b.ne	409208 <tigetstr@plt+0x6d28>  // b.any
  4095a4:	b	40935c <tigetstr@plt+0x6e7c>
  4095a8:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4095ac:	mov	x0, x28
  4095b0:	add	x1, x1, #0x838
  4095b4:	mov	w27, #0x2                   	// #2
  4095b8:	bl	4022a0 <strcmp@plt>
  4095bc:	cbz	w0, 409290 <tigetstr@plt+0x6db0>
  4095c0:	mov	x19, x28
  4095c4:	cbz	w20, 409208 <tigetstr@plt+0x6d28>
  4095c8:	b	4094a4 <tigetstr@plt+0x6fc4>
  4095cc:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  4095d0:	ldr	x0, [x0, #4048]
  4095d4:	ldr	x19, [x0]
  4095d8:	bl	4020c0 <getpid@plt>
  4095dc:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  4095e0:	mov	w2, w0
  4095e4:	add	x4, x4, #0x7b8
  4095e8:	mov	x0, x19
  4095ec:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  4095f0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4095f4:	add	x3, x3, #0x7c0
  4095f8:	add	x1, x1, #0x7d0
  4095fc:	bl	402480 <fprintf@plt>
  409600:	mov	x1, x23
  409604:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  409608:	add	x0, x0, #0x848
  40960c:	bl	408f88 <tigetstr@plt+0x6aa8>
  409610:	mov	x0, x23
  409614:	bl	402000 <opendir@plt>
  409618:	mov	x22, x0
  40961c:	cbnz	x0, 4091b8 <tigetstr@plt+0x6cd8>
  409620:	bl	402450 <__errno_location@plt>
  409624:	ldr	w19, [x0]
  409628:	mov	x12, #0x10a0                	// #4256
  40962c:	neg	w19, w19
  409630:	mov	w0, w19
  409634:	ldp	x29, x30, [sp]
  409638:	ldp	x19, x20, [sp, #16]
  40963c:	ldp	x21, x22, [sp, #32]
  409640:	ldp	x23, x24, [sp, #48]
  409644:	add	sp, sp, x12
  409648:	ret
  40964c:	mov	w26, #0xb                   	// #11
  409650:	mov	x9, #0x0                   	// #0
  409654:	mov	x28, #0x0                   	// #0
  409658:	b	4092cc <tigetstr@plt+0x6dec>
  40965c:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  409660:	add	x1, x1, #0x838
  409664:	b	409574 <tigetstr@plt+0x7094>
  409668:	mov	w27, #0x1                   	// #1
  40966c:	mov	x7, #0x0                   	// #0
  409670:	mov	w26, w27
  409674:	mov	x6, #0x0                   	// #0
  409678:	mov	x9, #0x0                   	// #0
  40967c:	b	4092cc <tigetstr@plt+0x6dec>
  409680:	mov	w19, #0xffffffea            	// #-22
  409684:	ldp	x21, x22, [sp, #32]
  409688:	b	409398 <tigetstr@plt+0x6eb8>
  40968c:	mov	w19, #0xffffffea            	// #-22
  409690:	b	409398 <tigetstr@plt+0x6eb8>
  409694:	mov	x6, #0x0                   	// #0
  409698:	mov	x9, #0x0                   	// #0
  40969c:	mov	x7, #0x0                   	// #0
  4096a0:	mov	x28, #0x0                   	// #0
  4096a4:	mov	w26, #0x1                   	// #1
  4096a8:	b	4092cc <tigetstr@plt+0x6dec>
  4096ac:	mov	x7, #0x0                   	// #0
  4096b0:	mov	x6, #0x0                   	// #0
  4096b4:	mov	x9, #0x0                   	// #0
  4096b8:	mov	w27, #0x2                   	// #2
  4096bc:	mov	w26, #0x1                   	// #1
  4096c0:	b	4092cc <tigetstr@plt+0x6dec>
  4096c4:	nop
  4096c8:	mov	x12, #0x1020                	// #4128
  4096cc:	sub	sp, sp, x12
  4096d0:	adrp	x0, 40a000 <tigetstr@plt+0x7b20>
  4096d4:	add	x0, x0, #0x8e8
  4096d8:	stp	x29, x30, [sp]
  4096dc:	mov	x29, sp
  4096e0:	stp	x19, x20, [sp, #16]
  4096e4:	bl	402460 <getenv@plt>
  4096e8:	adrp	x19, 41e000 <tigetstr@plt+0x1bb20>
  4096ec:	mov	x2, x0
  4096f0:	add	x1, x19, #0x510
  4096f4:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  4096f8:	add	x0, x0, #0x8e0
  4096fc:	str	x2, [x1, #16]
  409700:	bl	402460 <getenv@plt>
  409704:	cbz	x0, 409770 <tigetstr@plt+0x7290>
  409708:	add	x20, sp, #0x20
  40970c:	mov	x3, x0
  409710:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  409714:	mov	x0, x20
  409718:	add	x2, x2, #0x8f0
  40971c:	mov	x1, #0x1000                	// #4096
  409720:	bl	402070 <snprintf@plt>
  409724:	mov	x0, x20
  409728:	bl	409150 <tigetstr@plt+0x6c70>
  40972c:	cmn	w0, #0xd
  409730:	b.eq	409740 <tigetstr@plt+0x7260>  // b.none
  409734:	add	w1, w0, #0x2
  409738:	cmp	w1, #0x1
  40973c:	b.hi	40974c <tigetstr@plt+0x726c>  // b.pmore
  409740:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  409744:	add	x0, x0, #0x910
  409748:	bl	409150 <tigetstr@plt+0x6c70>
  40974c:	add	x19, x19, #0x510
  409750:	mov	x12, #0x1020                	// #4128
  409754:	ldp	x29, x30, [sp]
  409758:	ldrb	w1, [x19, #60]
  40975c:	orr	w1, w1, #0x8
  409760:	strb	w1, [x19, #60]
  409764:	ldp	x19, x20, [sp, #16]
  409768:	add	sp, sp, x12
  40976c:	ret
  409770:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  409774:	add	x0, x0, #0x908
  409778:	bl	402460 <getenv@plt>
  40977c:	mov	x3, x0
  409780:	cbz	x0, 409740 <tigetstr@plt+0x7260>
  409784:	add	x20, sp, #0x20
  409788:	adrp	x2, 40b000 <tigetstr@plt+0x8b20>
  40978c:	mov	x0, x20
  409790:	add	x2, x2, #0x928
  409794:	mov	x1, #0x1000                	// #4096
  409798:	bl	402070 <snprintf@plt>
  40979c:	b	409724 <tigetstr@plt+0x7244>
  4097a0:	mov	x12, #0x2190                	// #8592
  4097a4:	sub	sp, sp, x12
  4097a8:	stp	x29, x30, [sp]
  4097ac:	mov	x29, sp
  4097b0:	stp	x19, x20, [sp, #16]
  4097b4:	stp	x21, x22, [sp, #32]
  4097b8:	adrp	x21, 41e000 <tigetstr@plt+0x1bb20>
  4097bc:	add	x19, x21, #0x510
  4097c0:	add	x19, x19, #0x8
  4097c4:	ldrb	w0, [x19, #52]
  4097c8:	tbz	w0, #3, 409ba0 <tigetstr@plt+0x76c0>
  4097cc:	orr	w0, w0, #0x4
  4097d0:	strb	w0, [x19, #52]
  4097d4:	add	x19, x21, #0x510
  4097d8:	add	x19, x19, #0x8
  4097dc:	ldr	x0, [x19, #16]
  4097e0:	cbz	x0, 409bc8 <tigetstr@plt+0x76e8>
  4097e4:	ldr	w1, [x21, #1296]
  4097e8:	tbnz	w1, #3, 409abc <tigetstr@plt+0x75dc>
  4097ec:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4097f0:	add	x19, sp, #0x190
  4097f4:	add	x1, x1, #0x968
  4097f8:	bl	4020e0 <fopen@plt>
  4097fc:	mov	x20, x0
  409800:	cbz	x0, 409b1c <tigetstr@plt+0x763c>
  409804:	adrp	x22, 40b000 <tigetstr@plt+0x8b20>
  409808:	add	x22, x22, #0x970
  40980c:	stp	x23, x24, [sp, #48]
  409810:	add	x23, sp, #0x108
  409814:	add	x24, sp, #0x80
  409818:	stp	x25, x26, [sp, #64]
  40981c:	add	x25, sp, #0x78
  409820:	mov	x2, x20
  409824:	mov	x0, x19
  409828:	mov	w1, #0x2000                	// #8192
  40982c:	bl	402490 <fgets@plt>
  409830:	cbz	x0, 409a20 <tigetstr@plt+0x7540>
  409834:	mov	x0, x19
  409838:	mov	w1, #0xa                   	// #10
  40983c:	bl	402360 <strchr@plt>
  409840:	cbz	x0, 409a80 <tigetstr@plt+0x75a0>
  409844:	strb	wzr, [x0]
  409848:	bl	4022c0 <__ctype_b_loc@plt>
  40984c:	mov	x26, x0
  409850:	ldrsb	w1, [sp, #400]
  409854:	ldr	x2, [x0]
  409858:	ldrh	w0, [x2, w1, sxtw #1]
  40985c:	tbz	w0, #0, 409ab4 <tigetstr@plt+0x75d4>
  409860:	mov	x0, x19
  409864:	nop
  409868:	ldrsb	w1, [x0, #1]!
  40986c:	ldrh	w3, [x2, w1, sxtw #1]
  409870:	tbnz	w3, #0, 409868 <tigetstr@plt+0x7388>
  409874:	cmp	w1, #0x23
  409878:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40987c:	b.eq	409820 <tigetstr@plt+0x7340>  // b.none
  409880:	mov	x3, x23
  409884:	mov	x2, x24
  409888:	mov	x1, x22
  40988c:	bl	4023d0 <__isoc99_sscanf@plt>
  409890:	cmp	w0, #0x2
  409894:	b.ne	409820 <tigetstr@plt+0x7340>  // b.any
  409898:	ldrsb	w0, [sp, #128]
  40989c:	cbz	w0, 409820 <tigetstr@plt+0x7340>
  4098a0:	ldrsb	w0, [sp, #264]
  4098a4:	cbz	w0, 409820 <tigetstr@plt+0x7340>
  4098a8:	ldr	w1, [x21, #1296]
  4098ac:	stp	x27, x28, [sp, #80]
  4098b0:	str	xzr, [sp, #120]
  4098b4:	tbnz	w1, #3, 409c50 <tigetstr@plt+0x7770>
  4098b8:	str	xzr, [sp, #120]
  4098bc:	cmp	w0, #0x5c
  4098c0:	b.eq	4098d0 <tigetstr@plt+0x73f0>  // b.none
  4098c4:	ldr	x1, [x26]
  4098c8:	ldrh	w0, [x1, w0, sxtw #1]
  4098cc:	tbnz	w0, #10, 409d30 <tigetstr@plt+0x7850>
  4098d0:	mov	x2, x23
  4098d4:	mov	x0, x25
  4098d8:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  4098dc:	add	x1, x1, #0x9f0
  4098e0:	bl	402050 <asprintf@plt>
  4098e4:	mov	w4, w0
  4098e8:	cmp	w0, #0x0
  4098ec:	b.le	409d50 <tigetstr@plt+0x7870>
  4098f0:	ldr	x27, [sp, #120]
  4098f4:	mov	x1, x27
  4098f8:	cbz	x27, 4099ac <tigetstr@plt+0x74cc>
  4098fc:	ldrsb	w2, [x27]
  409900:	cbz	w2, 409998 <tigetstr@plt+0x74b8>
  409904:	mov	x3, x27
  409908:	mov	w14, #0x1b                  	// #27
  40990c:	mov	w13, #0x5c                  	// #92
  409910:	mov	w12, #0xd                   	// #13
  409914:	mov	w11, #0x9                   	// #9
  409918:	mov	w10, #0xb                   	// #11
  40991c:	mov	w9, #0xc                   	// #12
  409920:	mov	w8, #0xa                   	// #10
  409924:	mov	w7, #0x20                  	// #32
  409928:	mov	w6, #0x7                   	// #7
  40992c:	mov	w5, #0x8                   	// #8
  409930:	b	409948 <tigetstr@plt+0x7468>
  409934:	mov	x1, x3
  409938:	strb	w2, [x27], #1
  40993c:	add	x3, x1, #0x1
  409940:	ldrsb	w2, [x1, #1]
  409944:	cbz	w2, 409994 <tigetstr@plt+0x74b4>
  409948:	cmp	w2, #0x5c
  40994c:	b.ne	409934 <tigetstr@plt+0x7454>  // b.any
  409950:	ldrsb	w1, [x3, #1]
  409954:	cmp	w1, #0x65
  409958:	b.eq	409cf4 <tigetstr@plt+0x7814>  // b.none
  40995c:	b.gt	409b5c <tigetstr@plt+0x767c>
  409960:	cmp	w1, #0x5f
  409964:	b.eq	409ce8 <tigetstr@plt+0x7808>  // b.none
  409968:	b.gt	409b40 <tigetstr@plt+0x7660>
  40996c:	cmp	w1, #0x3f
  409970:	b.eq	409b34 <tigetstr@plt+0x7654>  // b.none
  409974:	cmp	w1, #0x5c
  409978:	b.ne	409b2c <tigetstr@plt+0x764c>  // b.any
  40997c:	add	x1, x3, #0x1
  409980:	strb	w2, [x27], #1
  409984:	nop
  409988:	ldrsb	w2, [x1, #1]
  40998c:	add	x3, x1, #0x1
  409990:	cbnz	w2, 409948 <tigetstr@plt+0x7468>
  409994:	ldr	x1, [sp, #120]
  409998:	sub	x1, x27, x1
  40999c:	cmp	x1, w4, sxtw
  4099a0:	b.gt	409df0 <tigetstr@plt+0x7910>
  4099a4:	strb	wzr, [x27]
  4099a8:	ldr	x27, [sp, #120]
  4099ac:	ldrsb	x1, [x27]
  4099b0:	ldr	x0, [x26]
  4099b4:	ldrh	w0, [x0, x1, lsl #1]
  4099b8:	tbnz	w0, #10, 409c18 <tigetstr@plt+0x7738>
  4099bc:	add	x26, x21, #0x510
  4099c0:	ldp	x2, x28, [x26, #32]
  4099c4:	add	x26, x26, #0x8
  4099c8:	ldr	x0, [x26, #40]
  4099cc:	cmp	x28, x0
  4099d0:	b.eq	409d00 <tigetstr@plt+0x7820>  // b.none
  4099d4:	lsl	x1, x28, #4
  4099d8:	mov	x0, x24
  4099dc:	add	x26, x2, x1
  4099e0:	stp	x2, x1, [sp, #96]
  4099e4:	str	x27, [x26, #8]
  4099e8:	bl	4021f0 <strdup@plt>
  4099ec:	ldp	x2, x1, [sp, #96]
  4099f0:	str	x0, [x2, x1]
  4099f4:	cbz	x0, 409dd0 <tigetstr@plt+0x78f0>
  4099f8:	add	x0, x21, #0x510
  4099fc:	add	x28, x28, #0x1
  409a00:	mov	x2, x20
  409a04:	mov	w1, #0x2000                	// #8192
  409a08:	str	x28, [x0, #40]
  409a0c:	mov	x0, x19
  409a10:	ldp	x27, x28, [sp, #80]
  409a14:	bl	402490 <fgets@plt>
  409a18:	cbnz	x0, 409834 <tigetstr@plt+0x7354>
  409a1c:	nop
  409a20:	mov	w22, #0x0                   	// #0
  409a24:	mov	x0, x20
  409a28:	bl	4020b0 <fclose@plt>
  409a2c:	ldp	x23, x24, [sp, #48]
  409a30:	ldp	x25, x26, [sp, #64]
  409a34:	add	x19, x21, #0x510
  409a38:	add	x19, x19, #0x8
  409a3c:	ldr	x1, [x19, #32]
  409a40:	cbz	x1, 409a64 <tigetstr@plt+0x7584>
  409a44:	ldr	w0, [x21, #1296]
  409a48:	tbnz	w0, #3, 409bd0 <tigetstr@plt+0x76f0>
  409a4c:	add	x21, x21, #0x510
  409a50:	adrp	x3, 409000 <tigetstr@plt+0x6b20>
  409a54:	mov	x2, #0x10                  	// #16
  409a58:	add	x3, x3, #0x28
  409a5c:	ldr	x0, [x21, #32]
  409a60:	bl	402040 <qsort@plt>
  409a64:	mov	w0, w22
  409a68:	mov	x12, #0x2190                	// #8592
  409a6c:	ldp	x29, x30, [sp]
  409a70:	ldp	x19, x20, [sp, #16]
  409a74:	ldp	x21, x22, [sp, #32]
  409a78:	add	sp, sp, x12
  409a7c:	ret
  409a80:	mov	x0, x20
  409a84:	bl	402260 <feof@plt>
  409a88:	cbz	w0, 409c40 <tigetstr@plt+0x7760>
  409a8c:	mov	x0, x19
  409a90:	bl	401f10 <strlen@plt>
  409a94:	add	x0, x19, x0
  409a98:	strb	wzr, [x0]
  409a9c:	bl	4022c0 <__ctype_b_loc@plt>
  409aa0:	mov	x26, x0
  409aa4:	ldrsb	w1, [sp, #400]
  409aa8:	ldr	x2, [x0]
  409aac:	ldrh	w0, [x2, w1, sxtw #1]
  409ab0:	tbnz	w0, #0, 409860 <tigetstr@plt+0x7380>
  409ab4:	mov	x0, x19
  409ab8:	b	409874 <tigetstr@plt+0x7394>
  409abc:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  409ac0:	ldr	x0, [x0, #4048]
  409ac4:	ldr	x20, [x0]
  409ac8:	bl	4020c0 <getpid@plt>
  409acc:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  409ad0:	mov	w2, w0
  409ad4:	add	x4, x4, #0x948
  409ad8:	mov	x0, x20
  409adc:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  409ae0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  409ae4:	add	x3, x3, #0x7c0
  409ae8:	add	x1, x1, #0x7d0
  409aec:	bl	402480 <fprintf@plt>
  409af0:	ldr	x1, [x19, #16]
  409af4:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  409af8:	add	x0, x0, #0x950
  409afc:	bl	408f88 <tigetstr@plt+0x6aa8>
  409b00:	ldr	x0, [x19, #16]
  409b04:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  409b08:	add	x19, sp, #0x190
  409b0c:	add	x1, x1, #0x968
  409b10:	bl	4020e0 <fopen@plt>
  409b14:	mov	x20, x0
  409b18:	cbnz	x0, 409804 <tigetstr@plt+0x7324>
  409b1c:	bl	402450 <__errno_location@plt>
  409b20:	ldr	w22, [x0]
  409b24:	neg	w22, w22
  409b28:	b	409a34 <tigetstr@plt+0x7554>
  409b2c:	cmp	w1, #0x23
  409b30:	b.ne	409cc0 <tigetstr@plt+0x77e0>  // b.any
  409b34:	strb	w1, [x27], #1
  409b38:	add	x1, x3, #0x1
  409b3c:	b	409988 <tigetstr@plt+0x74a8>
  409b40:	cmp	w1, #0x61
  409b44:	b.eq	409ca8 <tigetstr@plt+0x77c8>  // b.none
  409b48:	cmp	w1, #0x62
  409b4c:	b.ne	409cc0 <tigetstr@plt+0x77e0>  // b.any
  409b50:	add	x1, x3, #0x1
  409b54:	strb	w5, [x27], #1
  409b58:	b	409988 <tigetstr@plt+0x74a8>
  409b5c:	cmp	w1, #0x72
  409b60:	b.eq	409cb4 <tigetstr@plt+0x77d4>  // b.none
  409b64:	b.le	409b84 <tigetstr@plt+0x76a4>
  409b68:	cmp	w1, #0x74
  409b6c:	b.eq	409cdc <tigetstr@plt+0x77fc>  // b.none
  409b70:	cmp	w1, #0x76
  409b74:	b.ne	409cc0 <tigetstr@plt+0x77e0>  // b.any
  409b78:	add	x1, x3, #0x1
  409b7c:	strb	w10, [x27], #1
  409b80:	b	409988 <tigetstr@plt+0x74a8>
  409b84:	cmp	w1, #0x66
  409b88:	b.eq	409c9c <tigetstr@plt+0x77bc>  // b.none
  409b8c:	cmp	w1, #0x6e
  409b90:	b.ne	409cc0 <tigetstr@plt+0x77e0>  // b.any
  409b94:	add	x1, x3, #0x1
  409b98:	strb	w8, [x27], #1
  409b9c:	b	409988 <tigetstr@plt+0x74a8>
  409ba0:	bl	4096c8 <tigetstr@plt+0x71e8>
  409ba4:	mov	w22, w0
  409ba8:	ldrb	w1, [x19, #52]
  409bac:	orr	w1, w1, #0x4
  409bb0:	strb	w1, [x19, #52]
  409bb4:	cbnz	w0, 409a34 <tigetstr@plt+0x7554>
  409bb8:	add	x19, x21, #0x510
  409bbc:	add	x19, x19, #0x8
  409bc0:	ldr	x0, [x19, #16]
  409bc4:	cbnz	x0, 4097e4 <tigetstr@plt+0x7304>
  409bc8:	mov	w22, #0x0                   	// #0
  409bcc:	b	409a34 <tigetstr@plt+0x7554>
  409bd0:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  409bd4:	ldr	x0, [x0, #4048]
  409bd8:	ldr	x20, [x0]
  409bdc:	bl	4020c0 <getpid@plt>
  409be0:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  409be4:	mov	w2, w0
  409be8:	add	x4, x4, #0x948
  409bec:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  409bf0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  409bf4:	add	x3, x3, #0x7c0
  409bf8:	add	x1, x1, #0x7d0
  409bfc:	mov	x0, x20
  409c00:	bl	402480 <fprintf@plt>
  409c04:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  409c08:	add	x0, x0, #0x9e0
  409c0c:	bl	408f88 <tigetstr@plt+0x6aa8>
  409c10:	ldr	x1, [x19, #32]
  409c14:	b	409a4c <tigetstr@plt+0x756c>
  409c18:	mov	x0, x27
  409c1c:	bl	40a6b0 <tigetstr@plt+0x81d0>
  409c20:	cbz	x0, 409d5c <tigetstr@plt+0x787c>
  409c24:	bl	4021f0 <strdup@plt>
  409c28:	mov	x27, x0
  409c2c:	ldr	x0, [sp, #120]
  409c30:	cbz	x27, 409e24 <tigetstr@plt+0x7944>
  409c34:	bl	4022e0 <free@plt>
  409c38:	str	x27, [sp, #120]
  409c3c:	b	4099bc <tigetstr@plt+0x74dc>
  409c40:	bl	402450 <__errno_location@plt>
  409c44:	ldr	w22, [x0]
  409c48:	neg	w22, w22
  409c4c:	b	409a24 <tigetstr@plt+0x7544>
  409c50:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  409c54:	ldr	x0, [x0, #4048]
  409c58:	ldr	x27, [x0]
  409c5c:	bl	4020c0 <getpid@plt>
  409c60:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  409c64:	mov	w2, w0
  409c68:	add	x4, x4, #0x948
  409c6c:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  409c70:	add	x3, x3, #0x7c0
  409c74:	mov	x0, x27
  409c78:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  409c7c:	add	x1, x1, #0x7d0
  409c80:	bl	402480 <fprintf@plt>
  409c84:	mov	x1, x24
  409c88:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  409c8c:	add	x0, x0, #0x988
  409c90:	bl	408f88 <tigetstr@plt+0x6aa8>
  409c94:	ldrsb	w0, [sp, #264]
  409c98:	b	4098b8 <tigetstr@plt+0x73d8>
  409c9c:	add	x1, x3, #0x1
  409ca0:	strb	w9, [x27], #1
  409ca4:	b	409988 <tigetstr@plt+0x74a8>
  409ca8:	add	x1, x3, #0x1
  409cac:	strb	w6, [x27], #1
  409cb0:	b	409988 <tigetstr@plt+0x74a8>
  409cb4:	add	x1, x3, #0x1
  409cb8:	strb	w12, [x27], #1
  409cbc:	b	409988 <tigetstr@plt+0x74a8>
  409cc0:	mov	x0, x27
  409cc4:	strb	w13, [x0], #2
  409cc8:	ldrsb	w1, [x3, #1]
  409ccc:	strb	w1, [x27, #1]
  409cd0:	mov	x27, x0
  409cd4:	add	x1, x3, #0x1
  409cd8:	b	409988 <tigetstr@plt+0x74a8>
  409cdc:	add	x1, x3, #0x1
  409ce0:	strb	w11, [x27], #1
  409ce4:	b	409988 <tigetstr@plt+0x74a8>
  409ce8:	add	x1, x3, #0x1
  409cec:	strb	w7, [x27], #1
  409cf0:	b	409988 <tigetstr@plt+0x74a8>
  409cf4:	add	x1, x3, #0x1
  409cf8:	strb	w14, [x27], #1
  409cfc:	b	409988 <tigetstr@plt+0x74a8>
  409d00:	add	x1, x28, #0xa
  409d04:	mov	x0, x2
  409d08:	lsl	x1, x1, #4
  409d0c:	bl	4021e0 <realloc@plt>
  409d10:	mov	x2, x0
  409d14:	cbz	x0, 409e10 <tigetstr@plt+0x7930>
  409d18:	ldr	x28, [x26, #32]
  409d1c:	str	x2, [x26, #24]
  409d20:	ldr	x27, [sp, #120]
  409d24:	add	x0, x28, #0xa
  409d28:	str	x0, [x26, #40]
  409d2c:	b	4099d4 <tigetstr@plt+0x74f4>
  409d30:	mov	x0, x23
  409d34:	bl	40a6b0 <tigetstr@plt+0x81d0>
  409d38:	cmp	x0, #0x0
  409d3c:	csel	x0, x0, x23, ne  // ne = any
  409d40:	bl	4021f0 <strdup@plt>
  409d44:	str	x0, [sp, #120]
  409d48:	mov	x27, x0
  409d4c:	cbnz	x0, 4099ac <tigetstr@plt+0x74cc>
  409d50:	mov	w22, #0xfffffff4            	// #-12
  409d54:	ldp	x27, x28, [sp, #80]
  409d58:	b	409a24 <tigetstr@plt+0x7544>
  409d5c:	ldr	w0, [x21, #1296]
  409d60:	tbnz	w0, #3, 409d78 <tigetstr@plt+0x7898>
  409d64:	ldr	x0, [sp, #120]
  409d68:	mov	w22, #0xffffffea            	// #-22
  409d6c:	bl	4022e0 <free@plt>
  409d70:	ldp	x27, x28, [sp, #80]
  409d74:	b	409a24 <tigetstr@plt+0x7544>
  409d78:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  409d7c:	mov	w22, #0xffffffea            	// #-22
  409d80:	ldr	x0, [x0, #4048]
  409d84:	ldr	x19, [x0]
  409d88:	bl	4020c0 <getpid@plt>
  409d8c:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  409d90:	mov	w2, w0
  409d94:	add	x4, x4, #0x948
  409d98:	mov	x0, x19
  409d9c:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  409da0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  409da4:	add	x3, x3, #0x7c0
  409da8:	add	x1, x1, #0x7d0
  409dac:	bl	402480 <fprintf@plt>
  409db0:	ldr	x1, [sp, #120]
  409db4:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  409db8:	add	x0, x0, #0x9c0
  409dbc:	bl	408f88 <tigetstr@plt+0x6aa8>
  409dc0:	ldr	x0, [sp, #120]
  409dc4:	bl	4022e0 <free@plt>
  409dc8:	ldp	x27, x28, [sp, #80]
  409dcc:	b	409a24 <tigetstr@plt+0x7544>
  409dd0:	mov	x0, x27
  409dd4:	bl	4022e0 <free@plt>
  409dd8:	ldr	x0, [x26]
  409ddc:	mov	w22, #0xfffffff4            	// #-12
  409de0:	bl	4022e0 <free@plt>
  409de4:	stp	xzr, xzr, [x26]
  409de8:	ldp	x27, x28, [sp, #80]
  409dec:	b	409a24 <tigetstr@plt+0x7544>
  409df0:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  409df4:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  409df8:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  409dfc:	add	x3, x3, #0xb70
  409e00:	add	x1, x1, #0x998
  409e04:	add	x0, x0, #0x9a8
  409e08:	mov	w2, #0x1ac                 	// #428
  409e0c:	bl	402440 <__assert_fail@plt>
  409e10:	ldr	x0, [sp, #120]
  409e14:	mov	w22, #0xfffffff4            	// #-12
  409e18:	bl	4022e0 <free@plt>
  409e1c:	ldp	x27, x28, [sp, #80]
  409e20:	b	409a24 <tigetstr@plt+0x7544>
  409e24:	bl	4022e0 <free@plt>
  409e28:	mov	w22, #0xfffffff4            	// #-12
  409e2c:	ldp	x27, x28, [sp, #80]
  409e30:	b	409a24 <tigetstr@plt+0x7544>
  409e34:	nop
  409e38:	stp	x29, x30, [sp, #-64]!
  409e3c:	mov	x29, sp
  409e40:	stp	x19, x20, [sp, #16]
  409e44:	adrp	x19, 41e000 <tigetstr@plt+0x1bb20>
  409e48:	ldr	w0, [x19, #1296]
  409e4c:	tbnz	w0, #3, 409ee8 <tigetstr@plt+0x7a08>
  409e50:	add	x0, x19, #0x510
  409e54:	ldr	x1, [x0, #40]
  409e58:	cbz	x1, 409ea8 <tigetstr@plt+0x79c8>
  409e5c:	stp	x21, x22, [sp, #32]
  409e60:	mov	x21, x0
  409e64:	mov	x20, #0x0                   	// #0
  409e68:	str	x23, [sp, #48]
  409e6c:	nop
  409e70:	ldr	x0, [x21, #32]
  409e74:	lsl	x23, x20, #4
  409e78:	add	x20, x20, #0x1
  409e7c:	ldr	x0, [x0, x23]
  409e80:	bl	4022e0 <free@plt>
  409e84:	ldr	x0, [x21, #32]
  409e88:	add	x0, x0, x23
  409e8c:	ldr	x0, [x0, #8]
  409e90:	bl	4022e0 <free@plt>
  409e94:	ldr	x0, [x21, #40]
  409e98:	cmp	x20, x0
  409e9c:	b.cc	409e70 <tigetstr@plt+0x7990>  // b.lo, b.ul, b.last
  409ea0:	ldp	x21, x22, [sp, #32]
  409ea4:	ldr	x23, [sp, #48]
  409ea8:	add	x19, x19, #0x510
  409eac:	ldr	x0, [x19, #32]
  409eb0:	bl	4022e0 <free@plt>
  409eb4:	str	xzr, [x19, #32]
  409eb8:	ldr	x0, [x19, #24]
  409ebc:	stp	xzr, xzr, [x19, #40]
  409ec0:	bl	4022e0 <free@plt>
  409ec4:	stp	xzr, xzr, [x19, #8]
  409ec8:	mov	w0, #0x3                   	// #3
  409ecc:	str	xzr, [x19, #24]
  409ed0:	str	w0, [x19, #56]
  409ed4:	str	xzr, [x19, #64]
  409ed8:	str	wzr, [x19, #72]
  409edc:	ldp	x19, x20, [sp, #16]
  409ee0:	ldp	x29, x30, [sp], #64
  409ee4:	ret
  409ee8:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  409eec:	ldr	x0, [x0, #4048]
  409ef0:	ldr	x20, [x0]
  409ef4:	bl	4020c0 <getpid@plt>
  409ef8:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  409efc:	mov	w2, w0
  409f00:	add	x4, x4, #0x948
  409f04:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  409f08:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  409f0c:	add	x3, x3, #0x7c0
  409f10:	add	x1, x1, #0x7d0
  409f14:	mov	x0, x20
  409f18:	bl	402480 <fprintf@plt>
  409f1c:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  409f20:	add	x0, x0, #0x9f8
  409f24:	bl	408f88 <tigetstr@plt+0x6aa8>
  409f28:	b	409e50 <tigetstr@plt+0x7970>
  409f2c:	nop
  409f30:	adrp	x0, 41e000 <tigetstr@plt+0x1bb20>
  409f34:	add	x0, x0, #0x510
  409f38:	ldrb	w1, [x0, #60]
  409f3c:	orr	w1, w1, #0x2
  409f40:	strb	w1, [x0, #60]
  409f44:	ret
  409f48:	adrp	x0, 41e000 <tigetstr@plt+0x1bb20>
  409f4c:	add	x0, x0, #0x510
  409f50:	ldrb	w1, [x0, #60]
  409f54:	and	w1, w1, #0xfffffffd
  409f58:	strb	w1, [x0, #60]
  409f5c:	ret
  409f60:	adrp	x0, 41e000 <tigetstr@plt+0x1bb20>
  409f64:	ldrb	w0, [x0, #1356]
  409f68:	and	w0, w0, #0x1
  409f6c:	ret
  409f70:	adrp	x0, 41e000 <tigetstr@plt+0x1bb20>
  409f74:	ldr	w0, [x0, #1352]
  409f78:	ret
  409f7c:	nop
  409f80:	adrp	x2, 41e000 <tigetstr@plt+0x1bb20>
  409f84:	cmp	x0, #0x0
  409f88:	ldrb	w2, [x2, #1356]
  409f8c:	and	w2, w2, #0x3
  409f90:	ccmp	w2, #0x1, #0x0, ne  // ne = any
  409f94:	b.eq	409f9c <tigetstr@plt+0x7abc>  // b.none
  409f98:	ret
  409f9c:	b	401f20 <fputs@plt>
  409fa0:	stp	x29, x30, [sp, #-80]!
  409fa4:	mov	x29, sp
  409fa8:	stp	x19, x20, [sp, #16]
  409fac:	adrp	x19, 41e000 <tigetstr@plt+0x1bb20>
  409fb0:	add	x2, x19, #0x510
  409fb4:	mov	x20, x0
  409fb8:	stp	x21, x22, [sp, #32]
  409fbc:	mov	x22, x1
  409fc0:	ldrb	w0, [x2, #60]
  409fc4:	and	w1, w0, #0x3
  409fc8:	cmp	w1, #0x1
  409fcc:	b.ne	40a078 <tigetstr@plt+0x7b98>  // b.any
  409fd0:	cbz	x20, 40a05c <tigetstr@plt+0x7b7c>
  409fd4:	ldrsb	w1, [x20]
  409fd8:	cbz	w1, 40a05c <tigetstr@plt+0x7b7c>
  409fdc:	tbz	w0, #2, 40a0f8 <tigetstr@plt+0x7c18>
  409fe0:	stp	x23, x24, [sp, #48]
  409fe4:	add	x23, x19, #0x510
  409fe8:	add	x23, x23, #0x8
  409fec:	ldr	x21, [x23, #32]
  409ff0:	cbz	x21, 40a104 <tigetstr@plt+0x7c24>
  409ff4:	ldr	w0, [x19, #1296]
  409ff8:	str	x25, [sp, #64]
  409ffc:	tbnz	w0, #3, 40a0ac <tigetstr@plt+0x7bcc>
  40a000:	add	x19, x19, #0x510
  40a004:	mov	x23, #0x0                   	// #0
  40a008:	ldr	x24, [x19, #32]
  40a00c:	nop
  40a010:	add	x19, x21, x23
  40a014:	mov	x0, x20
  40a018:	cmp	x21, x23
  40a01c:	b.ls	40a054 <tigetstr@plt+0x7b74>  // b.plast
  40a020:	lsr	x19, x19, #1
  40a024:	lsl	x1, x19, #4
  40a028:	add	x25, x24, x1
  40a02c:	ldr	x1, [x24, x1]
  40a030:	bl	4022a0 <strcmp@plt>
  40a034:	cmp	w0, #0x0
  40a038:	b.lt	40a070 <tigetstr@plt+0x7b90>  // b.tstop
  40a03c:	b.eq	40a08c <tigetstr@plt+0x7bac>  // b.none
  40a040:	add	x23, x19, #0x1
  40a044:	mov	x0, x20
  40a048:	add	x19, x21, x23
  40a04c:	cmp	x21, x23
  40a050:	b.hi	40a020 <tigetstr@plt+0x7b40>  // b.pmore
  40a054:	ldp	x23, x24, [sp, #48]
  40a058:	ldr	x25, [sp, #64]
  40a05c:	mov	x0, x22
  40a060:	ldp	x19, x20, [sp, #16]
  40a064:	ldp	x21, x22, [sp, #32]
  40a068:	ldp	x29, x30, [sp], #80
  40a06c:	ret
  40a070:	mov	x21, x19
  40a074:	b	40a010 <tigetstr@plt+0x7b30>
  40a078:	mov	x0, #0x0                   	// #0
  40a07c:	ldp	x19, x20, [sp, #16]
  40a080:	ldp	x21, x22, [sp, #32]
  40a084:	ldp	x29, x30, [sp], #80
  40a088:	ret
  40a08c:	ldr	x0, [x25, #8]
  40a090:	ldp	x23, x24, [sp, #48]
  40a094:	ldr	x25, [sp, #64]
  40a098:	cbz	x0, 40a05c <tigetstr@plt+0x7b7c>
  40a09c:	ldp	x19, x20, [sp, #16]
  40a0a0:	ldp	x21, x22, [sp, #32]
  40a0a4:	ldp	x29, x30, [sp], #80
  40a0a8:	ret
  40a0ac:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  40a0b0:	ldr	x0, [x0, #4048]
  40a0b4:	ldr	x21, [x0]
  40a0b8:	bl	4020c0 <getpid@plt>
  40a0bc:	adrp	x4, 40b000 <tigetstr@plt+0x8b20>
  40a0c0:	mov	w2, w0
  40a0c4:	add	x4, x4, #0x948
  40a0c8:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  40a0cc:	add	x3, x3, #0x7c0
  40a0d0:	mov	x0, x21
  40a0d4:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a0d8:	add	x1, x1, #0x7d0
  40a0dc:	bl	402480 <fprintf@plt>
  40a0e0:	mov	x1, x20
  40a0e4:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40a0e8:	add	x0, x0, #0xa08
  40a0ec:	bl	408f88 <tigetstr@plt+0x6aa8>
  40a0f0:	ldr	x21, [x23, #32]
  40a0f4:	b	40a000 <tigetstr@plt+0x7b20>
  40a0f8:	bl	4097a0 <tigetstr@plt+0x72c0>
  40a0fc:	cbz	w0, 409fe0 <tigetstr@plt+0x7b00>
  40a100:	b	40a05c <tigetstr@plt+0x7b7c>
  40a104:	ldp	x23, x24, [sp, #48]
  40a108:	b	40a05c <tigetstr@plt+0x7b7c>
  40a10c:	nop
  40a110:	stp	x29, x30, [sp, #-32]!
  40a114:	mov	x29, sp
  40a118:	str	x19, [sp, #16]
  40a11c:	mov	x19, x2
  40a120:	bl	409fa0 <tigetstr@plt+0x7ac0>
  40a124:	cbz	x0, 40a138 <tigetstr@plt+0x7c58>
  40a128:	mov	x1, x19
  40a12c:	ldr	x19, [sp, #16]
  40a130:	ldp	x29, x30, [sp], #32
  40a134:	b	409f80 <tigetstr@plt+0x7aa0>
  40a138:	ldr	x19, [sp, #16]
  40a13c:	ldp	x29, x30, [sp], #32
  40a140:	ret
  40a144:	nop
  40a148:	adrp	x1, 41e000 <tigetstr@plt+0x1bb20>
  40a14c:	ldrb	w1, [x1, #1356]
  40a150:	and	w1, w1, #0x3
  40a154:	cmp	w1, #0x1
  40a158:	b.eq	40a160 <tigetstr@plt+0x7c80>  // b.none
  40a15c:	ret
  40a160:	mov	x3, x0
  40a164:	mov	x2, #0x4                   	// #4
  40a168:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40a16c:	mov	x1, #0x1                   	// #1
  40a170:	add	x0, x0, #0xa18
  40a174:	b	402370 <fwrite@plt>
  40a178:	stp	x29, x30, [sp, #-96]!
  40a17c:	mov	x29, sp
  40a180:	stp	x19, x20, [sp, #16]
  40a184:	adrp	x19, 41e000 <tigetstr@plt+0x1bb20>
  40a188:	add	x2, x19, #0x510
  40a18c:	stp	x21, x22, [sp, #32]
  40a190:	mov	w20, w0
  40a194:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40a198:	add	x0, x0, #0xa38
  40a19c:	str	x1, [x2, #8]
  40a1a0:	bl	402460 <getenv@plt>
  40a1a4:	ldr	w22, [x19, #1296]
  40a1a8:	tbz	w22, #1, 40a238 <tigetstr@plt+0x7d58>
  40a1ac:	bl	401ff0 <getuid@plt>
  40a1b0:	mov	w21, w0
  40a1b4:	bl	401fa0 <geteuid@plt>
  40a1b8:	cmp	w21, w0
  40a1bc:	b.eq	40a4f0 <tigetstr@plt+0x8010>  // b.none
  40a1c0:	adrp	x0, 41d000 <tigetstr@plt+0x1ab20>
  40a1c4:	orr	w22, w22, #0x1000000
  40a1c8:	str	w22, [x19, #1296]
  40a1cc:	ldr	x0, [x0, #4048]
  40a1d0:	ldr	x21, [x0]
  40a1d4:	bl	4020c0 <getpid@plt>
  40a1d8:	adrp	x3, 40b000 <tigetstr@plt+0x8b20>
  40a1dc:	mov	w2, w0
  40a1e0:	add	x3, x3, #0x7c0
  40a1e4:	mov	x0, x21
  40a1e8:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a1ec:	add	x1, x1, #0xa58
  40a1f0:	bl	402480 <fprintf@plt>
  40a1f4:	ldr	w21, [x19, #1296]
  40a1f8:	orr	w21, w21, #0x2
  40a1fc:	str	w21, [x19, #1296]
  40a200:	cmp	w20, #0x2
  40a204:	add	x22, x19, #0x510
  40a208:	b.ne	40a2a0 <tigetstr@plt+0x7dc0>  // b.any
  40a20c:	str	w20, [x22, #56]
  40a210:	add	x1, x19, #0x510
  40a214:	mov	w0, #0x1                   	// #1
  40a218:	ldrb	w2, [x1, #60]
  40a21c:	orr	w2, w2, w0
  40a220:	strb	w2, [x1, #60]
  40a224:	tbnz	w21, #2, 40a2cc <tigetstr@plt+0x7dec>
  40a228:	ldp	x19, x20, [sp, #16]
  40a22c:	ldp	x21, x22, [sp, #32]
  40a230:	ldp	x29, x30, [sp], #96
  40a234:	ret
  40a238:	mov	w21, #0x2                   	// #2
  40a23c:	cbz	x0, 40a1fc <tigetstr@plt+0x7d1c>
  40a240:	add	x1, sp, #0x58
  40a244:	mov	w2, #0x0                   	// #0
  40a248:	stp	x23, x24, [sp, #48]
  40a24c:	bl	401f00 <strtoul@plt>
  40a250:	mov	x23, x0
  40a254:	mov	w22, w0
  40a258:	ldr	x0, [sp, #88]
  40a25c:	cbz	x0, 40a280 <tigetstr@plt+0x7da0>
  40a260:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a264:	add	x1, x1, #0xa50
  40a268:	bl	4022a0 <strcmp@plt>
  40a26c:	cbnz	w0, 40a280 <tigetstr@plt+0x7da0>
  40a270:	mov	w22, #0xffff                	// #65535
  40a274:	str	w22, [x19, #1296]
  40a278:	ldp	x23, x24, [sp, #48]
  40a27c:	b	40a1ac <tigetstr@plt+0x7ccc>
  40a280:	str	w23, [x19, #1296]
  40a284:	mov	w21, #0x2                   	// #2
  40a288:	cbnz	w23, 40a5ac <tigetstr@plt+0x80cc>
  40a28c:	str	w21, [x19, #1296]
  40a290:	cmp	w20, #0x2
  40a294:	add	x22, x19, #0x510
  40a298:	ldp	x23, x24, [sp, #48]
  40a29c:	b.eq	40a20c <tigetstr@plt+0x7d2c>  // b.none
  40a2a0:	mov	w0, #0x1                   	// #1
  40a2a4:	bl	4023a0 <isatty@plt>
  40a2a8:	cbnz	w0, 40a49c <tigetstr@plt+0x7fbc>
  40a2ac:	mov	w0, #0x1                   	// #1
  40a2b0:	str	w0, [x22, #56]
  40a2b4:	add	x1, x19, #0x510
  40a2b8:	mov	w0, #0x0                   	// #0
  40a2bc:	ldrb	w2, [x1, #60]
  40a2c0:	and	w2, w2, #0xfffffffe
  40a2c4:	strb	w2, [x1, #60]
  40a2c8:	tbz	w21, #2, 40a228 <tigetstr@plt+0x7d48>
  40a2cc:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40a2d0:	add	x0, x0, #0xa98
  40a2d4:	stp	x23, x24, [sp, #48]
  40a2d8:	stp	x25, x26, [sp, #64]
  40a2dc:	bl	402270 <puts@plt>
  40a2e0:	add	x1, x19, #0x510
  40a2e4:	add	x20, x1, #0x8
  40a2e8:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40a2ec:	add	x0, x0, #0xaa0
  40a2f0:	ldr	x1, [x1, #8]
  40a2f4:	bl	402430 <printf@plt>
  40a2f8:	ldr	x1, [x20, #8]
  40a2fc:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40a300:	add	x0, x0, #0xab8
  40a304:	bl	402430 <printf@plt>
  40a308:	ldr	x1, [x20, #16]
  40a30c:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40a310:	add	x0, x0, #0xad0
  40a314:	bl	402430 <printf@plt>
  40a318:	ldr	w0, [x20, #48]
  40a31c:	cmp	w0, #0x3
  40a320:	b.eq	40a57c <tigetstr@plt+0x809c>  // b.none
  40a324:	cbnz	w0, 40a50c <tigetstr@plt+0x802c>
  40a328:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  40a32c:	add	x1, x1, #0xde8
  40a330:	add	x24, x19, #0x510
  40a334:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40a338:	add	x0, x0, #0xae8
  40a33c:	bl	402430 <printf@plt>
  40a340:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40a344:	add	x0, x0, #0xaf8
  40a348:	ldrb	w1, [x24, #60]
  40a34c:	adrp	x25, 41d000 <tigetstr@plt+0x1ab20>
  40a350:	adrp	x23, 40b000 <tigetstr@plt+0x8b20>
  40a354:	add	x23, x23, #0xb50
  40a358:	and	w1, w1, #0x1
  40a35c:	bl	402430 <printf@plt>
  40a360:	ldrb	w1, [x24, #60]
  40a364:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40a368:	add	x0, x0, #0xb10
  40a36c:	mov	x20, #0x0                   	// #0
  40a370:	ubfx	x1, x1, #1, #1
  40a374:	bl	402430 <printf@plt>
  40a378:	ldrb	w1, [x24, #60]
  40a37c:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40a380:	add	x0, x0, #0xb20
  40a384:	ubfx	x1, x1, #3, #1
  40a388:	bl	402430 <printf@plt>
  40a38c:	ldrb	w1, [x24, #60]
  40a390:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40a394:	add	x0, x0, #0xb38
  40a398:	ubfx	x1, x1, #2, #1
  40a39c:	bl	402430 <printf@plt>
  40a3a0:	ldr	x26, [x25, #4056]
  40a3a4:	mov	w0, #0xa                   	// #10
  40a3a8:	mov	x21, x26
  40a3ac:	ldr	x1, [x26]
  40a3b0:	bl	402030 <fputc@plt>
  40a3b4:	ldr	w2, [x24, #64]
  40a3b8:	mov	x0, x23
  40a3bc:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a3c0:	add	x1, x1, #0x840
  40a3c4:	bl	402430 <printf@plt>
  40a3c8:	ldr	w2, [x24, #68]
  40a3cc:	mov	x0, x23
  40a3d0:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a3d4:	add	x1, x1, #0x830
  40a3d8:	bl	402430 <printf@plt>
  40a3dc:	ldr	w2, [x24, #72]
  40a3e0:	mov	x0, x23
  40a3e4:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a3e8:	add	x1, x1, #0x838
  40a3ec:	bl	402430 <printf@plt>
  40a3f0:	ldr	x1, [x26]
  40a3f4:	mov	w0, #0xa                   	// #10
  40a3f8:	adrp	x26, 40b000 <tigetstr@plt+0x8b20>
  40a3fc:	add	x26, x26, #0xb60
  40a400:	bl	402030 <fputc@plt>
  40a404:	ldr	x0, [x24, #40]
  40a408:	cbz	x0, 40a468 <tigetstr@plt+0x7f88>
  40a40c:	nop
  40a410:	mov	x1, x20
  40a414:	mov	x0, x26
  40a418:	bl	402430 <printf@plt>
  40a41c:	lsl	x23, x20, #4
  40a420:	ldr	x0, [x24, #32]
  40a424:	mov	x1, #0x0                   	// #0
  40a428:	ldr	x2, [x21]
  40a42c:	add	x20, x20, #0x1
  40a430:	ldr	x0, [x0, x23]
  40a434:	bl	40a110 <tigetstr@plt+0x7c30>
  40a438:	ldr	x0, [x24, #32]
  40a43c:	ldr	x1, [x21]
  40a440:	ldr	x0, [x0, x23]
  40a444:	bl	401f20 <fputs@plt>
  40a448:	ldr	x0, [x21]
  40a44c:	bl	40a148 <tigetstr@plt+0x7c68>
  40a450:	ldr	x1, [x21]
  40a454:	mov	w0, #0xa                   	// #10
  40a458:	bl	402030 <fputc@plt>
  40a45c:	ldr	x0, [x24, #40]
  40a460:	cmp	x20, x0
  40a464:	b.cc	40a410 <tigetstr@plt+0x7f30>  // b.lo, b.ul, b.last
  40a468:	ldr	x25, [x25, #4056]
  40a46c:	add	x19, x19, #0x510
  40a470:	mov	w0, #0xa                   	// #10
  40a474:	ldr	x1, [x25]
  40a478:	bl	402030 <fputc@plt>
  40a47c:	ldrb	w0, [x19, #60]
  40a480:	ldp	x19, x20, [sp, #16]
  40a484:	and	w0, w0, #0x1
  40a488:	ldp	x21, x22, [sp, #32]
  40a48c:	ldp	x23, x24, [sp, #48]
  40a490:	ldp	x25, x26, [sp, #64]
  40a494:	ldp	x29, x30, [sp], #96
  40a498:	ret
  40a49c:	str	w20, [x22, #56]
  40a4a0:	add	x22, x22, #0x8
  40a4a4:	cmp	w20, #0x3
  40a4a8:	b.eq	40a4c0 <tigetstr@plt+0x7fe0>  // b.none
  40a4ac:	cbnz	w20, 40a2b4 <tigetstr@plt+0x7dd4>
  40a4b0:	bl	409038 <tigetstr@plt+0x6b58>
  40a4b4:	ldr	w21, [x19, #1296]
  40a4b8:	and	w0, w0, #0x1
  40a4bc:	b	40a4dc <tigetstr@plt+0x7ffc>
  40a4c0:	bl	409038 <tigetstr@plt+0x6b58>
  40a4c4:	mov	w20, w0
  40a4c8:	cbnz	w0, 40a530 <tigetstr@plt+0x8050>
  40a4cc:	ldr	w1, [x22, #48]
  40a4d0:	mov	w0, #0x0                   	// #0
  40a4d4:	ldr	w21, [x19, #1296]
  40a4d8:	cbnz	w1, 40a570 <tigetstr@plt+0x8090>
  40a4dc:	add	x1, x19, #0x510
  40a4e0:	ldrb	w2, [x1, #60]
  40a4e4:	bfxil	w2, w0, #0, #1
  40a4e8:	strb	w2, [x1, #60]
  40a4ec:	b	40a224 <tigetstr@plt+0x7d44>
  40a4f0:	bl	402300 <getgid@plt>
  40a4f4:	mov	w21, w0
  40a4f8:	bl	401f70 <getegid@plt>
  40a4fc:	cmp	w21, w0
  40a500:	b.ne	40a1c0 <tigetstr@plt+0x7ce0>  // b.any
  40a504:	orr	w21, w22, #0x2
  40a508:	b	40a1fc <tigetstr@plt+0x7d1c>
  40a50c:	cmp	w0, #0x1
  40a510:	b.eq	40a590 <tigetstr@plt+0x80b0>  // b.none
  40a514:	cmp	w0, #0x2
  40a518:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  40a51c:	adrp	x0, 40b000 <tigetstr@plt+0x8b20>
  40a520:	add	x1, x1, #0xde0
  40a524:	add	x0, x0, #0xa30
  40a528:	csel	x1, x1, x0, eq  // eq = none
  40a52c:	b	40a330 <tigetstr@plt+0x7e50>
  40a530:	bl	4096c8 <tigetstr@plt+0x71e8>
  40a534:	cbnz	w0, 40a588 <tigetstr@plt+0x80a8>
  40a538:	ldp	w2, w1, [x22, #56]
  40a53c:	adrp	x0, 409000 <tigetstr@plt+0x6b20>
  40a540:	add	x0, x0, #0xe38
  40a544:	cmp	w2, w1
  40a548:	cset	w1, gt
  40a54c:	str	w1, [x22, #48]
  40a550:	bl	40a7f0 <tigetstr@plt+0x8310>
  40a554:	ldr	w0, [x22, #48]
  40a558:	cbnz	w0, 40a59c <tigetstr@plt+0x80bc>
  40a55c:	cmn	w20, #0x1
  40a560:	b.eq	40a4b0 <tigetstr@plt+0x7fd0>  // b.none
  40a564:	ldr	w21, [x19, #1296]
  40a568:	and	w0, w20, #0x1
  40a56c:	b	40a4dc <tigetstr@plt+0x7ffc>
  40a570:	cmp	w1, #0x2
  40a574:	b.eq	40a210 <tigetstr@plt+0x7d30>  // b.none
  40a578:	b	40a2b4 <tigetstr@plt+0x7dd4>
  40a57c:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a580:	add	x1, x1, #0xa20
  40a584:	b	40a330 <tigetstr@plt+0x7e50>
  40a588:	str	wzr, [x22, #48]
  40a58c:	b	40a55c <tigetstr@plt+0x807c>
  40a590:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  40a594:	add	x1, x1, #0xdd8
  40a598:	b	40a330 <tigetstr@plt+0x7e50>
  40a59c:	ldr	w21, [x19, #1296]
  40a5a0:	cmp	w0, #0x2
  40a5a4:	b.eq	40a210 <tigetstr@plt+0x7d30>  // b.none
  40a5a8:	b	40a2b4 <tigetstr@plt+0x7dd4>
  40a5ac:	ldp	x23, x24, [sp, #48]
  40a5b0:	b	40a1ac <tigetstr@plt+0x7ccc>
  40a5b4:	nop
  40a5b8:	cbz	x0, 40a64c <tigetstr@plt+0x816c>
  40a5bc:	stp	x29, x30, [sp, #-32]!
  40a5c0:	mov	x29, sp
  40a5c4:	str	x19, [sp, #16]
  40a5c8:	mov	x19, x0
  40a5cc:	ldrsb	w1, [x0]
  40a5d0:	cbz	w1, 40a644 <tigetstr@plt+0x8164>
  40a5d4:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  40a5d8:	add	x1, x1, #0xde8
  40a5dc:	bl	4021c0 <strcasecmp@plt>
  40a5e0:	cbz	w0, 40a624 <tigetstr@plt+0x8144>
  40a5e4:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  40a5e8:	mov	x0, x19
  40a5ec:	add	x1, x1, #0xdd8
  40a5f0:	bl	4021c0 <strcasecmp@plt>
  40a5f4:	cbz	w0, 40a62c <tigetstr@plt+0x814c>
  40a5f8:	adrp	x1, 40a000 <tigetstr@plt+0x7b20>
  40a5fc:	mov	x0, x19
  40a600:	add	x1, x1, #0xde0
  40a604:	bl	4021c0 <strcasecmp@plt>
  40a608:	cbz	w0, 40a634 <tigetstr@plt+0x8154>
  40a60c:	ldrb	w1, [x19]
  40a610:	mov	w0, #0xffffffea            	// #-22
  40a614:	cbz	w1, 40a63c <tigetstr@plt+0x815c>
  40a618:	ldr	x19, [sp, #16]
  40a61c:	ldp	x29, x30, [sp], #32
  40a620:	ret
  40a624:	mov	x0, #0x0                   	// #0
  40a628:	b	40a618 <tigetstr@plt+0x8138>
  40a62c:	mov	x0, #0x1                   	// #1
  40a630:	b	40a618 <tigetstr@plt+0x8138>
  40a634:	mov	x0, #0x2                   	// #2
  40a638:	b	40a618 <tigetstr@plt+0x8138>
  40a63c:	mov	x0, #0x3                   	// #3
  40a640:	b	40a618 <tigetstr@plt+0x8138>
  40a644:	mov	w0, #0xffffffea            	// #-22
  40a648:	b	40a618 <tigetstr@plt+0x8138>
  40a64c:	mov	w0, #0xffffffea            	// #-22
  40a650:	ret
  40a654:	nop
  40a658:	stp	x29, x30, [sp, #-32]!
  40a65c:	mov	x29, sp
  40a660:	stp	x19, x20, [sp, #16]
  40a664:	mov	x19, x0
  40a668:	mov	x20, x1
  40a66c:	cbz	x0, 40a67c <tigetstr@plt+0x819c>
  40a670:	ldrsb	w0, [x0]
  40a674:	cmp	w0, #0x3d
  40a678:	cinc	x19, x19, eq  // eq = none
  40a67c:	mov	x0, x19
  40a680:	bl	40a5b8 <tigetstr@plt+0x80d8>
  40a684:	tbnz	w0, #31, 40a694 <tigetstr@plt+0x81b4>
  40a688:	ldp	x19, x20, [sp, #16]
  40a68c:	ldp	x29, x30, [sp], #32
  40a690:	ret
  40a694:	adrp	x1, 40b000 <tigetstr@plt+0x8b20>
  40a698:	mov	x3, x19
  40a69c:	mov	x2, x20
  40a6a0:	add	x1, x1, #0x438
  40a6a4:	mov	w0, #0x1                   	// #1
  40a6a8:	bl	4023f0 <errx@plt>
  40a6ac:	nop
  40a6b0:	cbz	x0, 40a75c <tigetstr@plt+0x827c>
  40a6b4:	stp	x29, x30, [sp, #-64]!
  40a6b8:	mov	x29, sp
  40a6bc:	stp	x21, x22, [sp, #32]
  40a6c0:	adrp	x22, 41d000 <tigetstr@plt+0x1ab20>
  40a6c4:	add	x22, x22, #0xc88
  40a6c8:	stp	x23, x24, [sp, #48]
  40a6cc:	mov	x23, x0
  40a6d0:	mov	x21, #0x15                  	// #21
  40a6d4:	stp	x19, x20, [sp, #16]
  40a6d8:	mov	x20, #0x0                   	// #0
  40a6dc:	nop
  40a6e0:	add	x19, x20, x21
  40a6e4:	mov	x0, x23
  40a6e8:	cmp	x20, x21
  40a6ec:	b.cs	40a724 <tigetstr@plt+0x8244>  // b.hs, b.nlast
  40a6f0:	lsr	x19, x19, #1
  40a6f4:	lsl	x1, x19, #4
  40a6f8:	add	x24, x22, x1
  40a6fc:	ldr	x1, [x22, x1]
  40a700:	bl	4022a0 <strcmp@plt>
  40a704:	cmp	w0, #0x0
  40a708:	b.lt	40a73c <tigetstr@plt+0x825c>  // b.tstop
  40a70c:	b.eq	40a744 <tigetstr@plt+0x8264>  // b.none
  40a710:	add	x20, x19, #0x1
  40a714:	mov	x0, x23
  40a718:	add	x19, x20, x21
  40a71c:	cmp	x20, x21
  40a720:	b.cc	40a6f0 <tigetstr@plt+0x8210>  // b.lo, b.ul, b.last
  40a724:	mov	x0, #0x0                   	// #0
  40a728:	ldp	x19, x20, [sp, #16]
  40a72c:	ldp	x21, x22, [sp, #32]
  40a730:	ldp	x23, x24, [sp, #48]
  40a734:	ldp	x29, x30, [sp], #64
  40a738:	ret
  40a73c:	mov	x21, x19
  40a740:	b	40a6e0 <tigetstr@plt+0x8200>
  40a744:	ldr	x0, [x24, #8]
  40a748:	ldp	x19, x20, [sp, #16]
  40a74c:	ldp	x21, x22, [sp, #32]
  40a750:	ldp	x23, x24, [sp, #48]
  40a754:	ldp	x29, x30, [sp], #64
  40a758:	ret
  40a75c:	mov	x0, #0x0                   	// #0
  40a760:	ret
  40a764:	nop
  40a768:	stp	x29, x30, [sp, #-64]!
  40a76c:	mov	x29, sp
  40a770:	stp	x19, x20, [sp, #16]
  40a774:	adrp	x20, 41d000 <tigetstr@plt+0x1ab20>
  40a778:	add	x20, x20, #0x9e0
  40a77c:	stp	x21, x22, [sp, #32]
  40a780:	adrp	x21, 41d000 <tigetstr@plt+0x1ab20>
  40a784:	add	x21, x21, #0x9d8
  40a788:	sub	x20, x20, x21
  40a78c:	mov	w22, w0
  40a790:	stp	x23, x24, [sp, #48]
  40a794:	mov	x23, x1
  40a798:	mov	x24, x2
  40a79c:	bl	401e90 <mbrtowc@plt-0x40>
  40a7a0:	cmp	xzr, x20, asr #3
  40a7a4:	b.eq	40a7d0 <tigetstr@plt+0x82f0>  // b.none
  40a7a8:	asr	x20, x20, #3
  40a7ac:	mov	x19, #0x0                   	// #0
  40a7b0:	ldr	x3, [x21, x19, lsl #3]
  40a7b4:	mov	x2, x24
  40a7b8:	add	x19, x19, #0x1
  40a7bc:	mov	x1, x23
  40a7c0:	mov	w0, w22
  40a7c4:	blr	x3
  40a7c8:	cmp	x20, x19
  40a7cc:	b.ne	40a7b0 <tigetstr@plt+0x82d0>  // b.any
  40a7d0:	ldp	x19, x20, [sp, #16]
  40a7d4:	ldp	x21, x22, [sp, #32]
  40a7d8:	ldp	x23, x24, [sp, #48]
  40a7dc:	ldp	x29, x30, [sp], #64
  40a7e0:	ret
  40a7e4:	nop
  40a7e8:	ret
  40a7ec:	nop
  40a7f0:	adrp	x2, 41e000 <tigetstr@plt+0x1bb20>
  40a7f4:	mov	x1, #0x0                   	// #0
  40a7f8:	ldr	x2, [x2, #792]
  40a7fc:	b	402020 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040a800 <.fini>:
  40a800:	stp	x29, x30, [sp, #-16]!
  40a804:	mov	x29, sp
  40a808:	ldp	x29, x30, [sp], #16
  40a80c:	ret
