$date
	Thu Dec 11 11:26:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module logical_operator_tb $end
$var wire 1 ! or_l $end
$var wire 1 " not_l $end
$var wire 1 # and_l $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module dut $end
$var wire 1 $ a $end
$var wire 1 # and_l $end
$var wire 1 % b $end
$var wire 1 ! or_l $end
$var wire 1 " not_l $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
1$
0#
0"
1!
$end
#10
