(librepcb_symbol d6c54687-5a94-4420-b00f-a3be0c55822e
 (name "AND gate 4 input small")
 (description "And4 gate")
 (keywords "digital,logic,and")
 (author "ouabacheDesignWorks")
 (version "0.1")
 (created 2019-09-10T19:39:23Z)
 (deprecated false)
 (category 8e4af7b5-cbff-4409-9698-f2b545218075)
 (pin ade3a87e-1890-4839-abb6-d7ba99f93f9e (name "A")
  (position -7.62 7.62) (rotation 0.0) (length 2.54)
 )
 (pin 8b3eba3d-c77d-4938-a0c0-99518be73c46 (name "B")
  (position -7.62 2.54) (rotation 0.0) (length 2.54)
 )
 (pin 4f97e6c9-ff56-4e0a-be10-13bda2febf24 (name "OUT")
  (position 7.62 0.0) (rotation 180.0) (length 2.54)
 )
 (pin 17d6fe7c-b6e5-49ab-88d9-572532f62172 (name "C")
  (position -7.62 -2.54) (rotation 0.0) (length 2.54)
 )
 (pin ceb16cab-1866-4b6c-9b80-3da50dd0885f (name "D")
  (position -7.62 -7.62) (rotation 0.0) (length 2.54)
 )
 (polygon 1266ef25-c99b-4846-ac94-d336158bc7a6 (layer sym_outlines)
  (width 0.254) (fill false) (grab_area true)
  (vertex (position -5.08 4.1275) (angle 0.0))
  (vertex (position 0.9525 4.1275) (angle -180.0))
  (vertex (position 0.9525 -4.1275) (angle 0.0))
  (vertex (position -5.08 -4.1275) (angle 0.0))
  (vertex (position -5.08 4.1275) (angle 0.0))
 )
 (polygon 4d5fa7df-749a-4b61-ac70-e8bfdfa88f66 (layer sym_outlines)
  (width 0.254) (fill false) (grab_area false)
  (vertex (position -5.08 10.16) (angle 0.0))
  (vertex (position -5.08 -10.16) (angle 0.0))
 )
 (text 6561b368-cd6f-4ef7-8274-212719515d1b (layer sym_values) (value "{{VALUE}}")
  (align left bottom) (height 2.54) (position -2.54 -7.62) (rotation 0.0)
 )
 (text 55417430-49c6-4aa9-9fb9-70090c5cf88a (layer sym_names) (value "{{NAME}}")
  (align left bottom) (height 2.54) (position -2.54 5.08) (rotation 0.0)
 )
)
