// Seed: 3125332996
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    input wand id_2,
    input tri id_3,
    input wire id_4,
    output supply1 id_5
);
  logic id_7 = id_7;
  wire  module_0;
  ;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input tri1 id_2,
    output logic id_3,
    output logic id_4
    , id_14,
    input uwire id_5,
    input supply1 id_6,
    output logic id_7,
    output tri1 id_8,
    input uwire id_9
    , id_15,
    input tri0 id_10,
    input tri1 id_11,
    input wor id_12
);
  always @(posedge 1) begin : LABEL_0
    if (1) disable id_16;
  end
  wire id_17;
  ;
  assign id_3 = 1'b0 == -1;
  localparam id_18 = 1 * -1;
  initial begin : LABEL_1
    id_4 <= id_17;
  end
  module_0 modCall_1 (
      id_8,
      id_8,
      id_2,
      id_5,
      id_11,
      id_1
  );
  always @(posedge 1 or posedge 1) begin : LABEL_2
    id_7  <= -1 - id_6;
    id_15 <= 1;
    id_3  <= 1 == id_10;
  end
endmodule
