// Seed: 3288095595
module module_0;
  assign id_1 = {-1'b0{-1}};
  wire id_2;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_8 = id_8;
  always while (id_5) id_7 = id_8;
  assign id_3 = id_7;
  assign id_3 = -1;
  wire id_9;
  wire id_10 = {id_10{id_10}};
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule
