// Seed: 3930399439
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  module_2 modCall_1 ();
  assign modCall_1.id_3 = 0;
  wire  id_5;
  logic id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd88
) (
    output tri0  id_0,
    output uwire id_1,
    input  tri1  _id_2[-1 : id_2]
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2;
  id_1 :
  assert property (@(*) id_1) @(posedge -1) id_1 <= id_1;
  else id_1.id_1 = 1;
  initial begin : LABEL_0
    #1
    `define pp_2 0
  end
  supply1 id_3 = 1;
  assign id_1 = -1'h0 == 1'h0;
  logic id_4;
endmodule
