<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>ECE 4530 Final Project: 2.5Gbps Plesiochronous SerDes with Decision Feedback Equalization</title>
    <link rel="stylesheet" href="css/style.css">
</head>
<body>
    <header>
        <div class="header-title"><a href="index.html">Wali Afridi Portfolio</a></div>
    </header>

    <main>
        <section class="project-introduction">
            <h1>ECE 4530 Final Project: 2.5Gbps Plesiochronous SerDes with Decision Feedback Equalizationn</h1>
            <img src="images/dfe_eye.png" alt="VLSI Neural Network" width="500px">
        </section>

        <section class="project-details">
            <h2>Project Description</h2>
            <p style="margin-left: 200px; margin-right: 200px;" align="left">
                For my final project in ECE 4530: Analog IC Design, my partners and I designed and layed out a 2.5Gbps Plesiochronous SerDes. 
                We modelled a lossy backplane channel and utilized 3 types of equalization: A Tx pre-emphasis driver, a continuous time linear
                equalizer (CTLE), and a decision feedback equalizer (DFE). The system also contains a dual loop PLL architecture for the
                Clock and Data Recovery circuitry, which extracts timing information from the incoming random bitstream. I was responsible for
                co-design of the equalization schemes.
            </p>
            
        </section>
        <section class="project-media">
            <h2>Documentation</h2>
            <embed src="images/serdes.pdf" width="850" height="1100"
 type="application/pdf">
            <!-- Optionally, embed videos or other media -->
        </section>

    </main>
</body>
</html>