<profile>

<section name = "Vivado HLS Report for 'StreamingDataWidthCo_2'" level="0">
<item name = "Date">Mon Mar  1 13:12:30 2021
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">cnvW1A1-pynqZ1-Z2</item>
<item name = "Solution">sol1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 5.723, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 3, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 180</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 4, 215, 1</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 161</column>
<column name="Register">-, -, 305, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="BlackBoxJam_mul_3sc4_U186">BlackBoxJam_mul_3sc4, 0, 4, 215, 1</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="o_fu_138_p2">+, 0, 0, 39, 1, 32</column>
<column name="t_fu_126_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_state8_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_175">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op33_read_state8">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_i_fu_121_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_i_340_fu_144_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="tmp_i_fu_132_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="p_i_fu_150_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_p_Val2_s_phi_fu_110_p4">9, 2, 64, 128</column>
<column name="ap_phi_reg_pp0_iter2_p_Val2_s_reg_107">9, 2, 64, 128</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="numReps_blk_n">9, 2, 1, 2</column>
<column name="numReps_out_blk_n">9, 2, 1, 2</column>
<column name="o_i_reg_85">9, 2, 32, 64</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="p_3_i_reg_73">9, 2, 32, 64</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="t_i_reg_96">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_p_Val2_s_reg_107">64, 0, 64, 0</column>
<column name="ap_phi_reg_pp0_iter2_p_Val2_s_reg_107">64, 0, 64, 0</column>
<column name="exitcond_i_reg_188">1, 0, 1, 0</column>
<column name="exitcond_i_reg_188_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="numReps_read_reg_178">32, 0, 32, 0</column>
<column name="o_i_reg_85">32, 0, 32, 0</column>
<column name="p_3_i_reg_73">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="t_i_reg_96">32, 0, 32, 0</column>
<column name="tmp_i_reg_197">1, 0, 1, 0</column>
<column name="tmp_i_reg_197_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="totalIters_reg_183">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, StreamingDataWidthCo.2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, StreamingDataWidthCo.2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, StreamingDataWidthCo.2, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, StreamingDataWidthCo.2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, StreamingDataWidthCo.2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, StreamingDataWidthCo.2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, StreamingDataWidthCo.2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, StreamingDataWidthCo.2, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, StreamingDataWidthCo.2, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, StreamingDataWidthCo.2, return value</column>
<column name="in_V_V_dout">in, 64, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_V_din">out, 32, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
<column name="numReps_dout">in, 32, ap_fifo, numReps, pointer</column>
<column name="numReps_empty_n">in, 1, ap_fifo, numReps, pointer</column>
<column name="numReps_read">out, 1, ap_fifo, numReps, pointer</column>
<column name="numReps_out_din">out, 32, ap_fifo, numReps_out, pointer</column>
<column name="numReps_out_full_n">in, 1, ap_fifo, numReps_out, pointer</column>
<column name="numReps_out_write">out, 1, ap_fifo, numReps_out, pointer</column>
</table>
</item>
</section>
</profile>
