// Seed: 3929059372
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_5;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output tri1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wand id_6,
    input supply1 id_7,
    input tri id_8,
    output wand id_9,
    input supply1 id_10,
    input wand id_11,
    inout wire id_12,
    input wand id_13
);
  wire id_15;
  assign id_12 = 1;
  module_0(
      id_15, id_15, id_15, id_15, id_15, id_15, id_15
  );
endmodule
