"""Provide synthesis main entry points."""
from .api import lut, verilog_expression, verilog_module
