[mem 0xcf000000-0xf7ffffff] available for PCI devices
[drm] amdgpu kernel modesetting enabled.
[drm] initializing kernel modesetting (RENOIR 0x1002:0x1636 0x1E83:0x3E33 0xC6).
[drm] register mmio base: 0xD0300000
[drm] register mmio size: 524288
[drm] PCIE atomic ops is not supported
[drm] add ip block number 0 <soc15_common>
[drm] add ip block number 1 <gmc_v9_0>
[drm] add ip block number 2 <vega10_ih>
[drm] add ip block number 3 <psp>
[drm] add ip block number 4 <smu>
[drm] add ip block number 5 <gfx_v9_0>
[drm] add ip block number 6 <sdma_v4_0>
[drm] add ip block number 7 <dm>
[drm] add ip block number 8 <vcn_v2_0>
[drm] add ip block number 9 <jpeg_v2_0>
[drm] VCN decode is enabled in VM mode
[drm] VCN encode is enabled in VM mode
[drm] JPEG decode is enabled in VM mode
[drm] vm size is 262144 GB, 4 levels, block size is 9-bit, fragment size is 9-bit
[drm] Detected VRAM RAM=512M, BAR=512M
[drm] RAM width 128bits DDR4
[drm] amdgpu: 512M of VRAM memory ready
[drm] amdgpu: 3072M of GTT memory ready.
[drm] GART: num cpu pages 262144, num gpu pages 262144
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] Loading DMUB firmware via PSP: version=0x0101001C
[drm] Found VCN firmware Version ENC: 1.16 DEC: 5 VEP: 0 Revision: 3
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] Display Core initialized with v3.2.149!
[drm] DMUB hardware initialized: version=0x0101001C
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] fb mappable at 0x410CD2000
[drm] vram apper at 0x410000000
[drm] size 12533760
[drm] fb depth is 24
[drm]    pitch is 8704
[drm] Initialized amdgpu 3.42.0 20150101 for 0000:04:00.0 on minor 0
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[mem 0xcf000000-0xf7ffffff] available for PCI devices
[drm] amdgpu kernel modesetting enabled.
[drm] initializing kernel modesetting (RENOIR 0x1002:0x1636 0x1E83:0x3E33 0xC6).
[drm] register mmio base: 0xD0300000
[drm] register mmio size: 524288
[drm] PCIE atomic ops is not supported
[drm] add ip block number 0 <soc15_common>
[drm] add ip block number 1 <gmc_v9_0>
[drm] add ip block number 2 <vega10_ih>
[drm] add ip block number 3 <psp>
[drm] add ip block number 4 <smu>
[drm] add ip block number 5 <gfx_v9_0>
[drm] add ip block number 6 <sdma_v4_0>
[drm] add ip block number 7 <dm>
[drm] add ip block number 8 <vcn_v2_0>
[drm] add ip block number 9 <jpeg_v2_0>
[drm] VCN decode is enabled in VM mode
[drm] VCN encode is enabled in VM mode
[drm] JPEG decode is enabled in VM mode
[drm] vm size is 262144 GB, 4 levels, block size is 9-bit, fragment size is 9-bit
[drm] Detected VRAM RAM=512M, BAR=512M
[drm] RAM width 128bits DDR4
[drm] amdgpu: 512M of VRAM memory ready
[drm] amdgpu: 3072M of GTT memory ready.
[drm] GART: num cpu pages 262144, num gpu pages 262144
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] Loading DMUB firmware via PSP: version=0x0101001C
[drm] Found VCN firmware Version ENC: 1.16 DEC: 5 VEP: 0 Revision: 3
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] Display Core initialized with v3.2.149!
[drm] DMUB hardware initialized: version=0x0101001C
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] fb mappable at 0x410CD2000
[drm] vram apper at 0x410000000
[drm] size 12533760
[drm] fb depth is 24
[drm]    pitch is 8704
[drm] Initialized amdgpu 3.42.0 20150101 for 0000:04:00.0 on minor 0
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[mem 0xcf000000-0xf7ffffff] available for PCI devices
[drm] amdgpu kernel modesetting enabled.
[drm] initializing kernel modesetting (RENOIR 0x1002:0x1636 0x1E83:0x3E33 0xC6).
[drm] register mmio base: 0xD0300000
[drm] register mmio size: 524288
[drm] PCIE atomic ops is not supported
[drm] add ip block number 0 <soc15_common>
[drm] add ip block number 1 <gmc_v9_0>
[drm] add ip block number 2 <vega10_ih>
[drm] add ip block number 3 <psp>
[drm] add ip block number 4 <smu>
[drm] add ip block number 5 <gfx_v9_0>
[drm] add ip block number 6 <sdma_v4_0>
[drm] add ip block number 7 <dm>
[drm] add ip block number 8 <vcn_v2_0>
[drm] add ip block number 9 <jpeg_v2_0>
[drm] VCN decode is enabled in VM mode
[drm] VCN encode is enabled in VM mode
[drm] JPEG decode is enabled in VM mode
[drm] vm size is 262144 GB, 4 levels, block size is 9-bit, fragment size is 9-bit
[drm] Detected VRAM RAM=512M, BAR=512M
[drm] RAM width 128bits DDR4
[drm] amdgpu: 512M of VRAM memory ready
[drm] amdgpu: 3072M of GTT memory ready.
[drm] GART: num cpu pages 262144, num gpu pages 262144
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] Loading DMUB firmware via PSP: version=0x0101001C
[drm] Found VCN firmware Version ENC: 1.16 DEC: 5 VEP: 0 Revision: 3
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] Display Core initialized with v3.2.149!
[drm] DMUB hardware initialized: version=0x0101001C
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] fb mappable at 0x410CD2000
[drm] vram apper at 0x410000000
[drm] size 12533760
[drm] fb depth is 24
[drm]    pitch is 8704
[drm] Initialized amdgpu 3.42.0 20150101 for 0000:04:00.0 on minor 0
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[mem 0xcf000000-0xf7ffffff] available for PCI devices
[drm] amdgpu kernel modesetting enabled.
[drm] initializing kernel modesetting (RENOIR 0x1002:0x1636 0x1E83:0x3E33 0xC6).
[drm] register mmio base: 0xD0300000
[drm] register mmio size: 524288
[drm] PCIE atomic ops is not supported
[drm] add ip block number 0 <soc15_common>
[drm] add ip block number 1 <gmc_v9_0>
[drm] add ip block number 2 <vega10_ih>
[drm] add ip block number 3 <psp>
[drm] add ip block number 4 <smu>
[drm] add ip block number 5 <gfx_v9_0>
[drm] add ip block number 6 <sdma_v4_0>
[drm] add ip block number 7 <dm>
[drm] add ip block number 8 <vcn_v2_0>
[drm] add ip block number 9 <jpeg_v2_0>
[drm] VCN decode is enabled in VM mode
[drm] VCN encode is enabled in VM mode
[drm] JPEG decode is enabled in VM mode
[drm] vm size is 262144 GB, 4 levels, block size is 9-bit, fragment size is 9-bit
[drm] Detected VRAM RAM=512M, BAR=512M
[drm] RAM width 128bits DDR4
[drm] amdgpu: 512M of VRAM memory ready
[drm] amdgpu: 3072M of GTT memory ready.
[drm] GART: num cpu pages 262144, num gpu pages 262144
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] Loading DMUB firmware via PSP: version=0x01010019
[drm] Found VCN firmware Version ENC: 1.14 DEC: 5 VEP: 0 Revision: 20
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] Display Core initialized with v3.2.141!
[drm] DMUB hardware initialized: version=0x01010019
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] fb mappable at 0x410CD1000
[drm] vram apper at 0x410000000
[drm] size 12533760
[drm] fb depth is 24
[drm]    pitch is 8704
[drm] Initialized amdgpu 3.42.0 20150101 for 0000:04:00.0 on minor 0
[mem 0xcf000000-0xf7ffffff] available for PCI devices
[drm] amdgpu kernel modesetting enabled.
[drm] initializing kernel modesetting (RENOIR 0x1002:0x1636 0x1E83:0x3E33 0xC6).
[drm] register mmio base: 0xD0300000
[drm] register mmio size: 524288
[drm] PCIE atomic ops is not supported
[drm] add ip block number 0 <soc15_common>
[drm] add ip block number 1 <gmc_v9_0>
[drm] add ip block number 2 <vega10_ih>
[drm] add ip block number 3 <psp>
[drm] add ip block number 4 <smu>
[drm] add ip block number 5 <gfx_v9_0>
[drm] add ip block number 6 <sdma_v4_0>
[drm] add ip block number 7 <dm>
[drm] add ip block number 8 <vcn_v2_0>
[drm] add ip block number 9 <jpeg_v2_0>
[drm] VCN decode is enabled in VM mode
[drm] VCN encode is enabled in VM mode
[drm] JPEG decode is enabled in VM mode
[drm] vm size is 262144 GB, 4 levels, block size is 9-bit, fragment size is 9-bit
[drm] Detected VRAM RAM=512M, BAR=512M
[drm] RAM width 128bits DDR4
[drm] amdgpu: 512M of VRAM memory ready
[drm] amdgpu: 3072M of GTT memory ready.
[drm] GART: num cpu pages 262144, num gpu pages 262144
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] Loading DMUB firmware via PSP: version=0x0101001C
[drm] Found VCN firmware Version ENC: 1.16 DEC: 5 VEP: 0 Revision: 3
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] Display Core initialized with v3.2.149!
[drm] DMUB hardware initialized: version=0x0101001C
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] fb mappable at 0x410CD2000
[drm] vram apper at 0x410000000
[drm] size 12533760
[drm] fb depth is 24
[drm]    pitch is 8704
[drm] Initialized amdgpu 3.42.0 20150101 for 0000:04:00.0 on minor 0
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[mem 0xcf000000-0xf7ffffff] available for PCI devices
[drm] amdgpu kernel modesetting enabled.
[drm] initializing kernel modesetting (RENOIR 0x1002:0x1636 0x1E83:0x3E33 0xC6).
[drm] register mmio base: 0xD0300000
[drm] register mmio size: 524288
[drm] PCIE atomic ops is not supported
[drm] add ip block number 0 <soc15_common>
[drm] add ip block number 1 <gmc_v9_0>
[drm] add ip block number 2 <vega10_ih>
[drm] add ip block number 3 <psp>
[drm] add ip block number 4 <smu>
[drm] add ip block number 5 <gfx_v9_0>
[drm] add ip block number 6 <sdma_v4_0>
[drm] add ip block number 7 <dm>
[drm] add ip block number 8 <vcn_v2_0>
[drm] add ip block number 9 <jpeg_v2_0>
[drm] VCN decode is enabled in VM mode
[drm] VCN encode is enabled in VM mode
[drm] JPEG decode is enabled in VM mode
[drm] vm size is 262144 GB, 4 levels, block size is 9-bit, fragment size is 9-bit
[drm] Detected VRAM RAM=512M, BAR=512M
[drm] RAM width 128bits DDR4
[drm] amdgpu: 512M of VRAM memory ready
[drm] amdgpu: 3072M of GTT memory ready.
[drm] GART: num cpu pages 262144, num gpu pages 262144
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] Loading DMUB firmware via PSP: version=0x01010019
[drm] Found VCN firmware Version ENC: 1.14 DEC: 5 VEP: 0 Revision: 20
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] Display Core initialized with v3.2.141!
[drm] DMUB hardware initialized: version=0x01010019
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] fb mappable at 0x410CD1000
[drm] vram apper at 0x410000000
[drm] size 12533760
[drm] fb depth is 24
[drm]    pitch is 8704
[drm] Initialized amdgpu 3.42.0 20150101 for 0000:04:00.0 on minor 0
[mem 0xcf000000-0xf7ffffff] available for PCI devices
[drm] amdgpu kernel modesetting enabled.
[drm] initializing kernel modesetting (RENOIR 0x1002:0x1636 0x1E83:0x3E33 0xC6).
[drm] register mmio base: 0xD0300000
[drm] register mmio size: 524288
[drm] PCIE atomic ops is not supported
[drm] add ip block number 0 <soc15_common>
[drm] add ip block number 1 <gmc_v9_0>
[drm] add ip block number 2 <vega10_ih>
[drm] add ip block number 3 <psp>
[drm] add ip block number 4 <smu>
[drm] add ip block number 5 <gfx_v9_0>
[drm] add ip block number 6 <sdma_v4_0>
[drm] add ip block number 7 <dm>
[drm] add ip block number 8 <vcn_v2_0>
[drm] add ip block number 9 <jpeg_v2_0>
[drm] VCN decode is enabled in VM mode
[drm] VCN encode is enabled in VM mode
[drm] JPEG decode is enabled in VM mode
[drm] vm size is 262144 GB, 4 levels, block size is 9-bit, fragment size is 9-bit
[drm] Detected VRAM RAM=512M, BAR=512M
[drm] RAM width 128bits DDR4
[drm] amdgpu: 512M of VRAM memory ready
[drm] amdgpu: 3072M of GTT memory ready.
[drm] GART: num cpu pages 262144, num gpu pages 262144
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] Loading DMUB firmware via PSP: version=0x0101001C
[drm] Found VCN firmware Version ENC: 1.16 DEC: 5 VEP: 0 Revision: 3
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] Display Core initialized with v3.2.149!
[drm] DMUB hardware initialized: version=0x0101001C
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] fb mappable at 0x410CD2000
[drm] vram apper at 0x410000000
[drm] size 12533760
[drm] fb depth is 24
[drm]    pitch is 8704
[drm] Initialized amdgpu 3.42.0 20150101 for 0000:04:00.0 on minor 0
[mem 0xcf000000-0xf7ffffff] available for PCI devices
[drm] amdgpu kernel modesetting enabled.
[drm] initializing kernel modesetting (RENOIR 0x1002:0x1636 0x1E83:0x3E33 0xC6).
[drm] register mmio base: 0xD0300000
[drm] register mmio size: 524288
[drm] PCIE atomic ops is not supported
[drm] add ip block number 0 <soc15_common>
[drm] add ip block number 1 <gmc_v9_0>
[drm] add ip block number 2 <vega10_ih>
[drm] add ip block number 3 <psp>
[drm] add ip block number 4 <smu>
[drm] add ip block number 5 <gfx_v9_0>
[drm] add ip block number 6 <sdma_v4_0>
[drm] add ip block number 7 <dm>
[drm] add ip block number 8 <vcn_v2_0>
[drm] add ip block number 9 <jpeg_v2_0>
[drm] VCN decode is enabled in VM mode
[drm] VCN encode is enabled in VM mode
[drm] JPEG decode is enabled in VM mode
[drm] vm size is 262144 GB, 4 levels, block size is 9-bit, fragment size is 9-bit
[drm] Detected VRAM RAM=512M, BAR=512M
[drm] RAM width 128bits DDR4
[drm] amdgpu: 512M of VRAM memory ready
[drm] amdgpu: 3072M of GTT memory ready.
[drm] GART: num cpu pages 262144, num gpu pages 262144
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] Loading DMUB firmware via PSP: version=0x01010019
[drm] Found VCN firmware Version ENC: 1.14 DEC: 5 VEP: 0 Revision: 20
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] Display Core initialized with v3.2.141!
[drm] DMUB hardware initialized: version=0x01010019
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] fb mappable at 0x410CD1000
[drm] vram apper at 0x410000000
[drm] size 12533760
[drm] fb depth is 24
[drm]    pitch is 8704
[drm] Initialized amdgpu 3.42.0 20150101 for 0000:04:00.0 on minor 0
[mem 0xcf000000-0xf7ffffff] available for PCI devices
[drm] amdgpu kernel modesetting enabled.
[drm] initializing kernel modesetting (RENOIR 0x1002:0x1636 0x1E83:0x3E33 0xC6).
[drm] register mmio base: 0xD0300000
[drm] register mmio size: 524288
[drm] PCIE atomic ops is not supported
[drm] add ip block number 0 <soc15_common>
[drm] add ip block number 1 <gmc_v9_0>
[drm] add ip block number 2 <vega10_ih>
[drm] add ip block number 3 <psp>
[drm] add ip block number 4 <smu>
[drm] add ip block number 5 <gfx_v9_0>
[drm] add ip block number 6 <sdma_v4_0>
[drm] add ip block number 7 <dm>
[drm] add ip block number 8 <vcn_v2_0>
[drm] add ip block number 9 <jpeg_v2_0>
[drm] VCN decode is enabled in VM mode
[drm] VCN encode is enabled in VM mode
[drm] JPEG decode is enabled in VM mode
[drm] vm size is 262144 GB, 4 levels, block size is 9-bit, fragment size is 9-bit
[drm] Detected VRAM RAM=512M, BAR=512M
[drm] RAM width 128bits DDR4
[drm] amdgpu: 512M of VRAM memory ready
[drm] amdgpu: 3072M of GTT memory ready.
[drm] GART: num cpu pages 262144, num gpu pages 262144
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] Loading DMUB firmware via PSP: version=0x0101001C
[drm] Found VCN firmware Version ENC: 1.16 DEC: 5 VEP: 0 Revision: 3
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] Display Core initialized with v3.2.149!
[drm] DMUB hardware initialized: version=0x0101001C
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] fb mappable at 0x410CD2000
[drm] vram apper at 0x410000000
[drm] size 12533760
[drm] fb depth is 24
[drm]    pitch is 8704
[drm] Initialized amdgpu 3.42.0 20150101 for 0000:04:00.0 on minor 0
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
[drm] free PSP TMR buffer
[drm] PCIE GART of 1024M enabled.
[drm] PTB located at 0x000000F400900000
[drm] PSP is resuming...
[drm] reserve 0x400000 from 0xf41f800000 for PSP TMR
[drm] kiq ring mec 2 pipe 1 q 0
[drm] DMUB hardware initialized: version=0x0101001C
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:363
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:371
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dsc_pg_control line:379
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:434
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:508
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:442
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:516
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:450
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:524
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_dpp_pg_control line:458
[drm] REG_WAIT timeout 1us * 1000 tries - dcn20_hubp_pg_control line:532
[drm] VCN decode and encode initialized successfully(under DPG Mode).
[drm] JPEG decode initialized successfully.
