v 20010722
T 500 2400 2 10 1 1 0 6
uref=U?
T 300 50 9 10 1 0 0 0
4045
T 2000 950 5 10 0 0 0 0
device=4045
T 2000 1150 5 10 0 0 0 0
footprint=None
T 2000 1350 5 10 0 0 0 0
net=VSS:14
T 2000 1550 5 10 0 0 0 0
net=VDD:3
P 0 1100 300 1100 1
{
T 100 1150 5 8 1 1 0 0
pin1=16
T 350 1100 3 8 1 1 0 0
label=X1
T 350 1100 5 8 0 1 0 2
type=in
}
P 0 1500 300 1500 1
{
T 100 1550 5 8 1 1 0 0
pin2=15
T 350 1500 3 8 1 1 0 0
label=X0
T 350 1500 5 8 0 1 0 2
type=in
}
P 0 700 300 700 1
{
T 100 750 5 8 1 1 0 0
pin3=1
T 350 700 3 8 1 1 0 0
label=PS
T 350 700 5 8 0 1 0 2
type=in
}
P 0 1900 300 1900 1
{
T 100 1950 5 8 1 1 0 0
pin4=2
T 350 1900 3 8 1 1 0 0
label=NS
T 350 1900 5 8 0 1 0 2
type=in
}
P 1600 1100 1300 1100 1
{
T 1400 1150 5 8 1 1 0 0
pin5=8
T 1250 1100 3 8 1 1 0 6
label=QB
T 1250 1100 5 8 0 1 0 8
type=out
}
P 1600 1500 1300 1500 1
{
T 1400 1550 5 8 1 1 0 0
pin6=7
T 1250 1500 3 8 1 1 0 6
label=QA
T 1250 1500 5 8 0 1 0 8
type=out
}
B 300 300 1000 2000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
