<?xml version="1.0"?>
<!--
  Copyright 2023 NXP

  SPDX-License-Identifier: BSD-3-Clause
-->
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/5.0/regsPeripheral.xsd"
  xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/5.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/5.0/regsPeripheral.xsd">

  <register offset="0x80" width="32" name="OTFAD_KEY3" access="W" reversed="False" description="OTFAD1_KEY[127:96]"/>
  <register offset="0x81" width="32" name="OTFAD_KEY2" access="W" reversed="False" description="OTFAD1_KEY[95:64]"/>
  <register offset="0x82" width="32" name="OTFAD_KEY1" access="W" reversed="False" description="OTFAD1_KEY[63:32]"/>
  <register offset="0x83" width="32" name="OTFAD_KEY0" access="W" reversed="False" description="OTFAD1_KEY[31:0]"/>

  <register offset="0x84" width="32" name="OTFAD1_KEY_SCRAMBLE" access="W" reversed="True" description="OTFAD1 Key Scramble mask"/>
  <register offset="0x85" width="32" name="OTFAD1_SCRAMBLE_ALIGN" access="W" reversed="True" description="OTFAD1 Key Scramble align"/>
  <register offset="0x86" width="32" name="OTFAD2_KEY_SCRAMBLE" access="W" reversed="True" description="OTFAD2 Key Scramble mask"/>
  <register offset="0x87" width="32" name="OTFAD2_SCRAMBLE_ALIGN" access="W" reversed="True" description="OTFAD2 Key Scramble align"/>

  <register offset="0x09" width="32" name="USER_KEY_RLOCK" access="W" reversed="True" description="Read Lock for USER KEY">
    <bit_field offset="6" width="1" name="USER_KEY5_RLOCK" access="W" reset_value="0" description="Read lock for USER_KEY5 (OTFAD1 KEY)">
      <bit_field_value name="UNLOCK" value="0b0" description="Unlock (read enabled)"/>
      <bit_field_value name="LOCK" value="0b1" description="Lock (read disabled)"/>
    </bit_field>
  </register>

  <register offset="0x0e" width="32" name="SEC_CONFIG" access="W" reversed="True" description="OTFAD Configuration">
    <bit_field offset="4" width="1" name="OTFAD1_KEY_SEL" access="W" reset_value="0" description="Blocks access to the OTFAD2 CTXn.">
      <bit_field_value name="USER_KEY5" value="0b0" description="select USER_KEY5 as OTFAD1 key"/>
      <bit_field_value name="PUF" value="0b1" description="select PUF key[1] as OTFAD1 key"/>
    </bit_field>
    <bit_field offset="5" width="1" name="OTFAD1_KEY_SEL_LOCK" access="W" reset_value="0" description="OTFAD2 enable.">
      <bit_field_value name="DISABLE" value="0b0" description="software change OTFAD1 key selection allowed"/>
      <bit_field_value name="ENABLE" value="0b1" description="software change OTFAD1 key selection not allowed"/>
    </bit_field>
    <bit_field offset="6" width="1" name="OTFAD2_KEY_SEL" access="W" reset_value="0" description="Blocks access to the OTFAD2 CTXn.">
      <bit_field_value name="USER_KEY5" value="0b0" description="select USER_KEY5 as OTFAD2 key"/>
      <bit_field_value name="PUF" value="0b1" description="select PUF key[1] as OTFAD1 key"/>
    </bit_field>
    <bit_field offset="7" width="1" name="OTFAD2_KEY_SEL_LOCK" access="W" reset_value="0" description="OTFAD2 enable.">
      <bit_field_value name="DISABLE" value="0b0" description="software change OTFAD2 key selection allowed"/>
      <bit_field_value name="ENABLE" value="0b1" description="software change OTFAD2 key selection not allowed"/>
    </bit_field>
  </register>

  <register offset="0x47" width="32" name="OTFAD_CFG" access="W" reversed="True" description="OTFAD Configuration">
    <bit_field offset="2" width="1" name="OTFAD2_RESTRICT_IPS" access="W" reset_value="0" description="Blocks access to the OTFAD2 CTXn.">
      <bit_field_value name="FULL" value="0b0" description="Full access"/>
      <bit_field_value name="RESTRICTED" value="0b1" description="Restricted Access"/>
    </bit_field>
    <bit_field offset="5" width="1" name="OTFAD2_KEY_BLOB_EN" access="W" reset_value="0" description="OTFAD2 enable.">
      <bit_field_value name="DISABLE" value="0b0" description="Disabled"/>
      <bit_field_value name="ENABLE" value="0b1" description="Enabled"/>
    </bit_field>
    <bit_field offset="4" width="1" name="OTFAD2_SCRAMBLE_ENABLE" access="W" reset_value="0" description="OTFAD2 Key Scrambling enable.">
      <bit_field_value name="DISABLE" value="0b0" description="Disabled"/>
      <bit_field_value name="ENABLE" value="0b1" description="Enabled"/>
    </bit_field>
    <bit_field offset="2" width="1" name="OTFAD1_RESTRICT_IPS" access="W" reset_value="0" description="Blocks access to the OTFAD1 CTXn.">
      <bit_field_value name="FULL" value="0b0" description="Full access"/>
      <bit_field_value name="RESTRICTED" value="0b1" description="Restricted Access"/>
    </bit_field>
    <bit_field offset="1" width="1" name="OTFAD1_KEY_BLOB_EN" access="W" reset_value="0" description="OTFAD1 enable.">
      <bit_field_value name="DISABLE" value="0b0" description="Disabled"/>
      <bit_field_value name="ENABLE" value="0b1" description="Enabled"/>
    </bit_field>
    <bit_field offset="0" width="1" name="OTFAD1_SCRAMBLE_ENABLE" access="W" reset_value="0" description="OTFAD1 Key Scrambling enable.">
      <bit_field_value name="DISABLE" value="0b0" description="Disabled"/>
      <bit_field_value name="ENABLE" value="0b1" description="Enabled"/>
    </bit_field>
  </register>

  <register offset="0x0E" width="32" name="LOAD_IEE_KEY" access="W" reversed="True" description="Load the keys from the fuses into the IEE">
    <bit_field offset="8" width="1" name="LOAD_IEE_KEY_BITFIELD" access="W" reset_value="0" description="Load the keys from the fuses into the IEE">
      <bit_field_value name="DISABLED" value="0b0" description="Disabled"/>
      <bit_field_value name="ENABLED" value="0b1" description="Enabled"/>
    </bit_field>
  </register>

  <register offset="0x17" width="32" name="ENCRYPT_XIP_ENGINE" access="W" reversed="True" description="Configure the encrypted XiP engine">
    <bit_field offset="12" width="1" name="ENCRYPT_XIP_ENGINE_BITFIELD" access="W" reset_value="0" description="Configure the encrypted XiP engine">
      <bit_field_value name="OTFAD" value="0b0" description="OTFAD (128-bit AES-CTR)"/>
      <bit_field_value name="IEE" value="0b1" description="IEE (128/256-bit AES-CTR, 256/512-bit AES-XTS)"/>
    </bit_field>
  </register>

  <register offset="0x14" width="32" name="BOOT_CFG" access="W" reversed="True" description="Boot configuration">
    <bit_field offset="1" width="1" name="ENCRYPT_XIP_EN_BITFIELD" access="W" reset_value="0" description="Enable the encrypted XiP in the fuses">
      <bit_field_value name="DISABLED" value="0b0" description="Disabled"/>
      <bit_field_value name="ENABLED" value="0b1" description="Enabled"/>
    </bit_field>
  </register>

</regs:peripheral>
