.ALIASES
X_M1            M1(D=N16040 G=N16044 S=0 ) CN @GATE_CHARGE.SCHEMATIC1(sch_1):INS15915@SILICONIX.NAMS20.Normal(chips)
C_C1            C1(1=N16193 2=N16044 ) CN @GATE_CHARGE.SCHEMATIC1(sch_1):INS15983@ANALOG.C.Normal(chips)
R_R2            R2(1=N16040 2=12V ) CN @GATE_CHARGE.SCHEMATIC1(sch_1):INS16024@ANALOG.R.Normal(chips)
V_V3            V3(+=N16193 -=0 ) CN @GATE_CHARGE.SCHEMATIC1(sch_1):INS16128@SOURCE.VPULSE.Normal(chips)
V_V4            V4(+=12V -=0 ) CN @GATE_CHARGE.SCHEMATIC1(sch_1):INS16357@SOURCE.VDC.Normal(chips)
R_R4            R4(1=0 2=N16044 ) CN @GATE_CHARGE.SCHEMATIC1(sch_1):INS16444@ANALOG.R.Normal(chips)
_    _(12V=12V)
.ENDALIASES
