PIN[24] 56049 -3529 m3
D_out -6887 -4959 m3
PIN[23] 56037 -873 m3
PIN[22] 56044 1782 m3
PIN[21] 56051 4438 m3
PIN[20] 56045 7094 m3
PIN[19] 56045 9750 m3
PIN[18] 56045 12406 m3
PIN[17] 56036 15062 m3
PIN[16] 56045 17718 m3
PIN[15] 56045 20374 m3
PIN[14] 56050 23030 m3
PIN[13] 56049 25686 m3
PIN[12] 56025 28342 m3
PIN[11] 56004 30998 m3
PIN[10] 56025 33654 m3
PIN[9] 56004 36310 m3
PIN[8] 55890 38966 m3
PIN[7] 55936 41622 m3
PIN[6] 55993 44278 m3
PIN[5] 55992 46934 m3
PIN[4] 55977 49590 m3
PIN[3] 55973 52246 m3
PIN[2] 55938 54903 m3
BUS[10] 52157 -4303 m4
BUS[9] 45934 -4300 m4
BUS[8] 39694 -4300 m4
BUS[7] 33454 -4300 m4
BUS[6] 27214 -4300 m4
BUS[5] 20974 -4300 m4
BUS[4] 14734 -4300 m4
BUS[3] 8494 -4300 m4
BUS[2] 2254 -4300 m4
BUS[1] -4094 -4303 m4
PIN[1] 56011 57558 m3
clk 1261 61752 m2
d_in 1498 61761 m2
Enable 1043 61752 m2
vdd -67 59960 m1
swmatrix_row_10_0[0].swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 49836 -3946 mvpdif
swmatrix_row_10_0[0].swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 43596 -3946 mvpdif
swmatrix_row_10_0[0].swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 37356 -3946 mvpdif
swmatrix_row_10_0[0].swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 31116 -3946 mvpdif
swmatrix_row_10_0[0].swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 24876 -3946 mvpdif
swmatrix_row_10_0[0].swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 18636 -3946 mvpdif
swmatrix_row_10_0[0].swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 12396 -3946 mvpdif
swmatrix_row_10_0[0].swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 6156 -3946 mvpdif
swmatrix_row_10_0[0].swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -83 -3946 mvpdif
swmatrix_row_10_0[0].swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -6415 -3946 mvpdif
a_54525_n2619# 54525 -2618 mvndif
a_52912_n2581# 52912 -2580 mvndif
a_53304_n2581# 53304 -2580 mvndif
swmatrix_row_10_0[0].swmatrix_Tgate_2.gated_control 49924 -3990 p
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 54505 -2114 mvpdif
a_50448_n2581# 50448 -2580 mvndif
a_50840_n2581# 50840 -2580 mvndif
a_53264_n2036# 53264 -2035 mvpdif
a_52912_n2036# 52912 -2035 mvpdif
a_53404_n2156# 53404 -2155 p
a_52544_n2578# 52544 -2577 mvndif
a_53060_n2036# 53060 -2035 mvpdif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 51484 -2618 mvndif
a_48285_n2619# 48285 -2618 mvndif
a_46672_n2581# 46672 -2580 mvndif
a_47064_n2581# 47064 -2580 mvndif
a_50800_n2036# 50800 -2035 mvpdif
a_50448_n2036# 50448 -2035 mvpdif
a_50940_n2156# 50940 -2155 p
a_50080_n2578# 50080 -2577 mvndif
a_52076_n2596# 52076 -2595 mvndif
a_50596_n2036# 50596 -2035 mvpdif
swmatrix_row_10_0[0].swmatrix_Tgate_1.gated_control 43684 -3990 p
a_49612_n2596# 49612 -2595 mvndif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 48265 -2114 mvpdif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.Q[9] 47708 -2618 mvndif
a_44208_n2581# 44208 -2580 mvndif
a_44600_n2581# 44600 -2580 mvndif
a_47024_n2036# 47024 -2035 mvpdif
a_46672_n2036# 46672 -2035 mvpdif
a_47164_n2156# 47164 -2155 p
a_46304_n2578# 46304 -2577 mvndif
a_46820_n2036# 46820 -2035 mvpdif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 45244 -2618 mvndif
a_42045_n2619# 42045 -2618 mvndif
a_40432_n2581# 40432 -2580 mvndif
a_40824_n2581# 40824 -2580 mvndif
a_44560_n2036# 44560 -2035 mvpdif
a_44208_n2036# 44208 -2035 mvpdif
a_44700_n2156# 44700 -2155 p
a_43840_n2578# 43840 -2577 mvndif
a_45836_n2596# 45836 -2595 mvndif
a_44356_n2036# 44356 -2035 mvpdif
swmatrix_row_10_0[0].swmatrix_Tgate_3.gated_control 37444 -3990 p
a_43372_n2596# 43372 -2595 mvndif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 42025 -2114 mvpdif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.Q[8] 41468 -2618 mvndif
a_37968_n2581# 37968 -2580 mvndif
a_38360_n2581# 38360 -2580 mvndif
a_40784_n2036# 40784 -2035 mvpdif
a_40432_n2036# 40432 -2035 mvpdif
a_40924_n2156# 40924 -2155 p
a_40064_n2578# 40064 -2577 mvndif
a_40580_n2036# 40580 -2035 mvpdif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 39004 -2618 mvndif
a_35805_n2619# 35805 -2618 mvndif
a_34192_n2581# 34192 -2580 mvndif
a_34584_n2581# 34584 -2580 mvndif
a_38320_n2036# 38320 -2035 mvpdif
a_37968_n2036# 37968 -2035 mvpdif
a_38460_n2156# 38460 -2155 p
a_37600_n2578# 37600 -2577 mvndif
a_39596_n2596# 39596 -2595 mvndif
a_38116_n2036# 38116 -2035 mvpdif
swmatrix_row_10_0[0].swmatrix_Tgate_0.gated_control 31204 -3990 p
a_37132_n2596# 37132 -2595 mvndif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 35785 -2114 mvpdif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.Q[7] 35228 -2618 mvndif
a_31728_n2581# 31728 -2580 mvndif
a_32120_n2581# 32120 -2580 mvndif
a_34544_n2036# 34544 -2035 mvpdif
a_34192_n2036# 34192 -2035 mvpdif
a_34684_n2156# 34684 -2155 p
a_33824_n2578# 33824 -2577 mvndif
a_34340_n2036# 34340 -2035 mvpdif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 32764 -2618 mvndif
a_29565_n2619# 29565 -2618 mvndif
a_27952_n2581# 27952 -2580 mvndif
a_28344_n2581# 28344 -2580 mvndif
a_32080_n2036# 32080 -2035 mvpdif
a_31728_n2036# 31728 -2035 mvpdif
a_32220_n2156# 32220 -2155 p
a_31360_n2578# 31360 -2577 mvndif
a_33356_n2596# 33356 -2595 mvndif
a_31876_n2036# 31876 -2035 mvpdif
swmatrix_row_10_0[0].swmatrix_Tgate_6.gated_control 24964 -3990 p
a_30892_n2596# 30892 -2595 mvndif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 29545 -2114 mvpdif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.Q[6] 28988 -2618 mvndif
a_25488_n2581# 25488 -2580 mvndif
a_25880_n2581# 25880 -2580 mvndif
a_28304_n2036# 28304 -2035 mvpdif
a_27952_n2036# 27952 -2035 mvpdif
a_28444_n2156# 28444 -2155 p
a_27584_n2578# 27584 -2577 mvndif
a_28100_n2036# 28100 -2035 mvpdif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 26524 -2618 mvndif
a_23325_n2619# 23325 -2618 mvndif
a_21712_n2581# 21712 -2580 mvndif
a_22104_n2581# 22104 -2580 mvndif
a_25840_n2036# 25840 -2035 mvpdif
a_25488_n2036# 25488 -2035 mvpdif
a_25980_n2156# 25980 -2155 p
a_25120_n2578# 25120 -2577 mvndif
a_27116_n2596# 27116 -2595 mvndif
a_25636_n2036# 25636 -2035 mvpdif
swmatrix_row_10_0[0].swmatrix_Tgate_5.gated_control 18724 -3990 p
a_24652_n2596# 24652 -2595 mvndif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 23305 -2114 mvpdif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.Q[5] 22748 -2618 mvndif
a_19248_n2581# 19248 -2580 mvndif
a_19640_n2581# 19640 -2580 mvndif
a_22064_n2036# 22064 -2035 mvpdif
a_21712_n2036# 21712 -2035 mvpdif
a_22204_n2156# 22204 -2155 p
a_21344_n2578# 21344 -2577 mvndif
a_21860_n2036# 21860 -2035 mvpdif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 20284 -2618 mvndif
a_17085_n2619# 17085 -2618 mvndif
a_15472_n2581# 15472 -2580 mvndif
a_15864_n2581# 15864 -2580 mvndif
a_19600_n2036# 19600 -2035 mvpdif
a_19248_n2036# 19248 -2035 mvpdif
a_19740_n2156# 19740 -2155 p
a_18880_n2578# 18880 -2577 mvndif
a_20876_n2596# 20876 -2595 mvndif
a_19396_n2036# 19396 -2035 mvpdif
swmatrix_row_10_0[0].swmatrix_Tgate_7.gated_control 12484 -3990 p
a_18412_n2596# 18412 -2595 mvndif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 17065 -2114 mvpdif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.Q[4] 16508 -2618 mvndif
a_13008_n2581# 13008 -2580 mvndif
a_13400_n2581# 13400 -2580 mvndif
a_15824_n2036# 15824 -2035 mvpdif
a_15472_n2036# 15472 -2035 mvpdif
a_15964_n2156# 15964 -2155 p
a_15104_n2578# 15104 -2577 mvndif
a_15620_n2036# 15620 -2035 mvpdif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 14044 -2618 mvndif
a_10845_n2619# 10845 -2618 mvndif
a_9232_n2581# 9232 -2580 mvndif
a_9624_n2581# 9624 -2580 mvndif
a_13360_n2036# 13360 -2035 mvpdif
a_13008_n2036# 13008 -2035 mvpdif
a_13500_n2156# 13500 -2155 p
a_12640_n2578# 12640 -2577 mvndif
a_14636_n2596# 14636 -2595 mvndif
a_13156_n2036# 13156 -2035 mvpdif
swmatrix_row_10_0[0].swmatrix_Tgate_4.gated_control 6244 -3990 p
a_12172_n2596# 12172 -2595 mvndif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 10825 -2114 mvpdif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.Q[3] 10268 -2618 mvndif
a_6768_n2581# 6768 -2580 mvndif
a_7160_n2581# 7160 -2580 mvndif
a_9584_n2036# 9584 -2035 mvpdif
a_9232_n2036# 9232 -2035 mvpdif
a_9724_n2156# 9724 -2155 p
a_8864_n2578# 8864 -2577 mvndif
a_9380_n2036# 9380 -2035 mvpdif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 7804 -2618 mvndif
a_4605_n2619# 4605 -2618 mvndif
a_2992_n2581# 2992 -2580 mvndif
a_3384_n2581# 3384 -2580 mvndif
a_7120_n2036# 7120 -2035 mvpdif
a_6768_n2036# 6768 -2035 mvpdif
a_7260_n2156# 7260 -2155 p
a_6400_n2578# 6400 -2577 mvndif
a_8396_n2596# 8396 -2595 mvndif
a_6916_n2036# 6916 -2035 mvpdif
swmatrix_row_10_0[0].swmatrix_Tgate_8.gated_control 4 -3990 p
a_5932_n2596# 5932 -2595 mvndif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 4585 -2114 mvpdif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.Q[2] 4028 -2618 mvndif
a_528_n2581# 528 -2580 mvndif
a_920_n2581# 920 -2580 mvndif
a_3344_n2036# 3344 -2035 mvpdif
a_2992_n2036# 2992 -2035 mvpdif
a_3484_n2156# 3484 -2155 p
a_2624_n2578# 2624 -2577 mvndif
a_3140_n2036# 3140 -2035 mvpdif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 1564 -2618 mvndif
a_n1635_n2619# -1634 -2618 mvndif
a_n3248_n2581# -3247 -2580 mvndif
a_n2856_n2581# -2855 -2580 mvndif
a_880_n2036# 880 -2035 mvpdif
a_528_n2036# 528 -2035 mvpdif
a_1020_n2156# 1020 -2155 p
a_160_n2578# 160 -2577 mvndif
a_2156_n2596# 2156 -2595 mvndif
a_676_n2036# 676 -2035 mvpdif
swmatrix_row_10_0[0].swmatrix_Tgate_9.gated_control -6327 -3990 p
a_n308_n2596# -307 -2595 mvndif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I -1654 -2114 mvpdif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.Q[1] -2211 -2618 mvndif
a_n5712_n2581# -5711 -2580 mvndif
a_n5320_n2581# -5319 -2580 mvndif
a_n2896_n2036# -2895 -2035 mvpdif
a_n3248_n2036# -3247 -2035 mvpdif
a_n2756_n2156# -2755 -2155 p
a_n3616_n2578# -3615 -2577 mvndif
a_n3100_n2036# -3099 -2035 mvpdif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D -4675 -2618 mvndif
a_n5360_n2036# -5359 -2035 mvpdif
a_n5712_n2036# -5711 -2035 mvpdif
a_n5220_n2156# -5219 -2155 p
a_n6080_n2578# -6079 -2577 mvndif
a_n4084_n2596# -4083 -2595 mvndif
a_n5564_n2036# -5563 -2035 mvpdif
a_n6548_n2596# -6547 -2595 mvndif
swmatrix_row_10_0[1].swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 49836 -1290 mvpdif
swmatrix_row_10_0[1].swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 43596 -1290 mvpdif
swmatrix_row_10_0[1].swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 37356 -1290 mvpdif
swmatrix_row_10_0[1].swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 31116 -1290 mvpdif
swmatrix_row_10_0[1].swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 24876 -1290 mvpdif
swmatrix_row_10_0[1].swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 18636 -1290 mvpdif
swmatrix_row_10_0[1].swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 12396 -1290 mvpdif
swmatrix_row_10_0[1].swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 6156 -1290 mvpdif
swmatrix_row_10_0[1].swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -83 -1290 mvpdif
swmatrix_row_10_0[1].swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -6415 -1290 mvpdif
a_54525_37# 54525 37 mvndif
a_52912_75# 52912 75 mvndif
a_53304_75# 53304 75 mvndif
swmatrix_row_10_0[1].swmatrix_Tgate_2.gated_control 49924 -1334 p
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 54505 541 mvpdif
swmatrix_row_10_0[0].ShiftReg_row_10_2_0.D_in -5831 -2624 p
a_50448_75# 50448 75 mvndif
a_50840_75# 50840 75 mvndif
a_53264_620# 53264 620 mvpdif
a_52912_620# 52912 620 mvpdif
a_53404_500# 53404 500 p
a_52544_78# 52544 78 mvndif
a_53060_620# 53060 620 mvpdif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 51484 37 mvndif
a_48285_37# 48285 37 mvndif
a_46672_75# 46672 75 mvndif
a_47064_75# 47064 75 mvndif
a_50800_620# 50800 620 mvpdif
a_50448_620# 50448 620 mvpdif
a_50940_500# 50940 500 p
a_50080_78# 50080 78 mvndif
a_52076_60# 52076 60 mvndif
a_50596_620# 50596 620 mvpdif
swmatrix_row_10_0[1].swmatrix_Tgate_1.gated_control 43684 -1334 p
a_49612_60# 49612 60 mvndif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 48265 541 mvpdif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.Q[9] 47708 37 mvndif
a_44208_75# 44208 75 mvndif
a_44600_75# 44600 75 mvndif
a_47024_620# 47024 620 mvpdif
a_46672_620# 46672 620 mvpdif
a_47164_500# 47164 500 p
a_46304_78# 46304 78 mvndif
a_46820_620# 46820 620 mvpdif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 45244 37 mvndif
a_42045_37# 42045 37 mvndif
a_40432_75# 40432 75 mvndif
a_40824_75# 40824 75 mvndif
a_44560_620# 44560 620 mvpdif
a_44208_620# 44208 620 mvpdif
a_44700_500# 44700 500 p
a_43840_78# 43840 78 mvndif
a_45836_60# 45836 60 mvndif
a_44356_620# 44356 620 mvpdif
swmatrix_row_10_0[1].swmatrix_Tgate_3.gated_control 37444 -1334 p
a_43372_60# 43372 60 mvndif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 42025 541 mvpdif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.Q[8] 41468 37 mvndif
a_37968_75# 37968 75 mvndif
a_38360_75# 38360 75 mvndif
a_40784_620# 40784 620 mvpdif
a_40432_620# 40432 620 mvpdif
a_40924_500# 40924 500 p
a_40064_78# 40064 78 mvndif
a_40580_620# 40580 620 mvpdif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 39004 37 mvndif
a_35805_37# 35805 37 mvndif
a_34192_75# 34192 75 mvndif
a_34584_75# 34584 75 mvndif
a_38320_620# 38320 620 mvpdif
a_37968_620# 37968 620 mvpdif
a_38460_500# 38460 500 p
a_37600_78# 37600 78 mvndif
a_39596_60# 39596 60 mvndif
a_38116_620# 38116 620 mvpdif
swmatrix_row_10_0[1].swmatrix_Tgate_0.gated_control 31204 -1334 p
a_37132_60# 37132 60 mvndif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 35785 541 mvpdif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.Q[7] 35228 37 mvndif
a_31728_75# 31728 75 mvndif
a_32120_75# 32120 75 mvndif
a_34544_620# 34544 620 mvpdif
a_34192_620# 34192 620 mvpdif
a_34684_500# 34684 500 p
a_33824_78# 33824 78 mvndif
a_34340_620# 34340 620 mvpdif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 32764 37 mvndif
a_29565_37# 29565 37 mvndif
a_27952_75# 27952 75 mvndif
a_28344_75# 28344 75 mvndif
a_32080_620# 32080 620 mvpdif
a_31728_620# 31728 620 mvpdif
a_32220_500# 32220 500 p
a_31360_78# 31360 78 mvndif
a_33356_60# 33356 60 mvndif
a_31876_620# 31876 620 mvpdif
swmatrix_row_10_0[1].swmatrix_Tgate_6.gated_control 24964 -1334 p
a_30892_60# 30892 60 mvndif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 29545 541 mvpdif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.Q[6] 28988 37 mvndif
a_25488_75# 25488 75 mvndif
a_25880_75# 25880 75 mvndif
a_28304_620# 28304 620 mvpdif
a_27952_620# 27952 620 mvpdif
a_28444_500# 28444 500 p
a_27584_78# 27584 78 mvndif
a_28100_620# 28100 620 mvpdif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 26524 37 mvndif
a_23325_37# 23325 37 mvndif
a_21712_75# 21712 75 mvndif
a_22104_75# 22104 75 mvndif
a_25840_620# 25840 620 mvpdif
a_25488_620# 25488 620 mvpdif
a_25980_500# 25980 500 p
a_25120_78# 25120 78 mvndif
a_27116_60# 27116 60 mvndif
a_25636_620# 25636 620 mvpdif
swmatrix_row_10_0[1].swmatrix_Tgate_5.gated_control 18724 -1334 p
a_24652_60# 24652 60 mvndif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 23305 541 mvpdif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.Q[5] 22748 37 mvndif
a_19248_75# 19248 75 mvndif
a_19640_75# 19640 75 mvndif
a_22064_620# 22064 620 mvpdif
a_21712_620# 21712 620 mvpdif
a_22204_500# 22204 500 p
a_21344_78# 21344 78 mvndif
a_21860_620# 21860 620 mvpdif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 20284 37 mvndif
a_17085_37# 17085 37 mvndif
a_15472_75# 15472 75 mvndif
a_15864_75# 15864 75 mvndif
a_19600_620# 19600 620 mvpdif
a_19248_620# 19248 620 mvpdif
a_19740_500# 19740 500 p
a_18880_78# 18880 78 mvndif
a_20876_60# 20876 60 mvndif
a_19396_620# 19396 620 mvpdif
swmatrix_row_10_0[1].swmatrix_Tgate_7.gated_control 12484 -1334 p
a_18412_60# 18412 60 mvndif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 17065 541 mvpdif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.Q[4] 16508 37 mvndif
a_13008_75# 13008 75 mvndif
a_13400_75# 13400 75 mvndif
a_15824_620# 15824 620 mvpdif
a_15472_620# 15472 620 mvpdif
a_15964_500# 15964 500 p
a_15104_78# 15104 78 mvndif
a_15620_620# 15620 620 mvpdif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 14044 37 mvndif
a_10845_37# 10845 37 mvndif
a_9232_75# 9232 75 mvndif
a_9624_75# 9624 75 mvndif
a_13360_620# 13360 620 mvpdif
a_13008_620# 13008 620 mvpdif
a_13500_500# 13500 500 p
a_12640_78# 12640 78 mvndif
a_14636_60# 14636 60 mvndif
a_13156_620# 13156 620 mvpdif
swmatrix_row_10_0[1].swmatrix_Tgate_4.gated_control 6244 -1334 p
a_12172_60# 12172 60 mvndif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 10825 541 mvpdif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.Q[3] 10268 37 mvndif
a_6768_75# 6768 75 mvndif
a_7160_75# 7160 75 mvndif
a_9584_620# 9584 620 mvpdif
a_9232_620# 9232 620 mvpdif
a_9724_500# 9724 500 p
a_8864_78# 8864 78 mvndif
a_9380_620# 9380 620 mvpdif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 7804 37 mvndif
a_4605_37# 4605 37 mvndif
a_2992_75# 2992 75 mvndif
a_3384_75# 3384 75 mvndif
a_7120_620# 7120 620 mvpdif
a_6768_620# 6768 620 mvpdif
a_7260_500# 7260 500 p
a_6400_78# 6400 78 mvndif
a_8396_60# 8396 60 mvndif
a_6916_620# 6916 620 mvpdif
swmatrix_row_10_0[1].swmatrix_Tgate_8.gated_control 4 -1334 p
a_5932_60# 5932 60 mvndif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 4585 541 mvpdif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.Q[2] 4028 37 mvndif
a_528_75# 528 75 mvndif
a_920_75# 920 75 mvndif
a_3344_620# 3344 620 mvpdif
a_2992_620# 2992 620 mvpdif
a_3484_500# 3484 500 p
a_2624_78# 2624 78 mvndif
a_3140_620# 3140 620 mvpdif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 1564 37 mvndif
a_n1635_37# -1634 37 mvndif
a_n3248_75# -3247 75 mvndif
a_n2856_75# -2855 75 mvndif
a_880_620# 880 620 mvpdif
a_528_620# 528 620 mvpdif
a_1020_500# 1020 500 p
a_160_78# 160 78 mvndif
a_2156_60# 2156 60 mvndif
a_676_620# 676 620 mvpdif
swmatrix_row_10_0[1].swmatrix_Tgate_9.gated_control -6327 -1334 p
a_n308_60# -307 60 mvndif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I -1654 541 mvpdif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.Q[1] -2211 37 mvndif
a_n5712_75# -5711 75 mvndif
a_n5320_75# -5319 75 mvndif
a_n2896_620# -2895 620 mvpdif
a_n3248_620# -3247 620 mvpdif
a_n2756_500# -2755 500 p
a_n3616_78# -3615 78 mvndif
a_n3100_620# -3099 620 mvpdif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D -4675 37 mvndif
a_n5360_620# -5359 620 mvpdif
a_n5712_620# -5711 620 mvpdif
a_n5220_500# -5219 500 p
a_n6080_78# -6079 78 mvndif
a_n4084_60# -4083 60 mvndif
a_n5564_620# -5563 620 mvpdif
a_n6548_60# -6547 60 mvndif
swmatrix_row_10_0[2].swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 49836 1365 mvpdif
swmatrix_row_10_0[2].swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 43596 1365 mvpdif
swmatrix_row_10_0[2].swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 37356 1365 mvpdif
swmatrix_row_10_0[2].swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 31116 1365 mvpdif
swmatrix_row_10_0[2].swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 24876 1365 mvpdif
swmatrix_row_10_0[2].swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 18636 1365 mvpdif
swmatrix_row_10_0[2].swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 12396 1365 mvpdif
swmatrix_row_10_0[2].swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 6156 1365 mvpdif
swmatrix_row_10_0[2].swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -83 1365 mvpdif
swmatrix_row_10_0[2].swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -6415 1365 mvpdif
a_54525_2693# 54525 2693 mvndif
a_52912_2731# 52912 2731 mvndif
a_53304_2731# 53304 2731 mvndif
swmatrix_row_10_0[2].swmatrix_Tgate_2.gated_control 49924 1321 p
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 54505 3197 mvpdif
swmatrix_row_10_0[1].ShiftReg_row_10_2_0.D_in -5831 31 p
a_50448_2731# 50448 2731 mvndif
a_50840_2731# 50840 2731 mvndif
a_53264_3276# 53264 3276 mvpdif
a_52912_3276# 52912 3276 mvpdif
a_53404_3156# 53404 3156 p
a_52544_2734# 52544 2734 mvndif
a_53060_3276# 53060 3276 mvpdif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 51484 2693 mvndif
a_48285_2693# 48285 2693 mvndif
a_46672_2731# 46672 2731 mvndif
a_47064_2731# 47064 2731 mvndif
a_50800_3276# 50800 3276 mvpdif
a_50448_3276# 50448 3276 mvpdif
a_50940_3156# 50940 3156 p
a_50080_2734# 50080 2734 mvndif
a_52076_2716# 52076 2716 mvndif
a_50596_3276# 50596 3276 mvpdif
swmatrix_row_10_0[2].swmatrix_Tgate_1.gated_control 43684 1321 p
a_49612_2716# 49612 2716 mvndif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 48265 3197 mvpdif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.Q[9] 47708 2693 mvndif
a_44208_2731# 44208 2731 mvndif
a_44600_2731# 44600 2731 mvndif
a_47024_3276# 47024 3276 mvpdif
a_46672_3276# 46672 3276 mvpdif
a_47164_3156# 47164 3156 p
a_46304_2734# 46304 2734 mvndif
a_46820_3276# 46820 3276 mvpdif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 45244 2693 mvndif
a_42045_2693# 42045 2693 mvndif
a_40432_2731# 40432 2731 mvndif
a_40824_2731# 40824 2731 mvndif
a_44560_3276# 44560 3276 mvpdif
a_44208_3276# 44208 3276 mvpdif
a_44700_3156# 44700 3156 p
a_43840_2734# 43840 2734 mvndif
a_45836_2716# 45836 2716 mvndif
a_44356_3276# 44356 3276 mvpdif
swmatrix_row_10_0[2].swmatrix_Tgate_3.gated_control 37444 1321 p
a_43372_2716# 43372 2716 mvndif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 42025 3197 mvpdif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.Q[8] 41468 2693 mvndif
a_37968_2731# 37968 2731 mvndif
a_38360_2731# 38360 2731 mvndif
a_40784_3276# 40784 3276 mvpdif
a_40432_3276# 40432 3276 mvpdif
a_40924_3156# 40924 3156 p
a_40064_2734# 40064 2734 mvndif
a_40580_3276# 40580 3276 mvpdif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 39004 2693 mvndif
a_35805_2693# 35805 2693 mvndif
a_34192_2731# 34192 2731 mvndif
a_34584_2731# 34584 2731 mvndif
a_38320_3276# 38320 3276 mvpdif
a_37968_3276# 37968 3276 mvpdif
a_38460_3156# 38460 3156 p
a_37600_2734# 37600 2734 mvndif
a_39596_2716# 39596 2716 mvndif
a_38116_3276# 38116 3276 mvpdif
swmatrix_row_10_0[2].swmatrix_Tgate_0.gated_control 31204 1321 p
a_37132_2716# 37132 2716 mvndif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 35785 3197 mvpdif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.Q[7] 35228 2693 mvndif
a_31728_2731# 31728 2731 mvndif
a_32120_2731# 32120 2731 mvndif
a_34544_3276# 34544 3276 mvpdif
a_34192_3276# 34192 3276 mvpdif
a_34684_3156# 34684 3156 p
a_33824_2734# 33824 2734 mvndif
a_34340_3276# 34340 3276 mvpdif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 32764 2693 mvndif
a_29565_2693# 29565 2693 mvndif
a_27952_2731# 27952 2731 mvndif
a_28344_2731# 28344 2731 mvndif
a_32080_3276# 32080 3276 mvpdif
a_31728_3276# 31728 3276 mvpdif
a_32220_3156# 32220 3156 p
a_31360_2734# 31360 2734 mvndif
a_33356_2716# 33356 2716 mvndif
a_31876_3276# 31876 3276 mvpdif
swmatrix_row_10_0[2].swmatrix_Tgate_6.gated_control 24964 1321 p
a_30892_2716# 30892 2716 mvndif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 29545 3197 mvpdif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.Q[6] 28988 2693 mvndif
a_25488_2731# 25488 2731 mvndif
a_25880_2731# 25880 2731 mvndif
a_28304_3276# 28304 3276 mvpdif
a_27952_3276# 27952 3276 mvpdif
a_28444_3156# 28444 3156 p
a_27584_2734# 27584 2734 mvndif
a_28100_3276# 28100 3276 mvpdif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 26524 2693 mvndif
a_23325_2693# 23325 2693 mvndif
a_21712_2731# 21712 2731 mvndif
a_22104_2731# 22104 2731 mvndif
a_25840_3276# 25840 3276 mvpdif
a_25488_3276# 25488 3276 mvpdif
a_25980_3156# 25980 3156 p
a_25120_2734# 25120 2734 mvndif
a_27116_2716# 27116 2716 mvndif
a_25636_3276# 25636 3276 mvpdif
swmatrix_row_10_0[2].swmatrix_Tgate_5.gated_control 18724 1321 p
a_24652_2716# 24652 2716 mvndif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 23305 3197 mvpdif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.Q[5] 22748 2693 mvndif
a_19248_2731# 19248 2731 mvndif
a_19640_2731# 19640 2731 mvndif
a_22064_3276# 22064 3276 mvpdif
a_21712_3276# 21712 3276 mvpdif
a_22204_3156# 22204 3156 p
a_21344_2734# 21344 2734 mvndif
a_21860_3276# 21860 3276 mvpdif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 20284 2693 mvndif
a_17085_2693# 17085 2693 mvndif
a_15472_2731# 15472 2731 mvndif
a_15864_2731# 15864 2731 mvndif
a_19600_3276# 19600 3276 mvpdif
a_19248_3276# 19248 3276 mvpdif
a_19740_3156# 19740 3156 p
a_18880_2734# 18880 2734 mvndif
a_20876_2716# 20876 2716 mvndif
a_19396_3276# 19396 3276 mvpdif
swmatrix_row_10_0[2].swmatrix_Tgate_7.gated_control 12484 1321 p
a_18412_2716# 18412 2716 mvndif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 17065 3197 mvpdif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.Q[4] 16508 2693 mvndif
a_13008_2731# 13008 2731 mvndif
a_13400_2731# 13400 2731 mvndif
a_15824_3276# 15824 3276 mvpdif
a_15472_3276# 15472 3276 mvpdif
a_15964_3156# 15964 3156 p
a_15104_2734# 15104 2734 mvndif
a_15620_3276# 15620 3276 mvpdif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 14044 2693 mvndif
a_10845_2693# 10845 2693 mvndif
a_9232_2731# 9232 2731 mvndif
a_9624_2731# 9624 2731 mvndif
a_13360_3276# 13360 3276 mvpdif
a_13008_3276# 13008 3276 mvpdif
a_13500_3156# 13500 3156 p
a_12640_2734# 12640 2734 mvndif
a_14636_2716# 14636 2716 mvndif
a_13156_3276# 13156 3276 mvpdif
swmatrix_row_10_0[2].swmatrix_Tgate_4.gated_control 6244 1321 p
a_12172_2716# 12172 2716 mvndif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 10825 3197 mvpdif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.Q[3] 10268 2693 mvndif
a_6768_2731# 6768 2731 mvndif
a_7160_2731# 7160 2731 mvndif
a_9584_3276# 9584 3276 mvpdif
a_9232_3276# 9232 3276 mvpdif
a_9724_3156# 9724 3156 p
a_8864_2734# 8864 2734 mvndif
a_9380_3276# 9380 3276 mvpdif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 7804 2693 mvndif
a_4605_2693# 4605 2693 mvndif
a_2992_2731# 2992 2731 mvndif
a_3384_2731# 3384 2731 mvndif
a_7120_3276# 7120 3276 mvpdif
a_6768_3276# 6768 3276 mvpdif
a_7260_3156# 7260 3156 p
a_6400_2734# 6400 2734 mvndif
a_8396_2716# 8396 2716 mvndif
a_6916_3276# 6916 3276 mvpdif
swmatrix_row_10_0[2].swmatrix_Tgate_8.gated_control 4 1321 p
a_5932_2716# 5932 2716 mvndif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 4585 3197 mvpdif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.Q[2] 4028 2693 mvndif
a_528_2731# 528 2731 mvndif
a_920_2731# 920 2731 mvndif
a_3344_3276# 3344 3276 mvpdif
a_2992_3276# 2992 3276 mvpdif
a_3484_3156# 3484 3156 p
a_2624_2734# 2624 2734 mvndif
a_3140_3276# 3140 3276 mvpdif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 1564 2693 mvndif
a_n1635_2693# -1634 2693 mvndif
a_n3248_2731# -3247 2731 mvndif
a_n2856_2731# -2855 2731 mvndif
a_880_3276# 880 3276 mvpdif
a_528_3276# 528 3276 mvpdif
a_1020_3156# 1020 3156 p
a_160_2734# 160 2734 mvndif
a_2156_2716# 2156 2716 mvndif
a_676_3276# 676 3276 mvpdif
swmatrix_row_10_0[2].swmatrix_Tgate_9.gated_control -6327 1321 p
a_n308_2716# -307 2716 mvndif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I -1654 3197 mvpdif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.Q[1] -2211 2693 mvndif
a_n5712_2731# -5711 2731 mvndif
a_n5320_2731# -5319 2731 mvndif
a_n2896_3276# -2895 3276 mvpdif
a_n3248_3276# -3247 3276 mvpdif
a_n2756_3156# -2755 3156 p
a_n3616_2734# -3615 2734 mvndif
a_n3100_3276# -3099 3276 mvpdif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D -4675 2693 mvndif
a_n5360_3276# -5359 3276 mvpdif
a_n5712_3276# -5711 3276 mvpdif
a_n5220_3156# -5219 3156 p
a_n6080_2734# -6079 2734 mvndif
a_n4084_2716# -4083 2716 mvndif
a_n5564_3276# -5563 3276 mvpdif
a_n6548_2716# -6547 2716 mvndif
swmatrix_row_10_0[3].swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 49836 4021 mvpdif
swmatrix_row_10_0[3].swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 43596 4021 mvpdif
swmatrix_row_10_0[3].swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 37356 4021 mvpdif
swmatrix_row_10_0[3].swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 31116 4021 mvpdif
swmatrix_row_10_0[3].swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 24876 4021 mvpdif
swmatrix_row_10_0[3].swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 18636 4021 mvpdif
swmatrix_row_10_0[3].swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 12396 4021 mvpdif
swmatrix_row_10_0[3].swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 6156 4021 mvpdif
swmatrix_row_10_0[3].swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -83 4021 mvpdif
swmatrix_row_10_0[3].swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -6415 4021 mvpdif
a_54525_5349# 54525 5349 mvndif
a_52912_5387# 52912 5387 mvndif
a_53304_5387# 53304 5387 mvndif
swmatrix_row_10_0[3].swmatrix_Tgate_2.gated_control 49924 3977 p
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 54505 5853 mvpdif
swmatrix_row_10_0[2].ShiftReg_row_10_2_0.D_in -5831 2687 p
a_50448_5387# 50448 5387 mvndif
a_50840_5387# 50840 5387 mvndif
a_53264_5932# 53264 5932 mvpdif
a_52912_5932# 52912 5932 mvpdif
a_53404_5812# 53404 5812 p
a_52544_5390# 52544 5390 mvndif
a_53060_5932# 53060 5932 mvpdif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 51484 5349 mvndif
a_48285_5349# 48285 5349 mvndif
a_46672_5387# 46672 5387 mvndif
a_47064_5387# 47064 5387 mvndif
a_50800_5932# 50800 5932 mvpdif
a_50448_5932# 50448 5932 mvpdif
a_50940_5812# 50940 5812 p
a_50080_5390# 50080 5390 mvndif
a_52076_5372# 52076 5372 mvndif
a_50596_5932# 50596 5932 mvpdif
swmatrix_row_10_0[3].swmatrix_Tgate_1.gated_control 43684 3977 p
a_49612_5372# 49612 5372 mvndif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 48265 5853 mvpdif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.Q[9] 47708 5349 mvndif
a_44208_5387# 44208 5387 mvndif
a_44600_5387# 44600 5387 mvndif
a_47024_5932# 47024 5932 mvpdif
a_46672_5932# 46672 5932 mvpdif
a_47164_5812# 47164 5812 p
a_46304_5390# 46304 5390 mvndif
a_46820_5932# 46820 5932 mvpdif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 45244 5349 mvndif
a_42045_5349# 42045 5349 mvndif
a_40432_5387# 40432 5387 mvndif
a_40824_5387# 40824 5387 mvndif
a_44560_5932# 44560 5932 mvpdif
a_44208_5932# 44208 5932 mvpdif
a_44700_5812# 44700 5812 p
a_43840_5390# 43840 5390 mvndif
a_45836_5372# 45836 5372 mvndif
a_44356_5932# 44356 5932 mvpdif
swmatrix_row_10_0[3].swmatrix_Tgate_3.gated_control 37444 3977 p
a_43372_5372# 43372 5372 mvndif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 42025 5853 mvpdif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.Q[8] 41468 5349 mvndif
a_37968_5387# 37968 5387 mvndif
a_38360_5387# 38360 5387 mvndif
a_40784_5932# 40784 5932 mvpdif
a_40432_5932# 40432 5932 mvpdif
a_40924_5812# 40924 5812 p
a_40064_5390# 40064 5390 mvndif
a_40580_5932# 40580 5932 mvpdif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 39004 5349 mvndif
a_35805_5349# 35805 5349 mvndif
a_34192_5387# 34192 5387 mvndif
a_34584_5387# 34584 5387 mvndif
a_38320_5932# 38320 5932 mvpdif
a_37968_5932# 37968 5932 mvpdif
a_38460_5812# 38460 5812 p
a_37600_5390# 37600 5390 mvndif
a_39596_5372# 39596 5372 mvndif
a_38116_5932# 38116 5932 mvpdif
swmatrix_row_10_0[3].swmatrix_Tgate_0.gated_control 31204 3977 p
a_37132_5372# 37132 5372 mvndif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 35785 5853 mvpdif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.Q[7] 35228 5349 mvndif
a_31728_5387# 31728 5387 mvndif
a_32120_5387# 32120 5387 mvndif
a_34544_5932# 34544 5932 mvpdif
a_34192_5932# 34192 5932 mvpdif
a_34684_5812# 34684 5812 p
a_33824_5390# 33824 5390 mvndif
a_34340_5932# 34340 5932 mvpdif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 32764 5349 mvndif
a_29565_5349# 29565 5349 mvndif
a_27952_5387# 27952 5387 mvndif
a_28344_5387# 28344 5387 mvndif
a_32080_5932# 32080 5932 mvpdif
a_31728_5932# 31728 5932 mvpdif
a_32220_5812# 32220 5812 p
a_31360_5390# 31360 5390 mvndif
a_33356_5372# 33356 5372 mvndif
a_31876_5932# 31876 5932 mvpdif
swmatrix_row_10_0[3].swmatrix_Tgate_6.gated_control 24964 3977 p
a_30892_5372# 30892 5372 mvndif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 29545 5853 mvpdif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.Q[6] 28988 5349 mvndif
a_25488_5387# 25488 5387 mvndif
a_25880_5387# 25880 5387 mvndif
a_28304_5932# 28304 5932 mvpdif
a_27952_5932# 27952 5932 mvpdif
a_28444_5812# 28444 5812 p
a_27584_5390# 27584 5390 mvndif
a_28100_5932# 28100 5932 mvpdif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 26524 5349 mvndif
a_23325_5349# 23325 5349 mvndif
a_21712_5387# 21712 5387 mvndif
a_22104_5387# 22104 5387 mvndif
a_25840_5932# 25840 5932 mvpdif
a_25488_5932# 25488 5932 mvpdif
a_25980_5812# 25980 5812 p
a_25120_5390# 25120 5390 mvndif
a_27116_5372# 27116 5372 mvndif
a_25636_5932# 25636 5932 mvpdif
swmatrix_row_10_0[3].swmatrix_Tgate_5.gated_control 18724 3977 p
a_24652_5372# 24652 5372 mvndif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 23305 5853 mvpdif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.Q[5] 22748 5349 mvndif
a_19248_5387# 19248 5387 mvndif
a_19640_5387# 19640 5387 mvndif
a_22064_5932# 22064 5932 mvpdif
a_21712_5932# 21712 5932 mvpdif
a_22204_5812# 22204 5812 p
a_21344_5390# 21344 5390 mvndif
a_21860_5932# 21860 5932 mvpdif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 20284 5349 mvndif
a_17085_5349# 17085 5349 mvndif
a_15472_5387# 15472 5387 mvndif
a_15864_5387# 15864 5387 mvndif
a_19600_5932# 19600 5932 mvpdif
a_19248_5932# 19248 5932 mvpdif
a_19740_5812# 19740 5812 p
a_18880_5390# 18880 5390 mvndif
a_20876_5372# 20876 5372 mvndif
a_19396_5932# 19396 5932 mvpdif
swmatrix_row_10_0[3].swmatrix_Tgate_7.gated_control 12484 3977 p
a_18412_5372# 18412 5372 mvndif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 17065 5853 mvpdif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.Q[4] 16508 5349 mvndif
a_13008_5387# 13008 5387 mvndif
a_13400_5387# 13400 5387 mvndif
a_15824_5932# 15824 5932 mvpdif
a_15472_5932# 15472 5932 mvpdif
a_15964_5812# 15964 5812 p
a_15104_5390# 15104 5390 mvndif
a_15620_5932# 15620 5932 mvpdif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 14044 5349 mvndif
a_10845_5349# 10845 5349 mvndif
a_9232_5387# 9232 5387 mvndif
a_9624_5387# 9624 5387 mvndif
a_13360_5932# 13360 5932 mvpdif
a_13008_5932# 13008 5932 mvpdif
a_13500_5812# 13500 5812 p
a_12640_5390# 12640 5390 mvndif
a_14636_5372# 14636 5372 mvndif
a_13156_5932# 13156 5932 mvpdif
swmatrix_row_10_0[3].swmatrix_Tgate_4.gated_control 6244 3977 p
a_12172_5372# 12172 5372 mvndif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 10825 5853 mvpdif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.Q[3] 10268 5349 mvndif
a_6768_5387# 6768 5387 mvndif
a_7160_5387# 7160 5387 mvndif
a_9584_5932# 9584 5932 mvpdif
a_9232_5932# 9232 5932 mvpdif
a_9724_5812# 9724 5812 p
a_8864_5390# 8864 5390 mvndif
a_9380_5932# 9380 5932 mvpdif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 7804 5349 mvndif
a_4605_5349# 4605 5349 mvndif
a_2992_5387# 2992 5387 mvndif
a_3384_5387# 3384 5387 mvndif
a_7120_5932# 7120 5932 mvpdif
a_6768_5932# 6768 5932 mvpdif
a_7260_5812# 7260 5812 p
a_6400_5390# 6400 5390 mvndif
a_8396_5372# 8396 5372 mvndif
a_6916_5932# 6916 5932 mvpdif
swmatrix_row_10_0[3].swmatrix_Tgate_8.gated_control 4 3977 p
a_5932_5372# 5932 5372 mvndif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 4585 5853 mvpdif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.Q[2] 4028 5349 mvndif
a_528_5387# 528 5387 mvndif
a_920_5387# 920 5387 mvndif
a_3344_5932# 3344 5932 mvpdif
a_2992_5932# 2992 5932 mvpdif
a_3484_5812# 3484 5812 p
a_2624_5390# 2624 5390 mvndif
a_3140_5932# 3140 5932 mvpdif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 1564 5349 mvndif
a_n1635_5349# -1634 5349 mvndif
a_n3248_5387# -3247 5387 mvndif
a_n2856_5387# -2855 5387 mvndif
a_880_5932# 880 5932 mvpdif
a_528_5932# 528 5932 mvpdif
a_1020_5812# 1020 5812 p
a_160_5390# 160 5390 mvndif
a_2156_5372# 2156 5372 mvndif
a_676_5932# 676 5932 mvpdif
swmatrix_row_10_0[3].swmatrix_Tgate_9.gated_control -6327 3977 p
a_n308_5372# -307 5372 mvndif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I -1654 5853 mvpdif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.Q[1] -2211 5349 mvndif
a_n5712_5387# -5711 5387 mvndif
a_n5320_5387# -5319 5387 mvndif
a_n2896_5932# -2895 5932 mvpdif
a_n3248_5932# -3247 5932 mvpdif
a_n2756_5812# -2755 5812 p
a_n3616_5390# -3615 5390 mvndif
a_n3100_5932# -3099 5932 mvpdif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D -4675 5349 mvndif
a_n5360_5932# -5359 5932 mvpdif
a_n5712_5932# -5711 5932 mvpdif
a_n5220_5812# -5219 5812 p
a_n6080_5390# -6079 5390 mvndif
a_n4084_5372# -4083 5372 mvndif
a_n5564_5932# -5563 5932 mvpdif
a_n6548_5372# -6547 5372 mvndif
swmatrix_row_10_0[4].swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 49836 6677 mvpdif
swmatrix_row_10_0[4].swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 43596 6677 mvpdif
swmatrix_row_10_0[4].swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 37356 6677 mvpdif
swmatrix_row_10_0[4].swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 31116 6677 mvpdif
swmatrix_row_10_0[4].swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 24876 6677 mvpdif
swmatrix_row_10_0[4].swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 18636 6677 mvpdif
swmatrix_row_10_0[4].swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 12396 6677 mvpdif
swmatrix_row_10_0[4].swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 6156 6677 mvpdif
swmatrix_row_10_0[4].swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -83 6677 mvpdif
swmatrix_row_10_0[4].swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -6415 6677 mvpdif
a_54525_8005# 54525 8005 mvndif
a_52912_8043# 52912 8043 mvndif
a_53304_8043# 53304 8043 mvndif
swmatrix_row_10_0[4].swmatrix_Tgate_2.gated_control 49924 6633 p
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 54505 8509 mvpdif
swmatrix_row_10_0[3].ShiftReg_row_10_2_0.D_in -5831 5343 p
a_50448_8043# 50448 8043 mvndif
a_50840_8043# 50840 8043 mvndif
a_53264_8588# 53264 8588 mvpdif
a_52912_8588# 52912 8588 mvpdif
a_53404_8468# 53404 8468 p
a_52544_8046# 52544 8046 mvndif
a_53060_8588# 53060 8588 mvpdif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 51484 8005 mvndif
a_48285_8005# 48285 8005 mvndif
a_46672_8043# 46672 8043 mvndif
a_47064_8043# 47064 8043 mvndif
a_50800_8588# 50800 8588 mvpdif
a_50448_8588# 50448 8588 mvpdif
a_50940_8468# 50940 8468 p
a_50080_8046# 50080 8046 mvndif
a_52076_8028# 52076 8028 mvndif
a_50596_8588# 50596 8588 mvpdif
swmatrix_row_10_0[4].swmatrix_Tgate_1.gated_control 43684 6633 p
a_49612_8028# 49612 8028 mvndif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 48265 8509 mvpdif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.Q[9] 47708 8005 mvndif
a_44208_8043# 44208 8043 mvndif
a_44600_8043# 44600 8043 mvndif
a_47024_8588# 47024 8588 mvpdif
a_46672_8588# 46672 8588 mvpdif
a_47164_8468# 47164 8468 p
a_46304_8046# 46304 8046 mvndif
a_46820_8588# 46820 8588 mvpdif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 45244 8005 mvndif
a_42045_8005# 42045 8005 mvndif
a_40432_8043# 40432 8043 mvndif
a_40824_8043# 40824 8043 mvndif
a_44560_8588# 44560 8588 mvpdif
a_44208_8588# 44208 8588 mvpdif
a_44700_8468# 44700 8468 p
a_43840_8046# 43840 8046 mvndif
a_45836_8028# 45836 8028 mvndif
a_44356_8588# 44356 8588 mvpdif
swmatrix_row_10_0[4].swmatrix_Tgate_3.gated_control 37444 6633 p
a_43372_8028# 43372 8028 mvndif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 42025 8509 mvpdif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.Q[8] 41468 8005 mvndif
a_37968_8043# 37968 8043 mvndif
a_38360_8043# 38360 8043 mvndif
a_40784_8588# 40784 8588 mvpdif
a_40432_8588# 40432 8588 mvpdif
a_40924_8468# 40924 8468 p
a_40064_8046# 40064 8046 mvndif
a_40580_8588# 40580 8588 mvpdif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 39004 8005 mvndif
a_35805_8005# 35805 8005 mvndif
a_34192_8043# 34192 8043 mvndif
a_34584_8043# 34584 8043 mvndif
a_38320_8588# 38320 8588 mvpdif
a_37968_8588# 37968 8588 mvpdif
a_38460_8468# 38460 8468 p
a_37600_8046# 37600 8046 mvndif
a_39596_8028# 39596 8028 mvndif
a_38116_8588# 38116 8588 mvpdif
swmatrix_row_10_0[4].swmatrix_Tgate_0.gated_control 31204 6633 p
a_37132_8028# 37132 8028 mvndif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 35785 8509 mvpdif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.Q[7] 35228 8005 mvndif
a_31728_8043# 31728 8043 mvndif
a_32120_8043# 32120 8043 mvndif
a_34544_8588# 34544 8588 mvpdif
a_34192_8588# 34192 8588 mvpdif
a_34684_8468# 34684 8468 p
a_33824_8046# 33824 8046 mvndif
a_34340_8588# 34340 8588 mvpdif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 32764 8005 mvndif
a_29565_8005# 29565 8005 mvndif
a_27952_8043# 27952 8043 mvndif
a_28344_8043# 28344 8043 mvndif
a_32080_8588# 32080 8588 mvpdif
a_31728_8588# 31728 8588 mvpdif
a_32220_8468# 32220 8468 p
a_31360_8046# 31360 8046 mvndif
a_33356_8028# 33356 8028 mvndif
a_31876_8588# 31876 8588 mvpdif
swmatrix_row_10_0[4].swmatrix_Tgate_6.gated_control 24964 6633 p
a_30892_8028# 30892 8028 mvndif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 29545 8509 mvpdif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.Q[6] 28988 8005 mvndif
a_25488_8043# 25488 8043 mvndif
a_25880_8043# 25880 8043 mvndif
a_28304_8588# 28304 8588 mvpdif
a_27952_8588# 27952 8588 mvpdif
a_28444_8468# 28444 8468 p
a_27584_8046# 27584 8046 mvndif
a_28100_8588# 28100 8588 mvpdif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 26524 8005 mvndif
a_23325_8005# 23325 8005 mvndif
a_21712_8043# 21712 8043 mvndif
a_22104_8043# 22104 8043 mvndif
a_25840_8588# 25840 8588 mvpdif
a_25488_8588# 25488 8588 mvpdif
a_25980_8468# 25980 8468 p
a_25120_8046# 25120 8046 mvndif
a_27116_8028# 27116 8028 mvndif
a_25636_8588# 25636 8588 mvpdif
swmatrix_row_10_0[4].swmatrix_Tgate_5.gated_control 18724 6633 p
a_24652_8028# 24652 8028 mvndif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 23305 8509 mvpdif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.Q[5] 22748 8005 mvndif
a_19248_8043# 19248 8043 mvndif
a_19640_8043# 19640 8043 mvndif
a_22064_8588# 22064 8588 mvpdif
a_21712_8588# 21712 8588 mvpdif
a_22204_8468# 22204 8468 p
a_21344_8046# 21344 8046 mvndif
a_21860_8588# 21860 8588 mvpdif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 20284 8005 mvndif
a_17085_8005# 17085 8005 mvndif
a_15472_8043# 15472 8043 mvndif
a_15864_8043# 15864 8043 mvndif
a_19600_8588# 19600 8588 mvpdif
a_19248_8588# 19248 8588 mvpdif
a_19740_8468# 19740 8468 p
a_18880_8046# 18880 8046 mvndif
a_20876_8028# 20876 8028 mvndif
a_19396_8588# 19396 8588 mvpdif
swmatrix_row_10_0[4].swmatrix_Tgate_7.gated_control 12484 6633 p
a_18412_8028# 18412 8028 mvndif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 17065 8509 mvpdif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.Q[4] 16508 8005 mvndif
a_13008_8043# 13008 8043 mvndif
a_13400_8043# 13400 8043 mvndif
a_15824_8588# 15824 8588 mvpdif
a_15472_8588# 15472 8588 mvpdif
a_15964_8468# 15964 8468 p
a_15104_8046# 15104 8046 mvndif
a_15620_8588# 15620 8588 mvpdif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 14044 8005 mvndif
a_10845_8005# 10845 8005 mvndif
a_9232_8043# 9232 8043 mvndif
a_9624_8043# 9624 8043 mvndif
a_13360_8588# 13360 8588 mvpdif
a_13008_8588# 13008 8588 mvpdif
a_13500_8468# 13500 8468 p
a_12640_8046# 12640 8046 mvndif
a_14636_8028# 14636 8028 mvndif
a_13156_8588# 13156 8588 mvpdif
swmatrix_row_10_0[4].swmatrix_Tgate_4.gated_control 6244 6633 p
a_12172_8028# 12172 8028 mvndif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 10825 8509 mvpdif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.Q[3] 10268 8005 mvndif
a_6768_8043# 6768 8043 mvndif
a_7160_8043# 7160 8043 mvndif
a_9584_8588# 9584 8588 mvpdif
a_9232_8588# 9232 8588 mvpdif
a_9724_8468# 9724 8468 p
a_8864_8046# 8864 8046 mvndif
a_9380_8588# 9380 8588 mvpdif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 7804 8005 mvndif
a_4605_8005# 4605 8005 mvndif
a_2992_8043# 2992 8043 mvndif
a_3384_8043# 3384 8043 mvndif
a_7120_8588# 7120 8588 mvpdif
a_6768_8588# 6768 8588 mvpdif
a_7260_8468# 7260 8468 p
a_6400_8046# 6400 8046 mvndif
a_8396_8028# 8396 8028 mvndif
a_6916_8588# 6916 8588 mvpdif
swmatrix_row_10_0[4].swmatrix_Tgate_8.gated_control 4 6633 p
a_5932_8028# 5932 8028 mvndif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 4585 8509 mvpdif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.Q[2] 4028 8005 mvndif
a_528_8043# 528 8043 mvndif
a_920_8043# 920 8043 mvndif
a_3344_8588# 3344 8588 mvpdif
a_2992_8588# 2992 8588 mvpdif
a_3484_8468# 3484 8468 p
a_2624_8046# 2624 8046 mvndif
a_3140_8588# 3140 8588 mvpdif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 1564 8005 mvndif
a_n1635_8005# -1634 8005 mvndif
a_n3248_8043# -3247 8043 mvndif
a_n2856_8043# -2855 8043 mvndif
a_880_8588# 880 8588 mvpdif
a_528_8588# 528 8588 mvpdif
a_1020_8468# 1020 8468 p
a_160_8046# 160 8046 mvndif
a_2156_8028# 2156 8028 mvndif
a_676_8588# 676 8588 mvpdif
swmatrix_row_10_0[4].swmatrix_Tgate_9.gated_control -6327 6633 p
a_n308_8028# -307 8028 mvndif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I -1654 8509 mvpdif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.Q[1] -2211 8005 mvndif
a_n5712_8043# -5711 8043 mvndif
a_n5320_8043# -5319 8043 mvndif
a_n2896_8588# -2895 8588 mvpdif
a_n3248_8588# -3247 8588 mvpdif
a_n2756_8468# -2755 8468 p
a_n3616_8046# -3615 8046 mvndif
a_n3100_8588# -3099 8588 mvpdif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D -4675 8005 mvndif
a_n5360_8588# -5359 8588 mvpdif
a_n5712_8588# -5711 8588 mvpdif
a_n5220_8468# -5219 8468 p
a_n6080_8046# -6079 8046 mvndif
a_n4084_8028# -4083 8028 mvndif
a_n5564_8588# -5563 8588 mvpdif
a_n6548_8028# -6547 8028 mvndif
swmatrix_row_10_0[5].swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 49836 9333 mvpdif
swmatrix_row_10_0[5].swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 43596 9333 mvpdif
swmatrix_row_10_0[5].swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 37356 9333 mvpdif
swmatrix_row_10_0[5].swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 31116 9333 mvpdif
swmatrix_row_10_0[5].swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 24876 9333 mvpdif
swmatrix_row_10_0[5].swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 18636 9333 mvpdif
swmatrix_row_10_0[5].swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 12396 9333 mvpdif
swmatrix_row_10_0[5].swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 6156 9333 mvpdif
swmatrix_row_10_0[5].swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -83 9333 mvpdif
swmatrix_row_10_0[5].swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -6415 9333 mvpdif
a_54525_10661# 54525 10661 mvndif
a_52912_10699# 52912 10699 mvndif
a_53304_10699# 53304 10699 mvndif
swmatrix_row_10_0[5].swmatrix_Tgate_2.gated_control 49924 9289 p
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 54505 11165 mvpdif
swmatrix_row_10_0[4].ShiftReg_row_10_2_0.D_in -5831 7999 p
a_50448_10699# 50448 10699 mvndif
a_50840_10699# 50840 10699 mvndif
a_53264_11244# 53264 11244 mvpdif
a_52912_11244# 52912 11244 mvpdif
a_53404_11124# 53404 11124 p
a_52544_10702# 52544 10702 mvndif
a_53060_11244# 53060 11244 mvpdif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 51484 10661 mvndif
a_48285_10661# 48285 10661 mvndif
a_46672_10699# 46672 10699 mvndif
a_47064_10699# 47064 10699 mvndif
a_50800_11244# 50800 11244 mvpdif
a_50448_11244# 50448 11244 mvpdif
a_50940_11124# 50940 11124 p
a_50080_10702# 50080 10702 mvndif
a_52076_10684# 52076 10684 mvndif
a_50596_11244# 50596 11244 mvpdif
swmatrix_row_10_0[5].swmatrix_Tgate_1.gated_control 43684 9289 p
a_49612_10684# 49612 10684 mvndif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 48265 11165 mvpdif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.Q[9] 47708 10661 mvndif
a_44208_10699# 44208 10699 mvndif
a_44600_10699# 44600 10699 mvndif
a_47024_11244# 47024 11244 mvpdif
a_46672_11244# 46672 11244 mvpdif
a_47164_11124# 47164 11124 p
a_46304_10702# 46304 10702 mvndif
a_46820_11244# 46820 11244 mvpdif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 45244 10661 mvndif
a_42045_10661# 42045 10661 mvndif
a_40432_10699# 40432 10699 mvndif
a_40824_10699# 40824 10699 mvndif
a_44560_11244# 44560 11244 mvpdif
a_44208_11244# 44208 11244 mvpdif
a_44700_11124# 44700 11124 p
a_43840_10702# 43840 10702 mvndif
a_45836_10684# 45836 10684 mvndif
a_44356_11244# 44356 11244 mvpdif
swmatrix_row_10_0[5].swmatrix_Tgate_3.gated_control 37444 9289 p
a_43372_10684# 43372 10684 mvndif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 42025 11165 mvpdif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.Q[8] 41468 10661 mvndif
a_37968_10699# 37968 10699 mvndif
a_38360_10699# 38360 10699 mvndif
a_40784_11244# 40784 11244 mvpdif
a_40432_11244# 40432 11244 mvpdif
a_40924_11124# 40924 11124 p
a_40064_10702# 40064 10702 mvndif
a_40580_11244# 40580 11244 mvpdif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 39004 10661 mvndif
a_35805_10661# 35805 10661 mvndif
a_34192_10699# 34192 10699 mvndif
a_34584_10699# 34584 10699 mvndif
a_38320_11244# 38320 11244 mvpdif
a_37968_11244# 37968 11244 mvpdif
a_38460_11124# 38460 11124 p
a_37600_10702# 37600 10702 mvndif
a_39596_10684# 39596 10684 mvndif
a_38116_11244# 38116 11244 mvpdif
swmatrix_row_10_0[5].swmatrix_Tgate_0.gated_control 31204 9289 p
a_37132_10684# 37132 10684 mvndif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 35785 11165 mvpdif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.Q[7] 35228 10661 mvndif
a_31728_10699# 31728 10699 mvndif
a_32120_10699# 32120 10699 mvndif
a_34544_11244# 34544 11244 mvpdif
a_34192_11244# 34192 11244 mvpdif
a_34684_11124# 34684 11124 p
a_33824_10702# 33824 10702 mvndif
a_34340_11244# 34340 11244 mvpdif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 32764 10661 mvndif
a_29565_10661# 29565 10661 mvndif
a_27952_10699# 27952 10699 mvndif
a_28344_10699# 28344 10699 mvndif
a_32080_11244# 32080 11244 mvpdif
a_31728_11244# 31728 11244 mvpdif
a_32220_11124# 32220 11124 p
a_31360_10702# 31360 10702 mvndif
a_33356_10684# 33356 10684 mvndif
a_31876_11244# 31876 11244 mvpdif
swmatrix_row_10_0[5].swmatrix_Tgate_6.gated_control 24964 9289 p
a_30892_10684# 30892 10684 mvndif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 29545 11165 mvpdif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.Q[6] 28988 10661 mvndif
a_25488_10699# 25488 10699 mvndif
a_25880_10699# 25880 10699 mvndif
a_28304_11244# 28304 11244 mvpdif
a_27952_11244# 27952 11244 mvpdif
a_28444_11124# 28444 11124 p
a_27584_10702# 27584 10702 mvndif
a_28100_11244# 28100 11244 mvpdif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 26524 10661 mvndif
a_23325_10661# 23325 10661 mvndif
a_21712_10699# 21712 10699 mvndif
a_22104_10699# 22104 10699 mvndif
a_25840_11244# 25840 11244 mvpdif
a_25488_11244# 25488 11244 mvpdif
a_25980_11124# 25980 11124 p
a_25120_10702# 25120 10702 mvndif
a_27116_10684# 27116 10684 mvndif
a_25636_11244# 25636 11244 mvpdif
swmatrix_row_10_0[5].swmatrix_Tgate_5.gated_control 18724 9289 p
a_24652_10684# 24652 10684 mvndif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 23305 11165 mvpdif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.Q[5] 22748 10661 mvndif
a_19248_10699# 19248 10699 mvndif
a_19640_10699# 19640 10699 mvndif
a_22064_11244# 22064 11244 mvpdif
a_21712_11244# 21712 11244 mvpdif
a_22204_11124# 22204 11124 p
a_21344_10702# 21344 10702 mvndif
a_21860_11244# 21860 11244 mvpdif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 20284 10661 mvndif
a_17085_10661# 17085 10661 mvndif
a_15472_10699# 15472 10699 mvndif
a_15864_10699# 15864 10699 mvndif
a_19600_11244# 19600 11244 mvpdif
a_19248_11244# 19248 11244 mvpdif
a_19740_11124# 19740 11124 p
a_18880_10702# 18880 10702 mvndif
a_20876_10684# 20876 10684 mvndif
a_19396_11244# 19396 11244 mvpdif
swmatrix_row_10_0[5].swmatrix_Tgate_7.gated_control 12484 9289 p
a_18412_10684# 18412 10684 mvndif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 17065 11165 mvpdif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.Q[4] 16508 10661 mvndif
a_13008_10699# 13008 10699 mvndif
a_13400_10699# 13400 10699 mvndif
a_15824_11244# 15824 11244 mvpdif
a_15472_11244# 15472 11244 mvpdif
a_15964_11124# 15964 11124 p
a_15104_10702# 15104 10702 mvndif
a_15620_11244# 15620 11244 mvpdif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 14044 10661 mvndif
a_10845_10661# 10845 10661 mvndif
a_9232_10699# 9232 10699 mvndif
a_9624_10699# 9624 10699 mvndif
a_13360_11244# 13360 11244 mvpdif
a_13008_11244# 13008 11244 mvpdif
a_13500_11124# 13500 11124 p
a_12640_10702# 12640 10702 mvndif
a_14636_10684# 14636 10684 mvndif
a_13156_11244# 13156 11244 mvpdif
swmatrix_row_10_0[5].swmatrix_Tgate_4.gated_control 6244 9289 p
a_12172_10684# 12172 10684 mvndif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 10825 11165 mvpdif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.Q[3] 10268 10661 mvndif
a_6768_10699# 6768 10699 mvndif
a_7160_10699# 7160 10699 mvndif
a_9584_11244# 9584 11244 mvpdif
a_9232_11244# 9232 11244 mvpdif
a_9724_11124# 9724 11124 p
a_8864_10702# 8864 10702 mvndif
a_9380_11244# 9380 11244 mvpdif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 7804 10661 mvndif
a_4605_10661# 4605 10661 mvndif
a_2992_10699# 2992 10699 mvndif
a_3384_10699# 3384 10699 mvndif
a_7120_11244# 7120 11244 mvpdif
a_6768_11244# 6768 11244 mvpdif
a_7260_11124# 7260 11124 p
a_6400_10702# 6400 10702 mvndif
a_8396_10684# 8396 10684 mvndif
a_6916_11244# 6916 11244 mvpdif
swmatrix_row_10_0[5].swmatrix_Tgate_8.gated_control 4 9289 p
a_5932_10684# 5932 10684 mvndif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 4585 11165 mvpdif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.Q[2] 4028 10661 mvndif
a_528_10699# 528 10699 mvndif
a_920_10699# 920 10699 mvndif
a_3344_11244# 3344 11244 mvpdif
a_2992_11244# 2992 11244 mvpdif
a_3484_11124# 3484 11124 p
a_2624_10702# 2624 10702 mvndif
a_3140_11244# 3140 11244 mvpdif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 1564 10661 mvndif
a_n1635_10661# -1634 10661 mvndif
a_n3248_10699# -3247 10699 mvndif
a_n2856_10699# -2855 10699 mvndif
a_880_11244# 880 11244 mvpdif
a_528_11244# 528 11244 mvpdif
a_1020_11124# 1020 11124 p
a_160_10702# 160 10702 mvndif
a_2156_10684# 2156 10684 mvndif
a_676_11244# 676 11244 mvpdif
swmatrix_row_10_0[5].swmatrix_Tgate_9.gated_control -6327 9289 p
a_n308_10684# -307 10684 mvndif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I -1654 11165 mvpdif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.Q[1] -2211 10661 mvndif
a_n5712_10699# -5711 10699 mvndif
a_n5320_10699# -5319 10699 mvndif
a_n2896_11244# -2895 11244 mvpdif
a_n3248_11244# -3247 11244 mvpdif
a_n2756_11124# -2755 11124 p
a_n3616_10702# -3615 10702 mvndif
a_n3100_11244# -3099 11244 mvpdif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D -4675 10661 mvndif
a_n5360_11244# -5359 11244 mvpdif
a_n5712_11244# -5711 11244 mvpdif
a_n5220_11124# -5219 11124 p
a_n6080_10702# -6079 10702 mvndif
a_n4084_10684# -4083 10684 mvndif
a_n5564_11244# -5563 11244 mvpdif
a_n6548_10684# -6547 10684 mvndif
swmatrix_row_10_0[6].swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 49836 11989 mvpdif
swmatrix_row_10_0[6].swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 43596 11989 mvpdif
swmatrix_row_10_0[6].swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 37356 11989 mvpdif
swmatrix_row_10_0[6].swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 31116 11989 mvpdif
swmatrix_row_10_0[6].swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 24876 11989 mvpdif
swmatrix_row_10_0[6].swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 18636 11989 mvpdif
swmatrix_row_10_0[6].swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 12396 11989 mvpdif
swmatrix_row_10_0[6].swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 6156 11989 mvpdif
swmatrix_row_10_0[6].swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -83 11989 mvpdif
swmatrix_row_10_0[6].swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -6415 11989 mvpdif
a_54525_13317# 54525 13317 mvndif
a_52912_13355# 52912 13355 mvndif
a_53304_13355# 53304 13355 mvndif
swmatrix_row_10_0[6].swmatrix_Tgate_2.gated_control 49924 11945 p
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 54505 13821 mvpdif
swmatrix_row_10_0[5].ShiftReg_row_10_2_0.D_in -5831 10655 p
a_50448_13355# 50448 13355 mvndif
a_50840_13355# 50840 13355 mvndif
a_53264_13900# 53264 13900 mvpdif
a_52912_13900# 52912 13900 mvpdif
a_53404_13780# 53404 13780 p
a_52544_13358# 52544 13358 mvndif
a_53060_13900# 53060 13900 mvpdif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 51484 13317 mvndif
a_48285_13317# 48285 13317 mvndif
a_46672_13355# 46672 13355 mvndif
a_47064_13355# 47064 13355 mvndif
a_50800_13900# 50800 13900 mvpdif
a_50448_13900# 50448 13900 mvpdif
a_50940_13780# 50940 13780 p
a_50080_13358# 50080 13358 mvndif
a_52076_13340# 52076 13340 mvndif
a_50596_13900# 50596 13900 mvpdif
swmatrix_row_10_0[6].swmatrix_Tgate_1.gated_control 43684 11945 p
a_49612_13340# 49612 13340 mvndif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 48265 13821 mvpdif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.Q[9] 47708 13317 mvndif
a_44208_13355# 44208 13355 mvndif
a_44600_13355# 44600 13355 mvndif
a_47024_13900# 47024 13900 mvpdif
a_46672_13900# 46672 13900 mvpdif
a_47164_13780# 47164 13780 p
a_46304_13358# 46304 13358 mvndif
a_46820_13900# 46820 13900 mvpdif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 45244 13317 mvndif
a_42045_13317# 42045 13317 mvndif
a_40432_13355# 40432 13355 mvndif
a_40824_13355# 40824 13355 mvndif
a_44560_13900# 44560 13900 mvpdif
a_44208_13900# 44208 13900 mvpdif
a_44700_13780# 44700 13780 p
a_43840_13358# 43840 13358 mvndif
a_45836_13340# 45836 13340 mvndif
a_44356_13900# 44356 13900 mvpdif
swmatrix_row_10_0[6].swmatrix_Tgate_3.gated_control 37444 11945 p
a_43372_13340# 43372 13340 mvndif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 42025 13821 mvpdif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.Q[8] 41468 13317 mvndif
a_37968_13355# 37968 13355 mvndif
a_38360_13355# 38360 13355 mvndif
a_40784_13900# 40784 13900 mvpdif
a_40432_13900# 40432 13900 mvpdif
a_40924_13780# 40924 13780 p
a_40064_13358# 40064 13358 mvndif
a_40580_13900# 40580 13900 mvpdif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 39004 13317 mvndif
a_35805_13317# 35805 13317 mvndif
a_34192_13355# 34192 13355 mvndif
a_34584_13355# 34584 13355 mvndif
a_38320_13900# 38320 13900 mvpdif
a_37968_13900# 37968 13900 mvpdif
a_38460_13780# 38460 13780 p
a_37600_13358# 37600 13358 mvndif
a_39596_13340# 39596 13340 mvndif
a_38116_13900# 38116 13900 mvpdif
swmatrix_row_10_0[6].swmatrix_Tgate_0.gated_control 31204 11945 p
a_37132_13340# 37132 13340 mvndif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 35785 13821 mvpdif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.Q[7] 35228 13317 mvndif
a_31728_13355# 31728 13355 mvndif
a_32120_13355# 32120 13355 mvndif
a_34544_13900# 34544 13900 mvpdif
a_34192_13900# 34192 13900 mvpdif
a_34684_13780# 34684 13780 p
a_33824_13358# 33824 13358 mvndif
a_34340_13900# 34340 13900 mvpdif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 32764 13317 mvndif
a_29565_13317# 29565 13317 mvndif
a_27952_13355# 27952 13355 mvndif
a_28344_13355# 28344 13355 mvndif
a_32080_13900# 32080 13900 mvpdif
a_31728_13900# 31728 13900 mvpdif
a_32220_13780# 32220 13780 p
a_31360_13358# 31360 13358 mvndif
a_33356_13340# 33356 13340 mvndif
a_31876_13900# 31876 13900 mvpdif
swmatrix_row_10_0[6].swmatrix_Tgate_6.gated_control 24964 11945 p
a_30892_13340# 30892 13340 mvndif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 29545 13821 mvpdif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.Q[6] 28988 13317 mvndif
a_25488_13355# 25488 13355 mvndif
a_25880_13355# 25880 13355 mvndif
a_28304_13900# 28304 13900 mvpdif
a_27952_13900# 27952 13900 mvpdif
a_28444_13780# 28444 13780 p
a_27584_13358# 27584 13358 mvndif
a_28100_13900# 28100 13900 mvpdif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 26524 13317 mvndif
a_23325_13317# 23325 13317 mvndif
a_21712_13355# 21712 13355 mvndif
a_22104_13355# 22104 13355 mvndif
a_25840_13900# 25840 13900 mvpdif
a_25488_13900# 25488 13900 mvpdif
a_25980_13780# 25980 13780 p
a_25120_13358# 25120 13358 mvndif
a_27116_13340# 27116 13340 mvndif
a_25636_13900# 25636 13900 mvpdif
swmatrix_row_10_0[6].swmatrix_Tgate_5.gated_control 18724 11945 p
a_24652_13340# 24652 13340 mvndif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 23305 13821 mvpdif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.Q[5] 22748 13317 mvndif
a_19248_13355# 19248 13355 mvndif
a_19640_13355# 19640 13355 mvndif
a_22064_13900# 22064 13900 mvpdif
a_21712_13900# 21712 13900 mvpdif
a_22204_13780# 22204 13780 p
a_21344_13358# 21344 13358 mvndif
a_21860_13900# 21860 13900 mvpdif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 20284 13317 mvndif
a_17085_13317# 17085 13317 mvndif
a_15472_13355# 15472 13355 mvndif
a_15864_13355# 15864 13355 mvndif
a_19600_13900# 19600 13900 mvpdif
a_19248_13900# 19248 13900 mvpdif
a_19740_13780# 19740 13780 p
a_18880_13358# 18880 13358 mvndif
a_20876_13340# 20876 13340 mvndif
a_19396_13900# 19396 13900 mvpdif
swmatrix_row_10_0[6].swmatrix_Tgate_7.gated_control 12484 11945 p
a_18412_13340# 18412 13340 mvndif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 17065 13821 mvpdif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.Q[4] 16508 13317 mvndif
a_13008_13355# 13008 13355 mvndif
a_13400_13355# 13400 13355 mvndif
a_15824_13900# 15824 13900 mvpdif
a_15472_13900# 15472 13900 mvpdif
a_15964_13780# 15964 13780 p
a_15104_13358# 15104 13358 mvndif
a_15620_13900# 15620 13900 mvpdif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 14044 13317 mvndif
a_10845_13317# 10845 13317 mvndif
a_9232_13355# 9232 13355 mvndif
a_9624_13355# 9624 13355 mvndif
a_13360_13900# 13360 13900 mvpdif
a_13008_13900# 13008 13900 mvpdif
a_13500_13780# 13500 13780 p
a_12640_13358# 12640 13358 mvndif
a_14636_13340# 14636 13340 mvndif
a_13156_13900# 13156 13900 mvpdif
swmatrix_row_10_0[6].swmatrix_Tgate_4.gated_control 6244 11945 p
a_12172_13340# 12172 13340 mvndif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 10825 13821 mvpdif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.Q[3] 10268 13317 mvndif
a_6768_13355# 6768 13355 mvndif
a_7160_13355# 7160 13355 mvndif
a_9584_13900# 9584 13900 mvpdif
a_9232_13900# 9232 13900 mvpdif
a_9724_13780# 9724 13780 p
a_8864_13358# 8864 13358 mvndif
a_9380_13900# 9380 13900 mvpdif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 7804 13317 mvndif
a_4605_13317# 4605 13317 mvndif
a_2992_13355# 2992 13355 mvndif
a_3384_13355# 3384 13355 mvndif
a_7120_13900# 7120 13900 mvpdif
a_6768_13900# 6768 13900 mvpdif
a_7260_13780# 7260 13780 p
a_6400_13358# 6400 13358 mvndif
a_8396_13340# 8396 13340 mvndif
a_6916_13900# 6916 13900 mvpdif
swmatrix_row_10_0[6].swmatrix_Tgate_8.gated_control 4 11945 p
a_5932_13340# 5932 13340 mvndif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 4585 13821 mvpdif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.Q[2] 4028 13317 mvndif
a_528_13355# 528 13355 mvndif
a_920_13355# 920 13355 mvndif
a_3344_13900# 3344 13900 mvpdif
a_2992_13900# 2992 13900 mvpdif
a_3484_13780# 3484 13780 p
a_2624_13358# 2624 13358 mvndif
a_3140_13900# 3140 13900 mvpdif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 1564 13317 mvndif
a_n1635_13317# -1634 13317 mvndif
a_n3248_13355# -3247 13355 mvndif
a_n2856_13355# -2855 13355 mvndif
a_880_13900# 880 13900 mvpdif
a_528_13900# 528 13900 mvpdif
a_1020_13780# 1020 13780 p
a_160_13358# 160 13358 mvndif
a_2156_13340# 2156 13340 mvndif
a_676_13900# 676 13900 mvpdif
swmatrix_row_10_0[6].swmatrix_Tgate_9.gated_control -6327 11945 p
a_n308_13340# -307 13340 mvndif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I -1654 13821 mvpdif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.Q[1] -2211 13317 mvndif
a_n5712_13355# -5711 13355 mvndif
a_n5320_13355# -5319 13355 mvndif
a_n2896_13900# -2895 13900 mvpdif
a_n3248_13900# -3247 13900 mvpdif
a_n2756_13780# -2755 13780 p
a_n3616_13358# -3615 13358 mvndif
a_n3100_13900# -3099 13900 mvpdif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D -4675 13317 mvndif
a_n5360_13900# -5359 13900 mvpdif
a_n5712_13900# -5711 13900 mvpdif
a_n5220_13780# -5219 13780 p
a_n6080_13358# -6079 13358 mvndif
a_n4084_13340# -4083 13340 mvndif
a_n5564_13900# -5563 13900 mvpdif
a_n6548_13340# -6547 13340 mvndif
swmatrix_row_10_0[7].swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 49836 14645 mvpdif
swmatrix_row_10_0[7].swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 43596 14645 mvpdif
swmatrix_row_10_0[7].swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 37356 14645 mvpdif
swmatrix_row_10_0[7].swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 31116 14645 mvpdif
swmatrix_row_10_0[7].swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 24876 14645 mvpdif
swmatrix_row_10_0[7].swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 18636 14645 mvpdif
swmatrix_row_10_0[7].swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 12396 14645 mvpdif
swmatrix_row_10_0[7].swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 6156 14645 mvpdif
swmatrix_row_10_0[7].swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -83 14645 mvpdif
swmatrix_row_10_0[7].swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -6415 14645 mvpdif
a_54525_15973# 54525 15973 mvndif
a_52912_16011# 52912 16011 mvndif
a_53304_16011# 53304 16011 mvndif
swmatrix_row_10_0[7].swmatrix_Tgate_2.gated_control 49924 14601 p
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 54505 16477 mvpdif
swmatrix_row_10_0[6].ShiftReg_row_10_2_0.D_in -5831 13311 p
a_50448_16011# 50448 16011 mvndif
a_50840_16011# 50840 16011 mvndif
a_53264_16556# 53264 16556 mvpdif
a_52912_16556# 52912 16556 mvpdif
a_53404_16436# 53404 16436 p
a_52544_16014# 52544 16014 mvndif
a_53060_16556# 53060 16556 mvpdif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 51484 15973 mvndif
a_48285_15973# 48285 15973 mvndif
a_46672_16011# 46672 16011 mvndif
a_47064_16011# 47064 16011 mvndif
a_50800_16556# 50800 16556 mvpdif
a_50448_16556# 50448 16556 mvpdif
a_50940_16436# 50940 16436 p
a_50080_16014# 50080 16014 mvndif
a_52076_15996# 52076 15996 mvndif
a_50596_16556# 50596 16556 mvpdif
swmatrix_row_10_0[7].swmatrix_Tgate_1.gated_control 43684 14601 p
a_49612_15996# 49612 15996 mvndif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 48265 16477 mvpdif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.Q[9] 47708 15973 mvndif
a_44208_16011# 44208 16011 mvndif
a_44600_16011# 44600 16011 mvndif
a_47024_16556# 47024 16556 mvpdif
a_46672_16556# 46672 16556 mvpdif
a_47164_16436# 47164 16436 p
a_46304_16014# 46304 16014 mvndif
a_46820_16556# 46820 16556 mvpdif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 45244 15973 mvndif
a_42045_15973# 42045 15973 mvndif
a_40432_16011# 40432 16011 mvndif
a_40824_16011# 40824 16011 mvndif
a_44560_16556# 44560 16556 mvpdif
a_44208_16556# 44208 16556 mvpdif
a_44700_16436# 44700 16436 p
a_43840_16014# 43840 16014 mvndif
a_45836_15996# 45836 15996 mvndif
a_44356_16556# 44356 16556 mvpdif
swmatrix_row_10_0[7].swmatrix_Tgate_3.gated_control 37444 14601 p
a_43372_15996# 43372 15996 mvndif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 42025 16477 mvpdif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.Q[8] 41468 15973 mvndif
a_37968_16011# 37968 16011 mvndif
a_38360_16011# 38360 16011 mvndif
a_40784_16556# 40784 16556 mvpdif
a_40432_16556# 40432 16556 mvpdif
a_40924_16436# 40924 16436 p
a_40064_16014# 40064 16014 mvndif
a_40580_16556# 40580 16556 mvpdif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 39004 15973 mvndif
a_35805_15973# 35805 15973 mvndif
a_34192_16011# 34192 16011 mvndif
a_34584_16011# 34584 16011 mvndif
a_38320_16556# 38320 16556 mvpdif
a_37968_16556# 37968 16556 mvpdif
a_38460_16436# 38460 16436 p
a_37600_16014# 37600 16014 mvndif
a_39596_15996# 39596 15996 mvndif
a_38116_16556# 38116 16556 mvpdif
swmatrix_row_10_0[7].swmatrix_Tgate_0.gated_control 31204 14601 p
a_37132_15996# 37132 15996 mvndif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 35785 16477 mvpdif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.Q[7] 35228 15973 mvndif
a_31728_16011# 31728 16011 mvndif
a_32120_16011# 32120 16011 mvndif
a_34544_16556# 34544 16556 mvpdif
a_34192_16556# 34192 16556 mvpdif
a_34684_16436# 34684 16436 p
a_33824_16014# 33824 16014 mvndif
a_34340_16556# 34340 16556 mvpdif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 32764 15973 mvndif
a_29565_15973# 29565 15973 mvndif
a_27952_16011# 27952 16011 mvndif
a_28344_16011# 28344 16011 mvndif
a_32080_16556# 32080 16556 mvpdif
a_31728_16556# 31728 16556 mvpdif
a_32220_16436# 32220 16436 p
a_31360_16014# 31360 16014 mvndif
a_33356_15996# 33356 15996 mvndif
a_31876_16556# 31876 16556 mvpdif
swmatrix_row_10_0[7].swmatrix_Tgate_6.gated_control 24964 14601 p
a_30892_15996# 30892 15996 mvndif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 29545 16477 mvpdif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.Q[6] 28988 15973 mvndif
a_25488_16011# 25488 16011 mvndif
a_25880_16011# 25880 16011 mvndif
a_28304_16556# 28304 16556 mvpdif
a_27952_16556# 27952 16556 mvpdif
a_28444_16436# 28444 16436 p
a_27584_16014# 27584 16014 mvndif
a_28100_16556# 28100 16556 mvpdif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 26524 15973 mvndif
a_23325_15973# 23325 15973 mvndif
a_21712_16011# 21712 16011 mvndif
a_22104_16011# 22104 16011 mvndif
a_25840_16556# 25840 16556 mvpdif
a_25488_16556# 25488 16556 mvpdif
a_25980_16436# 25980 16436 p
a_25120_16014# 25120 16014 mvndif
a_27116_15996# 27116 15996 mvndif
a_25636_16556# 25636 16556 mvpdif
swmatrix_row_10_0[7].swmatrix_Tgate_5.gated_control 18724 14601 p
a_24652_15996# 24652 15996 mvndif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 23305 16477 mvpdif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.Q[5] 22748 15973 mvndif
a_19248_16011# 19248 16011 mvndif
a_19640_16011# 19640 16011 mvndif
a_22064_16556# 22064 16556 mvpdif
a_21712_16556# 21712 16556 mvpdif
a_22204_16436# 22204 16436 p
a_21344_16014# 21344 16014 mvndif
a_21860_16556# 21860 16556 mvpdif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 20284 15973 mvndif
a_17085_15973# 17085 15973 mvndif
a_15472_16011# 15472 16011 mvndif
a_15864_16011# 15864 16011 mvndif
a_19600_16556# 19600 16556 mvpdif
a_19248_16556# 19248 16556 mvpdif
a_19740_16436# 19740 16436 p
a_18880_16014# 18880 16014 mvndif
a_20876_15996# 20876 15996 mvndif
a_19396_16556# 19396 16556 mvpdif
swmatrix_row_10_0[7].swmatrix_Tgate_7.gated_control 12484 14601 p
a_18412_15996# 18412 15996 mvndif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 17065 16477 mvpdif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.Q[4] 16508 15973 mvndif
a_13008_16011# 13008 16011 mvndif
a_13400_16011# 13400 16011 mvndif
a_15824_16556# 15824 16556 mvpdif
a_15472_16556# 15472 16556 mvpdif
a_15964_16436# 15964 16436 p
a_15104_16014# 15104 16014 mvndif
a_15620_16556# 15620 16556 mvpdif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 14044 15973 mvndif
a_10845_15973# 10845 15973 mvndif
a_9232_16011# 9232 16011 mvndif
a_9624_16011# 9624 16011 mvndif
a_13360_16556# 13360 16556 mvpdif
a_13008_16556# 13008 16556 mvpdif
a_13500_16436# 13500 16436 p
a_12640_16014# 12640 16014 mvndif
a_14636_15996# 14636 15996 mvndif
a_13156_16556# 13156 16556 mvpdif
swmatrix_row_10_0[7].swmatrix_Tgate_4.gated_control 6244 14601 p
a_12172_15996# 12172 15996 mvndif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 10825 16477 mvpdif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.Q[3] 10268 15973 mvndif
a_6768_16011# 6768 16011 mvndif
a_7160_16011# 7160 16011 mvndif
a_9584_16556# 9584 16556 mvpdif
a_9232_16556# 9232 16556 mvpdif
a_9724_16436# 9724 16436 p
a_8864_16014# 8864 16014 mvndif
a_9380_16556# 9380 16556 mvpdif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 7804 15973 mvndif
a_4605_15973# 4605 15973 mvndif
a_2992_16011# 2992 16011 mvndif
a_3384_16011# 3384 16011 mvndif
a_7120_16556# 7120 16556 mvpdif
a_6768_16556# 6768 16556 mvpdif
a_7260_16436# 7260 16436 p
a_6400_16014# 6400 16014 mvndif
a_8396_15996# 8396 15996 mvndif
a_6916_16556# 6916 16556 mvpdif
swmatrix_row_10_0[7].swmatrix_Tgate_8.gated_control 4 14601 p
a_5932_15996# 5932 15996 mvndif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 4585 16477 mvpdif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.Q[2] 4028 15973 mvndif
a_528_16011# 528 16011 mvndif
a_920_16011# 920 16011 mvndif
a_3344_16556# 3344 16556 mvpdif
a_2992_16556# 2992 16556 mvpdif
a_3484_16436# 3484 16436 p
a_2624_16014# 2624 16014 mvndif
a_3140_16556# 3140 16556 mvpdif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 1564 15973 mvndif
a_n1635_15973# -1634 15973 mvndif
a_n3248_16011# -3247 16011 mvndif
a_n2856_16011# -2855 16011 mvndif
a_880_16556# 880 16556 mvpdif
a_528_16556# 528 16556 mvpdif
a_1020_16436# 1020 16436 p
a_160_16014# 160 16014 mvndif
a_2156_15996# 2156 15996 mvndif
a_676_16556# 676 16556 mvpdif
swmatrix_row_10_0[7].swmatrix_Tgate_9.gated_control -6327 14601 p
a_n308_15996# -307 15996 mvndif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I -1654 16477 mvpdif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.Q[1] -2211 15973 mvndif
a_n5712_16011# -5711 16011 mvndif
a_n5320_16011# -5319 16011 mvndif
a_n2896_16556# -2895 16556 mvpdif
a_n3248_16556# -3247 16556 mvpdif
a_n2756_16436# -2755 16436 p
a_n3616_16014# -3615 16014 mvndif
a_n3100_16556# -3099 16556 mvpdif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D -4675 15973 mvndif
a_n5360_16556# -5359 16556 mvpdif
a_n5712_16556# -5711 16556 mvpdif
a_n5220_16436# -5219 16436 p
a_n6080_16014# -6079 16014 mvndif
a_n4084_15996# -4083 15996 mvndif
a_n5564_16556# -5563 16556 mvpdif
a_n6548_15996# -6547 15996 mvndif
swmatrix_row_10_0[8].swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 49836 17301 mvpdif
swmatrix_row_10_0[8].swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 43596 17301 mvpdif
swmatrix_row_10_0[8].swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 37356 17301 mvpdif
swmatrix_row_10_0[8].swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 31116 17301 mvpdif
swmatrix_row_10_0[8].swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 24876 17301 mvpdif
swmatrix_row_10_0[8].swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 18636 17301 mvpdif
swmatrix_row_10_0[8].swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 12396 17301 mvpdif
swmatrix_row_10_0[8].swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 6156 17301 mvpdif
swmatrix_row_10_0[8].swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -83 17301 mvpdif
swmatrix_row_10_0[8].swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -6415 17301 mvpdif
a_54525_18629# 54525 18629 mvndif
a_52912_18667# 52912 18667 mvndif
a_53304_18667# 53304 18667 mvndif
swmatrix_row_10_0[8].swmatrix_Tgate_2.gated_control 49924 17257 p
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 54505 19133 mvpdif
swmatrix_row_10_0[7].ShiftReg_row_10_2_0.D_in -5831 15967 p
a_50448_18667# 50448 18667 mvndif
a_50840_18667# 50840 18667 mvndif
a_53264_19212# 53264 19212 mvpdif
a_52912_19212# 52912 19212 mvpdif
a_53404_19092# 53404 19092 p
a_52544_18670# 52544 18670 mvndif
a_53060_19212# 53060 19212 mvpdif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 51484 18629 mvndif
a_48285_18629# 48285 18629 mvndif
a_46672_18667# 46672 18667 mvndif
a_47064_18667# 47064 18667 mvndif
a_50800_19212# 50800 19212 mvpdif
a_50448_19212# 50448 19212 mvpdif
a_50940_19092# 50940 19092 p
a_50080_18670# 50080 18670 mvndif
a_52076_18652# 52076 18652 mvndif
a_50596_19212# 50596 19212 mvpdif
swmatrix_row_10_0[8].swmatrix_Tgate_1.gated_control 43684 17257 p
a_49612_18652# 49612 18652 mvndif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 48265 19133 mvpdif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.Q[9] 47708 18629 mvndif
a_44208_18667# 44208 18667 mvndif
a_44600_18667# 44600 18667 mvndif
a_47024_19212# 47024 19212 mvpdif
a_46672_19212# 46672 19212 mvpdif
a_47164_19092# 47164 19092 p
a_46304_18670# 46304 18670 mvndif
a_46820_19212# 46820 19212 mvpdif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 45244 18629 mvndif
a_42045_18629# 42045 18629 mvndif
a_40432_18667# 40432 18667 mvndif
a_40824_18667# 40824 18667 mvndif
a_44560_19212# 44560 19212 mvpdif
a_44208_19212# 44208 19212 mvpdif
a_44700_19092# 44700 19092 p
a_43840_18670# 43840 18670 mvndif
a_45836_18652# 45836 18652 mvndif
a_44356_19212# 44356 19212 mvpdif
swmatrix_row_10_0[8].swmatrix_Tgate_3.gated_control 37444 17257 p
a_43372_18652# 43372 18652 mvndif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 42025 19133 mvpdif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.Q[8] 41468 18629 mvndif
a_37968_18667# 37968 18667 mvndif
a_38360_18667# 38360 18667 mvndif
a_40784_19212# 40784 19212 mvpdif
a_40432_19212# 40432 19212 mvpdif
a_40924_19092# 40924 19092 p
a_40064_18670# 40064 18670 mvndif
a_40580_19212# 40580 19212 mvpdif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 39004 18629 mvndif
a_35805_18629# 35805 18629 mvndif
a_34192_18667# 34192 18667 mvndif
a_34584_18667# 34584 18667 mvndif
a_38320_19212# 38320 19212 mvpdif
a_37968_19212# 37968 19212 mvpdif
a_38460_19092# 38460 19092 p
a_37600_18670# 37600 18670 mvndif
a_39596_18652# 39596 18652 mvndif
a_38116_19212# 38116 19212 mvpdif
swmatrix_row_10_0[8].swmatrix_Tgate_0.gated_control 31204 17257 p
a_37132_18652# 37132 18652 mvndif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 35785 19133 mvpdif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.Q[7] 35228 18629 mvndif
a_31728_18667# 31728 18667 mvndif
a_32120_18667# 32120 18667 mvndif
a_34544_19212# 34544 19212 mvpdif
a_34192_19212# 34192 19212 mvpdif
a_34684_19092# 34684 19092 p
a_33824_18670# 33824 18670 mvndif
a_34340_19212# 34340 19212 mvpdif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 32764 18629 mvndif
a_29565_18629# 29565 18629 mvndif
a_27952_18667# 27952 18667 mvndif
a_28344_18667# 28344 18667 mvndif
a_32080_19212# 32080 19212 mvpdif
a_31728_19212# 31728 19212 mvpdif
a_32220_19092# 32220 19092 p
a_31360_18670# 31360 18670 mvndif
a_33356_18652# 33356 18652 mvndif
a_31876_19212# 31876 19212 mvpdif
swmatrix_row_10_0[8].swmatrix_Tgate_6.gated_control 24964 17257 p
a_30892_18652# 30892 18652 mvndif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 29545 19133 mvpdif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.Q[6] 28988 18629 mvndif
a_25488_18667# 25488 18667 mvndif
a_25880_18667# 25880 18667 mvndif
a_28304_19212# 28304 19212 mvpdif
a_27952_19212# 27952 19212 mvpdif
a_28444_19092# 28444 19092 p
a_27584_18670# 27584 18670 mvndif
a_28100_19212# 28100 19212 mvpdif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 26524 18629 mvndif
a_23325_18629# 23325 18629 mvndif
a_21712_18667# 21712 18667 mvndif
a_22104_18667# 22104 18667 mvndif
a_25840_19212# 25840 19212 mvpdif
a_25488_19212# 25488 19212 mvpdif
a_25980_19092# 25980 19092 p
a_25120_18670# 25120 18670 mvndif
a_27116_18652# 27116 18652 mvndif
a_25636_19212# 25636 19212 mvpdif
swmatrix_row_10_0[8].swmatrix_Tgate_5.gated_control 18724 17257 p
a_24652_18652# 24652 18652 mvndif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 23305 19133 mvpdif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.Q[5] 22748 18629 mvndif
a_19248_18667# 19248 18667 mvndif
a_19640_18667# 19640 18667 mvndif
a_22064_19212# 22064 19212 mvpdif
a_21712_19212# 21712 19212 mvpdif
a_22204_19092# 22204 19092 p
a_21344_18670# 21344 18670 mvndif
a_21860_19212# 21860 19212 mvpdif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 20284 18629 mvndif
a_17085_18629# 17085 18629 mvndif
a_15472_18667# 15472 18667 mvndif
a_15864_18667# 15864 18667 mvndif
a_19600_19212# 19600 19212 mvpdif
a_19248_19212# 19248 19212 mvpdif
a_19740_19092# 19740 19092 p
a_18880_18670# 18880 18670 mvndif
a_20876_18652# 20876 18652 mvndif
a_19396_19212# 19396 19212 mvpdif
swmatrix_row_10_0[8].swmatrix_Tgate_7.gated_control 12484 17257 p
a_18412_18652# 18412 18652 mvndif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 17065 19133 mvpdif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.Q[4] 16508 18629 mvndif
a_13008_18667# 13008 18667 mvndif
a_13400_18667# 13400 18667 mvndif
a_15824_19212# 15824 19212 mvpdif
a_15472_19212# 15472 19212 mvpdif
a_15964_19092# 15964 19092 p
a_15104_18670# 15104 18670 mvndif
a_15620_19212# 15620 19212 mvpdif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 14044 18629 mvndif
a_10845_18629# 10845 18629 mvndif
a_9232_18667# 9232 18667 mvndif
a_9624_18667# 9624 18667 mvndif
a_13360_19212# 13360 19212 mvpdif
a_13008_19212# 13008 19212 mvpdif
a_13500_19092# 13500 19092 p
a_12640_18670# 12640 18670 mvndif
a_14636_18652# 14636 18652 mvndif
a_13156_19212# 13156 19212 mvpdif
swmatrix_row_10_0[8].swmatrix_Tgate_4.gated_control 6244 17257 p
a_12172_18652# 12172 18652 mvndif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 10825 19133 mvpdif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.Q[3] 10268 18629 mvndif
a_6768_18667# 6768 18667 mvndif
a_7160_18667# 7160 18667 mvndif
a_9584_19212# 9584 19212 mvpdif
a_9232_19212# 9232 19212 mvpdif
a_9724_19092# 9724 19092 p
a_8864_18670# 8864 18670 mvndif
a_9380_19212# 9380 19212 mvpdif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 7804 18629 mvndif
a_4605_18629# 4605 18629 mvndif
a_2992_18667# 2992 18667 mvndif
a_3384_18667# 3384 18667 mvndif
a_7120_19212# 7120 19212 mvpdif
a_6768_19212# 6768 19212 mvpdif
a_7260_19092# 7260 19092 p
a_6400_18670# 6400 18670 mvndif
a_8396_18652# 8396 18652 mvndif
a_6916_19212# 6916 19212 mvpdif
swmatrix_row_10_0[8].swmatrix_Tgate_8.gated_control 4 17257 p
a_5932_18652# 5932 18652 mvndif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 4585 19133 mvpdif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.Q[2] 4028 18629 mvndif
a_528_18667# 528 18667 mvndif
a_920_18667# 920 18667 mvndif
a_3344_19212# 3344 19212 mvpdif
a_2992_19212# 2992 19212 mvpdif
a_3484_19092# 3484 19092 p
a_2624_18670# 2624 18670 mvndif
a_3140_19212# 3140 19212 mvpdif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 1564 18629 mvndif
a_n1635_18629# -1634 18629 mvndif
a_n3248_18667# -3247 18667 mvndif
a_n2856_18667# -2855 18667 mvndif
a_880_19212# 880 19212 mvpdif
a_528_19212# 528 19212 mvpdif
a_1020_19092# 1020 19092 p
a_160_18670# 160 18670 mvndif
a_2156_18652# 2156 18652 mvndif
a_676_19212# 676 19212 mvpdif
swmatrix_row_10_0[8].swmatrix_Tgate_9.gated_control -6327 17257 p
a_n308_18652# -307 18652 mvndif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I -1654 19133 mvpdif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.Q[1] -2211 18629 mvndif
a_n5712_18667# -5711 18667 mvndif
a_n5320_18667# -5319 18667 mvndif
a_n2896_19212# -2895 19212 mvpdif
a_n3248_19212# -3247 19212 mvpdif
a_n2756_19092# -2755 19092 p
a_n3616_18670# -3615 18670 mvndif
a_n3100_19212# -3099 19212 mvpdif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D -4675 18629 mvndif
a_n5360_19212# -5359 19212 mvpdif
a_n5712_19212# -5711 19212 mvpdif
a_n5220_19092# -5219 19092 p
a_n6080_18670# -6079 18670 mvndif
a_n4084_18652# -4083 18652 mvndif
a_n5564_19212# -5563 19212 mvpdif
a_n6548_18652# -6547 18652 mvndif
swmatrix_row_10_0[9].swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 49836 19957 mvpdif
swmatrix_row_10_0[9].swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 43596 19957 mvpdif
swmatrix_row_10_0[9].swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 37356 19957 mvpdif
swmatrix_row_10_0[9].swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 31116 19957 mvpdif
swmatrix_row_10_0[9].swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 24876 19957 mvpdif
swmatrix_row_10_0[9].swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 18636 19957 mvpdif
swmatrix_row_10_0[9].swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 12396 19957 mvpdif
swmatrix_row_10_0[9].swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 6156 19957 mvpdif
swmatrix_row_10_0[9].swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -83 19957 mvpdif
swmatrix_row_10_0[9].swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -6415 19957 mvpdif
a_54525_21285# 54525 21285 mvndif
a_52912_21323# 52912 21323 mvndif
a_53304_21323# 53304 21323 mvndif
swmatrix_row_10_0[9].swmatrix_Tgate_2.gated_control 49924 19913 p
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 54505 21789 mvpdif
swmatrix_row_10_0[8].ShiftReg_row_10_2_0.D_in -5831 18623 p
a_50448_21323# 50448 21323 mvndif
a_50840_21323# 50840 21323 mvndif
a_53264_21868# 53264 21868 mvpdif
a_52912_21868# 52912 21868 mvpdif
a_53404_21748# 53404 21748 p
a_52544_21326# 52544 21326 mvndif
a_53060_21868# 53060 21868 mvpdif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 51484 21285 mvndif
a_48285_21285# 48285 21285 mvndif
a_46672_21323# 46672 21323 mvndif
a_47064_21323# 47064 21323 mvndif
a_50800_21868# 50800 21868 mvpdif
a_50448_21868# 50448 21868 mvpdif
a_50940_21748# 50940 21748 p
a_50080_21326# 50080 21326 mvndif
a_52076_21308# 52076 21308 mvndif
a_50596_21868# 50596 21868 mvpdif
swmatrix_row_10_0[9].swmatrix_Tgate_1.gated_control 43684 19913 p
a_49612_21308# 49612 21308 mvndif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 48265 21789 mvpdif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.Q[9] 47708 21285 mvndif
a_44208_21323# 44208 21323 mvndif
a_44600_21323# 44600 21323 mvndif
a_47024_21868# 47024 21868 mvpdif
a_46672_21868# 46672 21868 mvpdif
a_47164_21748# 47164 21748 p
a_46304_21326# 46304 21326 mvndif
a_46820_21868# 46820 21868 mvpdif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 45244 21285 mvndif
a_42045_21285# 42045 21285 mvndif
a_40432_21323# 40432 21323 mvndif
a_40824_21323# 40824 21323 mvndif
a_44560_21868# 44560 21868 mvpdif
a_44208_21868# 44208 21868 mvpdif
a_44700_21748# 44700 21748 p
a_43840_21326# 43840 21326 mvndif
a_45836_21308# 45836 21308 mvndif
a_44356_21868# 44356 21868 mvpdif
swmatrix_row_10_0[9].swmatrix_Tgate_3.gated_control 37444 19913 p
a_43372_21308# 43372 21308 mvndif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 42025 21789 mvpdif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.Q[8] 41468 21285 mvndif
a_37968_21323# 37968 21323 mvndif
a_38360_21323# 38360 21323 mvndif
a_40784_21868# 40784 21868 mvpdif
a_40432_21868# 40432 21868 mvpdif
a_40924_21748# 40924 21748 p
a_40064_21326# 40064 21326 mvndif
a_40580_21868# 40580 21868 mvpdif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 39004 21285 mvndif
a_35805_21285# 35805 21285 mvndif
a_34192_21323# 34192 21323 mvndif
a_34584_21323# 34584 21323 mvndif
a_38320_21868# 38320 21868 mvpdif
a_37968_21868# 37968 21868 mvpdif
a_38460_21748# 38460 21748 p
a_37600_21326# 37600 21326 mvndif
a_39596_21308# 39596 21308 mvndif
a_38116_21868# 38116 21868 mvpdif
swmatrix_row_10_0[9].swmatrix_Tgate_0.gated_control 31204 19913 p
a_37132_21308# 37132 21308 mvndif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 35785 21789 mvpdif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.Q[7] 35228 21285 mvndif
a_31728_21323# 31728 21323 mvndif
a_32120_21323# 32120 21323 mvndif
a_34544_21868# 34544 21868 mvpdif
a_34192_21868# 34192 21868 mvpdif
a_34684_21748# 34684 21748 p
a_33824_21326# 33824 21326 mvndif
a_34340_21868# 34340 21868 mvpdif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 32764 21285 mvndif
a_29565_21285# 29565 21285 mvndif
a_27952_21323# 27952 21323 mvndif
a_28344_21323# 28344 21323 mvndif
a_32080_21868# 32080 21868 mvpdif
a_31728_21868# 31728 21868 mvpdif
a_32220_21748# 32220 21748 p
a_31360_21326# 31360 21326 mvndif
a_33356_21308# 33356 21308 mvndif
a_31876_21868# 31876 21868 mvpdif
swmatrix_row_10_0[9].swmatrix_Tgate_6.gated_control 24964 19913 p
a_30892_21308# 30892 21308 mvndif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 29545 21789 mvpdif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.Q[6] 28988 21285 mvndif
a_25488_21323# 25488 21323 mvndif
a_25880_21323# 25880 21323 mvndif
a_28304_21868# 28304 21868 mvpdif
a_27952_21868# 27952 21868 mvpdif
a_28444_21748# 28444 21748 p
a_27584_21326# 27584 21326 mvndif
a_28100_21868# 28100 21868 mvpdif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 26524 21285 mvndif
a_23325_21285# 23325 21285 mvndif
a_21712_21323# 21712 21323 mvndif
a_22104_21323# 22104 21323 mvndif
a_25840_21868# 25840 21868 mvpdif
a_25488_21868# 25488 21868 mvpdif
a_25980_21748# 25980 21748 p
a_25120_21326# 25120 21326 mvndif
a_27116_21308# 27116 21308 mvndif
a_25636_21868# 25636 21868 mvpdif
swmatrix_row_10_0[9].swmatrix_Tgate_5.gated_control 18724 19913 p
a_24652_21308# 24652 21308 mvndif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 23305 21789 mvpdif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.Q[5] 22748 21285 mvndif
a_19248_21323# 19248 21323 mvndif
a_19640_21323# 19640 21323 mvndif
a_22064_21868# 22064 21868 mvpdif
a_21712_21868# 21712 21868 mvpdif
a_22204_21748# 22204 21748 p
a_21344_21326# 21344 21326 mvndif
a_21860_21868# 21860 21868 mvpdif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 20284 21285 mvndif
a_17085_21285# 17085 21285 mvndif
a_15472_21323# 15472 21323 mvndif
a_15864_21323# 15864 21323 mvndif
a_19600_21868# 19600 21868 mvpdif
a_19248_21868# 19248 21868 mvpdif
a_19740_21748# 19740 21748 p
a_18880_21326# 18880 21326 mvndif
a_20876_21308# 20876 21308 mvndif
a_19396_21868# 19396 21868 mvpdif
swmatrix_row_10_0[9].swmatrix_Tgate_7.gated_control 12484 19913 p
a_18412_21308# 18412 21308 mvndif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 17065 21789 mvpdif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.Q[4] 16508 21285 mvndif
a_13008_21323# 13008 21323 mvndif
a_13400_21323# 13400 21323 mvndif
a_15824_21868# 15824 21868 mvpdif
a_15472_21868# 15472 21868 mvpdif
a_15964_21748# 15964 21748 p
a_15104_21326# 15104 21326 mvndif
a_15620_21868# 15620 21868 mvpdif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 14044 21285 mvndif
a_10845_21285# 10845 21285 mvndif
a_9232_21323# 9232 21323 mvndif
a_9624_21323# 9624 21323 mvndif
a_13360_21868# 13360 21868 mvpdif
a_13008_21868# 13008 21868 mvpdif
a_13500_21748# 13500 21748 p
a_12640_21326# 12640 21326 mvndif
a_14636_21308# 14636 21308 mvndif
a_13156_21868# 13156 21868 mvpdif
swmatrix_row_10_0[9].swmatrix_Tgate_4.gated_control 6244 19913 p
a_12172_21308# 12172 21308 mvndif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 10825 21789 mvpdif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.Q[3] 10268 21285 mvndif
a_6768_21323# 6768 21323 mvndif
a_7160_21323# 7160 21323 mvndif
a_9584_21868# 9584 21868 mvpdif
a_9232_21868# 9232 21868 mvpdif
a_9724_21748# 9724 21748 p
a_8864_21326# 8864 21326 mvndif
a_9380_21868# 9380 21868 mvpdif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 7804 21285 mvndif
a_4605_21285# 4605 21285 mvndif
a_2992_21323# 2992 21323 mvndif
a_3384_21323# 3384 21323 mvndif
a_7120_21868# 7120 21868 mvpdif
a_6768_21868# 6768 21868 mvpdif
a_7260_21748# 7260 21748 p
a_6400_21326# 6400 21326 mvndif
a_8396_21308# 8396 21308 mvndif
a_6916_21868# 6916 21868 mvpdif
swmatrix_row_10_0[9].swmatrix_Tgate_8.gated_control 4 19913 p
a_5932_21308# 5932 21308 mvndif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 4585 21789 mvpdif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.Q[2] 4028 21285 mvndif
a_528_21323# 528 21323 mvndif
a_920_21323# 920 21323 mvndif
a_3344_21868# 3344 21868 mvpdif
a_2992_21868# 2992 21868 mvpdif
a_3484_21748# 3484 21748 p
a_2624_21326# 2624 21326 mvndif
a_3140_21868# 3140 21868 mvpdif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 1564 21285 mvndif
a_n1635_21285# -1634 21285 mvndif
a_n3248_21323# -3247 21323 mvndif
a_n2856_21323# -2855 21323 mvndif
a_880_21868# 880 21868 mvpdif
a_528_21868# 528 21868 mvpdif
a_1020_21748# 1020 21748 p
a_160_21326# 160 21326 mvndif
a_2156_21308# 2156 21308 mvndif
a_676_21868# 676 21868 mvpdif
swmatrix_row_10_0[9].swmatrix_Tgate_9.gated_control -6327 19913 p
a_n308_21308# -307 21308 mvndif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I -1654 21789 mvpdif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.Q[1] -2211 21285 mvndif
a_n5712_21323# -5711 21323 mvndif
a_n5320_21323# -5319 21323 mvndif
a_n2896_21868# -2895 21868 mvpdif
a_n3248_21868# -3247 21868 mvpdif
a_n2756_21748# -2755 21748 p
a_n3616_21326# -3615 21326 mvndif
a_n3100_21868# -3099 21868 mvpdif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D -4675 21285 mvndif
a_n5360_21868# -5359 21868 mvpdif
a_n5712_21868# -5711 21868 mvpdif
a_n5220_21748# -5219 21748 p
a_n6080_21326# -6079 21326 mvndif
a_n4084_21308# -4083 21308 mvndif
a_n5564_21868# -5563 21868 mvpdif
a_n6548_21308# -6547 21308 mvndif
swmatrix_row_10_0[10].swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 49836 22613 mvpdif
swmatrix_row_10_0[10].swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 43596 22613 mvpdif
swmatrix_row_10_0[10].swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 37356 22613 mvpdif
swmatrix_row_10_0[10].swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 31116 22613 mvpdif
swmatrix_row_10_0[10].swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 24876 22613 mvpdif
swmatrix_row_10_0[10].swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 18636 22613 mvpdif
swmatrix_row_10_0[10].swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 12396 22613 mvpdif
swmatrix_row_10_0[10].swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 6156 22613 mvpdif
swmatrix_row_10_0[10].swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -83 22613 mvpdif
swmatrix_row_10_0[10].swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -6415 22613 mvpdif
a_54525_23941# 54525 23941 mvndif
a_52912_23979# 52912 23979 mvndif
a_53304_23979# 53304 23979 mvndif
swmatrix_row_10_0[10].swmatrix_Tgate_2.gated_control 49924 22569 p
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 54505 24445 mvpdif
swmatrix_row_10_0[9].ShiftReg_row_10_2_0.D_in -5831 21279 p
a_50448_23979# 50448 23979 mvndif
a_50840_23979# 50840 23979 mvndif
a_53264_24524# 53264 24524 mvpdif
a_52912_24524# 52912 24524 mvpdif
a_53404_24404# 53404 24404 p
a_52544_23982# 52544 23982 mvndif
a_53060_24524# 53060 24524 mvpdif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 51484 23941 mvndif
a_48285_23941# 48285 23941 mvndif
a_46672_23979# 46672 23979 mvndif
a_47064_23979# 47064 23979 mvndif
a_50800_24524# 50800 24524 mvpdif
a_50448_24524# 50448 24524 mvpdif
a_50940_24404# 50940 24404 p
a_50080_23982# 50080 23982 mvndif
a_52076_23964# 52076 23964 mvndif
a_50596_24524# 50596 24524 mvpdif
swmatrix_row_10_0[10].swmatrix_Tgate_1.gated_control 43684 22569 p
a_49612_23964# 49612 23964 mvndif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 48265 24445 mvpdif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.Q[9] 47708 23941 mvndif
a_44208_23979# 44208 23979 mvndif
a_44600_23979# 44600 23979 mvndif
a_47024_24524# 47024 24524 mvpdif
a_46672_24524# 46672 24524 mvpdif
a_47164_24404# 47164 24404 p
a_46304_23982# 46304 23982 mvndif
a_46820_24524# 46820 24524 mvpdif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 45244 23941 mvndif
a_42045_23941# 42045 23941 mvndif
a_40432_23979# 40432 23979 mvndif
a_40824_23979# 40824 23979 mvndif
a_44560_24524# 44560 24524 mvpdif
a_44208_24524# 44208 24524 mvpdif
a_44700_24404# 44700 24404 p
a_43840_23982# 43840 23982 mvndif
a_45836_23964# 45836 23964 mvndif
a_44356_24524# 44356 24524 mvpdif
swmatrix_row_10_0[10].swmatrix_Tgate_3.gated_control 37444 22569 p
a_43372_23964# 43372 23964 mvndif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 42025 24445 mvpdif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.Q[8] 41468 23941 mvndif
a_37968_23979# 37968 23979 mvndif
a_38360_23979# 38360 23979 mvndif
a_40784_24524# 40784 24524 mvpdif
a_40432_24524# 40432 24524 mvpdif
a_40924_24404# 40924 24404 p
a_40064_23982# 40064 23982 mvndif
a_40580_24524# 40580 24524 mvpdif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 39004 23941 mvndif
a_35805_23941# 35805 23941 mvndif
a_34192_23979# 34192 23979 mvndif
a_34584_23979# 34584 23979 mvndif
a_38320_24524# 38320 24524 mvpdif
a_37968_24524# 37968 24524 mvpdif
a_38460_24404# 38460 24404 p
a_37600_23982# 37600 23982 mvndif
a_39596_23964# 39596 23964 mvndif
a_38116_24524# 38116 24524 mvpdif
swmatrix_row_10_0[10].swmatrix_Tgate_0.gated_control 31204 22569 p
a_37132_23964# 37132 23964 mvndif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 35785 24445 mvpdif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.Q[7] 35228 23941 mvndif
a_31728_23979# 31728 23979 mvndif
a_32120_23979# 32120 23979 mvndif
a_34544_24524# 34544 24524 mvpdif
a_34192_24524# 34192 24524 mvpdif
a_34684_24404# 34684 24404 p
a_33824_23982# 33824 23982 mvndif
a_34340_24524# 34340 24524 mvpdif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 32764 23941 mvndif
a_29565_23941# 29565 23941 mvndif
a_27952_23979# 27952 23979 mvndif
a_28344_23979# 28344 23979 mvndif
a_32080_24524# 32080 24524 mvpdif
a_31728_24524# 31728 24524 mvpdif
a_32220_24404# 32220 24404 p
a_31360_23982# 31360 23982 mvndif
a_33356_23964# 33356 23964 mvndif
a_31876_24524# 31876 24524 mvpdif
swmatrix_row_10_0[10].swmatrix_Tgate_6.gated_control 24964 22569 p
a_30892_23964# 30892 23964 mvndif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 29545 24445 mvpdif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.Q[6] 28988 23941 mvndif
a_25488_23979# 25488 23979 mvndif
a_25880_23979# 25880 23979 mvndif
a_28304_24524# 28304 24524 mvpdif
a_27952_24524# 27952 24524 mvpdif
a_28444_24404# 28444 24404 p
a_27584_23982# 27584 23982 mvndif
a_28100_24524# 28100 24524 mvpdif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 26524 23941 mvndif
a_23325_23941# 23325 23941 mvndif
a_21712_23979# 21712 23979 mvndif
a_22104_23979# 22104 23979 mvndif
a_25840_24524# 25840 24524 mvpdif
a_25488_24524# 25488 24524 mvpdif
a_25980_24404# 25980 24404 p
a_25120_23982# 25120 23982 mvndif
a_27116_23964# 27116 23964 mvndif
a_25636_24524# 25636 24524 mvpdif
swmatrix_row_10_0[10].swmatrix_Tgate_5.gated_control 18724 22569 p
a_24652_23964# 24652 23964 mvndif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 23305 24445 mvpdif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.Q[5] 22748 23941 mvndif
a_19248_23979# 19248 23979 mvndif
a_19640_23979# 19640 23979 mvndif
a_22064_24524# 22064 24524 mvpdif
a_21712_24524# 21712 24524 mvpdif
a_22204_24404# 22204 24404 p
a_21344_23982# 21344 23982 mvndif
a_21860_24524# 21860 24524 mvpdif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 20284 23941 mvndif
a_17085_23941# 17085 23941 mvndif
a_15472_23979# 15472 23979 mvndif
a_15864_23979# 15864 23979 mvndif
a_19600_24524# 19600 24524 mvpdif
a_19248_24524# 19248 24524 mvpdif
a_19740_24404# 19740 24404 p
a_18880_23982# 18880 23982 mvndif
a_20876_23964# 20876 23964 mvndif
a_19396_24524# 19396 24524 mvpdif
swmatrix_row_10_0[10].swmatrix_Tgate_7.gated_control 12484 22569 p
a_18412_23964# 18412 23964 mvndif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 17065 24445 mvpdif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.Q[4] 16508 23941 mvndif
a_13008_23979# 13008 23979 mvndif
a_13400_23979# 13400 23979 mvndif
a_15824_24524# 15824 24524 mvpdif
a_15472_24524# 15472 24524 mvpdif
a_15964_24404# 15964 24404 p
a_15104_23982# 15104 23982 mvndif
a_15620_24524# 15620 24524 mvpdif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 14044 23941 mvndif
a_10845_23941# 10845 23941 mvndif
a_9232_23979# 9232 23979 mvndif
a_9624_23979# 9624 23979 mvndif
a_13360_24524# 13360 24524 mvpdif
a_13008_24524# 13008 24524 mvpdif
a_13500_24404# 13500 24404 p
a_12640_23982# 12640 23982 mvndif
a_14636_23964# 14636 23964 mvndif
a_13156_24524# 13156 24524 mvpdif
swmatrix_row_10_0[10].swmatrix_Tgate_4.gated_control 6244 22569 p
a_12172_23964# 12172 23964 mvndif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 10825 24445 mvpdif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.Q[3] 10268 23941 mvndif
a_6768_23979# 6768 23979 mvndif
a_7160_23979# 7160 23979 mvndif
a_9584_24524# 9584 24524 mvpdif
a_9232_24524# 9232 24524 mvpdif
a_9724_24404# 9724 24404 p
a_8864_23982# 8864 23982 mvndif
a_9380_24524# 9380 24524 mvpdif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 7804 23941 mvndif
a_4605_23941# 4605 23941 mvndif
a_2992_23979# 2992 23979 mvndif
a_3384_23979# 3384 23979 mvndif
a_7120_24524# 7120 24524 mvpdif
a_6768_24524# 6768 24524 mvpdif
a_7260_24404# 7260 24404 p
a_6400_23982# 6400 23982 mvndif
a_8396_23964# 8396 23964 mvndif
a_6916_24524# 6916 24524 mvpdif
swmatrix_row_10_0[10].swmatrix_Tgate_8.gated_control 4 22569 p
a_5932_23964# 5932 23964 mvndif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 4585 24445 mvpdif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.Q[2] 4028 23941 mvndif
a_528_23979# 528 23979 mvndif
a_920_23979# 920 23979 mvndif
a_3344_24524# 3344 24524 mvpdif
a_2992_24524# 2992 24524 mvpdif
a_3484_24404# 3484 24404 p
a_2624_23982# 2624 23982 mvndif
a_3140_24524# 3140 24524 mvpdif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 1564 23941 mvndif
a_n1635_23941# -1634 23941 mvndif
a_n3248_23979# -3247 23979 mvndif
a_n2856_23979# -2855 23979 mvndif
a_880_24524# 880 24524 mvpdif
a_528_24524# 528 24524 mvpdif
a_1020_24404# 1020 24404 p
a_160_23982# 160 23982 mvndif
a_2156_23964# 2156 23964 mvndif
a_676_24524# 676 24524 mvpdif
swmatrix_row_10_0[10].swmatrix_Tgate_9.gated_control -6327 22569 p
a_n308_23964# -307 23964 mvndif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I -1654 24445 mvpdif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.Q[1] -2211 23941 mvndif
a_n5712_23979# -5711 23979 mvndif
a_n5320_23979# -5319 23979 mvndif
a_n2896_24524# -2895 24524 mvpdif
a_n3248_24524# -3247 24524 mvpdif
a_n2756_24404# -2755 24404 p
a_n3616_23982# -3615 23982 mvndif
a_n3100_24524# -3099 24524 mvpdif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D -4675 23941 mvndif
a_n5360_24524# -5359 24524 mvpdif
a_n5712_24524# -5711 24524 mvpdif
a_n5220_24404# -5219 24404 p
a_n6080_23982# -6079 23982 mvndif
a_n4084_23964# -4083 23964 mvndif
a_n5564_24524# -5563 24524 mvpdif
a_n6548_23964# -6547 23964 mvndif
swmatrix_row_10_0[11].swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 49836 25269 mvpdif
swmatrix_row_10_0[11].swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 43596 25269 mvpdif
swmatrix_row_10_0[11].swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 37356 25269 mvpdif
swmatrix_row_10_0[11].swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 31116 25269 mvpdif
swmatrix_row_10_0[11].swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 24876 25269 mvpdif
swmatrix_row_10_0[11].swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 18636 25269 mvpdif
swmatrix_row_10_0[11].swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 12396 25269 mvpdif
swmatrix_row_10_0[11].swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 6156 25269 mvpdif
swmatrix_row_10_0[11].swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -83 25269 mvpdif
swmatrix_row_10_0[11].swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -6415 25269 mvpdif
a_54525_26597# 54525 26597 mvndif
a_52912_26635# 52912 26635 mvndif
a_53304_26635# 53304 26635 mvndif
swmatrix_row_10_0[11].swmatrix_Tgate_2.gated_control 49924 25225 p
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 54505 27101 mvpdif
swmatrix_row_10_0[10].ShiftReg_row_10_2_0.D_in -5831 23935 p
a_50448_26635# 50448 26635 mvndif
a_50840_26635# 50840 26635 mvndif
a_53264_27180# 53264 27180 mvpdif
a_52912_27180# 52912 27180 mvpdif
a_53404_27060# 53404 27060 p
a_52544_26638# 52544 26638 mvndif
a_53060_27180# 53060 27180 mvpdif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 51484 26597 mvndif
a_48285_26597# 48285 26597 mvndif
a_46672_26635# 46672 26635 mvndif
a_47064_26635# 47064 26635 mvndif
a_50800_27180# 50800 27180 mvpdif
a_50448_27180# 50448 27180 mvpdif
a_50940_27060# 50940 27060 p
a_50080_26638# 50080 26638 mvndif
a_52076_26620# 52076 26620 mvndif
a_50596_27180# 50596 27180 mvpdif
swmatrix_row_10_0[11].swmatrix_Tgate_1.gated_control 43684 25225 p
a_49612_26620# 49612 26620 mvndif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 48265 27101 mvpdif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.Q[9] 47708 26597 mvndif
a_44208_26635# 44208 26635 mvndif
a_44600_26635# 44600 26635 mvndif
a_47024_27180# 47024 27180 mvpdif
a_46672_27180# 46672 27180 mvpdif
a_47164_27060# 47164 27060 p
a_46304_26638# 46304 26638 mvndif
a_46820_27180# 46820 27180 mvpdif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 45244 26597 mvndif
a_42045_26597# 42045 26597 mvndif
a_40432_26635# 40432 26635 mvndif
a_40824_26635# 40824 26635 mvndif
a_44560_27180# 44560 27180 mvpdif
a_44208_27180# 44208 27180 mvpdif
a_44700_27060# 44700 27060 p
a_43840_26638# 43840 26638 mvndif
a_45836_26620# 45836 26620 mvndif
a_44356_27180# 44356 27180 mvpdif
swmatrix_row_10_0[11].swmatrix_Tgate_3.gated_control 37444 25225 p
a_43372_26620# 43372 26620 mvndif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 42025 27101 mvpdif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.Q[8] 41468 26597 mvndif
a_37968_26635# 37968 26635 mvndif
a_38360_26635# 38360 26635 mvndif
a_40784_27180# 40784 27180 mvpdif
a_40432_27180# 40432 27180 mvpdif
a_40924_27060# 40924 27060 p
a_40064_26638# 40064 26638 mvndif
a_40580_27180# 40580 27180 mvpdif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 39004 26597 mvndif
a_35805_26597# 35805 26597 mvndif
a_34192_26635# 34192 26635 mvndif
a_34584_26635# 34584 26635 mvndif
a_38320_27180# 38320 27180 mvpdif
a_37968_27180# 37968 27180 mvpdif
a_38460_27060# 38460 27060 p
a_37600_26638# 37600 26638 mvndif
a_39596_26620# 39596 26620 mvndif
a_38116_27180# 38116 27180 mvpdif
swmatrix_row_10_0[11].swmatrix_Tgate_0.gated_control 31204 25225 p
a_37132_26620# 37132 26620 mvndif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 35785 27101 mvpdif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.Q[7] 35228 26597 mvndif
a_31728_26635# 31728 26635 mvndif
a_32120_26635# 32120 26635 mvndif
a_34544_27180# 34544 27180 mvpdif
a_34192_27180# 34192 27180 mvpdif
a_34684_27060# 34684 27060 p
a_33824_26638# 33824 26638 mvndif
a_34340_27180# 34340 27180 mvpdif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 32764 26597 mvndif
a_29565_26597# 29565 26597 mvndif
a_27952_26635# 27952 26635 mvndif
a_28344_26635# 28344 26635 mvndif
a_32080_27180# 32080 27180 mvpdif
a_31728_27180# 31728 27180 mvpdif
a_32220_27060# 32220 27060 p
a_31360_26638# 31360 26638 mvndif
a_33356_26620# 33356 26620 mvndif
a_31876_27180# 31876 27180 mvpdif
swmatrix_row_10_0[11].swmatrix_Tgate_6.gated_control 24964 25225 p
a_30892_26620# 30892 26620 mvndif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 29545 27101 mvpdif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.Q[6] 28988 26597 mvndif
a_25488_26635# 25488 26635 mvndif
a_25880_26635# 25880 26635 mvndif
a_28304_27180# 28304 27180 mvpdif
a_27952_27180# 27952 27180 mvpdif
a_28444_27060# 28444 27060 p
a_27584_26638# 27584 26638 mvndif
a_28100_27180# 28100 27180 mvpdif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 26524 26597 mvndif
a_23325_26597# 23325 26597 mvndif
a_21712_26635# 21712 26635 mvndif
a_22104_26635# 22104 26635 mvndif
a_25840_27180# 25840 27180 mvpdif
a_25488_27180# 25488 27180 mvpdif
a_25980_27060# 25980 27060 p
a_25120_26638# 25120 26638 mvndif
a_27116_26620# 27116 26620 mvndif
a_25636_27180# 25636 27180 mvpdif
swmatrix_row_10_0[11].swmatrix_Tgate_5.gated_control 18724 25225 p
a_24652_26620# 24652 26620 mvndif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 23305 27101 mvpdif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.Q[5] 22748 26597 mvndif
a_19248_26635# 19248 26635 mvndif
a_19640_26635# 19640 26635 mvndif
a_22064_27180# 22064 27180 mvpdif
a_21712_27180# 21712 27180 mvpdif
a_22204_27060# 22204 27060 p
a_21344_26638# 21344 26638 mvndif
a_21860_27180# 21860 27180 mvpdif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 20284 26597 mvndif
a_17085_26597# 17085 26597 mvndif
a_15472_26635# 15472 26635 mvndif
a_15864_26635# 15864 26635 mvndif
a_19600_27180# 19600 27180 mvpdif
a_19248_27180# 19248 27180 mvpdif
a_19740_27060# 19740 27060 p
a_18880_26638# 18880 26638 mvndif
a_20876_26620# 20876 26620 mvndif
a_19396_27180# 19396 27180 mvpdif
swmatrix_row_10_0[11].swmatrix_Tgate_7.gated_control 12484 25225 p
a_18412_26620# 18412 26620 mvndif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 17065 27101 mvpdif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.Q[4] 16508 26597 mvndif
a_13008_26635# 13008 26635 mvndif
a_13400_26635# 13400 26635 mvndif
a_15824_27180# 15824 27180 mvpdif
a_15472_27180# 15472 27180 mvpdif
a_15964_27060# 15964 27060 p
a_15104_26638# 15104 26638 mvndif
a_15620_27180# 15620 27180 mvpdif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 14044 26597 mvndif
a_10845_26597# 10845 26597 mvndif
a_9232_26635# 9232 26635 mvndif
a_9624_26635# 9624 26635 mvndif
a_13360_27180# 13360 27180 mvpdif
a_13008_27180# 13008 27180 mvpdif
a_13500_27060# 13500 27060 p
a_12640_26638# 12640 26638 mvndif
a_14636_26620# 14636 26620 mvndif
a_13156_27180# 13156 27180 mvpdif
swmatrix_row_10_0[11].swmatrix_Tgate_4.gated_control 6244 25225 p
a_12172_26620# 12172 26620 mvndif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 10825 27101 mvpdif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.Q[3] 10268 26597 mvndif
a_6768_26635# 6768 26635 mvndif
a_7160_26635# 7160 26635 mvndif
a_9584_27180# 9584 27180 mvpdif
a_9232_27180# 9232 27180 mvpdif
a_9724_27060# 9724 27060 p
a_8864_26638# 8864 26638 mvndif
a_9380_27180# 9380 27180 mvpdif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 7804 26597 mvndif
a_4605_26597# 4605 26597 mvndif
a_2992_26635# 2992 26635 mvndif
a_3384_26635# 3384 26635 mvndif
a_7120_27180# 7120 27180 mvpdif
a_6768_27180# 6768 27180 mvpdif
a_7260_27060# 7260 27060 p
a_6400_26638# 6400 26638 mvndif
a_8396_26620# 8396 26620 mvndif
a_6916_27180# 6916 27180 mvpdif
swmatrix_row_10_0[11].swmatrix_Tgate_8.gated_control 4 25225 p
a_5932_26620# 5932 26620 mvndif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 4585 27101 mvpdif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.Q[2] 4028 26597 mvndif
a_528_26635# 528 26635 mvndif
a_920_26635# 920 26635 mvndif
a_3344_27180# 3344 27180 mvpdif
a_2992_27180# 2992 27180 mvpdif
a_3484_27060# 3484 27060 p
a_2624_26638# 2624 26638 mvndif
a_3140_27180# 3140 27180 mvpdif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 1564 26597 mvndif
a_n1635_26597# -1634 26597 mvndif
a_n3248_26635# -3247 26635 mvndif
a_n2856_26635# -2855 26635 mvndif
a_880_27180# 880 27180 mvpdif
a_528_27180# 528 27180 mvpdif
a_1020_27060# 1020 27060 p
a_160_26638# 160 26638 mvndif
a_2156_26620# 2156 26620 mvndif
a_676_27180# 676 27180 mvpdif
swmatrix_row_10_0[11].swmatrix_Tgate_9.gated_control -6327 25225 p
a_n308_26620# -307 26620 mvndif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I -1654 27101 mvpdif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.Q[1] -2211 26597 mvndif
a_n5712_26635# -5711 26635 mvndif
a_n5320_26635# -5319 26635 mvndif
a_n2896_27180# -2895 27180 mvpdif
a_n3248_27180# -3247 27180 mvpdif
a_n2756_27060# -2755 27060 p
a_n3616_26638# -3615 26638 mvndif
a_n3100_27180# -3099 27180 mvpdif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D -4675 26597 mvndif
a_n5360_27180# -5359 27180 mvpdif
a_n5712_27180# -5711 27180 mvpdif
a_n5220_27060# -5219 27060 p
a_n6080_26638# -6079 26638 mvndif
a_n4084_26620# -4083 26620 mvndif
a_n5564_27180# -5563 27180 mvpdif
a_n6548_26620# -6547 26620 mvndif
swmatrix_row_10_0[12].swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 49836 27925 mvpdif
swmatrix_row_10_0[12].swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 43596 27925 mvpdif
swmatrix_row_10_0[12].swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 37356 27925 mvpdif
swmatrix_row_10_0[12].swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 31116 27925 mvpdif
swmatrix_row_10_0[12].swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 24876 27925 mvpdif
swmatrix_row_10_0[12].swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 18636 27925 mvpdif
swmatrix_row_10_0[12].swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 12396 27925 mvpdif
swmatrix_row_10_0[12].swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 6156 27925 mvpdif
swmatrix_row_10_0[12].swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -83 27925 mvpdif
swmatrix_row_10_0[12].swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -6415 27925 mvpdif
a_54525_29253# 54525 29253 mvndif
a_52912_29291# 52912 29291 mvndif
a_53304_29291# 53304 29291 mvndif
swmatrix_row_10_0[12].swmatrix_Tgate_2.gated_control 49924 27881 p
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 54505 29757 mvpdif
swmatrix_row_10_0[11].ShiftReg_row_10_2_0.D_in -5831 26591 p
a_50448_29291# 50448 29291 mvndif
a_50840_29291# 50840 29291 mvndif
a_53264_29836# 53264 29836 mvpdif
a_52912_29836# 52912 29836 mvpdif
a_53404_29716# 53404 29716 p
a_52544_29294# 52544 29294 mvndif
a_53060_29836# 53060 29836 mvpdif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 51484 29253 mvndif
a_48285_29253# 48285 29253 mvndif
a_46672_29291# 46672 29291 mvndif
a_47064_29291# 47064 29291 mvndif
a_50800_29836# 50800 29836 mvpdif
a_50448_29836# 50448 29836 mvpdif
a_50940_29716# 50940 29716 p
a_50080_29294# 50080 29294 mvndif
a_52076_29276# 52076 29276 mvndif
a_50596_29836# 50596 29836 mvpdif
swmatrix_row_10_0[12].swmatrix_Tgate_1.gated_control 43684 27881 p
a_49612_29276# 49612 29276 mvndif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 48265 29757 mvpdif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.Q[9] 47708 29253 mvndif
a_44208_29291# 44208 29291 mvndif
a_44600_29291# 44600 29291 mvndif
a_47024_29836# 47024 29836 mvpdif
a_46672_29836# 46672 29836 mvpdif
a_47164_29716# 47164 29716 p
a_46304_29294# 46304 29294 mvndif
a_46820_29836# 46820 29836 mvpdif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 45244 29253 mvndif
a_42045_29253# 42045 29253 mvndif
a_40432_29291# 40432 29291 mvndif
a_40824_29291# 40824 29291 mvndif
a_44560_29836# 44560 29836 mvpdif
a_44208_29836# 44208 29836 mvpdif
a_44700_29716# 44700 29716 p
a_43840_29294# 43840 29294 mvndif
a_45836_29276# 45836 29276 mvndif
a_44356_29836# 44356 29836 mvpdif
swmatrix_row_10_0[12].swmatrix_Tgate_3.gated_control 37444 27881 p
a_43372_29276# 43372 29276 mvndif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 42025 29757 mvpdif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.Q[8] 41468 29253 mvndif
a_37968_29291# 37968 29291 mvndif
a_38360_29291# 38360 29291 mvndif
a_40784_29836# 40784 29836 mvpdif
a_40432_29836# 40432 29836 mvpdif
a_40924_29716# 40924 29716 p
a_40064_29294# 40064 29294 mvndif
a_40580_29836# 40580 29836 mvpdif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 39004 29253 mvndif
a_35805_29253# 35805 29253 mvndif
a_34192_29291# 34192 29291 mvndif
a_34584_29291# 34584 29291 mvndif
a_38320_29836# 38320 29836 mvpdif
a_37968_29836# 37968 29836 mvpdif
a_38460_29716# 38460 29716 p
a_37600_29294# 37600 29294 mvndif
a_39596_29276# 39596 29276 mvndif
a_38116_29836# 38116 29836 mvpdif
swmatrix_row_10_0[12].swmatrix_Tgate_0.gated_control 31204 27881 p
a_37132_29276# 37132 29276 mvndif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 35785 29757 mvpdif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.Q[7] 35228 29253 mvndif
a_31728_29291# 31728 29291 mvndif
a_32120_29291# 32120 29291 mvndif
a_34544_29836# 34544 29836 mvpdif
a_34192_29836# 34192 29836 mvpdif
a_34684_29716# 34684 29716 p
a_33824_29294# 33824 29294 mvndif
a_34340_29836# 34340 29836 mvpdif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 32764 29253 mvndif
a_29565_29253# 29565 29253 mvndif
a_27952_29291# 27952 29291 mvndif
a_28344_29291# 28344 29291 mvndif
a_32080_29836# 32080 29836 mvpdif
a_31728_29836# 31728 29836 mvpdif
a_32220_29716# 32220 29716 p
a_31360_29294# 31360 29294 mvndif
a_33356_29276# 33356 29276 mvndif
a_31876_29836# 31876 29836 mvpdif
swmatrix_row_10_0[12].swmatrix_Tgate_6.gated_control 24964 27881 p
a_30892_29276# 30892 29276 mvndif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 29545 29757 mvpdif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.Q[6] 28988 29253 mvndif
a_25488_29291# 25488 29291 mvndif
a_25880_29291# 25880 29291 mvndif
a_28304_29836# 28304 29836 mvpdif
a_27952_29836# 27952 29836 mvpdif
a_28444_29716# 28444 29716 p
a_27584_29294# 27584 29294 mvndif
a_28100_29836# 28100 29836 mvpdif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 26524 29253 mvndif
a_23325_29253# 23325 29253 mvndif
a_21712_29291# 21712 29291 mvndif
a_22104_29291# 22104 29291 mvndif
a_25840_29836# 25840 29836 mvpdif
a_25488_29836# 25488 29836 mvpdif
a_25980_29716# 25980 29716 p
a_25120_29294# 25120 29294 mvndif
a_27116_29276# 27116 29276 mvndif
a_25636_29836# 25636 29836 mvpdif
swmatrix_row_10_0[12].swmatrix_Tgate_5.gated_control 18724 27881 p
a_24652_29276# 24652 29276 mvndif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 23305 29757 mvpdif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.Q[5] 22748 29253 mvndif
a_19248_29291# 19248 29291 mvndif
a_19640_29291# 19640 29291 mvndif
a_22064_29836# 22064 29836 mvpdif
a_21712_29836# 21712 29836 mvpdif
a_22204_29716# 22204 29716 p
a_21344_29294# 21344 29294 mvndif
a_21860_29836# 21860 29836 mvpdif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 20284 29253 mvndif
a_17085_29253# 17085 29253 mvndif
a_15472_29291# 15472 29291 mvndif
a_15864_29291# 15864 29291 mvndif
a_19600_29836# 19600 29836 mvpdif
a_19248_29836# 19248 29836 mvpdif
a_19740_29716# 19740 29716 p
a_18880_29294# 18880 29294 mvndif
a_20876_29276# 20876 29276 mvndif
a_19396_29836# 19396 29836 mvpdif
swmatrix_row_10_0[12].swmatrix_Tgate_7.gated_control 12484 27881 p
a_18412_29276# 18412 29276 mvndif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 17065 29757 mvpdif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.Q[4] 16508 29253 mvndif
a_13008_29291# 13008 29291 mvndif
a_13400_29291# 13400 29291 mvndif
a_15824_29836# 15824 29836 mvpdif
a_15472_29836# 15472 29836 mvpdif
a_15964_29716# 15964 29716 p
a_15104_29294# 15104 29294 mvndif
a_15620_29836# 15620 29836 mvpdif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 14044 29253 mvndif
a_10845_29253# 10845 29253 mvndif
a_9232_29291# 9232 29291 mvndif
a_9624_29291# 9624 29291 mvndif
a_13360_29836# 13360 29836 mvpdif
a_13008_29836# 13008 29836 mvpdif
a_13500_29716# 13500 29716 p
a_12640_29294# 12640 29294 mvndif
a_14636_29276# 14636 29276 mvndif
a_13156_29836# 13156 29836 mvpdif
swmatrix_row_10_0[12].swmatrix_Tgate_4.gated_control 6244 27881 p
a_12172_29276# 12172 29276 mvndif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 10825 29757 mvpdif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.Q[3] 10268 29253 mvndif
a_6768_29291# 6768 29291 mvndif
a_7160_29291# 7160 29291 mvndif
a_9584_29836# 9584 29836 mvpdif
a_9232_29836# 9232 29836 mvpdif
a_9724_29716# 9724 29716 p
a_8864_29294# 8864 29294 mvndif
a_9380_29836# 9380 29836 mvpdif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 7804 29253 mvndif
a_4605_29253# 4605 29253 mvndif
a_2992_29291# 2992 29291 mvndif
a_3384_29291# 3384 29291 mvndif
a_7120_29836# 7120 29836 mvpdif
a_6768_29836# 6768 29836 mvpdif
a_7260_29716# 7260 29716 p
a_6400_29294# 6400 29294 mvndif
a_8396_29276# 8396 29276 mvndif
a_6916_29836# 6916 29836 mvpdif
swmatrix_row_10_0[12].swmatrix_Tgate_8.gated_control 4 27881 p
a_5932_29276# 5932 29276 mvndif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 4585 29757 mvpdif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.Q[2] 4028 29253 mvndif
a_528_29291# 528 29291 mvndif
a_920_29291# 920 29291 mvndif
a_3344_29836# 3344 29836 mvpdif
a_2992_29836# 2992 29836 mvpdif
a_3484_29716# 3484 29716 p
a_2624_29294# 2624 29294 mvndif
a_3140_29836# 3140 29836 mvpdif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 1564 29253 mvndif
a_n1635_29253# -1634 29253 mvndif
a_n3248_29291# -3247 29291 mvndif
a_n2856_29291# -2855 29291 mvndif
a_880_29836# 880 29836 mvpdif
a_528_29836# 528 29836 mvpdif
a_1020_29716# 1020 29716 p
a_160_29294# 160 29294 mvndif
a_2156_29276# 2156 29276 mvndif
a_676_29836# 676 29836 mvpdif
swmatrix_row_10_0[12].swmatrix_Tgate_9.gated_control -6327 27881 p
a_n308_29276# -307 29276 mvndif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I -1654 29757 mvpdif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.Q[1] -2211 29253 mvndif
a_n5712_29291# -5711 29291 mvndif
a_n5320_29291# -5319 29291 mvndif
a_n2896_29836# -2895 29836 mvpdif
a_n3248_29836# -3247 29836 mvpdif
a_n2756_29716# -2755 29716 p
a_n3616_29294# -3615 29294 mvndif
a_n3100_29836# -3099 29836 mvpdif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D -4675 29253 mvndif
a_n5360_29836# -5359 29836 mvpdif
a_n5712_29836# -5711 29836 mvpdif
a_n5220_29716# -5219 29716 p
a_n6080_29294# -6079 29294 mvndif
a_n4084_29276# -4083 29276 mvndif
a_n5564_29836# -5563 29836 mvpdif
a_n6548_29276# -6547 29276 mvndif
swmatrix_row_10_0[13].swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 49836 30581 mvpdif
swmatrix_row_10_0[13].swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 43596 30581 mvpdif
swmatrix_row_10_0[13].swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 37356 30581 mvpdif
swmatrix_row_10_0[13].swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 31116 30581 mvpdif
swmatrix_row_10_0[13].swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 24876 30581 mvpdif
swmatrix_row_10_0[13].swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 18636 30581 mvpdif
swmatrix_row_10_0[13].swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 12396 30581 mvpdif
swmatrix_row_10_0[13].swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 6156 30581 mvpdif
swmatrix_row_10_0[13].swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -83 30581 mvpdif
swmatrix_row_10_0[13].swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -6415 30581 mvpdif
a_54525_31909# 54525 31909 mvndif
a_52912_31947# 52912 31947 mvndif
a_53304_31947# 53304 31947 mvndif
swmatrix_row_10_0[13].swmatrix_Tgate_2.gated_control 49924 30537 p
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 54505 32413 mvpdif
swmatrix_row_10_0[12].ShiftReg_row_10_2_0.D_in -5831 29247 p
a_50448_31947# 50448 31947 mvndif
a_50840_31947# 50840 31947 mvndif
a_53264_32492# 53264 32492 mvpdif
a_52912_32492# 52912 32492 mvpdif
a_53404_32372# 53404 32372 p
a_52544_31950# 52544 31950 mvndif
a_53060_32492# 53060 32492 mvpdif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 51484 31909 mvndif
a_48285_31909# 48285 31909 mvndif
a_46672_31947# 46672 31947 mvndif
a_47064_31947# 47064 31947 mvndif
a_50800_32492# 50800 32492 mvpdif
a_50448_32492# 50448 32492 mvpdif
a_50940_32372# 50940 32372 p
a_50080_31950# 50080 31950 mvndif
a_52076_31932# 52076 31932 mvndif
a_50596_32492# 50596 32492 mvpdif
swmatrix_row_10_0[13].swmatrix_Tgate_1.gated_control 43684 30537 p
a_49612_31932# 49612 31932 mvndif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 48265 32413 mvpdif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.Q[9] 47708 31909 mvndif
a_44208_31947# 44208 31947 mvndif
a_44600_31947# 44600 31947 mvndif
a_47024_32492# 47024 32492 mvpdif
a_46672_32492# 46672 32492 mvpdif
a_47164_32372# 47164 32372 p
a_46304_31950# 46304 31950 mvndif
a_46820_32492# 46820 32492 mvpdif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 45244 31909 mvndif
a_42045_31909# 42045 31909 mvndif
a_40432_31947# 40432 31947 mvndif
a_40824_31947# 40824 31947 mvndif
a_44560_32492# 44560 32492 mvpdif
a_44208_32492# 44208 32492 mvpdif
a_44700_32372# 44700 32372 p
a_43840_31950# 43840 31950 mvndif
a_45836_31932# 45836 31932 mvndif
a_44356_32492# 44356 32492 mvpdif
swmatrix_row_10_0[13].swmatrix_Tgate_3.gated_control 37444 30537 p
a_43372_31932# 43372 31932 mvndif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 42025 32413 mvpdif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.Q[8] 41468 31909 mvndif
a_37968_31947# 37968 31947 mvndif
a_38360_31947# 38360 31947 mvndif
a_40784_32492# 40784 32492 mvpdif
a_40432_32492# 40432 32492 mvpdif
a_40924_32372# 40924 32372 p
a_40064_31950# 40064 31950 mvndif
a_40580_32492# 40580 32492 mvpdif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 39004 31909 mvndif
a_35805_31909# 35805 31909 mvndif
a_34192_31947# 34192 31947 mvndif
a_34584_31947# 34584 31947 mvndif
a_38320_32492# 38320 32492 mvpdif
a_37968_32492# 37968 32492 mvpdif
a_38460_32372# 38460 32372 p
a_37600_31950# 37600 31950 mvndif
a_39596_31932# 39596 31932 mvndif
a_38116_32492# 38116 32492 mvpdif
swmatrix_row_10_0[13].swmatrix_Tgate_0.gated_control 31204 30537 p
a_37132_31932# 37132 31932 mvndif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 35785 32413 mvpdif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.Q[7] 35228 31909 mvndif
a_31728_31947# 31728 31947 mvndif
a_32120_31947# 32120 31947 mvndif
a_34544_32492# 34544 32492 mvpdif
a_34192_32492# 34192 32492 mvpdif
a_34684_32372# 34684 32372 p
a_33824_31950# 33824 31950 mvndif
a_34340_32492# 34340 32492 mvpdif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 32764 31909 mvndif
a_29565_31909# 29565 31909 mvndif
a_27952_31947# 27952 31947 mvndif
a_28344_31947# 28344 31947 mvndif
a_32080_32492# 32080 32492 mvpdif
a_31728_32492# 31728 32492 mvpdif
a_32220_32372# 32220 32372 p
a_31360_31950# 31360 31950 mvndif
a_33356_31932# 33356 31932 mvndif
a_31876_32492# 31876 32492 mvpdif
swmatrix_row_10_0[13].swmatrix_Tgate_6.gated_control 24964 30537 p
a_30892_31932# 30892 31932 mvndif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 29545 32413 mvpdif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.Q[6] 28988 31909 mvndif
a_25488_31947# 25488 31947 mvndif
a_25880_31947# 25880 31947 mvndif
a_28304_32492# 28304 32492 mvpdif
a_27952_32492# 27952 32492 mvpdif
a_28444_32372# 28444 32372 p
a_27584_31950# 27584 31950 mvndif
a_28100_32492# 28100 32492 mvpdif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 26524 31909 mvndif
a_23325_31909# 23325 31909 mvndif
a_21712_31947# 21712 31947 mvndif
a_22104_31947# 22104 31947 mvndif
a_25840_32492# 25840 32492 mvpdif
a_25488_32492# 25488 32492 mvpdif
a_25980_32372# 25980 32372 p
a_25120_31950# 25120 31950 mvndif
a_27116_31932# 27116 31932 mvndif
a_25636_32492# 25636 32492 mvpdif
swmatrix_row_10_0[13].swmatrix_Tgate_5.gated_control 18724 30537 p
a_24652_31932# 24652 31932 mvndif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 23305 32413 mvpdif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.Q[5] 22748 31909 mvndif
a_19248_31947# 19248 31947 mvndif
a_19640_31947# 19640 31947 mvndif
a_22064_32492# 22064 32492 mvpdif
a_21712_32492# 21712 32492 mvpdif
a_22204_32372# 22204 32372 p
a_21344_31950# 21344 31950 mvndif
a_21860_32492# 21860 32492 mvpdif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 20284 31909 mvndif
a_17085_31909# 17085 31909 mvndif
a_15472_31947# 15472 31947 mvndif
a_15864_31947# 15864 31947 mvndif
a_19600_32492# 19600 32492 mvpdif
a_19248_32492# 19248 32492 mvpdif
a_19740_32372# 19740 32372 p
a_18880_31950# 18880 31950 mvndif
a_20876_31932# 20876 31932 mvndif
a_19396_32492# 19396 32492 mvpdif
swmatrix_row_10_0[13].swmatrix_Tgate_7.gated_control 12484 30537 p
a_18412_31932# 18412 31932 mvndif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 17065 32413 mvpdif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.Q[4] 16508 31909 mvndif
a_13008_31947# 13008 31947 mvndif
a_13400_31947# 13400 31947 mvndif
a_15824_32492# 15824 32492 mvpdif
a_15472_32492# 15472 32492 mvpdif
a_15964_32372# 15964 32372 p
a_15104_31950# 15104 31950 mvndif
a_15620_32492# 15620 32492 mvpdif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 14044 31909 mvndif
a_10845_31909# 10845 31909 mvndif
a_9232_31947# 9232 31947 mvndif
a_9624_31947# 9624 31947 mvndif
a_13360_32492# 13360 32492 mvpdif
a_13008_32492# 13008 32492 mvpdif
a_13500_32372# 13500 32372 p
a_12640_31950# 12640 31950 mvndif
a_14636_31932# 14636 31932 mvndif
a_13156_32492# 13156 32492 mvpdif
swmatrix_row_10_0[13].swmatrix_Tgate_4.gated_control 6244 30537 p
a_12172_31932# 12172 31932 mvndif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 10825 32413 mvpdif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.Q[3] 10268 31909 mvndif
a_6768_31947# 6768 31947 mvndif
a_7160_31947# 7160 31947 mvndif
a_9584_32492# 9584 32492 mvpdif
a_9232_32492# 9232 32492 mvpdif
a_9724_32372# 9724 32372 p
a_8864_31950# 8864 31950 mvndif
a_9380_32492# 9380 32492 mvpdif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 7804 31909 mvndif
a_4605_31909# 4605 31909 mvndif
a_2992_31947# 2992 31947 mvndif
a_3384_31947# 3384 31947 mvndif
a_7120_32492# 7120 32492 mvpdif
a_6768_32492# 6768 32492 mvpdif
a_7260_32372# 7260 32372 p
a_6400_31950# 6400 31950 mvndif
a_8396_31932# 8396 31932 mvndif
a_6916_32492# 6916 32492 mvpdif
swmatrix_row_10_0[13].swmatrix_Tgate_8.gated_control 4 30537 p
a_5932_31932# 5932 31932 mvndif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 4585 32413 mvpdif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.Q[2] 4028 31909 mvndif
a_528_31947# 528 31947 mvndif
a_920_31947# 920 31947 mvndif
a_3344_32492# 3344 32492 mvpdif
a_2992_32492# 2992 32492 mvpdif
a_3484_32372# 3484 32372 p
a_2624_31950# 2624 31950 mvndif
a_3140_32492# 3140 32492 mvpdif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 1564 31909 mvndif
a_n1635_31909# -1634 31909 mvndif
a_n3248_31947# -3247 31947 mvndif
a_n2856_31947# -2855 31947 mvndif
a_880_32492# 880 32492 mvpdif
a_528_32492# 528 32492 mvpdif
a_1020_32372# 1020 32372 p
a_160_31950# 160 31950 mvndif
a_2156_31932# 2156 31932 mvndif
a_676_32492# 676 32492 mvpdif
swmatrix_row_10_0[13].swmatrix_Tgate_9.gated_control -6327 30537 p
a_n308_31932# -307 31932 mvndif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I -1654 32413 mvpdif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.Q[1] -2211 31909 mvndif
a_n5712_31947# -5711 31947 mvndif
a_n5320_31947# -5319 31947 mvndif
a_n2896_32492# -2895 32492 mvpdif
a_n3248_32492# -3247 32492 mvpdif
a_n2756_32372# -2755 32372 p
a_n3616_31950# -3615 31950 mvndif
a_n3100_32492# -3099 32492 mvpdif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D -4675 31909 mvndif
a_n5360_32492# -5359 32492 mvpdif
a_n5712_32492# -5711 32492 mvpdif
a_n5220_32372# -5219 32372 p
a_n6080_31950# -6079 31950 mvndif
a_n4084_31932# -4083 31932 mvndif
a_n5564_32492# -5563 32492 mvpdif
a_n6548_31932# -6547 31932 mvndif
swmatrix_row_10_0[14].swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 49836 33237 mvpdif
swmatrix_row_10_0[14].swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 43596 33237 mvpdif
swmatrix_row_10_0[14].swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 37356 33237 mvpdif
swmatrix_row_10_0[14].swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 31116 33237 mvpdif
swmatrix_row_10_0[14].swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 24876 33237 mvpdif
swmatrix_row_10_0[14].swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 18636 33237 mvpdif
swmatrix_row_10_0[14].swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 12396 33237 mvpdif
swmatrix_row_10_0[14].swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 6156 33237 mvpdif
swmatrix_row_10_0[14].swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -83 33237 mvpdif
swmatrix_row_10_0[14].swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -6415 33237 mvpdif
a_54525_34565# 54525 34565 mvndif
a_52912_34603# 52912 34603 mvndif
a_53304_34603# 53304 34603 mvndif
swmatrix_row_10_0[14].swmatrix_Tgate_2.gated_control 49924 33193 p
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 54505 35069 mvpdif
swmatrix_row_10_0[13].ShiftReg_row_10_2_0.D_in -5831 31903 p
a_50448_34603# 50448 34603 mvndif
a_50840_34603# 50840 34603 mvndif
a_53264_35148# 53264 35148 mvpdif
a_52912_35148# 52912 35148 mvpdif
a_53404_35028# 53404 35028 p
a_52544_34606# 52544 34606 mvndif
a_53060_35148# 53060 35148 mvpdif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 51484 34565 mvndif
a_48285_34565# 48285 34565 mvndif
a_46672_34603# 46672 34603 mvndif
a_47064_34603# 47064 34603 mvndif
a_50800_35148# 50800 35148 mvpdif
a_50448_35148# 50448 35148 mvpdif
a_50940_35028# 50940 35028 p
a_50080_34606# 50080 34606 mvndif
a_52076_34588# 52076 34588 mvndif
a_50596_35148# 50596 35148 mvpdif
swmatrix_row_10_0[14].swmatrix_Tgate_1.gated_control 43684 33193 p
a_49612_34588# 49612 34588 mvndif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 48265 35069 mvpdif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.Q[9] 47708 34565 mvndif
a_44208_34603# 44208 34603 mvndif
a_44600_34603# 44600 34603 mvndif
a_47024_35148# 47024 35148 mvpdif
a_46672_35148# 46672 35148 mvpdif
a_47164_35028# 47164 35028 p
a_46304_34606# 46304 34606 mvndif
a_46820_35148# 46820 35148 mvpdif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 45244 34565 mvndif
a_42045_34565# 42045 34565 mvndif
a_40432_34603# 40432 34603 mvndif
a_40824_34603# 40824 34603 mvndif
a_44560_35148# 44560 35148 mvpdif
a_44208_35148# 44208 35148 mvpdif
a_44700_35028# 44700 35028 p
a_43840_34606# 43840 34606 mvndif
a_45836_34588# 45836 34588 mvndif
a_44356_35148# 44356 35148 mvpdif
swmatrix_row_10_0[14].swmatrix_Tgate_3.gated_control 37444 33193 p
a_43372_34588# 43372 34588 mvndif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 42025 35069 mvpdif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.Q[8] 41468 34565 mvndif
a_37968_34603# 37968 34603 mvndif
a_38360_34603# 38360 34603 mvndif
a_40784_35148# 40784 35148 mvpdif
a_40432_35148# 40432 35148 mvpdif
a_40924_35028# 40924 35028 p
a_40064_34606# 40064 34606 mvndif
a_40580_35148# 40580 35148 mvpdif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 39004 34565 mvndif
a_35805_34565# 35805 34565 mvndif
a_34192_34603# 34192 34603 mvndif
a_34584_34603# 34584 34603 mvndif
a_38320_35148# 38320 35148 mvpdif
a_37968_35148# 37968 35148 mvpdif
a_38460_35028# 38460 35028 p
a_37600_34606# 37600 34606 mvndif
a_39596_34588# 39596 34588 mvndif
a_38116_35148# 38116 35148 mvpdif
swmatrix_row_10_0[14].swmatrix_Tgate_0.gated_control 31204 33193 p
a_37132_34588# 37132 34588 mvndif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 35785 35069 mvpdif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.Q[7] 35228 34565 mvndif
a_31728_34603# 31728 34603 mvndif
a_32120_34603# 32120 34603 mvndif
a_34544_35148# 34544 35148 mvpdif
a_34192_35148# 34192 35148 mvpdif
a_34684_35028# 34684 35028 p
a_33824_34606# 33824 34606 mvndif
a_34340_35148# 34340 35148 mvpdif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 32764 34565 mvndif
a_29565_34565# 29565 34565 mvndif
a_27952_34603# 27952 34603 mvndif
a_28344_34603# 28344 34603 mvndif
a_32080_35148# 32080 35148 mvpdif
a_31728_35148# 31728 35148 mvpdif
a_32220_35028# 32220 35028 p
a_31360_34606# 31360 34606 mvndif
a_33356_34588# 33356 34588 mvndif
a_31876_35148# 31876 35148 mvpdif
swmatrix_row_10_0[14].swmatrix_Tgate_6.gated_control 24964 33193 p
a_30892_34588# 30892 34588 mvndif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 29545 35069 mvpdif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.Q[6] 28988 34565 mvndif
a_25488_34603# 25488 34603 mvndif
a_25880_34603# 25880 34603 mvndif
a_28304_35148# 28304 35148 mvpdif
a_27952_35148# 27952 35148 mvpdif
a_28444_35028# 28444 35028 p
a_27584_34606# 27584 34606 mvndif
a_28100_35148# 28100 35148 mvpdif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 26524 34565 mvndif
a_23325_34565# 23325 34565 mvndif
a_21712_34603# 21712 34603 mvndif
a_22104_34603# 22104 34603 mvndif
a_25840_35148# 25840 35148 mvpdif
a_25488_35148# 25488 35148 mvpdif
a_25980_35028# 25980 35028 p
a_25120_34606# 25120 34606 mvndif
a_27116_34588# 27116 34588 mvndif
a_25636_35148# 25636 35148 mvpdif
swmatrix_row_10_0[14].swmatrix_Tgate_5.gated_control 18724 33193 p
a_24652_34588# 24652 34588 mvndif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 23305 35069 mvpdif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.Q[5] 22748 34565 mvndif
a_19248_34603# 19248 34603 mvndif
a_19640_34603# 19640 34603 mvndif
a_22064_35148# 22064 35148 mvpdif
a_21712_35148# 21712 35148 mvpdif
a_22204_35028# 22204 35028 p
a_21344_34606# 21344 34606 mvndif
a_21860_35148# 21860 35148 mvpdif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 20284 34565 mvndif
a_17085_34565# 17085 34565 mvndif
a_15472_34603# 15472 34603 mvndif
a_15864_34603# 15864 34603 mvndif
a_19600_35148# 19600 35148 mvpdif
a_19248_35148# 19248 35148 mvpdif
a_19740_35028# 19740 35028 p
a_18880_34606# 18880 34606 mvndif
a_20876_34588# 20876 34588 mvndif
a_19396_35148# 19396 35148 mvpdif
swmatrix_row_10_0[14].swmatrix_Tgate_7.gated_control 12484 33193 p
a_18412_34588# 18412 34588 mvndif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 17065 35069 mvpdif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.Q[4] 16508 34565 mvndif
a_13008_34603# 13008 34603 mvndif
a_13400_34603# 13400 34603 mvndif
a_15824_35148# 15824 35148 mvpdif
a_15472_35148# 15472 35148 mvpdif
a_15964_35028# 15964 35028 p
a_15104_34606# 15104 34606 mvndif
a_15620_35148# 15620 35148 mvpdif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 14044 34565 mvndif
a_10845_34565# 10845 34565 mvndif
a_9232_34603# 9232 34603 mvndif
a_9624_34603# 9624 34603 mvndif
a_13360_35148# 13360 35148 mvpdif
a_13008_35148# 13008 35148 mvpdif
a_13500_35028# 13500 35028 p
a_12640_34606# 12640 34606 mvndif
a_14636_34588# 14636 34588 mvndif
a_13156_35148# 13156 35148 mvpdif
swmatrix_row_10_0[14].swmatrix_Tgate_4.gated_control 6244 33193 p
a_12172_34588# 12172 34588 mvndif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 10825 35069 mvpdif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.Q[3] 10268 34565 mvndif
a_6768_34603# 6768 34603 mvndif
a_7160_34603# 7160 34603 mvndif
a_9584_35148# 9584 35148 mvpdif
a_9232_35148# 9232 35148 mvpdif
a_9724_35028# 9724 35028 p
a_8864_34606# 8864 34606 mvndif
a_9380_35148# 9380 35148 mvpdif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 7804 34565 mvndif
a_4605_34565# 4605 34565 mvndif
a_2992_34603# 2992 34603 mvndif
a_3384_34603# 3384 34603 mvndif
a_7120_35148# 7120 35148 mvpdif
a_6768_35148# 6768 35148 mvpdif
a_7260_35028# 7260 35028 p
a_6400_34606# 6400 34606 mvndif
a_8396_34588# 8396 34588 mvndif
a_6916_35148# 6916 35148 mvpdif
swmatrix_row_10_0[14].swmatrix_Tgate_8.gated_control 4 33193 p
a_5932_34588# 5932 34588 mvndif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 4585 35069 mvpdif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.Q[2] 4028 34565 mvndif
a_528_34603# 528 34603 mvndif
a_920_34603# 920 34603 mvndif
a_3344_35148# 3344 35148 mvpdif
a_2992_35148# 2992 35148 mvpdif
a_3484_35028# 3484 35028 p
a_2624_34606# 2624 34606 mvndif
a_3140_35148# 3140 35148 mvpdif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 1564 34565 mvndif
a_n1635_34565# -1634 34565 mvndif
a_n3248_34603# -3247 34603 mvndif
a_n2856_34603# -2855 34603 mvndif
a_880_35148# 880 35148 mvpdif
a_528_35148# 528 35148 mvpdif
a_1020_35028# 1020 35028 p
a_160_34606# 160 34606 mvndif
a_2156_34588# 2156 34588 mvndif
a_676_35148# 676 35148 mvpdif
swmatrix_row_10_0[14].swmatrix_Tgate_9.gated_control -6327 33193 p
a_n308_34588# -307 34588 mvndif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I -1654 35069 mvpdif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.Q[1] -2211 34565 mvndif
a_n5712_34603# -5711 34603 mvndif
a_n5320_34603# -5319 34603 mvndif
a_n2896_35148# -2895 35148 mvpdif
a_n3248_35148# -3247 35148 mvpdif
a_n2756_35028# -2755 35028 p
a_n3616_34606# -3615 34606 mvndif
a_n3100_35148# -3099 35148 mvpdif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D -4675 34565 mvndif
a_n5360_35148# -5359 35148 mvpdif
a_n5712_35148# -5711 35148 mvpdif
a_n5220_35028# -5219 35028 p
a_n6080_34606# -6079 34606 mvndif
a_n4084_34588# -4083 34588 mvndif
a_n5564_35148# -5563 35148 mvpdif
a_n6548_34588# -6547 34588 mvndif
swmatrix_row_10_0[15].swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 49836 35893 mvpdif
swmatrix_row_10_0[15].swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 43596 35893 mvpdif
swmatrix_row_10_0[15].swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 37356 35893 mvpdif
swmatrix_row_10_0[15].swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 31116 35893 mvpdif
swmatrix_row_10_0[15].swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 24876 35893 mvpdif
swmatrix_row_10_0[15].swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 18636 35893 mvpdif
swmatrix_row_10_0[15].swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 12396 35893 mvpdif
swmatrix_row_10_0[15].swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 6156 35893 mvpdif
swmatrix_row_10_0[15].swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -83 35893 mvpdif
swmatrix_row_10_0[15].swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -6415 35893 mvpdif
a_54525_37221# 54525 37221 mvndif
a_52912_37259# 52912 37259 mvndif
a_53304_37259# 53304 37259 mvndif
swmatrix_row_10_0[15].swmatrix_Tgate_2.gated_control 49924 35849 p
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 54505 37725 mvpdif
swmatrix_row_10_0[14].ShiftReg_row_10_2_0.D_in -5831 34559 p
a_50448_37259# 50448 37259 mvndif
a_50840_37259# 50840 37259 mvndif
a_53264_37804# 53264 37804 mvpdif
a_52912_37804# 52912 37804 mvpdif
a_53404_37684# 53404 37684 p
a_52544_37262# 52544 37262 mvndif
a_53060_37804# 53060 37804 mvpdif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 51484 37221 mvndif
a_48285_37221# 48285 37221 mvndif
a_46672_37259# 46672 37259 mvndif
a_47064_37259# 47064 37259 mvndif
a_50800_37804# 50800 37804 mvpdif
a_50448_37804# 50448 37804 mvpdif
a_50940_37684# 50940 37684 p
a_50080_37262# 50080 37262 mvndif
a_52076_37244# 52076 37244 mvndif
a_50596_37804# 50596 37804 mvpdif
swmatrix_row_10_0[15].swmatrix_Tgate_1.gated_control 43684 35849 p
a_49612_37244# 49612 37244 mvndif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 48265 37725 mvpdif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.Q[9] 47708 37221 mvndif
a_44208_37259# 44208 37259 mvndif
a_44600_37259# 44600 37259 mvndif
a_47024_37804# 47024 37804 mvpdif
a_46672_37804# 46672 37804 mvpdif
a_47164_37684# 47164 37684 p
a_46304_37262# 46304 37262 mvndif
a_46820_37804# 46820 37804 mvpdif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 45244 37221 mvndif
a_42045_37221# 42045 37221 mvndif
a_40432_37259# 40432 37259 mvndif
a_40824_37259# 40824 37259 mvndif
a_44560_37804# 44560 37804 mvpdif
a_44208_37804# 44208 37804 mvpdif
a_44700_37684# 44700 37684 p
a_43840_37262# 43840 37262 mvndif
a_45836_37244# 45836 37244 mvndif
a_44356_37804# 44356 37804 mvpdif
swmatrix_row_10_0[15].swmatrix_Tgate_3.gated_control 37444 35849 p
a_43372_37244# 43372 37244 mvndif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 42025 37725 mvpdif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.Q[8] 41468 37221 mvndif
a_37968_37259# 37968 37259 mvndif
a_38360_37259# 38360 37259 mvndif
a_40784_37804# 40784 37804 mvpdif
a_40432_37804# 40432 37804 mvpdif
a_40924_37684# 40924 37684 p
a_40064_37262# 40064 37262 mvndif
a_40580_37804# 40580 37804 mvpdif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 39004 37221 mvndif
a_35805_37221# 35805 37221 mvndif
a_34192_37259# 34192 37259 mvndif
a_34584_37259# 34584 37259 mvndif
a_38320_37804# 38320 37804 mvpdif
a_37968_37804# 37968 37804 mvpdif
a_38460_37684# 38460 37684 p
a_37600_37262# 37600 37262 mvndif
a_39596_37244# 39596 37244 mvndif
a_38116_37804# 38116 37804 mvpdif
swmatrix_row_10_0[15].swmatrix_Tgate_0.gated_control 31204 35849 p
a_37132_37244# 37132 37244 mvndif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 35785 37725 mvpdif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.Q[7] 35228 37221 mvndif
a_31728_37259# 31728 37259 mvndif
a_32120_37259# 32120 37259 mvndif
a_34544_37804# 34544 37804 mvpdif
a_34192_37804# 34192 37804 mvpdif
a_34684_37684# 34684 37684 p
a_33824_37262# 33824 37262 mvndif
a_34340_37804# 34340 37804 mvpdif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 32764 37221 mvndif
a_29565_37221# 29565 37221 mvndif
a_27952_37259# 27952 37259 mvndif
a_28344_37259# 28344 37259 mvndif
a_32080_37804# 32080 37804 mvpdif
a_31728_37804# 31728 37804 mvpdif
a_32220_37684# 32220 37684 p
a_31360_37262# 31360 37262 mvndif
a_33356_37244# 33356 37244 mvndif
a_31876_37804# 31876 37804 mvpdif
swmatrix_row_10_0[15].swmatrix_Tgate_6.gated_control 24964 35849 p
a_30892_37244# 30892 37244 mvndif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 29545 37725 mvpdif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.Q[6] 28988 37221 mvndif
a_25488_37259# 25488 37259 mvndif
a_25880_37259# 25880 37259 mvndif
a_28304_37804# 28304 37804 mvpdif
a_27952_37804# 27952 37804 mvpdif
a_28444_37684# 28444 37684 p
a_27584_37262# 27584 37262 mvndif
a_28100_37804# 28100 37804 mvpdif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 26524 37221 mvndif
a_23325_37221# 23325 37221 mvndif
a_21712_37259# 21712 37259 mvndif
a_22104_37259# 22104 37259 mvndif
a_25840_37804# 25840 37804 mvpdif
a_25488_37804# 25488 37804 mvpdif
a_25980_37684# 25980 37684 p
a_25120_37262# 25120 37262 mvndif
a_27116_37244# 27116 37244 mvndif
a_25636_37804# 25636 37804 mvpdif
swmatrix_row_10_0[15].swmatrix_Tgate_5.gated_control 18724 35849 p
a_24652_37244# 24652 37244 mvndif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 23305 37725 mvpdif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.Q[5] 22748 37221 mvndif
a_19248_37259# 19248 37259 mvndif
a_19640_37259# 19640 37259 mvndif
a_22064_37804# 22064 37804 mvpdif
a_21712_37804# 21712 37804 mvpdif
a_22204_37684# 22204 37684 p
a_21344_37262# 21344 37262 mvndif
a_21860_37804# 21860 37804 mvpdif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 20284 37221 mvndif
a_17085_37221# 17085 37221 mvndif
a_15472_37259# 15472 37259 mvndif
a_15864_37259# 15864 37259 mvndif
a_19600_37804# 19600 37804 mvpdif
a_19248_37804# 19248 37804 mvpdif
a_19740_37684# 19740 37684 p
a_18880_37262# 18880 37262 mvndif
a_20876_37244# 20876 37244 mvndif
a_19396_37804# 19396 37804 mvpdif
swmatrix_row_10_0[15].swmatrix_Tgate_7.gated_control 12484 35849 p
a_18412_37244# 18412 37244 mvndif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 17065 37725 mvpdif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.Q[4] 16508 37221 mvndif
a_13008_37259# 13008 37259 mvndif
a_13400_37259# 13400 37259 mvndif
a_15824_37804# 15824 37804 mvpdif
a_15472_37804# 15472 37804 mvpdif
a_15964_37684# 15964 37684 p
a_15104_37262# 15104 37262 mvndif
a_15620_37804# 15620 37804 mvpdif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 14044 37221 mvndif
a_10845_37221# 10845 37221 mvndif
a_9232_37259# 9232 37259 mvndif
a_9624_37259# 9624 37259 mvndif
a_13360_37804# 13360 37804 mvpdif
a_13008_37804# 13008 37804 mvpdif
a_13500_37684# 13500 37684 p
a_12640_37262# 12640 37262 mvndif
a_14636_37244# 14636 37244 mvndif
a_13156_37804# 13156 37804 mvpdif
swmatrix_row_10_0[15].swmatrix_Tgate_4.gated_control 6244 35849 p
a_12172_37244# 12172 37244 mvndif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 10825 37725 mvpdif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.Q[3] 10268 37221 mvndif
a_6768_37259# 6768 37259 mvndif
a_7160_37259# 7160 37259 mvndif
a_9584_37804# 9584 37804 mvpdif
a_9232_37804# 9232 37804 mvpdif
a_9724_37684# 9724 37684 p
a_8864_37262# 8864 37262 mvndif
a_9380_37804# 9380 37804 mvpdif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 7804 37221 mvndif
a_4605_37221# 4605 37221 mvndif
a_2992_37259# 2992 37259 mvndif
a_3384_37259# 3384 37259 mvndif
a_7120_37804# 7120 37804 mvpdif
a_6768_37804# 6768 37804 mvpdif
a_7260_37684# 7260 37684 p
a_6400_37262# 6400 37262 mvndif
a_8396_37244# 8396 37244 mvndif
a_6916_37804# 6916 37804 mvpdif
swmatrix_row_10_0[15].swmatrix_Tgate_8.gated_control 4 35849 p
a_5932_37244# 5932 37244 mvndif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 4585 37725 mvpdif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.Q[2] 4028 37221 mvndif
a_528_37259# 528 37259 mvndif
a_920_37259# 920 37259 mvndif
a_3344_37804# 3344 37804 mvpdif
a_2992_37804# 2992 37804 mvpdif
a_3484_37684# 3484 37684 p
a_2624_37262# 2624 37262 mvndif
a_3140_37804# 3140 37804 mvpdif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 1564 37221 mvndif
a_n1635_37221# -1634 37221 mvndif
a_n3248_37259# -3247 37259 mvndif
a_n2856_37259# -2855 37259 mvndif
a_880_37804# 880 37804 mvpdif
a_528_37804# 528 37804 mvpdif
a_1020_37684# 1020 37684 p
a_160_37262# 160 37262 mvndif
a_2156_37244# 2156 37244 mvndif
a_676_37804# 676 37804 mvpdif
swmatrix_row_10_0[15].swmatrix_Tgate_9.gated_control -6327 35849 p
a_n308_37244# -307 37244 mvndif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I -1654 37725 mvpdif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.Q[1] -2211 37221 mvndif
a_n5712_37259# -5711 37259 mvndif
a_n5320_37259# -5319 37259 mvndif
a_n2896_37804# -2895 37804 mvpdif
a_n3248_37804# -3247 37804 mvpdif
a_n2756_37684# -2755 37684 p
a_n3616_37262# -3615 37262 mvndif
a_n3100_37804# -3099 37804 mvpdif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D -4675 37221 mvndif
a_n5360_37804# -5359 37804 mvpdif
a_n5712_37804# -5711 37804 mvpdif
a_n5220_37684# -5219 37684 p
a_n6080_37262# -6079 37262 mvndif
a_n4084_37244# -4083 37244 mvndif
a_n5564_37804# -5563 37804 mvpdif
a_n6548_37244# -6547 37244 mvndif
swmatrix_row_10_0[16].swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 49836 38549 mvpdif
swmatrix_row_10_0[16].swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 43596 38549 mvpdif
swmatrix_row_10_0[16].swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 37356 38549 mvpdif
swmatrix_row_10_0[16].swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 31116 38549 mvpdif
swmatrix_row_10_0[16].swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 24876 38549 mvpdif
swmatrix_row_10_0[16].swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 18636 38549 mvpdif
swmatrix_row_10_0[16].swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 12396 38549 mvpdif
swmatrix_row_10_0[16].swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 6156 38549 mvpdif
swmatrix_row_10_0[16].swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -83 38549 mvpdif
swmatrix_row_10_0[16].swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -6415 38549 mvpdif
a_54525_39877# 54525 39877 mvndif
a_52912_39915# 52912 39915 mvndif
a_53304_39915# 53304 39915 mvndif
swmatrix_row_10_0[16].swmatrix_Tgate_2.gated_control 49924 38505 p
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 54505 40381 mvpdif
swmatrix_row_10_0[15].ShiftReg_row_10_2_0.D_in -5831 37215 p
a_50448_39915# 50448 39915 mvndif
a_50840_39915# 50840 39915 mvndif
a_53264_40460# 53264 40460 mvpdif
a_52912_40460# 52912 40460 mvpdif
a_53404_40340# 53404 40340 p
a_52544_39918# 52544 39918 mvndif
a_53060_40460# 53060 40460 mvpdif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 51484 39877 mvndif
a_48285_39877# 48285 39877 mvndif
a_46672_39915# 46672 39915 mvndif
a_47064_39915# 47064 39915 mvndif
a_50800_40460# 50800 40460 mvpdif
a_50448_40460# 50448 40460 mvpdif
a_50940_40340# 50940 40340 p
a_50080_39918# 50080 39918 mvndif
a_52076_39900# 52076 39900 mvndif
a_50596_40460# 50596 40460 mvpdif
swmatrix_row_10_0[16].swmatrix_Tgate_1.gated_control 43684 38505 p
a_49612_39900# 49612 39900 mvndif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 48265 40381 mvpdif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.Q[9] 47708 39877 mvndif
a_44208_39915# 44208 39915 mvndif
a_44600_39915# 44600 39915 mvndif
a_47024_40460# 47024 40460 mvpdif
a_46672_40460# 46672 40460 mvpdif
a_47164_40340# 47164 40340 p
a_46304_39918# 46304 39918 mvndif
a_46820_40460# 46820 40460 mvpdif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 45244 39877 mvndif
a_42045_39877# 42045 39877 mvndif
a_40432_39915# 40432 39915 mvndif
a_40824_39915# 40824 39915 mvndif
a_44560_40460# 44560 40460 mvpdif
a_44208_40460# 44208 40460 mvpdif
a_44700_40340# 44700 40340 p
a_43840_39918# 43840 39918 mvndif
a_45836_39900# 45836 39900 mvndif
a_44356_40460# 44356 40460 mvpdif
swmatrix_row_10_0[16].swmatrix_Tgate_3.gated_control 37444 38505 p
a_43372_39900# 43372 39900 mvndif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 42025 40381 mvpdif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.Q[8] 41468 39877 mvndif
a_37968_39915# 37968 39915 mvndif
a_38360_39915# 38360 39915 mvndif
a_40784_40460# 40784 40460 mvpdif
a_40432_40460# 40432 40460 mvpdif
a_40924_40340# 40924 40340 p
a_40064_39918# 40064 39918 mvndif
a_40580_40460# 40580 40460 mvpdif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 39004 39877 mvndif
a_35805_39877# 35805 39877 mvndif
a_34192_39915# 34192 39915 mvndif
a_34584_39915# 34584 39915 mvndif
a_38320_40460# 38320 40460 mvpdif
a_37968_40460# 37968 40460 mvpdif
a_38460_40340# 38460 40340 p
a_37600_39918# 37600 39918 mvndif
a_39596_39900# 39596 39900 mvndif
a_38116_40460# 38116 40460 mvpdif
swmatrix_row_10_0[16].swmatrix_Tgate_0.gated_control 31204 38505 p
a_37132_39900# 37132 39900 mvndif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 35785 40381 mvpdif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.Q[7] 35228 39877 mvndif
a_31728_39915# 31728 39915 mvndif
a_32120_39915# 32120 39915 mvndif
a_34544_40460# 34544 40460 mvpdif
a_34192_40460# 34192 40460 mvpdif
a_34684_40340# 34684 40340 p
a_33824_39918# 33824 39918 mvndif
a_34340_40460# 34340 40460 mvpdif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 32764 39877 mvndif
a_29565_39877# 29565 39877 mvndif
a_27952_39915# 27952 39915 mvndif
a_28344_39915# 28344 39915 mvndif
a_32080_40460# 32080 40460 mvpdif
a_31728_40460# 31728 40460 mvpdif
a_32220_40340# 32220 40340 p
a_31360_39918# 31360 39918 mvndif
a_33356_39900# 33356 39900 mvndif
a_31876_40460# 31876 40460 mvpdif
swmatrix_row_10_0[16].swmatrix_Tgate_6.gated_control 24964 38505 p
a_30892_39900# 30892 39900 mvndif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 29545 40381 mvpdif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.Q[6] 28988 39877 mvndif
a_25488_39915# 25488 39915 mvndif
a_25880_39915# 25880 39915 mvndif
a_28304_40460# 28304 40460 mvpdif
a_27952_40460# 27952 40460 mvpdif
a_28444_40340# 28444 40340 p
a_27584_39918# 27584 39918 mvndif
a_28100_40460# 28100 40460 mvpdif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 26524 39877 mvndif
a_23325_39877# 23325 39877 mvndif
a_21712_39915# 21712 39915 mvndif
a_22104_39915# 22104 39915 mvndif
a_25840_40460# 25840 40460 mvpdif
a_25488_40460# 25488 40460 mvpdif
a_25980_40340# 25980 40340 p
a_25120_39918# 25120 39918 mvndif
a_27116_39900# 27116 39900 mvndif
a_25636_40460# 25636 40460 mvpdif
swmatrix_row_10_0[16].swmatrix_Tgate_5.gated_control 18724 38505 p
a_24652_39900# 24652 39900 mvndif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 23305 40381 mvpdif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.Q[5] 22748 39877 mvndif
a_19248_39915# 19248 39915 mvndif
a_19640_39915# 19640 39915 mvndif
a_22064_40460# 22064 40460 mvpdif
a_21712_40460# 21712 40460 mvpdif
a_22204_40340# 22204 40340 p
a_21344_39918# 21344 39918 mvndif
a_21860_40460# 21860 40460 mvpdif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 20284 39877 mvndif
a_17085_39877# 17085 39877 mvndif
a_15472_39915# 15472 39915 mvndif
a_15864_39915# 15864 39915 mvndif
a_19600_40460# 19600 40460 mvpdif
a_19248_40460# 19248 40460 mvpdif
a_19740_40340# 19740 40340 p
a_18880_39918# 18880 39918 mvndif
a_20876_39900# 20876 39900 mvndif
a_19396_40460# 19396 40460 mvpdif
swmatrix_row_10_0[16].swmatrix_Tgate_7.gated_control 12484 38505 p
a_18412_39900# 18412 39900 mvndif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 17065 40381 mvpdif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.Q[4] 16508 39877 mvndif
a_13008_39915# 13008 39915 mvndif
a_13400_39915# 13400 39915 mvndif
a_15824_40460# 15824 40460 mvpdif
a_15472_40460# 15472 40460 mvpdif
a_15964_40340# 15964 40340 p
a_15104_39918# 15104 39918 mvndif
a_15620_40460# 15620 40460 mvpdif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 14044 39877 mvndif
a_10845_39877# 10845 39877 mvndif
a_9232_39915# 9232 39915 mvndif
a_9624_39915# 9624 39915 mvndif
a_13360_40460# 13360 40460 mvpdif
a_13008_40460# 13008 40460 mvpdif
a_13500_40340# 13500 40340 p
a_12640_39918# 12640 39918 mvndif
a_14636_39900# 14636 39900 mvndif
a_13156_40460# 13156 40460 mvpdif
swmatrix_row_10_0[16].swmatrix_Tgate_4.gated_control 6244 38505 p
a_12172_39900# 12172 39900 mvndif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 10825 40381 mvpdif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.Q[3] 10268 39877 mvndif
a_6768_39915# 6768 39915 mvndif
a_7160_39915# 7160 39915 mvndif
a_9584_40460# 9584 40460 mvpdif
a_9232_40460# 9232 40460 mvpdif
a_9724_40340# 9724 40340 p
a_8864_39918# 8864 39918 mvndif
a_9380_40460# 9380 40460 mvpdif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 7804 39877 mvndif
a_4605_39877# 4605 39877 mvndif
a_2992_39915# 2992 39915 mvndif
a_3384_39915# 3384 39915 mvndif
a_7120_40460# 7120 40460 mvpdif
a_6768_40460# 6768 40460 mvpdif
a_7260_40340# 7260 40340 p
a_6400_39918# 6400 39918 mvndif
a_8396_39900# 8396 39900 mvndif
a_6916_40460# 6916 40460 mvpdif
swmatrix_row_10_0[16].swmatrix_Tgate_8.gated_control 4 38505 p
a_5932_39900# 5932 39900 mvndif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 4585 40381 mvpdif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.Q[2] 4028 39877 mvndif
a_528_39915# 528 39915 mvndif
a_920_39915# 920 39915 mvndif
a_3344_40460# 3344 40460 mvpdif
a_2992_40460# 2992 40460 mvpdif
a_3484_40340# 3484 40340 p
a_2624_39918# 2624 39918 mvndif
a_3140_40460# 3140 40460 mvpdif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 1564 39877 mvndif
a_n1635_39877# -1634 39877 mvndif
a_n3248_39915# -3247 39915 mvndif
a_n2856_39915# -2855 39915 mvndif
a_880_40460# 880 40460 mvpdif
a_528_40460# 528 40460 mvpdif
a_1020_40340# 1020 40340 p
a_160_39918# 160 39918 mvndif
a_2156_39900# 2156 39900 mvndif
a_676_40460# 676 40460 mvpdif
swmatrix_row_10_0[16].swmatrix_Tgate_9.gated_control -6327 38505 p
a_n308_39900# -307 39900 mvndif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I -1654 40381 mvpdif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.Q[1] -2211 39877 mvndif
a_n5712_39915# -5711 39915 mvndif
a_n5320_39915# -5319 39915 mvndif
a_n2896_40460# -2895 40460 mvpdif
a_n3248_40460# -3247 40460 mvpdif
a_n2756_40340# -2755 40340 p
a_n3616_39918# -3615 39918 mvndif
a_n3100_40460# -3099 40460 mvpdif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D -4675 39877 mvndif
a_n5360_40460# -5359 40460 mvpdif
a_n5712_40460# -5711 40460 mvpdif
a_n5220_40340# -5219 40340 p
a_n6080_39918# -6079 39918 mvndif
a_n4084_39900# -4083 39900 mvndif
a_n5564_40460# -5563 40460 mvpdif
a_n6548_39900# -6547 39900 mvndif
swmatrix_row_10_0[17].swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 49836 41205 mvpdif
swmatrix_row_10_0[17].swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 43596 41205 mvpdif
swmatrix_row_10_0[17].swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 37356 41205 mvpdif
swmatrix_row_10_0[17].swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 31116 41205 mvpdif
swmatrix_row_10_0[17].swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 24876 41205 mvpdif
swmatrix_row_10_0[17].swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 18636 41205 mvpdif
swmatrix_row_10_0[17].swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 12396 41205 mvpdif
swmatrix_row_10_0[17].swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 6156 41205 mvpdif
swmatrix_row_10_0[17].swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -83 41205 mvpdif
swmatrix_row_10_0[17].swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -6415 41205 mvpdif
a_54525_42533# 54525 42533 mvndif
a_52912_42571# 52912 42571 mvndif
a_53304_42571# 53304 42571 mvndif
swmatrix_row_10_0[17].swmatrix_Tgate_2.gated_control 49924 41161 p
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 54505 43037 mvpdif
swmatrix_row_10_0[16].ShiftReg_row_10_2_0.D_in -5831 39871 p
a_50448_42571# 50448 42571 mvndif
a_50840_42571# 50840 42571 mvndif
a_53264_43116# 53264 43116 mvpdif
a_52912_43116# 52912 43116 mvpdif
a_53404_42996# 53404 42996 p
a_52544_42574# 52544 42574 mvndif
a_53060_43116# 53060 43116 mvpdif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 51484 42533 mvndif
a_48285_42533# 48285 42533 mvndif
a_46672_42571# 46672 42571 mvndif
a_47064_42571# 47064 42571 mvndif
a_50800_43116# 50800 43116 mvpdif
a_50448_43116# 50448 43116 mvpdif
a_50940_42996# 50940 42996 p
a_50080_42574# 50080 42574 mvndif
a_52076_42556# 52076 42556 mvndif
a_50596_43116# 50596 43116 mvpdif
swmatrix_row_10_0[17].swmatrix_Tgate_1.gated_control 43684 41161 p
a_49612_42556# 49612 42556 mvndif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 48265 43037 mvpdif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.Q[9] 47708 42533 mvndif
a_44208_42571# 44208 42571 mvndif
a_44600_42571# 44600 42571 mvndif
a_47024_43116# 47024 43116 mvpdif
a_46672_43116# 46672 43116 mvpdif
a_47164_42996# 47164 42996 p
a_46304_42574# 46304 42574 mvndif
a_46820_43116# 46820 43116 mvpdif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 45244 42533 mvndif
a_42045_42533# 42045 42533 mvndif
a_40432_42571# 40432 42571 mvndif
a_40824_42571# 40824 42571 mvndif
a_44560_43116# 44560 43116 mvpdif
a_44208_43116# 44208 43116 mvpdif
a_44700_42996# 44700 42996 p
a_43840_42574# 43840 42574 mvndif
a_45836_42556# 45836 42556 mvndif
a_44356_43116# 44356 43116 mvpdif
swmatrix_row_10_0[17].swmatrix_Tgate_3.gated_control 37444 41161 p
a_43372_42556# 43372 42556 mvndif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 42025 43037 mvpdif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.Q[8] 41468 42533 mvndif
a_37968_42571# 37968 42571 mvndif
a_38360_42571# 38360 42571 mvndif
a_40784_43116# 40784 43116 mvpdif
a_40432_43116# 40432 43116 mvpdif
a_40924_42996# 40924 42996 p
a_40064_42574# 40064 42574 mvndif
a_40580_43116# 40580 43116 mvpdif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 39004 42533 mvndif
a_35805_42533# 35805 42533 mvndif
a_34192_42571# 34192 42571 mvndif
a_34584_42571# 34584 42571 mvndif
a_38320_43116# 38320 43116 mvpdif
a_37968_43116# 37968 43116 mvpdif
a_38460_42996# 38460 42996 p
a_37600_42574# 37600 42574 mvndif
a_39596_42556# 39596 42556 mvndif
a_38116_43116# 38116 43116 mvpdif
swmatrix_row_10_0[17].swmatrix_Tgate_0.gated_control 31204 41161 p
a_37132_42556# 37132 42556 mvndif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 35785 43037 mvpdif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.Q[7] 35228 42533 mvndif
a_31728_42571# 31728 42571 mvndif
a_32120_42571# 32120 42571 mvndif
a_34544_43116# 34544 43116 mvpdif
a_34192_43116# 34192 43116 mvpdif
a_34684_42996# 34684 42996 p
a_33824_42574# 33824 42574 mvndif
a_34340_43116# 34340 43116 mvpdif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 32764 42533 mvndif
a_29565_42533# 29565 42533 mvndif
a_27952_42571# 27952 42571 mvndif
a_28344_42571# 28344 42571 mvndif
a_32080_43116# 32080 43116 mvpdif
a_31728_43116# 31728 43116 mvpdif
a_32220_42996# 32220 42996 p
a_31360_42574# 31360 42574 mvndif
a_33356_42556# 33356 42556 mvndif
a_31876_43116# 31876 43116 mvpdif
swmatrix_row_10_0[17].swmatrix_Tgate_6.gated_control 24964 41161 p
a_30892_42556# 30892 42556 mvndif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 29545 43037 mvpdif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.Q[6] 28988 42533 mvndif
a_25488_42571# 25488 42571 mvndif
a_25880_42571# 25880 42571 mvndif
a_28304_43116# 28304 43116 mvpdif
a_27952_43116# 27952 43116 mvpdif
a_28444_42996# 28444 42996 p
a_27584_42574# 27584 42574 mvndif
a_28100_43116# 28100 43116 mvpdif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 26524 42533 mvndif
a_23325_42533# 23325 42533 mvndif
a_21712_42571# 21712 42571 mvndif
a_22104_42571# 22104 42571 mvndif
a_25840_43116# 25840 43116 mvpdif
a_25488_43116# 25488 43116 mvpdif
a_25980_42996# 25980 42996 p
a_25120_42574# 25120 42574 mvndif
a_27116_42556# 27116 42556 mvndif
a_25636_43116# 25636 43116 mvpdif
swmatrix_row_10_0[17].swmatrix_Tgate_5.gated_control 18724 41161 p
a_24652_42556# 24652 42556 mvndif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 23305 43037 mvpdif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.Q[5] 22748 42533 mvndif
a_19248_42571# 19248 42571 mvndif
a_19640_42571# 19640 42571 mvndif
a_22064_43116# 22064 43116 mvpdif
a_21712_43116# 21712 43116 mvpdif
a_22204_42996# 22204 42996 p
a_21344_42574# 21344 42574 mvndif
a_21860_43116# 21860 43116 mvpdif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 20284 42533 mvndif
a_17085_42533# 17085 42533 mvndif
a_15472_42571# 15472 42571 mvndif
a_15864_42571# 15864 42571 mvndif
a_19600_43116# 19600 43116 mvpdif
a_19248_43116# 19248 43116 mvpdif
a_19740_42996# 19740 42996 p
a_18880_42574# 18880 42574 mvndif
a_20876_42556# 20876 42556 mvndif
a_19396_43116# 19396 43116 mvpdif
swmatrix_row_10_0[17].swmatrix_Tgate_7.gated_control 12484 41161 p
a_18412_42556# 18412 42556 mvndif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 17065 43037 mvpdif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.Q[4] 16508 42533 mvndif
a_13008_42571# 13008 42571 mvndif
a_13400_42571# 13400 42571 mvndif
a_15824_43116# 15824 43116 mvpdif
a_15472_43116# 15472 43116 mvpdif
a_15964_42996# 15964 42996 p
a_15104_42574# 15104 42574 mvndif
a_15620_43116# 15620 43116 mvpdif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 14044 42533 mvndif
a_10845_42533# 10845 42533 mvndif
a_9232_42571# 9232 42571 mvndif
a_9624_42571# 9624 42571 mvndif
a_13360_43116# 13360 43116 mvpdif
a_13008_43116# 13008 43116 mvpdif
a_13500_42996# 13500 42996 p
a_12640_42574# 12640 42574 mvndif
a_14636_42556# 14636 42556 mvndif
a_13156_43116# 13156 43116 mvpdif
swmatrix_row_10_0[17].swmatrix_Tgate_4.gated_control 6244 41161 p
a_12172_42556# 12172 42556 mvndif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 10825 43037 mvpdif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.Q[3] 10268 42533 mvndif
a_6768_42571# 6768 42571 mvndif
a_7160_42571# 7160 42571 mvndif
a_9584_43116# 9584 43116 mvpdif
a_9232_43116# 9232 43116 mvpdif
a_9724_42996# 9724 42996 p
a_8864_42574# 8864 42574 mvndif
a_9380_43116# 9380 43116 mvpdif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 7804 42533 mvndif
a_4605_42533# 4605 42533 mvndif
a_2992_42571# 2992 42571 mvndif
a_3384_42571# 3384 42571 mvndif
a_7120_43116# 7120 43116 mvpdif
a_6768_43116# 6768 43116 mvpdif
a_7260_42996# 7260 42996 p
a_6400_42574# 6400 42574 mvndif
a_8396_42556# 8396 42556 mvndif
a_6916_43116# 6916 43116 mvpdif
swmatrix_row_10_0[17].swmatrix_Tgate_8.gated_control 4 41161 p
a_5932_42556# 5932 42556 mvndif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 4585 43037 mvpdif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.Q[2] 4028 42533 mvndif
a_528_42571# 528 42571 mvndif
a_920_42571# 920 42571 mvndif
a_3344_43116# 3344 43116 mvpdif
a_2992_43116# 2992 43116 mvpdif
a_3484_42996# 3484 42996 p
a_2624_42574# 2624 42574 mvndif
a_3140_43116# 3140 43116 mvpdif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 1564 42533 mvndif
a_n1635_42533# -1634 42533 mvndif
a_n3248_42571# -3247 42571 mvndif
a_n2856_42571# -2855 42571 mvndif
a_880_43116# 880 43116 mvpdif
a_528_43116# 528 43116 mvpdif
a_1020_42996# 1020 42996 p
a_160_42574# 160 42574 mvndif
a_2156_42556# 2156 42556 mvndif
a_676_43116# 676 43116 mvpdif
swmatrix_row_10_0[17].swmatrix_Tgate_9.gated_control -6327 41161 p
a_n308_42556# -307 42556 mvndif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I -1654 43037 mvpdif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.Q[1] -2211 42533 mvndif
a_n5712_42571# -5711 42571 mvndif
a_n5320_42571# -5319 42571 mvndif
a_n2896_43116# -2895 43116 mvpdif
a_n3248_43116# -3247 43116 mvpdif
a_n2756_42996# -2755 42996 p
a_n3616_42574# -3615 42574 mvndif
a_n3100_43116# -3099 43116 mvpdif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D -4675 42533 mvndif
a_n5360_43116# -5359 43116 mvpdif
a_n5712_43116# -5711 43116 mvpdif
a_n5220_42996# -5219 42996 p
a_n6080_42574# -6079 42574 mvndif
a_n4084_42556# -4083 42556 mvndif
a_n5564_43116# -5563 43116 mvpdif
a_n6548_42556# -6547 42556 mvndif
swmatrix_row_10_0[18].swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 49836 43861 mvpdif
swmatrix_row_10_0[18].swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 43596 43861 mvpdif
swmatrix_row_10_0[18].swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 37356 43861 mvpdif
swmatrix_row_10_0[18].swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 31116 43861 mvpdif
swmatrix_row_10_0[18].swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 24876 43861 mvpdif
swmatrix_row_10_0[18].swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 18636 43861 mvpdif
swmatrix_row_10_0[18].swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 12396 43861 mvpdif
swmatrix_row_10_0[18].swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 6156 43861 mvpdif
swmatrix_row_10_0[18].swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -83 43861 mvpdif
swmatrix_row_10_0[18].swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -6415 43861 mvpdif
a_54525_45189# 54525 45189 mvndif
a_52912_45227# 52912 45227 mvndif
a_53304_45227# 53304 45227 mvndif
swmatrix_row_10_0[18].swmatrix_Tgate_2.gated_control 49924 43817 p
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 54505 45693 mvpdif
swmatrix_row_10_0[17].ShiftReg_row_10_2_0.D_in -5831 42527 p
a_50448_45227# 50448 45227 mvndif
a_50840_45227# 50840 45227 mvndif
a_53264_45772# 53264 45772 mvpdif
a_52912_45772# 52912 45772 mvpdif
a_53404_45652# 53404 45652 p
a_52544_45230# 52544 45230 mvndif
a_53060_45772# 53060 45772 mvpdif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 51484 45189 mvndif
a_48285_45189# 48285 45189 mvndif
a_46672_45227# 46672 45227 mvndif
a_47064_45227# 47064 45227 mvndif
a_50800_45772# 50800 45772 mvpdif
a_50448_45772# 50448 45772 mvpdif
a_50940_45652# 50940 45652 p
a_50080_45230# 50080 45230 mvndif
a_52076_45212# 52076 45212 mvndif
a_50596_45772# 50596 45772 mvpdif
swmatrix_row_10_0[18].swmatrix_Tgate_1.gated_control 43684 43817 p
a_49612_45212# 49612 45212 mvndif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 48265 45693 mvpdif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.Q[9] 47708 45189 mvndif
a_44208_45227# 44208 45227 mvndif
a_44600_45227# 44600 45227 mvndif
a_47024_45772# 47024 45772 mvpdif
a_46672_45772# 46672 45772 mvpdif
a_47164_45652# 47164 45652 p
a_46304_45230# 46304 45230 mvndif
a_46820_45772# 46820 45772 mvpdif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 45244 45189 mvndif
a_42045_45189# 42045 45189 mvndif
a_40432_45227# 40432 45227 mvndif
a_40824_45227# 40824 45227 mvndif
a_44560_45772# 44560 45772 mvpdif
a_44208_45772# 44208 45772 mvpdif
a_44700_45652# 44700 45652 p
a_43840_45230# 43840 45230 mvndif
a_45836_45212# 45836 45212 mvndif
a_44356_45772# 44356 45772 mvpdif
swmatrix_row_10_0[18].swmatrix_Tgate_3.gated_control 37444 43817 p
a_43372_45212# 43372 45212 mvndif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 42025 45693 mvpdif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.Q[8] 41468 45189 mvndif
a_37968_45227# 37968 45227 mvndif
a_38360_45227# 38360 45227 mvndif
a_40784_45772# 40784 45772 mvpdif
a_40432_45772# 40432 45772 mvpdif
a_40924_45652# 40924 45652 p
a_40064_45230# 40064 45230 mvndif
a_40580_45772# 40580 45772 mvpdif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 39004 45189 mvndif
a_35805_45189# 35805 45189 mvndif
a_34192_45227# 34192 45227 mvndif
a_34584_45227# 34584 45227 mvndif
a_38320_45772# 38320 45772 mvpdif
a_37968_45772# 37968 45772 mvpdif
a_38460_45652# 38460 45652 p
a_37600_45230# 37600 45230 mvndif
a_39596_45212# 39596 45212 mvndif
a_38116_45772# 38116 45772 mvpdif
swmatrix_row_10_0[18].swmatrix_Tgate_0.gated_control 31204 43817 p
a_37132_45212# 37132 45212 mvndif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 35785 45693 mvpdif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.Q[7] 35228 45189 mvndif
a_31728_45227# 31728 45227 mvndif
a_32120_45227# 32120 45227 mvndif
a_34544_45772# 34544 45772 mvpdif
a_34192_45772# 34192 45772 mvpdif
a_34684_45652# 34684 45652 p
a_33824_45230# 33824 45230 mvndif
a_34340_45772# 34340 45772 mvpdif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 32764 45189 mvndif
a_29565_45189# 29565 45189 mvndif
a_27952_45227# 27952 45227 mvndif
a_28344_45227# 28344 45227 mvndif
a_32080_45772# 32080 45772 mvpdif
a_31728_45772# 31728 45772 mvpdif
a_32220_45652# 32220 45652 p
a_31360_45230# 31360 45230 mvndif
a_33356_45212# 33356 45212 mvndif
a_31876_45772# 31876 45772 mvpdif
swmatrix_row_10_0[18].swmatrix_Tgate_6.gated_control 24964 43817 p
a_30892_45212# 30892 45212 mvndif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 29545 45693 mvpdif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.Q[6] 28988 45189 mvndif
a_25488_45227# 25488 45227 mvndif
a_25880_45227# 25880 45227 mvndif
a_28304_45772# 28304 45772 mvpdif
a_27952_45772# 27952 45772 mvpdif
a_28444_45652# 28444 45652 p
a_27584_45230# 27584 45230 mvndif
a_28100_45772# 28100 45772 mvpdif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 26524 45189 mvndif
a_23325_45189# 23325 45189 mvndif
a_21712_45227# 21712 45227 mvndif
a_22104_45227# 22104 45227 mvndif
a_25840_45772# 25840 45772 mvpdif
a_25488_45772# 25488 45772 mvpdif
a_25980_45652# 25980 45652 p
a_25120_45230# 25120 45230 mvndif
a_27116_45212# 27116 45212 mvndif
a_25636_45772# 25636 45772 mvpdif
swmatrix_row_10_0[18].swmatrix_Tgate_5.gated_control 18724 43817 p
a_24652_45212# 24652 45212 mvndif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 23305 45693 mvpdif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.Q[5] 22748 45189 mvndif
a_19248_45227# 19248 45227 mvndif
a_19640_45227# 19640 45227 mvndif
a_22064_45772# 22064 45772 mvpdif
a_21712_45772# 21712 45772 mvpdif
a_22204_45652# 22204 45652 p
a_21344_45230# 21344 45230 mvndif
a_21860_45772# 21860 45772 mvpdif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 20284 45189 mvndif
a_17085_45189# 17085 45189 mvndif
a_15472_45227# 15472 45227 mvndif
a_15864_45227# 15864 45227 mvndif
a_19600_45772# 19600 45772 mvpdif
a_19248_45772# 19248 45772 mvpdif
a_19740_45652# 19740 45652 p
a_18880_45230# 18880 45230 mvndif
a_20876_45212# 20876 45212 mvndif
a_19396_45772# 19396 45772 mvpdif
swmatrix_row_10_0[18].swmatrix_Tgate_7.gated_control 12484 43817 p
a_18412_45212# 18412 45212 mvndif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 17065 45693 mvpdif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.Q[4] 16508 45189 mvndif
a_13008_45227# 13008 45227 mvndif
a_13400_45227# 13400 45227 mvndif
a_15824_45772# 15824 45772 mvpdif
a_15472_45772# 15472 45772 mvpdif
a_15964_45652# 15964 45652 p
a_15104_45230# 15104 45230 mvndif
a_15620_45772# 15620 45772 mvpdif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 14044 45189 mvndif
a_10845_45189# 10845 45189 mvndif
a_9232_45227# 9232 45227 mvndif
a_9624_45227# 9624 45227 mvndif
a_13360_45772# 13360 45772 mvpdif
a_13008_45772# 13008 45772 mvpdif
a_13500_45652# 13500 45652 p
a_12640_45230# 12640 45230 mvndif
a_14636_45212# 14636 45212 mvndif
a_13156_45772# 13156 45772 mvpdif
swmatrix_row_10_0[18].swmatrix_Tgate_4.gated_control 6244 43817 p
a_12172_45212# 12172 45212 mvndif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 10825 45693 mvpdif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.Q[3] 10268 45189 mvndif
a_6768_45227# 6768 45227 mvndif
a_7160_45227# 7160 45227 mvndif
a_9584_45772# 9584 45772 mvpdif
a_9232_45772# 9232 45772 mvpdif
a_9724_45652# 9724 45652 p
a_8864_45230# 8864 45230 mvndif
a_9380_45772# 9380 45772 mvpdif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 7804 45189 mvndif
a_4605_45189# 4605 45189 mvndif
a_2992_45227# 2992 45227 mvndif
a_3384_45227# 3384 45227 mvndif
a_7120_45772# 7120 45772 mvpdif
a_6768_45772# 6768 45772 mvpdif
a_7260_45652# 7260 45652 p
a_6400_45230# 6400 45230 mvndif
a_8396_45212# 8396 45212 mvndif
a_6916_45772# 6916 45772 mvpdif
swmatrix_row_10_0[18].swmatrix_Tgate_8.gated_control 4 43817 p
a_5932_45212# 5932 45212 mvndif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 4585 45693 mvpdif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.Q[2] 4028 45189 mvndif
a_528_45227# 528 45227 mvndif
a_920_45227# 920 45227 mvndif
a_3344_45772# 3344 45772 mvpdif
a_2992_45772# 2992 45772 mvpdif
a_3484_45652# 3484 45652 p
a_2624_45230# 2624 45230 mvndif
a_3140_45772# 3140 45772 mvpdif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 1564 45189 mvndif
a_n1635_45189# -1634 45189 mvndif
a_n3248_45227# -3247 45227 mvndif
a_n2856_45227# -2855 45227 mvndif
a_880_45772# 880 45772 mvpdif
a_528_45772# 528 45772 mvpdif
a_1020_45652# 1020 45652 p
a_160_45230# 160 45230 mvndif
a_2156_45212# 2156 45212 mvndif
a_676_45772# 676 45772 mvpdif
swmatrix_row_10_0[18].swmatrix_Tgate_9.gated_control -6327 43817 p
a_n308_45212# -307 45212 mvndif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I -1654 45693 mvpdif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.Q[1] -2211 45189 mvndif
a_n5712_45227# -5711 45227 mvndif
a_n5320_45227# -5319 45227 mvndif
a_n2896_45772# -2895 45772 mvpdif
a_n3248_45772# -3247 45772 mvpdif
a_n2756_45652# -2755 45652 p
a_n3616_45230# -3615 45230 mvndif
a_n3100_45772# -3099 45772 mvpdif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D -4675 45189 mvndif
a_n5360_45772# -5359 45772 mvpdif
a_n5712_45772# -5711 45772 mvpdif
a_n5220_45652# -5219 45652 p
a_n6080_45230# -6079 45230 mvndif
a_n4084_45212# -4083 45212 mvndif
a_n5564_45772# -5563 45772 mvpdif
a_n6548_45212# -6547 45212 mvndif
swmatrix_row_10_0[19].swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 49836 46517 mvpdif
swmatrix_row_10_0[19].swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 43596 46517 mvpdif
swmatrix_row_10_0[19].swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 37356 46517 mvpdif
swmatrix_row_10_0[19].swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 31116 46517 mvpdif
swmatrix_row_10_0[19].swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 24876 46517 mvpdif
swmatrix_row_10_0[19].swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 18636 46517 mvpdif
swmatrix_row_10_0[19].swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 12396 46517 mvpdif
swmatrix_row_10_0[19].swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 6156 46517 mvpdif
swmatrix_row_10_0[19].swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -83 46517 mvpdif
swmatrix_row_10_0[19].swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -6415 46517 mvpdif
a_54525_47845# 54525 47845 mvndif
a_52912_47883# 52912 47883 mvndif
a_53304_47883# 53304 47883 mvndif
swmatrix_row_10_0[19].swmatrix_Tgate_2.gated_control 49924 46473 p
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 54505 48349 mvpdif
swmatrix_row_10_0[18].ShiftReg_row_10_2_0.D_in -5831 45183 p
a_50448_47883# 50448 47883 mvndif
a_50840_47883# 50840 47883 mvndif
a_53264_48428# 53264 48428 mvpdif
a_52912_48428# 52912 48428 mvpdif
a_53404_48308# 53404 48308 p
a_52544_47886# 52544 47886 mvndif
a_53060_48428# 53060 48428 mvpdif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 51484 47845 mvndif
a_48285_47845# 48285 47845 mvndif
a_46672_47883# 46672 47883 mvndif
a_47064_47883# 47064 47883 mvndif
a_50800_48428# 50800 48428 mvpdif
a_50448_48428# 50448 48428 mvpdif
a_50940_48308# 50940 48308 p
a_50080_47886# 50080 47886 mvndif
a_52076_47868# 52076 47868 mvndif
a_50596_48428# 50596 48428 mvpdif
swmatrix_row_10_0[19].swmatrix_Tgate_1.gated_control 43684 46473 p
a_49612_47868# 49612 47868 mvndif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 48265 48349 mvpdif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.Q[9] 47708 47845 mvndif
a_44208_47883# 44208 47883 mvndif
a_44600_47883# 44600 47883 mvndif
a_47024_48428# 47024 48428 mvpdif
a_46672_48428# 46672 48428 mvpdif
a_47164_48308# 47164 48308 p
a_46304_47886# 46304 47886 mvndif
a_46820_48428# 46820 48428 mvpdif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 45244 47845 mvndif
a_42045_47845# 42045 47845 mvndif
a_40432_47883# 40432 47883 mvndif
a_40824_47883# 40824 47883 mvndif
a_44560_48428# 44560 48428 mvpdif
a_44208_48428# 44208 48428 mvpdif
a_44700_48308# 44700 48308 p
a_43840_47886# 43840 47886 mvndif
a_45836_47868# 45836 47868 mvndif
a_44356_48428# 44356 48428 mvpdif
swmatrix_row_10_0[19].swmatrix_Tgate_3.gated_control 37444 46473 p
a_43372_47868# 43372 47868 mvndif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 42025 48349 mvpdif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.Q[8] 41468 47845 mvndif
a_37968_47883# 37968 47883 mvndif
a_38360_47883# 38360 47883 mvndif
a_40784_48428# 40784 48428 mvpdif
a_40432_48428# 40432 48428 mvpdif
a_40924_48308# 40924 48308 p
a_40064_47886# 40064 47886 mvndif
a_40580_48428# 40580 48428 mvpdif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 39004 47845 mvndif
a_35805_47845# 35805 47845 mvndif
a_34192_47883# 34192 47883 mvndif
a_34584_47883# 34584 47883 mvndif
a_38320_48428# 38320 48428 mvpdif
a_37968_48428# 37968 48428 mvpdif
a_38460_48308# 38460 48308 p
a_37600_47886# 37600 47886 mvndif
a_39596_47868# 39596 47868 mvndif
a_38116_48428# 38116 48428 mvpdif
swmatrix_row_10_0[19].swmatrix_Tgate_0.gated_control 31204 46473 p
a_37132_47868# 37132 47868 mvndif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 35785 48349 mvpdif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.Q[7] 35228 47845 mvndif
a_31728_47883# 31728 47883 mvndif
a_32120_47883# 32120 47883 mvndif
a_34544_48428# 34544 48428 mvpdif
a_34192_48428# 34192 48428 mvpdif
a_34684_48308# 34684 48308 p
a_33824_47886# 33824 47886 mvndif
a_34340_48428# 34340 48428 mvpdif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 32764 47845 mvndif
a_29565_47845# 29565 47845 mvndif
a_27952_47883# 27952 47883 mvndif
a_28344_47883# 28344 47883 mvndif
a_32080_48428# 32080 48428 mvpdif
a_31728_48428# 31728 48428 mvpdif
a_32220_48308# 32220 48308 p
a_31360_47886# 31360 47886 mvndif
a_33356_47868# 33356 47868 mvndif
a_31876_48428# 31876 48428 mvpdif
swmatrix_row_10_0[19].swmatrix_Tgate_6.gated_control 24964 46473 p
a_30892_47868# 30892 47868 mvndif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 29545 48349 mvpdif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.Q[6] 28988 47845 mvndif
a_25488_47883# 25488 47883 mvndif
a_25880_47883# 25880 47883 mvndif
a_28304_48428# 28304 48428 mvpdif
a_27952_48428# 27952 48428 mvpdif
a_28444_48308# 28444 48308 p
a_27584_47886# 27584 47886 mvndif
a_28100_48428# 28100 48428 mvpdif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 26524 47845 mvndif
a_23325_47845# 23325 47845 mvndif
a_21712_47883# 21712 47883 mvndif
a_22104_47883# 22104 47883 mvndif
a_25840_48428# 25840 48428 mvpdif
a_25488_48428# 25488 48428 mvpdif
a_25980_48308# 25980 48308 p
a_25120_47886# 25120 47886 mvndif
a_27116_47868# 27116 47868 mvndif
a_25636_48428# 25636 48428 mvpdif
swmatrix_row_10_0[19].swmatrix_Tgate_5.gated_control 18724 46473 p
a_24652_47868# 24652 47868 mvndif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 23305 48349 mvpdif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.Q[5] 22748 47845 mvndif
a_19248_47883# 19248 47883 mvndif
a_19640_47883# 19640 47883 mvndif
a_22064_48428# 22064 48428 mvpdif
a_21712_48428# 21712 48428 mvpdif
a_22204_48308# 22204 48308 p
a_21344_47886# 21344 47886 mvndif
a_21860_48428# 21860 48428 mvpdif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 20284 47845 mvndif
a_17085_47845# 17085 47845 mvndif
a_15472_47883# 15472 47883 mvndif
a_15864_47883# 15864 47883 mvndif
a_19600_48428# 19600 48428 mvpdif
a_19248_48428# 19248 48428 mvpdif
a_19740_48308# 19740 48308 p
a_18880_47886# 18880 47886 mvndif
a_20876_47868# 20876 47868 mvndif
a_19396_48428# 19396 48428 mvpdif
swmatrix_row_10_0[19].swmatrix_Tgate_7.gated_control 12484 46473 p
a_18412_47868# 18412 47868 mvndif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 17065 48349 mvpdif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.Q[4] 16508 47845 mvndif
a_13008_47883# 13008 47883 mvndif
a_13400_47883# 13400 47883 mvndif
a_15824_48428# 15824 48428 mvpdif
a_15472_48428# 15472 48428 mvpdif
a_15964_48308# 15964 48308 p
a_15104_47886# 15104 47886 mvndif
a_15620_48428# 15620 48428 mvpdif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 14044 47845 mvndif
a_10845_47845# 10845 47845 mvndif
a_9232_47883# 9232 47883 mvndif
a_9624_47883# 9624 47883 mvndif
a_13360_48428# 13360 48428 mvpdif
a_13008_48428# 13008 48428 mvpdif
a_13500_48308# 13500 48308 p
a_12640_47886# 12640 47886 mvndif
a_14636_47868# 14636 47868 mvndif
a_13156_48428# 13156 48428 mvpdif
swmatrix_row_10_0[19].swmatrix_Tgate_4.gated_control 6244 46473 p
a_12172_47868# 12172 47868 mvndif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 10825 48349 mvpdif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.Q[3] 10268 47845 mvndif
a_6768_47883# 6768 47883 mvndif
a_7160_47883# 7160 47883 mvndif
a_9584_48428# 9584 48428 mvpdif
a_9232_48428# 9232 48428 mvpdif
a_9724_48308# 9724 48308 p
a_8864_47886# 8864 47886 mvndif
a_9380_48428# 9380 48428 mvpdif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 7804 47845 mvndif
a_4605_47845# 4605 47845 mvndif
a_2992_47883# 2992 47883 mvndif
a_3384_47883# 3384 47883 mvndif
a_7120_48428# 7120 48428 mvpdif
a_6768_48428# 6768 48428 mvpdif
a_7260_48308# 7260 48308 p
a_6400_47886# 6400 47886 mvndif
a_8396_47868# 8396 47868 mvndif
a_6916_48428# 6916 48428 mvpdif
swmatrix_row_10_0[19].swmatrix_Tgate_8.gated_control 4 46473 p
a_5932_47868# 5932 47868 mvndif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 4585 48349 mvpdif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.Q[2] 4028 47845 mvndif
a_528_47883# 528 47883 mvndif
a_920_47883# 920 47883 mvndif
a_3344_48428# 3344 48428 mvpdif
a_2992_48428# 2992 48428 mvpdif
a_3484_48308# 3484 48308 p
a_2624_47886# 2624 47886 mvndif
a_3140_48428# 3140 48428 mvpdif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 1564 47845 mvndif
a_n1635_47845# -1634 47845 mvndif
a_n3248_47883# -3247 47883 mvndif
a_n2856_47883# -2855 47883 mvndif
a_880_48428# 880 48428 mvpdif
a_528_48428# 528 48428 mvpdif
a_1020_48308# 1020 48308 p
a_160_47886# 160 47886 mvndif
a_2156_47868# 2156 47868 mvndif
a_676_48428# 676 48428 mvpdif
swmatrix_row_10_0[19].swmatrix_Tgate_9.gated_control -6327 46473 p
a_n308_47868# -307 47868 mvndif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I -1654 48349 mvpdif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.Q[1] -2211 47845 mvndif
a_n5712_47883# -5711 47883 mvndif
a_n5320_47883# -5319 47883 mvndif
a_n2896_48428# -2895 48428 mvpdif
a_n3248_48428# -3247 48428 mvpdif
a_n2756_48308# -2755 48308 p
a_n3616_47886# -3615 47886 mvndif
a_n3100_48428# -3099 48428 mvpdif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D -4675 47845 mvndif
a_n5360_48428# -5359 48428 mvpdif
a_n5712_48428# -5711 48428 mvpdif
a_n5220_48308# -5219 48308 p
a_n6080_47886# -6079 47886 mvndif
a_n4084_47868# -4083 47868 mvndif
a_n5564_48428# -5563 48428 mvpdif
a_n6548_47868# -6547 47868 mvndif
swmatrix_row_10_0[20].swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 49836 49173 mvpdif
swmatrix_row_10_0[20].swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 43596 49173 mvpdif
swmatrix_row_10_0[20].swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 37356 49173 mvpdif
swmatrix_row_10_0[20].swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 31116 49173 mvpdif
swmatrix_row_10_0[20].swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 24876 49173 mvpdif
swmatrix_row_10_0[20].swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 18636 49173 mvpdif
swmatrix_row_10_0[20].swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 12396 49173 mvpdif
swmatrix_row_10_0[20].swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 6156 49173 mvpdif
swmatrix_row_10_0[20].swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -83 49173 mvpdif
swmatrix_row_10_0[20].swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -6415 49173 mvpdif
a_54525_50501# 54525 50501 mvndif
a_52912_50539# 52912 50539 mvndif
a_53304_50539# 53304 50539 mvndif
swmatrix_row_10_0[20].swmatrix_Tgate_2.gated_control 49924 49129 p
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 54505 51005 mvpdif
swmatrix_row_10_0[19].ShiftReg_row_10_2_0.D_in -5831 47839 p
a_50448_50539# 50448 50539 mvndif
a_50840_50539# 50840 50539 mvndif
a_53264_51084# 53264 51084 mvpdif
a_52912_51084# 52912 51084 mvpdif
a_53404_50964# 53404 50964 p
a_52544_50542# 52544 50542 mvndif
a_53060_51084# 53060 51084 mvpdif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 51484 50501 mvndif
a_48285_50501# 48285 50501 mvndif
a_46672_50539# 46672 50539 mvndif
a_47064_50539# 47064 50539 mvndif
a_50800_51084# 50800 51084 mvpdif
a_50448_51084# 50448 51084 mvpdif
a_50940_50964# 50940 50964 p
a_50080_50542# 50080 50542 mvndif
a_52076_50524# 52076 50524 mvndif
a_50596_51084# 50596 51084 mvpdif
swmatrix_row_10_0[20].swmatrix_Tgate_1.gated_control 43684 49129 p
a_49612_50524# 49612 50524 mvndif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 48265 51005 mvpdif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.Q[9] 47708 50501 mvndif
a_44208_50539# 44208 50539 mvndif
a_44600_50539# 44600 50539 mvndif
a_47024_51084# 47024 51084 mvpdif
a_46672_51084# 46672 51084 mvpdif
a_47164_50964# 47164 50964 p
a_46304_50542# 46304 50542 mvndif
a_46820_51084# 46820 51084 mvpdif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 45244 50501 mvndif
a_42045_50501# 42045 50501 mvndif
a_40432_50539# 40432 50539 mvndif
a_40824_50539# 40824 50539 mvndif
a_44560_51084# 44560 51084 mvpdif
a_44208_51084# 44208 51084 mvpdif
a_44700_50964# 44700 50964 p
a_43840_50542# 43840 50542 mvndif
a_45836_50524# 45836 50524 mvndif
a_44356_51084# 44356 51084 mvpdif
swmatrix_row_10_0[20].swmatrix_Tgate_3.gated_control 37444 49129 p
a_43372_50524# 43372 50524 mvndif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 42025 51005 mvpdif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.Q[8] 41468 50501 mvndif
a_37968_50539# 37968 50539 mvndif
a_38360_50539# 38360 50539 mvndif
a_40784_51084# 40784 51084 mvpdif
a_40432_51084# 40432 51084 mvpdif
a_40924_50964# 40924 50964 p
a_40064_50542# 40064 50542 mvndif
a_40580_51084# 40580 51084 mvpdif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 39004 50501 mvndif
a_35805_50501# 35805 50501 mvndif
a_34192_50539# 34192 50539 mvndif
a_34584_50539# 34584 50539 mvndif
a_38320_51084# 38320 51084 mvpdif
a_37968_51084# 37968 51084 mvpdif
a_38460_50964# 38460 50964 p
a_37600_50542# 37600 50542 mvndif
a_39596_50524# 39596 50524 mvndif
a_38116_51084# 38116 51084 mvpdif
swmatrix_row_10_0[20].swmatrix_Tgate_0.gated_control 31204 49129 p
a_37132_50524# 37132 50524 mvndif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 35785 51005 mvpdif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.Q[7] 35228 50501 mvndif
a_31728_50539# 31728 50539 mvndif
a_32120_50539# 32120 50539 mvndif
a_34544_51084# 34544 51084 mvpdif
a_34192_51084# 34192 51084 mvpdif
a_34684_50964# 34684 50964 p
a_33824_50542# 33824 50542 mvndif
a_34340_51084# 34340 51084 mvpdif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 32764 50501 mvndif
a_29565_50501# 29565 50501 mvndif
a_27952_50539# 27952 50539 mvndif
a_28344_50539# 28344 50539 mvndif
a_32080_51084# 32080 51084 mvpdif
a_31728_51084# 31728 51084 mvpdif
a_32220_50964# 32220 50964 p
a_31360_50542# 31360 50542 mvndif
a_33356_50524# 33356 50524 mvndif
a_31876_51084# 31876 51084 mvpdif
swmatrix_row_10_0[20].swmatrix_Tgate_6.gated_control 24964 49129 p
a_30892_50524# 30892 50524 mvndif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 29545 51005 mvpdif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.Q[6] 28988 50501 mvndif
a_25488_50539# 25488 50539 mvndif
a_25880_50539# 25880 50539 mvndif
a_28304_51084# 28304 51084 mvpdif
a_27952_51084# 27952 51084 mvpdif
a_28444_50964# 28444 50964 p
a_27584_50542# 27584 50542 mvndif
a_28100_51084# 28100 51084 mvpdif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 26524 50501 mvndif
a_23325_50501# 23325 50501 mvndif
a_21712_50539# 21712 50539 mvndif
a_22104_50539# 22104 50539 mvndif
a_25840_51084# 25840 51084 mvpdif
a_25488_51084# 25488 51084 mvpdif
a_25980_50964# 25980 50964 p
a_25120_50542# 25120 50542 mvndif
a_27116_50524# 27116 50524 mvndif
a_25636_51084# 25636 51084 mvpdif
swmatrix_row_10_0[20].swmatrix_Tgate_5.gated_control 18724 49129 p
a_24652_50524# 24652 50524 mvndif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 23305 51005 mvpdif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.Q[5] 22748 50501 mvndif
a_19248_50539# 19248 50539 mvndif
a_19640_50539# 19640 50539 mvndif
a_22064_51084# 22064 51084 mvpdif
a_21712_51084# 21712 51084 mvpdif
a_22204_50964# 22204 50964 p
a_21344_50542# 21344 50542 mvndif
a_21860_51084# 21860 51084 mvpdif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 20284 50501 mvndif
a_17085_50501# 17085 50501 mvndif
a_15472_50539# 15472 50539 mvndif
a_15864_50539# 15864 50539 mvndif
a_19600_51084# 19600 51084 mvpdif
a_19248_51084# 19248 51084 mvpdif
a_19740_50964# 19740 50964 p
a_18880_50542# 18880 50542 mvndif
a_20876_50524# 20876 50524 mvndif
a_19396_51084# 19396 51084 mvpdif
swmatrix_row_10_0[20].swmatrix_Tgate_7.gated_control 12484 49129 p
a_18412_50524# 18412 50524 mvndif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 17065 51005 mvpdif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.Q[4] 16508 50501 mvndif
a_13008_50539# 13008 50539 mvndif
a_13400_50539# 13400 50539 mvndif
a_15824_51084# 15824 51084 mvpdif
a_15472_51084# 15472 51084 mvpdif
a_15964_50964# 15964 50964 p
a_15104_50542# 15104 50542 mvndif
a_15620_51084# 15620 51084 mvpdif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 14044 50501 mvndif
a_10845_50501# 10845 50501 mvndif
a_9232_50539# 9232 50539 mvndif
a_9624_50539# 9624 50539 mvndif
a_13360_51084# 13360 51084 mvpdif
a_13008_51084# 13008 51084 mvpdif
a_13500_50964# 13500 50964 p
a_12640_50542# 12640 50542 mvndif
a_14636_50524# 14636 50524 mvndif
a_13156_51084# 13156 51084 mvpdif
swmatrix_row_10_0[20].swmatrix_Tgate_4.gated_control 6244 49129 p
a_12172_50524# 12172 50524 mvndif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 10825 51005 mvpdif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.Q[3] 10268 50501 mvndif
a_6768_50539# 6768 50539 mvndif
a_7160_50539# 7160 50539 mvndif
a_9584_51084# 9584 51084 mvpdif
a_9232_51084# 9232 51084 mvpdif
a_9724_50964# 9724 50964 p
a_8864_50542# 8864 50542 mvndif
a_9380_51084# 9380 51084 mvpdif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 7804 50501 mvndif
a_4605_50501# 4605 50501 mvndif
a_2992_50539# 2992 50539 mvndif
a_3384_50539# 3384 50539 mvndif
a_7120_51084# 7120 51084 mvpdif
a_6768_51084# 6768 51084 mvpdif
a_7260_50964# 7260 50964 p
a_6400_50542# 6400 50542 mvndif
a_8396_50524# 8396 50524 mvndif
a_6916_51084# 6916 51084 mvpdif
swmatrix_row_10_0[20].swmatrix_Tgate_8.gated_control 4 49129 p
a_5932_50524# 5932 50524 mvndif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 4585 51005 mvpdif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.Q[2] 4028 50501 mvndif
a_528_50539# 528 50539 mvndif
a_920_50539# 920 50539 mvndif
a_3344_51084# 3344 51084 mvpdif
a_2992_51084# 2992 51084 mvpdif
a_3484_50964# 3484 50964 p
a_2624_50542# 2624 50542 mvndif
a_3140_51084# 3140 51084 mvpdif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 1564 50501 mvndif
a_n1635_50501# -1634 50501 mvndif
a_n3248_50539# -3247 50539 mvndif
a_n2856_50539# -2855 50539 mvndif
a_880_51084# 880 51084 mvpdif
a_528_51084# 528 51084 mvpdif
a_1020_50964# 1020 50964 p
a_160_50542# 160 50542 mvndif
a_2156_50524# 2156 50524 mvndif
a_676_51084# 676 51084 mvpdif
swmatrix_row_10_0[20].swmatrix_Tgate_9.gated_control -6327 49129 p
a_n308_50524# -307 50524 mvndif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I -1654 51005 mvpdif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.Q[1] -2211 50501 mvndif
a_n5712_50539# -5711 50539 mvndif
a_n5320_50539# -5319 50539 mvndif
a_n2896_51084# -2895 51084 mvpdif
a_n3248_51084# -3247 51084 mvpdif
a_n2756_50964# -2755 50964 p
a_n3616_50542# -3615 50542 mvndif
a_n3100_51084# -3099 51084 mvpdif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D -4675 50501 mvndif
a_n5360_51084# -5359 51084 mvpdif
a_n5712_51084# -5711 51084 mvpdif
a_n5220_50964# -5219 50964 p
a_n6080_50542# -6079 50542 mvndif
a_n4084_50524# -4083 50524 mvndif
a_n5564_51084# -5563 51084 mvpdif
a_n6548_50524# -6547 50524 mvndif
swmatrix_row_10_0[21].swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 49836 51829 mvpdif
swmatrix_row_10_0[21].swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 43596 51829 mvpdif
swmatrix_row_10_0[21].swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 37356 51829 mvpdif
swmatrix_row_10_0[21].swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 31116 51829 mvpdif
swmatrix_row_10_0[21].swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 24876 51829 mvpdif
swmatrix_row_10_0[21].swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 18636 51829 mvpdif
swmatrix_row_10_0[21].swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 12396 51829 mvpdif
swmatrix_row_10_0[21].swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 6156 51829 mvpdif
swmatrix_row_10_0[21].swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -83 51829 mvpdif
swmatrix_row_10_0[21].swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -6415 51829 mvpdif
a_54525_53157# 54525 53157 mvndif
a_52912_53195# 52912 53195 mvndif
a_53304_53195# 53304 53195 mvndif
swmatrix_row_10_0[21].swmatrix_Tgate_2.gated_control 49924 51785 p
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 54505 53661 mvpdif
swmatrix_row_10_0[20].ShiftReg_row_10_2_0.D_in -5831 50495 p
a_50448_53195# 50448 53195 mvndif
a_50840_53195# 50840 53195 mvndif
a_53264_53740# 53264 53740 mvpdif
a_52912_53740# 52912 53740 mvpdif
a_53404_53620# 53404 53620 p
a_52544_53198# 52544 53198 mvndif
a_53060_53740# 53060 53740 mvpdif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 51484 53157 mvndif
a_48285_53157# 48285 53157 mvndif
a_46672_53195# 46672 53195 mvndif
a_47064_53195# 47064 53195 mvndif
a_50800_53740# 50800 53740 mvpdif
a_50448_53740# 50448 53740 mvpdif
a_50940_53620# 50940 53620 p
a_50080_53198# 50080 53198 mvndif
a_52076_53180# 52076 53180 mvndif
a_50596_53740# 50596 53740 mvpdif
swmatrix_row_10_0[21].swmatrix_Tgate_1.gated_control 43684 51785 p
a_49612_53180# 49612 53180 mvndif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 48265 53661 mvpdif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.Q[9] 47708 53157 mvndif
a_44208_53195# 44208 53195 mvndif
a_44600_53195# 44600 53195 mvndif
a_47024_53740# 47024 53740 mvpdif
a_46672_53740# 46672 53740 mvpdif
a_47164_53620# 47164 53620 p
a_46304_53198# 46304 53198 mvndif
a_46820_53740# 46820 53740 mvpdif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 45244 53157 mvndif
a_42045_53157# 42045 53157 mvndif
a_40432_53195# 40432 53195 mvndif
a_40824_53195# 40824 53195 mvndif
a_44560_53740# 44560 53740 mvpdif
a_44208_53740# 44208 53740 mvpdif
a_44700_53620# 44700 53620 p
a_43840_53198# 43840 53198 mvndif
a_45836_53180# 45836 53180 mvndif
a_44356_53740# 44356 53740 mvpdif
swmatrix_row_10_0[21].swmatrix_Tgate_3.gated_control 37444 51785 p
a_43372_53180# 43372 53180 mvndif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 42025 53661 mvpdif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.Q[8] 41468 53157 mvndif
a_37968_53195# 37968 53195 mvndif
a_38360_53195# 38360 53195 mvndif
a_40784_53740# 40784 53740 mvpdif
a_40432_53740# 40432 53740 mvpdif
a_40924_53620# 40924 53620 p
a_40064_53198# 40064 53198 mvndif
a_40580_53740# 40580 53740 mvpdif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 39004 53157 mvndif
a_35805_53157# 35805 53157 mvndif
a_34192_53195# 34192 53195 mvndif
a_34584_53195# 34584 53195 mvndif
a_38320_53740# 38320 53740 mvpdif
a_37968_53740# 37968 53740 mvpdif
a_38460_53620# 38460 53620 p
a_37600_53198# 37600 53198 mvndif
a_39596_53180# 39596 53180 mvndif
a_38116_53740# 38116 53740 mvpdif
swmatrix_row_10_0[21].swmatrix_Tgate_0.gated_control 31204 51785 p
a_37132_53180# 37132 53180 mvndif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 35785 53661 mvpdif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.Q[7] 35228 53157 mvndif
a_31728_53195# 31728 53195 mvndif
a_32120_53195# 32120 53195 mvndif
a_34544_53740# 34544 53740 mvpdif
a_34192_53740# 34192 53740 mvpdif
a_34684_53620# 34684 53620 p
a_33824_53198# 33824 53198 mvndif
a_34340_53740# 34340 53740 mvpdif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 32764 53157 mvndif
a_29565_53157# 29565 53157 mvndif
a_27952_53195# 27952 53195 mvndif
a_28344_53195# 28344 53195 mvndif
a_32080_53740# 32080 53740 mvpdif
a_31728_53740# 31728 53740 mvpdif
a_32220_53620# 32220 53620 p
a_31360_53198# 31360 53198 mvndif
a_33356_53180# 33356 53180 mvndif
a_31876_53740# 31876 53740 mvpdif
swmatrix_row_10_0[21].swmatrix_Tgate_6.gated_control 24964 51785 p
a_30892_53180# 30892 53180 mvndif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 29545 53661 mvpdif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.Q[6] 28988 53157 mvndif
a_25488_53195# 25488 53195 mvndif
a_25880_53195# 25880 53195 mvndif
a_28304_53740# 28304 53740 mvpdif
a_27952_53740# 27952 53740 mvpdif
a_28444_53620# 28444 53620 p
a_27584_53198# 27584 53198 mvndif
a_28100_53740# 28100 53740 mvpdif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 26524 53157 mvndif
a_23325_53157# 23325 53157 mvndif
a_21712_53195# 21712 53195 mvndif
a_22104_53195# 22104 53195 mvndif
a_25840_53740# 25840 53740 mvpdif
a_25488_53740# 25488 53740 mvpdif
a_25980_53620# 25980 53620 p
a_25120_53198# 25120 53198 mvndif
a_27116_53180# 27116 53180 mvndif
a_25636_53740# 25636 53740 mvpdif
swmatrix_row_10_0[21].swmatrix_Tgate_5.gated_control 18724 51785 p
a_24652_53180# 24652 53180 mvndif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 23305 53661 mvpdif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.Q[5] 22748 53157 mvndif
a_19248_53195# 19248 53195 mvndif
a_19640_53195# 19640 53195 mvndif
a_22064_53740# 22064 53740 mvpdif
a_21712_53740# 21712 53740 mvpdif
a_22204_53620# 22204 53620 p
a_21344_53198# 21344 53198 mvndif
a_21860_53740# 21860 53740 mvpdif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 20284 53157 mvndif
a_17085_53157# 17085 53157 mvndif
a_15472_53195# 15472 53195 mvndif
a_15864_53195# 15864 53195 mvndif
a_19600_53740# 19600 53740 mvpdif
a_19248_53740# 19248 53740 mvpdif
a_19740_53620# 19740 53620 p
a_18880_53198# 18880 53198 mvndif
a_20876_53180# 20876 53180 mvndif
a_19396_53740# 19396 53740 mvpdif
swmatrix_row_10_0[21].swmatrix_Tgate_7.gated_control 12484 51785 p
a_18412_53180# 18412 53180 mvndif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 17065 53661 mvpdif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.Q[4] 16508 53157 mvndif
a_13008_53195# 13008 53195 mvndif
a_13400_53195# 13400 53195 mvndif
a_15824_53740# 15824 53740 mvpdif
a_15472_53740# 15472 53740 mvpdif
a_15964_53620# 15964 53620 p
a_15104_53198# 15104 53198 mvndif
a_15620_53740# 15620 53740 mvpdif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 14044 53157 mvndif
a_10845_53157# 10845 53157 mvndif
a_9232_53195# 9232 53195 mvndif
a_9624_53195# 9624 53195 mvndif
a_13360_53740# 13360 53740 mvpdif
a_13008_53740# 13008 53740 mvpdif
a_13500_53620# 13500 53620 p
a_12640_53198# 12640 53198 mvndif
a_14636_53180# 14636 53180 mvndif
a_13156_53740# 13156 53740 mvpdif
swmatrix_row_10_0[21].swmatrix_Tgate_4.gated_control 6244 51785 p
a_12172_53180# 12172 53180 mvndif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 10825 53661 mvpdif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.Q[3] 10268 53157 mvndif
a_6768_53195# 6768 53195 mvndif
a_7160_53195# 7160 53195 mvndif
a_9584_53740# 9584 53740 mvpdif
a_9232_53740# 9232 53740 mvpdif
a_9724_53620# 9724 53620 p
a_8864_53198# 8864 53198 mvndif
a_9380_53740# 9380 53740 mvpdif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 7804 53157 mvndif
a_4605_53157# 4605 53157 mvndif
a_2992_53195# 2992 53195 mvndif
a_3384_53195# 3384 53195 mvndif
a_7120_53740# 7120 53740 mvpdif
a_6768_53740# 6768 53740 mvpdif
a_7260_53620# 7260 53620 p
a_6400_53198# 6400 53198 mvndif
a_8396_53180# 8396 53180 mvndif
a_6916_53740# 6916 53740 mvpdif
swmatrix_row_10_0[21].swmatrix_Tgate_8.gated_control 4 51785 p
a_5932_53180# 5932 53180 mvndif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 4585 53661 mvpdif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.Q[2] 4028 53157 mvndif
a_528_53195# 528 53195 mvndif
a_920_53195# 920 53195 mvndif
a_3344_53740# 3344 53740 mvpdif
a_2992_53740# 2992 53740 mvpdif
a_3484_53620# 3484 53620 p
a_2624_53198# 2624 53198 mvndif
a_3140_53740# 3140 53740 mvpdif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 1564 53157 mvndif
a_n1635_53157# -1634 53157 mvndif
a_n3248_53195# -3247 53195 mvndif
a_n2856_53195# -2855 53195 mvndif
a_880_53740# 880 53740 mvpdif
a_528_53740# 528 53740 mvpdif
a_1020_53620# 1020 53620 p
a_160_53198# 160 53198 mvndif
a_2156_53180# 2156 53180 mvndif
a_676_53740# 676 53740 mvpdif
swmatrix_row_10_0[21].swmatrix_Tgate_9.gated_control -6327 51785 p
a_n308_53180# -307 53180 mvndif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I -1654 53661 mvpdif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.Q[1] -2211 53157 mvndif
a_n5712_53195# -5711 53195 mvndif
a_n5320_53195# -5319 53195 mvndif
a_n2896_53740# -2895 53740 mvpdif
a_n3248_53740# -3247 53740 mvpdif
a_n2756_53620# -2755 53620 p
a_n3616_53198# -3615 53198 mvndif
a_n3100_53740# -3099 53740 mvpdif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D -4675 53157 mvndif
a_n5360_53740# -5359 53740 mvpdif
a_n5712_53740# -5711 53740 mvpdif
a_n5220_53620# -5219 53620 p
a_n6080_53198# -6079 53198 mvndif
a_n4084_53180# -4083 53180 mvndif
a_n5564_53740# -5563 53740 mvpdif
a_n6548_53180# -6547 53180 mvndif
swmatrix_row_10_0[22].swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 49836 54485 mvpdif
swmatrix_row_10_0[22].swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 43596 54485 mvpdif
swmatrix_row_10_0[22].swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 37356 54485 mvpdif
swmatrix_row_10_0[22].swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 31116 54485 mvpdif
swmatrix_row_10_0[22].swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 24876 54485 mvpdif
swmatrix_row_10_0[22].swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 18636 54485 mvpdif
swmatrix_row_10_0[22].swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 12396 54485 mvpdif
swmatrix_row_10_0[22].swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 6156 54485 mvpdif
swmatrix_row_10_0[22].swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -83 54485 mvpdif
swmatrix_row_10_0[22].swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -6415 54485 mvpdif
a_54525_55813# 54525 55813 mvndif
a_52912_55851# 52912 55851 mvndif
a_53304_55851# 53304 55851 mvndif
swmatrix_row_10_0[22].swmatrix_Tgate_2.gated_control 49924 54441 p
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 54505 56317 mvpdif
swmatrix_row_10_0[21].ShiftReg_row_10_2_0.D_in -5831 53151 p
a_50448_55851# 50448 55851 mvndif
a_50840_55851# 50840 55851 mvndif
a_53264_56396# 53264 56396 mvpdif
a_52912_56396# 52912 56396 mvpdif
a_53404_56276# 53404 56276 p
a_52544_55854# 52544 55854 mvndif
a_53060_56396# 53060 56396 mvpdif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 51484 55813 mvndif
a_48285_55813# 48285 55813 mvndif
a_46672_55851# 46672 55851 mvndif
a_47064_55851# 47064 55851 mvndif
a_50800_56396# 50800 56396 mvpdif
a_50448_56396# 50448 56396 mvpdif
a_50940_56276# 50940 56276 p
a_50080_55854# 50080 55854 mvndif
a_52076_55836# 52076 55836 mvndif
a_50596_56396# 50596 56396 mvpdif
swmatrix_row_10_0[22].swmatrix_Tgate_1.gated_control 43684 54441 p
a_49612_55836# 49612 55836 mvndif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 48265 56317 mvpdif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.Q[9] 47708 55813 mvndif
a_44208_55851# 44208 55851 mvndif
a_44600_55851# 44600 55851 mvndif
a_47024_56396# 47024 56396 mvpdif
a_46672_56396# 46672 56396 mvpdif
a_47164_56276# 47164 56276 p
a_46304_55854# 46304 55854 mvndif
a_46820_56396# 46820 56396 mvpdif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 45244 55813 mvndif
a_42045_55813# 42045 55813 mvndif
a_40432_55851# 40432 55851 mvndif
a_40824_55851# 40824 55851 mvndif
a_44560_56396# 44560 56396 mvpdif
a_44208_56396# 44208 56396 mvpdif
a_44700_56276# 44700 56276 p
a_43840_55854# 43840 55854 mvndif
a_45836_55836# 45836 55836 mvndif
a_44356_56396# 44356 56396 mvpdif
swmatrix_row_10_0[22].swmatrix_Tgate_3.gated_control 37444 54441 p
a_43372_55836# 43372 55836 mvndif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 42025 56317 mvpdif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.Q[8] 41468 55813 mvndif
a_37968_55851# 37968 55851 mvndif
a_38360_55851# 38360 55851 mvndif
a_40784_56396# 40784 56396 mvpdif
a_40432_56396# 40432 56396 mvpdif
a_40924_56276# 40924 56276 p
a_40064_55854# 40064 55854 mvndif
a_40580_56396# 40580 56396 mvpdif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 39004 55813 mvndif
a_35805_55813# 35805 55813 mvndif
a_34192_55851# 34192 55851 mvndif
a_34584_55851# 34584 55851 mvndif
a_38320_56396# 38320 56396 mvpdif
a_37968_56396# 37968 56396 mvpdif
a_38460_56276# 38460 56276 p
a_37600_55854# 37600 55854 mvndif
a_39596_55836# 39596 55836 mvndif
a_38116_56396# 38116 56396 mvpdif
swmatrix_row_10_0[22].swmatrix_Tgate_0.gated_control 31204 54441 p
a_37132_55836# 37132 55836 mvndif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 35785 56317 mvpdif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.Q[7] 35228 55813 mvndif
a_31728_55851# 31728 55851 mvndif
a_32120_55851# 32120 55851 mvndif
a_34544_56396# 34544 56396 mvpdif
a_34192_56396# 34192 56396 mvpdif
a_34684_56276# 34684 56276 p
a_33824_55854# 33824 55854 mvndif
a_34340_56396# 34340 56396 mvpdif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 32764 55813 mvndif
a_29565_55813# 29565 55813 mvndif
a_27952_55851# 27952 55851 mvndif
a_28344_55851# 28344 55851 mvndif
a_32080_56396# 32080 56396 mvpdif
a_31728_56396# 31728 56396 mvpdif
a_32220_56276# 32220 56276 p
a_31360_55854# 31360 55854 mvndif
a_33356_55836# 33356 55836 mvndif
a_31876_56396# 31876 56396 mvpdif
swmatrix_row_10_0[22].swmatrix_Tgate_6.gated_control 24964 54441 p
a_30892_55836# 30892 55836 mvndif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 29545 56317 mvpdif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.Q[6] 28988 55813 mvndif
a_25488_55851# 25488 55851 mvndif
a_25880_55851# 25880 55851 mvndif
a_28304_56396# 28304 56396 mvpdif
a_27952_56396# 27952 56396 mvpdif
a_28444_56276# 28444 56276 p
a_27584_55854# 27584 55854 mvndif
a_28100_56396# 28100 56396 mvpdif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 26524 55813 mvndif
a_23325_55813# 23325 55813 mvndif
a_21712_55851# 21712 55851 mvndif
a_22104_55851# 22104 55851 mvndif
a_25840_56396# 25840 56396 mvpdif
a_25488_56396# 25488 56396 mvpdif
a_25980_56276# 25980 56276 p
a_25120_55854# 25120 55854 mvndif
a_27116_55836# 27116 55836 mvndif
a_25636_56396# 25636 56396 mvpdif
swmatrix_row_10_0[22].swmatrix_Tgate_5.gated_control 18724 54441 p
a_24652_55836# 24652 55836 mvndif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 23305 56317 mvpdif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.Q[5] 22748 55813 mvndif
a_19248_55851# 19248 55851 mvndif
a_19640_55851# 19640 55851 mvndif
a_22064_56396# 22064 56396 mvpdif
a_21712_56396# 21712 56396 mvpdif
a_22204_56276# 22204 56276 p
a_21344_55854# 21344 55854 mvndif
a_21860_56396# 21860 56396 mvpdif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 20284 55813 mvndif
a_17085_55813# 17085 55813 mvndif
a_15472_55851# 15472 55851 mvndif
a_15864_55851# 15864 55851 mvndif
a_19600_56396# 19600 56396 mvpdif
a_19248_56396# 19248 56396 mvpdif
a_19740_56276# 19740 56276 p
a_18880_55854# 18880 55854 mvndif
a_20876_55836# 20876 55836 mvndif
a_19396_56396# 19396 56396 mvpdif
swmatrix_row_10_0[22].swmatrix_Tgate_7.gated_control 12484 54441 p
a_18412_55836# 18412 55836 mvndif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 17065 56317 mvpdif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.Q[4] 16508 55813 mvndif
a_13008_55851# 13008 55851 mvndif
a_13400_55851# 13400 55851 mvndif
a_15824_56396# 15824 56396 mvpdif
a_15472_56396# 15472 56396 mvpdif
a_15964_56276# 15964 56276 p
a_15104_55854# 15104 55854 mvndif
a_15620_56396# 15620 56396 mvpdif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 14044 55813 mvndif
a_10845_55813# 10845 55813 mvndif
a_9232_55851# 9232 55851 mvndif
a_9624_55851# 9624 55851 mvndif
a_13360_56396# 13360 56396 mvpdif
a_13008_56396# 13008 56396 mvpdif
a_13500_56276# 13500 56276 p
a_12640_55854# 12640 55854 mvndif
a_14636_55836# 14636 55836 mvndif
a_13156_56396# 13156 56396 mvpdif
swmatrix_row_10_0[22].swmatrix_Tgate_4.gated_control 6244 54441 p
a_12172_55836# 12172 55836 mvndif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 10825 56317 mvpdif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.Q[3] 10268 55813 mvndif
a_6768_55851# 6768 55851 mvndif
a_7160_55851# 7160 55851 mvndif
a_9584_56396# 9584 56396 mvpdif
a_9232_56396# 9232 56396 mvpdif
a_9724_56276# 9724 56276 p
a_8864_55854# 8864 55854 mvndif
a_9380_56396# 9380 56396 mvpdif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 7804 55813 mvndif
a_4605_55813# 4605 55813 mvndif
a_2992_55851# 2992 55851 mvndif
a_3384_55851# 3384 55851 mvndif
a_7120_56396# 7120 56396 mvpdif
a_6768_56396# 6768 56396 mvpdif
a_7260_56276# 7260 56276 p
a_6400_55854# 6400 55854 mvndif
a_8396_55836# 8396 55836 mvndif
a_6916_56396# 6916 56396 mvpdif
swmatrix_row_10_0[22].swmatrix_Tgate_8.gated_control 4 54441 p
a_5932_55836# 5932 55836 mvndif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 4585 56317 mvpdif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.Q[2] 4028 55813 mvndif
a_528_55851# 528 55851 mvndif
a_920_55851# 920 55851 mvndif
a_3344_56396# 3344 56396 mvpdif
a_2992_56396# 2992 56396 mvpdif
a_3484_56276# 3484 56276 p
a_2624_55854# 2624 55854 mvndif
a_3140_56396# 3140 56396 mvpdif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 1564 55813 mvndif
a_n1635_55813# -1634 55813 mvndif
a_n3248_55851# -3247 55851 mvndif
a_n2856_55851# -2855 55851 mvndif
a_880_56396# 880 56396 mvpdif
a_528_56396# 528 56396 mvpdif
a_1020_56276# 1020 56276 p
a_160_55854# 160 55854 mvndif
a_2156_55836# 2156 55836 mvndif
a_676_56396# 676 56396 mvpdif
swmatrix_row_10_0[22].swmatrix_Tgate_9.gated_control -6327 54441 p
a_n308_55836# -307 55836 mvndif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I -1654 56317 mvpdif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.Q[1] -2211 55813 mvndif
a_n5712_55851# -5711 55851 mvndif
a_n5320_55851# -5319 55851 mvndif
a_n2896_56396# -2895 56396 mvpdif
a_n3248_56396# -3247 56396 mvpdif
a_n2756_56276# -2755 56276 p
a_n3616_55854# -3615 55854 mvndif
a_n3100_56396# -3099 56396 mvpdif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D -4675 55813 mvndif
a_n5360_56396# -5359 56396 mvpdif
a_n5712_56396# -5711 56396 mvpdif
a_n5220_56276# -5219 56276 p
a_n6080_55854# -6079 55854 mvndif
a_n4084_55836# -4083 55836 mvndif
a_n5564_56396# -5563 56396 mvpdif
a_n6548_55836# -6547 55836 mvndif
swmatrix_row_10_0[23].swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 49836 57141 mvpdif
swmatrix_row_10_0[23].swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 43596 57141 mvpdif
swmatrix_row_10_0[23].swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 37356 57141 mvpdif
swmatrix_row_10_0[23].swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 31116 57141 mvpdif
swmatrix_row_10_0[23].swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 24876 57141 mvpdif
swmatrix_row_10_0[23].swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 18636 57141 mvpdif
swmatrix_row_10_0[23].swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 12396 57141 mvpdif
swmatrix_row_10_0[23].swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN 6156 57141 mvpdif
swmatrix_row_10_0[23].swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -83 57141 mvpdif
swmatrix_row_10_0[23].swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$3_0.ZN -6415 57141 mvpdif
a_54525_58469# 54525 58469 mvndif
a_52912_58507# 52912 58507 mvndif
a_53304_58507# 53304 58507 mvndif
swmatrix_row_10_0[23].swmatrix_Tgate_2.gated_control 49924 57097 p
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 54505 58973 mvpdif
swmatrix_row_10_0[22].ShiftReg_row_10_2_0.D_in -5831 55807 p
a_50448_58507# 50448 58507 mvndif
a_50840_58507# 50840 58507 mvndif
a_53264_59052# 53264 59052 mvpdif
a_52912_59052# 52912 59052 mvpdif
a_53404_58932# 53404 58932 p
a_52544_58510# 52544 58510 mvndif
a_53060_59052# 53060 59052 mvpdif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 51484 58469 mvndif
a_48285_58469# 48285 58469 mvndif
a_46672_58507# 46672 58507 mvndif
a_47064_58507# 47064 58507 mvndif
a_50800_59052# 50800 59052 mvpdif
a_50448_59052# 50448 59052 mvpdif
a_50940_58932# 50940 58932 p
a_50080_58510# 50080 58510 mvndif
a_52076_58492# 52076 58492 mvndif
a_50596_59052# 50596 59052 mvpdif
swmatrix_row_10_0[23].swmatrix_Tgate_1.gated_control 43684 57097 p
a_49612_58492# 49612 58492 mvndif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 48265 58973 mvpdif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.Q[9] 47708 58469 mvndif
a_44208_58507# 44208 58507 mvndif
a_44600_58507# 44600 58507 mvndif
a_47024_59052# 47024 59052 mvpdif
a_46672_59052# 46672 59052 mvpdif
a_47164_58932# 47164 58932 p
a_46304_58510# 46304 58510 mvndif
a_46820_59052# 46820 59052 mvpdif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 45244 58469 mvndif
a_42045_58469# 42045 58469 mvndif
a_40432_58507# 40432 58507 mvndif
a_40824_58507# 40824 58507 mvndif
a_44560_59052# 44560 59052 mvpdif
a_44208_59052# 44208 59052 mvpdif
a_44700_58932# 44700 58932 p
a_43840_58510# 43840 58510 mvndif
a_45836_58492# 45836 58492 mvndif
a_44356_59052# 44356 59052 mvpdif
swmatrix_row_10_0[23].swmatrix_Tgate_3.gated_control 37444 57097 p
a_43372_58492# 43372 58492 mvndif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 42025 58973 mvpdif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.Q[8] 41468 58469 mvndif
a_37968_58507# 37968 58507 mvndif
a_38360_58507# 38360 58507 mvndif
a_40784_59052# 40784 59052 mvpdif
a_40432_59052# 40432 59052 mvpdif
a_40924_58932# 40924 58932 p
a_40064_58510# 40064 58510 mvndif
a_40580_59052# 40580 59052 mvpdif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 39004 58469 mvndif
a_35805_58469# 35805 58469 mvndif
a_34192_58507# 34192 58507 mvndif
a_34584_58507# 34584 58507 mvndif
a_38320_59052# 38320 59052 mvpdif
a_37968_59052# 37968 59052 mvpdif
a_38460_58932# 38460 58932 p
a_37600_58510# 37600 58510 mvndif
a_39596_58492# 39596 58492 mvndif
a_38116_59052# 38116 59052 mvpdif
swmatrix_row_10_0[23].swmatrix_Tgate_0.gated_control 31204 57097 p
a_37132_58492# 37132 58492 mvndif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 35785 58973 mvpdif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.Q[7] 35228 58469 mvndif
a_31728_58507# 31728 58507 mvndif
a_32120_58507# 32120 58507 mvndif
a_34544_59052# 34544 59052 mvpdif
a_34192_59052# 34192 59052 mvpdif
a_34684_58932# 34684 58932 p
a_33824_58510# 33824 58510 mvndif
a_34340_59052# 34340 59052 mvpdif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 32764 58469 mvndif
a_29565_58469# 29565 58469 mvndif
a_27952_58507# 27952 58507 mvndif
a_28344_58507# 28344 58507 mvndif
a_32080_59052# 32080 59052 mvpdif
a_31728_59052# 31728 59052 mvpdif
a_32220_58932# 32220 58932 p
a_31360_58510# 31360 58510 mvndif
a_33356_58492# 33356 58492 mvndif
a_31876_59052# 31876 59052 mvpdif
swmatrix_row_10_0[23].swmatrix_Tgate_6.gated_control 24964 57097 p
a_30892_58492# 30892 58492 mvndif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 29545 58973 mvpdif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.Q[6] 28988 58469 mvndif
a_25488_58507# 25488 58507 mvndif
a_25880_58507# 25880 58507 mvndif
a_28304_59052# 28304 59052 mvpdif
a_27952_59052# 27952 59052 mvpdif
a_28444_58932# 28444 58932 p
a_27584_58510# 27584 58510 mvndif
a_28100_59052# 28100 59052 mvpdif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 26524 58469 mvndif
a_23325_58469# 23325 58469 mvndif
a_21712_58507# 21712 58507 mvndif
a_22104_58507# 22104 58507 mvndif
a_25840_59052# 25840 59052 mvpdif
a_25488_59052# 25488 59052 mvpdif
a_25980_58932# 25980 58932 p
a_25120_58510# 25120 58510 mvndif
a_27116_58492# 27116 58492 mvndif
a_25636_59052# 25636 59052 mvpdif
swmatrix_row_10_0[23].swmatrix_Tgate_5.gated_control 18724 57097 p
a_24652_58492# 24652 58492 mvndif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 23305 58973 mvpdif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.Q[5] 22748 58469 mvndif
a_19248_58507# 19248 58507 mvndif
a_19640_58507# 19640 58507 mvndif
a_22064_59052# 22064 59052 mvpdif
a_21712_59052# 21712 59052 mvpdif
a_22204_58932# 22204 58932 p
a_21344_58510# 21344 58510 mvndif
a_21860_59052# 21860 59052 mvpdif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 20284 58469 mvndif
a_17085_58469# 17085 58469 mvndif
a_15472_58507# 15472 58507 mvndif
a_15864_58507# 15864 58507 mvndif
a_19600_59052# 19600 59052 mvpdif
a_19248_59052# 19248 59052 mvpdif
a_19740_58932# 19740 58932 p
a_18880_58510# 18880 58510 mvndif
a_20876_58492# 20876 58492 mvndif
a_19396_59052# 19396 59052 mvpdif
swmatrix_row_10_0[23].swmatrix_Tgate_7.gated_control 12484 57097 p
a_18412_58492# 18412 58492 mvndif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 17065 58973 mvpdif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.Q[4] 16508 58469 mvndif
a_13008_58507# 13008 58507 mvndif
a_13400_58507# 13400 58507 mvndif
a_15824_59052# 15824 59052 mvpdif
a_15472_59052# 15472 59052 mvpdif
a_15964_58932# 15964 58932 p
a_15104_58510# 15104 58510 mvndif
a_15620_59052# 15620 59052 mvpdif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 14044 58469 mvndif
a_10845_58469# 10845 58469 mvndif
a_9232_58507# 9232 58507 mvndif
a_9624_58507# 9624 58507 mvndif
a_13360_59052# 13360 59052 mvpdif
a_13008_59052# 13008 59052 mvpdif
a_13500_58932# 13500 58932 p
a_12640_58510# 12640 58510 mvndif
a_14636_58492# 14636 58492 mvndif
a_13156_59052# 13156 59052 mvpdif
swmatrix_row_10_0[23].swmatrix_Tgate_4.gated_control 6244 57097 p
a_12172_58492# 12172 58492 mvndif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 10825 58973 mvpdif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.Q[3] 10268 58469 mvndif
a_6768_58507# 6768 58507 mvndif
a_7160_58507# 7160 58507 mvndif
a_9584_59052# 9584 59052 mvpdif
a_9232_59052# 9232 59052 mvpdif
a_9724_58932# 9724 58932 p
a_8864_58510# 8864 58510 mvndif
a_9380_59052# 9380 59052 mvpdif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 7804 58469 mvndif
a_4605_58469# 4605 58469 mvndif
a_2992_58507# 2992 58507 mvndif
a_3384_58507# 3384 58507 mvndif
a_7120_59052# 7120 59052 mvpdif
a_6768_59052# 6768 59052 mvpdif
a_7260_58932# 7260 58932 p
a_6400_58510# 6400 58510 mvndif
a_8396_58492# 8396 58492 mvndif
a_6916_59052# 6916 59052 mvpdif
swmatrix_row_10_0[23].swmatrix_Tgate_8.gated_control 4 57097 p
a_5932_58492# 5932 58492 mvndif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I 4585 58973 mvpdif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.Q[2] 4028 58469 mvndif
a_528_58507# 528 58507 mvndif
a_920_58507# 920 58507 mvndif
a_3344_59052# 3344 59052 mvpdif
a_2992_59052# 2992 59052 mvpdif
a_3484_58932# 3484 58932 p
a_2624_58510# 2624 58510 mvndif
a_3140_59052# 3140 59052 mvpdif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D 1564 58469 mvndif
a_n1635_58469# -1634 58469 mvndif
a_n3248_58507# -3247 58507 mvndif
a_n2856_58507# -2855 58507 mvndif
a_880_59052# 880 59052 mvpdif
a_528_59052# 528 59052 mvpdif
a_1020_58932# 1020 58932 p
a_160_58510# 160 58510 mvndif
a_2156_58492# 2156 58492 mvndif
a_676_59052# 676 59052 mvpdif
swmatrix_row_10_0[23].swmatrix_Tgate_9.gated_control -6327 57097 p
a_n308_58492# -307 58492 mvndif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$2_0.I -1654 58973 mvpdif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.Q[1] -2211 58469 mvndif
a_n5712_58507# -5711 58507 mvndif
a_n5320_58507# -5319 58507 mvndif
a_n2896_59052# -2895 59052 mvpdif
a_n3248_59052# -3247 59052 mvpdif
a_n2756_58932# -2755 58932 p
a_n3616_58510# -3615 58510 mvndif
a_n3100_59052# -3099 59052 mvpdif
swmatrix_row_10_0[23].ShiftReg_row_10_2_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D -4675 58469 mvndif
a_n5360_59052# -5359 59052 mvpdif
a_n5712_59052# -5711 59052 mvpdif
a_n5220_58932# -5219 58932 p
a_n6080_58510# -6079 58510 mvndif
a_n4084_58492# -4083 58492 mvndif
a_n5564_59052# -5563 59052 mvpdif
a_n6548_58492# -6547 58492 mvndif
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4.ZN -4380 59873 mvndif
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_4.I -4828 59873 mvndif
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_6.I -5276 59873 mvndif
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_1.ZN -5724 59873 mvndif
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.ZN -6172 59873 mvndif
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_0.I -6620 59873 mvndif
a_n837_61337# -836 61337 mvndif
En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$4_1.ZN -772 61293 p
a_n2181_61337# -2180 61337 mvndif
En_clk_din_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$4_0.ZN -2116 61293 p
En_clk_din_0.data_in -5831 58463 p
a_n1225_61293# -1224 61293 p
a_n2569_61293# -2568 61293 p
a_n4934_61667# -4933 61667 mvndif
a_n5494_61667# -5493 61667 mvndif
NO_ClkGen_0.phi_2 -6740 59829 p
En_clk_din_0.clock -3972 61017 p
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16.ZN -4869 61623 p
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_5.ZN -5053 61054 p
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_16.I -5429 61623 p
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_3.I -5988 61017 p
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_11.I -6436 61017 p
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_13.ZN -5613 61054 p
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_12.ZN -4380 62249 mvndif
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_12.I -4828 62249 mvndif
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_14.I -5276 62249 mvndif
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_9.ZN -5724 62249 mvndif
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_8.ZN -6172 62249 mvndif
NO_ClkGen_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$5_8.I -6620 62249 mvndif
NO_ClkGen_0.phi_1 -6740 62205 p
vss 842 60548 m1
