Source Block: oh/gpio/hdl/gpio.v@53:63@HdlIdDef
   reg [31:0] 	   reg_rdata;

   //nets

   wire [N-1:0]    gpio_sync;
   wire [N-1:0]    gpio_edge;  
   wire [63:0] 	   reg_wdata;
   
   integer 	   i,j;

   /*AUTOWIRE*/

Diff Content:
+ 58    wire [N-1:0]    edge_data;   

Clone Blocks:
Clone Blocks 1:
oh/gpio/hdl/gpio.v@52:62
   reg [63:0] 	   irqmask_reg;
   reg [31:0] 	   reg_rdata;

   //nets

   wire [N-1:0]    gpio_sync;
   wire [N-1:0]    gpio_edge;  
   wire [63:0] 	   reg_wdata;
   
   integer 	   i,j;


Clone Blocks 2:
oh/gpio/dv/dut_gpio.v@48:58
   wire [AW-1:0]	gpio_out;		// From gpio of gpio.v
   wire [31:0]		reg_rdata;		// From gpio of gpio.v
   // End of automatics

   wire 		clk;
   wire [AW-1:0] 	gpio_in;		// To gpio of gpio.v
   reg [N-1:0] 		access_out;

   //######################################################################
   //DUT
   //######################################################################

Clone Blocks 3:
oh/gpio/hdl/gpio.v@56:66

   wire [N-1:0]    gpio_sync;
   wire [N-1:0]    gpio_edge;  
   wire [63:0] 	   reg_wdata;
   
   integer 	   i,j;

   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire [4:0]		ctrlmode_in;		// From p2e of packet2emesh.v
   wire [AW-1:0]	data_in;		// From p2e of packet2emesh.v

Clone Blocks 4:
oh/gpio/hdl/gpio.v@54:64

   //nets

   wire [N-1:0]    gpio_sync;
   wire [N-1:0]    gpio_edge;  
   wire [63:0] 	   reg_wdata;
   
   integer 	   i,j;

   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)

Clone Blocks 5:
oh/gpio/hdl/gpio.v@56:66

   wire [N-1:0]    gpio_sync;
   wire [N-1:0]    gpio_edge;  
   wire [63:0] 	   reg_wdata;
   
   integer 	   i,j;

   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire [4:0]		ctrlmode_in;		// From p2e of packet2emesh.v
   wire [AW-1:0]	data_in;		// From p2e of packet2emesh.v

