(set-info :smt-lib-version 2.6)
(set-logic AUFBVDTLIA)
(set-info :source |
Generated by: Andrew Reynolds
Generated on: 2017-04-28
Generator: Nunchaku, Leon, CVC4, converted to v2.6 by CVC4
Application: Counterexample generation for higher-order theorem provers
Target solver: CVC4, Z3
Publications: "Model Finding for Recursive Functions in SMT" by Andrew Reynolds, Jasmin Christian Blanchette, Simon Cruanes, and Cesare Tinelli, IJCAR 2016.
|)
(set-info :license "https://creativecommons.org/licenses/by/4.0/")
(set-info :category "industrial")
(set-info :status unknown)


(declare-datatypes ((List!1062 0)) (((Cons!1063 (head!1064 (_ BitVec 32)) (tail!1065 List!1062)) (Nil!1066))
))
(declare-fun error_value!1067 () Int)
(declare-fun size!206 (List!1062) Int)
(declare-fun error_value!1068 () Int)
(declare-fun sizeTailRec!214 (List!1062) Int)
(declare-fun sizeTailRecAcc!217 (List!1062 Int) Int)
(assert (forall ((l!205 List!1062)) (= (size!206 l!205) (ite ((_ is Nil!1066) l!205) (- 0) (ite ((_ is Cons!1063) l!205) (+ 1 (size!206 (tail!1065 l!205))) error_value!1067))) ))
(assert (forall ((l!213 List!1062)) (= (sizeTailRec!214 l!213) (sizeTailRecAcc!217 l!213 (- 0))) ))
(assert (forall ((l!215 List!1062) (acc!216 Int)) (= (sizeTailRecAcc!217 l!215 acc!216) (ite ((_ is Nil!1066) l!215) acc!216 (ite ((_ is Cons!1063) l!215) (sizeTailRecAcc!217 (tail!1065 l!215) (+ acc!216 1)) error_value!1068))) ))
(assert (exists ((l!218 List!1062)) (not (= (size!206 l!218) (sizeTailRec!214 l!218))) ))
(check-sat)
(exit)

