0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/FA_4bit_df_no_0008/FA_4bit_df_no_0008.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/FA_4bit_df_no_0008/FA_4bit_df_no_0008.srcs/sim_1/new/FA_4bit_df_tb_no_0008.v,1708843158,verilog,,,,FA_4bit_df_tb_no_0008,,,,,,,,
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/FA_4bit_df_no_0008/FA_4bit_df_no_0008.srcs/sources_1/new/FA_4bit_df_no_0008.v,1708843065,verilog,,C:/Users/user/Documents/Github Projects/Verilog-in-Depth/FA_4bit_df_no_0008/FA_4bit_df_no_0008.srcs/sim_1/new/FA_4bit_df_tb_no_0008.v,,FA_4bit_df_no_0008,,,,,,,,
