// Seed: 35862958
module module_0 (
    input wire id_0
);
  assign id_2 = id_2[1];
  tri0 id_3 = 1;
  wire id_4;
  wire id_5;
  assign id_3 = 1'h0;
  id_6(
      id_3, id_3
  );
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    output supply1 id_6,
    input wor id_7,
    output supply0 id_8,
    output uwire id_9,
    input uwire id_10,
    output tri id_11,
    input tri id_12,
    input tri0 id_13,
    output tri1 id_14,
    input tri0 id_15,
    input tri0 id_16,
    output supply1 id_17
);
  assign id_17 = id_16;
  module_0 modCall_1 (id_4);
endmodule
