

================================================================
== Vitis HLS Report for 'flattening'
================================================================
* Date:           Fri Jan 24 15:13:13 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.254 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      198|      198|  1.980 us|  1.980 us|  198|  198|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- flat_for_rows  |      196|      196|        15|         14|          1|    14|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     60|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    137|    -|
|Register         |        -|   -|     26|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     26|    197|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |r_2_fu_68_p2                       |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001          |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_62_p2                 |      icmp|   0|  0|  13|           4|           3|
    |ap_block_state10_pp0_stage9_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  60|          25|          22|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  65|         15|    1|         15|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_r             |   9|          2|    4|          8|
    |flat_to_dense_streams_0_blk_n  |   9|          2|    1|          2|
    |pool_to_flat_streams_0_blk_n   |   9|          2|    1|          2|
    |r_1_fu_36                      |   9|          2|    4|          8|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 137|         31|   15|         43|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  14|   0|   14|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln10_reg_85             |   1|   0|    1|          0|
    |r_1_fu_36                    |   4|   0|    4|          0|
    |r_2_reg_89                   |   4|   0|    4|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  26|   0|   26|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+-------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|               flattening|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|               flattening|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|               flattening|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|               flattening|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|               flattening|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|               flattening|  return value|
|pool_to_flat_streams_0_dout             |   in|   32|     ap_fifo|   pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_num_data_valid   |   in|    9|     ap_fifo|   pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_fifo_cap         |   in|    9|     ap_fifo|   pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_empty_n          |   in|    1|     ap_fifo|   pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_read             |  out|    1|     ap_fifo|   pool_to_flat_streams_0|       pointer|
|flat_to_dense_streams_0_din             |  out|   32|     ap_fifo|  flat_to_dense_streams_0|       pointer|
|flat_to_dense_streams_0_num_data_valid  |   in|    9|     ap_fifo|  flat_to_dense_streams_0|       pointer|
|flat_to_dense_streams_0_fifo_cap        |   in|    9|     ap_fifo|  flat_to_dense_streams_0|       pointer|
|flat_to_dense_streams_0_full_n          |   in|    1|     ap_fifo|  flat_to_dense_streams_0|       pointer|
|flat_to_dense_streams_0_write           |  out|    1|     ap_fifo|  flat_to_dense_streams_0|       pointer|
+----------------------------------------+-----+-----+------------+-------------------------+--------------+

