
2_uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000008b4  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  080009f0  080009f0  000109f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08000a0c  08000a0c  00010a0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000a10  08000a10  00010a10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  00010a14  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  20000000  08000a14  00020000  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  2000001c  08000a14  0002001c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00010a14  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000495a  00000000  00000000  00010a3d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000d0a  00000000  00000000  00015397  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000188  00000000  00000000  000160a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000110  00000000  00000000  00016230  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000013a8  00000000  00000000  00016340  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000009ba  00000000  00000000  000176e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000180a2  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000044c  00000000  00000000  00018120  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0001856c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000000 	.word	0x20000000
 8000158:	00000000 	.word	0x00000000
 800015c:	080009d8 	.word	0x080009d8

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000004 	.word	0x20000004
 8000178:	080009d8 	.word	0x080009d8

0800017c <SetSysClk>:
 */

#include "include.h"

void SetSysClk(void)
{
 800017c:	b480      	push	{r7}
 800017e:	b083      	sub	sp, #12
 8000180:	af00      	add	r7, sp, #0
	uint32_t status = 0;
 8000182:	2300      	movs	r3, #0
 8000184:	607b      	str	r3, [r7, #4]

  /*1. Enable HSI High speed internal clock*/
  RCC->CR |= RCC_CR_HSION;
 8000186:	4a3d      	ldr	r2, [pc, #244]	; (800027c <SetSysClk+0x100>)
 8000188:	4b3c      	ldr	r3, [pc, #240]	; (800027c <SetSysClk+0x100>)
 800018a:	681b      	ldr	r3, [r3, #0]
 800018c:	f043 0301 	orr.w	r3, r3, #1
 8000190:	6013      	str	r3, [r2, #0]

  /*2. Waits for the HSI to stabilize. */
 while(!(RCC->CR & RCC_CR_HSIRDY)){} //CR bit 1 HSIRDY sets when HSI oscillator is stable. p141
 8000192:	bf00      	nop
 8000194:	4b39      	ldr	r3, [pc, #228]	; (800027c <SetSysClk+0x100>)
 8000196:	681b      	ldr	r3, [r3, #0]
 8000198:	f003 0302 	and.w	r3, r3, #2
 800019c:	2b00      	cmp	r3, #0
 800019e:	d0f9      	beq.n	8000194 <SetSysClk+0x18>
 status = (RCC->CR & RCC_CR_HSIRDY) ? 1 : 0; //if CR bit 1 HSIDRY high when oscillator is stable.
 80001a0:	4b36      	ldr	r3, [pc, #216]	; (800027c <SetSysClk+0x100>)
 80001a2:	681b      	ldr	r3, [r3, #0]
 80001a4:	f003 0302 	and.w	r3, r3, #2
 80001a8:	2b00      	cmp	r3, #0
 80001aa:	bf14      	ite	ne
 80001ac:	2301      	movne	r3, #1
 80001ae:	2300      	moveq	r3, #0
 80001b0:	b2db      	uxtb	r3, r3
 80001b2:	607b      	str	r3, [r7, #4]

 if (status == 1) //If HSI ready
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	2b01      	cmp	r3, #1
 80001b8:	d10b      	bne.n	80001d2 <SetSysClk+0x56>
  {
    /*3.  PLL (Phase-Locked Loop)configuration to generate 32MHz*/
	  //PLLSCR bit 16, PLLMUL bits 18-21, PLLDIV bits 22,23.
	  //0000 0000 1111 1101 0000 0000 0000 0000 corresponding bits
	  //these bits PLLSRC, PLLMUL and PLLDIV cleared
	  RCC->CFGR &= ~(0x00FD0000);
 80001ba:	4a30      	ldr	r2, [pc, #192]	; (800027c <SetSysClk+0x100>)
 80001bc:	4b2f      	ldr	r3, [pc, #188]	; (800027c <SetSysClk+0x100>)
 80001be:	689b      	ldr	r3, [r3, #8]
 80001c0:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 80001c4:	6093      	str	r3, [r2, #8]

	  //PLLMUL must be 0001 when multiplication=4 and PLLDIV must be 01 when division=2
	  //PLLCLK = (HSI * 4)/2 = 32 MHz p144/911
	  //PLLSCR bit 16 must be 1 --> HSE oscillator clock selected as PLL input clock (done in previous line)
	  //0000 0000 0100 0100 0000 0000 0000 0000
	  RCC->CFGR |= 0x00440000;
 80001c6:	4a2d      	ldr	r2, [pc, #180]	; (800027c <SetSysClk+0x100>)
 80001c8:	4b2c      	ldr	r3, [pc, #176]	; (800027c <SetSysClk+0x100>)
 80001ca:	689b      	ldr	r3, [r3, #8]
 80001cc:	f443 0388 	orr.w	r3, r3, #4456448	; 0x440000
 80001d0:	6093      	str	r3, [r2, #8]
  {
    /* If HSI fails to start-up, the application will have wrong clock configuration. EX: toggle LED*/
  }

 /*4. Configures the Flash memory for optimal performance at 32 MHz by enabling 64-bit access, prefetch, and setting one wait state. */
   FLASH->ACR |= FLASH_ACR_ACC64; //ACC64 bit 2, 64-bit access. 64-bit access is used to improve the performance. p84
 80001d2:	4a2b      	ldr	r2, [pc, #172]	; (8000280 <SetSysClk+0x104>)
 80001d4:	4b2a      	ldr	r3, [pc, #168]	; (8000280 <SetSysClk+0x104>)
 80001d6:	681b      	ldr	r3, [r3, #0]
 80001d8:	f043 0304 	orr.w	r3, r3, #4
 80001dc:	6013      	str	r3, [r2, #0]
     /*Prefetch is enabled by setting the PRFTEN bit in the FLASH_ACR register.
     *This feature is useful if at least one wait state is needed to access the Flash memory.
 	*Figure 5 shows the execution of sequential 32-bit instructions*/
   FLASH->ACR |= FLASH_ACR_PRFTEN; //PRFTEN bit 1, prefetch enable. p84
 80001de:	4a28      	ldr	r2, [pc, #160]	; (8000280 <SetSysClk+0x104>)
 80001e0:	4b27      	ldr	r3, [pc, #156]	; (8000280 <SetSysClk+0x104>)
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	f043 0302 	orr.w	r3, r3, #2
 80001e8:	6013      	str	r3, [r2, #0]
   FLASH->ACR |= FLASH_ACR_LATENCY; //LATENCY one wait state bit 0. One wait state enabled. p84. p59
 80001ea:	4a25      	ldr	r2, [pc, #148]	; (8000280 <SetSysClk+0x104>)
 80001ec:	4b24      	ldr	r3, [pc, #144]	; (8000280 <SetSysClk+0x104>)
 80001ee:	681b      	ldr	r3, [r3, #0]
 80001f0:	f043 0301 	orr.w	r3, r3, #1
 80001f4:	6013      	str	r3, [r2, #0]

	/*5. Enables the power interface clock and configures the voltage regulator to supply 1.8V, waiting for it to stabilize.*/
	 RCC->APB1ENR |= RCC_APB1ENR_PWREN; //bit 28 PWREN: Power interface clock enable. p158. p101
 80001f6:	4a21      	ldr	r2, [pc, #132]	; (800027c <SetSysClk+0x100>)
 80001f8:	4b20      	ldr	r3, [pc, #128]	; (800027c <SetSysClk+0x100>)
 80001fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80001fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000200:	6253      	str	r3, [r2, #36]	; 0x24
	 PWR->CR = PWR_CR_VOS_0; //Bits 12:11 VOS[1:0]: Voltage scaling range selection, 01: 1.8 V (range 1). p121
 8000202:	4b20      	ldr	r3, [pc, #128]	; (8000284 <SetSysClk+0x108>)
 8000204:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000208:	601a      	str	r2, [r3, #0]
	of PWR_CR register. p102 1.8V needed for 32 MHz clock and lower voltages to save power.

	0: Regulator is ready in the selected voltage range
	1: Regulator voltage output is changing to the required VOS level.
	*/
	 while((PWR->CSR & PWR_CSR_VOSF)){} //bit 4 VOSF: Voltage Scaling select flag. p125
 800020a:	bf00      	nop
 800020c:	4b1d      	ldr	r3, [pc, #116]	; (8000284 <SetSysClk+0x108>)
 800020e:	685b      	ldr	r3, [r3, #4]
 8000210:	f003 0310 	and.w	r3, r3, #16
 8000214:	2b00      	cmp	r3, #0
 8000216:	d1f9      	bne.n	800020c <SetSysClk+0x90>

	/*6. No-prescalers for the AHB, APB1, and APB2 buses, effectively setting them to run at the same frequency as the system clock.*/
	RCC->CFGR &= ~RCC_CFGR_HPRE_3; //Bits 7:4 HPRE[3:0]: AHB prescaler. 0xxx: SYSCLK not divided. p144
 8000218:	4a18      	ldr	r2, [pc, #96]	; (800027c <SetSysClk+0x100>)
 800021a:	4b18      	ldr	r3, [pc, #96]	; (800027c <SetSysClk+0x100>)
 800021c:	689b      	ldr	r3, [r3, #8]
 800021e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000222:	6093      	str	r3, [r2, #8]
	RCC->CFGR &= ~RCC_CFGR_PPRE2_2; //Bits 13:11 PPRE2[2:0]: APB high-speed prescaler (APB2). p144
 8000224:	4a15      	ldr	r2, [pc, #84]	; (800027c <SetSysClk+0x100>)
 8000226:	4b15      	ldr	r3, [pc, #84]	; (800027c <SetSysClk+0x100>)
 8000228:	689b      	ldr	r3, [r3, #8]
 800022a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800022e:	6093      	str	r3, [r2, #8]
	RCC->CFGR &= ~RCC_CFGR_PPRE1_2; //Bits 10:8 PPRE1[2:0]: APB low-speed prescaler (APB1)p. 144
 8000230:	4a12      	ldr	r2, [pc, #72]	; (800027c <SetSysClk+0x100>)
 8000232:	4b12      	ldr	r3, [pc, #72]	; (800027c <SetSysClk+0x100>)
 8000234:	689b      	ldr	r3, [r3, #8]
 8000236:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800023a:	6093      	str	r3, [r2, #8]

	/*7. Enables the PLL.*/
	RCC->CR |= RCC_CR_PLLON; //Bit 24 PLLON: PLL enable. p140
 800023c:	4a0f      	ldr	r2, [pc, #60]	; (800027c <SetSysClk+0x100>)
 800023e:	4b0f      	ldr	r3, [pc, #60]	; (800027c <SetSysClk+0x100>)
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000246:	6013      	str	r3, [r2, #0]

	/*8. Waits for the PLL to stabilize. */
	while(!(RCC->CR & RCC_CR_PLLRDY)){} //Bit 25 PLLRDY: PLL clock ready flag. p140
 8000248:	bf00      	nop
 800024a:	4b0c      	ldr	r3, [pc, #48]	; (800027c <SetSysClk+0x100>)
 800024c:	681b      	ldr	r3, [r3, #0]
 800024e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000252:	2b00      	cmp	r3, #0
 8000254:	d0f9      	beq.n	800024a <SetSysClk+0xce>

	/*9. Switches the system clock source to the configured PLL output (32 MHz).*/
	RCC->CFGR |= 0x3U; //Bits 1:0 SW[1:0]: System clock switch, 11: PLL used as system clock
 8000256:	4a09      	ldr	r2, [pc, #36]	; (800027c <SetSysClk+0x100>)
 8000258:	4b08      	ldr	r3, [pc, #32]	; (800027c <SetSysClk+0x100>)
 800025a:	689b      	ldr	r3, [r3, #8]
 800025c:	f043 0303 	orr.w	r3, r3, #3
 8000260:	6093      	str	r3, [r2, #8]

	/*Bits 3:2 SWS[1:0]: System clock switch status, 11: PLL used as system clock.
	 * These bits are set and cleared by hardware to indicate which clock source is used as
	system clock. 11: PLL used as system clock. p145.
	 Waits for the system clock to confirm it's using the PLL. */
	while (!(RCC->CFGR & RCC_CFGR_SWS)){}
 8000262:	bf00      	nop
 8000264:	4b05      	ldr	r3, [pc, #20]	; (800027c <SetSysClk+0x100>)
 8000266:	689b      	ldr	r3, [r3, #8]
 8000268:	f003 030c 	and.w	r3, r3, #12
 800026c:	2b00      	cmp	r3, #0
 800026e:	d0f9      	beq.n	8000264 <SetSysClk+0xe8>
}
 8000270:	bf00      	nop
 8000272:	370c      	adds	r7, #12
 8000274:	46bd      	mov	sp, r7
 8000276:	bc80      	pop	{r7}
 8000278:	4770      	bx	lr
 800027a:	bf00      	nop
 800027c:	40023800 	.word	0x40023800
 8000280:	40023c00 	.word	0x40023c00
 8000284:	40007000 	.word	0x40007000

08000288 <systickDelayMs>:
#include "include.h"
void systickDelayMs(uint32_t delay){
 8000288:	b480      	push	{r7}
 800028a:	b085      	sub	sp, #20
 800028c:	af00      	add	r7, sp, #0
 800028e:	6078      	str	r0, [r7, #4]
	//Systick
		SysTick->LOAD = 32000; //Reload with number of clocks per 1 ms (1x10^-3 x 32x10^6)
 8000290:	4b11      	ldr	r3, [pc, #68]	; (80002d8 <systickDelayMs+0x50>)
 8000292:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8000296:	605a      	str	r2, [r3, #4]
		SysTick->VAL = 0;//Clear systick current value
 8000298:	4b0f      	ldr	r3, [pc, #60]	; (80002d8 <systickDelayMs+0x50>)
 800029a:	2200      	movs	r2, #0
 800029c:	609a      	str	r2, [r3, #8]
		SysTick->CTRL = SysTick_CTRL_ENABLE | SysTick_CTRL_CLKSOURCE;//Enable systick and select internal clk src
 800029e:	4b0e      	ldr	r3, [pc, #56]	; (80002d8 <systickDelayMs+0x50>)
 80002a0:	2205      	movs	r2, #5
 80002a2:	601a      	str	r2, [r3, #0]

		for(uint32_t i = 0; i<delay;i++){
 80002a4:	2300      	movs	r3, #0
 80002a6:	60fb      	str	r3, [r7, #12]
 80002a8:	e009      	b.n	80002be <systickDelayMs+0x36>
			//Wait until the COUNTFLAG is set
			while(!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG)){}
 80002aa:	bf00      	nop
 80002ac:	4b0a      	ldr	r3, [pc, #40]	; (80002d8 <systickDelayMs+0x50>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d0f9      	beq.n	80002ac <systickDelayMs+0x24>
		for(uint32_t i = 0; i<delay;i++){
 80002b8:	68fb      	ldr	r3, [r7, #12]
 80002ba:	3301      	adds	r3, #1
 80002bc:	60fb      	str	r3, [r7, #12]
 80002be:	68fa      	ldr	r2, [r7, #12]
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	429a      	cmp	r2, r3
 80002c4:	d3f1      	bcc.n	80002aa <systickDelayMs+0x22>
		}
		SysTick->CTRL = 0;
 80002c6:	4b04      	ldr	r3, [pc, #16]	; (80002d8 <systickDelayMs+0x50>)
 80002c8:	2200      	movs	r2, #0
 80002ca:	601a      	str	r2, [r3, #0]
}
 80002cc:	bf00      	nop
 80002ce:	3714      	adds	r7, #20
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bc80      	pop	{r7}
 80002d4:	4770      	bx	lr
 80002d6:	bf00      	nop
 80002d8:	e000e010 	.word	0xe000e010

080002dc <systickDelayUs>:
void systickDelayUs(uint32_t delay){
 80002dc:	b480      	push	{r7}
 80002de:	b085      	sub	sp, #20
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	6078      	str	r0, [r7, #4]
	//Systick Us
	//Reload with number of clocks per 1 us (1x10^-6 x 32x10^6). But by measure osciloscope it should be 20
		SysTick->LOAD = 20;
 80002e4:	4b10      	ldr	r3, [pc, #64]	; (8000328 <systickDelayUs+0x4c>)
 80002e6:	2214      	movs	r2, #20
 80002e8:	605a      	str	r2, [r3, #4]
		SysTick->VAL = 0;//Clear systick current value
 80002ea:	4b0f      	ldr	r3, [pc, #60]	; (8000328 <systickDelayUs+0x4c>)
 80002ec:	2200      	movs	r2, #0
 80002ee:	609a      	str	r2, [r3, #8]
		SysTick->CTRL = SysTick_CTRL_ENABLE | SysTick_CTRL_CLKSOURCE;//Enable systick and select internal clk src
 80002f0:	4b0d      	ldr	r3, [pc, #52]	; (8000328 <systickDelayUs+0x4c>)
 80002f2:	2205      	movs	r2, #5
 80002f4:	601a      	str	r2, [r3, #0]

		for(uint32_t i = 0; i<delay;i++){
 80002f6:	2300      	movs	r3, #0
 80002f8:	60fb      	str	r3, [r7, #12]
 80002fa:	e009      	b.n	8000310 <systickDelayUs+0x34>
			//Wait until the COUNTFLAG is set
			while(!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG)){}
 80002fc:	bf00      	nop
 80002fe:	4b0a      	ldr	r3, [pc, #40]	; (8000328 <systickDelayUs+0x4c>)
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000306:	2b00      	cmp	r3, #0
 8000308:	d0f9      	beq.n	80002fe <systickDelayUs+0x22>
		for(uint32_t i = 0; i<delay;i++){
 800030a:	68fb      	ldr	r3, [r7, #12]
 800030c:	3301      	adds	r3, #1
 800030e:	60fb      	str	r3, [r7, #12]
 8000310:	68fa      	ldr	r2, [r7, #12]
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	429a      	cmp	r2, r3
 8000316:	d3f1      	bcc.n	80002fc <systickDelayUs+0x20>
		}
		SysTick->CTRL = 0;
 8000318:	4b03      	ldr	r3, [pc, #12]	; (8000328 <systickDelayUs+0x4c>)
 800031a:	2200      	movs	r2, #0
 800031c:	601a      	str	r2, [r3, #0]
}
 800031e:	bf00      	nop
 8000320:	3714      	adds	r7, #20
 8000322:	46bd      	mov	sp, r7
 8000324:	bc80      	pop	{r7}
 8000326:	4770      	bx	lr
 8000328:	e000e010 	.word	0xe000e010

0800032c <compute_uart_bd>:
#include "include.h"
#define SYS_FREQ 32000000
#define UART_BAUDRATE 9600

uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate)
{
 800032c:	b480      	push	{r7}
 800032e:	b083      	sub	sp, #12
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
 8000334:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (BaudRate/2))/BaudRate);
 8000336:	683b      	ldr	r3, [r7, #0]
 8000338:	085a      	lsrs	r2, r3, #1
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	441a      	add	r2, r3
 800033e:	683b      	ldr	r3, [r7, #0]
 8000340:	fbb2 f3f3 	udiv	r3, r2, r3
 8000344:	b29b      	uxth	r3, r3
}
 8000346:	4618      	mov	r0, r3
 8000348:	370c      	adds	r7, #12
 800034a:	46bd      	mov	sp, r7
 800034c:	bc80      	pop	{r7}
 800034e:	4770      	bx	lr

08000350 <uart_set_baudrate>:
void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BaudRate)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b084      	sub	sp, #16
 8000354:	af00      	add	r7, sp, #0
 8000356:	60f8      	str	r0, [r7, #12]
 8000358:	60b9      	str	r1, [r7, #8]
 800035a:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_bd(PeriphClk,BaudRate);
 800035c:	6879      	ldr	r1, [r7, #4]
 800035e:	68b8      	ldr	r0, [r7, #8]
 8000360:	f7ff ffe4 	bl	800032c <compute_uart_bd>
 8000364:	4603      	mov	r3, r0
 8000366:	461a      	mov	r2, r3
 8000368:	68fb      	ldr	r3, [r7, #12]
 800036a:	609a      	str	r2, [r3, #8]
}
 800036c:	bf00      	nop
 800036e:	3710      	adds	r7, #16
 8000370:	46bd      	mov	sp, r7
 8000372:	bd80      	pop	{r7, pc}

08000374 <uart2_tx_init>:
void uart2_tx_init()
{
 8000374:	b580      	push	{r7, lr}
 8000376:	af00      	add	r7, sp, #0
	//Enable clock access to gpioA
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8000378:	4a1a      	ldr	r2, [pc, #104]	; (80003e4 <uart2_tx_init+0x70>)
 800037a:	4b1a      	ldr	r3, [pc, #104]	; (80003e4 <uart2_tx_init+0x70>)
 800037c:	69db      	ldr	r3, [r3, #28]
 800037e:	f043 0301 	orr.w	r3, r3, #1
 8000382:	61d3      	str	r3, [r2, #28]
	//Set gpio PA2 mode alternate function
	GPIOA->MODER |= GPIO_MODER_MODER2_1;
 8000384:	4a18      	ldr	r2, [pc, #96]	; (80003e8 <uart2_tx_init+0x74>)
 8000386:	4b18      	ldr	r3, [pc, #96]	; (80003e8 <uart2_tx_init+0x74>)
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	f043 0320 	orr.w	r3, r3, #32
 800038e:	6013      	str	r3, [r2, #0]
	//Set gpio PA2 type UART_TX (AF07)
	GPIOA->AFR[0] |= 0x7U<<GPIO_AFRL_AFRL2_Pos; //0:AFRL 1:AFRH
 8000390:	4a15      	ldr	r2, [pc, #84]	; (80003e8 <uart2_tx_init+0x74>)
 8000392:	4b15      	ldr	r3, [pc, #84]	; (80003e8 <uart2_tx_init+0x74>)
 8000394:	6a1b      	ldr	r3, [r3, #32]
 8000396:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800039a:	6213      	str	r3, [r2, #32]

	//Set gpio PA3 mode alternate function
	GPIOA->MODER |= GPIO_MODER_MODER3_1;
 800039c:	4a12      	ldr	r2, [pc, #72]	; (80003e8 <uart2_tx_init+0x74>)
 800039e:	4b12      	ldr	r3, [pc, #72]	; (80003e8 <uart2_tx_init+0x74>)
 80003a0:	681b      	ldr	r3, [r3, #0]
 80003a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003a6:	6013      	str	r3, [r2, #0]
	//Set gpio PA3 type UART_RX (AF07)
	GPIOA->AFR[0] |= 0x7U<<GPIO_AFRL_AFRL3_Pos; //0:AFRL 1:AFRH
 80003a8:	4a0f      	ldr	r2, [pc, #60]	; (80003e8 <uart2_tx_init+0x74>)
 80003aa:	4b0f      	ldr	r3, [pc, #60]	; (80003e8 <uart2_tx_init+0x74>)
 80003ac:	6a1b      	ldr	r3, [r3, #32]
 80003ae:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 80003b2:	6213      	str	r3, [r2, #32]

	//Enable clock access uart2
	RCC->APB1ENR |= RCC_APB1ENR_USART2EN; //STM32L152_reference_manual.pdf p158/911
 80003b4:	4a0b      	ldr	r2, [pc, #44]	; (80003e4 <uart2_tx_init+0x70>)
 80003b6:	4b0b      	ldr	r3, [pc, #44]	; (80003e4 <uart2_tx_init+0x70>)
 80003b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003be:	6253      	str	r3, [r2, #36]	; 0x24
	//Configure baudrate
	uart_set_baudrate(USART2,SYS_FREQ,UART_BAUDRATE);
 80003c0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80003c4:	4909      	ldr	r1, [pc, #36]	; (80003ec <uart2_tx_init+0x78>)
 80003c6:	480a      	ldr	r0, [pc, #40]	; (80003f0 <uart2_tx_init+0x7c>)
 80003c8:	f7ff ffc2 	bl	8000350 <uart_set_baudrate>

	//Config transfer direction
	USART2->CR1 = USART_CR1_TE | USART_CR1_RE; //TE:Transmit Enable, RE:Receive Enable
 80003cc:	4b08      	ldr	r3, [pc, #32]	; (80003f0 <uart2_tx_init+0x7c>)
 80003ce:	220c      	movs	r2, #12
 80003d0:	60da      	str	r2, [r3, #12]


	//Enable uart module
	USART2->CR1 |= USART_CR1_UE; //UE: UART Enable
 80003d2:	4a07      	ldr	r2, [pc, #28]	; (80003f0 <uart2_tx_init+0x7c>)
 80003d4:	4b06      	ldr	r3, [pc, #24]	; (80003f0 <uart2_tx_init+0x7c>)
 80003d6:	68db      	ldr	r3, [r3, #12]
 80003d8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80003dc:	60d3      	str	r3, [r2, #12]

}
 80003de:	bf00      	nop
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	40023800 	.word	0x40023800
 80003e8:	40020000 	.word	0x40020000
 80003ec:	01e84800 	.word	0x01e84800
 80003f0:	40004400 	.word	0x40004400

080003f4 <uart2_write>:
void uart2_write(unsigned char ch)
{
 80003f4:	b480      	push	{r7}
 80003f6:	b083      	sub	sp, #12
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	4603      	mov	r3, r0
 80003fc:	71fb      	strb	r3, [r7, #7]
	//Make sure the transmit data register is empty
	while(!(USART2->SR & USART_SR_TXE)){}
 80003fe:	bf00      	nop
 8000400:	4b06      	ldr	r3, [pc, #24]	; (800041c <uart2_write+0x28>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000408:	2b00      	cmp	r3, #0
 800040a:	d0f9      	beq.n	8000400 <uart2_write+0xc>

	//Write to transmit data register
	USART2->DR = ch;
 800040c:	4a03      	ldr	r2, [pc, #12]	; (800041c <uart2_write+0x28>)
 800040e:	79fb      	ldrb	r3, [r7, #7]
 8000410:	6053      	str	r3, [r2, #4]
}
 8000412:	bf00      	nop
 8000414:	370c      	adds	r7, #12
 8000416:	46bd      	mov	sp, r7
 8000418:	bc80      	pop	{r7}
 800041a:	4770      	bx	lr
 800041c:	40004400 	.word	0x40004400

08000420 <uart2_write_string>:
void uart2_write_string(char* ch){
 8000420:	b580      	push	{r7, lr}
 8000422:	b084      	sub	sp, #16
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
	uint8_t i=0;
 8000428:	2300      	movs	r3, #0
 800042a:	73fb      	strb	r3, [r7, #15]
	while(ch[i]!='\0'){
 800042c:	e009      	b.n	8000442 <uart2_write_string+0x22>
		uart2_write(ch[i]);
 800042e:	7bfb      	ldrb	r3, [r7, #15]
 8000430:	687a      	ldr	r2, [r7, #4]
 8000432:	4413      	add	r3, r2
 8000434:	781b      	ldrb	r3, [r3, #0]
 8000436:	4618      	mov	r0, r3
 8000438:	f7ff ffdc 	bl	80003f4 <uart2_write>
		i++;
 800043c:	7bfb      	ldrb	r3, [r7, #15]
 800043e:	3301      	adds	r3, #1
 8000440:	73fb      	strb	r3, [r7, #15]
	while(ch[i]!='\0'){
 8000442:	7bfb      	ldrb	r3, [r7, #15]
 8000444:	687a      	ldr	r2, [r7, #4]
 8000446:	4413      	add	r3, r2
 8000448:	781b      	ldrb	r3, [r3, #0]
 800044a:	2b00      	cmp	r3, #0
 800044c:	d1ef      	bne.n	800042e <uart2_write_string+0xe>
	}
	i=0;
 800044e:	2300      	movs	r3, #0
 8000450:	73fb      	strb	r3, [r7, #15]
}
 8000452:	bf00      	nop
 8000454:	3710      	adds	r7, #16
 8000456:	46bd      	mov	sp, r7
 8000458:	bd80      	pop	{r7, pc}

0800045a <main>:
#include "stm32l1xx.h"

#include "include.h"

int main(void)
{
 800045a:	b580      	push	{r7, lr}
 800045c:	b082      	sub	sp, #8
 800045e:	af00      	add	r7, sp, #0
	SetSysClk();
 8000460:	f7ff fe8c 	bl	800017c <SetSysClk>
	uart2_tx_init();
 8000464:	f7ff ff86 	bl	8000374 <uart2_tx_init>
	uint8_t am2302[4] = {0x00};
 8000468:	2300      	movs	r3, #0
 800046a:	607b      	str	r3, [r7, #4]

  while (1)
  {
	  //If request success then read humidity and temperature and send debugger
	  if(am2302Request(am2302)){
 800046c:	1d3b      	adds	r3, r7, #4
 800046e:	4618      	mov	r0, r3
 8000470:	f000 f80c 	bl	800048c <am2302Request>
 8000474:	4603      	mov	r3, r0
 8000476:	2b00      	cmp	r3, #0
 8000478:	d003      	beq.n	8000482 <main+0x28>
		  am2302ShowUart2(am2302);
 800047a:	1d3b      	adds	r3, r7, #4
 800047c:	4618      	mov	r0, r3
 800047e:	f000 f8bf 	bl	8000600 <am2302ShowUart2>
	  }
	  systickDelayMs(3000);
 8000482:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000486:	f7ff feff 	bl	8000288 <systickDelayMs>
	  if(am2302Request(am2302)){
 800048a:	e7ef      	b.n	800046c <main+0x12>

0800048c <am2302Request>:
 *	//7. Calculate CRC
 *			//Checksum=(Byte 0 + Byte 1 + Byte 2 + Byte 3) &0xFF
 *	//8. Check CRC if correct then return data
 * */

int am2302Request(uint8_t *array){
 800048c:	b580      	push	{r7, lr}
 800048e:	b084      	sub	sp, #16
 8000490:	af00      	add	r7, sp, #0
 8000492:	6078      	str	r0, [r7, #4]
//1. Initial GPIO mode Output
	//1. Enable Clock bus for GPIO pin PA6
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8000494:	4a58      	ldr	r2, [pc, #352]	; (80005f8 <am2302Request+0x16c>)
 8000496:	4b58      	ldr	r3, [pc, #352]	; (80005f8 <am2302Request+0x16c>)
 8000498:	69db      	ldr	r3, [r3, #28]
 800049a:	f043 0301 	orr.w	r3, r3, #1
 800049e:	61d3      	str	r3, [r2, #28]

	//2. Config GPIO pin mode output
	GPIOA->MODER |= GPIO_MODER_MODER6_0;
 80004a0:	4a56      	ldr	r2, [pc, #344]	; (80005fc <am2302Request+0x170>)
 80004a2:	4b56      	ldr	r3, [pc, #344]	; (80005fc <am2302Request+0x170>)
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80004aa:	6013      	str	r3, [r2, #0]
//2. Start communication
	 //1. Set Pin 6 HIGH
	GPIOA->ODR |= GPIO_ODR_ODR_6;
 80004ac:	4a53      	ldr	r2, [pc, #332]	; (80005fc <am2302Request+0x170>)
 80004ae:	4b53      	ldr	r3, [pc, #332]	; (80005fc <am2302Request+0x170>)
 80004b0:	695b      	ldr	r3, [r3, #20]
 80004b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80004b6:	6153      	str	r3, [r2, #20]
	//	2. Delay 1 ms
	systickDelayMs(1);
 80004b8:	2001      	movs	r0, #1
 80004ba:	f7ff fee5 	bl	8000288 <systickDelayMs>

	 //3. Set pin LOW
	GPIOA->ODR &= ~GPIO_ODR_ODR_6;
 80004be:	4a4f      	ldr	r2, [pc, #316]	; (80005fc <am2302Request+0x170>)
 80004c0:	4b4e      	ldr	r3, [pc, #312]	; (80005fc <am2302Request+0x170>)
 80004c2:	695b      	ldr	r3, [r3, #20]
 80004c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80004c8:	6153      	str	r3, [r2, #20]
	//4. Delay 1 ms
	systickDelayMs(1);
 80004ca:	2001      	movs	r0, #1
 80004cc:	f7ff fedc 	bl	8000288 <systickDelayMs>
//3. Request data
	 //1. Set pin HIGH
	GPIOA->ODR |= GPIO_ODR_ODR_6;
 80004d0:	4a4a      	ldr	r2, [pc, #296]	; (80005fc <am2302Request+0x170>)
 80004d2:	4b4a      	ldr	r3, [pc, #296]	; (80005fc <am2302Request+0x170>)
 80004d4:	695b      	ldr	r3, [r3, #20]
 80004d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80004da:	6153      	str	r3, [r2, #20]
	 //2. Delay 40 us
	systickDelayUs(40);
 80004dc:	2028      	movs	r0, #40	; 0x28
 80004de:	f7ff fefd 	bl	80002dc <systickDelayUs>
//4. Change GPIO mode Input
	GPIOA->MODER &= ~GPIO_MODER_MODER6;
 80004e2:	4a46      	ldr	r2, [pc, #280]	; (80005fc <am2302Request+0x170>)
 80004e4:	4b45      	ldr	r3, [pc, #276]	; (80005fc <am2302Request+0x170>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80004ec:	6013      	str	r3, [r2, #0]
//5. Wait for am2302 respond
	 //1. Wait forever until Input Data Register Pin LOW
	while((GPIOA->IDR & GPIO_IDR_IDR_6)){}
 80004ee:	bf00      	nop
 80004f0:	4b42      	ldr	r3, [pc, #264]	; (80005fc <am2302Request+0x170>)
 80004f2:	691b      	ldr	r3, [r3, #16]
 80004f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d1f9      	bne.n	80004f0 <am2302Request+0x64>
	//2. Wait forever until Input Data Register Pin HIGH
	while(!(GPIOA->IDR & GPIO_IDR_IDR_6)){}
 80004fc:	bf00      	nop
 80004fe:	4b3f      	ldr	r3, [pc, #252]	; (80005fc <am2302Request+0x170>)
 8000500:	691b      	ldr	r3, [r3, #16]
 8000502:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000506:	2b00      	cmp	r3, #0
 8000508:	d0f9      	beq.n	80004fe <am2302Request+0x72>
	 //3. Wait forever until Input Data Register Pin LOW
	while((GPIOA->IDR & GPIO_IDR_IDR_6)){}
 800050a:	bf00      	nop
 800050c:	4b3b      	ldr	r3, [pc, #236]	; (80005fc <am2302Request+0x170>)
 800050e:	691b      	ldr	r3, [r3, #16]
 8000510:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000514:	2b00      	cmp	r3, #0
 8000516:	d1f9      	bne.n	800050c <am2302Request+0x80>
//6. Get data
	//1. User provide pointer array uint8 array[5] to save data.
	uint8_t ar[5]={0x00};
 8000518:	f107 0308 	add.w	r3, r7, #8
 800051c:	2200      	movs	r2, #0
 800051e:	601a      	str	r2, [r3, #0]
 8000520:	711a      	strb	r2, [r3, #4]
	//2. Read 40 bits and add each 8 bits to array
	uint8_t i = 0;
 8000522:	2300      	movs	r3, #0
 8000524:	73fb      	strb	r3, [r7, #15]
	while(i<40){
 8000526:	e032      	b.n	800058e <am2302Request+0x102>
		//2.1 Wait until Input Data Register Pin HIGH
		while(!(GPIOA->IDR & GPIO_IDR_IDR_6)){}
 8000528:	bf00      	nop
 800052a:	4b34      	ldr	r3, [pc, #208]	; (80005fc <am2302Request+0x170>)
 800052c:	691b      	ldr	r3, [r3, #16]
 800052e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000532:	2b00      	cmp	r3, #0
 8000534:	d0f9      	beq.n	800052a <am2302Request+0x9e>
		//2.2 Delay 50 us
		systickDelayUs(45);
 8000536:	202d      	movs	r0, #45	; 0x2d
 8000538:	f7ff fed0 	bl	80002dc <systickDelayUs>
		//2.3 If PIN still HIGH over 45us, the vol-lengh mean data "1" else mean "0".
		//Then add each 8bits to array.
		if(GPIOA->IDR & GPIO_IDR_IDR_6){
 800053c:	4b2f      	ldr	r3, [pc, #188]	; (80005fc <am2302Request+0x170>)
 800053e:	691b      	ldr	r3, [r3, #16]
 8000540:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000544:	2b00      	cmp	r3, #0
 8000546:	d018      	beq.n	800057a <am2302Request+0xee>
			ar[i/8] |= 0x80 >> (i%8);//(i/8): i increase every 8bit, (i%8): reset counting from 0->7
 8000548:	7bfb      	ldrb	r3, [r7, #15]
 800054a:	08db      	lsrs	r3, r3, #3
 800054c:	b2db      	uxtb	r3, r3
 800054e:	4618      	mov	r0, r3
 8000550:	f107 0210 	add.w	r2, r7, #16
 8000554:	4413      	add	r3, r2
 8000556:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 800055a:	b25a      	sxtb	r2, r3
 800055c:	7bfb      	ldrb	r3, [r7, #15]
 800055e:	f003 0307 	and.w	r3, r3, #7
 8000562:	2180      	movs	r1, #128	; 0x80
 8000564:	fa41 f303 	asr.w	r3, r1, r3
 8000568:	b25b      	sxtb	r3, r3
 800056a:	4313      	orrs	r3, r2
 800056c:	b25b      	sxtb	r3, r3
 800056e:	b2da      	uxtb	r2, r3
 8000570:	f107 0310 	add.w	r3, r7, #16
 8000574:	4403      	add	r3, r0
 8000576:	f803 2c08 	strb.w	r2, [r3, #-8]
		}
		//2.4 i++;
		i++;
 800057a:	7bfb      	ldrb	r3, [r7, #15]
 800057c:	3301      	adds	r3, #1
 800057e:	73fb      	strb	r3, [r7, #15]
		//2.5 wait pin change HIGH to LOW to finish this bit
		while(GPIOA->IDR & GPIO_IDR_IDR_6){}
 8000580:	bf00      	nop
 8000582:	4b1e      	ldr	r3, [pc, #120]	; (80005fc <am2302Request+0x170>)
 8000584:	691b      	ldr	r3, [r3, #16]
 8000586:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800058a:	2b00      	cmp	r3, #0
 800058c:	d1f9      	bne.n	8000582 <am2302Request+0xf6>
	while(i<40){
 800058e:	7bfb      	ldrb	r3, [r7, #15]
 8000590:	2b27      	cmp	r3, #39	; 0x27
 8000592:	d9c9      	bls.n	8000528 <am2302Request+0x9c>
	}
//7. Calculate CRC
	//Checksum=(Byte 0 + Byte 1 + Byte 2 + Byte 3) &0xFF
	uint8_t crc = 0;
 8000594:	2300      	movs	r3, #0
 8000596:	73bb      	strb	r3, [r7, #14]
	for(i=0;i<4;i++){
 8000598:	2300      	movs	r3, #0
 800059a:	73fb      	strb	r3, [r7, #15]
 800059c:	e00b      	b.n	80005b6 <am2302Request+0x12a>
		crc += ar[i];
 800059e:	7bfb      	ldrb	r3, [r7, #15]
 80005a0:	f107 0210 	add.w	r2, r7, #16
 80005a4:	4413      	add	r3, r2
 80005a6:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 80005aa:	7bbb      	ldrb	r3, [r7, #14]
 80005ac:	4413      	add	r3, r2
 80005ae:	73bb      	strb	r3, [r7, #14]
	for(i=0;i<4;i++){
 80005b0:	7bfb      	ldrb	r3, [r7, #15]
 80005b2:	3301      	adds	r3, #1
 80005b4:	73fb      	strb	r3, [r7, #15]
 80005b6:	7bfb      	ldrb	r3, [r7, #15]
 80005b8:	2b03      	cmp	r3, #3
 80005ba:	d9f0      	bls.n	800059e <am2302Request+0x112>
	}
	crc &= 0xFF;
//8. Check CRC if correct then return data
	if(crc==ar[4]){
 80005bc:	7b3b      	ldrb	r3, [r7, #12]
 80005be:	7bba      	ldrb	r2, [r7, #14]
 80005c0:	429a      	cmp	r2, r3
 80005c2:	d114      	bne.n	80005ee <am2302Request+0x162>
		for(i=0;i<4;i++){
 80005c4:	2300      	movs	r3, #0
 80005c6:	73fb      	strb	r3, [r7, #15]
 80005c8:	e00c      	b.n	80005e4 <am2302Request+0x158>
			array[i]=ar[i];
 80005ca:	7bfb      	ldrb	r3, [r7, #15]
 80005cc:	687a      	ldr	r2, [r7, #4]
 80005ce:	4413      	add	r3, r2
 80005d0:	7bfa      	ldrb	r2, [r7, #15]
 80005d2:	f107 0110 	add.w	r1, r7, #16
 80005d6:	440a      	add	r2, r1
 80005d8:	f812 2c08 	ldrb.w	r2, [r2, #-8]
 80005dc:	701a      	strb	r2, [r3, #0]
		for(i=0;i<4;i++){
 80005de:	7bfb      	ldrb	r3, [r7, #15]
 80005e0:	3301      	adds	r3, #1
 80005e2:	73fb      	strb	r3, [r7, #15]
 80005e4:	7bfb      	ldrb	r3, [r7, #15]
 80005e6:	2b03      	cmp	r3, #3
 80005e8:	d9ef      	bls.n	80005ca <am2302Request+0x13e>
		}
		return 1;
 80005ea:	2301      	movs	r3, #1
 80005ec:	e000      	b.n	80005f0 <am2302Request+0x164>
	}
	return 0;
 80005ee:	2300      	movs	r3, #0
}
 80005f0:	4618      	mov	r0, r3
 80005f2:	3710      	adds	r7, #16
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	40023800 	.word	0x40023800
 80005fc:	40020000 	.word	0x40020000

08000600 <am2302ShowUart2>:
 * 		2. Combine 8 bits high and 8 bit low to 16 bit temperature
 * 4. Write UART2
 * 		1. Format data and save in an array
 * 		2. Uart2 write string
 * */
void am2302ShowUart2(uint8_t* am2302) {
 8000600:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000602:	b08f      	sub	sp, #60	; 0x3c
 8000604:	af04      	add	r7, sp, #16
 8000606:	6078      	str	r0, [r7, #4]
	uint16_t h = 0x0000, t = 0x0000;
 8000608:	2300      	movs	r3, #0
 800060a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800060c:	2300      	movs	r3, #0
 800060e:	84bb      	strh	r3, [r7, #36]	; 0x24
	char minus = '0';
 8000610:	2330      	movs	r3, #48	; 0x30
 8000612:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	char buffer[20]={'\0'};
 8000616:	f107 030c 	add.w	r3, r7, #12
 800061a:	2200      	movs	r2, #0
 800061c:	601a      	str	r2, [r3, #0]
 800061e:	605a      	str	r2, [r3, #4]
 8000620:	609a      	str	r2, [r3, #8]
 8000622:	60da      	str	r2, [r3, #12]
 8000624:	611a      	str	r2, [r3, #16]

  //Read humidity
  h = ((am2302[0]&0xFFFF)<<8) | (am2302[1]&0xFFFF);
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	021b      	lsls	r3, r3, #8
 800062c:	b21a      	sxth	r2, r3
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	3301      	adds	r3, #1
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	b21b      	sxth	r3, r3
 8000636:	4313      	orrs	r3, r2
 8000638:	b21b      	sxth	r3, r3
 800063a:	84fb      	strh	r3, [r7, #38]	; 0x26

  //Check minus template
  minus = (am2302[2]>>7)? '-' : '+';
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	3302      	adds	r3, #2
 8000640:	781b      	ldrb	r3, [r3, #0]
 8000642:	b25b      	sxtb	r3, r3
 8000644:	2b00      	cmp	r3, #0
 8000646:	da01      	bge.n	800064c <am2302ShowUart2+0x4c>
 8000648:	232d      	movs	r3, #45	; 0x2d
 800064a:	e000      	b.n	800064e <am2302ShowUart2+0x4e>
 800064c:	232b      	movs	r3, #43	; 0x2b
 800064e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  //Read temperature
  t = ((am2302[2]&0xFF7F)<<8) | (am2302[3]&0xFFFF); //&0xFF7F to remove minus
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	3302      	adds	r3, #2
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	021b      	lsls	r3, r3, #8
 800065a:	b21b      	sxth	r3, r3
 800065c:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000660:	b21a      	sxth	r2, r3
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	3303      	adds	r3, #3
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	b21b      	sxth	r3, r3
 800066a:	4313      	orrs	r3, r2
 800066c:	b21b      	sxth	r3, r3
 800066e:	84bb      	strh	r3, [r7, #36]	; 0x24

  //Write UART2
  sprintf(buffer, "%d,%d %%RH  %c%d,%d °C\n\r", h/10,h%10,minus,t/10,t%10);
 8000670:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000672:	4a1d      	ldr	r2, [pc, #116]	; (80006e8 <am2302ShowUart2+0xe8>)
 8000674:	fba2 2303 	umull	r2, r3, r2, r3
 8000678:	08db      	lsrs	r3, r3, #3
 800067a:	b29b      	uxth	r3, r3
 800067c:	461e      	mov	r6, r3
 800067e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000680:	4b19      	ldr	r3, [pc, #100]	; (80006e8 <am2302ShowUart2+0xe8>)
 8000682:	fba3 1302 	umull	r1, r3, r3, r2
 8000686:	08d9      	lsrs	r1, r3, #3
 8000688:	460b      	mov	r3, r1
 800068a:	009b      	lsls	r3, r3, #2
 800068c:	440b      	add	r3, r1
 800068e:	005b      	lsls	r3, r3, #1
 8000690:	1ad3      	subs	r3, r2, r3
 8000692:	b29b      	uxth	r3, r3
 8000694:	469e      	mov	lr, r3
 8000696:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 800069a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800069c:	4a12      	ldr	r2, [pc, #72]	; (80006e8 <am2302ShowUart2+0xe8>)
 800069e:	fba2 2303 	umull	r2, r3, r2, r3
 80006a2:	08db      	lsrs	r3, r3, #3
 80006a4:	b29b      	uxth	r3, r3
 80006a6:	461d      	mov	r5, r3
 80006a8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80006aa:	4b0f      	ldr	r3, [pc, #60]	; (80006e8 <am2302ShowUart2+0xe8>)
 80006ac:	fba3 1302 	umull	r1, r3, r3, r2
 80006b0:	08d9      	lsrs	r1, r3, #3
 80006b2:	460b      	mov	r3, r1
 80006b4:	009b      	lsls	r3, r3, #2
 80006b6:	440b      	add	r3, r1
 80006b8:	005b      	lsls	r3, r3, #1
 80006ba:	1ad3      	subs	r3, r2, r3
 80006bc:	b29b      	uxth	r3, r3
 80006be:	f107 040c 	add.w	r4, r7, #12
 80006c2:	9302      	str	r3, [sp, #8]
 80006c4:	9501      	str	r5, [sp, #4]
 80006c6:	9000      	str	r0, [sp, #0]
 80006c8:	4673      	mov	r3, lr
 80006ca:	4632      	mov	r2, r6
 80006cc:	4907      	ldr	r1, [pc, #28]	; (80006ec <am2302ShowUart2+0xec>)
 80006ce:	4620      	mov	r0, r4
 80006d0:	f000 f947 	bl	8000962 <siprintf>
  uart2_write_string(buffer);
 80006d4:	f107 030c 	add.w	r3, r7, #12
 80006d8:	4618      	mov	r0, r3
 80006da:	f7ff fea1 	bl	8000420 <uart2_write_string>
}
 80006de:	bf00      	nop
 80006e0:	372c      	adds	r7, #44	; 0x2c
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006e6:	bf00      	nop
 80006e8:	cccccccd 	.word	0xcccccccd
 80006ec:	080009f0 	.word	0x080009f0

080006f0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80006f0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80006f2:	e003      	b.n	80006fc <LoopCopyDataInit>

080006f4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80006f4:	4b0b      	ldr	r3, [pc, #44]	; (8000724 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80006f6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80006f8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80006fa:	3104      	adds	r1, #4

080006fc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80006fc:	480a      	ldr	r0, [pc, #40]	; (8000728 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80006fe:	4b0b      	ldr	r3, [pc, #44]	; (800072c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000700:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000702:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000704:	d3f6      	bcc.n	80006f4 <CopyDataInit>
  ldr r2, =_sbss
 8000706:	4a0a      	ldr	r2, [pc, #40]	; (8000730 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000708:	e002      	b.n	8000710 <LoopFillZerobss>

0800070a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800070a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800070c:	f842 3b04 	str.w	r3, [r2], #4

08000710 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000710:	4b08      	ldr	r3, [pc, #32]	; (8000734 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000712:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000714:	d3f9      	bcc.n	800070a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000716:	f000 f811 	bl	800073c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800071a:	f000 f939 	bl	8000990 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800071e:	f7ff fe9c 	bl	800045a <main>
  bx lr
 8000722:	4770      	bx	lr
  ldr r3, =_sidata
 8000724:	08000a14 	.word	0x08000a14
  ldr r0, =_sdata
 8000728:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800072c:	20000000 	.word	0x20000000
  ldr r2, =_sbss
 8000730:	20000000 	.word	0x20000000
  ldr r3, = _ebss
 8000734:	2000001c 	.word	0x2000001c

08000738 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000738:	e7fe      	b.n	8000738 <ADC1_IRQHandler>
	...

0800073c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8000740:	4a15      	ldr	r2, [pc, #84]	; (8000798 <SystemInit+0x5c>)
 8000742:	4b15      	ldr	r3, [pc, #84]	; (8000798 <SystemInit+0x5c>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800074a:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 800074c:	4912      	ldr	r1, [pc, #72]	; (8000798 <SystemInit+0x5c>)
 800074e:	4b12      	ldr	r3, [pc, #72]	; (8000798 <SystemInit+0x5c>)
 8000750:	689a      	ldr	r2, [r3, #8]
 8000752:	4b12      	ldr	r3, [pc, #72]	; (800079c <SystemInit+0x60>)
 8000754:	4013      	ands	r3, r2
 8000756:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8000758:	4a0f      	ldr	r2, [pc, #60]	; (8000798 <SystemInit+0x5c>)
 800075a:	4b0f      	ldr	r3, [pc, #60]	; (8000798 <SystemInit+0x5c>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8000762:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 8000766:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000768:	4a0b      	ldr	r2, [pc, #44]	; (8000798 <SystemInit+0x5c>)
 800076a:	4b0b      	ldr	r3, [pc, #44]	; (8000798 <SystemInit+0x5c>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000772:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8000774:	4a08      	ldr	r2, [pc, #32]	; (8000798 <SystemInit+0x5c>)
 8000776:	4b08      	ldr	r3, [pc, #32]	; (8000798 <SystemInit+0x5c>)
 8000778:	689b      	ldr	r3, [r3, #8]
 800077a:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 800077e:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000780:	4b05      	ldr	r3, [pc, #20]	; (8000798 <SystemInit+0x5c>)
 8000782:	2200      	movs	r2, #0
 8000784:	60da      	str	r2, [r3, #12]
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000786:	4b06      	ldr	r3, [pc, #24]	; (80007a0 <SystemInit+0x64>)
 8000788:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800078c:	609a      	str	r2, [r3, #8]
#endif
}
 800078e:	bf00      	nop
 8000790:	46bd      	mov	sp, r7
 8000792:	bc80      	pop	{r7}
 8000794:	4770      	bx	lr
 8000796:	bf00      	nop
 8000798:	40023800 	.word	0x40023800
 800079c:	88ffc00c 	.word	0x88ffc00c
 80007a0:	e000ed00 	.word	0xe000ed00

080007a4 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b087      	sub	sp, #28
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	60f8      	str	r0, [r7, #12]
 80007ac:	60b9      	str	r1, [r7, #8]
 80007ae:	607a      	str	r2, [r7, #4]
	int div = 1;
 80007b0:	2301      	movs	r3, #1
 80007b2:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 80007b4:	e004      	b.n	80007c0 <ts_itoa+0x1c>
		div *= base;
 80007b6:	697b      	ldr	r3, [r7, #20]
 80007b8:	687a      	ldr	r2, [r7, #4]
 80007ba:	fb02 f303 	mul.w	r3, r2, r3
 80007be:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 80007c0:	697b      	ldr	r3, [r7, #20]
 80007c2:	68ba      	ldr	r2, [r7, #8]
 80007c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	429a      	cmp	r2, r3
 80007cc:	d2f3      	bcs.n	80007b6 <ts_itoa+0x12>

	while (div != 0)
 80007ce:	e029      	b.n	8000824 <ts_itoa+0x80>
	{
		int num = d/div;
 80007d0:	697b      	ldr	r3, [r7, #20]
 80007d2:	68ba      	ldr	r2, [r7, #8]
 80007d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80007d8:	613b      	str	r3, [r7, #16]
		d = d%div;
 80007da:	697a      	ldr	r2, [r7, #20]
 80007dc:	68bb      	ldr	r3, [r7, #8]
 80007de:	fbb3 f1f2 	udiv	r1, r3, r2
 80007e2:	fb02 f201 	mul.w	r2, r2, r1
 80007e6:	1a9b      	subs	r3, r3, r2
 80007e8:	60bb      	str	r3, [r7, #8]
		div /= base;
 80007ea:	697a      	ldr	r2, [r7, #20]
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	fb92 f3f3 	sdiv	r3, r2, r3
 80007f2:	617b      	str	r3, [r7, #20]
		if (num > 9)
 80007f4:	693b      	ldr	r3, [r7, #16]
 80007f6:	2b09      	cmp	r3, #9
 80007f8:	dd0a      	ble.n	8000810 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	1c59      	adds	r1, r3, #1
 8000800:	68fa      	ldr	r2, [r7, #12]
 8000802:	6011      	str	r1, [r2, #0]
 8000804:	693a      	ldr	r2, [r7, #16]
 8000806:	b2d2      	uxtb	r2, r2
 8000808:	3237      	adds	r2, #55	; 0x37
 800080a:	b2d2      	uxtb	r2, r2
 800080c:	701a      	strb	r2, [r3, #0]
 800080e:	e009      	b.n	8000824 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	1c59      	adds	r1, r3, #1
 8000816:	68fa      	ldr	r2, [r7, #12]
 8000818:	6011      	str	r1, [r2, #0]
 800081a:	693a      	ldr	r2, [r7, #16]
 800081c:	b2d2      	uxtb	r2, r2
 800081e:	3230      	adds	r2, #48	; 0x30
 8000820:	b2d2      	uxtb	r2, r2
 8000822:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8000824:	697b      	ldr	r3, [r7, #20]
 8000826:	2b00      	cmp	r3, #0
 8000828:	d1d2      	bne.n	80007d0 <ts_itoa+0x2c>
	}
}
 800082a:	bf00      	nop
 800082c:	371c      	adds	r7, #28
 800082e:	46bd      	mov	sp, r7
 8000830:	bc80      	pop	{r7}
 8000832:	4770      	bx	lr

08000834 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b088      	sub	sp, #32
 8000838:	af00      	add	r7, sp, #0
 800083a:	60f8      	str	r0, [r7, #12]
 800083c:	60b9      	str	r1, [r7, #8]
 800083e:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8000844:	e07d      	b.n	8000942 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8000846:	68bb      	ldr	r3, [r7, #8]
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	2b25      	cmp	r3, #37	; 0x25
 800084c:	d171      	bne.n	8000932 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 800084e:	68bb      	ldr	r3, [r7, #8]
 8000850:	3301      	adds	r3, #1
 8000852:	60bb      	str	r3, [r7, #8]
 8000854:	68bb      	ldr	r3, [r7, #8]
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	2b64      	cmp	r3, #100	; 0x64
 800085a:	d01e      	beq.n	800089a <ts_formatstring+0x66>
 800085c:	2b64      	cmp	r3, #100	; 0x64
 800085e:	dc06      	bgt.n	800086e <ts_formatstring+0x3a>
 8000860:	2b58      	cmp	r3, #88	; 0x58
 8000862:	d050      	beq.n	8000906 <ts_formatstring+0xd2>
 8000864:	2b63      	cmp	r3, #99	; 0x63
 8000866:	d00e      	beq.n	8000886 <ts_formatstring+0x52>
 8000868:	2b25      	cmp	r3, #37	; 0x25
 800086a:	d058      	beq.n	800091e <ts_formatstring+0xea>
 800086c:	e05d      	b.n	800092a <ts_formatstring+0xf6>
 800086e:	2b73      	cmp	r3, #115	; 0x73
 8000870:	d02b      	beq.n	80008ca <ts_formatstring+0x96>
 8000872:	2b73      	cmp	r3, #115	; 0x73
 8000874:	dc02      	bgt.n	800087c <ts_formatstring+0x48>
 8000876:	2b69      	cmp	r3, #105	; 0x69
 8000878:	d00f      	beq.n	800089a <ts_formatstring+0x66>
 800087a:	e056      	b.n	800092a <ts_formatstring+0xf6>
 800087c:	2b75      	cmp	r3, #117	; 0x75
 800087e:	d037      	beq.n	80008f0 <ts_formatstring+0xbc>
 8000880:	2b78      	cmp	r3, #120	; 0x78
 8000882:	d040      	beq.n	8000906 <ts_formatstring+0xd2>
 8000884:	e051      	b.n	800092a <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	1c5a      	adds	r2, r3, #1
 800088a:	60fa      	str	r2, [r7, #12]
 800088c:	687a      	ldr	r2, [r7, #4]
 800088e:	1d11      	adds	r1, r2, #4
 8000890:	6079      	str	r1, [r7, #4]
 8000892:	6812      	ldr	r2, [r2, #0]
 8000894:	b2d2      	uxtb	r2, r2
 8000896:	701a      	strb	r2, [r3, #0]
				break;
 8000898:	e047      	b.n	800092a <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	1d1a      	adds	r2, r3, #4
 800089e:	607a      	str	r2, [r7, #4]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 80008a4:	69fb      	ldr	r3, [r7, #28]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	da07      	bge.n	80008ba <ts_formatstring+0x86>
					{
						val *= -1;
 80008aa:	69fb      	ldr	r3, [r7, #28]
 80008ac:	425b      	negs	r3, r3
 80008ae:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	1c5a      	adds	r2, r3, #1
 80008b4:	60fa      	str	r2, [r7, #12]
 80008b6:	222d      	movs	r2, #45	; 0x2d
 80008b8:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 80008ba:	69f9      	ldr	r1, [r7, #28]
 80008bc:	f107 030c 	add.w	r3, r7, #12
 80008c0:	220a      	movs	r2, #10
 80008c2:	4618      	mov	r0, r3
 80008c4:	f7ff ff6e 	bl	80007a4 <ts_itoa>
				}
				break;
 80008c8:	e02f      	b.n	800092a <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	1d1a      	adds	r2, r3, #4
 80008ce:	607a      	str	r2, [r7, #4]
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	61bb      	str	r3, [r7, #24]
					while (*arg)
 80008d4:	e007      	b.n	80008e6 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	1c5a      	adds	r2, r3, #1
 80008da:	60fa      	str	r2, [r7, #12]
 80008dc:	69ba      	ldr	r2, [r7, #24]
 80008de:	1c51      	adds	r1, r2, #1
 80008e0:	61b9      	str	r1, [r7, #24]
 80008e2:	7812      	ldrb	r2, [r2, #0]
 80008e4:	701a      	strb	r2, [r3, #0]
					while (*arg)
 80008e6:	69bb      	ldr	r3, [r7, #24]
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d1f3      	bne.n	80008d6 <ts_formatstring+0xa2>
					}
				}
				break;
 80008ee:	e01c      	b.n	800092a <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	1d1a      	adds	r2, r3, #4
 80008f4:	607a      	str	r2, [r7, #4]
 80008f6:	6819      	ldr	r1, [r3, #0]
 80008f8:	f107 030c 	add.w	r3, r7, #12
 80008fc:	220a      	movs	r2, #10
 80008fe:	4618      	mov	r0, r3
 8000900:	f7ff ff50 	bl	80007a4 <ts_itoa>
				break;
 8000904:	e011      	b.n	800092a <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	1d1a      	adds	r2, r3, #4
 800090a:	607a      	str	r2, [r7, #4]
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	4619      	mov	r1, r3
 8000910:	f107 030c 	add.w	r3, r7, #12
 8000914:	2210      	movs	r2, #16
 8000916:	4618      	mov	r0, r3
 8000918:	f7ff ff44 	bl	80007a4 <ts_itoa>
				break;
 800091c:	e005      	b.n	800092a <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	1c5a      	adds	r2, r3, #1
 8000922:	60fa      	str	r2, [r7, #12]
 8000924:	2225      	movs	r2, #37	; 0x25
 8000926:	701a      	strb	r2, [r3, #0]
				  break;
 8000928:	bf00      	nop
			}
			fmt++;
 800092a:	68bb      	ldr	r3, [r7, #8]
 800092c:	3301      	adds	r3, #1
 800092e:	60bb      	str	r3, [r7, #8]
 8000930:	e007      	b.n	8000942 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	1c5a      	adds	r2, r3, #1
 8000936:	60fa      	str	r2, [r7, #12]
 8000938:	68ba      	ldr	r2, [r7, #8]
 800093a:	1c51      	adds	r1, r2, #1
 800093c:	60b9      	str	r1, [r7, #8]
 800093e:	7812      	ldrb	r2, [r2, #0]
 8000940:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8000942:	68bb      	ldr	r3, [r7, #8]
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	2b00      	cmp	r3, #0
 8000948:	f47f af7d 	bne.w	8000846 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	2200      	movs	r2, #0
 8000950:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	461a      	mov	r2, r3
 8000956:	697b      	ldr	r3, [r7, #20]
 8000958:	1ad3      	subs	r3, r2, r3
}
 800095a:	4618      	mov	r0, r3
 800095c:	3720      	adds	r7, #32
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}

08000962 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8000962:	b40e      	push	{r1, r2, r3}
 8000964:	b580      	push	{r7, lr}
 8000966:	b085      	sub	sp, #20
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 800096c:	f107 0320 	add.w	r3, r7, #32
 8000970:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8000972:	68ba      	ldr	r2, [r7, #8]
 8000974:	69f9      	ldr	r1, [r7, #28]
 8000976:	6878      	ldr	r0, [r7, #4]
 8000978:	f7ff ff5c 	bl	8000834 <ts_formatstring>
 800097c:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 800097e:	68fb      	ldr	r3, [r7, #12]
}
 8000980:	4618      	mov	r0, r3
 8000982:	3714      	adds	r7, #20
 8000984:	46bd      	mov	sp, r7
 8000986:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800098a:	b003      	add	sp, #12
 800098c:	4770      	bx	lr
	...

08000990 <__libc_init_array>:
 8000990:	b570      	push	{r4, r5, r6, lr}
 8000992:	2500      	movs	r5, #0
 8000994:	4e0c      	ldr	r6, [pc, #48]	; (80009c8 <__libc_init_array+0x38>)
 8000996:	4c0d      	ldr	r4, [pc, #52]	; (80009cc <__libc_init_array+0x3c>)
 8000998:	1ba4      	subs	r4, r4, r6
 800099a:	10a4      	asrs	r4, r4, #2
 800099c:	42a5      	cmp	r5, r4
 800099e:	d109      	bne.n	80009b4 <__libc_init_array+0x24>
 80009a0:	f000 f81a 	bl	80009d8 <_init>
 80009a4:	2500      	movs	r5, #0
 80009a6:	4e0a      	ldr	r6, [pc, #40]	; (80009d0 <__libc_init_array+0x40>)
 80009a8:	4c0a      	ldr	r4, [pc, #40]	; (80009d4 <__libc_init_array+0x44>)
 80009aa:	1ba4      	subs	r4, r4, r6
 80009ac:	10a4      	asrs	r4, r4, #2
 80009ae:	42a5      	cmp	r5, r4
 80009b0:	d105      	bne.n	80009be <__libc_init_array+0x2e>
 80009b2:	bd70      	pop	{r4, r5, r6, pc}
 80009b4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80009b8:	4798      	blx	r3
 80009ba:	3501      	adds	r5, #1
 80009bc:	e7ee      	b.n	800099c <__libc_init_array+0xc>
 80009be:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80009c2:	4798      	blx	r3
 80009c4:	3501      	adds	r5, #1
 80009c6:	e7f2      	b.n	80009ae <__libc_init_array+0x1e>
 80009c8:	08000a0c 	.word	0x08000a0c
 80009cc:	08000a0c 	.word	0x08000a0c
 80009d0:	08000a0c 	.word	0x08000a0c
 80009d4:	08000a10 	.word	0x08000a10

080009d8 <_init>:
 80009d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009da:	bf00      	nop
 80009dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80009de:	bc08      	pop	{r3}
 80009e0:	469e      	mov	lr, r3
 80009e2:	4770      	bx	lr

080009e4 <_fini>:
 80009e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009e6:	bf00      	nop
 80009e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80009ea:	bc08      	pop	{r3}
 80009ec:	469e      	mov	lr, r3
 80009ee:	4770      	bx	lr
