	org 0x0
start:
	; dec a
	MOV A, #0x78
	DEC A
	MOV 0x20, A
	
	; dec Rn
	MOV R5, #0x32
	DEC R5
	MOV 0x21, R5
	
	; dec direct
	MOV 0x22, 0x21
	DEC 0x22
	
	; dec @ri
	MOV R1, #0x23
	MOV 0x23, #0x43
	DEC @R1
		
	sjmp $

; for test
REG_SP		EQU	0x1000
REG_A		EQU	0x1001
REG_B		EQU	0x1002
REG_PSW		EQU	0x1003
REG_PC		EQU	0x1004
REG_DPTR	EQU	0x1005
CYCLE		EQU 0x1006
REG_R0		EQU	0x2000
REG_R1		EQU	0x2001
REG_R2		EQU	0x2002
REG_R3		EQU	0x2003
REG_R4		EQU	0x2004
REG_R5		EQU	0x2005
REG_R6		EQU	0x2006
REG_R7		EQU	0x2007
REG_END		EQU	0x2FFF
	org 0x600
	dw  0x20,		0x77
	dw  0x21,		0x31
	dw  0x22,		0x30
	dw  0x23,		0x42
		
	dW  REG_SP,		0x7
	dW  REG_A,		0x77
	dW  REG_B,		0x0
	dW  REG_PSW,	0x00
	dW  REG_PC,		0x15
	dw  REG_DPTR,	0x0
	dw 	CYCLE,		16

	dw  REG_END,	0
	end		