$PHY_DESIGN_AREA/design/rtl/testchip/noc/usb4_tc_noc/rtl/memories/mem_defines.svh
$PHY_DESIGN_AREA/design/rtl/testchip/noc/usb4_tc_noc/rtl/noc/usb4_tc_noc.sv
$PHY_DESIGN_AREA/design/rtl/testchip/noc/usb4_tc_noc/rtl/memories/usb4_tc_noc_tpRam_8_35_awn_raws.sv
$PHY_DESIGN_AREA/design/rtl/testchip/noc/usb4_tc_noc/rtl/memories/usb4_tc_noc_tpRam_8_25_awn_raws.sv
$PHY_DESIGN_AREA/design/rtl/testchip/noc/usb4_tc_noc/rtl/memories/usb4_tc_noc_tpRam_8_37_awn_raws.sv
$PHY_DESIGN_AREA/design/rtl/testchip/noc/usb4_tc_noc/rtl/memories/usb4_tc_noc_tpRam_8_61_awn_raws.sv
$PHY_DESIGN_AREA/design/rtl/testchip/noc/usb4_tc_noc/rtl/primitives/usb4_tc_noc_primitives.v
