// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _YOLO2_FPGA_HH_
#define _YOLO2_FPGA_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "intra_pingpong_wrapp.h"
#include "write_back_output_re.h"
#include "copy_beta.h"
#include "YOLO2_FPGA_ama_adfW5.h"
#include "YOLO2_FPGA_mul_mufX5.h"
#include "YOLO2_FPGA_beta_beTV.h"
#include "YOLO2_FPGA_outputeUV.h"
#include "YOLO2_FPGA_outputeYW.h"
#include "YOLO2_FPGA_CTRL_BUS_s_axi.h"
#include "YOLO2_FPGA_DATA_BUS1_m_axi.h"
#include "YOLO2_FPGA_DATA_BUS2_m_axi.h"
#include "YOLO2_FPGA_DATA_BUS3_m_axi.h"
#include "YOLO2_FPGA_DATA_BUS4_m_axi.h"
#include "YOLO2_FPGA_DATA_BUS5_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_DATA_BUS1_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_BUS1_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS1_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS1_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_BUS1_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS1_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS1_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS1_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS2_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_BUS2_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS2_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS2_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_BUS2_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS2_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS2_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS2_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS3_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_BUS3_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS3_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS3_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_BUS3_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS3_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS3_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS3_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS4_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_BUS4_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS4_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS4_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_BUS4_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS4_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS4_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS4_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS5_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_BUS5_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS5_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS5_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_BUS5_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS5_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS5_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUS5_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CTRL_BUS_ADDR_WIDTH = 9,
         unsigned int C_S_AXI_CTRL_BUS_DATA_WIDTH = 32>
struct YOLO2_FPGA : public sc_module {
    // Port declarations 245
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_DATA_BUS1_AWVALID;
    sc_in< sc_logic > m_axi_DATA_BUS1_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_BUS1_ADDR_WIDTH> > m_axi_DATA_BUS1_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_BUS1_ID_WIDTH> > m_axi_DATA_BUS1_AWID;
    sc_out< sc_lv<8> > m_axi_DATA_BUS1_AWLEN;
    sc_out< sc_lv<3> > m_axi_DATA_BUS1_AWSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_BUS1_AWBURST;
    sc_out< sc_lv<2> > m_axi_DATA_BUS1_AWLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_BUS1_AWCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_BUS1_AWPROT;
    sc_out< sc_lv<4> > m_axi_DATA_BUS1_AWQOS;
    sc_out< sc_lv<4> > m_axi_DATA_BUS1_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_BUS1_AWUSER_WIDTH> > m_axi_DATA_BUS1_AWUSER;
    sc_out< sc_logic > m_axi_DATA_BUS1_WVALID;
    sc_in< sc_logic > m_axi_DATA_BUS1_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_BUS1_DATA_WIDTH> > m_axi_DATA_BUS1_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_BUS1_DATA_WIDTH/8> > m_axi_DATA_BUS1_WSTRB;
    sc_out< sc_logic > m_axi_DATA_BUS1_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_BUS1_ID_WIDTH> > m_axi_DATA_BUS1_WID;
    sc_out< sc_uint<C_M_AXI_DATA_BUS1_WUSER_WIDTH> > m_axi_DATA_BUS1_WUSER;
    sc_out< sc_logic > m_axi_DATA_BUS1_ARVALID;
    sc_in< sc_logic > m_axi_DATA_BUS1_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_BUS1_ADDR_WIDTH> > m_axi_DATA_BUS1_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_BUS1_ID_WIDTH> > m_axi_DATA_BUS1_ARID;
    sc_out< sc_lv<8> > m_axi_DATA_BUS1_ARLEN;
    sc_out< sc_lv<3> > m_axi_DATA_BUS1_ARSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_BUS1_ARBURST;
    sc_out< sc_lv<2> > m_axi_DATA_BUS1_ARLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_BUS1_ARCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_BUS1_ARPROT;
    sc_out< sc_lv<4> > m_axi_DATA_BUS1_ARQOS;
    sc_out< sc_lv<4> > m_axi_DATA_BUS1_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_BUS1_ARUSER_WIDTH> > m_axi_DATA_BUS1_ARUSER;
    sc_in< sc_logic > m_axi_DATA_BUS1_RVALID;
    sc_out< sc_logic > m_axi_DATA_BUS1_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_BUS1_DATA_WIDTH> > m_axi_DATA_BUS1_RDATA;
    sc_in< sc_logic > m_axi_DATA_BUS1_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_BUS1_ID_WIDTH> > m_axi_DATA_BUS1_RID;
    sc_in< sc_uint<C_M_AXI_DATA_BUS1_RUSER_WIDTH> > m_axi_DATA_BUS1_RUSER;
    sc_in< sc_lv<2> > m_axi_DATA_BUS1_RRESP;
    sc_in< sc_logic > m_axi_DATA_BUS1_BVALID;
    sc_out< sc_logic > m_axi_DATA_BUS1_BREADY;
    sc_in< sc_lv<2> > m_axi_DATA_BUS1_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_BUS1_ID_WIDTH> > m_axi_DATA_BUS1_BID;
    sc_in< sc_uint<C_M_AXI_DATA_BUS1_BUSER_WIDTH> > m_axi_DATA_BUS1_BUSER;
    sc_out< sc_logic > m_axi_DATA_BUS2_AWVALID;
    sc_in< sc_logic > m_axi_DATA_BUS2_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_BUS2_ADDR_WIDTH> > m_axi_DATA_BUS2_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_BUS2_ID_WIDTH> > m_axi_DATA_BUS2_AWID;
    sc_out< sc_lv<8> > m_axi_DATA_BUS2_AWLEN;
    sc_out< sc_lv<3> > m_axi_DATA_BUS2_AWSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_BUS2_AWBURST;
    sc_out< sc_lv<2> > m_axi_DATA_BUS2_AWLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_BUS2_AWCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_BUS2_AWPROT;
    sc_out< sc_lv<4> > m_axi_DATA_BUS2_AWQOS;
    sc_out< sc_lv<4> > m_axi_DATA_BUS2_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_BUS2_AWUSER_WIDTH> > m_axi_DATA_BUS2_AWUSER;
    sc_out< sc_logic > m_axi_DATA_BUS2_WVALID;
    sc_in< sc_logic > m_axi_DATA_BUS2_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_BUS2_DATA_WIDTH> > m_axi_DATA_BUS2_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_BUS2_DATA_WIDTH/8> > m_axi_DATA_BUS2_WSTRB;
    sc_out< sc_logic > m_axi_DATA_BUS2_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_BUS2_ID_WIDTH> > m_axi_DATA_BUS2_WID;
    sc_out< sc_uint<C_M_AXI_DATA_BUS2_WUSER_WIDTH> > m_axi_DATA_BUS2_WUSER;
    sc_out< sc_logic > m_axi_DATA_BUS2_ARVALID;
    sc_in< sc_logic > m_axi_DATA_BUS2_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_BUS2_ADDR_WIDTH> > m_axi_DATA_BUS2_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_BUS2_ID_WIDTH> > m_axi_DATA_BUS2_ARID;
    sc_out< sc_lv<8> > m_axi_DATA_BUS2_ARLEN;
    sc_out< sc_lv<3> > m_axi_DATA_BUS2_ARSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_BUS2_ARBURST;
    sc_out< sc_lv<2> > m_axi_DATA_BUS2_ARLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_BUS2_ARCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_BUS2_ARPROT;
    sc_out< sc_lv<4> > m_axi_DATA_BUS2_ARQOS;
    sc_out< sc_lv<4> > m_axi_DATA_BUS2_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_BUS2_ARUSER_WIDTH> > m_axi_DATA_BUS2_ARUSER;
    sc_in< sc_logic > m_axi_DATA_BUS2_RVALID;
    sc_out< sc_logic > m_axi_DATA_BUS2_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_BUS2_DATA_WIDTH> > m_axi_DATA_BUS2_RDATA;
    sc_in< sc_logic > m_axi_DATA_BUS2_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_BUS2_ID_WIDTH> > m_axi_DATA_BUS2_RID;
    sc_in< sc_uint<C_M_AXI_DATA_BUS2_RUSER_WIDTH> > m_axi_DATA_BUS2_RUSER;
    sc_in< sc_lv<2> > m_axi_DATA_BUS2_RRESP;
    sc_in< sc_logic > m_axi_DATA_BUS2_BVALID;
    sc_out< sc_logic > m_axi_DATA_BUS2_BREADY;
    sc_in< sc_lv<2> > m_axi_DATA_BUS2_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_BUS2_ID_WIDTH> > m_axi_DATA_BUS2_BID;
    sc_in< sc_uint<C_M_AXI_DATA_BUS2_BUSER_WIDTH> > m_axi_DATA_BUS2_BUSER;
    sc_out< sc_logic > m_axi_DATA_BUS3_AWVALID;
    sc_in< sc_logic > m_axi_DATA_BUS3_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_BUS3_ADDR_WIDTH> > m_axi_DATA_BUS3_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_BUS3_ID_WIDTH> > m_axi_DATA_BUS3_AWID;
    sc_out< sc_lv<8> > m_axi_DATA_BUS3_AWLEN;
    sc_out< sc_lv<3> > m_axi_DATA_BUS3_AWSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_BUS3_AWBURST;
    sc_out< sc_lv<2> > m_axi_DATA_BUS3_AWLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_BUS3_AWCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_BUS3_AWPROT;
    sc_out< sc_lv<4> > m_axi_DATA_BUS3_AWQOS;
    sc_out< sc_lv<4> > m_axi_DATA_BUS3_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_BUS3_AWUSER_WIDTH> > m_axi_DATA_BUS3_AWUSER;
    sc_out< sc_logic > m_axi_DATA_BUS3_WVALID;
    sc_in< sc_logic > m_axi_DATA_BUS3_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_BUS3_DATA_WIDTH> > m_axi_DATA_BUS3_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_BUS3_DATA_WIDTH/8> > m_axi_DATA_BUS3_WSTRB;
    sc_out< sc_logic > m_axi_DATA_BUS3_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_BUS3_ID_WIDTH> > m_axi_DATA_BUS3_WID;
    sc_out< sc_uint<C_M_AXI_DATA_BUS3_WUSER_WIDTH> > m_axi_DATA_BUS3_WUSER;
    sc_out< sc_logic > m_axi_DATA_BUS3_ARVALID;
    sc_in< sc_logic > m_axi_DATA_BUS3_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_BUS3_ADDR_WIDTH> > m_axi_DATA_BUS3_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_BUS3_ID_WIDTH> > m_axi_DATA_BUS3_ARID;
    sc_out< sc_lv<8> > m_axi_DATA_BUS3_ARLEN;
    sc_out< sc_lv<3> > m_axi_DATA_BUS3_ARSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_BUS3_ARBURST;
    sc_out< sc_lv<2> > m_axi_DATA_BUS3_ARLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_BUS3_ARCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_BUS3_ARPROT;
    sc_out< sc_lv<4> > m_axi_DATA_BUS3_ARQOS;
    sc_out< sc_lv<4> > m_axi_DATA_BUS3_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_BUS3_ARUSER_WIDTH> > m_axi_DATA_BUS3_ARUSER;
    sc_in< sc_logic > m_axi_DATA_BUS3_RVALID;
    sc_out< sc_logic > m_axi_DATA_BUS3_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_BUS3_DATA_WIDTH> > m_axi_DATA_BUS3_RDATA;
    sc_in< sc_logic > m_axi_DATA_BUS3_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_BUS3_ID_WIDTH> > m_axi_DATA_BUS3_RID;
    sc_in< sc_uint<C_M_AXI_DATA_BUS3_RUSER_WIDTH> > m_axi_DATA_BUS3_RUSER;
    sc_in< sc_lv<2> > m_axi_DATA_BUS3_RRESP;
    sc_in< sc_logic > m_axi_DATA_BUS3_BVALID;
    sc_out< sc_logic > m_axi_DATA_BUS3_BREADY;
    sc_in< sc_lv<2> > m_axi_DATA_BUS3_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_BUS3_ID_WIDTH> > m_axi_DATA_BUS3_BID;
    sc_in< sc_uint<C_M_AXI_DATA_BUS3_BUSER_WIDTH> > m_axi_DATA_BUS3_BUSER;
    sc_out< sc_logic > m_axi_DATA_BUS4_AWVALID;
    sc_in< sc_logic > m_axi_DATA_BUS4_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_BUS4_ADDR_WIDTH> > m_axi_DATA_BUS4_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_BUS4_ID_WIDTH> > m_axi_DATA_BUS4_AWID;
    sc_out< sc_lv<8> > m_axi_DATA_BUS4_AWLEN;
    sc_out< sc_lv<3> > m_axi_DATA_BUS4_AWSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_BUS4_AWBURST;
    sc_out< sc_lv<2> > m_axi_DATA_BUS4_AWLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_BUS4_AWCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_BUS4_AWPROT;
    sc_out< sc_lv<4> > m_axi_DATA_BUS4_AWQOS;
    sc_out< sc_lv<4> > m_axi_DATA_BUS4_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_BUS4_AWUSER_WIDTH> > m_axi_DATA_BUS4_AWUSER;
    sc_out< sc_logic > m_axi_DATA_BUS4_WVALID;
    sc_in< sc_logic > m_axi_DATA_BUS4_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_BUS4_DATA_WIDTH> > m_axi_DATA_BUS4_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_BUS4_DATA_WIDTH/8> > m_axi_DATA_BUS4_WSTRB;
    sc_out< sc_logic > m_axi_DATA_BUS4_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_BUS4_ID_WIDTH> > m_axi_DATA_BUS4_WID;
    sc_out< sc_uint<C_M_AXI_DATA_BUS4_WUSER_WIDTH> > m_axi_DATA_BUS4_WUSER;
    sc_out< sc_logic > m_axi_DATA_BUS4_ARVALID;
    sc_in< sc_logic > m_axi_DATA_BUS4_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_BUS4_ADDR_WIDTH> > m_axi_DATA_BUS4_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_BUS4_ID_WIDTH> > m_axi_DATA_BUS4_ARID;
    sc_out< sc_lv<8> > m_axi_DATA_BUS4_ARLEN;
    sc_out< sc_lv<3> > m_axi_DATA_BUS4_ARSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_BUS4_ARBURST;
    sc_out< sc_lv<2> > m_axi_DATA_BUS4_ARLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_BUS4_ARCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_BUS4_ARPROT;
    sc_out< sc_lv<4> > m_axi_DATA_BUS4_ARQOS;
    sc_out< sc_lv<4> > m_axi_DATA_BUS4_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_BUS4_ARUSER_WIDTH> > m_axi_DATA_BUS4_ARUSER;
    sc_in< sc_logic > m_axi_DATA_BUS4_RVALID;
    sc_out< sc_logic > m_axi_DATA_BUS4_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_BUS4_DATA_WIDTH> > m_axi_DATA_BUS4_RDATA;
    sc_in< sc_logic > m_axi_DATA_BUS4_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_BUS4_ID_WIDTH> > m_axi_DATA_BUS4_RID;
    sc_in< sc_uint<C_M_AXI_DATA_BUS4_RUSER_WIDTH> > m_axi_DATA_BUS4_RUSER;
    sc_in< sc_lv<2> > m_axi_DATA_BUS4_RRESP;
    sc_in< sc_logic > m_axi_DATA_BUS4_BVALID;
    sc_out< sc_logic > m_axi_DATA_BUS4_BREADY;
    sc_in< sc_lv<2> > m_axi_DATA_BUS4_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_BUS4_ID_WIDTH> > m_axi_DATA_BUS4_BID;
    sc_in< sc_uint<C_M_AXI_DATA_BUS4_BUSER_WIDTH> > m_axi_DATA_BUS4_BUSER;
    sc_out< sc_logic > m_axi_DATA_BUS5_AWVALID;
    sc_in< sc_logic > m_axi_DATA_BUS5_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_BUS5_ADDR_WIDTH> > m_axi_DATA_BUS5_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_BUS5_ID_WIDTH> > m_axi_DATA_BUS5_AWID;
    sc_out< sc_lv<8> > m_axi_DATA_BUS5_AWLEN;
    sc_out< sc_lv<3> > m_axi_DATA_BUS5_AWSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_BUS5_AWBURST;
    sc_out< sc_lv<2> > m_axi_DATA_BUS5_AWLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_BUS5_AWCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_BUS5_AWPROT;
    sc_out< sc_lv<4> > m_axi_DATA_BUS5_AWQOS;
    sc_out< sc_lv<4> > m_axi_DATA_BUS5_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_BUS5_AWUSER_WIDTH> > m_axi_DATA_BUS5_AWUSER;
    sc_out< sc_logic > m_axi_DATA_BUS5_WVALID;
    sc_in< sc_logic > m_axi_DATA_BUS5_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_BUS5_DATA_WIDTH> > m_axi_DATA_BUS5_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_BUS5_DATA_WIDTH/8> > m_axi_DATA_BUS5_WSTRB;
    sc_out< sc_logic > m_axi_DATA_BUS5_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_BUS5_ID_WIDTH> > m_axi_DATA_BUS5_WID;
    sc_out< sc_uint<C_M_AXI_DATA_BUS5_WUSER_WIDTH> > m_axi_DATA_BUS5_WUSER;
    sc_out< sc_logic > m_axi_DATA_BUS5_ARVALID;
    sc_in< sc_logic > m_axi_DATA_BUS5_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_BUS5_ADDR_WIDTH> > m_axi_DATA_BUS5_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_BUS5_ID_WIDTH> > m_axi_DATA_BUS5_ARID;
    sc_out< sc_lv<8> > m_axi_DATA_BUS5_ARLEN;
    sc_out< sc_lv<3> > m_axi_DATA_BUS5_ARSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_BUS5_ARBURST;
    sc_out< sc_lv<2> > m_axi_DATA_BUS5_ARLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_BUS5_ARCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_BUS5_ARPROT;
    sc_out< sc_lv<4> > m_axi_DATA_BUS5_ARQOS;
    sc_out< sc_lv<4> > m_axi_DATA_BUS5_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_BUS5_ARUSER_WIDTH> > m_axi_DATA_BUS5_ARUSER;
    sc_in< sc_logic > m_axi_DATA_BUS5_RVALID;
    sc_out< sc_logic > m_axi_DATA_BUS5_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_BUS5_DATA_WIDTH> > m_axi_DATA_BUS5_RDATA;
    sc_in< sc_logic > m_axi_DATA_BUS5_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_BUS5_ID_WIDTH> > m_axi_DATA_BUS5_RID;
    sc_in< sc_uint<C_M_AXI_DATA_BUS5_RUSER_WIDTH> > m_axi_DATA_BUS5_RUSER;
    sc_in< sc_lv<2> > m_axi_DATA_BUS5_RRESP;
    sc_in< sc_logic > m_axi_DATA_BUS5_BVALID;
    sc_out< sc_logic > m_axi_DATA_BUS5_BREADY;
    sc_in< sc_lv<2> > m_axi_DATA_BUS5_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_BUS5_ID_WIDTH> > m_axi_DATA_BUS5_BID;
    sc_in< sc_uint<C_M_AXI_DATA_BUS5_BUSER_WIDTH> > m_axi_DATA_BUS5_BUSER;
    sc_in< sc_logic > s_axi_CTRL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CTRL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_BUS_ADDR_WIDTH> > s_axi_CTRL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CTRL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CTRL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_BUS_DATA_WIDTH> > s_axi_CTRL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_BUS_DATA_WIDTH/8> > s_axi_CTRL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CTRL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CTRL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_BUS_ADDR_WIDTH> > s_axi_CTRL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CTRL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CTRL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_BUS_DATA_WIDTH> > s_axi_CTRL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CTRL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CTRL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CTRL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CTRL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const6;


    // Module declarations
    YOLO2_FPGA(sc_module_name name);
    SC_HAS_PROCESS(YOLO2_FPGA);

    ~YOLO2_FPGA();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    YOLO2_FPGA_beta_beTV* beta_buffer_U;
    YOLO2_FPGA_outputeUV* output_buffer1_0_U;
    YOLO2_FPGA_outputeUV* output_buffer1_1_U;
    YOLO2_FPGA_outputeUV* output_buffer1_2_U;
    YOLO2_FPGA_outputeUV* output_buffer1_3_U;
    YOLO2_FPGA_outputeYW* output_buffer1_4_U;
    YOLO2_FPGA_outputeYW* output_buffer1_5_U;
    YOLO2_FPGA_outputeYW* output_buffer1_6_U;
    YOLO2_FPGA_outputeYW* output_buffer1_7_U;
    YOLO2_FPGA_outputeYW* output_buffer1_8_U;
    YOLO2_FPGA_outputeYW* output_buffer1_9_U;
    YOLO2_FPGA_outputeYW* output_buffer1_10_U;
    YOLO2_FPGA_outputeYW* output_buffer1_11_U;
    YOLO2_FPGA_outputeYW* output_buffer1_12_U;
    YOLO2_FPGA_outputeYW* output_buffer1_13_U;
    YOLO2_FPGA_outputeYW* output_buffer1_14_U;
    YOLO2_FPGA_outputeYW* output_buffer1_15_U;
    YOLO2_FPGA_outputeYW* output_buffer1_16_U;
    YOLO2_FPGA_outputeYW* output_buffer1_17_U;
    YOLO2_FPGA_outputeYW* output_buffer1_18_U;
    YOLO2_FPGA_outputeYW* output_buffer1_19_U;
    YOLO2_FPGA_outputeYW* output_buffer1_20_U;
    YOLO2_FPGA_outputeYW* output_buffer1_21_U;
    YOLO2_FPGA_outputeYW* output_buffer1_22_U;
    YOLO2_FPGA_outputeYW* output_buffer1_23_U;
    YOLO2_FPGA_outputeYW* output_buffer1_24_U;
    YOLO2_FPGA_outputeYW* output_buffer1_25_U;
    YOLO2_FPGA_outputeYW* output_buffer1_26_U;
    YOLO2_FPGA_outputeYW* output_buffer1_27_U;
    YOLO2_FPGA_outputeYW* output_buffer1_28_U;
    YOLO2_FPGA_outputeYW* output_buffer1_29_U;
    YOLO2_FPGA_outputeYW* output_buffer1_30_U;
    YOLO2_FPGA_outputeYW* output_buffer1_31_U;
    YOLO2_FPGA_outputeUV* output_buffer_0_U;
    YOLO2_FPGA_outputeUV* output_buffer_1_U;
    YOLO2_FPGA_outputeUV* output_buffer_2_U;
    YOLO2_FPGA_outputeUV* output_buffer_3_U;
    YOLO2_FPGA_outputeYW* output_buffer_4_U;
    YOLO2_FPGA_outputeYW* output_buffer_5_U;
    YOLO2_FPGA_outputeYW* output_buffer_6_U;
    YOLO2_FPGA_outputeYW* output_buffer_7_U;
    YOLO2_FPGA_outputeYW* output_buffer_8_U;
    YOLO2_FPGA_outputeYW* output_buffer_9_U;
    YOLO2_FPGA_outputeYW* output_buffer_10_U;
    YOLO2_FPGA_outputeYW* output_buffer_11_U;
    YOLO2_FPGA_outputeYW* output_buffer_12_U;
    YOLO2_FPGA_outputeYW* output_buffer_13_U;
    YOLO2_FPGA_outputeYW* output_buffer_14_U;
    YOLO2_FPGA_outputeYW* output_buffer_15_U;
    YOLO2_FPGA_outputeYW* output_buffer_16_U;
    YOLO2_FPGA_outputeYW* output_buffer_17_U;
    YOLO2_FPGA_outputeYW* output_buffer_18_U;
    YOLO2_FPGA_outputeYW* output_buffer_19_U;
    YOLO2_FPGA_outputeYW* output_buffer_20_U;
    YOLO2_FPGA_outputeYW* output_buffer_21_U;
    YOLO2_FPGA_outputeYW* output_buffer_22_U;
    YOLO2_FPGA_outputeYW* output_buffer_23_U;
    YOLO2_FPGA_outputeYW* output_buffer_24_U;
    YOLO2_FPGA_outputeYW* output_buffer_25_U;
    YOLO2_FPGA_outputeYW* output_buffer_26_U;
    YOLO2_FPGA_outputeYW* output_buffer_27_U;
    YOLO2_FPGA_outputeYW* output_buffer_28_U;
    YOLO2_FPGA_outputeYW* output_buffer_29_U;
    YOLO2_FPGA_outputeYW* output_buffer_30_U;
    YOLO2_FPGA_outputeYW* output_buffer_31_U;
    YOLO2_FPGA_CTRL_BUS_s_axi<C_S_AXI_CTRL_BUS_ADDR_WIDTH,C_S_AXI_CTRL_BUS_DATA_WIDTH>* YOLO2_FPGA_CTRL_BUS_s_axi_U;
    YOLO2_FPGA_DATA_BUS1_m_axi<0,32,32,5,1,1,64,64,C_M_AXI_DATA_BUS1_ID_WIDTH,C_M_AXI_DATA_BUS1_ADDR_WIDTH,C_M_AXI_DATA_BUS1_DATA_WIDTH,C_M_AXI_DATA_BUS1_AWUSER_WIDTH,C_M_AXI_DATA_BUS1_ARUSER_WIDTH,C_M_AXI_DATA_BUS1_WUSER_WIDTH,C_M_AXI_DATA_BUS1_RUSER_WIDTH,C_M_AXI_DATA_BUS1_BUSER_WIDTH,C_M_AXI_DATA_BUS1_USER_VALUE,C_M_AXI_DATA_BUS1_PROT_VALUE,C_M_AXI_DATA_BUS1_CACHE_VALUE>* YOLO2_FPGA_DATA_BUS1_m_axi_U;
    YOLO2_FPGA_DATA_BUS2_m_axi<0,32,32,5,1,1,64,64,C_M_AXI_DATA_BUS2_ID_WIDTH,C_M_AXI_DATA_BUS2_ADDR_WIDTH,C_M_AXI_DATA_BUS2_DATA_WIDTH,C_M_AXI_DATA_BUS2_AWUSER_WIDTH,C_M_AXI_DATA_BUS2_ARUSER_WIDTH,C_M_AXI_DATA_BUS2_WUSER_WIDTH,C_M_AXI_DATA_BUS2_RUSER_WIDTH,C_M_AXI_DATA_BUS2_BUSER_WIDTH,C_M_AXI_DATA_BUS2_USER_VALUE,C_M_AXI_DATA_BUS2_PROT_VALUE,C_M_AXI_DATA_BUS2_CACHE_VALUE>* YOLO2_FPGA_DATA_BUS2_m_axi_U;
    YOLO2_FPGA_DATA_BUS3_m_axi<0,32,32,5,1,16,64,16,C_M_AXI_DATA_BUS3_ID_WIDTH,C_M_AXI_DATA_BUS3_ADDR_WIDTH,C_M_AXI_DATA_BUS3_DATA_WIDTH,C_M_AXI_DATA_BUS3_AWUSER_WIDTH,C_M_AXI_DATA_BUS3_ARUSER_WIDTH,C_M_AXI_DATA_BUS3_WUSER_WIDTH,C_M_AXI_DATA_BUS3_RUSER_WIDTH,C_M_AXI_DATA_BUS3_BUSER_WIDTH,C_M_AXI_DATA_BUS3_USER_VALUE,C_M_AXI_DATA_BUS3_PROT_VALUE,C_M_AXI_DATA_BUS3_CACHE_VALUE>* YOLO2_FPGA_DATA_BUS3_m_axi_U;
    YOLO2_FPGA_DATA_BUS4_m_axi<0,32,32,5,1,16,64,16,C_M_AXI_DATA_BUS4_ID_WIDTH,C_M_AXI_DATA_BUS4_ADDR_WIDTH,C_M_AXI_DATA_BUS4_DATA_WIDTH,C_M_AXI_DATA_BUS4_AWUSER_WIDTH,C_M_AXI_DATA_BUS4_ARUSER_WIDTH,C_M_AXI_DATA_BUS4_WUSER_WIDTH,C_M_AXI_DATA_BUS4_RUSER_WIDTH,C_M_AXI_DATA_BUS4_BUSER_WIDTH,C_M_AXI_DATA_BUS4_USER_VALUE,C_M_AXI_DATA_BUS4_PROT_VALUE,C_M_AXI_DATA_BUS4_CACHE_VALUE>* YOLO2_FPGA_DATA_BUS4_m_axi_U;
    YOLO2_FPGA_DATA_BUS5_m_axi<0,32,32,5,1,16,128,16,C_M_AXI_DATA_BUS5_ID_WIDTH,C_M_AXI_DATA_BUS5_ADDR_WIDTH,C_M_AXI_DATA_BUS5_DATA_WIDTH,C_M_AXI_DATA_BUS5_AWUSER_WIDTH,C_M_AXI_DATA_BUS5_ARUSER_WIDTH,C_M_AXI_DATA_BUS5_WUSER_WIDTH,C_M_AXI_DATA_BUS5_RUSER_WIDTH,C_M_AXI_DATA_BUS5_BUSER_WIDTH,C_M_AXI_DATA_BUS5_USER_VALUE,C_M_AXI_DATA_BUS5_PROT_VALUE,C_M_AXI_DATA_BUS5_CACHE_VALUE>* YOLO2_FPGA_DATA_BUS5_m_axi_U;
    intra_pingpong_wrapp* grp_intra_pingpong_wrapp_fu_1230;
    write_back_output_re* grp_write_back_output_re_fu_2003;
    copy_beta* grp_copy_beta_fu_2132;
    YOLO2_FPGA_ama_adfW5<1,1,1,5,2,2,8>* YOLO2_FPGA_ama_adfW5_U1129;
    YOLO2_FPGA_ama_adfW5<1,1,1,5,2,2,8>* YOLO2_FPGA_ama_adfW5_U1130;
    YOLO2_FPGA_mul_mufX5<1,1,10,9,19>* YOLO2_FPGA_mul_mufX5_U1131;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > Input_r;
    sc_signal< sc_lv<32> > Input_r_0_data_reg;
    sc_signal< sc_logic > Input_r_0_vld_reg;
    sc_signal< sc_logic > Input_r_0_ack_out;
    sc_signal< sc_lv<32> > Input1;
    sc_signal< sc_lv<32> > Input2;
    sc_signal< sc_lv<32> > Input3;
    sc_signal< sc_lv<32> > Output_r;
    sc_signal< sc_lv<32> > Output_r_0_data_reg;
    sc_signal< sc_logic > Output_r_0_vld_reg;
    sc_signal< sc_logic > Output_r_0_ack_out;
    sc_signal< sc_lv<32> > Output1;
    sc_signal< sc_lv<32> > Weight;
    sc_signal< sc_lv<32> > Weight_0_data_reg;
    sc_signal< sc_logic > Weight_0_vld_reg;
    sc_signal< sc_logic > Weight_0_ack_out;
    sc_signal< sc_lv<32> > Beta;
    sc_signal< sc_lv<32> > Beta_0_data_reg;
    sc_signal< sc_logic > Beta_0_vld_reg;
    sc_signal< sc_logic > Beta_0_ack_out;
    sc_signal< sc_lv<32> > InFM_num;
    sc_signal< sc_lv<32> > InFM_num_0_data_reg;
    sc_signal< sc_logic > InFM_num_0_vld_reg;
    sc_signal< sc_logic > InFM_num_0_ack_out;
    sc_signal< sc_lv<32> > OutFM_num;
    sc_signal< sc_lv<32> > OutFM_num_0_data_reg;
    sc_signal< sc_logic > OutFM_num_0_vld_reg;
    sc_signal< sc_logic > OutFM_num_0_ack_out;
    sc_signal< sc_lv<32> > Kernel_size;
    sc_signal< sc_lv<32> > Kernel_size_0_data_reg;
    sc_signal< sc_logic > Kernel_size_0_vld_reg;
    sc_signal< sc_logic > Kernel_size_0_ack_out;
    sc_signal< sc_lv<32> > Kernel_stride;
    sc_signal< sc_lv<32> > Kernel_stride_0_data_reg;
    sc_signal< sc_logic > Kernel_stride_0_vld_reg;
    sc_signal< sc_logic > Kernel_stride_0_ack_out;
    sc_signal< sc_lv<32> > Input_w;
    sc_signal< sc_lv<32> > Input_w_0_data_reg;
    sc_signal< sc_logic > Input_w_0_vld_reg;
    sc_signal< sc_logic > Input_w_0_ack_out;
    sc_signal< sc_lv<32> > Input_h;
    sc_signal< sc_lv<32> > Input_h_0_data_reg;
    sc_signal< sc_logic > Input_h_0_vld_reg;
    sc_signal< sc_logic > Input_h_0_ack_out;
    sc_signal< sc_lv<32> > output_w;
    sc_signal< sc_lv<32> > output_w_0_data_reg;
    sc_signal< sc_logic > output_w_0_vld_reg;
    sc_signal< sc_logic > output_w_0_ack_out;
    sc_signal< sc_lv<32> > output_h;
    sc_signal< sc_lv<32> > output_h_0_data_reg;
    sc_signal< sc_logic > output_h_0_vld_reg;
    sc_signal< sc_logic > output_h_0_ack_out;
    sc_signal< sc_lv<32> > Padding;
    sc_signal< sc_lv<32> > Padding_0_data_reg;
    sc_signal< sc_logic > Padding_0_vld_reg;
    sc_signal< sc_logic > Padding_0_ack_out;
    sc_signal< sc_logic > IsNL;
    sc_signal< sc_logic > IsNL_0_data_reg;
    sc_signal< sc_logic > IsNL_0_vld_reg;
    sc_signal< sc_logic > IsNL_0_ack_out;
    sc_signal< sc_logic > IsBN;
    sc_signal< sc_lv<32> > TM;
    sc_signal< sc_lv<32> > TM_0_data_reg;
    sc_signal< sc_logic > TM_0_vld_reg;
    sc_signal< sc_logic > TM_0_ack_out;
    sc_signal< sc_lv<32> > TN;
    sc_signal< sc_lv<32> > TN_0_data_reg;
    sc_signal< sc_logic > TN_0_vld_reg;
    sc_signal< sc_logic > TN_0_ack_out;
    sc_signal< sc_lv<32> > TR;
    sc_signal< sc_lv<32> > TR_0_data_reg;
    sc_signal< sc_logic > TR_0_vld_reg;
    sc_signal< sc_logic > TR_0_ack_out;
    sc_signal< sc_lv<32> > TC;
    sc_signal< sc_lv<32> > TC_0_data_reg;
    sc_signal< sc_logic > TC_0_vld_reg;
    sc_signal< sc_logic > TC_0_ack_out;
    sc_signal< sc_lv<32> > mLoops;
    sc_signal< sc_lv<32> > mLoops_0_data_reg;
    sc_signal< sc_logic > mLoops_0_vld_reg;
    sc_signal< sc_logic > mLoops_0_ack_out;
    sc_signal< sc_lv<32> > nLoops;
    sc_signal< sc_lv<32> > nLoops_0_data_reg;
    sc_signal< sc_logic > nLoops_0_vld_reg;
    sc_signal< sc_logic > nLoops_0_ack_out;
    sc_signal< sc_lv<32> > rLoops;
    sc_signal< sc_lv<32> > rLoops_0_data_reg;
    sc_signal< sc_logic > rLoops_0_vld_reg;
    sc_signal< sc_logic > rLoops_0_ack_out;
    sc_signal< sc_lv<32> > cLoops;
    sc_signal< sc_lv<32> > cLoops_0_data_reg;
    sc_signal< sc_logic > cLoops_0_vld_reg;
    sc_signal< sc_logic > cLoops_0_ack_out;
    sc_signal< sc_lv<32> > LayerType;
    sc_signal< sc_lv<32> > LayerType_0_data_reg;
    sc_signal< sc_logic > LayerType_0_vld_reg;
    sc_signal< sc_logic > LayerType_0_ack_out;
    sc_signal< sc_lv<32> > InputQ;
    sc_signal< sc_lv<32> > InputQ_0_data_reg;
    sc_signal< sc_logic > InputQ_0_vld_reg;
    sc_signal< sc_logic > InputQ_0_ack_out;
    sc_signal< sc_lv<32> > OutputQ;
    sc_signal< sc_lv<32> > OutputQ_0_data_reg;
    sc_signal< sc_logic > OutputQ_0_vld_reg;
    sc_signal< sc_logic > OutputQ_0_ack_out;
    sc_signal< sc_lv<32> > WeightQ;
    sc_signal< sc_lv<32> > WeightQ_0_data_reg;
    sc_signal< sc_logic > WeightQ_0_vld_reg;
    sc_signal< sc_logic > WeightQ_0_ack_out;
    sc_signal< sc_lv<32> > BetaQ;
    sc_signal< sc_lv<32> > BetaQ_0_data_reg;
    sc_signal< sc_logic > BetaQ_0_vld_reg;
    sc_signal< sc_logic > BetaQ_0_ack_out;
    sc_signal< sc_lv<32> > trow_loops;
    sc_signal< sc_lv<32> > trow_loops_0_data_reg;
    sc_signal< sc_logic > trow_loops_0_vld_reg;
    sc_signal< sc_logic > trow_loops_0_ack_out;
    sc_signal< sc_lv<10> > beta_buffer_address0;
    sc_signal< sc_logic > beta_buffer_ce0;
    sc_signal< sc_logic > beta_buffer_we0;
    sc_signal< sc_lv<16> > beta_buffer_q0;
    sc_signal< sc_logic > beta_buffer_ce1;
    sc_signal< sc_logic > beta_buffer_we1;
    sc_signal< sc_lv<10> > output_buffer1_0_address0;
    sc_signal< sc_logic > output_buffer1_0_ce0;
    sc_signal< sc_logic > output_buffer1_0_we0;
    sc_signal< sc_lv<32> > output_buffer1_0_q0;
    sc_signal< sc_logic > output_buffer1_0_ce1;
    sc_signal< sc_logic > output_buffer1_0_we1;
    sc_signal< sc_lv<10> > output_buffer1_1_address0;
    sc_signal< sc_logic > output_buffer1_1_ce0;
    sc_signal< sc_logic > output_buffer1_1_we0;
    sc_signal< sc_lv<32> > output_buffer1_1_q0;
    sc_signal< sc_logic > output_buffer1_1_ce1;
    sc_signal< sc_logic > output_buffer1_1_we1;
    sc_signal< sc_lv<10> > output_buffer1_2_address0;
    sc_signal< sc_logic > output_buffer1_2_ce0;
    sc_signal< sc_logic > output_buffer1_2_we0;
    sc_signal< sc_lv<32> > output_buffer1_2_q0;
    sc_signal< sc_logic > output_buffer1_2_ce1;
    sc_signal< sc_logic > output_buffer1_2_we1;
    sc_signal< sc_lv<10> > output_buffer1_3_address0;
    sc_signal< sc_logic > output_buffer1_3_ce0;
    sc_signal< sc_logic > output_buffer1_3_we0;
    sc_signal< sc_lv<32> > output_buffer1_3_q0;
    sc_signal< sc_logic > output_buffer1_3_ce1;
    sc_signal< sc_logic > output_buffer1_3_we1;
    sc_signal< sc_lv<10> > output_buffer1_4_address0;
    sc_signal< sc_logic > output_buffer1_4_ce0;
    sc_signal< sc_lv<32> > output_buffer1_4_q0;
    sc_signal< sc_logic > output_buffer1_4_ce1;
    sc_signal< sc_logic > output_buffer1_4_we1;
    sc_signal< sc_lv<10> > output_buffer1_5_address0;
    sc_signal< sc_logic > output_buffer1_5_ce0;
    sc_signal< sc_lv<32> > output_buffer1_5_q0;
    sc_signal< sc_logic > output_buffer1_5_ce1;
    sc_signal< sc_logic > output_buffer1_5_we1;
    sc_signal< sc_lv<10> > output_buffer1_6_address0;
    sc_signal< sc_logic > output_buffer1_6_ce0;
    sc_signal< sc_lv<32> > output_buffer1_6_q0;
    sc_signal< sc_logic > output_buffer1_6_ce1;
    sc_signal< sc_logic > output_buffer1_6_we1;
    sc_signal< sc_lv<10> > output_buffer1_7_address0;
    sc_signal< sc_logic > output_buffer1_7_ce0;
    sc_signal< sc_lv<32> > output_buffer1_7_q0;
    sc_signal< sc_logic > output_buffer1_7_ce1;
    sc_signal< sc_logic > output_buffer1_7_we1;
    sc_signal< sc_lv<10> > output_buffer1_8_address0;
    sc_signal< sc_logic > output_buffer1_8_ce0;
    sc_signal< sc_lv<32> > output_buffer1_8_q0;
    sc_signal< sc_logic > output_buffer1_8_ce1;
    sc_signal< sc_logic > output_buffer1_8_we1;
    sc_signal< sc_lv<10> > output_buffer1_9_address0;
    sc_signal< sc_logic > output_buffer1_9_ce0;
    sc_signal< sc_lv<32> > output_buffer1_9_q0;
    sc_signal< sc_logic > output_buffer1_9_ce1;
    sc_signal< sc_logic > output_buffer1_9_we1;
    sc_signal< sc_lv<10> > output_buffer1_10_address0;
    sc_signal< sc_logic > output_buffer1_10_ce0;
    sc_signal< sc_lv<32> > output_buffer1_10_q0;
    sc_signal< sc_logic > output_buffer1_10_ce1;
    sc_signal< sc_logic > output_buffer1_10_we1;
    sc_signal< sc_lv<10> > output_buffer1_11_address0;
    sc_signal< sc_logic > output_buffer1_11_ce0;
    sc_signal< sc_lv<32> > output_buffer1_11_q0;
    sc_signal< sc_logic > output_buffer1_11_ce1;
    sc_signal< sc_logic > output_buffer1_11_we1;
    sc_signal< sc_lv<10> > output_buffer1_12_address0;
    sc_signal< sc_logic > output_buffer1_12_ce0;
    sc_signal< sc_lv<32> > output_buffer1_12_q0;
    sc_signal< sc_logic > output_buffer1_12_ce1;
    sc_signal< sc_logic > output_buffer1_12_we1;
    sc_signal< sc_lv<10> > output_buffer1_13_address0;
    sc_signal< sc_logic > output_buffer1_13_ce0;
    sc_signal< sc_lv<32> > output_buffer1_13_q0;
    sc_signal< sc_logic > output_buffer1_13_ce1;
    sc_signal< sc_logic > output_buffer1_13_we1;
    sc_signal< sc_lv<10> > output_buffer1_14_address0;
    sc_signal< sc_logic > output_buffer1_14_ce0;
    sc_signal< sc_lv<32> > output_buffer1_14_q0;
    sc_signal< sc_logic > output_buffer1_14_ce1;
    sc_signal< sc_logic > output_buffer1_14_we1;
    sc_signal< sc_lv<10> > output_buffer1_15_address0;
    sc_signal< sc_logic > output_buffer1_15_ce0;
    sc_signal< sc_lv<32> > output_buffer1_15_q0;
    sc_signal< sc_logic > output_buffer1_15_ce1;
    sc_signal< sc_logic > output_buffer1_15_we1;
    sc_signal< sc_lv<10> > output_buffer1_16_address0;
    sc_signal< sc_logic > output_buffer1_16_ce0;
    sc_signal< sc_lv<32> > output_buffer1_16_q0;
    sc_signal< sc_logic > output_buffer1_16_ce1;
    sc_signal< sc_logic > output_buffer1_16_we1;
    sc_signal< sc_lv<10> > output_buffer1_17_address0;
    sc_signal< sc_logic > output_buffer1_17_ce0;
    sc_signal< sc_lv<32> > output_buffer1_17_q0;
    sc_signal< sc_logic > output_buffer1_17_ce1;
    sc_signal< sc_logic > output_buffer1_17_we1;
    sc_signal< sc_lv<10> > output_buffer1_18_address0;
    sc_signal< sc_logic > output_buffer1_18_ce0;
    sc_signal< sc_lv<32> > output_buffer1_18_q0;
    sc_signal< sc_logic > output_buffer1_18_ce1;
    sc_signal< sc_logic > output_buffer1_18_we1;
    sc_signal< sc_lv<10> > output_buffer1_19_address0;
    sc_signal< sc_logic > output_buffer1_19_ce0;
    sc_signal< sc_lv<32> > output_buffer1_19_q0;
    sc_signal< sc_logic > output_buffer1_19_ce1;
    sc_signal< sc_logic > output_buffer1_19_we1;
    sc_signal< sc_lv<10> > output_buffer1_20_address0;
    sc_signal< sc_logic > output_buffer1_20_ce0;
    sc_signal< sc_lv<32> > output_buffer1_20_q0;
    sc_signal< sc_logic > output_buffer1_20_ce1;
    sc_signal< sc_logic > output_buffer1_20_we1;
    sc_signal< sc_lv<10> > output_buffer1_21_address0;
    sc_signal< sc_logic > output_buffer1_21_ce0;
    sc_signal< sc_lv<32> > output_buffer1_21_q0;
    sc_signal< sc_logic > output_buffer1_21_ce1;
    sc_signal< sc_logic > output_buffer1_21_we1;
    sc_signal< sc_lv<10> > output_buffer1_22_address0;
    sc_signal< sc_logic > output_buffer1_22_ce0;
    sc_signal< sc_lv<32> > output_buffer1_22_q0;
    sc_signal< sc_logic > output_buffer1_22_ce1;
    sc_signal< sc_logic > output_buffer1_22_we1;
    sc_signal< sc_lv<10> > output_buffer1_23_address0;
    sc_signal< sc_logic > output_buffer1_23_ce0;
    sc_signal< sc_lv<32> > output_buffer1_23_q0;
    sc_signal< sc_logic > output_buffer1_23_ce1;
    sc_signal< sc_logic > output_buffer1_23_we1;
    sc_signal< sc_lv<10> > output_buffer1_24_address0;
    sc_signal< sc_logic > output_buffer1_24_ce0;
    sc_signal< sc_lv<32> > output_buffer1_24_q0;
    sc_signal< sc_logic > output_buffer1_24_ce1;
    sc_signal< sc_logic > output_buffer1_24_we1;
    sc_signal< sc_lv<10> > output_buffer1_25_address0;
    sc_signal< sc_logic > output_buffer1_25_ce0;
    sc_signal< sc_lv<32> > output_buffer1_25_q0;
    sc_signal< sc_logic > output_buffer1_25_ce1;
    sc_signal< sc_logic > output_buffer1_25_we1;
    sc_signal< sc_lv<10> > output_buffer1_26_address0;
    sc_signal< sc_logic > output_buffer1_26_ce0;
    sc_signal< sc_lv<32> > output_buffer1_26_q0;
    sc_signal< sc_logic > output_buffer1_26_ce1;
    sc_signal< sc_logic > output_buffer1_26_we1;
    sc_signal< sc_lv<10> > output_buffer1_27_address0;
    sc_signal< sc_logic > output_buffer1_27_ce0;
    sc_signal< sc_lv<32> > output_buffer1_27_q0;
    sc_signal< sc_logic > output_buffer1_27_ce1;
    sc_signal< sc_logic > output_buffer1_27_we1;
    sc_signal< sc_lv<10> > output_buffer1_28_address0;
    sc_signal< sc_logic > output_buffer1_28_ce0;
    sc_signal< sc_lv<32> > output_buffer1_28_q0;
    sc_signal< sc_logic > output_buffer1_28_ce1;
    sc_signal< sc_logic > output_buffer1_28_we1;
    sc_signal< sc_lv<10> > output_buffer1_29_address0;
    sc_signal< sc_logic > output_buffer1_29_ce0;
    sc_signal< sc_lv<32> > output_buffer1_29_q0;
    sc_signal< sc_logic > output_buffer1_29_ce1;
    sc_signal< sc_logic > output_buffer1_29_we1;
    sc_signal< sc_lv<10> > output_buffer1_30_address0;
    sc_signal< sc_logic > output_buffer1_30_ce0;
    sc_signal< sc_lv<32> > output_buffer1_30_q0;
    sc_signal< sc_logic > output_buffer1_30_ce1;
    sc_signal< sc_logic > output_buffer1_30_we1;
    sc_signal< sc_lv<10> > output_buffer1_31_address0;
    sc_signal< sc_logic > output_buffer1_31_ce0;
    sc_signal< sc_lv<32> > output_buffer1_31_q0;
    sc_signal< sc_logic > output_buffer1_31_ce1;
    sc_signal< sc_logic > output_buffer1_31_we1;
    sc_signal< sc_lv<10> > output_buffer_0_address0;
    sc_signal< sc_logic > output_buffer_0_ce0;
    sc_signal< sc_logic > output_buffer_0_we0;
    sc_signal< sc_lv<32> > output_buffer_0_q0;
    sc_signal< sc_logic > output_buffer_0_ce1;
    sc_signal< sc_logic > output_buffer_0_we1;
    sc_signal< sc_lv<10> > output_buffer_1_address0;
    sc_signal< sc_logic > output_buffer_1_ce0;
    sc_signal< sc_logic > output_buffer_1_we0;
    sc_signal< sc_lv<32> > output_buffer_1_q0;
    sc_signal< sc_logic > output_buffer_1_ce1;
    sc_signal< sc_logic > output_buffer_1_we1;
    sc_signal< sc_lv<10> > output_buffer_2_address0;
    sc_signal< sc_logic > output_buffer_2_ce0;
    sc_signal< sc_logic > output_buffer_2_we0;
    sc_signal< sc_lv<32> > output_buffer_2_q0;
    sc_signal< sc_logic > output_buffer_2_ce1;
    sc_signal< sc_logic > output_buffer_2_we1;
    sc_signal< sc_lv<10> > output_buffer_3_address0;
    sc_signal< sc_logic > output_buffer_3_ce0;
    sc_signal< sc_logic > output_buffer_3_we0;
    sc_signal< sc_lv<32> > output_buffer_3_q0;
    sc_signal< sc_logic > output_buffer_3_ce1;
    sc_signal< sc_logic > output_buffer_3_we1;
    sc_signal< sc_lv<10> > output_buffer_4_address0;
    sc_signal< sc_logic > output_buffer_4_ce0;
    sc_signal< sc_lv<32> > output_buffer_4_q0;
    sc_signal< sc_logic > output_buffer_4_ce1;
    sc_signal< sc_logic > output_buffer_4_we1;
    sc_signal< sc_lv<10> > output_buffer_5_address0;
    sc_signal< sc_logic > output_buffer_5_ce0;
    sc_signal< sc_lv<32> > output_buffer_5_q0;
    sc_signal< sc_logic > output_buffer_5_ce1;
    sc_signal< sc_logic > output_buffer_5_we1;
    sc_signal< sc_lv<10> > output_buffer_6_address0;
    sc_signal< sc_logic > output_buffer_6_ce0;
    sc_signal< sc_lv<32> > output_buffer_6_q0;
    sc_signal< sc_logic > output_buffer_6_ce1;
    sc_signal< sc_logic > output_buffer_6_we1;
    sc_signal< sc_lv<10> > output_buffer_7_address0;
    sc_signal< sc_logic > output_buffer_7_ce0;
    sc_signal< sc_lv<32> > output_buffer_7_q0;
    sc_signal< sc_logic > output_buffer_7_ce1;
    sc_signal< sc_logic > output_buffer_7_we1;
    sc_signal< sc_lv<10> > output_buffer_8_address0;
    sc_signal< sc_logic > output_buffer_8_ce0;
    sc_signal< sc_lv<32> > output_buffer_8_q0;
    sc_signal< sc_logic > output_buffer_8_ce1;
    sc_signal< sc_logic > output_buffer_8_we1;
    sc_signal< sc_lv<10> > output_buffer_9_address0;
    sc_signal< sc_logic > output_buffer_9_ce0;
    sc_signal< sc_lv<32> > output_buffer_9_q0;
    sc_signal< sc_logic > output_buffer_9_ce1;
    sc_signal< sc_logic > output_buffer_9_we1;
    sc_signal< sc_lv<10> > output_buffer_10_address0;
    sc_signal< sc_logic > output_buffer_10_ce0;
    sc_signal< sc_lv<32> > output_buffer_10_q0;
    sc_signal< sc_logic > output_buffer_10_ce1;
    sc_signal< sc_logic > output_buffer_10_we1;
    sc_signal< sc_lv<10> > output_buffer_11_address0;
    sc_signal< sc_logic > output_buffer_11_ce0;
    sc_signal< sc_lv<32> > output_buffer_11_q0;
    sc_signal< sc_logic > output_buffer_11_ce1;
    sc_signal< sc_logic > output_buffer_11_we1;
    sc_signal< sc_lv<10> > output_buffer_12_address0;
    sc_signal< sc_logic > output_buffer_12_ce0;
    sc_signal< sc_lv<32> > output_buffer_12_q0;
    sc_signal< sc_logic > output_buffer_12_ce1;
    sc_signal< sc_logic > output_buffer_12_we1;
    sc_signal< sc_lv<10> > output_buffer_13_address0;
    sc_signal< sc_logic > output_buffer_13_ce0;
    sc_signal< sc_lv<32> > output_buffer_13_q0;
    sc_signal< sc_logic > output_buffer_13_ce1;
    sc_signal< sc_logic > output_buffer_13_we1;
    sc_signal< sc_lv<10> > output_buffer_14_address0;
    sc_signal< sc_logic > output_buffer_14_ce0;
    sc_signal< sc_lv<32> > output_buffer_14_q0;
    sc_signal< sc_logic > output_buffer_14_ce1;
    sc_signal< sc_logic > output_buffer_14_we1;
    sc_signal< sc_lv<10> > output_buffer_15_address0;
    sc_signal< sc_logic > output_buffer_15_ce0;
    sc_signal< sc_lv<32> > output_buffer_15_q0;
    sc_signal< sc_logic > output_buffer_15_ce1;
    sc_signal< sc_logic > output_buffer_15_we1;
    sc_signal< sc_lv<10> > output_buffer_16_address0;
    sc_signal< sc_logic > output_buffer_16_ce0;
    sc_signal< sc_lv<32> > output_buffer_16_q0;
    sc_signal< sc_logic > output_buffer_16_ce1;
    sc_signal< sc_logic > output_buffer_16_we1;
    sc_signal< sc_lv<10> > output_buffer_17_address0;
    sc_signal< sc_logic > output_buffer_17_ce0;
    sc_signal< sc_lv<32> > output_buffer_17_q0;
    sc_signal< sc_logic > output_buffer_17_ce1;
    sc_signal< sc_logic > output_buffer_17_we1;
    sc_signal< sc_lv<10> > output_buffer_18_address0;
    sc_signal< sc_logic > output_buffer_18_ce0;
    sc_signal< sc_lv<32> > output_buffer_18_q0;
    sc_signal< sc_logic > output_buffer_18_ce1;
    sc_signal< sc_logic > output_buffer_18_we1;
    sc_signal< sc_lv<10> > output_buffer_19_address0;
    sc_signal< sc_logic > output_buffer_19_ce0;
    sc_signal< sc_lv<32> > output_buffer_19_q0;
    sc_signal< sc_logic > output_buffer_19_ce1;
    sc_signal< sc_logic > output_buffer_19_we1;
    sc_signal< sc_lv<10> > output_buffer_20_address0;
    sc_signal< sc_logic > output_buffer_20_ce0;
    sc_signal< sc_lv<32> > output_buffer_20_q0;
    sc_signal< sc_logic > output_buffer_20_ce1;
    sc_signal< sc_logic > output_buffer_20_we1;
    sc_signal< sc_lv<10> > output_buffer_21_address0;
    sc_signal< sc_logic > output_buffer_21_ce0;
    sc_signal< sc_lv<32> > output_buffer_21_q0;
    sc_signal< sc_logic > output_buffer_21_ce1;
    sc_signal< sc_logic > output_buffer_21_we1;
    sc_signal< sc_lv<10> > output_buffer_22_address0;
    sc_signal< sc_logic > output_buffer_22_ce0;
    sc_signal< sc_lv<32> > output_buffer_22_q0;
    sc_signal< sc_logic > output_buffer_22_ce1;
    sc_signal< sc_logic > output_buffer_22_we1;
    sc_signal< sc_lv<10> > output_buffer_23_address0;
    sc_signal< sc_logic > output_buffer_23_ce0;
    sc_signal< sc_lv<32> > output_buffer_23_q0;
    sc_signal< sc_logic > output_buffer_23_ce1;
    sc_signal< sc_logic > output_buffer_23_we1;
    sc_signal< sc_lv<10> > output_buffer_24_address0;
    sc_signal< sc_logic > output_buffer_24_ce0;
    sc_signal< sc_lv<32> > output_buffer_24_q0;
    sc_signal< sc_logic > output_buffer_24_ce1;
    sc_signal< sc_logic > output_buffer_24_we1;
    sc_signal< sc_lv<10> > output_buffer_25_address0;
    sc_signal< sc_logic > output_buffer_25_ce0;
    sc_signal< sc_lv<32> > output_buffer_25_q0;
    sc_signal< sc_logic > output_buffer_25_ce1;
    sc_signal< sc_logic > output_buffer_25_we1;
    sc_signal< sc_lv<10> > output_buffer_26_address0;
    sc_signal< sc_logic > output_buffer_26_ce0;
    sc_signal< sc_lv<32> > output_buffer_26_q0;
    sc_signal< sc_logic > output_buffer_26_ce1;
    sc_signal< sc_logic > output_buffer_26_we1;
    sc_signal< sc_lv<10> > output_buffer_27_address0;
    sc_signal< sc_logic > output_buffer_27_ce0;
    sc_signal< sc_lv<32> > output_buffer_27_q0;
    sc_signal< sc_logic > output_buffer_27_ce1;
    sc_signal< sc_logic > output_buffer_27_we1;
    sc_signal< sc_lv<10> > output_buffer_28_address0;
    sc_signal< sc_logic > output_buffer_28_ce0;
    sc_signal< sc_lv<32> > output_buffer_28_q0;
    sc_signal< sc_logic > output_buffer_28_ce1;
    sc_signal< sc_logic > output_buffer_28_we1;
    sc_signal< sc_lv<10> > output_buffer_29_address0;
    sc_signal< sc_logic > output_buffer_29_ce0;
    sc_signal< sc_lv<32> > output_buffer_29_q0;
    sc_signal< sc_logic > output_buffer_29_ce1;
    sc_signal< sc_logic > output_buffer_29_we1;
    sc_signal< sc_lv<10> > output_buffer_30_address0;
    sc_signal< sc_logic > output_buffer_30_ce0;
    sc_signal< sc_lv<32> > output_buffer_30_q0;
    sc_signal< sc_logic > output_buffer_30_ce1;
    sc_signal< sc_logic > output_buffer_30_we1;
    sc_signal< sc_lv<10> > output_buffer_31_address0;
    sc_signal< sc_logic > output_buffer_31_ce0;
    sc_signal< sc_lv<32> > output_buffer_31_q0;
    sc_signal< sc_logic > output_buffer_31_ce1;
    sc_signal< sc_logic > output_buffer_31_we1;
    sc_signal< sc_logic > DATA_BUS1_AWVALID;
    sc_signal< sc_logic > DATA_BUS1_AWREADY;
    sc_signal< sc_logic > DATA_BUS1_WVALID;
    sc_signal< sc_logic > DATA_BUS1_WREADY;
    sc_signal< sc_logic > DATA_BUS1_ARVALID;
    sc_signal< sc_logic > DATA_BUS1_ARREADY;
    sc_signal< sc_logic > DATA_BUS1_RVALID;
    sc_signal< sc_logic > DATA_BUS1_RREADY;
    sc_signal< sc_lv<32> > DATA_BUS1_RDATA;
    sc_signal< sc_logic > DATA_BUS1_RLAST;
    sc_signal< sc_lv<1> > DATA_BUS1_RID;
    sc_signal< sc_lv<1> > DATA_BUS1_RUSER;
    sc_signal< sc_lv<2> > DATA_BUS1_RRESP;
    sc_signal< sc_logic > DATA_BUS1_BVALID;
    sc_signal< sc_logic > DATA_BUS1_BREADY;
    sc_signal< sc_lv<2> > DATA_BUS1_BRESP;
    sc_signal< sc_lv<1> > DATA_BUS1_BID;
    sc_signal< sc_lv<1> > DATA_BUS1_BUSER;
    sc_signal< sc_logic > DATA_BUS2_AWVALID;
    sc_signal< sc_logic > DATA_BUS2_AWREADY;
    sc_signal< sc_logic > DATA_BUS2_WVALID;
    sc_signal< sc_logic > DATA_BUS2_WREADY;
    sc_signal< sc_logic > DATA_BUS2_ARVALID;
    sc_signal< sc_logic > DATA_BUS2_ARREADY;
    sc_signal< sc_logic > DATA_BUS2_RVALID;
    sc_signal< sc_logic > DATA_BUS2_RREADY;
    sc_signal< sc_lv<32> > DATA_BUS2_RDATA;
    sc_signal< sc_logic > DATA_BUS2_RLAST;
    sc_signal< sc_lv<1> > DATA_BUS2_RID;
    sc_signal< sc_lv<1> > DATA_BUS2_RUSER;
    sc_signal< sc_lv<2> > DATA_BUS2_RRESP;
    sc_signal< sc_logic > DATA_BUS2_BVALID;
    sc_signal< sc_logic > DATA_BUS2_BREADY;
    sc_signal< sc_lv<2> > DATA_BUS2_BRESP;
    sc_signal< sc_lv<1> > DATA_BUS2_BID;
    sc_signal< sc_lv<1> > DATA_BUS2_BUSER;
    sc_signal< sc_logic > DATA_BUS3_AWREADY;
    sc_signal< sc_logic > DATA_BUS3_WREADY;
    sc_signal< sc_logic > DATA_BUS3_ARVALID;
    sc_signal< sc_logic > DATA_BUS3_ARREADY;
    sc_signal< sc_logic > DATA_BUS3_RVALID;
    sc_signal< sc_logic > DATA_BUS3_RREADY;
    sc_signal< sc_lv<32> > DATA_BUS3_RDATA;
    sc_signal< sc_logic > DATA_BUS3_RLAST;
    sc_signal< sc_lv<1> > DATA_BUS3_RID;
    sc_signal< sc_lv<1> > DATA_BUS3_RUSER;
    sc_signal< sc_lv<2> > DATA_BUS3_RRESP;
    sc_signal< sc_logic > DATA_BUS3_BVALID;
    sc_signal< sc_lv<2> > DATA_BUS3_BRESP;
    sc_signal< sc_lv<1> > DATA_BUS3_BID;
    sc_signal< sc_lv<1> > DATA_BUS3_BUSER;
    sc_signal< sc_logic > DATA_BUS4_AWREADY;
    sc_signal< sc_logic > DATA_BUS4_WREADY;
    sc_signal< sc_logic > DATA_BUS4_ARVALID;
    sc_signal< sc_logic > DATA_BUS4_ARREADY;
    sc_signal< sc_logic > DATA_BUS4_RVALID;
    sc_signal< sc_logic > DATA_BUS4_RREADY;
    sc_signal< sc_lv<32> > DATA_BUS4_RDATA;
    sc_signal< sc_logic > DATA_BUS4_RLAST;
    sc_signal< sc_lv<1> > DATA_BUS4_RID;
    sc_signal< sc_lv<1> > DATA_BUS4_RUSER;
    sc_signal< sc_lv<2> > DATA_BUS4_RRESP;
    sc_signal< sc_logic > DATA_BUS4_BVALID;
    sc_signal< sc_lv<2> > DATA_BUS4_BRESP;
    sc_signal< sc_lv<1> > DATA_BUS4_BID;
    sc_signal< sc_lv<1> > DATA_BUS4_BUSER;
    sc_signal< sc_logic > DATA_BUS5_AWREADY;
    sc_signal< sc_logic > DATA_BUS5_WREADY;
    sc_signal< sc_logic > DATA_BUS5_ARVALID;
    sc_signal< sc_logic > DATA_BUS5_ARREADY;
    sc_signal< sc_lv<32> > DATA_BUS5_ARADDR;
    sc_signal< sc_lv<1> > DATA_BUS5_ARID;
    sc_signal< sc_lv<32> > DATA_BUS5_ARLEN;
    sc_signal< sc_lv<3> > DATA_BUS5_ARSIZE;
    sc_signal< sc_lv<2> > DATA_BUS5_ARBURST;
    sc_signal< sc_lv<2> > DATA_BUS5_ARLOCK;
    sc_signal< sc_lv<4> > DATA_BUS5_ARCACHE;
    sc_signal< sc_lv<3> > DATA_BUS5_ARPROT;
    sc_signal< sc_lv<4> > DATA_BUS5_ARQOS;
    sc_signal< sc_lv<4> > DATA_BUS5_ARREGION;
    sc_signal< sc_lv<1> > DATA_BUS5_ARUSER;
    sc_signal< sc_logic > DATA_BUS5_RVALID;
    sc_signal< sc_logic > DATA_BUS5_RREADY;
    sc_signal< sc_lv<32> > DATA_BUS5_RDATA;
    sc_signal< sc_logic > DATA_BUS5_RLAST;
    sc_signal< sc_lv<1> > DATA_BUS5_RID;
    sc_signal< sc_lv<1> > DATA_BUS5_RUSER;
    sc_signal< sc_lv<2> > DATA_BUS5_RRESP;
    sc_signal< sc_logic > DATA_BUS5_BVALID;
    sc_signal< sc_lv<2> > DATA_BUS5_BRESP;
    sc_signal< sc_lv<1> > DATA_BUS5_BID;
    sc_signal< sc_lv<1> > DATA_BUS5_BUSER;
    sc_signal< sc_lv<30> > Output2_reg_2606;
    sc_signal< sc_lv<30> > Input5_reg_2611;
    sc_signal< sc_lv<30> > Input6_reg_2616;
    sc_signal< sc_lv<30> > Input7_reg_2621;
    sc_signal< sc_lv<32> > LayerType_read_reg_2626;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > cLoops_read_reg_2632;
    sc_signal< sc_lv<32> > rLoops_read_reg_2637;
    sc_signal< sc_lv<32> > nLoops_read_reg_2642;
    sc_signal< sc_lv<32> > mLoops_read_reg_2647;
    sc_signal< sc_lv<32> > TC_read_reg_2652;
    sc_signal< sc_lv<32> > TR_read_reg_2659;
    sc_signal< sc_lv<32> > TN_read_reg_2666;
    sc_signal< sc_lv<32> > TM_read_reg_2671;
    sc_signal< sc_lv<1> > IsNL_read_reg_2679;
    sc_signal< sc_lv<32> > Padding_read_reg_2684;
    sc_signal< sc_lv<32> > output_h_read_reg_2689;
    sc_signal< sc_lv<32> > output_w_read_reg_2694;
    sc_signal< sc_lv<32> > Input_h_read_reg_2700;
    sc_signal< sc_lv<32> > Input_w_read_reg_2705;
    sc_signal< sc_lv<32> > Kernel_stride_read_reg_2710;
    sc_signal< sc_lv<32> > Kernel_size_read_reg_2715;
    sc_signal< sc_lv<32> > OutFM_num_read_reg_2720;
    sc_signal< sc_lv<32> > InFM_num_read_reg_2726;
    sc_signal< sc_lv<30> > Beta1_reg_2731;
    sc_signal< sc_lv<30> > Weight1_reg_2736;
    sc_signal< sc_lv<30> > Output3_reg_2741;
    sc_signal< sc_lv<30> > Input4_reg_2746;
    sc_signal< sc_lv<6> > trow_loops_6b_V_fu_2266_p1;
    sc_signal< sc_lv<6> > trow_loops_6b_V_reg_2751;
    sc_signal< sc_lv<18> > r_V_fu_2278_p2;
    sc_signal< sc_lv<18> > r_V_reg_2756;
    sc_signal< sc_lv<8> > grp_fu_2580_p4;
    sc_signal< sc_lv<8> > TRow_reg_2761;
    sc_signal< sc_lv<8> > grp_fu_2590_p4;
    sc_signal< sc_lv<8> > TCol_reg_2766;
    sc_signal< sc_lv<19> > r_V_24_fu_2600_p2;
    sc_signal< sc_lv<19> > r_V_24_reg_2771;
    sc_signal< sc_lv<32> > mLoops_add1_fu_2308_p2;
    sc_signal< sc_lv<32> > mLoops_add1_reg_2776;
    sc_signal< sc_lv<32> > mLoops_bound_fu_2326_p3;
    sc_signal< sc_lv<32> > mLoops_bound_reg_2781;
    sc_signal< sc_lv<8> > InterSubBeta_fu_2338_p2;
    sc_signal< sc_lv<8> > InterSubBeta_reg_2786;
    sc_signal< sc_lv<8> > WeightAddInputSubInt_fu_2358_p2;
    sc_signal< sc_lv<8> > WeightAddInputSubInt_reg_2791;
    sc_signal< sc_lv<8> > InterSubOutput_fu_2368_p2;
    sc_signal< sc_lv<8> > InterSubOutput_reg_2796;
    sc_signal< sc_lv<1> > tmp_114_fu_2374_p2;
    sc_signal< sc_lv<1> > tmp_114_reg_2801;
    sc_signal< sc_lv<31> > r_1_fu_2389_p2;
    sc_signal< sc_lv<31> > r_1_reg_2835;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<32> > TR_MIN_fu_2405_p3;
    sc_signal< sc_lv<32> > TR_MIN_reg_2840;
    sc_signal< sc_lv<1> > tmp_115_fu_2384_p2;
    sc_signal< sc_lv<31> > c_1_fu_2421_p2;
    sc_signal< sc_lv<31> > c_1_reg_2848;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<32> > TC_MIN_fu_2437_p3;
    sc_signal< sc_lv<32> > TC_MIN_reg_2853;
    sc_signal< sc_lv<1> > tmp_121_fu_2416_p2;
    sc_signal< sc_lv<32> > TMP_R_1_fu_2444_p2;
    sc_signal< sc_lv<31> > m_1_fu_2458_p2;
    sc_signal< sc_lv<31> > m_1_reg_2867;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<32> > TM_MIN_fu_2474_p3;
    sc_signal< sc_lv<32> > TM_MIN_reg_2872;
    sc_signal< sc_lv<1> > tmp_124_fu_2453_p2;
    sc_signal< sc_lv<1> > input_flag_fu_2508_p2;
    sc_signal< sc_lv<1> > input_flag_reg_2877;
    sc_signal< sc_lv<1> > process_flag_fu_2520_p3;
    sc_signal< sc_lv<1> > process_flag_reg_2882;
    sc_signal< sc_lv<1> > write_flag_fu_2532_p2;
    sc_signal< sc_lv<1> > write_flag_reg_2887;
    sc_signal< sc_lv<32> > TMP_M_next0_0_1_loa_reg_2892;
    sc_signal< sc_lv<32> > TMP_M_next1_0_1_loa_reg_2898;
    sc_signal< sc_lv<32> > TM_MIN_next0_0_1_lo_reg_2904;
    sc_signal< sc_lv<32> > TM_MIN_next1_0_1_lo_reg_2910;
    sc_signal< sc_lv<32> > TMP_C_1_fu_2550_p2;
    sc_signal< sc_lv<32> > TMP_M_1_fu_2575_p2;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_ap_idle;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_ap_ready;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_ap_done;
    sc_signal< sc_lv<1> > pingpongm_reg_1205;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_ap_idle;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_ap_ready;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_ap_done;
    sc_signal< bool > ap_block_state8_on_subcall_done;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_ap_start;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_AWVALID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_AWADDR;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_AWID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_AWLEN;
    sc_signal< sc_lv<3> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_AWSIZE;
    sc_signal< sc_lv<2> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_AWBURST;
    sc_signal< sc_lv<2> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_AWLOCK;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_AWCACHE;
    sc_signal< sc_lv<3> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_AWPROT;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_AWQOS;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_AWREGION;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_AWUSER;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_WVALID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_WDATA;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_WSTRB;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_WLAST;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_WID;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_WUSER;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_ARVALID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_ARADDR;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_ARID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_ARLEN;
    sc_signal< sc_lv<3> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_ARSIZE;
    sc_signal< sc_lv<2> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_ARBURST;
    sc_signal< sc_lv<2> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_ARLOCK;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_ARCACHE;
    sc_signal< sc_lv<3> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_ARPROT;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_ARQOS;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_ARREGION;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_ARUSER;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_RREADY;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input_r_BREADY;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_AWVALID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_AWADDR;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_AWID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_AWLEN;
    sc_signal< sc_lv<3> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_AWSIZE;
    sc_signal< sc_lv<2> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_AWBURST;
    sc_signal< sc_lv<2> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_AWLOCK;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_AWCACHE;
    sc_signal< sc_lv<3> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_AWPROT;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_AWQOS;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_AWREGION;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_AWUSER;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_WVALID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_WDATA;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_WSTRB;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_WLAST;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_WID;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_WUSER;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_ARVALID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_ARADDR;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_ARID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_ARLEN;
    sc_signal< sc_lv<3> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_ARSIZE;
    sc_signal< sc_lv<2> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_ARBURST;
    sc_signal< sc_lv<2> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_ARLOCK;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_ARCACHE;
    sc_signal< sc_lv<3> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_ARPROT;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_ARQOS;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_ARREGION;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_ARUSER;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_RREADY;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input1_BREADY;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_AWVALID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_AWADDR;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_AWID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_AWLEN;
    sc_signal< sc_lv<3> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_AWSIZE;
    sc_signal< sc_lv<2> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_AWBURST;
    sc_signal< sc_lv<2> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_AWLOCK;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_AWCACHE;
    sc_signal< sc_lv<3> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_AWPROT;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_AWQOS;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_AWREGION;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_AWUSER;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_WVALID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_WDATA;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_WSTRB;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_WLAST;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_WID;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_WUSER;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_ARVALID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_ARADDR;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_ARID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_ARLEN;
    sc_signal< sc_lv<3> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_ARSIZE;
    sc_signal< sc_lv<2> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_ARBURST;
    sc_signal< sc_lv<2> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_ARLOCK;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_ARCACHE;
    sc_signal< sc_lv<3> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_ARPROT;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_ARQOS;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_ARREGION;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_ARUSER;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_RREADY;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input2_BREADY;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_AWVALID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_AWADDR;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_AWID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_AWLEN;
    sc_signal< sc_lv<3> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_AWSIZE;
    sc_signal< sc_lv<2> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_AWBURST;
    sc_signal< sc_lv<2> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_AWLOCK;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_AWCACHE;
    sc_signal< sc_lv<3> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_AWPROT;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_AWQOS;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_AWREGION;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_AWUSER;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_WVALID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_WDATA;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_WSTRB;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_WLAST;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_WID;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_WUSER;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_ARVALID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_ARADDR;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_ARID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_ARLEN;
    sc_signal< sc_lv<3> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_ARSIZE;
    sc_signal< sc_lv<2> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_ARBURST;
    sc_signal< sc_lv<2> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_ARLOCK;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_ARCACHE;
    sc_signal< sc_lv<3> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_ARPROT;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_ARQOS;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_ARREGION;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_ARUSER;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_RREADY;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Input3_BREADY;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_AWVALID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_AWADDR;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_AWID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_AWLEN;
    sc_signal< sc_lv<3> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_AWSIZE;
    sc_signal< sc_lv<2> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_AWBURST;
    sc_signal< sc_lv<2> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_AWLOCK;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_AWCACHE;
    sc_signal< sc_lv<3> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_AWPROT;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_AWQOS;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_AWREGION;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_AWUSER;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_WVALID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_WDATA;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_WSTRB;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_WLAST;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_WID;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_WUSER;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_ARVALID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_ARADDR;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_ARID;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_ARLEN;
    sc_signal< sc_lv<3> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_ARSIZE;
    sc_signal< sc_lv<2> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_ARBURST;
    sc_signal< sc_lv<2> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_ARLOCK;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_ARCACHE;
    sc_signal< sc_lv<3> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_ARPROT;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_ARQOS;
    sc_signal< sc_lv<4> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_ARREGION;
    sc_signal< sc_lv<1> > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_ARUSER;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_RREADY;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_m_axi_Weight_BREADY;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_0_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_0_ce0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_0_we0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_0_d0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_0_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_0_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_0_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_0_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_0_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_1_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_1_ce0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_1_we0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_1_d0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_1_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_1_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_1_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_1_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_1_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_2_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_2_ce0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_2_we0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_2_d0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_2_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_2_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_2_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_2_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_2_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_3_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_3_ce0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_3_we0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_3_d0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_3_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_3_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_3_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_3_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_3_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_4_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_4_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_4_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_4_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_4_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_4_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_4_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_5_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_5_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_5_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_5_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_5_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_5_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_5_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_6_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_6_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_6_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_6_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_6_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_6_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_6_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_7_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_7_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_7_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_7_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_7_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_7_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_7_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_8_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_8_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_8_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_8_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_8_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_8_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_8_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_9_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_9_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_9_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_9_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_9_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_9_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_9_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_10_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_10_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_10_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_10_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_10_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_10_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_10_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_11_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_11_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_11_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_11_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_11_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_11_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_11_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_12_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_12_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_12_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_12_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_12_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_12_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_12_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_13_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_13_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_13_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_13_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_13_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_13_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_13_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_14_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_14_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_14_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_14_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_14_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_14_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_14_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_15_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_15_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_15_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_15_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_15_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_15_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_15_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_16_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_16_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_16_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_16_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_16_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_16_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_16_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_17_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_17_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_17_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_17_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_17_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_17_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_17_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_18_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_18_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_18_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_18_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_18_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_18_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_18_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_19_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_19_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_19_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_19_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_19_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_19_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_19_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_20_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_20_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_20_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_20_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_20_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_20_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_20_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_21_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_21_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_21_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_21_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_21_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_21_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_21_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_22_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_22_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_22_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_22_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_22_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_22_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_22_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_23_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_23_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_23_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_23_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_23_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_23_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_23_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_24_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_24_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_24_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_24_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_24_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_24_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_24_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_25_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_25_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_25_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_25_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_25_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_25_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_25_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_26_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_26_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_26_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_26_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_26_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_26_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_26_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_27_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_27_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_27_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_27_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_27_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_27_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_27_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_28_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_28_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_28_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_28_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_28_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_28_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_28_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_29_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_29_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_29_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_29_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_29_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_29_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_29_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_30_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_30_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_30_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_30_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_30_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_30_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_30_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_31_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_31_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_31_q0;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_31_address1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_31_ce1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_output_buffer_31_we1;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_output_buffer_31_d1;
    sc_signal< sc_lv<10> > grp_intra_pingpong_wrapp_fu_1230_beta_buffer_address0;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_beta_buffer_ce0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_p_read;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_p_read1;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_pingpongx_offset;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_input_flag;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_process_flag;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_ap_return_0;
    sc_signal< sc_lv<32> > grp_intra_pingpong_wrapp_fu_1230_ap_return_1;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_ap_start;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_0_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_0_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_0_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_1_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_1_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_1_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_2_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_2_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_2_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_3_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_3_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_3_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_4_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_4_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_4_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_5_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_5_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_5_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_6_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_6_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_6_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_7_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_7_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_7_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_8_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_8_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_8_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_9_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_9_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_9_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_10_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_10_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_10_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_11_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_11_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_11_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_12_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_12_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_12_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_13_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_13_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_13_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_14_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_14_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_14_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_15_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_15_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_15_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_16_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_16_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_16_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_17_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_17_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_17_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_18_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_18_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_18_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_19_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_19_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_19_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_20_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_20_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_20_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_21_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_21_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_21_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_22_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_22_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_22_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_23_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_23_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_23_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_24_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_24_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_24_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_25_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_25_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_25_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_26_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_26_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_26_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_27_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_27_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_27_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_28_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_28_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_28_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_29_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_29_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_29_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_30_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_30_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_30_q0;
    sc_signal< sc_lv<10> > grp_write_back_output_re_fu_2003_output_buffer_31_address0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_output_buffer_31_ce0;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_output_buffer_31_q0;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_m_axi_Output_r_AWVALID;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_m_axi_Output_r_AWADDR;
    sc_signal< sc_lv<1> > grp_write_back_output_re_fu_2003_m_axi_Output_r_AWID;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_m_axi_Output_r_AWLEN;
    sc_signal< sc_lv<3> > grp_write_back_output_re_fu_2003_m_axi_Output_r_AWSIZE;
    sc_signal< sc_lv<2> > grp_write_back_output_re_fu_2003_m_axi_Output_r_AWBURST;
    sc_signal< sc_lv<2> > grp_write_back_output_re_fu_2003_m_axi_Output_r_AWLOCK;
    sc_signal< sc_lv<4> > grp_write_back_output_re_fu_2003_m_axi_Output_r_AWCACHE;
    sc_signal< sc_lv<3> > grp_write_back_output_re_fu_2003_m_axi_Output_r_AWPROT;
    sc_signal< sc_lv<4> > grp_write_back_output_re_fu_2003_m_axi_Output_r_AWQOS;
    sc_signal< sc_lv<4> > grp_write_back_output_re_fu_2003_m_axi_Output_r_AWREGION;
    sc_signal< sc_lv<1> > grp_write_back_output_re_fu_2003_m_axi_Output_r_AWUSER;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_m_axi_Output_r_WVALID;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_m_axi_Output_r_WDATA;
    sc_signal< sc_lv<4> > grp_write_back_output_re_fu_2003_m_axi_Output_r_WSTRB;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_m_axi_Output_r_WLAST;
    sc_signal< sc_lv<1> > grp_write_back_output_re_fu_2003_m_axi_Output_r_WID;
    sc_signal< sc_lv<1> > grp_write_back_output_re_fu_2003_m_axi_Output_r_WUSER;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_m_axi_Output_r_ARVALID;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_m_axi_Output_r_ARADDR;
    sc_signal< sc_lv<1> > grp_write_back_output_re_fu_2003_m_axi_Output_r_ARID;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_m_axi_Output_r_ARLEN;
    sc_signal< sc_lv<3> > grp_write_back_output_re_fu_2003_m_axi_Output_r_ARSIZE;
    sc_signal< sc_lv<2> > grp_write_back_output_re_fu_2003_m_axi_Output_r_ARBURST;
    sc_signal< sc_lv<2> > grp_write_back_output_re_fu_2003_m_axi_Output_r_ARLOCK;
    sc_signal< sc_lv<4> > grp_write_back_output_re_fu_2003_m_axi_Output_r_ARCACHE;
    sc_signal< sc_lv<3> > grp_write_back_output_re_fu_2003_m_axi_Output_r_ARPROT;
    sc_signal< sc_lv<4> > grp_write_back_output_re_fu_2003_m_axi_Output_r_ARQOS;
    sc_signal< sc_lv<4> > grp_write_back_output_re_fu_2003_m_axi_Output_r_ARREGION;
    sc_signal< sc_lv<1> > grp_write_back_output_re_fu_2003_m_axi_Output_r_ARUSER;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_m_axi_Output_r_RREADY;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_m_axi_Output_r_BREADY;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_m_axi_Output1_AWVALID;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_m_axi_Output1_AWADDR;
    sc_signal< sc_lv<1> > grp_write_back_output_re_fu_2003_m_axi_Output1_AWID;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_m_axi_Output1_AWLEN;
    sc_signal< sc_lv<3> > grp_write_back_output_re_fu_2003_m_axi_Output1_AWSIZE;
    sc_signal< sc_lv<2> > grp_write_back_output_re_fu_2003_m_axi_Output1_AWBURST;
    sc_signal< sc_lv<2> > grp_write_back_output_re_fu_2003_m_axi_Output1_AWLOCK;
    sc_signal< sc_lv<4> > grp_write_back_output_re_fu_2003_m_axi_Output1_AWCACHE;
    sc_signal< sc_lv<3> > grp_write_back_output_re_fu_2003_m_axi_Output1_AWPROT;
    sc_signal< sc_lv<4> > grp_write_back_output_re_fu_2003_m_axi_Output1_AWQOS;
    sc_signal< sc_lv<4> > grp_write_back_output_re_fu_2003_m_axi_Output1_AWREGION;
    sc_signal< sc_lv<1> > grp_write_back_output_re_fu_2003_m_axi_Output1_AWUSER;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_m_axi_Output1_WVALID;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_m_axi_Output1_WDATA;
    sc_signal< sc_lv<4> > grp_write_back_output_re_fu_2003_m_axi_Output1_WSTRB;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_m_axi_Output1_WLAST;
    sc_signal< sc_lv<1> > grp_write_back_output_re_fu_2003_m_axi_Output1_WID;
    sc_signal< sc_lv<1> > grp_write_back_output_re_fu_2003_m_axi_Output1_WUSER;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_m_axi_Output1_ARVALID;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_m_axi_Output1_ARADDR;
    sc_signal< sc_lv<1> > grp_write_back_output_re_fu_2003_m_axi_Output1_ARID;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_m_axi_Output1_ARLEN;
    sc_signal< sc_lv<3> > grp_write_back_output_re_fu_2003_m_axi_Output1_ARSIZE;
    sc_signal< sc_lv<2> > grp_write_back_output_re_fu_2003_m_axi_Output1_ARBURST;
    sc_signal< sc_lv<2> > grp_write_back_output_re_fu_2003_m_axi_Output1_ARLOCK;
    sc_signal< sc_lv<4> > grp_write_back_output_re_fu_2003_m_axi_Output1_ARCACHE;
    sc_signal< sc_lv<3> > grp_write_back_output_re_fu_2003_m_axi_Output1_ARPROT;
    sc_signal< sc_lv<4> > grp_write_back_output_re_fu_2003_m_axi_Output1_ARQOS;
    sc_signal< sc_lv<4> > grp_write_back_output_re_fu_2003_m_axi_Output1_ARREGION;
    sc_signal< sc_lv<1> > grp_write_back_output_re_fu_2003_m_axi_Output1_ARUSER;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_m_axi_Output1_RREADY;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_m_axi_Output1_BREADY;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_m;
    sc_signal< sc_lv<32> > grp_write_back_output_re_fu_2003_TM_MIN;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_write_flag;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_IsNL;
    sc_signal< sc_logic > grp_copy_beta_fu_2132_ap_start;
    sc_signal< sc_logic > grp_copy_beta_fu_2132_ap_done;
    sc_signal< sc_logic > grp_copy_beta_fu_2132_ap_idle;
    sc_signal< sc_logic > grp_copy_beta_fu_2132_ap_ready;
    sc_signal< sc_logic > grp_copy_beta_fu_2132_m_axi_Beta_AWVALID;
    sc_signal< sc_lv<32> > grp_copy_beta_fu_2132_m_axi_Beta_AWADDR;
    sc_signal< sc_lv<1> > grp_copy_beta_fu_2132_m_axi_Beta_AWID;
    sc_signal< sc_lv<32> > grp_copy_beta_fu_2132_m_axi_Beta_AWLEN;
    sc_signal< sc_lv<3> > grp_copy_beta_fu_2132_m_axi_Beta_AWSIZE;
    sc_signal< sc_lv<2> > grp_copy_beta_fu_2132_m_axi_Beta_AWBURST;
    sc_signal< sc_lv<2> > grp_copy_beta_fu_2132_m_axi_Beta_AWLOCK;
    sc_signal< sc_lv<4> > grp_copy_beta_fu_2132_m_axi_Beta_AWCACHE;
    sc_signal< sc_lv<3> > grp_copy_beta_fu_2132_m_axi_Beta_AWPROT;
    sc_signal< sc_lv<4> > grp_copy_beta_fu_2132_m_axi_Beta_AWQOS;
    sc_signal< sc_lv<4> > grp_copy_beta_fu_2132_m_axi_Beta_AWREGION;
    sc_signal< sc_lv<1> > grp_copy_beta_fu_2132_m_axi_Beta_AWUSER;
    sc_signal< sc_logic > grp_copy_beta_fu_2132_m_axi_Beta_WVALID;
    sc_signal< sc_lv<32> > grp_copy_beta_fu_2132_m_axi_Beta_WDATA;
    sc_signal< sc_lv<4> > grp_copy_beta_fu_2132_m_axi_Beta_WSTRB;
    sc_signal< sc_logic > grp_copy_beta_fu_2132_m_axi_Beta_WLAST;
    sc_signal< sc_lv<1> > grp_copy_beta_fu_2132_m_axi_Beta_WID;
    sc_signal< sc_lv<1> > grp_copy_beta_fu_2132_m_axi_Beta_WUSER;
    sc_signal< sc_logic > grp_copy_beta_fu_2132_m_axi_Beta_ARVALID;
    sc_signal< sc_lv<32> > grp_copy_beta_fu_2132_m_axi_Beta_ARADDR;
    sc_signal< sc_lv<1> > grp_copy_beta_fu_2132_m_axi_Beta_ARID;
    sc_signal< sc_lv<32> > grp_copy_beta_fu_2132_m_axi_Beta_ARLEN;
    sc_signal< sc_lv<3> > grp_copy_beta_fu_2132_m_axi_Beta_ARSIZE;
    sc_signal< sc_lv<2> > grp_copy_beta_fu_2132_m_axi_Beta_ARBURST;
    sc_signal< sc_lv<2> > grp_copy_beta_fu_2132_m_axi_Beta_ARLOCK;
    sc_signal< sc_lv<4> > grp_copy_beta_fu_2132_m_axi_Beta_ARCACHE;
    sc_signal< sc_lv<3> > grp_copy_beta_fu_2132_m_axi_Beta_ARPROT;
    sc_signal< sc_lv<4> > grp_copy_beta_fu_2132_m_axi_Beta_ARQOS;
    sc_signal< sc_lv<4> > grp_copy_beta_fu_2132_m_axi_Beta_ARREGION;
    sc_signal< sc_lv<1> > grp_copy_beta_fu_2132_m_axi_Beta_ARUSER;
    sc_signal< sc_logic > grp_copy_beta_fu_2132_m_axi_Beta_RREADY;
    sc_signal< sc_logic > grp_copy_beta_fu_2132_m_axi_Beta_BREADY;
    sc_signal< sc_lv<10> > grp_copy_beta_fu_2132_beta_buffer_address0;
    sc_signal< sc_logic > grp_copy_beta_fu_2132_beta_buffer_ce0;
    sc_signal< sc_logic > grp_copy_beta_fu_2132_beta_buffer_we0;
    sc_signal< sc_lv<16> > grp_copy_beta_fu_2132_beta_buffer_d0;
    sc_signal< sc_lv<10> > grp_copy_beta_fu_2132_beta_buffer_address1;
    sc_signal< sc_logic > grp_copy_beta_fu_2132_beta_buffer_ce1;
    sc_signal< sc_logic > grp_copy_beta_fu_2132_beta_buffer_we1;
    sc_signal< sc_lv<16> > grp_copy_beta_fu_2132_beta_buffer_d1;
    sc_signal< sc_lv<31> > r_reg_1136;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< bool > ap_block_state3_on_subcall_done;
    sc_signal< sc_lv<32> > TMP_R_reg_1147;
    sc_signal< sc_lv<31> > c_reg_1159;
    sc_signal< sc_lv<32> > TMP_C_reg_1170;
    sc_signal< sc_lv<31> > m_reg_1182;
    sc_signal< sc_lv<32> > TMP_M_reg_1193;
    sc_signal< sc_lv<1> > ap_phi_mux_pingpongm_phi_fu_1209_p4;
    sc_signal< sc_lv<1> > ap_phi_mux_pingpongm_1_phi_fu_1221_p4;
    sc_signal< sc_logic > grp_intra_pingpong_wrapp_fu_1230_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > grp_write_back_output_re_fu_2003_ap_start_reg;
    sc_signal< sc_logic > grp_copy_beta_fu_2132_ap_start_reg;
    sc_signal< sc_lv<32> > TMP_M_next0_0_1_fu_928;
    sc_signal< sc_lv<32> > TMP_M_next1_0_1_fu_932;
    sc_signal< sc_lv<32> > TM_MIN_next0_0_1_fu_936;
    sc_signal< sc_lv<32> > TM_MIN_next1_0_1_fu_940;
    sc_signal< sc_lv<9> > output_h_9b_V_fu_2234_p1;
    sc_signal< sc_lv<9> > output_w_9b_V_fu_2238_p1;
    sc_signal< sc_lv<9> > r_V_fu_2278_p0;
    sc_signal< sc_lv<9> > r_V_fu_2278_p1;
    sc_signal< sc_lv<5> > TR_5b_V_fu_2242_p1;
    sc_signal< sc_lv<2> > Kernel_stride_2b_V_fu_2250_p1;
    sc_signal< sc_lv<2> > Kernel_size_2b_V_fu_2254_p1;
    sc_signal< sc_lv<5> > TC_5b_V_fu_2246_p1;
    sc_signal< sc_lv<10> > Input_h_10b_V_fu_2258_p1;
    sc_signal< sc_lv<9> > Input_w_9b_V_fu_2262_p1;
    sc_signal< sc_lv<1> > tmp_113_fu_2320_p2;
    sc_signal< sc_lv<32> > mLoops_add2_fu_2314_p2;
    sc_signal< sc_lv<8> > tmp_fu_2334_p1;
    sc_signal< sc_lv<8> > tmp_117_fu_2344_p1;
    sc_signal< sc_lv<8> > tmp1_fu_2352_p2;
    sc_signal< sc_lv<8> > tmp_118_fu_2348_p1;
    sc_signal< sc_lv<8> > tmp_119_fu_2364_p1;
    sc_signal< sc_lv<32> > r_cast_fu_2380_p1;
    sc_signal< sc_lv<32> > tmp_116_fu_2395_p2;
    sc_signal< sc_lv<1> > tmp_120_fu_2400_p2;
    sc_signal< sc_lv<32> > c_cast_fu_2412_p1;
    sc_signal< sc_lv<32> > tmp_122_fu_2427_p2;
    sc_signal< sc_lv<1> > tmp_123_fu_2432_p2;
    sc_signal< sc_lv<32> > m_cast_fu_2449_p1;
    sc_signal< sc_lv<32> > tmp_125_fu_2464_p2;
    sc_signal< sc_lv<1> > tmp_126_fu_2469_p2;
    sc_signal< sc_lv<1> > MneMLoopsaddOne_fu_2498_p2;
    sc_signal< sc_lv<1> > MnemLoops_fu_2493_p2;
    sc_signal< sc_lv<1> > MneMLoopsaddOne_0_s_fu_2503_p2;
    sc_signal< sc_lv<1> > MneZero_fu_2481_p2;
    sc_signal< sc_lv<1> > MneMLoopsaddOne_0_1_fu_2514_p2;
    sc_signal< sc_lv<1> > MneOne_fu_2487_p2;
    sc_signal< sc_lv<1> > MneOne_0_s_fu_2527_p2;
    sc_signal< sc_lv<1> > grp_fu_2580_p0;
    sc_signal< sc_lv<5> > grp_fu_2580_p1;
    sc_signal< sc_lv<2> > grp_fu_2580_p2;
    sc_signal< sc_lv<8> > tmp_108_fu_2288_p1;
    sc_signal< sc_lv<2> > grp_fu_2580_p3;
    sc_signal< sc_lv<8> > tmp_110_fu_2292_p1;
    sc_signal< sc_lv<1> > grp_fu_2590_p0;
    sc_signal< sc_lv<5> > grp_fu_2590_p1;
    sc_signal< sc_lv<2> > grp_fu_2590_p2;
    sc_signal< sc_lv<2> > grp_fu_2590_p3;
    sc_signal< sc_lv<10> > r_V_24_fu_2600_p0;
    sc_signal< sc_lv<9> > r_V_24_fu_2600_p1;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< sc_lv<6> > grp_fu_2580_p10;
    sc_signal< sc_lv<6> > grp_fu_2590_p10;
    sc_signal< sc_lv<19> > r_V_24_fu_2600_p00;
    sc_signal< sc_lv<19> > r_V_24_fu_2600_p10;
    sc_signal< sc_lv<18> > r_V_fu_2278_p00;
    sc_signal< sc_lv<18> > r_V_fu_2278_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_state3;
    static const sc_lv<10> ap_ST_fsm_state4;
    static const sc_lv<10> ap_ST_fsm_state5;
    static const sc_lv<10> ap_ST_fsm_state6;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_state8;
    static const sc_lv<10> ap_ST_fsm_state9;
    static const sc_lv<10> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA_BUS1_USER_VALUE;
    static const int C_M_AXI_DATA_BUS1_PROT_VALUE;
    static const int C_M_AXI_DATA_BUS1_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA_BUS2_USER_VALUE;
    static const int C_M_AXI_DATA_BUS2_PROT_VALUE;
    static const int C_M_AXI_DATA_BUS2_CACHE_VALUE;
    static const int C_M_AXI_DATA_BUS3_USER_VALUE;
    static const int C_M_AXI_DATA_BUS3_PROT_VALUE;
    static const int C_M_AXI_DATA_BUS3_CACHE_VALUE;
    static const int C_M_AXI_DATA_BUS4_USER_VALUE;
    static const int C_M_AXI_DATA_BUS4_PROT_VALUE;
    static const int C_M_AXI_DATA_BUS4_CACHE_VALUE;
    static const int C_M_AXI_DATA_BUS5_USER_VALUE;
    static const int C_M_AXI_DATA_BUS5_PROT_VALUE;
    static const int C_M_AXI_DATA_BUS5_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const bool ap_const_boolean_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<8> ap_const_lv8_14;
    static const sc_lv<8> ap_const_lv8_EC;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<6> ap_const_lv6_3F;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_clk_no_reset_();
    void thread_BetaQ_0_ack_out();
    void thread_Beta_0_ack_out();
    void thread_DATA_BUS1_ARVALID();
    void thread_DATA_BUS1_AWVALID();
    void thread_DATA_BUS1_BREADY();
    void thread_DATA_BUS1_RREADY();
    void thread_DATA_BUS1_WVALID();
    void thread_DATA_BUS2_ARVALID();
    void thread_DATA_BUS2_AWVALID();
    void thread_DATA_BUS2_BREADY();
    void thread_DATA_BUS2_RREADY();
    void thread_DATA_BUS2_WVALID();
    void thread_DATA_BUS3_ARVALID();
    void thread_DATA_BUS3_RREADY();
    void thread_DATA_BUS4_ARVALID();
    void thread_DATA_BUS4_RREADY();
    void thread_DATA_BUS5_ARADDR();
    void thread_DATA_BUS5_ARBURST();
    void thread_DATA_BUS5_ARCACHE();
    void thread_DATA_BUS5_ARID();
    void thread_DATA_BUS5_ARLEN();
    void thread_DATA_BUS5_ARLOCK();
    void thread_DATA_BUS5_ARPROT();
    void thread_DATA_BUS5_ARQOS();
    void thread_DATA_BUS5_ARREGION();
    void thread_DATA_BUS5_ARSIZE();
    void thread_DATA_BUS5_ARUSER();
    void thread_DATA_BUS5_ARVALID();
    void thread_DATA_BUS5_RREADY();
    void thread_InFM_num_0_ack_out();
    void thread_InputQ_0_ack_out();
    void thread_Input_h_0_ack_out();
    void thread_Input_h_10b_V_fu_2258_p1();
    void thread_Input_r_0_ack_out();
    void thread_Input_w_0_ack_out();
    void thread_Input_w_9b_V_fu_2262_p1();
    void thread_InterSubBeta_fu_2338_p2();
    void thread_InterSubOutput_fu_2368_p2();
    void thread_IsNL_0_ack_out();
    void thread_Kernel_size_0_ack_out();
    void thread_Kernel_size_2b_V_fu_2254_p1();
    void thread_Kernel_stride_0_ack_out();
    void thread_Kernel_stride_2b_V_fu_2250_p1();
    void thread_LayerType_0_ack_out();
    void thread_MneMLoopsaddOne_0_1_fu_2514_p2();
    void thread_MneMLoopsaddOne_0_s_fu_2503_p2();
    void thread_MneMLoopsaddOne_fu_2498_p2();
    void thread_MneOne_0_s_fu_2527_p2();
    void thread_MneOne_fu_2487_p2();
    void thread_MneZero_fu_2481_p2();
    void thread_MnemLoops_fu_2493_p2();
    void thread_OutFM_num_0_ack_out();
    void thread_OutputQ_0_ack_out();
    void thread_Output_r_0_ack_out();
    void thread_Padding_0_ack_out();
    void thread_TC_0_ack_out();
    void thread_TC_5b_V_fu_2246_p1();
    void thread_TC_MIN_fu_2437_p3();
    void thread_TMP_C_1_fu_2550_p2();
    void thread_TMP_M_1_fu_2575_p2();
    void thread_TMP_R_1_fu_2444_p2();
    void thread_TM_0_ack_out();
    void thread_TM_MIN_fu_2474_p3();
    void thread_TN_0_ack_out();
    void thread_TR_0_ack_out();
    void thread_TR_5b_V_fu_2242_p1();
    void thread_TR_MIN_fu_2405_p3();
    void thread_WeightAddInputSubInt_fu_2358_p2();
    void thread_WeightQ_0_ack_out();
    void thread_Weight_0_ack_out();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state3_on_subcall_done();
    void thread_ap_block_state8_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_mux_pingpongm_1_phi_fu_1221_p4();
    void thread_ap_phi_mux_pingpongm_phi_fu_1209_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_beta_buffer_address0();
    void thread_beta_buffer_ce0();
    void thread_beta_buffer_ce1();
    void thread_beta_buffer_we0();
    void thread_beta_buffer_we1();
    void thread_cLoops_0_ack_out();
    void thread_c_1_fu_2421_p2();
    void thread_c_cast_fu_2412_p1();
    void thread_grp_copy_beta_fu_2132_ap_start();
    void thread_grp_fu_2580_p0();
    void thread_grp_fu_2580_p1();
    void thread_grp_fu_2580_p10();
    void thread_grp_fu_2580_p2();
    void thread_grp_fu_2580_p3();
    void thread_grp_fu_2590_p0();
    void thread_grp_fu_2590_p1();
    void thread_grp_fu_2590_p10();
    void thread_grp_fu_2590_p2();
    void thread_grp_fu_2590_p3();
    void thread_grp_intra_pingpong_wrapp_fu_1230_ap_start();
    void thread_grp_intra_pingpong_wrapp_fu_1230_input_flag();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_0_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_10_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_11_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_12_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_13_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_14_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_15_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_16_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_17_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_18_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_19_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_1_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_20_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_21_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_22_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_23_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_24_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_25_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_26_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_27_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_28_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_29_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_2_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_30_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_31_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_3_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_4_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_5_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_6_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_7_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_8_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_output_buffer_9_q0();
    void thread_grp_intra_pingpong_wrapp_fu_1230_p_read();
    void thread_grp_intra_pingpong_wrapp_fu_1230_p_read1();
    void thread_grp_intra_pingpong_wrapp_fu_1230_pingpongx_offset();
    void thread_grp_intra_pingpong_wrapp_fu_1230_process_flag();
    void thread_grp_write_back_output_re_fu_2003_IsNL();
    void thread_grp_write_back_output_re_fu_2003_TM_MIN();
    void thread_grp_write_back_output_re_fu_2003_ap_start();
    void thread_grp_write_back_output_re_fu_2003_m();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_0_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_10_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_11_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_12_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_13_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_14_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_15_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_16_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_17_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_18_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_19_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_1_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_20_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_21_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_22_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_23_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_24_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_25_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_26_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_27_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_28_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_29_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_2_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_30_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_31_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_3_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_4_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_5_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_6_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_7_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_8_q0();
    void thread_grp_write_back_output_re_fu_2003_output_buffer_9_q0();
    void thread_grp_write_back_output_re_fu_2003_write_flag();
    void thread_input_flag_fu_2508_p2();
    void thread_mLoops_0_ack_out();
    void thread_mLoops_add1_fu_2308_p2();
    void thread_mLoops_add2_fu_2314_p2();
    void thread_mLoops_bound_fu_2326_p3();
    void thread_m_1_fu_2458_p2();
    void thread_m_cast_fu_2449_p1();
    void thread_nLoops_0_ack_out();
    void thread_output_buffer1_0_address0();
    void thread_output_buffer1_0_ce0();
    void thread_output_buffer1_0_ce1();
    void thread_output_buffer1_0_we0();
    void thread_output_buffer1_0_we1();
    void thread_output_buffer1_10_address0();
    void thread_output_buffer1_10_ce0();
    void thread_output_buffer1_10_ce1();
    void thread_output_buffer1_10_we1();
    void thread_output_buffer1_11_address0();
    void thread_output_buffer1_11_ce0();
    void thread_output_buffer1_11_ce1();
    void thread_output_buffer1_11_we1();
    void thread_output_buffer1_12_address0();
    void thread_output_buffer1_12_ce0();
    void thread_output_buffer1_12_ce1();
    void thread_output_buffer1_12_we1();
    void thread_output_buffer1_13_address0();
    void thread_output_buffer1_13_ce0();
    void thread_output_buffer1_13_ce1();
    void thread_output_buffer1_13_we1();
    void thread_output_buffer1_14_address0();
    void thread_output_buffer1_14_ce0();
    void thread_output_buffer1_14_ce1();
    void thread_output_buffer1_14_we1();
    void thread_output_buffer1_15_address0();
    void thread_output_buffer1_15_ce0();
    void thread_output_buffer1_15_ce1();
    void thread_output_buffer1_15_we1();
    void thread_output_buffer1_16_address0();
    void thread_output_buffer1_16_ce0();
    void thread_output_buffer1_16_ce1();
    void thread_output_buffer1_16_we1();
    void thread_output_buffer1_17_address0();
    void thread_output_buffer1_17_ce0();
    void thread_output_buffer1_17_ce1();
    void thread_output_buffer1_17_we1();
    void thread_output_buffer1_18_address0();
    void thread_output_buffer1_18_ce0();
    void thread_output_buffer1_18_ce1();
    void thread_output_buffer1_18_we1();
    void thread_output_buffer1_19_address0();
    void thread_output_buffer1_19_ce0();
    void thread_output_buffer1_19_ce1();
    void thread_output_buffer1_19_we1();
    void thread_output_buffer1_1_address0();
    void thread_output_buffer1_1_ce0();
    void thread_output_buffer1_1_ce1();
    void thread_output_buffer1_1_we0();
    void thread_output_buffer1_1_we1();
    void thread_output_buffer1_20_address0();
    void thread_output_buffer1_20_ce0();
    void thread_output_buffer1_20_ce1();
    void thread_output_buffer1_20_we1();
    void thread_output_buffer1_21_address0();
    void thread_output_buffer1_21_ce0();
    void thread_output_buffer1_21_ce1();
    void thread_output_buffer1_21_we1();
    void thread_output_buffer1_22_address0();
    void thread_output_buffer1_22_ce0();
    void thread_output_buffer1_22_ce1();
    void thread_output_buffer1_22_we1();
    void thread_output_buffer1_23_address0();
    void thread_output_buffer1_23_ce0();
    void thread_output_buffer1_23_ce1();
    void thread_output_buffer1_23_we1();
    void thread_output_buffer1_24_address0();
    void thread_output_buffer1_24_ce0();
    void thread_output_buffer1_24_ce1();
    void thread_output_buffer1_24_we1();
    void thread_output_buffer1_25_address0();
    void thread_output_buffer1_25_ce0();
    void thread_output_buffer1_25_ce1();
    void thread_output_buffer1_25_we1();
    void thread_output_buffer1_26_address0();
    void thread_output_buffer1_26_ce0();
    void thread_output_buffer1_26_ce1();
    void thread_output_buffer1_26_we1();
    void thread_output_buffer1_27_address0();
    void thread_output_buffer1_27_ce0();
    void thread_output_buffer1_27_ce1();
    void thread_output_buffer1_27_we1();
    void thread_output_buffer1_28_address0();
    void thread_output_buffer1_28_ce0();
    void thread_output_buffer1_28_ce1();
    void thread_output_buffer1_28_we1();
    void thread_output_buffer1_29_address0();
    void thread_output_buffer1_29_ce0();
    void thread_output_buffer1_29_ce1();
    void thread_output_buffer1_29_we1();
    void thread_output_buffer1_2_address0();
    void thread_output_buffer1_2_ce0();
    void thread_output_buffer1_2_ce1();
    void thread_output_buffer1_2_we0();
    void thread_output_buffer1_2_we1();
    void thread_output_buffer1_30_address0();
    void thread_output_buffer1_30_ce0();
    void thread_output_buffer1_30_ce1();
    void thread_output_buffer1_30_we1();
    void thread_output_buffer1_31_address0();
    void thread_output_buffer1_31_ce0();
    void thread_output_buffer1_31_ce1();
    void thread_output_buffer1_31_we1();
    void thread_output_buffer1_3_address0();
    void thread_output_buffer1_3_ce0();
    void thread_output_buffer1_3_ce1();
    void thread_output_buffer1_3_we0();
    void thread_output_buffer1_3_we1();
    void thread_output_buffer1_4_address0();
    void thread_output_buffer1_4_ce0();
    void thread_output_buffer1_4_ce1();
    void thread_output_buffer1_4_we1();
    void thread_output_buffer1_5_address0();
    void thread_output_buffer1_5_ce0();
    void thread_output_buffer1_5_ce1();
    void thread_output_buffer1_5_we1();
    void thread_output_buffer1_6_address0();
    void thread_output_buffer1_6_ce0();
    void thread_output_buffer1_6_ce1();
    void thread_output_buffer1_6_we1();
    void thread_output_buffer1_7_address0();
    void thread_output_buffer1_7_ce0();
    void thread_output_buffer1_7_ce1();
    void thread_output_buffer1_7_we1();
    void thread_output_buffer1_8_address0();
    void thread_output_buffer1_8_ce0();
    void thread_output_buffer1_8_ce1();
    void thread_output_buffer1_8_we1();
    void thread_output_buffer1_9_address0();
    void thread_output_buffer1_9_ce0();
    void thread_output_buffer1_9_ce1();
    void thread_output_buffer1_9_we1();
    void thread_output_buffer_0_address0();
    void thread_output_buffer_0_ce0();
    void thread_output_buffer_0_ce1();
    void thread_output_buffer_0_we0();
    void thread_output_buffer_0_we1();
    void thread_output_buffer_10_address0();
    void thread_output_buffer_10_ce0();
    void thread_output_buffer_10_ce1();
    void thread_output_buffer_10_we1();
    void thread_output_buffer_11_address0();
    void thread_output_buffer_11_ce0();
    void thread_output_buffer_11_ce1();
    void thread_output_buffer_11_we1();
    void thread_output_buffer_12_address0();
    void thread_output_buffer_12_ce0();
    void thread_output_buffer_12_ce1();
    void thread_output_buffer_12_we1();
    void thread_output_buffer_13_address0();
    void thread_output_buffer_13_ce0();
    void thread_output_buffer_13_ce1();
    void thread_output_buffer_13_we1();
    void thread_output_buffer_14_address0();
    void thread_output_buffer_14_ce0();
    void thread_output_buffer_14_ce1();
    void thread_output_buffer_14_we1();
    void thread_output_buffer_15_address0();
    void thread_output_buffer_15_ce0();
    void thread_output_buffer_15_ce1();
    void thread_output_buffer_15_we1();
    void thread_output_buffer_16_address0();
    void thread_output_buffer_16_ce0();
    void thread_output_buffer_16_ce1();
    void thread_output_buffer_16_we1();
    void thread_output_buffer_17_address0();
    void thread_output_buffer_17_ce0();
    void thread_output_buffer_17_ce1();
    void thread_output_buffer_17_we1();
    void thread_output_buffer_18_address0();
    void thread_output_buffer_18_ce0();
    void thread_output_buffer_18_ce1();
    void thread_output_buffer_18_we1();
    void thread_output_buffer_19_address0();
    void thread_output_buffer_19_ce0();
    void thread_output_buffer_19_ce1();
    void thread_output_buffer_19_we1();
    void thread_output_buffer_1_address0();
    void thread_output_buffer_1_ce0();
    void thread_output_buffer_1_ce1();
    void thread_output_buffer_1_we0();
    void thread_output_buffer_1_we1();
    void thread_output_buffer_20_address0();
    void thread_output_buffer_20_ce0();
    void thread_output_buffer_20_ce1();
    void thread_output_buffer_20_we1();
    void thread_output_buffer_21_address0();
    void thread_output_buffer_21_ce0();
    void thread_output_buffer_21_ce1();
    void thread_output_buffer_21_we1();
    void thread_output_buffer_22_address0();
    void thread_output_buffer_22_ce0();
    void thread_output_buffer_22_ce1();
    void thread_output_buffer_22_we1();
    void thread_output_buffer_23_address0();
    void thread_output_buffer_23_ce0();
    void thread_output_buffer_23_ce1();
    void thread_output_buffer_23_we1();
    void thread_output_buffer_24_address0();
    void thread_output_buffer_24_ce0();
    void thread_output_buffer_24_ce1();
    void thread_output_buffer_24_we1();
    void thread_output_buffer_25_address0();
    void thread_output_buffer_25_ce0();
    void thread_output_buffer_25_ce1();
    void thread_output_buffer_25_we1();
    void thread_output_buffer_26_address0();
    void thread_output_buffer_26_ce0();
    void thread_output_buffer_26_ce1();
    void thread_output_buffer_26_we1();
    void thread_output_buffer_27_address0();
    void thread_output_buffer_27_ce0();
    void thread_output_buffer_27_ce1();
    void thread_output_buffer_27_we1();
    void thread_output_buffer_28_address0();
    void thread_output_buffer_28_ce0();
    void thread_output_buffer_28_ce1();
    void thread_output_buffer_28_we1();
    void thread_output_buffer_29_address0();
    void thread_output_buffer_29_ce0();
    void thread_output_buffer_29_ce1();
    void thread_output_buffer_29_we1();
    void thread_output_buffer_2_address0();
    void thread_output_buffer_2_ce0();
    void thread_output_buffer_2_ce1();
    void thread_output_buffer_2_we0();
    void thread_output_buffer_2_we1();
    void thread_output_buffer_30_address0();
    void thread_output_buffer_30_ce0();
    void thread_output_buffer_30_ce1();
    void thread_output_buffer_30_we1();
    void thread_output_buffer_31_address0();
    void thread_output_buffer_31_ce0();
    void thread_output_buffer_31_ce1();
    void thread_output_buffer_31_we1();
    void thread_output_buffer_3_address0();
    void thread_output_buffer_3_ce0();
    void thread_output_buffer_3_ce1();
    void thread_output_buffer_3_we0();
    void thread_output_buffer_3_we1();
    void thread_output_buffer_4_address0();
    void thread_output_buffer_4_ce0();
    void thread_output_buffer_4_ce1();
    void thread_output_buffer_4_we1();
    void thread_output_buffer_5_address0();
    void thread_output_buffer_5_ce0();
    void thread_output_buffer_5_ce1();
    void thread_output_buffer_5_we1();
    void thread_output_buffer_6_address0();
    void thread_output_buffer_6_ce0();
    void thread_output_buffer_6_ce1();
    void thread_output_buffer_6_we1();
    void thread_output_buffer_7_address0();
    void thread_output_buffer_7_ce0();
    void thread_output_buffer_7_ce1();
    void thread_output_buffer_7_we1();
    void thread_output_buffer_8_address0();
    void thread_output_buffer_8_ce0();
    void thread_output_buffer_8_ce1();
    void thread_output_buffer_8_we1();
    void thread_output_buffer_9_address0();
    void thread_output_buffer_9_ce0();
    void thread_output_buffer_9_ce1();
    void thread_output_buffer_9_we1();
    void thread_output_h_0_ack_out();
    void thread_output_h_9b_V_fu_2234_p1();
    void thread_output_w_0_ack_out();
    void thread_output_w_9b_V_fu_2238_p1();
    void thread_process_flag_fu_2520_p3();
    void thread_rLoops_0_ack_out();
    void thread_r_1_fu_2389_p2();
    void thread_r_V_24_fu_2600_p0();
    void thread_r_V_24_fu_2600_p00();
    void thread_r_V_24_fu_2600_p1();
    void thread_r_V_24_fu_2600_p10();
    void thread_r_V_fu_2278_p0();
    void thread_r_V_fu_2278_p00();
    void thread_r_V_fu_2278_p1();
    void thread_r_V_fu_2278_p10();
    void thread_r_V_fu_2278_p2();
    void thread_r_cast_fu_2380_p1();
    void thread_tmp1_fu_2352_p2();
    void thread_tmp_108_fu_2288_p1();
    void thread_tmp_110_fu_2292_p1();
    void thread_tmp_113_fu_2320_p2();
    void thread_tmp_114_fu_2374_p2();
    void thread_tmp_115_fu_2384_p2();
    void thread_tmp_116_fu_2395_p2();
    void thread_tmp_117_fu_2344_p1();
    void thread_tmp_118_fu_2348_p1();
    void thread_tmp_119_fu_2364_p1();
    void thread_tmp_120_fu_2400_p2();
    void thread_tmp_121_fu_2416_p2();
    void thread_tmp_122_fu_2427_p2();
    void thread_tmp_123_fu_2432_p2();
    void thread_tmp_124_fu_2453_p2();
    void thread_tmp_125_fu_2464_p2();
    void thread_tmp_126_fu_2469_p2();
    void thread_tmp_fu_2334_p1();
    void thread_trow_loops_0_ack_out();
    void thread_trow_loops_6b_V_fu_2266_p1();
    void thread_write_flag_fu_2532_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
