# //  Questa Sim-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib work
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:31 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: (vcom-11) Could not find work.mips_types.
# ** Error (suppressible): /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(21): (vcom-1195) Cannot find expanded name "work.MIPS_types".
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(21): Unknown expanded name.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(23): VHDL Compiler exiting
# End time: 12:47:31 on May 01,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/1scomp.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:50 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/1scomp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity onescomp
# -- Compiling architecture structural of onescomp
# End time: 12:47:50 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/adder.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:50 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture structural of adder
# End time: 12:47:50 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/Adder_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:50 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/Adder_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_N
# -- Compiling architecture structural of full_adder_N
# End time: 12:47:50 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/AdderSub.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:50 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/AdderSub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AdderSub
# -- Compiling architecture structural of AdderSub
# End time: 12:47:50 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/andg2.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:50 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 12:47:50 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/andg_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:50 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/andg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg_N
# -- Compiling architecture structural of andg_N
# End time: 12:47:51 on May 01,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/barrelShifter.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:51 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/barrelShifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity barrelShifter
# -- Compiling architecture structural of barrelShifter
# End time: 12:47:51 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/bitReverser.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:51 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/bitReverser.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bitReverser
# -- Compiling architecture structural of bitReverser
# End time: 12:47:51 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/extender.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:51 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/extender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extender
# -- Compiling architecture data of extender
# End time: 12:47:51 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/invg.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:51 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 12:47:51 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/mem.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:51 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 12:47:51 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:51 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: (vcom-11) Could not find work.mips_types.
# ** Error (suppressible): /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(21): (vcom-1195) Cannot find expanded name "work.MIPS_types".
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(21): Unknown expanded name.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(23): VHDL Compiler exiting
# End time: 12:47:51 on May 01,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/alu_mux_simple.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:51 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/alu_mux_simple.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_mux_simple
# -- Compiling architecture struct of alu_mux_simple
# End time: 12:47:51 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/alu_mux.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:51 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/alu_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_mux
# -- Compiling architecture struct of alu_mux
# End time: 12:47:51 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/ALU.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:51 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture struct of ALU
# End time: 12:47:51 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/controllogic.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:51 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/controllogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controllogic
# -- Compiling architecture casestatement of controllogic
# End time: 12:47:51 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/decoder5-32.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:51 on May 01,2022
# vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/decoder5-32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder5to32
# -- Compiling architecture behavioral of decoder5to32
# End time: 12:47:51 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/dffg.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:51 on May 01,2022
# vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 12:47:51 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_types.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:51 on May 01,2022
# vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package MIPS_types
# -- Compiling package body MIPS_types
# -- Loading package MIPS_types
# End time: 12:47:51 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/mux2t1.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:51 on May 01,2022
# vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 12:47:51 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/mux2t1_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:51 on May 01,2022
# vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 12:47:52 on May 01,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/xorg2.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:52 on May 01,2022
# vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 12:47:52 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/xorg_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:52 on May 01,2022
# vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/xorg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg_N
# -- Compiling architecture structural of xorg_N
# End time: 12:47:52 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/mux32to1.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:52 on May 01,2022
# vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/mux32to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux32to1
# -- Compiling architecture behavioral of mux32to1
# End time: 12:47:52 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/org2.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:52 on May 01,2022
# vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 12:47:52 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/org_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:52 on May 01,2022
# vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/org_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org_N
# -- Compiling architecture structural of org_N
# End time: 12:47:52 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/programcounter.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:52 on May 01,2022
# vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/programcounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity programcounter
# -- Compiling architecture structural of programcounter
# End time: 12:47:52 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/register.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:52 on May 01,2022
# vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register1
# -- Compiling architecture structural of register1
# End time: 12:47:52 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/registerfile.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:52 on May 01,2022
# vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/registerfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: (vcom-11) Could not find work.arraytype.
# ** Error (suppressible): /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/registerfile.vhd(3): (vcom-1195) Cannot find expanded name "work.arraytype".
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/registerfile.vhd(3): Unknown expanded name.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/registerfile.vhd(5): VHDL Compiler exiting
# End time: 12:47:52 on May 01,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/slt.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:52 on May 01,2022
# vcom -reportprogress 30 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/slt.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slt_N
# -- Compiling architecture structural of slt_N
# End time: 12:47:52 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/MIPS_types.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:47:57 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/MIPS_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package MIPS_types
# -- Compiling package arraytype
# -- Compiling package body MIPS_types
# -- Loading package MIPS_types
# End time: 12:47:57 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/registerfile.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:48:02 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/registerfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package arraytype
# -- Compiling entity registerfile
# -- Compiling architecture structural of registerfile
# End time: 12:48:02 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:48:04 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(413): Signal "s_rd1" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type std.STANDARD.BOOLEAN.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(413): near "!": (vcom-1576) expecting ';'.
# ** Warning: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(470): (vcom-1624) Component instance MIPS_Processor(structure).alusrcselstage2register has a generic map clause and the component register1 has no generics.
# Generic map will be ignored.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(476): Signal "s_cl_alusrc" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(477): Signal "s_cl_alusrc_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(487): near "data_out": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(491): Statement cannot be labeled.
# ** Warning: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(491): (vcom-1624) Component instance MIPS_Processor(structure).bmuxselectstage2register has a generic map clause and the component register1 has no generics.
# Generic map will be ignored.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(497): Signal "s_cl_bmuxselect" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(498): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(501): (vcom-1624) Component instance MIPS_Processor(structure).jaldatamuxstage2register has a generic map clause and the component register1 has no generics.
# Generic map will be ignored.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(507): Signal "s_cl_jaldatamux" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(508): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(511): (vcom-1624) Component instance MIPS_Processor(structure).aluopstage2register has a generic map clause and the component register1 has no generics.
# Generic map will be ignored.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(535): (vcom-1136) Unknown identifier "s_aluoutput".
# ** Warning: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(563): (vcom-1624) Component instance MIPS_Processor(structure).dmemwrenregisterstage3 has a generic map clause and the component register1 has no generics.
# Generic map will be ignored.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(569): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(570): Signal "s_DMemWr" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(573): (vcom-1624) Component instance MIPS_Processor(structure).bmuxselregisterstage3 has a generic map clause and the component register1 has no generics.
# Generic map will be ignored.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(579): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(580): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(583): (vcom-1624) Component instance MIPS_Processor(structure).jaldatamuxregisterstage3 has a generic map clause and the component register1 has no generics.
# Generic map will be ignored.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(589): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(590): Signal "s_cl_jaldatamux_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(643): (vcom-1624) Component instance MIPS_Processor(structure).bmuxselectregisterstage4 has a generic map clause and the component register1 has no generics.
# Generic map will be ignored.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(649): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(650): Signal "s_cl_bmuxselect_stage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(653): (vcom-1624) Component instance MIPS_Processor(structure).jaldatamuxselectregisterstage4 has a generic map clause and the component register1 has no generics.
# Generic map will be ignored.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(659): Signal "s_cl_jaldatamux_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(660): Signal "s_cl_jaldatamux_stage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(681): VHDL Compiler exiting
# End time: 12:48:04 on May 01,2022, Elapsed time: 0:00:00
# Errors: 21, Warnings: 9
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:48:35 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Warning: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(470): (vcom-1624) Component instance MIPS_Processor(structure).alusrcselstage2register has a generic map clause and the component register1 has no generics.
# Generic map will be ignored.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(476): Signal "s_cl_alusrc" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(477): Signal "s_cl_alusrc_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(487): near "data_out": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(491): Statement cannot be labeled.
# ** Warning: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(491): (vcom-1624) Component instance MIPS_Processor(structure).bmuxselectstage2register has a generic map clause and the component register1 has no generics.
# Generic map will be ignored.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(497): Signal "s_cl_bmuxselect" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(498): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(501): (vcom-1624) Component instance MIPS_Processor(structure).jaldatamuxstage2register has a generic map clause and the component register1 has no generics.
# Generic map will be ignored.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(507): Signal "s_cl_jaldatamux" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(508): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(511): (vcom-1624) Component instance MIPS_Processor(structure).aluopstage2register has a generic map clause and the component register1 has no generics.
# Generic map will be ignored.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(535): (vcom-1136) Unknown identifier "s_aluoutput".
# ** Warning: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(563): (vcom-1624) Component instance MIPS_Processor(structure).dmemwrenregisterstage3 has a generic map clause and the component register1 has no generics.
# Generic map will be ignored.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(569): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(570): Signal "s_DMemWr" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(573): (vcom-1624) Component instance MIPS_Processor(structure).bmuxselregisterstage3 has a generic map clause and the component register1 has no generics.
# Generic map will be ignored.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(579): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(580): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(583): (vcom-1624) Component instance MIPS_Processor(structure).jaldatamuxregisterstage3 has a generic map clause and the component register1 has no generics.
# Generic map will be ignored.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(589): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(590): Signal "s_cl_jaldatamux_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(643): (vcom-1624) Component instance MIPS_Processor(structure).bmuxselectregisterstage4 has a generic map clause and the component register1 has no generics.
# Generic map will be ignored.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(649): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(650): Signal "s_cl_bmuxselect_stage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(653): (vcom-1624) Component instance MIPS_Processor(structure).jaldatamuxselectregisterstage4 has a generic map clause and the component register1 has no generics.
# Generic map will be ignored.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(659): Signal "s_cl_jaldatamux_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(660): Signal "s_cl_jaldatamux_stage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(681): VHDL Compiler exiting
# End time: 12:48:35 on May 01,2022, Elapsed time: 0:00:00
# Errors: 19, Warnings: 9
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:55:17 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(153): near "map": (vcom-1576) expecting '('.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(155): VHDL Compiler exiting
# End time: 12:55:17 on May 01,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:55:46 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(153): near "=>": (vcom-1576) expecting ':'.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(155): VHDL Compiler exiting
# End time: 12:55:46 on May 01,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:56:17 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(477): Signal "s_cl_alusrc" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(478): Signal "s_cl_alusrc_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(488): near "data_out": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(492): Statement cannot be labeled.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(498): Signal "s_cl_bmuxselect" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(499): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(508): Signal "s_cl_jaldatamux" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(509): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(536): (vcom-1136) Unknown identifier "s_aluoutput".
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(570): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(571): Signal "s_DMemWr" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(580): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(581): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(590): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(591): Signal "s_cl_jaldatamux_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(650): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(651): Signal "s_cl_bmuxselect_stage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(660): Signal "s_cl_jaldatamux_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(661): Signal "s_cl_jaldatamux_stage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(682): VHDL Compiler exiting
# End time: 12:56:17 on May 01,2022, Elapsed time: 0:00:00
# Errors: 19, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:34 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(477): Signal "s_cl_alusrc" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(478): Signal "s_cl_alusrc_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(488): near "data_out": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(492): Statement cannot be labeled.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(498): Signal "s_cl_bmuxselect" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(499): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(508): Signal "s_cl_jaldatamux" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(509): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(536): (vcom-1136) Unknown identifier "s_aluoutput".
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(570): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(571): Signal "s_DMemWr" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(580): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(581): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(590): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(591): Signal "s_cl_jaldatamux_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(650): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(651): Signal "s_cl_bmuxselect_stage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(660): Signal "s_cl_jaldatamux_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(676): Signal "s_cl_jaldatamux_stage4" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(682): VHDL Compiler exiting
# End time: 12:58:34 on May 01,2022, Elapsed time: 0:00:00
# Errors: 19, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:53 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(477): Signal "s_cl_alusrc" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(478): Signal "s_cl_alusrc_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(488): near "data_out": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(492): Statement cannot be labeled.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(498): Signal "s_cl_bmuxselect" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(499): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(508): Signal "s_cl_jaldatamux" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(509): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(536): (vcom-1136) Unknown identifier "s_aluoutput".
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(570): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(571): Signal "s_DMemWr" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(580): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(581): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(590): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(591): Signal "s_cl_jaldatamux_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(650): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(651): Signal "s_cl_bmuxselect_stage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(660): Signal "s_cl_jaldatamux_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(661): Signal "s_cl_jaldatamux_stage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(682): VHDL Compiler exiting
# End time: 12:58:53 on May 01,2022, Elapsed time: 0:00:00
# Errors: 19, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:59:35 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(477): Signal "s_cl_alusrc" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(478): Signal "s_cl_alusrc_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(488): near "data_out": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(492): Statement cannot be labeled.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(498): Signal "s_cl_bmuxselect" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(499): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(508): Signal "s_cl_jaldatamux" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(509): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(536): (vcom-1136) Unknown identifier "s_aluoutput".
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(570): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(571): Signal "s_DMemWr" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(580): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(581): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(590): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(591): Signal "s_cl_jaldatamux_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(650): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(651): Signal "s_cl_bmuxselect_stage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(660): Signal "s_cl_jaldatamux_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(661): Signal "s_cl_jaldatamux_stage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(682): VHDL Compiler exiting
# End time: 12:59:35 on May 01,2022, Elapsed time: 0:00:00
# Errors: 19, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:08:20 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(477): Signal "s_cl_alusrc" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(478): Signal "s_cl_alusrc_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(488): near "data_out": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(492): Statement cannot be labeled.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(498): Signal "s_cl_bmuxselect" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(499): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(508): Signal "s_cl_jaldatamux" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(509): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(536): (vcom-1136) Unknown identifier "s_aluoutput".
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(570): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(571): Signal "s_DMemWr" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(580): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(581): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(590): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(591): Signal "s_cl_jaldatamux_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(650): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(651): Signal "s_cl_bmuxselect_stage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(660): Signal "s_cl_jaldatamux_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(661): Signal "s_cl_jaldatamux_stage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(682): VHDL Compiler exiting
# End time: 13:08:20 on May 01,2022, Elapsed time: 0:00:00
# Errors: 19, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:08:24 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(477): Signal "s_cl_alusrc" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(478): Signal "s_cl_alusrc_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(488): near "data_out": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(492): Statement cannot be labeled.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(498): Signal "s_cl_bmuxselect" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(499): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(508): Signal "s_cl_jaldatamux" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(509): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(536): (vcom-1136) Unknown identifier "s_aluoutput".
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(570): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(571): Signal "s_DMemWr" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(580): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(581): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(590): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(591): Signal "s_cl_jaldatamux_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(650): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(651): Signal "s_cl_bmuxselect_stage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(660): Signal "s_cl_jaldatamux_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(661): Signal "s_cl_jaldatamux_stage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(682): VHDL Compiler exiting
# End time: 13:08:24 on May 01,2022, Elapsed time: 0:00:00
# Errors: 19, Warnings: 0
# Modified modelsim.ini
# Modified modelsim.ini
# Modified modelsim.ini
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:08:46 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(477): Signal "s_cl_alusrc" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(478): Signal "s_cl_alusrc_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(488): near "data_out": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(492): Statement cannot be labeled.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(498): Signal "s_cl_bmuxselect" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(499): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(508): Signal "s_cl_jaldatamux" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(509): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(536): (vcom-1136) Unknown identifier "s_aluoutput".
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(570): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(571): Signal "s_DMemWr" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(580): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(581): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(590): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(591): Signal "s_cl_jaldatamux_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(650): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(651): Signal "s_cl_bmuxselect_stage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(660): Signal "s_cl_jaldatamux_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(661): Signal "s_cl_jaldatamux_stage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(682): VHDL Compiler exiting
# End time: 13:08:46 on May 01,2022, Elapsed time: 0:00:00
# Errors: 19, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:09:12 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(477): Signal "s_cl_alusrc" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(478): Signal "s_cl_alusrc_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(487): Signal "s_cl_dmemwrenable" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(488): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(498): Signal "s_cl_bmuxselect" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(499): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(508): Signal "s_cl_jaldatamux" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(509): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(536): (vcom-1136) Unknown identifier "s_aluoutput".
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(570): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(571): Signal "s_DMemWr" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(580): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(581): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(590): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(591): Signal "s_cl_jaldatamux_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(650): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(651): Signal "s_cl_bmuxselect_stage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(660): Signal "s_cl_jaldatamux_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(661): Signal "s_cl_jaldatamux_stage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(682): VHDL Compiler exiting
# End time: 13:09:12 on May 01,2022, Elapsed time: 0:00:00
# Errors: 19, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:09:43 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(477): Signal "s_cl_alusrc" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(478): Signal "s_cl_alusrc_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(487): Signal "s_cl_dmemwrenable" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(488): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(498): Signal "s_cl_bmuxselect" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(499): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(508): Signal "s_cl_jaldatamux" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(509): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(570): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(571): Signal "s_DMemWr" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(580): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(581): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(590): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(591): Signal "s_cl_jaldatamux_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(650): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(651): Signal "s_cl_bmuxselect_stage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(660): Signal "s_cl_jaldatamux_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(661): Signal "s_cl_jaldatamux_stage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(682): VHDL Compiler exiting
# End time: 13:09:43 on May 01,2022, Elapsed time: 0:00:00
# Errors: 18, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:17:55 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(477): Signal "s_cl_alusrc" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(478): Signal "s_cl_alusrc_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(487): Signal "s_cl_dmemwrenable" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(488): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(498): Signal "s_cl_bmuxselect" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(499): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(508): Signal "s_cl_jaldatamux" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(509): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(570): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(571): Signal "s_DMemWr" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(580): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(581): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(590): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(591): Signal "s_cl_jaldatamux_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(650): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(651): Signal "s_cl_bmuxselect_stage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(660): Signal "s_cl_jaldatamux_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(682): VHDL Compiler exiting
# End time: 13:17:55 on May 01,2022, Elapsed time: 0:00:00
# Errors: 17, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:23:42 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(477): Signal "s_cl_alusrc" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(478): Signal "s_cl_alusrc_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(487): Signal "s_cl_dmemwrenable" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(488): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(498): Signal "s_cl_bmuxselect" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(499): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(508): Signal "s_cl_jaldatamux" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(509): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(570): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(571): Signal "s_DMemWr" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(580): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(581): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(590): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(591): Cannot resolve indexed name (type ieee.std_logic_1164.STD_ULOGIC) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(650): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(651): Signal "s_cl_bmuxselect_stage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(660): Cannot resolve indexed name (type ieee.std_logic_1164.STD_ULOGIC) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(682): VHDL Compiler exiting
# End time: 13:23:42 on May 01,2022, Elapsed time: 0:00:00
# Errors: 17, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:24:34 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(477): Signal "s_cl_alusrc" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(478): Signal "s_cl_alusrc_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(487): Signal "s_cl_dmemwrenable" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(488): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(498): Signal "s_cl_bmuxselect" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(499): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(508): Signal "s_cl_jaldatamux" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(509): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(570): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(571): Signal "s_DMemWr" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(580): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(581): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(590): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(650): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(651): Signal "s_cl_bmuxselect_stage4" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(682): VHDL Compiler exiting
# End time: 13:24:34 on May 01,2022, Elapsed time: 0:00:00
# Errors: 15, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:25:12 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(477): Signal "s_cl_alusrc" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(478): Signal "s_cl_alusrc_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(487): Signal "s_cl_dmemwrenable" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(488): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(498): Signal "s_cl_bmuxselect" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(499): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(508): Signal "s_cl_jaldatamux" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(509): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(570): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(571): Signal "s_DMemWr" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(580): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(581): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(590): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(650): Signal "s_cl_bmuxselect_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(682): VHDL Compiler exiting
# End time: 13:25:12 on May 01,2022, Elapsed time: 0:00:00
# Errors: 14, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:26:40 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(477): Signal "s_cl_alusrc" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(478): Signal "s_cl_alusrc_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(487): Signal "s_cl_dmemwrenable" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(488): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(498): Signal "s_cl_bmuxselect" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(499): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(508): Signal "s_cl_jaldatamux" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(509): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(570): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(571): Signal "s_DMemWr" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(580): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(590): Signal "s_cl_jaldatamux_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(682): VHDL Compiler exiting
# End time: 13:26:40 on May 01,2022, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:27:12 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(477): Signal "s_cl_alusrc" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(478): Signal "s_cl_alusrc_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(487): Signal "s_cl_dmemwrenable" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(488): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(498): Signal "s_cl_bmuxselect" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(499): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(508): Signal "s_cl_jaldatamux" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(570): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(571): Signal "s_DMemWr" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(580): Signal "s_cl_bmuxselect_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(682): VHDL Compiler exiting
# End time: 13:27:12 on May 01,2022, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:27:36 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(477): Signal "s_cl_alusrc" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(478): Signal "s_cl_alusrc_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(487): Signal "s_cl_dmemwrenable" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(488): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(498): Signal "s_cl_bmuxselect" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(508): Signal "s_cl_jaldatamux" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(570): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(571): Signal "s_DMemWr" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(682): VHDL Compiler exiting
# End time: 13:27:36 on May 01,2022, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:29:46 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(478): Signal "s_cl_alusrc" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(479): Signal "s_cl_alusrc_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(488): Signal "s_cl_dmemwrenable" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(489): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(499): Signal "s_cl_bmuxselect" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(509): Signal "s_cl_jaldatamux" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(571): Signal "s_cl_dmemwr_stage3" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(685): VHDL Compiler exiting
# End time: 13:29:46 on May 01,2022, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:30:05 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(478): Signal "s_cl_alusrc" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(479): Signal "s_cl_alusrc_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(488): Signal "s_cl_dmemwrenable" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(499): Signal "s_cl_bmuxselect" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(509): Signal "s_cl_jaldatamux" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(685): VHDL Compiler exiting
# End time: 13:30:05 on May 01,2022, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:32:48 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(478): Signal "s_cl_alusrc" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(479): Signal "s_cl_alusrc_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(488): Signal "s_cl_dmemwrenable" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(499): Signal "s_cl_bmuxselect" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(685): VHDL Compiler exiting
# End time: 13:32:48 on May 01,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:34:06 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(478): Signal "s_cl_alusrc" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(479): Signal "s_cl_alusrc_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(488): Signal "s_cl_dmemwrenable" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(685): VHDL Compiler exiting
# End time: 13:34:06 on May 01,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:34:44 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(478): Signal "s_cl_alusrc" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(479): Signal "s_cl_alusrc_stage2" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(685): VHDL Compiler exiting
# End time: 13:34:44 on May 01,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:35:21 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# ** Error: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(541): Signal "s_cl_alusrc_stage2" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Note: /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd(685): VHDL Compiler exiting
# End time: 13:35:21 on May 01,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:35:45 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# End time: 13:35:45 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:35:48 on May 01,2022
# vcom -reportprogress 300 -work work /home/zrhirst/Documents/S22/Projects/single-cycle-mips-processor-group-1_02/MultiCycleSoftwareScheduled/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# End time: 13:35:48 on May 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
