================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Mon Oct 28 13:43:16 +0700 2024
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         SCIG_CIF_0_1
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg484-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              2615
FF:               1244
DSP:              0
BRAM:             8
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 9.587       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+---------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                    | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+---------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                    | 2615 | 1244 |     | 8    |      |     |        |      |         |          |        |
|   (inst)                                                |      | 286  |     |      |      |     |        |      |         |          |        |
|   grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_fu_103     | 398  | 550  |     | 8    |      |     |        |      |         |          |        |
|     (grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1_fu_103) | 265  | 548  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            | 11   | 2    |     |      |      |     |        |      |         |          |        |
|     inputBuf_U                                          | 122  |      |     | 8    |      |     |        |      |         |          |        |
|   grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6_fu_94      | 65   | 99   |     |      |      |     |        |      |         |          |        |
|     (grp_SCIG_CIF_0_1_Pipeline_VITIS_LOOP_241_6_fu_94)  |      | 97   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            | 65   | 2    |     |      |      |     |        |      |         |          |        |
|   inElem_U                                              | 12   | 16   |     |      |      |     |        |      |         |          |        |
|   mul_32s_16ns_32_2_1_U10                               | 117  | 29   |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_1_1_U11                                | 629  |      |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_1_1_U12                                | 629  |      |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_1_1_U13                                | 629  |      |     |      |      |     |        |      |         |          |        |
|   regslice_both_in_r_U                                  | 91   | 132  |     |      |      |     |        |      |         |          |        |
|   regslice_both_out_r_U                                 | 45   | 132  |     |      |      |     |        |      |         |          |        |
+---------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 4.92%  | OK     |
| FD                                                        | 50%       | 1.17%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.07%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 2.86%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 2.86%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 35     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.99   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-------------------------------+------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                | ENDPOINT PIN                 | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                               |                              |              |            |                |          DELAY |        DELAY |
+-------+-------+-------------------------------+------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.413 | KER_size_1_reg_201_reg[3]/C   | KER_bound_reg_206_reg[31]/D  |           12 |         57 |          9.612 |          4.777 |        4.835 |
| Path2 | 0.413 | valIn_data_4_reg_186_reg[3]/C | KER_size_0_reg_191_reg[31]/D |           12 |         57 |          9.612 |          4.777 |        4.835 |
| Path3 | 0.413 | KER_size_0_reg_191_reg[3]/C   | KER_size_1_reg_201_reg[31]/D |           12 |         57 |          9.612 |          4.777 |        4.835 |
| Path4 | 0.518 | KER_size_1_reg_201_reg[3]/C   | KER_bound_reg_206_reg[30]/D  |           12 |         57 |          9.507 |          4.672 |        4.835 |
| Path5 | 0.518 | valIn_data_4_reg_186_reg[3]/C | KER_size_0_reg_191_reg[30]/D |           12 |         57 |          9.507 |          4.672 |        4.835 |
+-------+-------+-------------------------------+------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------+----------------------+
    | Path1 Cells                                           | Primitive Type       |
    +-------------------------------------------------------+----------------------+
    | KER_size_1_reg_201_reg[3]                             | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U13/KER_bound_reg_206[8]_i_26      | LUT.others.LUT6      |
    | mul_32s_32s_32_1_1_U13/KER_bound_reg_206_reg[8]_i_11  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U13/KER_bound_reg_206_reg[21]_i_32 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U13/KER_bound_reg_206_reg[25]_i_49 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U13/KER_bound_reg_206[25]_i_25     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U13/KER_bound_reg_206_reg[25]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U13/KER_bound_reg_206_reg[29]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U13/KER_bound_reg_206[31]_i_18     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U13/KER_bound_reg_206_reg[31]_i_6  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U13/KER_bound_reg_206[29]_i_2      | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U13/KER_bound_reg_206_reg[29]_i_1  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U13/KER_bound_reg_206_reg[31]_i_1  | CARRY.others.CARRY4  |
    | KER_bound_reg_206_reg[31]                             | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------+----------------------+

    +--------------------------------------------------------+----------------------+
    | Path2 Cells                                            | Primitive Type       |
    +--------------------------------------------------------+----------------------+
    | valIn_data_4_reg_186_reg[3]                            | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U11/KER_size_0_reg_191[8]_i_26      | LUT.others.LUT6      |
    | mul_32s_32s_32_1_1_U11/KER_size_0_reg_191_reg[8]_i_11  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U11/KER_size_0_reg_191_reg[21]_i_32 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U11/KER_size_0_reg_191_reg[25]_i_49 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U11/KER_size_0_reg_191[25]_i_25     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U11/KER_size_0_reg_191_reg[25]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U11/KER_size_0_reg_191_reg[29]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U11/KER_size_0_reg_191[31]_i_18     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U11/KER_size_0_reg_191_reg[31]_i_6  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U11/KER_size_0_reg_191[29]_i_2      | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U11/KER_size_0_reg_191_reg[29]_i_1  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U11/KER_size_0_reg_191_reg[31]_i_1  | CARRY.others.CARRY4  |
    | KER_size_0_reg_191_reg[31]                             | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------+----------------------+

    +--------------------------------------------------------+----------------------+
    | Path3 Cells                                            | Primitive Type       |
    +--------------------------------------------------------+----------------------+
    | KER_size_0_reg_191_reg[3]                              | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U12/KER_size_1_reg_201[8]_i_26      | LUT.others.LUT6      |
    | mul_32s_32s_32_1_1_U12/KER_size_1_reg_201_reg[8]_i_11  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U12/KER_size_1_reg_201_reg[21]_i_32 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U12/KER_size_1_reg_201_reg[25]_i_49 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U12/KER_size_1_reg_201[25]_i_25     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U12/KER_size_1_reg_201_reg[25]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U12/KER_size_1_reg_201_reg[29]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U12/KER_size_1_reg_201[31]_i_18     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U12/KER_size_1_reg_201_reg[31]_i_6  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U12/KER_size_1_reg_201[29]_i_2      | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U12/KER_size_1_reg_201_reg[29]_i_1  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U12/KER_size_1_reg_201_reg[31]_i_1  | CARRY.others.CARRY4  |
    | KER_size_1_reg_201_reg[31]                             | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------+----------------------+

    +-------------------------------------------------------+----------------------+
    | Path4 Cells                                           | Primitive Type       |
    +-------------------------------------------------------+----------------------+
    | KER_size_1_reg_201_reg[3]                             | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U13/KER_bound_reg_206[8]_i_26      | LUT.others.LUT6      |
    | mul_32s_32s_32_1_1_U13/KER_bound_reg_206_reg[8]_i_11  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U13/KER_bound_reg_206_reg[21]_i_32 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U13/KER_bound_reg_206_reg[25]_i_49 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U13/KER_bound_reg_206[25]_i_25     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U13/KER_bound_reg_206_reg[25]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U13/KER_bound_reg_206_reg[29]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U13/KER_bound_reg_206[31]_i_18     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U13/KER_bound_reg_206_reg[31]_i_6  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U13/KER_bound_reg_206[29]_i_2      | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U13/KER_bound_reg_206_reg[29]_i_1  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U13/KER_bound_reg_206_reg[31]_i_1  | CARRY.others.CARRY4  |
    | KER_bound_reg_206_reg[30]                             | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------+----------------------+

    +--------------------------------------------------------+----------------------+
    | Path5 Cells                                            | Primitive Type       |
    +--------------------------------------------------------+----------------------+
    | valIn_data_4_reg_186_reg[3]                            | FLOP_LATCH.flop.FDRE |
    | mul_32s_32s_32_1_1_U11/KER_size_0_reg_191[8]_i_26      | LUT.others.LUT6      |
    | mul_32s_32s_32_1_1_U11/KER_size_0_reg_191_reg[8]_i_11  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U11/KER_size_0_reg_191_reg[21]_i_32 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U11/KER_size_0_reg_191_reg[25]_i_49 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U11/KER_size_0_reg_191[25]_i_25     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U11/KER_size_0_reg_191_reg[25]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U11/KER_size_0_reg_191_reg[29]_i_11 | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U11/KER_size_0_reg_191[31]_i_18     | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U11/KER_size_0_reg_191_reg[31]_i_6  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U11/KER_size_0_reg_191[29]_i_2      | LUT.others.LUT3      |
    | mul_32s_32s_32_1_1_U11/KER_size_0_reg_191_reg[29]_i_1  | CARRY.others.CARRY4  |
    | mul_32s_32s_32_1_1_U11/KER_size_0_reg_191_reg[31]_i_1  | CARRY.others.CARRY4  |
    | KER_size_0_reg_191_reg[30]                             | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------------+
| Report Type              | Report Location                                                     |
+--------------------------+---------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/SCIG_CIF_0_1_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/SCIG_CIF_0_1_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/SCIG_CIF_0_1_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/SCIG_CIF_0_1_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/SCIG_CIF_0_1_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/SCIG_CIF_0_1_utilization_hierarchical_synth.rpt |
+--------------------------+---------------------------------------------------------------------+


