{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443645972871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443645972871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 30 16:46:12 2015 " "Processing started: Wed Sep 30 16:46:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443645972871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443645972871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EggTimer -c EggTimer " "Command: quartus_map --read_settings_files=on --write_settings_files=off EggTimer -c EggTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443645972872 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1443645973234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onboardtester.v 1 1 " "Found 1 design units, including 1 entities, in source file onboardtester.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnBoardTester " "Found entity 1: OnBoardTester" {  } { { "OnBoardTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoardTester.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443645973276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443645973276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit2inputmuxtester.v 1 1 " "Found 1 design units, including 1 entities, in source file nbit2inputmuxtester.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBit2InputMuxTester " "Found entity 1: nBit2InputMuxTester" {  } { { "nBit2InputMuxTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBit2InputMuxTester.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443645973279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443645973279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit2inputmux.v 1 1 " "Found 1 design units, including 1 entities, in source file nbit2inputmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBit2InputMux " "Found entity 1: nBit2InputMux" {  } { { "nBit2InputMux.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBit2InputMux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443645973282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443645973282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllertester.v 1 1 " "Found 1 design units, including 1 entities, in source file controllertester.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerTester " "Found entity 1: ControllerTester" {  } { { "ControllerTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/ControllerTester.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443645973284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443645973284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443645973286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443645973286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg2_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg2_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg2_dec " "Found entity 1: sevenseg2_dec" {  } { { "sevenseg2_dec.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/sevenseg2_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443645973289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443645973289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file dec2_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec2_7seg " "Found entity 1: dec2_7seg" {  } { { "dec2_7seg.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/dec2_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443645973291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443645973291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET reset OnBoard.v(5) " "Verilog HDL Declaration information at OnBoard.v(5): object \"RESET\" differs only in case from object \"reset\" in the same scope" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1443645973293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onboard.v 1 1 " "Found 1 design units, including 1 entities, in source file onboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnBoard " "Found entity 1: OnBoard" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443645973294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443645973294 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OnBoard " "Elaborating entity \"OnBoard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1443645973321 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "OnBoard.v(38) " "Verilog HDL Case Statement warning at OnBoard.v(38): incomplete case statement has no default case item" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1443645973368 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR OnBoard.v(38) " "Verilog HDL Always Construct warning at OnBoard.v(38): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443645973368 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 OnBoard.v(38) " "Verilog HDL Always Construct warning at OnBoard.v(38): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443645973368 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 OnBoard.v(38) " "Verilog HDL Always Construct warning at OnBoard.v(38): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443645973368 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 OnBoard.v(38) " "Verilog HDL Always Construct warning at OnBoard.v(38): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443645973368 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3 OnBoard.v(38) " "Verilog HDL Always Construct warning at OnBoard.v(38): inferring latch(es) for variable \"HEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443645973368 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] OnBoard.v(38) " "Inferred latch for \"HEX3\[0\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973368 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] OnBoard.v(38) " "Inferred latch for \"HEX3\[1\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973368 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] OnBoard.v(38) " "Inferred latch for \"HEX3\[2\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973368 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] OnBoard.v(38) " "Inferred latch for \"HEX3\[3\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973368 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] OnBoard.v(38) " "Inferred latch for \"HEX3\[4\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973368 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] OnBoard.v(38) " "Inferred latch for \"HEX3\[5\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973368 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] OnBoard.v(38) " "Inferred latch for \"HEX3\[6\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973368 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] OnBoard.v(38) " "Inferred latch for \"HEX2\[0\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973368 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] OnBoard.v(38) " "Inferred latch for \"HEX2\[1\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973368 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] OnBoard.v(38) " "Inferred latch for \"HEX2\[2\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973369 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] OnBoard.v(38) " "Inferred latch for \"HEX2\[3\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973369 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] OnBoard.v(38) " "Inferred latch for \"HEX2\[4\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973369 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] OnBoard.v(38) " "Inferred latch for \"HEX2\[5\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973369 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] OnBoard.v(38) " "Inferred latch for \"HEX2\[6\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973369 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] OnBoard.v(38) " "Inferred latch for \"HEX1\[0\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973369 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] OnBoard.v(38) " "Inferred latch for \"HEX1\[1\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973369 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] OnBoard.v(38) " "Inferred latch for \"HEX1\[2\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973369 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] OnBoard.v(38) " "Inferred latch for \"HEX1\[3\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973369 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] OnBoard.v(38) " "Inferred latch for \"HEX1\[4\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973369 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] OnBoard.v(38) " "Inferred latch for \"HEX1\[5\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973369 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] OnBoard.v(38) " "Inferred latch for \"HEX1\[6\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973369 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] OnBoard.v(38) " "Inferred latch for \"HEX0\[0\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973369 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] OnBoard.v(38) " "Inferred latch for \"HEX0\[1\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973369 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] OnBoard.v(38) " "Inferred latch for \"HEX0\[2\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973369 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] OnBoard.v(38) " "Inferred latch for \"HEX0\[3\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973369 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] OnBoard.v(38) " "Inferred latch for \"HEX0\[4\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973369 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] OnBoard.v(38) " "Inferred latch for \"HEX0\[5\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973370 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] OnBoard.v(38) " "Inferred latch for \"HEX0\[6\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973370 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] OnBoard.v(38) " "Inferred latch for \"LEDR\[0\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973370 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] OnBoard.v(38) " "Inferred latch for \"LEDR\[1\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973370 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] OnBoard.v(38) " "Inferred latch for \"LEDR\[2\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973370 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] OnBoard.v(38) " "Inferred latch for \"LEDR\[3\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973370 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] OnBoard.v(38) " "Inferred latch for \"LEDR\[4\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973370 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] OnBoard.v(38) " "Inferred latch for \"LEDR\[5\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973370 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] OnBoard.v(38) " "Inferred latch for \"LEDR\[6\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973370 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] OnBoard.v(38) " "Inferred latch for \"LEDR\[7\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973370 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[8\] OnBoard.v(38) " "Inferred latch for \"LEDR\[8\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973370 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] OnBoard.v(38) " "Inferred latch for \"LEDR\[9\]\" at OnBoard.v(38)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443645973370 "|OnBoard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:fsm " "Elaborating entity \"Controller\" for hierarchy \"Controller:fsm\"" {  } { { "OnBoard.v" "fsm" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443645973372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2_7seg dec2_7seg:disp3 " "Elaborating entity \"dec2_7seg\" for hierarchy \"dec2_7seg:disp3\"" {  } { { "OnBoard.v" "disp3" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443645973374 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDR\[9\]\$latch LEDR\[0\]\$latch " "Duplicate LATCH primitive \"LEDR\[9\]\$latch\" merged with LATCH primitive \"LEDR\[0\]\$latch\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443645973762 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDR\[8\]\$latch LEDR\[0\]\$latch " "Duplicate LATCH primitive \"LEDR\[8\]\$latch\" merged with LATCH primitive \"LEDR\[0\]\$latch\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443645973762 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDR\[7\]\$latch LEDR\[0\]\$latch " "Duplicate LATCH primitive \"LEDR\[7\]\$latch\" merged with LATCH primitive \"LEDR\[0\]\$latch\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443645973762 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDR\[6\]\$latch LEDR\[0\]\$latch " "Duplicate LATCH primitive \"LEDR\[6\]\$latch\" merged with LATCH primitive \"LEDR\[0\]\$latch\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443645973762 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDR\[5\]\$latch LEDR\[0\]\$latch " "Duplicate LATCH primitive \"LEDR\[5\]\$latch\" merged with LATCH primitive \"LEDR\[0\]\$latch\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443645973762 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDR\[4\]\$latch LEDR\[0\]\$latch " "Duplicate LATCH primitive \"LEDR\[4\]\$latch\" merged with LATCH primitive \"LEDR\[0\]\$latch\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443645973762 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDR\[3\]\$latch LEDR\[0\]\$latch " "Duplicate LATCH primitive \"LEDR\[3\]\$latch\" merged with LATCH primitive \"LEDR\[0\]\$latch\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443645973762 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDR\[2\]\$latch LEDR\[0\]\$latch " "Duplicate LATCH primitive \"LEDR\[2\]\$latch\" merged with LATCH primitive \"LEDR\[0\]\$latch\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443645973762 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDR\[1\]\$latch LEDR\[0\]\$latch " "Duplicate LATCH primitive \"LEDR\[1\]\$latch\" merged with LATCH primitive \"LEDR\[0\]\$latch\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443645973762 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1443645973762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[0\]\$latch " "Latch LEDR\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443645973763 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443645973763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[0\]\$latch " "Latch HEX3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[2\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443645973763 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443645973763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[1\]\$latch " "Latch HEX3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[2\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443645973763 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443645973763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[2\]\$latch " "Latch HEX3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[2\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443645973764 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443645973764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[3\]\$latch " "Latch HEX3\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[2\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443645973764 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443645973764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[4\]\$latch " "Latch HEX3\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[2\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443645973764 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443645973764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[5\]\$latch " "Latch HEX3\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[2\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443645973764 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443645973764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[6\]\$latch " "Latch HEX3\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[2\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443645973764 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443645973764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[0\]\$latch " "Latch HEX2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[2\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443645973764 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443645973764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[1\]\$latch " "Latch HEX2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[2\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443645973764 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443645973764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[2\]\$latch " "Latch HEX2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[2\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443645973765 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443645973765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[3\]\$latch " "Latch HEX2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[2\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443645973765 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443645973765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[4\]\$latch " "Latch HEX2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[2\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443645973765 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443645973765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[5\]\$latch " "Latch HEX2\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[2\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443645973765 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443645973765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[6\]\$latch " "Latch HEX2\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[2\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443645973765 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443645973765 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/output_files/EggTimer.map.smsg " "Generated suppressed messages file E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/output_files/EggTimer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1443645973898 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1443645974156 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443645974156 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "121 " "Implemented 121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1443645974206 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1443645974206 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1443645974206 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1443645974206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443645974301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 30 16:46:14 2015 " "Processing ended: Wed Sep 30 16:46:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443645974301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443645974301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443645974301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443645974301 ""}
