Flow report for if_loop_2
Thu Apr 27 19:23:34 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Parallel Compilation
  2. Legal Notice
  3. Flow Summary
  4. Flow Settings
  5. Flow Non-Default Global Settings
  6. Flow Elapsed Time
  7. Flow OS Summary
  8. Flow Log



+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 40     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Flow Summary                                                                ;
+---------------------------------+-------------------------------------------+
; Flow Status                     ; Successful - Thu Apr 27 19:22:52 2023     ;
; Quartus Prime Version           ; 21.4.0 Build 67 12/06/2021 SC Pro Edition ;
; Revision Name                   ; if_loop_2                                 ;
; Top-level Entity Name           ; if_loop_2                                 ;
; Family                          ; Stratix 10                                ;
; Top-level Entity Name           ; if_loop_2                                 ;
; Device                          ; 1SX280HH3F55I1VG                          ;
; Timing Models                   ; Final                                     ;
; Power Models                    ; Final                                     ;
; Device Status                   ; Final                                     ;
; Logic utilization (in ALMs)     ; 643 / 933,120 ( < 1 % )                   ;
; Total dedicated logic registers ; 1034                                      ;
; Total pins                      ; 269 / 1,272 ( 21 % )                      ;
; Total block memory bits         ; 0 / 240,046,080 ( 0 % )                   ;
; Total RAM Blocks                ; 0 / 11,721 ( 0 % )                        ;
; Total DSP Blocks                ; 0 / 5,760 ( 0 % )                         ;
; Total DIB Channels              ; 0 / 75 ( 0 % )                            ;
; Total HSSI RX channels          ; 0 / 24 ( 0 % )                            ;
; Total HSSI TX channels          ; 0 / 24 ( 0 % )                            ;
; Total HSSI HPS                  ; 0 / 1 ( 0 % )                             ;
; Total HSSI EHIPs                ; 0 / 1 ( 0 % )                             ;
; Total PLLs                      ; 0 / 64 ( 0 % )                            ;
+---------------------------------+-------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/27/2023 19:12:36 ;
; Main task         ; Compilation         ;
; Revision Name     ; if_loop_2           ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                               ;
+------------------------------------+--------------------------------+---------------+-------------+------------+
; Assignment Name                    ; Value                          ; Default Value ; Entity Name ; Section Id ;
+------------------------------------+--------------------------------+---------------+-------------+------------+
; ALLOW_DSP_RETIMING                 ; On                             ; Off           ; --          ; --         ;
; ALLOW_RAM_RETIMING                 ; On                             ; Off           ; --          ; --         ;
; COMPILER_SIGNATURE_ID              ; 40057384939669.168261555637835 ; --            ; --          ; --         ;
; ENABLE_TIME_BORROWING_OPTIMIZATION ; On                             ; Off           ; --          ; --         ;
; FAST_PRESERVE                      ; Off                            ; --            ; --          ; --         ;
; FLOW_DISABLE_ASSEMBLER             ; On                             ; Off           ; --          ; --         ;
; MAX_CORE_JUNCTION_TEMP             ; 100                            ; --            ; --          ; --         ;
; MIN_CORE_JUNCTION_TEMP             ; -40                            ; --            ; --          ; --         ;
; MUX_RESTRUCTURE                    ; Off                            ; Auto          ; --          ; --         ;
; OPTIMIZATION_MODE                  ; Superior Performance           ; Balanced      ; --          ; --         ;
; OPTIMIZATION_TECHNIQUE             ; Speed                          ; Balanced      ; --          ; --         ;
; PHYSICAL_SYNTHESIS_HIGH_EFFORT     ; On                             ; Off           ; --          ; --         ;
; POST_ROUTE_PHYSICAL_SYNTHESIS      ; On                             ; Off           ; --          ; --         ;
; POWER_APPLY_THERMAL_MARGIN         ; ADDITIONAL                     ; Off           ; --          ; --         ;
; PROJECT_OUTPUT_DIRECTORY           ; output_files                   ; --            ; --          ; --         ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL   ; MAXIMUM                        ; Normal        ; --          ; --         ;
; RTM_HIGH_PERFORMANCE_EFFORT        ; On                             ; Off           ; --          ; --         ;
; VHDL_INPUT_VERSION                 ; VHDL_2008                      ; VHDL_1993     ; --          ; --         ;
+------------------------------------+--------------------------------+---------------+-------------+------------+


+------------------------------------------------------+
; Flow Elapsed Time                                    ;
+-----------------+--------------+---------------------+
; Module Name     ; Elapsed Time ; Peak Virtual Memory ;
+-----------------+--------------+---------------------+
; Synthesis       ; 00:00:08     ; 1658 MB             ;
; Fitter          ; 00:10:05     ; 21039 MB            ;
; Timing Analyzer ; 00:00:34     ; 6348 MB             ;
; Total           ; 00:10:47     ; --                  ;
+-----------------+--------------+---------------------+


+---------------------------------------------------------------------------------+
; Flow OS Summary                                                                 ;
+-----------------+------------------+--------------+------------+----------------+
; Module Name     ; Machine Hostname ; OS Name      ; OS Version ; Processor type ;
+-----------------+------------------+--------------+------------+----------------+
; Synthesis       ; lapsrv6.epfl.ch  ; CentOS Linux ; 7          ; x86_64         ;
; Fitter          ; lapsrv6.epfl.ch  ; CentOS Linux ; 7          ; x86_64         ;
; Timing Analyzer ; lapsrv6.epfl.ch  ; CentOS Linux ; 7          ; x86_64         ;
+-----------------+------------------+--------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_syn --read_settings_files=on --write_settings_files=off if_loop_2 -c if_loop_2
quartus_fit --read_settings_files=on --write_settings_files=off if_loop_2 -c if_loop_2
quartus_sta if_loop_2 -c if_loop_2 --mode=finalize



