#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x143e512f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x143e50c30 .scope module, "tb_adc_frontend_top" "tb_adc_frontend_top" 3 3;
 .timescale -9 -12;
P_0x143e52a90 .param/l "EXPECT_PERIOD" 1 3 8, +C4<00000000000000000000000000010000>;
P_0x143e52ad0 .param/l "FIFO_DEPTH" 1 3 7, +C4<00000000000000000010000000000000>;
P_0x143e52b10 .param/l "LANES" 1 3 5, +C4<00000000000000000000000000001000>;
P_0x143e52b50 .param/l "MAX_CHECKS" 1 3 9, +C4<00000000000000000010011100010000>;
P_0x143e52b90 .param/l "W" 1 3 6, +C4<00000000000000000000000000010000>;
L_0x143e6eaf0 .functor BUFZ 1, L_0x143e6f920, C4<0>, C4<0>, C4<0>;
v0x143e6e500_0 .net "aligned", 0 0, v0x143e69850_0;  1 drivers
v0x143e6e5d0_0 .var "aligned_d", 0 0;
v0x143e6e660_0 .var "cur_word", 15 0;
v0x143e6e6f0_0 .var "cur_word_dly", 15 0;
v0x143e6e7a0_0 .var "dco_clk", 0 0;
v0x143e6e870_0 .var/queue "exp_q", 16;
v0x143e6e900_0 .var/2u "fco_cnt", 31 0;
v0x143e6e9b0_0 .var/2u "gen_word", 31 0;
v0x143e6ea60_0 .var "lvds_data", 7 0;
v0x143e6eb70_0 .var "lvds_fco", 0 0;
v0x143e6ec40_0 .var "out_ready", 0 0;
v0x143e6ed10_0 .net "out_valid", 0 0, v0x143e6c980_0;  1 drivers
v0x143e6ede0_0 .net "out_word", 15 0, v0x143e6c290_0;  1 drivers
v0x143e6eeb0_0 .var/2u "rd_cnt", 31 0;
v0x143e6ef40_0 .var "rst_n", 0 0;
v0x143e6efd0_0 .var "sys_clk", 0 0;
v0x143e6f0a0_0 .var "sys_rst_n", 0 0;
v0x143e6f270_0 .net "word_valid_dco", 0 0, L_0x143e6eaf0;  1 drivers
v0x143e6f300_0 .net "word_valid_dco_dbg", 0 0, L_0x143e6f920;  1 drivers
E_0x143e1ca10 .event posedge, v0x143e6c1f0_0;
E_0x143e1d2d0 .event negedge, v0x143e698f0_0;
E_0x143e1c640 .event posedge, v0x143e698f0_0;
S_0x143e1bd90 .scope begin, "$unm_blk_24" "$unm_blk_24" 3 170, 3 170 0, S_0x143e50c30;
 .timescale -9 -12;
v0x143e1d580_0 .var "exp", 15 0;
S_0x143e68090 .scope autotask, "drive_fall" "drive_fall" 3 91, 3 91 0, S_0x143e50c30;
 .timescale -9 -12;
v0x143e68260_0 .var/2s "i", 31 0;
v0x143e68310_0 .var "w", 15 0;
TD_tb_adc_frontend_top.drive_fall ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x143e68260_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x143e68260_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x143e68310_0;
    %load/vec4 v0x143e68260_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v0x143e68260_0;
    %store/vec4 v0x143e6ea60_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x143e68260_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x143e68260_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x143e683c0 .scope autotask, "drive_rise" "drive_rise" 3 84, 3 84 0, S_0x143e50c30;
 .timescale -9 -12;
v0x143e685a0_0 .var/2s "i", 31 0;
v0x143e68650_0 .var "w", 15 0;
TD_tb_adc_frontend_top.drive_rise ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x143e685a0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x143e685a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x143e68650_0;
    %load/vec4 v0x143e685a0_0;
    %muli 2, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v0x143e685a0_0;
    %store/vec4 v0x143e6ea60_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x143e685a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x143e685a0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x143e68700 .scope module, "dut" "adc_lvds_frontend_top" 3 36, 4 3 0, S_0x143e50c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "dco_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "lvds_data";
    .port_info 3 /INPUT 1 "lvds_fco";
    .port_info 4 /INPUT 1 "sys_clk";
    .port_info 5 /INPUT 1 "sys_rst_n";
    .port_info 6 /INPUT 1 "out_ready";
    .port_info 7 /OUTPUT 16 "out_word";
    .port_info 8 /OUTPUT 1 "out_valid";
    .port_info 9 /OUTPUT 1 "aligned";
    .port_info 10 /OUTPUT 1 "word_valid_dco_dbg";
P_0x143e688c0 .param/l "FIFO_DEPTH" 0 4 5, +C4<00000000000000000010000000000000>;
P_0x143e68900 .param/l "LANES" 0 4 4, +C4<00000000000000000000000000001000>;
L_0x143e6f870 .functor AND 1, v0x143e6a7b0_0, v0x143e69850_0, C4<1>, C4<1>;
L_0x143e6f920 .functor BUFZ 1, v0x143e6a7b0_0, C4<0>, C4<0>, C4<0>;
v0x143e6d3e0_0 .net "aligned", 0 0, v0x143e69850_0;  alias, 1 drivers
v0x143e6d4a0_0 .net "dco_clk", 0 0, v0x143e6e7a0_0;  1 drivers
v0x143e6d5b0_0 .net "fall", 7 0, v0x143e6ad00_0;  1 drivers
v0x143e6d640_0 .net "fifo_empty", 0 0, v0x143e6c340_0;  1 drivers
v0x143e6d6d0_0 .net "fifo_full", 0 0, v0x143e6ceb0_0;  1 drivers
v0x143e6d760_0 .net "lvds_data", 7 0, v0x143e6ea60_0;  1 drivers
v0x143e6d810_0 .net "lvds_fco", 0 0, v0x143e6eb70_0;  1 drivers
v0x143e6d8c0_0 .net "out_ready", 0 0, v0x143e6ec40_0;  1 drivers
v0x143e6d970_0 .net "out_valid", 0 0, v0x143e6c980_0;  alias, 1 drivers
v0x143e6daa0_0 .net "out_word", 15 0, v0x143e6c290_0;  alias, 1 drivers
v0x143e6db30_0 .net "rise", 7 0, v0x143e6ae50_0;  1 drivers
v0x143e6dc00_0 .net "rst_n", 0 0, v0x143e6ef40_0;  1 drivers
v0x143e6dd10_0 .net "sys_clk", 0 0, v0x143e6efd0_0;  1 drivers
v0x143e6dda0_0 .net "sys_rst_n", 0 0, v0x143e6f0a0_0;  1 drivers
v0x143e6de30_0 .net "word_dco", 15 0, v0x143e6a720_0;  1 drivers
v0x143e6dec0_0 .net "word_valid_dco", 0 0, v0x143e6a7b0_0;  1 drivers
v0x143e6df90_0 .net "word_valid_dco_dbg", 0 0, L_0x143e6f920;  alias, 1 drivers
S_0x143e68bf0 .scope module, "u_align" "align_monitor_fco" 4 53, 5 3 0, S_0x143e68700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "dco_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fco_in";
    .port_info 3 /INPUT 1 "word_valid";
    .port_info 4 /OUTPUT 1 "aligned";
    .port_info 5 /OUTPUT 1 "align_pulse";
    .port_info 6 /OUTPUT 1 "align_err_pulse";
    .port_info 7 /OUTPUT 16 "err_count";
P_0x143e68dc0 .param/l "ERR_W" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x143e68e00 .param/l "EXPECT_PERIOD" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x143e68e40 .param/l "LOCK_COUNT" 0 5 5, +C4<00000000000000000000000000000100>;
L_0x143e6f3d0 .functor NOT 1, v0x143e69a80_0, C4<0>, C4<0>, C4<0>;
L_0x143e6f440 .functor AND 1, v0x143e6eb70_0, L_0x143e6f3d0, C4<1>, C4<1>;
v0x143e69680_0 .net *"_ivl_0", 0 0, L_0x143e6f3d0;  1 drivers
v0x143e69710_0 .var "align_err_pulse", 0 0;
v0x143e697a0_0 .var "align_pulse", 0 0;
v0x143e69850_0 .var "aligned", 0 0;
v0x143e698f0_0 .net "dco_clk", 0 0, v0x143e6e7a0_0;  alias, 1 drivers
v0x143e699d0_0 .var "err_count", 15 0;
v0x143e69a80_0 .var "fco_d", 0 0;
v0x143e69b20_0 .net "fco_in", 0 0, v0x143e6eb70_0;  alias, 1 drivers
v0x143e69bc0_0 .net "fco_rise", 0 0, L_0x143e6f440;  1 drivers
v0x143e69cd0_0 .var "first_seen", 0 0;
v0x143e69d60_0 .var/2u "good_streak", 31 0;
v0x143e69e10_0 .net "rst_n", 0 0, v0x143e6ef40_0;  alias, 1 drivers
v0x143e69eb0_0 .net "word_valid", 0 0, v0x143e6a7b0_0;  alias, 1 drivers
v0x143e69f50_0 .var/2u "words_since", 31 0;
E_0x143e690a0/0 .event negedge, v0x143e69e10_0;
E_0x143e690a0/1 .event posedge, v0x143e698f0_0;
E_0x143e690a0 .event/or E_0x143e690a0/0, E_0x143e690a0/1;
S_0x143e69100 .scope begin, "$unm_blk_40" "$unm_blk_40" 5 55, 5 55 0, S_0x143e68bf0;
 .timescale -9 -12;
v0x143e692d0_0 .var/2u "next_words", 31 0;
S_0x143e69390 .scope autofunction.vec4.s16, "sat_inc" "sat_inc" 5 26, 5 26 0, S_0x143e68bf0;
 .timescale -9 -12;
; Variable sat_inc is vec4 return value of scope S_0x143e69390
v0x143e695f0_0 .var "x", 15 0;
TD_tb_adc_frontend_top.dut.u_align.sat_inc ;
    %load/vec4 v0x143e695f0_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x143e695f0_0;
    %ret/vec4 0, 0, 16;  Assign to sat_inc (store_vec4_to_lval)
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x143e695f0_0;
    %addi 1, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to sat_inc (store_vec4_to_lval)
T_2.5 ;
    %end;
S_0x143e6a080 .scope module, "u_asm" "word_assembler" 4 41, 6 3 0, S_0x143e68700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "in_rise";
    .port_info 3 /INPUT 8 "in_fall";
    .port_info 4 /OUTPUT 16 "word";
    .port_info 5 /OUTPUT 1 "word_valid";
P_0x143e68fa0 .param/l "LANES" 0 6 4, +C4<00000000000000000000000000001000>;
v0x143e6a3f0_0 .net "clk", 0 0, v0x143e6e7a0_0;  alias, 1 drivers
v0x143e6a4a0_0 .var/i "i", 31 0;
v0x143e6a530_0 .net "in_fall", 7 0, v0x143e6ad00_0;  alias, 1 drivers
v0x143e6a5c0_0 .net "in_rise", 7 0, v0x143e6ae50_0;  alias, 1 drivers
v0x143e6a650_0 .net "rst_n", 0 0, v0x143e6ef40_0;  alias, 1 drivers
v0x143e6a720_0 .var "word", 15 0;
v0x143e6a7b0_0 .var "word_valid", 0 0;
S_0x143e6a8d0 .scope module, "u_cap" "ddr_lane_capture" 4 33, 7 3 0, S_0x143e68700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "dco_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "lvds";
    .port_info 3 /OUTPUT 8 "rise";
    .port_info 4 /OUTPUT 8 "fall";
P_0x143e6aab0 .param/l "LANES" 0 7 4, +C4<00000000000000000000000000001000>;
v0x143e6ac20_0 .net "dco_clk", 0 0, v0x143e6e7a0_0;  alias, 1 drivers
v0x143e6ad00_0 .var "fall", 7 0;
v0x143e6ada0_0 .net "lvds", 7 0, v0x143e6ea60_0;  alias, 1 drivers
v0x143e6ae50_0 .var "rise", 7 0;
v0x143e6af10_0 .net "rst_n", 0 0, v0x143e6ef40_0;  alias, 1 drivers
E_0x143e6abe0 .event negedge, v0x143e69e10_0, v0x143e698f0_0;
S_0x143e6b070 .scope module, "u_fifo" "cdc_async_fifo" 4 68, 8 3 0, S_0x143e68700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wr_clk";
    .port_info 1 /INPUT 1 "wr_rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 16 "wr_data";
    .port_info 4 /OUTPUT 1 "wr_full";
    .port_info 5 /INPUT 1 "rd_clk";
    .port_info 6 /INPUT 1 "rd_rst_n";
    .port_info 7 /INPUT 1 "rd_en";
    .port_info 8 /OUTPUT 16 "rd_data";
    .port_info 9 /OUTPUT 1 "rd_valid";
    .port_info 10 /OUTPUT 1 "rd_empty";
P_0x143e6b230 .param/l "ADDR_W" 1 8 23, +C4<00000000000000000000000000001101>;
P_0x143e6b270 .param/l "DEPTH" 0 8 5, +C4<00000000000000000010000000000000>;
P_0x143e6b2b0 .param/l "WIDTH" 0 8 4, +C4<00000000000000000000000000010000>;
L_0x143e6f5d0 .functor AND 1, L_0x143e6f870, L_0x143e6f4f0, C4<1>, C4<1>;
L_0x143e6f7a0 .functor AND 1, v0x143e6ec40_0, L_0x143e6f6c0, C4<1>, C4<1>;
v0x143e6be50_0 .net *"_ivl_1", 0 0, L_0x143e6f4f0;  1 drivers
v0x143e6bf00_0 .net *"_ivl_5", 0 0, L_0x143e6f6c0;  1 drivers
v0x143e6bfa0 .array "mem", 8191 0, 15 0;
v0x143e6c050_0 .var "rd_bin", 13 0;
v0x143e6c100_0 .var "rd_bin_next", 13 0;
v0x143e6c1f0_0 .net "rd_clk", 0 0, v0x143e6efd0_0;  alias, 1 drivers
v0x143e6c290_0 .var "rd_data", 15 0;
v0x143e6c340_0 .var "rd_empty", 0 0;
v0x143e6c3e0_0 .var "rd_empty_next", 0 0;
v0x143e6c4f0_0 .net "rd_en", 0 0, v0x143e6ec40_0;  alias, 1 drivers
v0x143e6c580_0 .net "rd_fire", 0 0, L_0x143e6f7a0;  1 drivers
v0x143e6c620_0 .var "rd_gray", 13 0;
v0x143e6c6d0_0 .var "rd_gray_next", 13 0;
v0x143e6c780_0 .var "rd_gray_sync1", 13 0;
v0x143e6c830_0 .var "rd_gray_sync2", 13 0;
v0x143e6c8e0_0 .net "rd_rst_n", 0 0, v0x143e6f0a0_0;  alias, 1 drivers
v0x143e6c980_0 .var "rd_valid", 0 0;
v0x143e6cb10_0 .var "wr_bin", 13 0;
v0x143e6cba0_0 .var "wr_bin_next", 13 0;
v0x143e6cc40_0 .net "wr_clk", 0 0, v0x143e6e7a0_0;  alias, 1 drivers
v0x143e6ccd0_0 .net "wr_data", 15 0, v0x143e6a720_0;  alias, 1 drivers
v0x143e6cd90_0 .net "wr_en", 0 0, L_0x143e6f870;  1 drivers
v0x143e6ce20_0 .net "wr_fire", 0 0, L_0x143e6f5d0;  1 drivers
v0x143e6ceb0_0 .var "wr_full", 0 0;
v0x143e6cf40_0 .var "wr_full_next", 0 0;
v0x143e6cfd0_0 .var "wr_gray", 13 0;
v0x143e6d060_0 .var "wr_gray_next", 13 0;
v0x143e6d0f0_0 .var "wr_gray_sync1", 13 0;
v0x143e6d190_0 .var "wr_gray_sync2", 13 0;
v0x143e6d240_0 .net "wr_rst_n", 0 0, v0x143e6ef40_0;  alias, 1 drivers
E_0x143e6b5c0/0 .event negedge, v0x143e6c8e0_0;
E_0x143e6b5c0/1 .event posedge, v0x143e6c1f0_0;
E_0x143e6b5c0 .event/or E_0x143e6b5c0/0, E_0x143e6b5c0/1;
E_0x143e6b610/0 .event anyedge, v0x143e6c050_0, v0x143e6c580_0, v0x143e6c100_0, v0x143e6c6d0_0;
E_0x143e6b610/1 .event anyedge, v0x143e6d190_0;
E_0x143e6b610 .event/or E_0x143e6b610/0, E_0x143e6b610/1;
E_0x143e6b680/0 .event anyedge, v0x143e6cb10_0, v0x143e6ce20_0, v0x143e6cba0_0, v0x143e6d060_0;
E_0x143e6b680/1 .event anyedge, v0x143e6c830_0;
E_0x143e6b680 .event/or E_0x143e6b680/0, E_0x143e6b680/1;
L_0x143e6f4f0 .reduce/nor v0x143e6ceb0_0;
L_0x143e6f6c0 .reduce/nor v0x143e6c340_0;
S_0x143e6b6e0 .scope autofunction.vec4.s14, "bin2gray" "bin2gray" 8 43, 8 43 0, S_0x143e6b070;
 .timescale -9 -12;
v0x143e6b850_0 .var "b", 13 0;
; Variable bin2gray is vec4 return value of scope S_0x143e6b6e0
TD_tb_adc_frontend_top.dut.u_fifo.bin2gray ;
    %load/vec4 v0x143e6b850_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x143e6b850_0;
    %xor;
    %ret/vec4 0, 0, 14;  Assign to bin2gray (store_vec4_to_lval)
    %end;
S_0x143e6b9c0 .scope autofunction.vec4.s1, "full_cond" "full_cond" 8 47, 8 47 0, S_0x143e6b070;
 .timescale -9 -12;
; Variable full_cond is vec4 return value of scope S_0x143e6b9c0
v0x143e6bc30_0 .var "r_inv", 13 0;
v0x143e6bce0_0 .var "rgray_sync", 13 0;
v0x143e6bda0_0 .var "wgray_next", 13 0;
TD_tb_adc_frontend_top.dut.u_fifo.full_cond ;
    %load/vec4 v0x143e6bce0_0;
    %store/vec4 v0x143e6bc30_0, 0, 14;
    %load/vec4 v0x143e6bce0_0;
    %parti/s 1, 13, 5;
    %inv;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x143e6bc30_0, 4, 1;
    %load/vec4 v0x143e6bce0_0;
    %parti/s 1, 12, 5;
    %inv;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x143e6bc30_0, 4, 1;
    %load/vec4 v0x143e6bda0_0;
    %load/vec4 v0x143e6bc30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %ret/vec4 0, 0, 1;  Assign to full_cond (store_vec4_to_lval)
    %end;
S_0x143e6e1a0 .scope autofunction.vec4.s16, "make_word" "make_word" 3 76, 3 76 0, S_0x143e50c30;
 .timescale -9 -12;
v0x143e6e350_0 .var/2u "k", 31 0;
; Variable make_word is vec4 return value of scope S_0x143e6e1a0
v0x143e6e470_0 .var "w", 15 0;
TD_tb_adc_frontend_top.make_word ;
    %load/vec4 v0x143e6e350_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x143e6e470_0, 0, 16;
    %load/vec4 v0x143e6e470_0;
    %ret/vec4 0, 0, 16;  Assign to make_word (store_vec4_to_lval)
    %disable/flow S_0x143e6e1a0;
    %end;
    .scope S_0x143e6a8d0;
T_6 ;
    %wait E_0x143e690a0;
    %load/vec4 v0x143e6af10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x143e6ae50_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x143e6ada0_0;
    %assign/vec4 v0x143e6ae50_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x143e6a8d0;
T_7 ;
    %wait E_0x143e6abe0;
    %load/vec4 v0x143e6af10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x143e6ad00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x143e6ada0_0;
    %assign/vec4 v0x143e6ad00_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x143e6a080;
T_8 ;
    %wait E_0x143e690a0;
    %load/vec4 v0x143e6a650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x143e6a720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143e6a7b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x143e6a4a0_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x143e6a4a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.3, 5;
    %load/vec4 v0x143e6a5c0_0;
    %load/vec4 v0x143e6a4a0_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x143e6a4a0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x143e6a720_0, 4, 5;
    %load/vec4 v0x143e6a530_0;
    %load/vec4 v0x143e6a4a0_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x143e6a4a0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x143e6a720_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x143e6a4a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x143e6a4a0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x143e6a7b0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x143e68bf0;
T_9 ;
    %wait E_0x143e690a0;
    %load/vec4 v0x143e69e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143e69a80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x143e69b20_0;
    %assign/vec4 v0x143e69a80_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x143e68bf0;
T_10 ;
    %wait E_0x143e690a0;
    %load/vec4 v0x143e69e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143e69850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143e697a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143e69710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x143e699d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x143e69f50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x143e69d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143e69cd0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143e697a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143e69710_0, 0;
    %load/vec4 v0x143e69eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %fork t_1, S_0x143e69100;
    %jmp t_0;
    .scope S_0x143e69100;
t_1 ;
    %load/vec4 v0x143e69f50_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x143e692d0_0, 0, 32;
    %load/vec4 v0x143e69bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x143e69cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x143e69cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x143e69f50_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x143e692d0_0;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x143e697a0_0, 0;
    %load/vec4 v0x143e69d60_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_10.10, 5;
    %load/vec4 v0x143e69d60_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x143e69d60_0, 0;
T_10.10 ;
    %load/vec4 v0x143e69d60_0;
    %addi 1, 0, 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.12, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x143e69850_0, 0;
T_10.12 ;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x143e69710_0, 0;
    %alloc S_0x143e69390;
    %load/vec4 v0x143e699d0_0;
    %store/vec4 v0x143e695f0_0, 0, 16;
    %callf/vec4 TD_tb_adc_frontend_top.dut.u_align.sat_inc, S_0x143e69390;
    %free S_0x143e69390;
    %assign/vec4 v0x143e699d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x143e69d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143e69850_0, 0;
T_10.9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x143e69f50_0, 0;
T_10.7 ;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x143e692d0_0;
    %assign/vec4 v0x143e69f50_0, 0;
T_10.5 ;
    %end;
    .scope S_0x143e68bf0;
t_0 %join;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x143e6b070;
T_11 ;
    %wait E_0x143e6b680;
    %load/vec4 v0x143e6cb10_0;
    %load/vec4 v0x143e6ce20_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 1, 0, 14;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %add;
    %store/vec4 v0x143e6cba0_0, 0, 14;
    %alloc S_0x143e6b6e0;
    %load/vec4 v0x143e6cba0_0;
    %store/vec4 v0x143e6b850_0, 0, 14;
    %callf/vec4 TD_tb_adc_frontend_top.dut.u_fifo.bin2gray, S_0x143e6b6e0;
    %free S_0x143e6b6e0;
    %store/vec4 v0x143e6d060_0, 0, 14;
    %alloc S_0x143e6b9c0;
    %load/vec4 v0x143e6d060_0;
    %load/vec4 v0x143e6c830_0;
    %store/vec4 v0x143e6bce0_0, 0, 14;
    %store/vec4 v0x143e6bda0_0, 0, 14;
    %callf/vec4 TD_tb_adc_frontend_top.dut.u_fifo.full_cond, S_0x143e6b9c0;
    %free S_0x143e6b9c0;
    %store/vec4 v0x143e6cf40_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x143e6b070;
T_12 ;
    %wait E_0x143e690a0;
    %load/vec4 v0x143e6d240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x143e6cb10_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x143e6cfd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143e6ceb0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x143e6cba0_0;
    %assign/vec4 v0x143e6cb10_0, 0;
    %load/vec4 v0x143e6d060_0;
    %assign/vec4 v0x143e6cfd0_0, 0;
    %load/vec4 v0x143e6cf40_0;
    %assign/vec4 v0x143e6ceb0_0, 0;
    %load/vec4 v0x143e6ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x143e6ccd0_0;
    %load/vec4 v0x143e6cb10_0;
    %parti/s 13, 0, 2;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143e6bfa0, 0, 4;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x143e6b070;
T_13 ;
    %wait E_0x143e690a0;
    %load/vec4 v0x143e6d240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x143e6c780_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x143e6c830_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x143e6c620_0;
    %assign/vec4 v0x143e6c780_0, 0;
    %load/vec4 v0x143e6c780_0;
    %assign/vec4 v0x143e6c830_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x143e6b070;
T_14 ;
    %wait E_0x143e6b610;
    %load/vec4 v0x143e6c050_0;
    %load/vec4 v0x143e6c580_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 1, 0, 14;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %add;
    %store/vec4 v0x143e6c100_0, 0, 14;
    %alloc S_0x143e6b6e0;
    %load/vec4 v0x143e6c100_0;
    %store/vec4 v0x143e6b850_0, 0, 14;
    %callf/vec4 TD_tb_adc_frontend_top.dut.u_fifo.bin2gray, S_0x143e6b6e0;
    %free S_0x143e6b6e0;
    %store/vec4 v0x143e6c6d0_0, 0, 14;
    %load/vec4 v0x143e6c6d0_0;
    %load/vec4 v0x143e6d190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x143e6c3e0_0, 0, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x143e6b070;
T_15 ;
    %wait E_0x143e6b5c0;
    %load/vec4 v0x143e6c8e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x143e6c050_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x143e6c620_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x143e6c290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143e6c980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x143e6c340_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x143e6c100_0;
    %assign/vec4 v0x143e6c050_0, 0;
    %load/vec4 v0x143e6c6d0_0;
    %assign/vec4 v0x143e6c620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143e6c980_0, 0;
    %load/vec4 v0x143e6c3e0_0;
    %assign/vec4 v0x143e6c340_0, 0;
    %load/vec4 v0x143e6c580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x143e6c050_0;
    %parti/s 13, 0, 2;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x143e6bfa0, 4;
    %assign/vec4 v0x143e6c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x143e6c980_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x143e6b070;
T_16 ;
    %wait E_0x143e6b5c0;
    %load/vec4 v0x143e6c8e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x143e6d0f0_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x143e6d190_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x143e6cfd0_0;
    %assign/vec4 v0x143e6d0f0_0, 0;
    %load/vec4 v0x143e6d0f0_0;
    %assign/vec4 v0x143e6d190_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x143e50c30;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143e6e7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143e6efd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143e6ef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143e6f0a0_0, 0, 1;
    %end;
    .thread T_17, $init;
    .scope S_0x143e50c30;
T_18 ;
    %delay 2000, 0;
    %load/vec4 v0x143e6e7a0_0;
    %inv;
    %store/vec4 v0x143e6e7a0_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x143e50c30;
T_19 ;
    %delay 5000, 0;
    %load/vec4 v0x143e6efd0_0;
    %inv;
    %store/vec4 v0x143e6efd0_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x143e50c30;
T_20 ;
    %vpi_call/w 3 53 "$dumpfile", "waves_top.vcd" {0 0 0};
    %vpi_call/w 3 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x143e50c30 {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x143e50c30;
T_21 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x143e6ea60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143e6eb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143e6ec40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143e6ef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143e6f0a0_0, 0, 1;
    %pushi/vec4 20, 0, 32;
T_21.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.1, 5;
    %jmp/1 T_21.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x143e1c640;
    %jmp T_21.0;
T_21.1 ;
    %pop/vec4 1;
    %pushi/vec4 5, 0, 32;
T_21.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.3, 5;
    %jmp/1 T_21.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x143e1ca10;
    %jmp T_21.2;
T_21.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x143e6ef40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x143e6f0a0_0, 0, 1;
    %vpi_call/w 3 69 "$display", "START t=%0t", $time {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x143e50c30;
T_22 ;
    %wait E_0x143e1c640;
    %load/vec4 v0x143e6ef40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x143e6e9b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x143e6e660_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x143e6e6f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x143e6e660_0;
    %assign/vec4 v0x143e6e6f0_0, 0;
    %alloc S_0x143e6e1a0;
    %load/vec4 v0x143e6e9b0_0;
    %store/vec4 v0x143e6e350_0, 0, 32;
    %callf/vec4 TD_tb_adc_frontend_top.make_word, S_0x143e6e1a0;
    %free S_0x143e6e1a0;
    %assign/vec4 v0x143e6e660_0, 0;
    %alloc S_0x143e683c0;
    %alloc S_0x143e6e1a0;
    %load/vec4 v0x143e6e9b0_0;
    %store/vec4 v0x143e6e350_0, 0, 32;
    %callf/vec4 TD_tb_adc_frontend_top.make_word, S_0x143e6e1a0;
    %free S_0x143e6e1a0;
    %store/vec4 v0x143e68650_0, 0, 16;
    %fork TD_tb_adc_frontend_top.drive_rise, S_0x143e683c0;
    %join;
    %free S_0x143e683c0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x143e50c30;
T_23 ;
    %wait E_0x143e1d2d0;
    %load/vec4 v0x143e6ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %alloc S_0x143e68090;
    %load/vec4 v0x143e6e660_0;
    %store/vec4 v0x143e68310_0, 0, 16;
    %fork TD_tb_adc_frontend_top.drive_fall, S_0x143e68090;
    %join;
    %free S_0x143e68090;
    %load/vec4 v0x143e6e9b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x143e6e9b0_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x143e50c30;
T_24 ;
    %wait E_0x143e690a0;
    %load/vec4 v0x143e6ef40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x143e6e900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143e6eb70_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143e6eb70_0, 0;
    %load/vec4 v0x143e6f270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x143e6e900_0;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x143e6eb70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x143e6e900_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x143e6e900_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x143e6e900_0, 0;
T_24.5 ;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x143e50c30;
T_25 ;
    %wait E_0x143e1ca10;
    %load/vec4 v0x143e6f0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143e6ec40_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x143e6e500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x143e6ec40_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x143e50c30;
T_26 ;
    %wait E_0x143e6b5c0;
    %load/vec4 v0x143e6f0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143e6e5d0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x143e6e500_0;
    %assign/vec4 v0x143e6e5d0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x143e50c30;
T_27 ;
    %wait E_0x143e1ca10;
    %load/vec4 v0x143e6e500_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.2, 9;
    %load/vec4 v0x143e6e5d0_0;
    %nor/r;
    %and;
T_27.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %vpi_call/w 3 152 "$display", "ALIGNED (rising) @ t=%0t", $time {0 0 0};
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x143e50c30;
T_28 ;
    %wait E_0x143e1d2d0;
    %load/vec4 v0x143e6ef40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_28.3, 10;
    %load/vec4 v0x143e6e500_0;
    %and;
T_28.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.2, 9;
    %load/vec4 v0x143e6f270_0;
    %and;
T_28.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %ix/load 4, 0, 0;
    %load/vec4 v0x143e6e6f0_0;
    %store/qb/v v0x143e6e870_0, 4, 16;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x143e50c30;
T_29 ;
    %wait E_0x143e1ca10;
    %load/vec4 v0x143e6f0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x143e6eeb0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x143e6ed10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_29.4, 9;
    %load/vec4 v0x143e6ec40_0;
    %and;
T_29.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %fork t_3, S_0x143e1bd90;
    %jmp t_2;
    .scope S_0x143e1bd90;
t_3 ;
    %qpop/f/v v0x143e6e870_0, 16;
    %store/vec4 v0x143e1d580_0, 0, 16;
    %load/vec4 v0x143e6ede0_0;
    %load/vec4 v0x143e1d580_0;
    %cmp/ne;
    %jmp/0xz  T_29.5, 6;
    %vpi_func 3 175 "$size" 32, v0x143e6e870_0 {0 0 0};
    %vpi_call/w 3 175 "$display", "FAIL t=%0t rd_cnt=%0d exp_q=%0d", $time, v0x143e6eeb0_0, S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 176 "$display", "expected=%b", v0x143e1d580_0 {0 0 0};
    %vpi_call/w 3 177 "$display", "got     =%b", v0x143e6ede0_0 {0 0 0};
    %vpi_call/w 3 178 "$fatal" {0 0 0};
T_29.5 ;
    %load/vec4 v0x143e6eeb0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x143e6eeb0_0, 0;
    %load/vec4 v0x143e6eeb0_0;
    %pushi/vec4 200, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_29.7, 4;
    %vpi_func 3 184 "$size" 32, v0x143e6e870_0 {0 0 0};
    %vpi_call/w 3 184 "$display", "PROGRESS t=%0t rd_cnt=%0d exp_q=%0d", $time, v0x143e6eeb0_0, S<0,vec4,s32> {1 0 0};
T_29.7 ;
    %load/vec4 v0x143e6eeb0_0;
    %cmpi/e 10000, 0, 32;
    %jmp/0xz  T_29.9, 4;
    %vpi_call/w 3 187 "$display", "PASS \342\234\205 rd_cnt=%0d", v0x143e6eeb0_0 {0 0 0};
    %vpi_call/w 3 188 "$finish" {0 0 0};
T_29.9 ;
    %end;
    .scope S_0x143e50c30;
t_2 %join;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x143e50c30;
T_30 ;
    %delay 2820130816, 4;
    %vpi_func 3 196 "$size" 32, v0x143e6e870_0 {0 0 0};
    %vpi_call/w 3 195 "$display", "TIMEOUT aligned=%0b rd_cnt=%0d exp_q=%0d out_ready=%0b out_valid=%0b", v0x143e6e500_0, v0x143e6eeb0_0, S<0,vec4,s32>, v0x143e6ec40_0, v0x143e6ed10_0 {1 0 0};
    %vpi_call/w 3 197 "$fatal" {0 0 0};
    %end;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_adc_frontend_top.sv";
    "rtl/adc_lvds_frontend_top.sv";
    "rtl/align_monitor_fco.sv";
    "rtl/word_assembler.sv";
    "rtl/ddr_lane_capture.sv";
    "rtl/cdc_async_fifo.sv";
