@article{r1_面向嵌入式多核系统的缓存调度算法优化,
author = {王鹏,杨国栋},
title = {面向嵌入式多核系统的缓存调度算法优化},
publisher = {吉林大学学报(工学版)},
year = {2024},
journal = {吉林大学学报(工学版)},
volume = {54},
number = {8},
eid = {2282},
numpages = {5},
pages = {2282},
keywords = {;嵌入式多核处理器;通信开销;数据流图;扩大调度策略;缓存调度优化},
url = {http://xuebao.jlu.edu.cn/gxb/CN/abstract/article_15229.shtml},
doi = {10.13229/j.cnki.jdxbgxb.20230340}
}    

@article{r2_A_shared_cache-aware_Task_scheduling_strategy,
Author = {Tang, Xiaoyong and Yang, Xiaopan and Liao, Guiping and Zhu, Xinghui},
Title = {A shared cache-aware Task scheduling strategy for multi-core systems},
Journal = {JOURNAL OF INTELLIGENT \& FUZZY SYSTEMS},
Year = {2016},
Volume = {31},
Number = {2, SI},
Pages = {1079-1088},
Note = {11th International Conference on Natural Computation (ICNC) / 12th
   International Conference on Fuzzy Systems and Knowledge Discovery
   (FSKD), Zhangjiajie, PEOPLES R CHINA, AUG 15-17, 2015},
Organization = {IEEE; IEEE Circuits \& Syst Soc; Hunan Univ; Jishou Univ},
DOI = {10.3233/JIFS-169036},
ISSN = {1064-1246},
EISSN = {1875-8967},
ResearcherID-Numbers = {zhu, xing/KIG-6278-2024},
Unique-ID = {WOS:000381842400037},
}

@inproceedings{r3_Cache-Aware_Task_Scheduling,
Author = {Yang, Teng-Feng and Lin, Chung-Hsiang and Yang, Chia-Lin},
Book-Group-Author = {IEEE
   ITRI},
Title = {Cache-Aware Task Scheduling on Multi-Core Architecture},
Booktitle = {2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST
   (VLSI-DAT)},
Year = {2010},
Pages = {139-142},
Note = {International Symposium on VLSI Design Automation and Test (VLSI-DAT),
   Hsinchu, TAIWAN, APR 26-29, 2010},
ISBN = {978-1-4244-5271-2},
ORCID-Numbers = {YANG, CHIA-LIN/0000-0003-0091-5027},
Unique-ID = {WOS:000300486600036},
}

﻿
@inproceedings{r4_Cache-Aware_Partitioned_Scheduler_for_Hard_Real-Time,
Author = {Shen, Yixian and Xiao, Jun and Pimentel, Andy D.},
Editor = {Grosser, T and Lee, K},
Title = {TCPS: A Task and Cache-Aware Partitioned Scheduler for Hard Real-Time
   Multi-core Systems},
Booktitle = {PROCEEDINGS OF THE 23RD ACM SIGPLAN/SIGBED INTERNATIONAL CONFERENCE ON
   LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, LCTES 2022},
Year = {2022},
Pages = {37-49},
Note = {23rd International Conference on Languages, Compilers, and Tools for
   Embedded System (LCTES), San Diego, CA, JUN 14-14, 2022},
Organization = {ACM; ACM SIGPLAN; ACM SIGBED},
DOI = {10.1145/3519941.3535067},
ISBN = {978-1-4503-9266-2},
ORCID-Numbers = {Shen, Yixian/0000-0001-8447-872X
   Pimentel, Andy/0000-0002-2043-4469},
Unique-ID = {WOS:001302956500010},
}
﻿
@article{r5_Fair_scheduling_algorithm ,
Publication-Type = {J},
Type = {Journal Paper},
Title = {Fair scheduling algorithm on multi-core platforms based platforms},
Author = {Liu Jia-hai and Yang Mao-lin},
Journal = {Journal of Zhejiang University},
Month = {Sept.},
Year = {2011},
Volume = {45},
Issue = {9},
Pages = {1566-70},
ISSN = {1008-973X},
Identifying-Codes = {[10.3785/j.issn.1008-973X.2011.09.009]},
Unique-ID = {INSPEC:12917027},
}
﻿
@article{r6_Miss_Rate_Calculation_of_L2Cache,
Author = {Sabarimuthu, Jasmine Madonna and Venkatesh, T. G.},
Title = {Analytical Miss Rate Calculation of L2 Cache from the RD Profile of L1
   Cache},
Journal = {IEEE TRANSACTIONS ON COMPUTERS},
Year = {2018},
Volume = {67},
Number = {1},
Pages = {9-15},
Month = {JAN},
DOI = {10.1109/TC.2017.2723878},
ISSN = {0018-9340},
EISSN = {1557-9956},
Unique-ID = {WOS:000418130400003},
}
﻿
@article{r7_Minimizing_cache_usage ,
Author = {Sun, Binqi and Kloda, Tomasz and Garcia, Sergio Arribas and Gracioli,
   Giovani and Caccamo, Marco},
Title = {Minimizing cache usage with fixed-priority and earliest deadline first
   scheduling},
Journal = {REAL-TIME SYSTEMS},
Year = {2024},
Volume = {60},
Number = {4, SI},
Pages = {625-664},
Month = {DEC},
DOI = {10.1007/s11241-024-09423-7},
EarlyAccessDate = {JUN 2024},
ISSN = {0922-6443},
EISSN = {1573-1383},
ResearcherID-Numbers = {Sun, Binqi/KVA-9696-2024
   Gracioli, Giovani/AAC-8466-2019},
Unique-ID = {WOS:001257456700001},
}
﻿
@inproceedings{r8_Rate-Monotonic_Algorithm,
Author = {Cui, Jin and Lu, Xu and Yu, Guangliang and Yu, Bin},
Editor = {Liu, S and Duan, Z and Liu, A},
Title = {Schedulability Analysis of Rate-Monotonic Algorithm on Concurrent
   Execution of Digraph Real-Time Tasks},
Booktitle = {STRUCTURED OBJECT-ORIENTED FORMAL LANGUAGE AND METHOD, SOFL+MSVL 2022},
Series = {Lecture Notes in Computer Science},
Year = {2023},
Volume = {13854},
Pages = {70-76},
Note = {11th International Workshop on Structured Object-Oriented Formal
   Language (SOFL) / Workshop on Modeling, Simulation and Verification
   Language (MSVL), ELECTR NETWORK, OCT 24, 2022},
Organization = {Hiroshima Univ, Shaoying Liu Res Grp; Xidian Univ, Zhenhua Duan Res Grp},
DOI = {10.1007/978-3-031-29476-1\_6},
ISSN = {0302-9743},
EISSN = {1611-3349},
ISBN = {978-3-031-29475-4; 978-3-031-29476-1},
Unique-ID = {WOS:000999316200006},
}
﻿
@article{r10_Cache_Interference-aware_Task ,
Author = {Xiao, Jun and Shen, Yixian and Pimentel, Andy D.},
Title = {Cache Interference-aware Task Partitioning for Non-preemptive Real-time
   Multi-core Systems},
Journal = {ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS},
Year = {2022},
Volume = {21},
Number = {3},
Month = {MAY},
DOI = {10.1145/3487581},
Article-Number = {28},
ISSN = {1539-9087},
EISSN = {1558-3465},
ORCID-Numbers = {Xiao, Jun/0000-0001-9306-3876
   Pimentel, Andy/0000-0002-2043-4469
   Shen, Yixian/0000-0001-8447-872X},
Unique-ID = {WOS:000827414100008},
}
﻿
@inproceedings{r11_Cache-aware_Schedulability_Analysis,
Author = {Rashid, Syed Aftab and Awan, Muhammad Ali and Souto, Pedro F. and
   Bletsas, Konstantinos and Tovar, Eduardo},
Editor = {Bolchini, C and Verbauwhede, I and Vatajelu, I},
Title = {Cache-aware Schedulability Analysis of PREM Compliant Tasks},
Booktitle = {PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION \& TEST IN EUROPE CONFERENCE
   \& EXHIBITION (DATE 2022)},
Series = {Design Automation and Test in Europe Conference and Exhibition},
Year = {2022},
Pages = {1269-1274},
Note = {25th Design, Automation and Test in Europe Conference and Exhibition
   (DATE), ELECTR NETWORK, MAR 14-23, 2022},
Organization = {Cadence; CEA; IEEE Council Elect Design Automat; HiPEAC; NANOELEC;
   SIEMENS; Synopsys; European Design \& Automat Assoc; Semi; Elect Syst
   Disign Alliance; ACM, Special Interest Grp Design Automat; Russian Acad
   Sci; IEEE Comp Soc; TTTC; SSCS},
ISSN = {1530-1591},
ISBN = {978-3-9819263-6-1},
ResearcherID-Numbers = {Souto, Pedro/GRJ-5082-2022},
Unique-ID = {WOS:000819484300239},
}
﻿
@article{r12_worst-fit,
Author = {Dhahbi, Sami and Berrima, Mouhebeddine and Al-Yarimi, Fuad A. M.},
Title = {Load balancing in cloud computing using worst-fit bin-stretching},
Journal = {CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND
   APPLICATIONS},
Year = {2021},
Volume = {24},
Number = {4},
Pages = {2867-2881},
Month = {DEC},
DOI = {10.1007/s10586-021-03302-7},
EarlyAccessDate = {MAY 2021},
ISSN = {1386-7857},
EISSN = {1573-7543},
ResearcherID-Numbers = {Al Yarimi, Fuad/CAA-2602-2022
   berrima, Mouhebeddine/KRQ-5884-2024
   dhahbi, sami/AFZ-0225-2022
   },
ORCID-Numbers = {dhahbi, sami/0000-0002-0126-2366},
Unique-ID = {WOS:000650832600001},
}
@ARTICLE{r13_Cache-Aware_Scheduling_on_Heterogeneous_Multicore_Systems,
  author={Sheikh, Saad Zia and Pasha, Muhammad Adeel},
  journal={IEEE Transactions on Parallel and Distributed Systems}, 
  title={Energy-Efficient Cache-Aware Scheduling on Heterogeneous Multicore Systems}, 
  year={2022},
  volume={33},
  number={1},
  pages={206-217},
  keywords={Multicore processing;Task analysis;Optimal scheduling;Energy consumption;Radio spectrum management;Resource management;Scheduling algorithms;Scheduling;multicores;heterogeneous;energy-efficiency},
  doi={10.1109/TPDS.2021.3090587}}
@INPROCEEDINGS{r14_Cache-aware_task_scheduling,
  author={Teng-Feng Yang and Chung-Hsiang Lin and Chia-Lin Yang},
  booktitle={Proceedings of 2010 International Symposium on VLSI Design, Automation and Test}, 
  title={Cache-aware task scheduling on multi-core architecture}, 
  year={2010},
  volume={},
  number={},
  pages={139-142},
  keywords={Job shop scheduling;Multicore processing;Processor scheduling;Multithreading;Libraries;Computer architecture},
  doi={10.1109/VDAT.2010.5496710}}
@INPROCEEDINGS{6835955,
  author={Nugteren, Cedric and van den Braak, Gert-Jan and Corporaal, Henk and Bal, Henri},
  booktitle={2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)}, 
  title={A detailed GPU cache model based on reuse distance theory}, 
  year={2014},
  volume={},
  number={},
  pages={37-48},
  keywords={Instruction sets;Graphics processing units;System-on-chip;Kernel;Computer architecture;Data models},
  doi={10.1109/HPCA.2014.6835955}}
﻿
@article{r16_Cache-Aware_Virtua,
Author = {Hong, Cheol-Ho and Kim, Young-Pil and Yoo, Seehwan and Lee, Chi-Young
   and Yoo, Chuck},
Title = {Cache-Aware Virtual Machine Scheduling on Multi-Core Architecture},
Journal = {IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS},
Year = {2012},
Volume = {E95D},
Number = {10},
Pages = {2377-2392},
Month = {OCT},
DOI = {10.1587/transinf.E95.D.2377},
ISSN = {1745-1361},
ResearcherID-Numbers = {Kim, Youngpil/JNS-6796-2023
   Yoo, Seehwan/R-1489-2019
   },
ORCID-Numbers = {Yoo, Seehwan/0000-0001-5464-4619
   Kim, Youngpil/0000-0002-9154-2336
   Lee, Chiyoung/0000-0001-8375-1034},
Unique-ID = {WOS:000310397700002},
}
﻿
@article{r18_cache-aware_DAG_scheduling_method,
Author = {Yi, Huixuan and Zhang, Yuanhai and Lin, Zhiyang and Chen, Haoran and
   Gao, Yiyang and Dai, Xiaotian and Zhao, Shuai},
Title = {A cache-aware DAG scheduling method on multicores: Exploiting node
   affinity and deferred executions},
Journal = {JOURNAL OF SYSTEMS ARCHITECTURE},
Year = {2025},
Volume = {161},
Month = {APR},
DOI = {10.1016/j.sysarc.2025.103372},
EarlyAccessDate = {MAR 2025},
Article-Number = {103372},
ISSN = {1383-7621},
EISSN = {1873-6165},
ResearcherID-Numbers = {Dai, Xiaotian/AAE-9820-2020
   shuai, zhao/AAT-3964-2020
   lin, zhiyang/JPK-1734-2023
   Gao, Yiyang/KHT-2584-2024},
Unique-ID = {WOS:001437843300001},
}

