Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec 20 23:27:28 2018
| Host         : Monsoon-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 54 register/latch pins with no clock driven by root clock pin: ACL_SCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 106 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 97 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.161        0.000                      0                  223        0.071        0.000                      0                  223        2.867        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         92.519        0.000                      0                   64        0.319        0.000                      0                   64       49.500        0.000                       0                    35  
  clk_out2_clk_wiz_0          1.161        0.000                      0                  159        0.264        0.000                      0                  159        2.867        0.000                       0                    66  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       92.538        0.000                      0                   64        0.319        0.000                      0                   64       49.500        0.000                       0                    35  
  clk_out2_clk_wiz_0_1        1.163        0.000                      0                  159        0.264        0.000                      0                  159        2.867        0.000                       0                    66  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         92.519        0.000                      0                   64        0.071        0.000                      0                   64  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          1.161        0.000                      0                  159        0.111        0.000                      0                  159  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       92.519        0.000                      0                   64        0.071        0.000                      0                   64  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        1.161        0.000                      0                  159        0.111        0.000                      0                  159  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       92.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.519ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.076ns (16.142%)  route 5.590ns (83.858%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.528     5.761    cnt1[31]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[21]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[21]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                 92.519    

Slack (MET) :             92.519ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.076ns (16.142%)  route 5.590ns (83.858%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.528     5.761    cnt1[31]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[22]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[22]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                 92.519    

Slack (MET) :             92.519ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.076ns (16.142%)  route 5.590ns (83.858%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.528     5.761    cnt1[31]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[23]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[23]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                 92.519    

Slack (MET) :             92.519ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.076ns (16.142%)  route 5.590ns (83.858%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.528     5.761    cnt1[31]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[24]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[24]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                 92.519    

Slack (MET) :             92.528ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 1.076ns (16.163%)  route 5.581ns (83.837%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.519     5.752    cnt1[31]_i_1_n_0
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[29]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y102        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[29]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 92.528    

Slack (MET) :             92.528ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 1.076ns (16.163%)  route 5.581ns (83.837%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.519     5.752    cnt1[31]_i_1_n_0
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[30]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y102        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[30]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 92.528    

Slack (MET) :             92.528ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 1.076ns (16.163%)  route 5.581ns (83.837%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.519     5.752    cnt1[31]_i_1_n_0
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[31]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y102        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[31]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 92.528    

Slack (MET) :             92.686ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 1.076ns (16.557%)  route 5.423ns (83.443%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.361     5.594    cnt1[31]_i_1_n_0
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[25]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y101        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[25]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                 92.686    

Slack (MET) :             92.686ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 1.076ns (16.557%)  route 5.423ns (83.443%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.361     5.594    cnt1[31]_i_1_n_0
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[26]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y101        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[26]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                 92.686    

Slack (MET) :             92.686ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 1.076ns (16.557%)  route 5.423ns (83.443%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.361     5.594    cnt1[31]_i_1_n_0
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[27]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y101        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                 92.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 cnt1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cnt1_reg[1]/Q
                         net (fo=2, routed)           0.168    -0.289    cnt1_reg_n_0_[1]
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.174 r  cnt1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.174    data0[1]
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_10MHZ
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[1]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.105    -0.493    cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.565ns (79.466%)  route 0.146ns (20.534%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.227    -0.098 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    cnt1_reg[4]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.059 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.059    cnt1_reg[8]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.020 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cnt1_reg[12]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.019    cnt1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.059    cnt1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.113 r  cnt1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.113    data0[21]
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[21]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    cnt1_reg[21]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.576ns (79.779%)  route 0.146ns (20.221%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.227    -0.098 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    cnt1_reg[4]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.059 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.059    cnt1_reg[8]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.020 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cnt1_reg[12]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.019    cnt1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.059    cnt1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.124 r  cnt1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.124    data0[23]
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[23]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    cnt1_reg[23]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 cnt1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.292ns (63.437%)  route 0.168ns (36.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cnt1_reg[1]/Q
                         net (fo=2, routed)           0.168    -0.289    cnt1_reg_n_0_[1]
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.138 r  cnt1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.138    data0[2]
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_10MHZ
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[2]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.105    -0.493    cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.601ns (80.456%)  route 0.146ns (19.544%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.227    -0.098 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    cnt1_reg[4]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.059 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.059    cnt1_reg[8]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.020 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cnt1_reg[12]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.019    cnt1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.059    cnt1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.149 r  cnt1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.149    data0[22]
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[22]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    cnt1_reg[22]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.601ns (80.456%)  route 0.146ns (19.544%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.227    -0.098 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    cnt1_reg[4]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.059 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.059    cnt1_reg[8]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.020 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cnt1_reg[12]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.019    cnt1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.059    cnt1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.149 r  cnt1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.149    data0[24]
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[24]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    cnt1_reg[24]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.349ns (70.605%)  route 0.145ns (29.395%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.221    -0.104 r  cnt1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.104    data0[3]
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_10MHZ
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[3]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.105    -0.480    cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.604ns (80.534%)  route 0.146ns (19.466%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.227    -0.098 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    cnt1_reg[4]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.059 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.059    cnt1_reg[8]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.020 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cnt1_reg[12]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.019    cnt1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.059    cnt1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.098 r  cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.098    cnt1_reg[24]_i_1_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.152 r  cnt1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.152    data0[25]
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[25]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.105    -0.227    cnt1_reg[25]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.615ns (80.815%)  route 0.146ns (19.185%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.227    -0.098 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    cnt1_reg[4]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.059 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.059    cnt1_reg[8]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.020 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cnt1_reg[12]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.019    cnt1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.059    cnt1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.098 r  cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.098    cnt1_reg[24]_i_1_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.163 r  cnt1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.163    data0[27]
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[27]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.105    -0.227    cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 cnt1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.228ns (29.362%)  route 0.549ns (70.638%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.561    -0.603    clk_10MHZ
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt1_reg[31]/Q
                         net (fo=2, routed)           0.251    -0.211    cnt1_reg_n_0_[31]
    SLICE_X48Y99         LUT6 (Prop_lut6_I4_O)        0.045    -0.166 r  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.298     0.131    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.042     0.173 r  cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.173    cnt1[0]
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.107    -0.220    cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.394    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17   clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y95     ACL_SCLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y95     cnt1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y97     cnt1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y97     cnt1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y97     cnt1_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y98     cnt1_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y98     cnt1_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y98     cnt1_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y95     ACL_SCLK_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y95     cnt1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y95     cnt1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y95     cnt1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y95     cnt1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y95     cnt1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y96     cnt1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y96     cnt1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y96     cnt1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y96     cnt1_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     cnt1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     cnt1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     cnt1_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     cnt1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     cnt1_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     cnt1_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y98     cnt1_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y98     cnt1_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y98     cnt1_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y98     cnt1_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.138ns (23.393%)  route 3.727ns (76.607%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y95         FDRE                                         r  V_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y95         FDRE                                         r  V_count_reg[29]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.153     5.629    
    SLICE_X59Y95         FDRE (Setup_fdre_C_R)       -0.429     5.200    V_count_reg[29]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.138ns (23.393%)  route 3.727ns (76.607%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y95         FDRE                                         r  V_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y95         FDRE                                         r  V_count_reg[30]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.153     5.629    
    SLICE_X59Y95         FDRE (Setup_fdre_C_R)       -0.429     5.200    V_count_reg[30]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.138ns (23.393%)  route 3.727ns (76.607%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y95         FDRE                                         r  V_count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y95         FDRE                                         r  V_count_reg[31]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.153     5.629    
    SLICE_X59Y95         FDRE (Setup_fdre_C_R)       -0.429     5.200    V_count_reg[31]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.138ns (23.394%)  route 3.726ns (76.606%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  V_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y94         FDRE                                         r  V_count_reg[25]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.153     5.629    
    SLICE_X59Y94         FDRE (Setup_fdre_C_R)       -0.429     5.200    V_count_reg[25]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.138ns (23.394%)  route 3.726ns (76.606%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  V_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y94         FDRE                                         r  V_count_reg[26]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.153     5.629    
    SLICE_X59Y94         FDRE (Setup_fdre_C_R)       -0.429     5.200    V_count_reg[26]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.138ns (23.394%)  route 3.726ns (76.606%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  V_count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y94         FDRE                                         r  V_count_reg[27]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.153     5.629    
    SLICE_X59Y94         FDRE (Setup_fdre_C_R)       -0.429     5.200    V_count_reg[27]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.138ns (23.394%)  route 3.726ns (76.606%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  V_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y94         FDRE                                         r  V_count_reg[28]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.153     5.629    
    SLICE_X59Y94         FDRE (Setup_fdre_C_R)       -0.429     5.200    V_count_reg[28]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.138ns (23.948%)  route 3.614ns (76.052%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 5.222 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.807     3.926    V_count[31]_i_1_n_0
    SLICE_X59Y92         FDRE                                         r  V_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.508     5.222    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[17]/C
                         clock pessimism              0.559     5.781    
                         clock uncertainty           -0.153     5.628    
    SLICE_X59Y92         FDRE (Setup_fdre_C_R)       -0.429     5.199    V_count_reg[17]
  -------------------------------------------------------------------
                         required time                          5.199    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.138ns (23.948%)  route 3.614ns (76.052%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 5.222 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.807     3.926    V_count[31]_i_1_n_0
    SLICE_X59Y92         FDRE                                         r  V_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.508     5.222    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[18]/C
                         clock pessimism              0.559     5.781    
                         clock uncertainty           -0.153     5.628    
    SLICE_X59Y92         FDRE (Setup_fdre_C_R)       -0.429     5.199    V_count_reg[18]
  -------------------------------------------------------------------
                         required time                          5.199    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.138ns (23.948%)  route 3.614ns (76.052%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 5.222 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.807     3.926    V_count[31]_i_1_n_0
    SLICE_X59Y92         FDRE                                         r  V_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.508     5.222    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[19]/C
                         clock pessimism              0.559     5.781    
                         clock uncertainty           -0.153     5.628    
    SLICE_X59Y92         FDRE (Setup_fdre_C_R)       -0.429     5.199    V_count_reg[19]
  -------------------------------------------------------------------
                         required time                          5.199    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  1.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 V_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.565    -0.599    vgaclk
    SLICE_X59Y91         FDRE                                         r  V_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  V_count_reg[16]/Q
                         net (fo=9, routed)           0.120    -0.338    V_count_reg_n_0_[16]
    SLICE_X59Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  V_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    V_count_reg[16]_i_1_n_4
    SLICE_X59Y91         FDRE                                         r  V_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.836    -0.837    vgaclk
    SLICE_X59Y91         FDRE                                         r  V_count_reg[16]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X59Y91         FDRE (Hold_fdre_C_D)         0.105    -0.494    V_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 V_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.565    -0.599    vgaclk
    SLICE_X59Y91         FDRE                                         r  V_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  V_count_reg[15]/Q
                         net (fo=9, routed)           0.122    -0.337    V_count_reg_n_0_[15]
    SLICE_X59Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.226 r  V_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.226    V_count_reg[16]_i_1_n_5
    SLICE_X59Y91         FDRE                                         r  V_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.836    -0.837    vgaclk
    SLICE_X59Y91         FDRE                                         r  V_count_reg[15]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X59Y91         FDRE (Hold_fdre_C_D)         0.105    -0.494    V_count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 V_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.564    -0.600    vgaclk
    SLICE_X59Y89         FDRE                                         r  V_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  V_count_reg[8]/Q
                         net (fo=11, routed)          0.132    -0.327    V_count_reg_n_0_[8]
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.219 r  V_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.219    V_count_reg[8]_i_1_n_4
    SLICE_X59Y89         FDRE                                         r  V_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.835    -0.838    vgaclk
    SLICE_X59Y89         FDRE                                         r  V_count_reg[8]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X59Y89         FDRE (Hold_fdre_C_D)         0.105    -0.495    V_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 V_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.249ns (65.074%)  route 0.134ns (34.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.565    -0.599    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  V_count_reg[20]/Q
                         net (fo=9, routed)           0.134    -0.325    V_count_reg_n_0_[20]
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.217 r  V_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.217    V_count_reg[20]_i_1_n_4
    SLICE_X59Y92         FDRE                                         r  V_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.836    -0.837    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[20]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X59Y92         FDRE (Hold_fdre_C_D)         0.105    -0.494    V_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 H_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.593    -0.571    vgaclk
    SLICE_X74Y86         FDRE                                         r  H_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  H_count_reg[11]/Q
                         net (fo=12, routed)          0.139    -0.269    H_count_reg_n_0_[11]
    SLICE_X74Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.159 r  H_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.159    H_count_reg[12]_i_1_n_5
    SLICE_X74Y86         FDRE                                         r  H_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.865    -0.808    vgaclk
    SLICE_X74Y86         FDRE                                         r  H_count_reg[11]/C
                         clock pessimism              0.237    -0.571    
    SLICE_X74Y86         FDRE (Hold_fdre_C_D)         0.134    -0.437    H_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 V_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.249ns (64.888%)  route 0.135ns (35.112%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.565    -0.599    vgaclk
    SLICE_X59Y90         FDRE                                         r  V_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  V_count_reg[12]/Q
                         net (fo=9, routed)           0.135    -0.324    V_count_reg_n_0_[12]
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.216 r  V_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.216    V_count_reg[12]_i_1_n_4
    SLICE_X59Y90         FDRE                                         r  V_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.836    -0.837    vgaclk
    SLICE_X59Y90         FDRE                                         r  V_count_reg[12]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X59Y90         FDRE (Hold_fdre_C_D)         0.105    -0.494    V_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 V_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.596%)  route 0.128ns (33.404%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.565    -0.599    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  V_count_reg[17]/Q
                         net (fo=9, routed)           0.128    -0.330    V_count_reg_n_0_[17]
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.215 r  V_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.215    V_count_reg[20]_i_1_n_7
    SLICE_X59Y92         FDRE                                         r  V_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.836    -0.837    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[17]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X59Y92         FDRE (Hold_fdre_C_D)         0.105    -0.494    V_count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 V_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.323%)  route 0.134ns (34.677%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.565    -0.599    vgaclk
    SLICE_X59Y90         FDRE                                         r  V_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  V_count_reg[11]/Q
                         net (fo=10, routed)          0.134    -0.324    V_count_reg_n_0_[11]
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.213 r  V_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.213    V_count_reg[12]_i_1_n_5
    SLICE_X59Y90         FDRE                                         r  V_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.836    -0.837    vgaclk
    SLICE_X59Y90         FDRE                                         r  V_count_reg[11]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X59Y90         FDRE (Hold_fdre_C_D)         0.105    -0.494    V_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 H_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.274ns (66.033%)  route 0.141ns (33.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.595    -0.569    vgaclk
    SLICE_X74Y89         FDRE                                         r  H_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  H_count_reg[23]/Q
                         net (fo=9, routed)           0.141    -0.264    H_count_reg_n_0_[23]
    SLICE_X74Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.154 r  H_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.154    H_count_reg[24]_i_1_n_5
    SLICE_X74Y89         FDRE                                         r  H_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.868    -0.805    vgaclk
    SLICE_X74Y89         FDRE                                         r  H_count_reg[23]/C
                         clock pessimism              0.236    -0.569    
    SLICE_X74Y89         FDRE (Hold_fdre_C_D)         0.134    -0.435    H_count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 H_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.274ns (66.033%)  route 0.141ns (33.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.596    -0.568    vgaclk
    SLICE_X74Y90         FDRE                                         r  H_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  H_count_reg[27]/Q
                         net (fo=9, routed)           0.141    -0.263    H_count_reg_n_0_[27]
    SLICE_X74Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.153 r  H_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.153    H_count_reg[28]_i_1_n_5
    SLICE_X74Y90         FDRE                                         r  H_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.869    -0.804    vgaclk
    SLICE_X74Y90         FDRE                                         r  H_count_reg[27]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X74Y90         FDRE (Hold_fdre_C_D)         0.134    -0.434    H_count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X78Y81     H_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X74Y86     H_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X74Y86     H_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X74Y86     H_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X74Y87     H_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X74Y87     H_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X74Y87     H_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X74Y87     H_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y86     H_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y86     H_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y86     H_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y87     H_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y87     H_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y87     H_count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y87     H_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y88     H_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y88     H_count_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y88     H_count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X78Y81     H_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y86     H_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y86     H_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y86     H_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y88     H_count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y88     H_count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y88     H_count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y84     H_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y88     H_count_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y89     H_count_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       92.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.538ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.076ns (16.142%)  route 5.590ns (83.858%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.528     5.761    cnt1[31]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[21]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.229    98.728    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    98.299    cnt1_reg[21]
  -------------------------------------------------------------------
                         required time                         98.299    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                 92.538    

Slack (MET) :             92.538ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.076ns (16.142%)  route 5.590ns (83.858%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.528     5.761    cnt1[31]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[22]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.229    98.728    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    98.299    cnt1_reg[22]
  -------------------------------------------------------------------
                         required time                         98.299    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                 92.538    

Slack (MET) :             92.538ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.076ns (16.142%)  route 5.590ns (83.858%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.528     5.761    cnt1[31]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[23]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.229    98.728    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    98.299    cnt1_reg[23]
  -------------------------------------------------------------------
                         required time                         98.299    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                 92.538    

Slack (MET) :             92.538ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.076ns (16.142%)  route 5.590ns (83.858%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.528     5.761    cnt1[31]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[24]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.229    98.728    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    98.299    cnt1_reg[24]
  -------------------------------------------------------------------
                         required time                         98.299    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                 92.538    

Slack (MET) :             92.547ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 1.076ns (16.163%)  route 5.581ns (83.837%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.519     5.752    cnt1[31]_i_1_n_0
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[29]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.229    98.728    
    SLICE_X49Y102        FDRE (Setup_fdre_C_R)       -0.429    98.299    cnt1_reg[29]
  -------------------------------------------------------------------
                         required time                         98.299    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 92.547    

Slack (MET) :             92.547ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 1.076ns (16.163%)  route 5.581ns (83.837%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.519     5.752    cnt1[31]_i_1_n_0
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[30]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.229    98.728    
    SLICE_X49Y102        FDRE (Setup_fdre_C_R)       -0.429    98.299    cnt1_reg[30]
  -------------------------------------------------------------------
                         required time                         98.299    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 92.547    

Slack (MET) :             92.547ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 1.076ns (16.163%)  route 5.581ns (83.837%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.519     5.752    cnt1[31]_i_1_n_0
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[31]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.229    98.728    
    SLICE_X49Y102        FDRE (Setup_fdre_C_R)       -0.429    98.299    cnt1_reg[31]
  -------------------------------------------------------------------
                         required time                         98.299    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 92.547    

Slack (MET) :             92.705ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 1.076ns (16.557%)  route 5.423ns (83.443%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.361     5.594    cnt1[31]_i_1_n_0
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[25]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.229    98.728    
    SLICE_X49Y101        FDRE (Setup_fdre_C_R)       -0.429    98.299    cnt1_reg[25]
  -------------------------------------------------------------------
                         required time                         98.299    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                 92.705    

Slack (MET) :             92.705ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 1.076ns (16.557%)  route 5.423ns (83.443%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.361     5.594    cnt1[31]_i_1_n_0
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[26]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.229    98.728    
    SLICE_X49Y101        FDRE (Setup_fdre_C_R)       -0.429    98.299    cnt1_reg[26]
  -------------------------------------------------------------------
                         required time                         98.299    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                 92.705    

Slack (MET) :             92.705ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 1.076ns (16.557%)  route 5.423ns (83.443%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.361     5.594    cnt1[31]_i_1_n_0
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[27]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.229    98.728    
    SLICE_X49Y101        FDRE (Setup_fdre_C_R)       -0.429    98.299    cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                         98.299    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                 92.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 cnt1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cnt1_reg[1]/Q
                         net (fo=2, routed)           0.168    -0.289    cnt1_reg_n_0_[1]
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.174 r  cnt1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.174    data0[1]
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_10MHZ
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[1]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.105    -0.493    cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.565ns (79.466%)  route 0.146ns (20.534%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.227    -0.098 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    cnt1_reg[4]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.059 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.059    cnt1_reg[8]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.020 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cnt1_reg[12]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.019    cnt1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.059    cnt1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.113 r  cnt1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.113    data0[21]
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[21]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    cnt1_reg[21]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.576ns (79.779%)  route 0.146ns (20.221%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.227    -0.098 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    cnt1_reg[4]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.059 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.059    cnt1_reg[8]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.020 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cnt1_reg[12]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.019    cnt1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.059    cnt1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.124 r  cnt1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.124    data0[23]
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[23]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    cnt1_reg[23]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 cnt1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.292ns (63.437%)  route 0.168ns (36.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cnt1_reg[1]/Q
                         net (fo=2, routed)           0.168    -0.289    cnt1_reg_n_0_[1]
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.138 r  cnt1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.138    data0[2]
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_10MHZ
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[2]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.105    -0.493    cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.601ns (80.456%)  route 0.146ns (19.544%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.227    -0.098 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    cnt1_reg[4]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.059 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.059    cnt1_reg[8]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.020 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cnt1_reg[12]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.019    cnt1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.059    cnt1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.149 r  cnt1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.149    data0[22]
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[22]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    cnt1_reg[22]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.601ns (80.456%)  route 0.146ns (19.544%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.227    -0.098 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    cnt1_reg[4]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.059 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.059    cnt1_reg[8]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.020 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cnt1_reg[12]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.019    cnt1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.059    cnt1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.149 r  cnt1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.149    data0[24]
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[24]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    cnt1_reg[24]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.349ns (70.605%)  route 0.145ns (29.395%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.221    -0.104 r  cnt1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.104    data0[3]
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_10MHZ
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[3]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.105    -0.480    cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.604ns (80.534%)  route 0.146ns (19.466%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.227    -0.098 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    cnt1_reg[4]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.059 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.059    cnt1_reg[8]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.020 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cnt1_reg[12]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.019    cnt1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.059    cnt1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.098 r  cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.098    cnt1_reg[24]_i_1_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.152 r  cnt1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.152    data0[25]
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[25]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.105    -0.227    cnt1_reg[25]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.615ns (80.815%)  route 0.146ns (19.185%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.227    -0.098 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    cnt1_reg[4]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.059 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.059    cnt1_reg[8]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.020 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cnt1_reg[12]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.019    cnt1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.059    cnt1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.098 r  cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.098    cnt1_reg[24]_i_1_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.163 r  cnt1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.163    data0[27]
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[27]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.105    -0.227    cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 cnt1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.228ns (29.362%)  route 0.549ns (70.638%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.561    -0.603    clk_10MHZ
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt1_reg[31]/Q
                         net (fo=2, routed)           0.251    -0.211    cnt1_reg_n_0_[31]
    SLICE_X48Y99         LUT6 (Prop_lut6_I4_O)        0.045    -0.166 r  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.298     0.131    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.042     0.173 r  cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.173    cnt1[0]
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.107    -0.220    cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.394    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17   clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y95     ACL_SCLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y95     cnt1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y97     cnt1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y97     cnt1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y97     cnt1_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y98     cnt1_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y98     cnt1_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y98     cnt1_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y95     ACL_SCLK_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y95     cnt1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y95     cnt1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y95     cnt1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y95     cnt1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y95     cnt1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y96     cnt1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y96     cnt1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y96     cnt1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y96     cnt1_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     cnt1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     cnt1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     cnt1_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     cnt1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     cnt1_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     cnt1_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y98     cnt1_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y98     cnt1_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y98     cnt1_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y98     cnt1_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.138ns (23.393%)  route 3.727ns (76.607%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y95         FDRE                                         r  V_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y95         FDRE                                         r  V_count_reg[29]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.151     5.631    
    SLICE_X59Y95         FDRE (Setup_fdre_C_R)       -0.429     5.202    V_count_reg[29]
  -------------------------------------------------------------------
                         required time                          5.202    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.138ns (23.393%)  route 3.727ns (76.607%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y95         FDRE                                         r  V_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y95         FDRE                                         r  V_count_reg[30]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.151     5.631    
    SLICE_X59Y95         FDRE (Setup_fdre_C_R)       -0.429     5.202    V_count_reg[30]
  -------------------------------------------------------------------
                         required time                          5.202    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.138ns (23.393%)  route 3.727ns (76.607%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y95         FDRE                                         r  V_count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y95         FDRE                                         r  V_count_reg[31]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.151     5.631    
    SLICE_X59Y95         FDRE (Setup_fdre_C_R)       -0.429     5.202    V_count_reg[31]
  -------------------------------------------------------------------
                         required time                          5.202    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.138ns (23.394%)  route 3.726ns (76.606%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  V_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y94         FDRE                                         r  V_count_reg[25]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.151     5.631    
    SLICE_X59Y94         FDRE (Setup_fdre_C_R)       -0.429     5.202    V_count_reg[25]
  -------------------------------------------------------------------
                         required time                          5.202    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.138ns (23.394%)  route 3.726ns (76.606%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  V_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y94         FDRE                                         r  V_count_reg[26]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.151     5.631    
    SLICE_X59Y94         FDRE (Setup_fdre_C_R)       -0.429     5.202    V_count_reg[26]
  -------------------------------------------------------------------
                         required time                          5.202    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.138ns (23.394%)  route 3.726ns (76.606%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  V_count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y94         FDRE                                         r  V_count_reg[27]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.151     5.631    
    SLICE_X59Y94         FDRE (Setup_fdre_C_R)       -0.429     5.202    V_count_reg[27]
  -------------------------------------------------------------------
                         required time                          5.202    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.138ns (23.394%)  route 3.726ns (76.606%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  V_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y94         FDRE                                         r  V_count_reg[28]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.151     5.631    
    SLICE_X59Y94         FDRE (Setup_fdre_C_R)       -0.429     5.202    V_count_reg[28]
  -------------------------------------------------------------------
                         required time                          5.202    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.138ns (23.948%)  route 3.614ns (76.052%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 5.222 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.807     3.926    V_count[31]_i_1_n_0
    SLICE_X59Y92         FDRE                                         r  V_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.508     5.222    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[17]/C
                         clock pessimism              0.559     5.781    
                         clock uncertainty           -0.151     5.630    
    SLICE_X59Y92         FDRE (Setup_fdre_C_R)       -0.429     5.201    V_count_reg[17]
  -------------------------------------------------------------------
                         required time                          5.201    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.138ns (23.948%)  route 3.614ns (76.052%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 5.222 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.807     3.926    V_count[31]_i_1_n_0
    SLICE_X59Y92         FDRE                                         r  V_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.508     5.222    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[18]/C
                         clock pessimism              0.559     5.781    
                         clock uncertainty           -0.151     5.630    
    SLICE_X59Y92         FDRE (Setup_fdre_C_R)       -0.429     5.201    V_count_reg[18]
  -------------------------------------------------------------------
                         required time                          5.201    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.138ns (23.948%)  route 3.614ns (76.052%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 5.222 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.807     3.926    V_count[31]_i_1_n_0
    SLICE_X59Y92         FDRE                                         r  V_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.508     5.222    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[19]/C
                         clock pessimism              0.559     5.781    
                         clock uncertainty           -0.151     5.630    
    SLICE_X59Y92         FDRE (Setup_fdre_C_R)       -0.429     5.201    V_count_reg[19]
  -------------------------------------------------------------------
                         required time                          5.201    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  1.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 V_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.565    -0.599    vgaclk
    SLICE_X59Y91         FDRE                                         r  V_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  V_count_reg[16]/Q
                         net (fo=9, routed)           0.120    -0.338    V_count_reg_n_0_[16]
    SLICE_X59Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  V_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    V_count_reg[16]_i_1_n_4
    SLICE_X59Y91         FDRE                                         r  V_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.836    -0.837    vgaclk
    SLICE_X59Y91         FDRE                                         r  V_count_reg[16]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X59Y91         FDRE (Hold_fdre_C_D)         0.105    -0.494    V_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 V_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.565    -0.599    vgaclk
    SLICE_X59Y91         FDRE                                         r  V_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  V_count_reg[15]/Q
                         net (fo=9, routed)           0.122    -0.337    V_count_reg_n_0_[15]
    SLICE_X59Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.226 r  V_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.226    V_count_reg[16]_i_1_n_5
    SLICE_X59Y91         FDRE                                         r  V_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.836    -0.837    vgaclk
    SLICE_X59Y91         FDRE                                         r  V_count_reg[15]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X59Y91         FDRE (Hold_fdre_C_D)         0.105    -0.494    V_count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 V_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.564    -0.600    vgaclk
    SLICE_X59Y89         FDRE                                         r  V_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  V_count_reg[8]/Q
                         net (fo=11, routed)          0.132    -0.327    V_count_reg_n_0_[8]
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.219 r  V_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.219    V_count_reg[8]_i_1_n_4
    SLICE_X59Y89         FDRE                                         r  V_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.835    -0.838    vgaclk
    SLICE_X59Y89         FDRE                                         r  V_count_reg[8]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X59Y89         FDRE (Hold_fdre_C_D)         0.105    -0.495    V_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 V_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.249ns (65.074%)  route 0.134ns (34.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.565    -0.599    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  V_count_reg[20]/Q
                         net (fo=9, routed)           0.134    -0.325    V_count_reg_n_0_[20]
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.217 r  V_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.217    V_count_reg[20]_i_1_n_4
    SLICE_X59Y92         FDRE                                         r  V_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.836    -0.837    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[20]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X59Y92         FDRE (Hold_fdre_C_D)         0.105    -0.494    V_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 H_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.593    -0.571    vgaclk
    SLICE_X74Y86         FDRE                                         r  H_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  H_count_reg[11]/Q
                         net (fo=12, routed)          0.139    -0.269    H_count_reg_n_0_[11]
    SLICE_X74Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.159 r  H_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.159    H_count_reg[12]_i_1_n_5
    SLICE_X74Y86         FDRE                                         r  H_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.865    -0.808    vgaclk
    SLICE_X74Y86         FDRE                                         r  H_count_reg[11]/C
                         clock pessimism              0.237    -0.571    
    SLICE_X74Y86         FDRE (Hold_fdre_C_D)         0.134    -0.437    H_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 V_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.249ns (64.888%)  route 0.135ns (35.112%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.565    -0.599    vgaclk
    SLICE_X59Y90         FDRE                                         r  V_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  V_count_reg[12]/Q
                         net (fo=9, routed)           0.135    -0.324    V_count_reg_n_0_[12]
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.216 r  V_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.216    V_count_reg[12]_i_1_n_4
    SLICE_X59Y90         FDRE                                         r  V_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.836    -0.837    vgaclk
    SLICE_X59Y90         FDRE                                         r  V_count_reg[12]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X59Y90         FDRE (Hold_fdre_C_D)         0.105    -0.494    V_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 V_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.596%)  route 0.128ns (33.404%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.565    -0.599    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  V_count_reg[17]/Q
                         net (fo=9, routed)           0.128    -0.330    V_count_reg_n_0_[17]
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.215 r  V_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.215    V_count_reg[20]_i_1_n_7
    SLICE_X59Y92         FDRE                                         r  V_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.836    -0.837    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[17]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X59Y92         FDRE (Hold_fdre_C_D)         0.105    -0.494    V_count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 V_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.323%)  route 0.134ns (34.677%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.565    -0.599    vgaclk
    SLICE_X59Y90         FDRE                                         r  V_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  V_count_reg[11]/Q
                         net (fo=10, routed)          0.134    -0.324    V_count_reg_n_0_[11]
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.213 r  V_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.213    V_count_reg[12]_i_1_n_5
    SLICE_X59Y90         FDRE                                         r  V_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.836    -0.837    vgaclk
    SLICE_X59Y90         FDRE                                         r  V_count_reg[11]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X59Y90         FDRE (Hold_fdre_C_D)         0.105    -0.494    V_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 H_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.274ns (66.033%)  route 0.141ns (33.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.595    -0.569    vgaclk
    SLICE_X74Y89         FDRE                                         r  H_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  H_count_reg[23]/Q
                         net (fo=9, routed)           0.141    -0.264    H_count_reg_n_0_[23]
    SLICE_X74Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.154 r  H_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.154    H_count_reg[24]_i_1_n_5
    SLICE_X74Y89         FDRE                                         r  H_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.868    -0.805    vgaclk
    SLICE_X74Y89         FDRE                                         r  H_count_reg[23]/C
                         clock pessimism              0.236    -0.569    
    SLICE_X74Y89         FDRE (Hold_fdre_C_D)         0.134    -0.435    H_count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 H_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.274ns (66.033%)  route 0.141ns (33.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.596    -0.568    vgaclk
    SLICE_X74Y90         FDRE                                         r  H_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  H_count_reg[27]/Q
                         net (fo=9, routed)           0.141    -0.263    H_count_reg_n_0_[27]
    SLICE_X74Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.153 r  H_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.153    H_count_reg[28]_i_1_n_5
    SLICE_X74Y90         FDRE                                         r  H_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.869    -0.804    vgaclk
    SLICE_X74Y90         FDRE                                         r  H_count_reg[27]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X74Y90         FDRE (Hold_fdre_C_D)         0.134    -0.434    H_count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X78Y81     H_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X74Y86     H_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X74Y86     H_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X74Y86     H_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X74Y87     H_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X74Y87     H_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X74Y87     H_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X74Y87     H_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y86     H_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y86     H_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y86     H_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y87     H_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y87     H_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y87     H_count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y87     H_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y88     H_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y88     H_count_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y88     H_count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X78Y81     H_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y86     H_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y86     H_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y86     H_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y88     H_count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y88     H_count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y88     H_count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y84     H_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y88     H_count_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X74Y89     H_count_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       92.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.519ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.076ns (16.142%)  route 5.590ns (83.858%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.528     5.761    cnt1[31]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[21]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[21]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                 92.519    

Slack (MET) :             92.519ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.076ns (16.142%)  route 5.590ns (83.858%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.528     5.761    cnt1[31]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[22]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[22]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                 92.519    

Slack (MET) :             92.519ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.076ns (16.142%)  route 5.590ns (83.858%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.528     5.761    cnt1[31]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[23]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[23]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                 92.519    

Slack (MET) :             92.519ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.076ns (16.142%)  route 5.590ns (83.858%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.528     5.761    cnt1[31]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[24]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[24]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                 92.519    

Slack (MET) :             92.528ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 1.076ns (16.163%)  route 5.581ns (83.837%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.519     5.752    cnt1[31]_i_1_n_0
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[29]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y102        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[29]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 92.528    

Slack (MET) :             92.528ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 1.076ns (16.163%)  route 5.581ns (83.837%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.519     5.752    cnt1[31]_i_1_n_0
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[30]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y102        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[30]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 92.528    

Slack (MET) :             92.528ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 1.076ns (16.163%)  route 5.581ns (83.837%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.519     5.752    cnt1[31]_i_1_n_0
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[31]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y102        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[31]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 92.528    

Slack (MET) :             92.686ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 1.076ns (16.557%)  route 5.423ns (83.443%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.361     5.594    cnt1[31]_i_1_n_0
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[25]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y101        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[25]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                 92.686    

Slack (MET) :             92.686ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 1.076ns (16.557%)  route 5.423ns (83.443%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.361     5.594    cnt1[31]_i_1_n_0
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[26]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y101        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[26]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                 92.686    

Slack (MET) :             92.686ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 1.076ns (16.557%)  route 5.423ns (83.443%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.361     5.594    cnt1[31]_i_1_n_0
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[27]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y101        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                 92.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 cnt1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cnt1_reg[1]/Q
                         net (fo=2, routed)           0.168    -0.289    cnt1_reg_n_0_[1]
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.174 r  cnt1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.174    data0[1]
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_10MHZ
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[1]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.249    -0.350    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.105    -0.245    cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.565ns (79.466%)  route 0.146ns (20.534%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.227    -0.098 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    cnt1_reg[4]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.059 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.059    cnt1_reg[8]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.020 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cnt1_reg[12]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.019    cnt1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.059    cnt1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.113 r  cnt1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.113    data0[21]
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[21]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.249    -0.084    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     0.021    cnt1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.576ns (79.779%)  route 0.146ns (20.221%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.227    -0.098 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    cnt1_reg[4]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.059 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.059    cnt1_reg[8]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.020 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cnt1_reg[12]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.019    cnt1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.059    cnt1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.124 r  cnt1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.124    data0[23]
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[23]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.249    -0.084    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     0.021    cnt1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 cnt1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.292ns (63.437%)  route 0.168ns (36.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cnt1_reg[1]/Q
                         net (fo=2, routed)           0.168    -0.289    cnt1_reg_n_0_[1]
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.138 r  cnt1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.138    data0[2]
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_10MHZ
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[2]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.249    -0.350    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.105    -0.245    cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.601ns (80.456%)  route 0.146ns (19.544%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.227    -0.098 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    cnt1_reg[4]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.059 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.059    cnt1_reg[8]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.020 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cnt1_reg[12]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.019    cnt1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.059    cnt1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.149 r  cnt1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.149    data0[22]
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[22]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.249    -0.084    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     0.021    cnt1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.601ns (80.456%)  route 0.146ns (19.544%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.227    -0.098 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    cnt1_reg[4]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.059 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.059    cnt1_reg[8]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.020 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cnt1_reg[12]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.019    cnt1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.059    cnt1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.149 r  cnt1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.149    data0[24]
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[24]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.249    -0.084    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     0.021    cnt1_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.349ns (70.605%)  route 0.145ns (29.395%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.221    -0.104 r  cnt1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.104    data0[3]
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_10MHZ
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[3]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.249    -0.337    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.105    -0.232    cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.604ns (80.534%)  route 0.146ns (19.466%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.227    -0.098 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    cnt1_reg[4]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.059 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.059    cnt1_reg[8]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.020 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cnt1_reg[12]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.019    cnt1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.059    cnt1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.098 r  cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.098    cnt1_reg[24]_i_1_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.152 r  cnt1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.152    data0[25]
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[25]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.249    -0.084    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.105     0.021    cnt1_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.615ns (80.815%)  route 0.146ns (19.185%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.227    -0.098 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    cnt1_reg[4]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.059 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.059    cnt1_reg[8]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.020 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cnt1_reg[12]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.019    cnt1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.059    cnt1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.098 r  cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.098    cnt1_reg[24]_i_1_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.163 r  cnt1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.163    data0[27]
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[27]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.249    -0.084    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.105     0.021    cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cnt1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.228ns (29.362%)  route 0.549ns (70.638%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.561    -0.603    clk_10MHZ
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt1_reg[31]/Q
                         net (fo=2, routed)           0.251    -0.211    cnt1_reg_n_0_[31]
    SLICE_X48Y99         LUT6 (Prop_lut6_I4_O)        0.045    -0.166 r  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.298     0.131    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.042     0.173 r  cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.173    cnt1[0]
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.249    -0.079    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.107     0.028    cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.138ns (23.393%)  route 3.727ns (76.607%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y95         FDRE                                         r  V_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y95         FDRE                                         r  V_count_reg[29]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.153     5.629    
    SLICE_X59Y95         FDRE (Setup_fdre_C_R)       -0.429     5.200    V_count_reg[29]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.138ns (23.393%)  route 3.727ns (76.607%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y95         FDRE                                         r  V_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y95         FDRE                                         r  V_count_reg[30]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.153     5.629    
    SLICE_X59Y95         FDRE (Setup_fdre_C_R)       -0.429     5.200    V_count_reg[30]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.138ns (23.393%)  route 3.727ns (76.607%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y95         FDRE                                         r  V_count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y95         FDRE                                         r  V_count_reg[31]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.153     5.629    
    SLICE_X59Y95         FDRE (Setup_fdre_C_R)       -0.429     5.200    V_count_reg[31]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.138ns (23.394%)  route 3.726ns (76.606%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  V_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y94         FDRE                                         r  V_count_reg[25]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.153     5.629    
    SLICE_X59Y94         FDRE (Setup_fdre_C_R)       -0.429     5.200    V_count_reg[25]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.138ns (23.394%)  route 3.726ns (76.606%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  V_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y94         FDRE                                         r  V_count_reg[26]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.153     5.629    
    SLICE_X59Y94         FDRE (Setup_fdre_C_R)       -0.429     5.200    V_count_reg[26]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.138ns (23.394%)  route 3.726ns (76.606%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  V_count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y94         FDRE                                         r  V_count_reg[27]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.153     5.629    
    SLICE_X59Y94         FDRE (Setup_fdre_C_R)       -0.429     5.200    V_count_reg[27]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.138ns (23.394%)  route 3.726ns (76.606%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  V_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y94         FDRE                                         r  V_count_reg[28]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.153     5.629    
    SLICE_X59Y94         FDRE (Setup_fdre_C_R)       -0.429     5.200    V_count_reg[28]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.138ns (23.948%)  route 3.614ns (76.052%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 5.222 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.807     3.926    V_count[31]_i_1_n_0
    SLICE_X59Y92         FDRE                                         r  V_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.508     5.222    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[17]/C
                         clock pessimism              0.559     5.781    
                         clock uncertainty           -0.153     5.628    
    SLICE_X59Y92         FDRE (Setup_fdre_C_R)       -0.429     5.199    V_count_reg[17]
  -------------------------------------------------------------------
                         required time                          5.199    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.138ns (23.948%)  route 3.614ns (76.052%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 5.222 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.807     3.926    V_count[31]_i_1_n_0
    SLICE_X59Y92         FDRE                                         r  V_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.508     5.222    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[18]/C
                         clock pessimism              0.559     5.781    
                         clock uncertainty           -0.153     5.628    
    SLICE_X59Y92         FDRE (Setup_fdre_C_R)       -0.429     5.199    V_count_reg[18]
  -------------------------------------------------------------------
                         required time                          5.199    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.138ns (23.948%)  route 3.614ns (76.052%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 5.222 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.807     3.926    V_count[31]_i_1_n_0
    SLICE_X59Y92         FDRE                                         r  V_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.508     5.222    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[19]/C
                         clock pessimism              0.559     5.781    
                         clock uncertainty           -0.153     5.628    
    SLICE_X59Y92         FDRE (Setup_fdre_C_R)       -0.429     5.199    V_count_reg[19]
  -------------------------------------------------------------------
                         required time                          5.199    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  1.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 V_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.565    -0.599    vgaclk
    SLICE_X59Y91         FDRE                                         r  V_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  V_count_reg[16]/Q
                         net (fo=9, routed)           0.120    -0.338    V_count_reg_n_0_[16]
    SLICE_X59Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  V_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    V_count_reg[16]_i_1_n_4
    SLICE_X59Y91         FDRE                                         r  V_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.836    -0.837    vgaclk
    SLICE_X59Y91         FDRE                                         r  V_count_reg[16]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.153    -0.446    
    SLICE_X59Y91         FDRE (Hold_fdre_C_D)         0.105    -0.341    V_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 V_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.565    -0.599    vgaclk
    SLICE_X59Y91         FDRE                                         r  V_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  V_count_reg[15]/Q
                         net (fo=9, routed)           0.122    -0.337    V_count_reg_n_0_[15]
    SLICE_X59Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.226 r  V_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.226    V_count_reg[16]_i_1_n_5
    SLICE_X59Y91         FDRE                                         r  V_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.836    -0.837    vgaclk
    SLICE_X59Y91         FDRE                                         r  V_count_reg[15]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.153    -0.446    
    SLICE_X59Y91         FDRE (Hold_fdre_C_D)         0.105    -0.341    V_count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 V_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.564    -0.600    vgaclk
    SLICE_X59Y89         FDRE                                         r  V_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  V_count_reg[8]/Q
                         net (fo=11, routed)          0.132    -0.327    V_count_reg_n_0_[8]
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.219 r  V_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.219    V_count_reg[8]_i_1_n_4
    SLICE_X59Y89         FDRE                                         r  V_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.835    -0.838    vgaclk
    SLICE_X59Y89         FDRE                                         r  V_count_reg[8]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.153    -0.447    
    SLICE_X59Y89         FDRE (Hold_fdre_C_D)         0.105    -0.342    V_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 V_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.249ns (65.074%)  route 0.134ns (34.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.565    -0.599    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  V_count_reg[20]/Q
                         net (fo=9, routed)           0.134    -0.325    V_count_reg_n_0_[20]
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.217 r  V_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.217    V_count_reg[20]_i_1_n_4
    SLICE_X59Y92         FDRE                                         r  V_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.836    -0.837    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[20]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.153    -0.446    
    SLICE_X59Y92         FDRE (Hold_fdre_C_D)         0.105    -0.341    V_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 H_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.593    -0.571    vgaclk
    SLICE_X74Y86         FDRE                                         r  H_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  H_count_reg[11]/Q
                         net (fo=12, routed)          0.139    -0.269    H_count_reg_n_0_[11]
    SLICE_X74Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.159 r  H_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.159    H_count_reg[12]_i_1_n_5
    SLICE_X74Y86         FDRE                                         r  H_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.865    -0.808    vgaclk
    SLICE_X74Y86         FDRE                                         r  H_count_reg[11]/C
                         clock pessimism              0.237    -0.571    
                         clock uncertainty            0.153    -0.418    
    SLICE_X74Y86         FDRE (Hold_fdre_C_D)         0.134    -0.284    H_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 V_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.249ns (64.888%)  route 0.135ns (35.112%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.565    -0.599    vgaclk
    SLICE_X59Y90         FDRE                                         r  V_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  V_count_reg[12]/Q
                         net (fo=9, routed)           0.135    -0.324    V_count_reg_n_0_[12]
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.216 r  V_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.216    V_count_reg[12]_i_1_n_4
    SLICE_X59Y90         FDRE                                         r  V_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.836    -0.837    vgaclk
    SLICE_X59Y90         FDRE                                         r  V_count_reg[12]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.153    -0.446    
    SLICE_X59Y90         FDRE (Hold_fdre_C_D)         0.105    -0.341    V_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 V_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.596%)  route 0.128ns (33.404%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.565    -0.599    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  V_count_reg[17]/Q
                         net (fo=9, routed)           0.128    -0.330    V_count_reg_n_0_[17]
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.215 r  V_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.215    V_count_reg[20]_i_1_n_7
    SLICE_X59Y92         FDRE                                         r  V_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.836    -0.837    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[17]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.153    -0.446    
    SLICE_X59Y92         FDRE (Hold_fdre_C_D)         0.105    -0.341    V_count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 V_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.323%)  route 0.134ns (34.677%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.565    -0.599    vgaclk
    SLICE_X59Y90         FDRE                                         r  V_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  V_count_reg[11]/Q
                         net (fo=10, routed)          0.134    -0.324    V_count_reg_n_0_[11]
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.213 r  V_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.213    V_count_reg[12]_i_1_n_5
    SLICE_X59Y90         FDRE                                         r  V_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.836    -0.837    vgaclk
    SLICE_X59Y90         FDRE                                         r  V_count_reg[11]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.153    -0.446    
    SLICE_X59Y90         FDRE (Hold_fdre_C_D)         0.105    -0.341    V_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 H_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.274ns (66.033%)  route 0.141ns (33.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.595    -0.569    vgaclk
    SLICE_X74Y89         FDRE                                         r  H_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  H_count_reg[23]/Q
                         net (fo=9, routed)           0.141    -0.264    H_count_reg_n_0_[23]
    SLICE_X74Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.154 r  H_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.154    H_count_reg[24]_i_1_n_5
    SLICE_X74Y89         FDRE                                         r  H_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.868    -0.805    vgaclk
    SLICE_X74Y89         FDRE                                         r  H_count_reg[23]/C
                         clock pessimism              0.236    -0.569    
                         clock uncertainty            0.153    -0.416    
    SLICE_X74Y89         FDRE (Hold_fdre_C_D)         0.134    -0.282    H_count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 H_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.274ns (66.033%)  route 0.141ns (33.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.596    -0.568    vgaclk
    SLICE_X74Y90         FDRE                                         r  H_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  H_count_reg[27]/Q
                         net (fo=9, routed)           0.141    -0.263    H_count_reg_n_0_[27]
    SLICE_X74Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.153 r  H_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.153    H_count_reg[28]_i_1_n_5
    SLICE_X74Y90         FDRE                                         r  H_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.869    -0.804    vgaclk
    SLICE_X74Y90         FDRE                                         r  H_count_reg[27]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.153    -0.415    
    SLICE_X74Y90         FDRE (Hold_fdre_C_D)         0.134    -0.281    H_count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       92.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.519ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.076ns (16.142%)  route 5.590ns (83.858%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.528     5.761    cnt1[31]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[21]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[21]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                 92.519    

Slack (MET) :             92.519ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.076ns (16.142%)  route 5.590ns (83.858%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.528     5.761    cnt1[31]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[22]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[22]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                 92.519    

Slack (MET) :             92.519ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.076ns (16.142%)  route 5.590ns (83.858%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.528     5.761    cnt1[31]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[23]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[23]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                 92.519    

Slack (MET) :             92.519ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.076ns (16.142%)  route 5.590ns (83.858%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.528     5.761    cnt1[31]_i_1_n_0
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[24]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[24]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                 92.519    

Slack (MET) :             92.528ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 1.076ns (16.163%)  route 5.581ns (83.837%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.519     5.752    cnt1[31]_i_1_n_0
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[29]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y102        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[29]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 92.528    

Slack (MET) :             92.528ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 1.076ns (16.163%)  route 5.581ns (83.837%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.519     5.752    cnt1[31]_i_1_n_0
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[30]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y102        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[30]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 92.528    

Slack (MET) :             92.528ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 1.076ns (16.163%)  route 5.581ns (83.837%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.519     5.752    cnt1[31]_i_1_n_0
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[31]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y102        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[31]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 92.528    

Slack (MET) :             92.686ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 1.076ns (16.557%)  route 5.423ns (83.443%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.361     5.594    cnt1[31]_i_1_n_0
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[25]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y101        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[25]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                 92.686    

Slack (MET) :             92.686ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 1.076ns (16.557%)  route 5.423ns (83.443%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.361     5.594    cnt1[31]_i_1_n_0
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[26]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y101        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[26]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                 92.686    

Slack (MET) :             92.686ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 1.076ns (16.557%)  route 5.423ns (83.443%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X49Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.415     0.967    cnt1_reg_n_0_[17]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.124     1.091 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.646     1.737    cnt1[0]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.861 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.646     2.507    cnt1[0]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.631 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.559     3.190    cnt1[0]_i_3_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.314 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.795     4.109    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.233 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          1.361     5.594    cnt1[31]_i_1_n_0
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[27]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X49Y101        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                 92.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 cnt1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cnt1_reg[1]/Q
                         net (fo=2, routed)           0.168    -0.289    cnt1_reg_n_0_[1]
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.174 r  cnt1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.174    data0[1]
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_10MHZ
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[1]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.249    -0.350    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.105    -0.245    cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.565ns (79.466%)  route 0.146ns (20.534%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.227    -0.098 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    cnt1_reg[4]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.059 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.059    cnt1_reg[8]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.020 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cnt1_reg[12]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.019    cnt1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.059    cnt1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.113 r  cnt1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.113    data0[21]
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[21]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.249    -0.084    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     0.021    cnt1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.576ns (79.779%)  route 0.146ns (20.221%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.227    -0.098 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    cnt1_reg[4]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.059 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.059    cnt1_reg[8]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.020 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cnt1_reg[12]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.019    cnt1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.059    cnt1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.124 r  cnt1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.124    data0[23]
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[23]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.249    -0.084    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     0.021    cnt1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 cnt1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.292ns (63.437%)  route 0.168ns (36.563%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cnt1_reg[1]/Q
                         net (fo=2, routed)           0.168    -0.289    cnt1_reg_n_0_[1]
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.138 r  cnt1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.138    data0[2]
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_10MHZ
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[2]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.249    -0.350    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.105    -0.245    cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.601ns (80.456%)  route 0.146ns (19.544%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.227    -0.098 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    cnt1_reg[4]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.059 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.059    cnt1_reg[8]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.020 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cnt1_reg[12]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.019    cnt1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.059    cnt1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.149 r  cnt1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.149    data0[22]
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[22]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.249    -0.084    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     0.021    cnt1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.601ns (80.456%)  route 0.146ns (19.544%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.227    -0.098 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    cnt1_reg[4]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.059 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.059    cnt1_reg[8]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.020 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cnt1_reg[12]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.019    cnt1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.059    cnt1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.149 r  cnt1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.149    data0[24]
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X49Y100        FDRE                                         r  cnt1_reg[24]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.249    -0.084    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     0.021    cnt1_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.349ns (70.605%)  route 0.145ns (29.395%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.221    -0.104 r  cnt1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.104    data0[3]
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_10MHZ
    SLICE_X49Y95         FDRE                                         r  cnt1_reg[3]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.249    -0.337    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.105    -0.232    cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.604ns (80.534%)  route 0.146ns (19.466%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.227    -0.098 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    cnt1_reg[4]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.059 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.059    cnt1_reg[8]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.020 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cnt1_reg[12]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.019    cnt1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.059    cnt1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.098 r  cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.098    cnt1_reg[24]_i_1_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.152 r  cnt1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.152    data0[25]
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[25]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.249    -0.084    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.105     0.021    cnt1_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.615ns (80.815%)  route 0.146ns (19.185%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  cnt1_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.325    cnt1_reg_n_0_[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.227    -0.098 r  cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.098    cnt1_reg[4]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.059 r  cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.059    cnt1_reg[8]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.020 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.020    cnt1_reg[12]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.019 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.019    cnt1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.058 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.059    cnt1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.098 r  cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.098    cnt1_reg[24]_i_1_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.163 r  cnt1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.163    data0[27]
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X49Y101        FDRE                                         r  cnt1_reg[27]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.249    -0.084    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.105     0.021    cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cnt1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.228ns (29.362%)  route 0.549ns (70.638%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.561    -0.603    clk_10MHZ
    SLICE_X49Y102        FDRE                                         r  cnt1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt1_reg[31]/Q
                         net (fo=2, routed)           0.251    -0.211    cnt1_reg_n_0_[31]
    SLICE_X48Y99         LUT6 (Prop_lut6_I4_O)        0.045    -0.166 r  cnt1[0]_i_2/O
                         net (fo=3, routed)           0.298     0.131    cnt1[0]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.042     0.173 r  cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.173    cnt1[0]
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[0]/C
                         clock pessimism              0.509    -0.327    
                         clock uncertainty            0.249    -0.079    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.107     0.028    cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.138ns (23.393%)  route 3.727ns (76.607%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y95         FDRE                                         r  V_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y95         FDRE                                         r  V_count_reg[29]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.153     5.629    
    SLICE_X59Y95         FDRE (Setup_fdre_C_R)       -0.429     5.200    V_count_reg[29]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.138ns (23.393%)  route 3.727ns (76.607%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y95         FDRE                                         r  V_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y95         FDRE                                         r  V_count_reg[30]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.153     5.629    
    SLICE_X59Y95         FDRE (Setup_fdre_C_R)       -0.429     5.200    V_count_reg[30]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.138ns (23.393%)  route 3.727ns (76.607%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y95         FDRE                                         r  V_count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y95         FDRE                                         r  V_count_reg[31]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.153     5.629    
    SLICE_X59Y95         FDRE (Setup_fdre_C_R)       -0.429     5.200    V_count_reg[31]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.138ns (23.394%)  route 3.726ns (76.606%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  V_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y94         FDRE                                         r  V_count_reg[25]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.153     5.629    
    SLICE_X59Y94         FDRE (Setup_fdre_C_R)       -0.429     5.200    V_count_reg[25]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.138ns (23.394%)  route 3.726ns (76.606%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  V_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y94         FDRE                                         r  V_count_reg[26]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.153     5.629    
    SLICE_X59Y94         FDRE (Setup_fdre_C_R)       -0.429     5.200    V_count_reg[26]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.138ns (23.394%)  route 3.726ns (76.606%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  V_count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y94         FDRE                                         r  V_count_reg[27]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.153     5.629    
    SLICE_X59Y94         FDRE (Setup_fdre_C_R)       -0.429     5.200    V_count_reg[27]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.138ns (23.394%)  route 3.726ns (76.606%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 5.223 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.920     4.039    V_count[31]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  V_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.509     5.223    vgaclk
    SLICE_X59Y94         FDRE                                         r  V_count_reg[28]/C
                         clock pessimism              0.559     5.782    
                         clock uncertainty           -0.153     5.629    
    SLICE_X59Y94         FDRE (Setup_fdre_C_R)       -0.429     5.200    V_count_reg[28]
  -------------------------------------------------------------------
                         required time                          5.200    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.138ns (23.948%)  route 3.614ns (76.052%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 5.222 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.807     3.926    V_count[31]_i_1_n_0
    SLICE_X59Y92         FDRE                                         r  V_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.508     5.222    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[17]/C
                         clock pessimism              0.559     5.781    
                         clock uncertainty           -0.153     5.628    
    SLICE_X59Y92         FDRE (Setup_fdre_C_R)       -0.429     5.199    V_count_reg[17]
  -------------------------------------------------------------------
                         required time                          5.199    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.138ns (23.948%)  route 3.614ns (76.052%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 5.222 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.807     3.926    V_count[31]_i_1_n_0
    SLICE_X59Y92         FDRE                                         r  V_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.508     5.222    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[18]/C
                         clock pessimism              0.559     5.781    
                         clock uncertainty           -0.153     5.628    
    SLICE_X59Y92         FDRE (Setup_fdre_C_R)       -0.429     5.199    V_count_reg[18]
  -------------------------------------------------------------------
                         required time                          5.199    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 H_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.138ns (23.948%)  route 3.614ns (76.052%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 5.222 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.714    -0.826    vgaclk
    SLICE_X74Y88         FDRE                                         r  H_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.308 f  H_count_reg[17]/Q
                         net (fo=9, routed)           0.849     0.541    H_count_reg_n_0_[17]
    SLICE_X75Y88         LUT4 (Prop_lut4_I1_O)        0.124     0.665 f  VGA_HS_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.401     1.066    VGA_HS_OBUF_inst_i_6_n_0
    SLICE_X75Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.190 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.300     1.490    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.167     1.781    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  H_count[31]_i_1/O
                         net (fo=64, routed)          1.090     2.995    V_count
    SLICE_X60Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.807     3.926    V_count[31]_i_1_n_0
    SLICE_X59Y92         FDRE                                         r  V_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.508     5.222    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[19]/C
                         clock pessimism              0.559     5.781    
                         clock uncertainty           -0.153     5.628    
    SLICE_X59Y92         FDRE (Setup_fdre_C_R)       -0.429     5.199    V_count_reg[19]
  -------------------------------------------------------------------
                         required time                          5.199    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  1.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 V_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.565    -0.599    vgaclk
    SLICE_X59Y91         FDRE                                         r  V_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  V_count_reg[16]/Q
                         net (fo=9, routed)           0.120    -0.338    V_count_reg_n_0_[16]
    SLICE_X59Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.230 r  V_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.230    V_count_reg[16]_i_1_n_4
    SLICE_X59Y91         FDRE                                         r  V_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.836    -0.837    vgaclk
    SLICE_X59Y91         FDRE                                         r  V_count_reg[16]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.153    -0.446    
    SLICE_X59Y91         FDRE (Hold_fdre_C_D)         0.105    -0.341    V_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 V_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.565    -0.599    vgaclk
    SLICE_X59Y91         FDRE                                         r  V_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  V_count_reg[15]/Q
                         net (fo=9, routed)           0.122    -0.337    V_count_reg_n_0_[15]
    SLICE_X59Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.226 r  V_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.226    V_count_reg[16]_i_1_n_5
    SLICE_X59Y91         FDRE                                         r  V_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.836    -0.837    vgaclk
    SLICE_X59Y91         FDRE                                         r  V_count_reg[15]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.153    -0.446    
    SLICE_X59Y91         FDRE (Hold_fdre_C_D)         0.105    -0.341    V_count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 V_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.564    -0.600    vgaclk
    SLICE_X59Y89         FDRE                                         r  V_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  V_count_reg[8]/Q
                         net (fo=11, routed)          0.132    -0.327    V_count_reg_n_0_[8]
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.219 r  V_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.219    V_count_reg[8]_i_1_n_4
    SLICE_X59Y89         FDRE                                         r  V_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.835    -0.838    vgaclk
    SLICE_X59Y89         FDRE                                         r  V_count_reg[8]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.153    -0.447    
    SLICE_X59Y89         FDRE (Hold_fdre_C_D)         0.105    -0.342    V_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 V_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.249ns (65.074%)  route 0.134ns (34.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.565    -0.599    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  V_count_reg[20]/Q
                         net (fo=9, routed)           0.134    -0.325    V_count_reg_n_0_[20]
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.217 r  V_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.217    V_count_reg[20]_i_1_n_4
    SLICE_X59Y92         FDRE                                         r  V_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.836    -0.837    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[20]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.153    -0.446    
    SLICE_X59Y92         FDRE (Hold_fdre_C_D)         0.105    -0.341    V_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 H_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.593    -0.571    vgaclk
    SLICE_X74Y86         FDRE                                         r  H_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  H_count_reg[11]/Q
                         net (fo=12, routed)          0.139    -0.269    H_count_reg_n_0_[11]
    SLICE_X74Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.159 r  H_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.159    H_count_reg[12]_i_1_n_5
    SLICE_X74Y86         FDRE                                         r  H_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.865    -0.808    vgaclk
    SLICE_X74Y86         FDRE                                         r  H_count_reg[11]/C
                         clock pessimism              0.237    -0.571    
                         clock uncertainty            0.153    -0.418    
    SLICE_X74Y86         FDRE (Hold_fdre_C_D)         0.134    -0.284    H_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 V_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.249ns (64.888%)  route 0.135ns (35.112%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.565    -0.599    vgaclk
    SLICE_X59Y90         FDRE                                         r  V_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  V_count_reg[12]/Q
                         net (fo=9, routed)           0.135    -0.324    V_count_reg_n_0_[12]
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.216 r  V_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.216    V_count_reg[12]_i_1_n_4
    SLICE_X59Y90         FDRE                                         r  V_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.836    -0.837    vgaclk
    SLICE_X59Y90         FDRE                                         r  V_count_reg[12]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.153    -0.446    
    SLICE_X59Y90         FDRE (Hold_fdre_C_D)         0.105    -0.341    V_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 V_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.596%)  route 0.128ns (33.404%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.565    -0.599    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  V_count_reg[17]/Q
                         net (fo=9, routed)           0.128    -0.330    V_count_reg_n_0_[17]
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.215 r  V_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.215    V_count_reg[20]_i_1_n_7
    SLICE_X59Y92         FDRE                                         r  V_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.836    -0.837    vgaclk
    SLICE_X59Y92         FDRE                                         r  V_count_reg[17]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.153    -0.446    
    SLICE_X59Y92         FDRE (Hold_fdre_C_D)         0.105    -0.341    V_count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 V_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.323%)  route 0.134ns (34.677%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.565    -0.599    vgaclk
    SLICE_X59Y90         FDRE                                         r  V_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  V_count_reg[11]/Q
                         net (fo=10, routed)          0.134    -0.324    V_count_reg_n_0_[11]
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.213 r  V_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.213    V_count_reg[12]_i_1_n_5
    SLICE_X59Y90         FDRE                                         r  V_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.836    -0.837    vgaclk
    SLICE_X59Y90         FDRE                                         r  V_count_reg[11]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.153    -0.446    
    SLICE_X59Y90         FDRE (Hold_fdre_C_D)         0.105    -0.341    V_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 H_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.274ns (66.033%)  route 0.141ns (33.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.595    -0.569    vgaclk
    SLICE_X74Y89         FDRE                                         r  H_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  H_count_reg[23]/Q
                         net (fo=9, routed)           0.141    -0.264    H_count_reg_n_0_[23]
    SLICE_X74Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.154 r  H_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.154    H_count_reg[24]_i_1_n_5
    SLICE_X74Y89         FDRE                                         r  H_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.868    -0.805    vgaclk
    SLICE_X74Y89         FDRE                                         r  H_count_reg[23]/C
                         clock pessimism              0.236    -0.569    
                         clock uncertainty            0.153    -0.416    
    SLICE_X74Y89         FDRE (Hold_fdre_C_D)         0.134    -0.282    H_count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 H_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.274ns (66.033%)  route 0.141ns (33.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.596    -0.568    vgaclk
    SLICE_X74Y90         FDRE                                         r  H_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  H_count_reg[27]/Q
                         net (fo=9, routed)           0.141    -0.263    H_count_reg_n_0_[27]
    SLICE_X74Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.153 r  H_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.153    H_count_reg[28]_i_1_n_5
    SLICE_X74Y90         FDRE                                         r  H_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.869    -0.804    vgaclk
    SLICE_X74Y90         FDRE                                         r  H_count_reg[27]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.153    -0.415    
    SLICE_X74Y90         FDRE (Hold_fdre_C_D)         0.134    -0.281    H_count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.128    





