// Seed: 639096819
module module_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd46,
    parameter id_2 = 32'd35,
    parameter id_4 = 32'd37
) (
    output tri0 _id_0,
    output wand id_1,
    output tri0 _id_2,
    output tri1 id_3,
    output tri  _id_4
);
  logic [-1 : id_0] id_6;
  ;
  bit id_7;
  always @(-1 - 1) begin : LABEL_0
    #1 begin : LABEL_1
      id_7 = id_6 == id_7 <-> id_7;
    end
  end
  module_0 modCall_1 ();
  logic [id_2 : id_4] id_8[1 : -1];
  ;
endmodule
