module USR(
    output reg [4:0] Sout,
    input [1:0] Sel,
    input [4:0] Pin,
    input Sin,clk,rst
);

always @(posedge clk)
begin
  if(!rst)
    Sout <= 5'd0;
  else 
    begin
      case(sel)
          2'b00 : Sout <= Sout;
          2'b01 : Sout <= Sout << 1;
          2'b10 : Sout <= Sout >> 1;
          2'b11 : Sout <= Pin;
          default : Sout <= 5'b0;
      endcase
    end
end
endmodule
