{"Source Block": ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@132:142@HdlIdDef", "wire rstn;\n\nwire [CMD_FIFO_ADDRESS_WIDTH:0] cmd_fifo_room;\nwire cmd_fifo_almost_empty;\n\nwire [15:0] cmd_fifo_in_data;\nwire cmd_fifo_in_ready;\nwire cmd_fifo_in_valid;\n\nwire [SDO_FIFO_ADDRESS_WIDTH:0] sdo_fifo_room;\nwire sdo_fifo_almost_empty;\n"], "Clone Blocks": [["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@136:146", "\nwire [15:0] cmd_fifo_in_data;\nwire cmd_fifo_in_ready;\nwire cmd_fifo_in_valid;\n\nwire [SDO_FIFO_ADDRESS_WIDTH:0] sdo_fifo_room;\nwire sdo_fifo_almost_empty;\n\nwire [(DATA_WIDTH-1):0] sdo_fifo_in_data;\nwire sdo_fifo_in_ready;\nwire sdo_fifo_in_valid;\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@134:144", "wire [CMD_FIFO_ADDRESS_WIDTH:0] cmd_fifo_room;\nwire cmd_fifo_almost_empty;\n\nwire [15:0] cmd_fifo_in_data;\nwire cmd_fifo_in_ready;\nwire cmd_fifo_in_valid;\n\nwire [SDO_FIFO_ADDRESS_WIDTH:0] sdo_fifo_room;\nwire sdo_fifo_almost_empty;\n\nwire [(DATA_WIDTH-1):0] sdo_fifo_in_data;\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@130:140", "\nwire clk;\nwire rstn;\n\nwire [CMD_FIFO_ADDRESS_WIDTH:0] cmd_fifo_room;\nwire cmd_fifo_almost_empty;\n\nwire [15:0] cmd_fifo_in_data;\nwire cmd_fifo_in_ready;\nwire cmd_fifo_in_valid;\n\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@133:143", "\nwire [CMD_FIFO_ADDRESS_WIDTH:0] cmd_fifo_room;\nwire cmd_fifo_almost_empty;\n\nwire [15:0] cmd_fifo_in_data;\nwire cmd_fifo_in_ready;\nwire cmd_fifo_in_valid;\n\nwire [SDO_FIFO_ADDRESS_WIDTH:0] sdo_fifo_room;\nwire sdo_fifo_almost_empty;\n\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@137:147", "wire [15:0] cmd_fifo_in_data;\nwire cmd_fifo_in_ready;\nwire cmd_fifo_in_valid;\n\nwire [SDO_FIFO_ADDRESS_WIDTH:0] sdo_fifo_room;\nwire sdo_fifo_almost_empty;\n\nwire [(DATA_WIDTH-1):0] sdo_fifo_in_data;\nwire sdo_fifo_in_ready;\nwire sdo_fifo_in_valid;\n\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@129:139", "localparam UP_FIFO = 1;\n\nwire clk;\nwire rstn;\n\nwire [CMD_FIFO_ADDRESS_WIDTH:0] cmd_fifo_room;\nwire cmd_fifo_almost_empty;\n\nwire [15:0] cmd_fifo_in_data;\nwire cmd_fifo_in_ready;\nwire cmd_fifo_in_valid;\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@139:149", "wire cmd_fifo_in_valid;\n\nwire [SDO_FIFO_ADDRESS_WIDTH:0] sdo_fifo_room;\nwire sdo_fifo_almost_empty;\n\nwire [(DATA_WIDTH-1):0] sdo_fifo_in_data;\nwire sdo_fifo_in_ready;\nwire sdo_fifo_in_valid;\n\nwire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;\nwire sdi_fifo_almost_full;\n"]], "Diff Content": {"Delete": [[137, "wire [15:0] cmd_fifo_in_data;\n"]], "Add": []}}