
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={8,rS,rT,SIMM}                         Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= CP0.ASID=>IMMU.PID                                      Premise(F3)
	S6= IMMU.PID=pid                                            Path(S3,S5)
	S7= PC.Out=>IMMU.IEA                                        Premise(F4)
	S8= IMMU.IEA=addr                                           Path(S4,S7)
	S9= IMMU.Addr={pid,addr}                                    IMMU-Search(S6,S8)
	S10= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S6,S8)
	S11= IMMU.Addr=>IAddrReg.In                                 Premise(F5)
	S12= IAddrReg.In={pid,addr}                                 Path(S9,S11)
	S13= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F6)
	S14= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S10,S13)
	S15= PC.Out=>ICache.IEA                                     Premise(F7)
	S16= ICache.IEA=addr                                        Path(S4,S15)
	S17= ICache.Hit=ICacheHit(addr)                             ICache-Search(S16)
	S18= ICache.Out=>IR_IMMU.In                                 Premise(F8)
	S19= ICache.Out=>ICacheReg.In                               Premise(F9)
	S20= ICache.Hit=>CU_IF.ICacheHit                            Premise(F10)
	S21= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S17,S20)
	S22= ICache.Out=>IR_ID.In                                   Premise(F11)
	S23= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F12)
	S24= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F13)
	S25= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F14)
	S26= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F15)
	S27= ICache.Hit=>FU.ICacheHit                               Premise(F16)
	S28= FU.ICacheHit=ICacheHit(addr)                           Path(S17,S27)
	S29= FU.Halt_IF=>CU_IF.Halt                                 Premise(F17)
	S30= FU.Bub_IF=>CU_IF.Bub                                   Premise(F18)
	S31= CtrlASIDIn=0                                           Premise(F19)
	S32= CtrlCP0=0                                              Premise(F20)
	S33= CP0[ASID]=pid                                          CP0-Hold(S0,S32)
	S34= CtrlEPCIn=0                                            Premise(F21)
	S35= CtrlExCodeIn=0                                         Premise(F22)
	S36= CtrlIMMU=0                                             Premise(F23)
	S37= CtrlPC=0                                               Premise(F24)
	S38= CtrlPCInc=0                                            Premise(F25)
	S39= PC[Out]=addr                                           PC-Hold(S1,S37,S38)
	S40= CtrlIAddrReg=1                                         Premise(F26)
	S41= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S12,S40)
	S42= CtrlICache=0                                           Premise(F27)
	S43= CtrlIR_IMMU=1                                          Premise(F28)
	S44= CtrlICacheReg=1                                        Premise(F29)
	S45= CtrlIR_ID=0                                            Premise(F30)
	S46= CtrlIMem=0                                             Premise(F31)
	S47= IMem[{pid,addr}]={8,rS,rT,SIMM}                        IMem-Hold(S2,S46)
	S48= CtrlIRMux=0                                            Premise(F32)
	S49= CtrlGPR=0                                              Premise(F33)
	S50= CtrlA_EX=0                                             Premise(F34)
	S51= CtrlB_EX=0                                             Premise(F35)
	S52= CtrlIR_EX=0                                            Premise(F36)
	S53= CtrlALUOut_MEM=0                                       Premise(F37)
	S54= CtrlOVReg_MEM=0                                        Premise(F38)
	S55= CtrlIR_MEM=0                                           Premise(F39)
	S56= CtrlIR_DMMU1=0                                         Premise(F40)
	S57= CtrlIR_WB=0                                            Premise(F41)
	S58= CtrlA_MEM=0                                            Premise(F42)
	S59= CtrlA_WB=0                                             Premise(F43)
	S60= CtrlB_MEM=0                                            Premise(F44)
	S61= CtrlB_WB=0                                             Premise(F45)
	S62= CtrlALUOut_DMMU1=0                                     Premise(F46)
	S63= CtrlALUOut_WB=0                                        Premise(F47)
	S64= CtrlOVReg_DMMU1=0                                      Premise(F48)
	S65= CtrlOVReg_WB=0                                         Premise(F49)
	S66= CtrlIR_DMMU2=0                                         Premise(F50)
	S67= CtrlALUOut_DMMU2=0                                     Premise(F51)
	S68= CtrlOVReg_DMMU2=0                                      Premise(F52)
	S69= GPR[rS]=a                                              Premise(F53)

IF(IMMU)	S70= CP0.ASID=pid                                           CP0-Read-ASID(S33)
	S71= PC.Out=addr                                            PC-Out(S39)
	S72= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S41)
	S73= IAddrReg.Out1_0={{pid,addr}}[1:0]                      IAddrReg-Out(S41)
	S74= IAddrReg.Out4_0={{pid,addr}}[4:0]                      IAddrReg-Out(S41)
	S75= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F54)
	S76= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F55)
	S77= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F56)
	S78= IAddrReg.Out=>IMem.RAddr                               Premise(F57)
	S79= IMem.RAddr={pid,addr}                                  Path(S72,S78)
	S80= IMem.Out={8,rS,rT,SIMM}                                IMem-Read(S79,S47)
	S81= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S79,S47)
	S82= IMem.Out=>IRMux.MemData                                Premise(F58)
	S83= IRMux.MemData={8,rS,rT,SIMM}                           Path(S80,S82)
	S84= IRMux.Out={8,rS,rT,SIMM}                               IRMux-Select2(S83)
	S85= ICacheReg.Out=>IRMux.CacheData                         Premise(F59)
	S86= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F60)
	S87= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F61)
	S88= IRMux.Out=>IR_ID.In                                    Premise(F62)
	S89= IR_ID.In={8,rS,rT,SIMM}                                Path(S84,S88)
	S90= IMem.MEM8WordOut=>ICache.WData                         Premise(F63)
	S91= ICache.WData=IMemGet8Word({pid,addr})                  Path(S81,S90)
	S92= PC.Out=>ICache.IEA                                     Premise(F64)
	S93= ICache.IEA=addr                                        Path(S71,S92)
	S94= ICache.Hit=ICacheHit(addr)                             ICache-Search(S93)
	S95= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F65)
	S96= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F66)
	S97= CtrlASIDIn=0                                           Premise(F67)
	S98= CtrlCP0=0                                              Premise(F68)
	S99= CP0[ASID]=pid                                          CP0-Hold(S33,S98)
	S100= CtrlEPCIn=0                                           Premise(F69)
	S101= CtrlExCodeIn=0                                        Premise(F70)
	S102= CtrlIMMU=0                                            Premise(F71)
	S103= CtrlPC=0                                              Premise(F72)
	S104= CtrlPCInc=1                                           Premise(F73)
	S105= PC[Out]=addr+4                                        PC-Inc(S39,S103,S104)
	S106= PC[CIA]=addr                                          PC-Inc(S39,S103,S104)
	S107= CtrlIAddrReg=0                                        Premise(F74)
	S108= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S41,S107)
	S109= CtrlICache=1                                          Premise(F75)
	S110= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S93,S91,S109)
	S111= CtrlIR_IMMU=0                                         Premise(F76)
	S112= CtrlICacheReg=0                                       Premise(F77)
	S113= CtrlIR_ID=1                                           Premise(F78)
	S114= [IR_ID]={8,rS,rT,SIMM}                                IR_ID-Write(S89,S113)
	S115= CtrlIMem=0                                            Premise(F79)
	S116= IMem[{pid,addr}]={8,rS,rT,SIMM}                       IMem-Hold(S47,S115)
	S117= CtrlIRMux=0                                           Premise(F80)
	S118= CtrlGPR=0                                             Premise(F81)
	S119= GPR[rS]=a                                             GPR-Hold(S69,S118)
	S120= CtrlA_EX=0                                            Premise(F82)
	S121= CtrlB_EX=0                                            Premise(F83)
	S122= CtrlIR_EX=0                                           Premise(F84)
	S123= CtrlALUOut_MEM=0                                      Premise(F85)
	S124= CtrlOVReg_MEM=0                                       Premise(F86)
	S125= CtrlIR_MEM=0                                          Premise(F87)
	S126= CtrlIR_DMMU1=0                                        Premise(F88)
	S127= CtrlIR_WB=0                                           Premise(F89)
	S128= CtrlA_MEM=0                                           Premise(F90)
	S129= CtrlA_WB=0                                            Premise(F91)
	S130= CtrlB_MEM=0                                           Premise(F92)
	S131= CtrlB_WB=0                                            Premise(F93)
	S132= CtrlALUOut_DMMU1=0                                    Premise(F94)
	S133= CtrlALUOut_WB=0                                       Premise(F95)
	S134= CtrlOVReg_DMMU1=0                                     Premise(F96)
	S135= CtrlOVReg_WB=0                                        Premise(F97)
	S136= CtrlIR_DMMU2=0                                        Premise(F98)
	S137= CtrlALUOut_DMMU2=0                                    Premise(F99)
	S138= CtrlOVReg_DMMU2=0                                     Premise(F100)

ID	S139= CP0.ASID=pid                                          CP0-Read-ASID(S99)
	S140= PC.Out=addr+4                                         PC-Out(S105)
	S141= PC.CIA=addr                                           PC-Out(S106)
	S142= PC.CIA31_28=addr[31:28]                               PC-Out(S106)
	S143= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S108)
	S144= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S108)
	S145= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S108)
	S146= IR_ID.Out={8,rS,rT,SIMM}                              IR-Out(S114)
	S147= IR_ID.Out31_26=8                                      IR-Out(S114)
	S148= IR_ID.Out25_21=rS                                     IR-Out(S114)
	S149= IR_ID.Out20_16=rT                                     IR-Out(S114)
	S150= IR_ID.Out15_0=SIMM                                    IR-Out(S114)
	S151= IR_ID.Out=>FU.IR_ID                                   Premise(F101)
	S152= FU.IR_ID={8,rS,rT,SIMM}                               Path(S146,S151)
	S153= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F102)
	S154= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F103)
	S155= IR_ID.Out31_26=>CU_ID.Op                              Premise(F104)
	S156= CU_ID.Op=8                                            Path(S147,S155)
	S157= CU_ID.Func=alu_subf                                   CU_ID(S156)
	S158= IR_ID.Out25_21=>GPR.RReg1                             Premise(F105)
	S159= GPR.RReg1=rS                                          Path(S148,S158)
	S160= GPR.Rdata1=a                                          GPR-Read(S159,S119)
	S161= IR_ID.Out15_0=>IMMEXT.In                              Premise(F106)
	S162= IMMEXT.In=SIMM                                        Path(S150,S161)
	S163= IMMEXT.Out={16{SIMM[15]},SIMM}                        IMMEXT(S162)
	S164= GPR.Rdata1=>FU.InID1                                  Premise(F107)
	S165= FU.InID1=a                                            Path(S160,S164)
	S166= FU.OutID1=FU(a)                                       FU-Forward(S165)
	S167= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F108)
	S168= FU.InID1_RReg=rS                                      Path(S148,S167)
	S169= FU.OutID1=>A_EX.In                                    Premise(F109)
	S170= A_EX.In=FU(a)                                         Path(S166,S169)
	S171= IMMEXT.Out=>B_EX.In                                   Premise(F110)
	S172= B_EX.In={16{SIMM[15]},SIMM}                           Path(S163,S171)
	S173= IR_ID.Out=>IR_EX.In                                   Premise(F111)
	S174= IR_EX.In={8,rS,rT,SIMM}                               Path(S146,S173)
	S175= FU.Halt_ID=>CU_ID.Halt                                Premise(F112)
	S176= FU.Bub_ID=>CU_ID.Bub                                  Premise(F113)
	S177= FU.InID2_RReg=5'b00000                                Premise(F114)
	S178= CtrlASIDIn=0                                          Premise(F115)
	S179= CtrlCP0=0                                             Premise(F116)
	S180= CP0[ASID]=pid                                         CP0-Hold(S99,S179)
	S181= CtrlEPCIn=0                                           Premise(F117)
	S182= CtrlExCodeIn=0                                        Premise(F118)
	S183= CtrlIMMU=0                                            Premise(F119)
	S184= CtrlPC=0                                              Premise(F120)
	S185= CtrlPCInc=0                                           Premise(F121)
	S186= PC[CIA]=addr                                          PC-Hold(S106,S185)
	S187= PC[Out]=addr+4                                        PC-Hold(S105,S184,S185)
	S188= CtrlIAddrReg=0                                        Premise(F122)
	S189= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S108,S188)
	S190= CtrlICache=0                                          Premise(F123)
	S191= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S110,S190)
	S192= CtrlIR_IMMU=0                                         Premise(F124)
	S193= CtrlICacheReg=0                                       Premise(F125)
	S194= CtrlIR_ID=0                                           Premise(F126)
	S195= [IR_ID]={8,rS,rT,SIMM}                                IR_ID-Hold(S114,S194)
	S196= CtrlIMem=0                                            Premise(F127)
	S197= IMem[{pid,addr}]={8,rS,rT,SIMM}                       IMem-Hold(S116,S196)
	S198= CtrlIRMux=0                                           Premise(F128)
	S199= CtrlGPR=0                                             Premise(F129)
	S200= GPR[rS]=a                                             GPR-Hold(S119,S199)
	S201= CtrlA_EX=1                                            Premise(F130)
	S202= [A_EX]=FU(a)                                          A_EX-Write(S170,S201)
	S203= CtrlB_EX=1                                            Premise(F131)
	S204= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Write(S172,S203)
	S205= CtrlIR_EX=1                                           Premise(F132)
	S206= [IR_EX]={8,rS,rT,SIMM}                                IR_EX-Write(S174,S205)
	S207= CtrlALUOut_MEM=0                                      Premise(F133)
	S208= CtrlOVReg_MEM=0                                       Premise(F134)
	S209= CtrlIR_MEM=0                                          Premise(F135)
	S210= CtrlIR_DMMU1=0                                        Premise(F136)
	S211= CtrlIR_WB=0                                           Premise(F137)
	S212= CtrlA_MEM=0                                           Premise(F138)
	S213= CtrlA_WB=0                                            Premise(F139)
	S214= CtrlB_MEM=0                                           Premise(F140)
	S215= CtrlB_WB=0                                            Premise(F141)
	S216= CtrlALUOut_DMMU1=0                                    Premise(F142)
	S217= CtrlALUOut_WB=0                                       Premise(F143)
	S218= CtrlOVReg_DMMU1=0                                     Premise(F144)
	S219= CtrlOVReg_WB=0                                        Premise(F145)
	S220= CtrlIR_DMMU2=0                                        Premise(F146)
	S221= CtrlALUOut_DMMU2=0                                    Premise(F147)
	S222= CtrlOVReg_DMMU2=0                                     Premise(F148)

EX	S223= CP0.ASID=pid                                          CP0-Read-ASID(S180)
	S224= PC.CIA=addr                                           PC-Out(S186)
	S225= PC.CIA31_28=addr[31:28]                               PC-Out(S186)
	S226= PC.Out=addr+4                                         PC-Out(S187)
	S227= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S189)
	S228= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S189)
	S229= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S189)
	S230= IR_ID.Out={8,rS,rT,SIMM}                              IR-Out(S195)
	S231= IR_ID.Out31_26=8                                      IR-Out(S195)
	S232= IR_ID.Out25_21=rS                                     IR-Out(S195)
	S233= IR_ID.Out20_16=rT                                     IR-Out(S195)
	S234= IR_ID.Out15_0=SIMM                                    IR-Out(S195)
	S235= A_EX.Out=FU(a)                                        A_EX-Out(S202)
	S236= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S202)
	S237= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S202)
	S238= B_EX.Out={16{SIMM[15]},SIMM}                          B_EX-Out(S204)
	S239= B_EX.Out1_0={{16{SIMM[15]},SIMM}}[1:0]                B_EX-Out(S204)
	S240= B_EX.Out4_0={{16{SIMM[15]},SIMM}}[4:0]                B_EX-Out(S204)
	S241= IR_EX.Out={8,rS,rT,SIMM}                              IR_EX-Out(S206)
	S242= IR_EX.Out31_26=8                                      IR_EX-Out(S206)
	S243= IR_EX.Out25_21=rS                                     IR_EX-Out(S206)
	S244= IR_EX.Out20_16=rT                                     IR_EX-Out(S206)
	S245= IR_EX.Out15_0=SIMM                                    IR_EX-Out(S206)
	S246= IR_EX.Out=>FU.IR_EX                                   Premise(F149)
	S247= FU.IR_EX={8,rS,rT,SIMM}                               Path(S241,S246)
	S248= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F150)
	S249= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F151)
	S250= IR_EX.Out31_26=>CU_EX.Op                              Premise(F152)
	S251= CU_EX.Op=8                                            Path(S242,S250)
	S252= CU_EX.Func=alu_subf                                   CU_EX(S251)
	S253= A_EX.Out=>ALU.A                                       Premise(F153)
	S254= ALU.A=FU(a)                                           Path(S235,S253)
	S255= B_EX.Out=>ALU.B                                       Premise(F154)
	S256= ALU.B={16{SIMM[15]},SIMM}                             Path(S238,S255)
	S257= ALU.Func=6'b000010                                    Premise(F155)
	S258= ALU.Out=FU(a)+{16{SIMM[15]},SIMM}                     ALU(S254,S256)
	S259= ALU.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]           ALU(S254,S256)
	S260= ALU.CMP=Compare0(FU(a)+{16{SIMM[15]},SIMM})           ALU(S254,S256)
	S261= ALU.OV=OverFlow(FU(a)+{16{SIMM[15]},SIMM})            ALU(S254,S256)
	S262= ALU.CA=Carry(FU(a)+{16{SIMM[15]},SIMM})               ALU(S254,S256)
	S263= ALU.Out=>ALUOut_MEM.In                                Premise(F156)
	S264= ALUOut_MEM.In=FU(a)+{16{SIMM[15]},SIMM}               Path(S258,S263)
	S265= ALU.Out=>FU.InEX                                      Premise(F157)
	S266= FU.InEX=FU(a)+{16{SIMM[15]},SIMM}                     Path(S258,S265)
	S267= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F158)
	S268= FU.InEX_WReg=rT                                       Path(S244,S267)
	S269= ALU.OV=>OVReg_MEM.In                                  Premise(F159)
	S270= OVReg_MEM.In=OverFlow(FU(a)+{16{SIMM[15]},SIMM})      Path(S261,S269)
	S271= IR_EX.Out=>IR_MEM.In                                  Premise(F160)
	S272= IR_MEM.In={8,rS,rT,SIMM}                              Path(S241,S271)
	S273= CtrlASIDIn=0                                          Premise(F161)
	S274= CtrlCP0=0                                             Premise(F162)
	S275= CP0[ASID]=pid                                         CP0-Hold(S180,S274)
	S276= CtrlEPCIn=0                                           Premise(F163)
	S277= CtrlExCodeIn=0                                        Premise(F164)
	S278= CtrlIMMU=0                                            Premise(F165)
	S279= CtrlPC=0                                              Premise(F166)
	S280= CtrlPCInc=0                                           Premise(F167)
	S281= PC[CIA]=addr                                          PC-Hold(S186,S280)
	S282= PC[Out]=addr+4                                        PC-Hold(S187,S279,S280)
	S283= CtrlIAddrReg=0                                        Premise(F168)
	S284= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S189,S283)
	S285= CtrlICache=0                                          Premise(F169)
	S286= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S191,S285)
	S287= CtrlIR_IMMU=0                                         Premise(F170)
	S288= CtrlICacheReg=0                                       Premise(F171)
	S289= CtrlIR_ID=0                                           Premise(F172)
	S290= [IR_ID]={8,rS,rT,SIMM}                                IR_ID-Hold(S195,S289)
	S291= CtrlIMem=0                                            Premise(F173)
	S292= IMem[{pid,addr}]={8,rS,rT,SIMM}                       IMem-Hold(S197,S291)
	S293= CtrlIRMux=0                                           Premise(F174)
	S294= CtrlGPR=0                                             Premise(F175)
	S295= GPR[rS]=a                                             GPR-Hold(S200,S294)
	S296= CtrlA_EX=0                                            Premise(F176)
	S297= [A_EX]=FU(a)                                          A_EX-Hold(S202,S296)
	S298= CtrlB_EX=0                                            Premise(F177)
	S299= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Hold(S204,S298)
	S300= CtrlIR_EX=0                                           Premise(F178)
	S301= [IR_EX]={8,rS,rT,SIMM}                                IR_EX-Hold(S206,S300)
	S302= CtrlALUOut_MEM=1                                      Premise(F179)
	S303= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Write(S264,S302)
	S304= CtrlOVReg_MEM=1                                       Premise(F180)
	S305= [OVReg_MEM]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})       OVReg_MEM-Write(S270,S304)
	S306= CtrlIR_MEM=1                                          Premise(F181)
	S307= [IR_MEM]={8,rS,rT,SIMM}                               IR_MEM-Write(S272,S306)
	S308= CtrlIR_DMMU1=0                                        Premise(F182)
	S309= CtrlIR_WB=0                                           Premise(F183)
	S310= CtrlA_MEM=0                                           Premise(F184)
	S311= CtrlA_WB=0                                            Premise(F185)
	S312= CtrlB_MEM=0                                           Premise(F186)
	S313= CtrlB_WB=0                                            Premise(F187)
	S314= CtrlALUOut_DMMU1=0                                    Premise(F188)
	S315= CtrlALUOut_WB=0                                       Premise(F189)
	S316= CtrlOVReg_DMMU1=0                                     Premise(F190)
	S317= CtrlOVReg_WB=0                                        Premise(F191)
	S318= CtrlIR_DMMU2=0                                        Premise(F192)
	S319= CtrlALUOut_DMMU2=0                                    Premise(F193)
	S320= CtrlOVReg_DMMU2=0                                     Premise(F194)

MEM	S321= CP0.ASID=pid                                          CP0-Read-ASID(S275)
	S322= PC.CIA=addr                                           PC-Out(S281)
	S323= PC.CIA31_28=addr[31:28]                               PC-Out(S281)
	S324= PC.Out=addr+4                                         PC-Out(S282)
	S325= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S284)
	S326= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S284)
	S327= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S284)
	S328= IR_ID.Out={8,rS,rT,SIMM}                              IR-Out(S290)
	S329= IR_ID.Out31_26=8                                      IR-Out(S290)
	S330= IR_ID.Out25_21=rS                                     IR-Out(S290)
	S331= IR_ID.Out20_16=rT                                     IR-Out(S290)
	S332= IR_ID.Out15_0=SIMM                                    IR-Out(S290)
	S333= A_EX.Out=FU(a)                                        A_EX-Out(S297)
	S334= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S297)
	S335= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S297)
	S336= B_EX.Out={16{SIMM[15]},SIMM}                          B_EX-Out(S299)
	S337= B_EX.Out1_0={{16{SIMM[15]},SIMM}}[1:0]                B_EX-Out(S299)
	S338= B_EX.Out4_0={{16{SIMM[15]},SIMM}}[4:0]                B_EX-Out(S299)
	S339= IR_EX.Out={8,rS,rT,SIMM}                              IR_EX-Out(S301)
	S340= IR_EX.Out31_26=8                                      IR_EX-Out(S301)
	S341= IR_EX.Out25_21=rS                                     IR_EX-Out(S301)
	S342= IR_EX.Out20_16=rT                                     IR_EX-Out(S301)
	S343= IR_EX.Out15_0=SIMM                                    IR_EX-Out(S301)
	S344= ALUOut_MEM.Out=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_MEM-Out(S303)
	S345= ALUOut_MEM.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]    ALUOut_MEM-Out(S303)
	S346= ALUOut_MEM.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]    ALUOut_MEM-Out(S303)
	S347= OVReg_MEM.Out=OverFlow(FU(a)+{16{SIMM[15]},SIMM})     OVReg_MEM-Out(S305)
	S348= OVReg_MEM.Out1_0={OverFlow(FU(a)+{16{SIMM[15]},SIMM})}[1:0]OVReg_MEM-Out(S305)
	S349= OVReg_MEM.Out4_0={OverFlow(FU(a)+{16{SIMM[15]},SIMM})}[4:0]OVReg_MEM-Out(S305)
	S350= IR_MEM.Out={8,rS,rT,SIMM}                             IR_MEM-Out(S307)
	S351= IR_MEM.Out31_26=8                                     IR_MEM-Out(S307)
	S352= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S307)
	S353= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S307)
	S354= IR_MEM.Out15_0=SIMM                                   IR_MEM-Out(S307)
	S355= IR_MEM.Out=>FU.IR_MEM                                 Premise(F195)
	S356= FU.IR_MEM={8,rS,rT,SIMM}                              Path(S350,S355)
	S357= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F196)
	S358= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F197)
	S359= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F198)
	S360= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F199)
	S361= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F200)
	S362= CU_MEM.Op=8                                           Path(S351,S361)
	S363= CU_MEM.Func=alu_subf                                  CU_MEM(S362)
	S364= IR_MEM.Out=>IR_DMMU1.In                               Premise(F201)
	S365= IR_DMMU1.In={8,rS,rT,SIMM}                            Path(S350,S364)
	S366= IR_MEM.Out=>IR_WB.In                                  Premise(F202)
	S367= IR_WB.In={8,rS,rT,SIMM}                               Path(S350,S366)
	S368= A_MEM.Out=>A_WB.In                                    Premise(F203)
	S369= B_MEM.Out=>B_WB.In                                    Premise(F204)
	S370= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F205)
	S371= ALUOut_DMMU1.In=FU(a)+{16{SIMM[15]},SIMM}             Path(S344,S370)
	S372= ALUOut_MEM.Out=>FU.InMEM                              Premise(F206)
	S373= FU.InMEM=FU(a)+{16{SIMM[15]},SIMM}                    Path(S344,S372)
	S374= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F207)
	S375= FU.InMEM_WReg=rT                                      Path(S353,S374)
	S376= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F208)
	S377= ALUOut_WB.In=FU(a)+{16{SIMM[15]},SIMM}                Path(S344,S376)
	S378= OVReg_MEM.Out=>OVReg_DMMU1.In                         Premise(F209)
	S379= OVReg_DMMU1.In=OverFlow(FU(a)+{16{SIMM[15]},SIMM})    Path(S347,S378)
	S380= OVReg_MEM.Out=>OVReg_WB.In                            Premise(F210)
	S381= OVReg_WB.In=OverFlow(FU(a)+{16{SIMM[15]},SIMM})       Path(S347,S380)
	S382= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F211)
	S383= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F212)
	S384= CtrlASIDIn=0                                          Premise(F213)
	S385= CtrlCP0=0                                             Premise(F214)
	S386= CP0[ASID]=pid                                         CP0-Hold(S275,S385)
	S387= CtrlEPCIn=0                                           Premise(F215)
	S388= CtrlExCodeIn=0                                        Premise(F216)
	S389= CtrlIMMU=0                                            Premise(F217)
	S390= CtrlPC=0                                              Premise(F218)
	S391= CtrlPCInc=0                                           Premise(F219)
	S392= PC[CIA]=addr                                          PC-Hold(S281,S391)
	S393= PC[Out]=addr+4                                        PC-Hold(S282,S390,S391)
	S394= CtrlIAddrReg=0                                        Premise(F220)
	S395= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S284,S394)
	S396= CtrlICache=0                                          Premise(F221)
	S397= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S286,S396)
	S398= CtrlIR_IMMU=0                                         Premise(F222)
	S399= CtrlICacheReg=0                                       Premise(F223)
	S400= CtrlIR_ID=0                                           Premise(F224)
	S401= [IR_ID]={8,rS,rT,SIMM}                                IR_ID-Hold(S290,S400)
	S402= CtrlIMem=0                                            Premise(F225)
	S403= IMem[{pid,addr}]={8,rS,rT,SIMM}                       IMem-Hold(S292,S402)
	S404= CtrlIRMux=0                                           Premise(F226)
	S405= CtrlGPR=0                                             Premise(F227)
	S406= GPR[rS]=a                                             GPR-Hold(S295,S405)
	S407= CtrlA_EX=0                                            Premise(F228)
	S408= [A_EX]=FU(a)                                          A_EX-Hold(S297,S407)
	S409= CtrlB_EX=0                                            Premise(F229)
	S410= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Hold(S299,S409)
	S411= CtrlIR_EX=0                                           Premise(F230)
	S412= [IR_EX]={8,rS,rT,SIMM}                                IR_EX-Hold(S301,S411)
	S413= CtrlALUOut_MEM=0                                      Premise(F231)
	S414= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Hold(S303,S413)
	S415= CtrlOVReg_MEM=0                                       Premise(F232)
	S416= [OVReg_MEM]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})       OVReg_MEM-Hold(S305,S415)
	S417= CtrlIR_MEM=0                                          Premise(F233)
	S418= [IR_MEM]={8,rS,rT,SIMM}                               IR_MEM-Hold(S307,S417)
	S419= CtrlIR_DMMU1=1                                        Premise(F234)
	S420= [IR_DMMU1]={8,rS,rT,SIMM}                             IR_DMMU1-Write(S365,S419)
	S421= CtrlIR_WB=1                                           Premise(F235)
	S422= [IR_WB]={8,rS,rT,SIMM}                                IR_WB-Write(S367,S421)
	S423= CtrlA_MEM=0                                           Premise(F236)
	S424= CtrlA_WB=1                                            Premise(F237)
	S425= CtrlB_MEM=0                                           Premise(F238)
	S426= CtrlB_WB=1                                            Premise(F239)
	S427= CtrlALUOut_DMMU1=1                                    Premise(F240)
	S428= [ALUOut_DMMU1]=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_DMMU1-Write(S371,S427)
	S429= CtrlALUOut_WB=1                                       Premise(F241)
	S430= [ALUOut_WB]=FU(a)+{16{SIMM[15]},SIMM}                 ALUOut_WB-Write(S377,S429)
	S431= CtrlOVReg_DMMU1=1                                     Premise(F242)
	S432= [OVReg_DMMU1]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})     OVReg_DMMU1-Write(S379,S431)
	S433= CtrlOVReg_WB=1                                        Premise(F243)
	S434= [OVReg_WB]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})        OVReg_WB-Write(S381,S433)
	S435= CtrlIR_DMMU2=0                                        Premise(F244)
	S436= CtrlALUOut_DMMU2=0                                    Premise(F245)
	S437= CtrlOVReg_DMMU2=0                                     Premise(F246)

WB	S438= CP0.ASID=pid                                          CP0-Read-ASID(S386)
	S439= PC.CIA=addr                                           PC-Out(S392)
	S440= PC.CIA31_28=addr[31:28]                               PC-Out(S392)
	S441= PC.Out=addr+4                                         PC-Out(S393)
	S442= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S395)
	S443= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S395)
	S444= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S395)
	S445= IR_ID.Out={8,rS,rT,SIMM}                              IR-Out(S401)
	S446= IR_ID.Out31_26=8                                      IR-Out(S401)
	S447= IR_ID.Out25_21=rS                                     IR-Out(S401)
	S448= IR_ID.Out20_16=rT                                     IR-Out(S401)
	S449= IR_ID.Out15_0=SIMM                                    IR-Out(S401)
	S450= A_EX.Out=FU(a)                                        A_EX-Out(S408)
	S451= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S408)
	S452= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S408)
	S453= B_EX.Out={16{SIMM[15]},SIMM}                          B_EX-Out(S410)
	S454= B_EX.Out1_0={{16{SIMM[15]},SIMM}}[1:0]                B_EX-Out(S410)
	S455= B_EX.Out4_0={{16{SIMM[15]},SIMM}}[4:0]                B_EX-Out(S410)
	S456= IR_EX.Out={8,rS,rT,SIMM}                              IR_EX-Out(S412)
	S457= IR_EX.Out31_26=8                                      IR_EX-Out(S412)
	S458= IR_EX.Out25_21=rS                                     IR_EX-Out(S412)
	S459= IR_EX.Out20_16=rT                                     IR_EX-Out(S412)
	S460= IR_EX.Out15_0=SIMM                                    IR_EX-Out(S412)
	S461= ALUOut_MEM.Out=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_MEM-Out(S414)
	S462= ALUOut_MEM.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]    ALUOut_MEM-Out(S414)
	S463= ALUOut_MEM.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]    ALUOut_MEM-Out(S414)
	S464= OVReg_MEM.Out=OverFlow(FU(a)+{16{SIMM[15]},SIMM})     OVReg_MEM-Out(S416)
	S465= OVReg_MEM.Out1_0={OverFlow(FU(a)+{16{SIMM[15]},SIMM})}[1:0]OVReg_MEM-Out(S416)
	S466= OVReg_MEM.Out4_0={OverFlow(FU(a)+{16{SIMM[15]},SIMM})}[4:0]OVReg_MEM-Out(S416)
	S467= IR_MEM.Out={8,rS,rT,SIMM}                             IR_MEM-Out(S418)
	S468= IR_MEM.Out31_26=8                                     IR_MEM-Out(S418)
	S469= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S418)
	S470= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S418)
	S471= IR_MEM.Out15_0=SIMM                                   IR_MEM-Out(S418)
	S472= IR_DMMU1.Out={8,rS,rT,SIMM}                           IR_DMMU1-Out(S420)
	S473= IR_DMMU1.Out31_26=8                                   IR_DMMU1-Out(S420)
	S474= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S420)
	S475= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S420)
	S476= IR_DMMU1.Out15_0=SIMM                                 IR_DMMU1-Out(S420)
	S477= IR_WB.Out={8,rS,rT,SIMM}                              IR-Out(S422)
	S478= IR_WB.Out31_26=8                                      IR-Out(S422)
	S479= IR_WB.Out25_21=rS                                     IR-Out(S422)
	S480= IR_WB.Out20_16=rT                                     IR-Out(S422)
	S481= IR_WB.Out15_0=SIMM                                    IR-Out(S422)
	S482= ALUOut_DMMU1.Out=FU(a)+{16{SIMM[15]},SIMM}            ALUOut_DMMU1-Out(S428)
	S483= ALUOut_DMMU1.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]  ALUOut_DMMU1-Out(S428)
	S484= ALUOut_DMMU1.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]  ALUOut_DMMU1-Out(S428)
	S485= ALUOut_WB.Out=FU(a)+{16{SIMM[15]},SIMM}               ALUOut_WB-Out(S430)
	S486= ALUOut_WB.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]     ALUOut_WB-Out(S430)
	S487= ALUOut_WB.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]     ALUOut_WB-Out(S430)
	S488= OVReg_DMMU1.Out=OverFlow(FU(a)+{16{SIMM[15]},SIMM})   OVReg_DMMU1-Out(S432)
	S489= OVReg_DMMU1.Out1_0={OverFlow(FU(a)+{16{SIMM[15]},SIMM})}[1:0]OVReg_DMMU1-Out(S432)
	S490= OVReg_DMMU1.Out4_0={OverFlow(FU(a)+{16{SIMM[15]},SIMM})}[4:0]OVReg_DMMU1-Out(S432)
	S491= OVReg_WB.Out=OverFlow(FU(a)+{16{SIMM[15]},SIMM})      OVReg_WB-Out(S434)
	S492= OVReg_WB.Out1_0={OverFlow(FU(a)+{16{SIMM[15]},SIMM})}[1:0]OVReg_WB-Out(S434)
	S493= OVReg_WB.Out4_0={OverFlow(FU(a)+{16{SIMM[15]},SIMM})}[4:0]OVReg_WB-Out(S434)
	S494= IR_WB.Out=>FU.IR_WB                                   Premise(F336)
	S495= FU.IR_WB={8,rS,rT,SIMM}                               Path(S477,S494)
	S496= IR_WB.Out31_26=>CU_WB.Op                              Premise(F337)
	S497= CU_WB.Op=8                                            Path(S478,S496)
	S498= CU_WB.Func=alu_subf                                   CU_WB(S497)
	S499= IR_WB.Out20_16=>GPR.WReg                              Premise(F338)
	S500= GPR.WReg=rT                                           Path(S480,S499)
	S501= ALUOut_WB.Out=>GPR.WData                              Premise(F339)
	S502= GPR.WData=FU(a)+{16{SIMM[15]},SIMM}                   Path(S485,S501)
	S503= ALUOut_WB.Out=>FU.InWB                                Premise(F340)
	S504= FU.InWB=FU(a)+{16{SIMM[15]},SIMM}                     Path(S485,S503)
	S505= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F341)
	S506= FU.InWB_WReg=rT                                       Path(S480,S505)
	S507= OVReg_WB.Out=>CU_WB.OV                                Premise(F342)
	S508= CU_WB.OV=OverFlow(FU(a)+{16{SIMM[15]},SIMM})          Path(S491,S507)
	S509= CtrlASIDIn=0                                          Premise(F343)
	S510= CtrlCP0=0                                             Premise(F344)
	S511= CP0[ASID]=pid                                         CP0-Hold(S386,S510)
	S512= CtrlEPCIn=0                                           Premise(F345)
	S513= CtrlExCodeIn=0                                        Premise(F346)
	S514= CtrlIMMU=0                                            Premise(F347)
	S515= CtrlPC=0                                              Premise(F348)
	S516= CtrlPCInc=0                                           Premise(F349)
	S517= PC[CIA]=addr                                          PC-Hold(S392,S516)
	S518= PC[Out]=addr+4                                        PC-Hold(S393,S515,S516)
	S519= CtrlIAddrReg=0                                        Premise(F350)
	S520= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S395,S519)
	S521= CtrlICache=0                                          Premise(F351)
	S522= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S397,S521)
	S523= CtrlIR_IMMU=0                                         Premise(F352)
	S524= CtrlICacheReg=0                                       Premise(F353)
	S525= CtrlIR_ID=0                                           Premise(F354)
	S526= [IR_ID]={8,rS,rT,SIMM}                                IR_ID-Hold(S401,S525)
	S527= CtrlIMem=0                                            Premise(F355)
	S528= IMem[{pid,addr}]={8,rS,rT,SIMM}                       IMem-Hold(S403,S527)
	S529= CtrlIRMux=0                                           Premise(F356)
	S530= CtrlGPR=0                                             Premise(F357)
	S531= GPR[rS]=a                                             GPR-Hold(S406,S530)
	S532= CtrlA_EX=0                                            Premise(F358)
	S533= [A_EX]=FU(a)                                          A_EX-Hold(S408,S532)
	S534= CtrlB_EX=0                                            Premise(F359)
	S535= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Hold(S410,S534)
	S536= CtrlIR_EX=0                                           Premise(F360)
	S537= [IR_EX]={8,rS,rT,SIMM}                                IR_EX-Hold(S412,S536)
	S538= CtrlALUOut_MEM=0                                      Premise(F361)
	S539= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Hold(S414,S538)
	S540= CtrlOVReg_MEM=0                                       Premise(F362)
	S541= [OVReg_MEM]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})       OVReg_MEM-Hold(S416,S540)
	S542= CtrlIR_MEM=0                                          Premise(F363)
	S543= [IR_MEM]={8,rS,rT,SIMM}                               IR_MEM-Hold(S418,S542)
	S544= CtrlIR_DMMU1=0                                        Premise(F364)
	S545= [IR_DMMU1]={8,rS,rT,SIMM}                             IR_DMMU1-Hold(S420,S544)
	S546= CtrlIR_WB=0                                           Premise(F365)
	S547= [IR_WB]={8,rS,rT,SIMM}                                IR_WB-Hold(S422,S546)
	S548= CtrlA_MEM=0                                           Premise(F366)
	S549= CtrlA_WB=0                                            Premise(F367)
	S550= CtrlB_MEM=0                                           Premise(F368)
	S551= CtrlB_WB=0                                            Premise(F369)
	S552= CtrlALUOut_DMMU1=0                                    Premise(F370)
	S553= [ALUOut_DMMU1]=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_DMMU1-Hold(S428,S552)
	S554= CtrlALUOut_WB=0                                       Premise(F371)
	S555= [ALUOut_WB]=FU(a)+{16{SIMM[15]},SIMM}                 ALUOut_WB-Hold(S430,S554)
	S556= CtrlOVReg_DMMU1=0                                     Premise(F372)
	S557= [OVReg_DMMU1]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})     OVReg_DMMU1-Hold(S432,S556)
	S558= CtrlOVReg_WB=0                                        Premise(F373)
	S559= [OVReg_WB]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})        OVReg_WB-Hold(S434,S558)
	S560= CtrlIR_DMMU2=0                                        Premise(F374)
	S561= CtrlALUOut_DMMU2=0                                    Premise(F375)
	S562= CtrlOVReg_DMMU2=0                                     Premise(F376)

POST	S511= CP0[ASID]=pid                                         CP0-Hold(S386,S510)
	S517= PC[CIA]=addr                                          PC-Hold(S392,S516)
	S518= PC[Out]=addr+4                                        PC-Hold(S393,S515,S516)
	S520= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S395,S519)
	S522= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S397,S521)
	S526= [IR_ID]={8,rS,rT,SIMM}                                IR_ID-Hold(S401,S525)
	S528= IMem[{pid,addr}]={8,rS,rT,SIMM}                       IMem-Hold(S403,S527)
	S531= GPR[rS]=a                                             GPR-Hold(S406,S530)
	S533= [A_EX]=FU(a)                                          A_EX-Hold(S408,S532)
	S535= [B_EX]={16{SIMM[15]},SIMM}                            B_EX-Hold(S410,S534)
	S537= [IR_EX]={8,rS,rT,SIMM}                                IR_EX-Hold(S412,S536)
	S539= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Hold(S414,S538)
	S541= [OVReg_MEM]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})       OVReg_MEM-Hold(S416,S540)
	S543= [IR_MEM]={8,rS,rT,SIMM}                               IR_MEM-Hold(S418,S542)
	S545= [IR_DMMU1]={8,rS,rT,SIMM}                             IR_DMMU1-Hold(S420,S544)
	S547= [IR_WB]={8,rS,rT,SIMM}                                IR_WB-Hold(S422,S546)
	S553= [ALUOut_DMMU1]=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_DMMU1-Hold(S428,S552)
	S555= [ALUOut_WB]=FU(a)+{16{SIMM[15]},SIMM}                 ALUOut_WB-Hold(S430,S554)
	S557= [OVReg_DMMU1]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})     OVReg_DMMU1-Hold(S432,S556)
	S559= [OVReg_WB]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})        OVReg_WB-Hold(S434,S558)

