INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Mark2/Vivado/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/Test Bench/Test+Bench+di+Esempio.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
