-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Tue Apr 21 16:50:32 2020
-- Host        : DESKTOP-GSUMVJ7 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_ced_0_0_sim_netlist.vhdl
-- Design      : design_1_ced_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    image_in_TREADY : out STD_LOGIC;
    img_data_stream_0_V_din : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_data_stream_1_V_din : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_data_stream_2_V_din : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXIvideo2Mat_U0_img_data_stream_1_V_write : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    image_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    start_for_RGB2Gray_U0_full_n : in STD_LOGIC;
    image_in_TVALID : in STD_LOGIC;
    src_data_stream_1_V_full_n : in STD_LOGIC;
    src_data_stream_0_V_full_n : in STD_LOGIC;
    src_data_stream_2_V_full_n : in STD_LOGIC;
    image_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat is
  signal AXI_video_strm_V_data_V_0_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_ack_out : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_data_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_video_strm_V_data_V_0_load_A : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_load_B : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_payload_A : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_video_strm_V_data_V_0_payload_B : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_video_strm_V_data_V_0_sel : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel2 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel3 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_dest_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_0_state[1]_i_6_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_data_out : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \^axivideo2mat_u0_img_data_stream_1_v_write\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_6_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_block_pp1_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_0 : STD_LOGIC;
  signal ap_phi_mux_eol_phi_fu_231_p41 : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal axi_data_V1_reg_173 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V1_reg_173[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_173[10]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_173[11]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_173[12]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_173[13]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_173[14]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_173[15]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_173[16]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_173[17]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_173[18]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_173[19]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_173[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_173[20]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_173[21]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_173[22]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_173[23]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_173[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_173[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_173[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_173[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_173[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_173[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_173[8]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_173[9]_i_1_n_0\ : STD_LOGIC;
  signal axi_data_V_1_reg_205 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V_1_reg_205[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_205[10]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_205[11]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_205[12]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_205[13]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_205[14]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_205[15]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_205[16]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_205[17]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_205[18]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_205[19]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_205[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_205[20]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_205[21]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_205[22]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_205[23]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_205[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_205[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_205[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_205[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_205[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_205[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_205[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_205[8]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_205[9]_i_1_n_0\ : STD_LOGIC;
  signal axi_data_V_3_reg_276 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_last_V1_reg_163 : STD_LOGIC;
  signal \axi_last_V1_reg_163[0]_i_1_n_0\ : STD_LOGIC;
  signal axi_last_V_2_reg_2391 : STD_LOGIC;
  signal \axi_last_V_2_reg_239[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_last_V_2_reg_239_reg_n_0_[0]\ : STD_LOGIC;
  signal axi_last_V_3_reg_264 : STD_LOGIC;
  signal \axi_last_V_3_reg_264[0]_i_1_n_0\ : STD_LOGIC;
  signal brmerge_fu_344_p2 : STD_LOGIC;
  signal eol_1_reg_194 : STD_LOGIC;
  signal \eol_1_reg_194[0]_i_1_n_0\ : STD_LOGIC;
  signal eol_2_reg_288 : STD_LOGIC;
  signal \eol_2_reg_288[0]_i_2_n_0\ : STD_LOGIC;
  signal \eol_2_reg_288_reg_n_0_[0]\ : STD_LOGIC;
  signal \eol_reg_227[0]_i_1_n_0\ : STD_LOGIC;
  signal \eol_reg_227_reg_n_0_[0]\ : STD_LOGIC;
  signal exitcond_fu_329_p2 : STD_LOGIC;
  signal exitcond_reg_4080 : STD_LOGIC;
  signal \exitcond_reg_408[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_reg_408_reg_n_0_[0]\ : STD_LOGIC;
  signal i_V_fu_323_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_V_reg_403 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \i_V_reg_403[6]_i_2_n_0\ : STD_LOGIC;
  signal \^image_in_tready\ : STD_LOGIC;
  signal j_V_fu_335_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_1_in3_in : STD_LOGIC;
  signal p_34_in : STD_LOGIC;
  signal p_Val2_s_reg_252 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \p_Val2_s_reg_252[0]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_252[10]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_252[11]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_252[12]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_252[13]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_252[14]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_252[15]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_252[16]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_252[17]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_252[18]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_252[19]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_252[1]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_252[20]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_252[21]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_252[22]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_252[23]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_252[2]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_252[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_252[4]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_252[5]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_252[6]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_252[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_252[8]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_252[9]_i_1_n_0\ : STD_LOGIC;
  signal sof_1_fu_120 : STD_LOGIC;
  signal sof_1_fu_1200 : STD_LOGIC;
  signal \sof_1_fu_120[0]_i_1_n_0\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_0 : STD_LOGIC;
  signal t_V_4_reg_216 : STD_LOGIC;
  signal \t_V_4_reg_216[6]_i_4_n_0\ : STD_LOGIC;
  signal \t_V_4_reg_216_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal t_V_reg_183 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_129_reg_4210 : STD_LOGIC;
  signal \tmp_129_reg_421[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_129_reg_421[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_129_reg_421[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_129_reg_421[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_129_reg_421[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_129_reg_421[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_129_reg_421[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_129_reg_421[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_44_reg_431[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_44_reg_431[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_44_reg_431[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_44_reg_431[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_44_reg_431[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_44_reg_431[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_44_reg_431[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_44_reg_431[7]_i_1_n_0\ : STD_LOGIC;
  signal tmp_data_V_reg_379 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tmp_last_V_reg_387 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_0_sel_wr_i_1 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_data_V_0_state[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_dest_V_0_state[1]_i_4\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_dest_V_0_state[1]_i_6\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_0_sel_rd_i_1 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_0_sel_wr_i_1 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_last_V_0_state[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_0_sel_rd_i_1 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_0_sel_wr_i_1 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_user_V_0_state[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_4\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_5\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair40";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_173[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_173[10]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_173[11]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_173[12]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_173[13]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_173[14]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_173[15]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_173[16]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_173[17]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_173[18]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_173[19]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_173[20]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_173[21]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_173[22]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_173[23]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_173[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_173[3]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_173[4]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_173[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_173[6]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_173[7]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_173[8]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_173[9]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[10]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[11]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[13]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[14]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[15]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[16]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[17]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[18]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[19]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[20]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[21]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[22]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[23]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[23]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[23]_i_4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[3]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[4]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[5]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[6]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[7]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[8]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_205[9]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_276[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_276[10]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_276[11]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_276[12]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_276[13]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_276[14]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_276[15]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_276[16]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_276[17]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_276[18]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_276[19]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_276[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_276[20]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_276[21]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_276[22]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_276[23]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_276[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_276[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_276[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_276[5]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_276[6]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_276[7]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_276[8]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_276[9]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \axi_last_V1_reg_163[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \eol_1_reg_194[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \eol_2_reg_288[0]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \exitcond_reg_408[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \i_V_reg_403[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \i_V_reg_403[1]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \i_V_reg_403[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \i_V_reg_403[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \i_V_reg_403[4]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \i_V_reg_403[6]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \i_V_reg_403[6]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \t_V_4_reg_216[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \t_V_4_reg_216[1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \t_V_4_reg_216[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \t_V_4_reg_216[3]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \t_V_4_reg_216[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \t_V_4_reg_216[6]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \t_V_4_reg_216[6]_i_4\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_379[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_379[10]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_379[11]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_379[12]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_379[13]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_379[14]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_379[15]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_379[16]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_379[17]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_379[18]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_379[19]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_379[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_379[20]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_379[21]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_379[22]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_379[23]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_379[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_379[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_379[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_379[5]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_379[6]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_379[7]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_379[8]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_379[9]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \tmp_last_V_reg_387[0]_i_2\ : label is "soft_lutpair27";
begin
  AXIvideo2Mat_U0_img_data_stream_1_V_write <= \^axivideo2mat_u0_img_data_stream_1_v_write\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  image_in_TREADY <= \^image_in_tready\;
  start_once_reg <= \^start_once_reg\;
\AXI_video_strm_V_data_V_0_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I1 => AXI_video_strm_V_data_V_0_ack_in,
      I2 => AXI_video_strm_V_data_V_0_sel_wr,
      O => AXI_video_strm_V_data_V_0_load_A
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => image_in_TDATA(0),
      Q => AXI_video_strm_V_data_V_0_payload_A(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => image_in_TDATA(10),
      Q => AXI_video_strm_V_data_V_0_payload_A(10),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => image_in_TDATA(11),
      Q => AXI_video_strm_V_data_V_0_payload_A(11),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => image_in_TDATA(12),
      Q => AXI_video_strm_V_data_V_0_payload_A(12),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => image_in_TDATA(13),
      Q => AXI_video_strm_V_data_V_0_payload_A(13),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => image_in_TDATA(14),
      Q => AXI_video_strm_V_data_V_0_payload_A(14),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => image_in_TDATA(15),
      Q => AXI_video_strm_V_data_V_0_payload_A(15),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => image_in_TDATA(16),
      Q => AXI_video_strm_V_data_V_0_payload_A(16),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => image_in_TDATA(17),
      Q => AXI_video_strm_V_data_V_0_payload_A(17),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => image_in_TDATA(18),
      Q => AXI_video_strm_V_data_V_0_payload_A(18),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => image_in_TDATA(19),
      Q => AXI_video_strm_V_data_V_0_payload_A(19),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => image_in_TDATA(1),
      Q => AXI_video_strm_V_data_V_0_payload_A(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => image_in_TDATA(20),
      Q => AXI_video_strm_V_data_V_0_payload_A(20),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => image_in_TDATA(21),
      Q => AXI_video_strm_V_data_V_0_payload_A(21),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => image_in_TDATA(22),
      Q => AXI_video_strm_V_data_V_0_payload_A(22),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => image_in_TDATA(23),
      Q => AXI_video_strm_V_data_V_0_payload_A(23),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => image_in_TDATA(2),
      Q => AXI_video_strm_V_data_V_0_payload_A(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => image_in_TDATA(3),
      Q => AXI_video_strm_V_data_V_0_payload_A(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => image_in_TDATA(4),
      Q => AXI_video_strm_V_data_V_0_payload_A(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => image_in_TDATA(5),
      Q => AXI_video_strm_V_data_V_0_payload_A(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => image_in_TDATA(6),
      Q => AXI_video_strm_V_data_V_0_payload_A(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => image_in_TDATA(7),
      Q => AXI_video_strm_V_data_V_0_payload_A(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => image_in_TDATA(8),
      Q => AXI_video_strm_V_data_V_0_payload_A(8),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => image_in_TDATA(9),
      Q => AXI_video_strm_V_data_V_0_payload_A(9),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_sel_wr,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_data_V_0_ack_in,
      O => AXI_video_strm_V_data_V_0_load_B
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => image_in_TDATA(0),
      Q => AXI_video_strm_V_data_V_0_payload_B(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => image_in_TDATA(10),
      Q => AXI_video_strm_V_data_V_0_payload_B(10),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => image_in_TDATA(11),
      Q => AXI_video_strm_V_data_V_0_payload_B(11),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => image_in_TDATA(12),
      Q => AXI_video_strm_V_data_V_0_payload_B(12),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => image_in_TDATA(13),
      Q => AXI_video_strm_V_data_V_0_payload_B(13),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => image_in_TDATA(14),
      Q => AXI_video_strm_V_data_V_0_payload_B(14),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => image_in_TDATA(15),
      Q => AXI_video_strm_V_data_V_0_payload_B(15),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => image_in_TDATA(16),
      Q => AXI_video_strm_V_data_V_0_payload_B(16),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => image_in_TDATA(17),
      Q => AXI_video_strm_V_data_V_0_payload_B(17),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => image_in_TDATA(18),
      Q => AXI_video_strm_V_data_V_0_payload_B(18),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => image_in_TDATA(19),
      Q => AXI_video_strm_V_data_V_0_payload_B(19),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => image_in_TDATA(1),
      Q => AXI_video_strm_V_data_V_0_payload_B(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => image_in_TDATA(20),
      Q => AXI_video_strm_V_data_V_0_payload_B(20),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => image_in_TDATA(21),
      Q => AXI_video_strm_V_data_V_0_payload_B(21),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => image_in_TDATA(22),
      Q => AXI_video_strm_V_data_V_0_payload_B(22),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => image_in_TDATA(23),
      Q => AXI_video_strm_V_data_V_0_payload_B(23),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => image_in_TDATA(2),
      Q => AXI_video_strm_V_data_V_0_payload_B(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => image_in_TDATA(3),
      Q => AXI_video_strm_V_data_V_0_payload_B(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => image_in_TDATA(4),
      Q => AXI_video_strm_V_data_V_0_payload_B(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => image_in_TDATA(5),
      Q => AXI_video_strm_V_data_V_0_payload_B(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => image_in_TDATA(6),
      Q => AXI_video_strm_V_data_V_0_payload_B(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => image_in_TDATA(7),
      Q => AXI_video_strm_V_data_V_0_payload_B(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => image_in_TDATA(8),
      Q => AXI_video_strm_V_data_V_0_payload_B(8),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => image_in_TDATA(9),
      Q => AXI_video_strm_V_data_V_0_payload_B(9),
      R => '0'
    );
AXI_video_strm_V_data_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_ack_out,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0
    );
AXI_video_strm_V_data_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_data_V_0_sel,
      R => \^ap_rst_n_inv\
    );
AXI_video_strm_V_data_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => image_in_TVALID,
      I1 => AXI_video_strm_V_data_V_0_ack_in,
      I2 => AXI_video_strm_V_data_V_0_sel_wr,
      O => AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0
    );
AXI_video_strm_V_data_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_data_V_0_sel_wr,
      R => \^ap_rst_n_inv\
    );
\AXI_video_strm_V_data_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => AXI_video_strm_V_data_V_0_ack_out,
      I2 => image_in_TVALID,
      I3 => AXI_video_strm_V_data_V_0_ack_in,
      I4 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_data_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_ack_out,
      I1 => image_in_TVALID,
      I2 => AXI_video_strm_V_data_V_0_ack_in,
      I3 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      O => AXI_video_strm_V_data_V_0_state(1)
    );
\AXI_video_strm_V_data_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_data_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_0_state(1),
      Q => AXI_video_strm_V_data_V_0_ack_in,
      R => \^ap_rst_n_inv\
    );
\AXI_video_strm_V_dest_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => AXI_video_strm_V_data_V_0_ack_out,
      I2 => image_in_TVALID,
      I3 => \^image_in_tready\,
      I4 => \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_ack_out,
      I1 => image_in_TVALID,
      I2 => \^image_in_tready\,
      I3 => \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0]\,
      O => AXI_video_strm_V_dest_V_0_state(1)
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEFEEE"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_sel2,
      I1 => AXI_video_strm_V_data_V_0_sel3,
      I2 => exitcond_reg_4080,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => brmerge_fu_344_p2,
      I5 => exitcond_fu_329_p2,
      O => AXI_video_strm_V_data_V_0_ack_out
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I2 => \eol_2_reg_288_reg_n_0_[0]\,
      O => AXI_video_strm_V_data_V_0_sel3
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222220002222"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => \ap_CS_fsm[5]_i_6_n_0\,
      I2 => \ap_CS_fsm[5]_i_4_n_0\,
      I3 => \ap_CS_fsm[5]_i_5_n_0\,
      I4 => \AXI_video_strm_V_dest_V_0_state[1]_i_6_n_0\,
      I5 => brmerge_fu_344_p2,
      O => exitcond_reg_4080
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_dest_V_0_state[1]_i_6_n_0\
    );
\AXI_video_strm_V_dest_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_dest_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_dest_V_0_state(1),
      Q => \^image_in_tready\,
      R => \^ap_rst_n_inv\
    );
\AXI_video_strm_V_last_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => image_in_TLAST(0),
      I1 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_last_V_0_ack_in,
      I3 => AXI_video_strm_V_last_V_0_sel_wr,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0\,
      Q => AXI_video_strm_V_last_V_0_payload_A,
      R => '0'
    );
\AXI_video_strm_V_last_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => image_in_TLAST(0),
      I1 => AXI_video_strm_V_last_V_0_sel_wr,
      I2 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      I3 => AXI_video_strm_V_last_V_0_ack_in,
      I4 => AXI_video_strm_V_last_V_0_payload_B,
      O => \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0\,
      Q => AXI_video_strm_V_last_V_0_payload_B,
      R => '0'
    );
AXI_video_strm_V_last_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_ack_out,
      I1 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_last_V_0_sel,
      O => AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0
    );
AXI_video_strm_V_last_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_last_V_0_sel,
      R => \^ap_rst_n_inv\
    );
AXI_video_strm_V_last_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => image_in_TVALID,
      I1 => AXI_video_strm_V_last_V_0_ack_in,
      I2 => AXI_video_strm_V_last_V_0_sel_wr,
      O => AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0
    );
AXI_video_strm_V_last_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_last_V_0_sel_wr,
      R => \^ap_rst_n_inv\
    );
\AXI_video_strm_V_last_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A820A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => AXI_video_strm_V_last_V_0_ack_in,
      I2 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      I3 => AXI_video_strm_V_data_V_0_ack_out,
      I4 => image_in_TVALID,
      O => \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3FB"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_0_ack_in,
      I1 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_data_V_0_ack_out,
      I3 => image_in_TVALID,
      O => AXI_video_strm_V_last_V_0_state(1)
    );
\AXI_video_strm_V_last_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_last_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_0_state(1),
      Q => AXI_video_strm_V_last_V_0_ack_in,
      R => \^ap_rst_n_inv\
    );
\AXI_video_strm_V_user_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => image_in_TUSER(0),
      I1 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_0_ack_in,
      I3 => AXI_video_strm_V_user_V_0_sel_wr,
      I4 => AXI_video_strm_V_user_V_0_payload_A,
      O => \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0\,
      Q => AXI_video_strm_V_user_V_0_payload_A,
      R => '0'
    );
\AXI_video_strm_V_user_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => image_in_TUSER(0),
      I1 => AXI_video_strm_V_user_V_0_sel_wr,
      I2 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      I3 => AXI_video_strm_V_user_V_0_ack_in,
      I4 => AXI_video_strm_V_user_V_0_payload_B,
      O => \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0\,
      Q => AXI_video_strm_V_user_V_0_payload_B,
      R => '0'
    );
AXI_video_strm_V_user_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_ack_out,
      I1 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_0_sel,
      O => AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0
    );
AXI_video_strm_V_user_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_user_V_0_sel,
      R => \^ap_rst_n_inv\
    );
AXI_video_strm_V_user_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => image_in_TVALID,
      I1 => AXI_video_strm_V_user_V_0_ack_in,
      I2 => AXI_video_strm_V_user_V_0_sel_wr,
      O => AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0
    );
AXI_video_strm_V_user_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_user_V_0_sel_wr,
      R => \^ap_rst_n_inv\
    );
\AXI_video_strm_V_user_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A820A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => AXI_video_strm_V_user_V_0_ack_in,
      I2 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      I3 => AXI_video_strm_V_data_V_0_ack_out,
      I4 => image_in_TVALID,
      O => \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3FB"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_0_ack_in,
      I1 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_data_V_0_ack_out,
      I3 => image_in_TVALID,
      O => AXI_video_strm_V_user_V_0_state(1)
    );
\AXI_video_strm_V_user_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_user_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_0_state(1),
      Q => AXI_video_strm_V_user_V_0_ack_in,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8888"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2_n_0\,
      I1 => ap_CS_fsm_state4,
      I2 => start_for_RGB2Gray_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF88888"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[1]_i_2_n_0\,
      I2 => start_for_RGB2Gray_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DFFFFFF"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_0_payload_A,
      I1 => AXI_video_strm_V_user_V_0_sel,
      I2 => AXI_video_strm_V_user_V_0_payload_B,
      I3 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I4 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_0_payload_B,
      I3 => AXI_video_strm_V_user_V_0_sel,
      I4 => AXI_video_strm_V_user_V_0_payload_A,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state9,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F0FFFFD0F0D0F0"
    )
        port map (
      I0 => exitcond_fu_329_p2,
      I1 => ap_block_pp1_stage0_subdone,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => \ap_CS_fsm[4]_i_2_n_0\,
      I5 => ap_CS_fsm_state4,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => t_V_reg_183(1),
      I2 => t_V_reg_183(2),
      I3 => t_V_reg_183(0),
      I4 => \ap_CS_fsm[4]_i_3_n_0\,
      O => \ap_CS_fsm[4]_i_2_n_0\
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => t_V_reg_183(6),
      I1 => t_V_reg_183(5),
      I2 => t_V_reg_183(4),
      I3 => t_V_reg_183(3),
      O => \ap_CS_fsm[4]_i_3_n_0\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => exitcond_fu_329_p2,
      I1 => ap_block_pp1_stage0_subdone,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter0,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_4_n_0\,
      I1 => \t_V_4_reg_216_reg__0\(0),
      I2 => \t_V_4_reg_216_reg__0\(2),
      I3 => \t_V_4_reg_216_reg__0\(1),
      O => exitcond_fu_329_p2
    );
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00101010"
    )
        port map (
      I0 => brmerge_fu_344_p2,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => \ap_CS_fsm[5]_i_5_n_0\,
      I4 => \ap_CS_fsm[5]_i_4_n_0\,
      I5 => \ap_CS_fsm[5]_i_6_n_0\,
      O => ap_block_pp1_stage0_subdone
    );
\ap_CS_fsm[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \t_V_4_reg_216_reg__0\(6),
      I1 => \t_V_4_reg_216_reg__0\(5),
      I2 => \t_V_4_reg_216_reg__0\(4),
      I3 => \t_V_4_reg_216_reg__0\(3),
      O => \ap_CS_fsm[5]_i_4_n_0\
    );
\ap_CS_fsm[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \t_V_4_reg_216_reg__0\(1),
      I1 => \t_V_4_reg_216_reg__0\(2),
      I2 => \t_V_4_reg_216_reg__0\(0),
      O => \ap_CS_fsm[5]_i_5_n_0\
    );
\ap_CS_fsm[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13330000"
    )
        port map (
      I0 => src_data_stream_1_V_full_n,
      I1 => \exitcond_reg_408_reg_n_0_[0]\,
      I2 => src_data_stream_0_V_full_n,
      I3 => src_data_stream_2_V_full_n,
      I4 => ap_enable_reg_pp1_iter1_reg_n_0,
      O => \ap_CS_fsm[5]_i_6_n_0\
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \eol_2_reg_288_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state8,
      I2 => ap_CS_fsm_state7,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \eol_2_reg_288_reg_n_0_[0]\,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state7,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state8,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state9,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD00000FFF00000"
    )
        port map (
      I0 => exitcond_fu_329_p2,
      I1 => ap_block_pp1_stage0_subdone,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => p_1_in3_in,
      I4 => ap_rst_n,
      I5 => ap_CS_fsm_pp1_stage0,
      O => ap_enable_reg_pp1_iter0_i_1_n_0
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_0,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0A000C000C0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_n_0,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_rst_n,
      I3 => exitcond_fu_329_p2,
      I4 => p_1_in3_in,
      I5 => ap_block_pp1_stage0_subdone,
      O => ap_enable_reg_pp1_iter1_i_1_n_0
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1_i_1_n_0,
      Q => ap_enable_reg_pp1_iter1_reg_n_0,
      R => '0'
    );
\axi_data_V1_reg_173[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_379(0),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_reg_276(0),
      O => \axi_data_V1_reg_173[0]_i_1_n_0\
    );
\axi_data_V1_reg_173[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_379(10),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_reg_276(10),
      O => \axi_data_V1_reg_173[10]_i_1_n_0\
    );
\axi_data_V1_reg_173[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_379(11),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_reg_276(11),
      O => \axi_data_V1_reg_173[11]_i_1_n_0\
    );
\axi_data_V1_reg_173[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_379(12),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_reg_276(12),
      O => \axi_data_V1_reg_173[12]_i_1_n_0\
    );
\axi_data_V1_reg_173[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_379(13),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_reg_276(13),
      O => \axi_data_V1_reg_173[13]_i_1_n_0\
    );
\axi_data_V1_reg_173[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_379(14),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_reg_276(14),
      O => \axi_data_V1_reg_173[14]_i_1_n_0\
    );
\axi_data_V1_reg_173[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_379(15),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_reg_276(15),
      O => \axi_data_V1_reg_173[15]_i_1_n_0\
    );
\axi_data_V1_reg_173[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_379(16),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_reg_276(16),
      O => \axi_data_V1_reg_173[16]_i_1_n_0\
    );
\axi_data_V1_reg_173[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_379(17),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_reg_276(17),
      O => \axi_data_V1_reg_173[17]_i_1_n_0\
    );
\axi_data_V1_reg_173[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_379(18),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_reg_276(18),
      O => \axi_data_V1_reg_173[18]_i_1_n_0\
    );
\axi_data_V1_reg_173[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_379(19),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_reg_276(19),
      O => \axi_data_V1_reg_173[19]_i_1_n_0\
    );
\axi_data_V1_reg_173[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_379(1),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_reg_276(1),
      O => \axi_data_V1_reg_173[1]_i_1_n_0\
    );
\axi_data_V1_reg_173[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_379(20),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_reg_276(20),
      O => \axi_data_V1_reg_173[20]_i_1_n_0\
    );
\axi_data_V1_reg_173[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_379(21),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_reg_276(21),
      O => \axi_data_V1_reg_173[21]_i_1_n_0\
    );
\axi_data_V1_reg_173[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_379(22),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_reg_276(22),
      O => \axi_data_V1_reg_173[22]_i_1_n_0\
    );
\axi_data_V1_reg_173[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_379(23),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_reg_276(23),
      O => \axi_data_V1_reg_173[23]_i_1_n_0\
    );
\axi_data_V1_reg_173[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_379(2),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_reg_276(2),
      O => \axi_data_V1_reg_173[2]_i_1_n_0\
    );
\axi_data_V1_reg_173[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_379(3),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_reg_276(3),
      O => \axi_data_V1_reg_173[3]_i_1_n_0\
    );
\axi_data_V1_reg_173[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_379(4),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_reg_276(4),
      O => \axi_data_V1_reg_173[4]_i_1_n_0\
    );
\axi_data_V1_reg_173[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_379(5),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_reg_276(5),
      O => \axi_data_V1_reg_173[5]_i_1_n_0\
    );
\axi_data_V1_reg_173[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_379(6),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_reg_276(6),
      O => \axi_data_V1_reg_173[6]_i_1_n_0\
    );
\axi_data_V1_reg_173[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_379(7),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_reg_276(7),
      O => \axi_data_V1_reg_173[7]_i_1_n_0\
    );
\axi_data_V1_reg_173[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_379(8),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_reg_276(8),
      O => \axi_data_V1_reg_173[8]_i_1_n_0\
    );
\axi_data_V1_reg_173[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_379(9),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_reg_276(9),
      O => \axi_data_V1_reg_173[9]_i_1_n_0\
    );
\axi_data_V1_reg_173_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_173[0]_i_1_n_0\,
      Q => axi_data_V1_reg_173(0),
      R => '0'
    );
\axi_data_V1_reg_173_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_173[10]_i_1_n_0\,
      Q => axi_data_V1_reg_173(10),
      R => '0'
    );
\axi_data_V1_reg_173_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_173[11]_i_1_n_0\,
      Q => axi_data_V1_reg_173(11),
      R => '0'
    );
\axi_data_V1_reg_173_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_173[12]_i_1_n_0\,
      Q => axi_data_V1_reg_173(12),
      R => '0'
    );
\axi_data_V1_reg_173_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_173[13]_i_1_n_0\,
      Q => axi_data_V1_reg_173(13),
      R => '0'
    );
\axi_data_V1_reg_173_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_173[14]_i_1_n_0\,
      Q => axi_data_V1_reg_173(14),
      R => '0'
    );
\axi_data_V1_reg_173_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_173[15]_i_1_n_0\,
      Q => axi_data_V1_reg_173(15),
      R => '0'
    );
\axi_data_V1_reg_173_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_173[16]_i_1_n_0\,
      Q => axi_data_V1_reg_173(16),
      R => '0'
    );
\axi_data_V1_reg_173_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_173[17]_i_1_n_0\,
      Q => axi_data_V1_reg_173(17),
      R => '0'
    );
\axi_data_V1_reg_173_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_173[18]_i_1_n_0\,
      Q => axi_data_V1_reg_173(18),
      R => '0'
    );
\axi_data_V1_reg_173_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_173[19]_i_1_n_0\,
      Q => axi_data_V1_reg_173(19),
      R => '0'
    );
\axi_data_V1_reg_173_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_173[1]_i_1_n_0\,
      Q => axi_data_V1_reg_173(1),
      R => '0'
    );
\axi_data_V1_reg_173_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_173[20]_i_1_n_0\,
      Q => axi_data_V1_reg_173(20),
      R => '0'
    );
\axi_data_V1_reg_173_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_173[21]_i_1_n_0\,
      Q => axi_data_V1_reg_173(21),
      R => '0'
    );
\axi_data_V1_reg_173_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_173[22]_i_1_n_0\,
      Q => axi_data_V1_reg_173(22),
      R => '0'
    );
\axi_data_V1_reg_173_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_173[23]_i_1_n_0\,
      Q => axi_data_V1_reg_173(23),
      R => '0'
    );
\axi_data_V1_reg_173_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_173[2]_i_1_n_0\,
      Q => axi_data_V1_reg_173(2),
      R => '0'
    );
\axi_data_V1_reg_173_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_173[3]_i_1_n_0\,
      Q => axi_data_V1_reg_173(3),
      R => '0'
    );
\axi_data_V1_reg_173_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_173[4]_i_1_n_0\,
      Q => axi_data_V1_reg_173(4),
      R => '0'
    );
\axi_data_V1_reg_173_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_173[5]_i_1_n_0\,
      Q => axi_data_V1_reg_173(5),
      R => '0'
    );
\axi_data_V1_reg_173_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_173[6]_i_1_n_0\,
      Q => axi_data_V1_reg_173(6),
      R => '0'
    );
\axi_data_V1_reg_173_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_173[7]_i_1_n_0\,
      Q => axi_data_V1_reg_173(7),
      R => '0'
    );
\axi_data_V1_reg_173_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_173[8]_i_1_n_0\,
      Q => axi_data_V1_reg_173(8),
      R => '0'
    );
\axi_data_V1_reg_173_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_173[9]_i_1_n_0\,
      Q => axi_data_V1_reg_173(9),
      R => '0'
    );
\axi_data_V_1_reg_205[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_252(0),
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_173(0),
      O => \axi_data_V_1_reg_205[0]_i_1_n_0\
    );
\axi_data_V_1_reg_205[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_252(10),
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_173(10),
      O => \axi_data_V_1_reg_205[10]_i_1_n_0\
    );
\axi_data_V_1_reg_205[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_252(11),
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_173(11),
      O => \axi_data_V_1_reg_205[11]_i_1_n_0\
    );
\axi_data_V_1_reg_205[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_252(12),
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_173(12),
      O => \axi_data_V_1_reg_205[12]_i_1_n_0\
    );
\axi_data_V_1_reg_205[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_252(13),
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_173(13),
      O => \axi_data_V_1_reg_205[13]_i_1_n_0\
    );
\axi_data_V_1_reg_205[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_252(14),
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_173(14),
      O => \axi_data_V_1_reg_205[14]_i_1_n_0\
    );
\axi_data_V_1_reg_205[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_252(15),
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_173(15),
      O => \axi_data_V_1_reg_205[15]_i_1_n_0\
    );
\axi_data_V_1_reg_205[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_252(16),
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_173(16),
      O => \axi_data_V_1_reg_205[16]_i_1_n_0\
    );
\axi_data_V_1_reg_205[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_252(17),
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_173(17),
      O => \axi_data_V_1_reg_205[17]_i_1_n_0\
    );
\axi_data_V_1_reg_205[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_252(18),
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_173(18),
      O => \axi_data_V_1_reg_205[18]_i_1_n_0\
    );
\axi_data_V_1_reg_205[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_252(19),
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_173(19),
      O => \axi_data_V_1_reg_205[19]_i_1_n_0\
    );
\axi_data_V_1_reg_205[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_252(1),
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_173(1),
      O => \axi_data_V_1_reg_205[1]_i_1_n_0\
    );
\axi_data_V_1_reg_205[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_252(20),
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_173(20),
      O => \axi_data_V_1_reg_205[20]_i_1_n_0\
    );
\axi_data_V_1_reg_205[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_252(21),
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_173(21),
      O => \axi_data_V_1_reg_205[21]_i_1_n_0\
    );
\axi_data_V_1_reg_205[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_252(22),
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_173(22),
      O => \axi_data_V_1_reg_205[22]_i_1_n_0\
    );
\axi_data_V_1_reg_205[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I1 => p_1_in3_in,
      O => \axi_data_V_1_reg_205[23]_i_1_n_0\
    );
\axi_data_V_1_reg_205[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_252(23),
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_173(23),
      O => \axi_data_V_1_reg_205[23]_i_2_n_0\
    );
\axi_data_V_1_reg_205[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_n_0,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \exitcond_reg_408_reg_n_0_[0]\,
      I3 => ap_block_pp1_stage0_subdone,
      O => \^axivideo2mat_u0_img_data_stream_1_v_write\
    );
\axi_data_V_1_reg_205[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => t_V_reg_183(1),
      I2 => t_V_reg_183(2),
      I3 => t_V_reg_183(0),
      I4 => \ap_CS_fsm[4]_i_3_n_0\,
      O => p_1_in3_in
    );
\axi_data_V_1_reg_205[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_252(2),
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_173(2),
      O => \axi_data_V_1_reg_205[2]_i_1_n_0\
    );
\axi_data_V_1_reg_205[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_252(3),
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_173(3),
      O => \axi_data_V_1_reg_205[3]_i_1_n_0\
    );
\axi_data_V_1_reg_205[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_252(4),
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_173(4),
      O => \axi_data_V_1_reg_205[4]_i_1_n_0\
    );
\axi_data_V_1_reg_205[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_252(5),
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_173(5),
      O => \axi_data_V_1_reg_205[5]_i_1_n_0\
    );
\axi_data_V_1_reg_205[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_252(6),
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_173(6),
      O => \axi_data_V_1_reg_205[6]_i_1_n_0\
    );
\axi_data_V_1_reg_205[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_252(7),
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_173(7),
      O => \axi_data_V_1_reg_205[7]_i_1_n_0\
    );
\axi_data_V_1_reg_205[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_252(8),
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_173(8),
      O => \axi_data_V_1_reg_205[8]_i_1_n_0\
    );
\axi_data_V_1_reg_205[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_252(9),
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_173(9),
      O => \axi_data_V_1_reg_205[9]_i_1_n_0\
    );
\axi_data_V_1_reg_205_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \axi_data_V_1_reg_205[0]_i_1_n_0\,
      Q => axi_data_V_1_reg_205(0),
      R => '0'
    );
\axi_data_V_1_reg_205_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \axi_data_V_1_reg_205[10]_i_1_n_0\,
      Q => axi_data_V_1_reg_205(10),
      R => '0'
    );
\axi_data_V_1_reg_205_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \axi_data_V_1_reg_205[11]_i_1_n_0\,
      Q => axi_data_V_1_reg_205(11),
      R => '0'
    );
\axi_data_V_1_reg_205_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \axi_data_V_1_reg_205[12]_i_1_n_0\,
      Q => axi_data_V_1_reg_205(12),
      R => '0'
    );
\axi_data_V_1_reg_205_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \axi_data_V_1_reg_205[13]_i_1_n_0\,
      Q => axi_data_V_1_reg_205(13),
      R => '0'
    );
\axi_data_V_1_reg_205_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \axi_data_V_1_reg_205[14]_i_1_n_0\,
      Q => axi_data_V_1_reg_205(14),
      R => '0'
    );
\axi_data_V_1_reg_205_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \axi_data_V_1_reg_205[15]_i_1_n_0\,
      Q => axi_data_V_1_reg_205(15),
      R => '0'
    );
\axi_data_V_1_reg_205_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \axi_data_V_1_reg_205[16]_i_1_n_0\,
      Q => axi_data_V_1_reg_205(16),
      R => '0'
    );
\axi_data_V_1_reg_205_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \axi_data_V_1_reg_205[17]_i_1_n_0\,
      Q => axi_data_V_1_reg_205(17),
      R => '0'
    );
\axi_data_V_1_reg_205_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \axi_data_V_1_reg_205[18]_i_1_n_0\,
      Q => axi_data_V_1_reg_205(18),
      R => '0'
    );
\axi_data_V_1_reg_205_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \axi_data_V_1_reg_205[19]_i_1_n_0\,
      Q => axi_data_V_1_reg_205(19),
      R => '0'
    );
\axi_data_V_1_reg_205_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \axi_data_V_1_reg_205[1]_i_1_n_0\,
      Q => axi_data_V_1_reg_205(1),
      R => '0'
    );
\axi_data_V_1_reg_205_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \axi_data_V_1_reg_205[20]_i_1_n_0\,
      Q => axi_data_V_1_reg_205(20),
      R => '0'
    );
\axi_data_V_1_reg_205_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \axi_data_V_1_reg_205[21]_i_1_n_0\,
      Q => axi_data_V_1_reg_205(21),
      R => '0'
    );
\axi_data_V_1_reg_205_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \axi_data_V_1_reg_205[22]_i_1_n_0\,
      Q => axi_data_V_1_reg_205(22),
      R => '0'
    );
\axi_data_V_1_reg_205_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \axi_data_V_1_reg_205[23]_i_2_n_0\,
      Q => axi_data_V_1_reg_205(23),
      R => '0'
    );
\axi_data_V_1_reg_205_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \axi_data_V_1_reg_205[2]_i_1_n_0\,
      Q => axi_data_V_1_reg_205(2),
      R => '0'
    );
\axi_data_V_1_reg_205_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \axi_data_V_1_reg_205[3]_i_1_n_0\,
      Q => axi_data_V_1_reg_205(3),
      R => '0'
    );
\axi_data_V_1_reg_205_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \axi_data_V_1_reg_205[4]_i_1_n_0\,
      Q => axi_data_V_1_reg_205(4),
      R => '0'
    );
\axi_data_V_1_reg_205_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \axi_data_V_1_reg_205[5]_i_1_n_0\,
      Q => axi_data_V_1_reg_205(5),
      R => '0'
    );
\axi_data_V_1_reg_205_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \axi_data_V_1_reg_205[6]_i_1_n_0\,
      Q => axi_data_V_1_reg_205(6),
      R => '0'
    );
\axi_data_V_1_reg_205_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \axi_data_V_1_reg_205[7]_i_1_n_0\,
      Q => axi_data_V_1_reg_205(7),
      R => '0'
    );
\axi_data_V_1_reg_205_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \axi_data_V_1_reg_205[8]_i_1_n_0\,
      Q => axi_data_V_1_reg_205(8),
      R => '0'
    );
\axi_data_V_1_reg_205_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \axi_data_V_1_reg_205[9]_i_1_n_0\,
      Q => axi_data_V_1_reg_205(9),
      R => '0'
    );
\axi_data_V_3_reg_276[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_reg_205(0),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(0),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(0),
      O => p_1_in(0)
    );
\axi_data_V_3_reg_276[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_reg_205(10),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(10),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(10),
      O => p_1_in(10)
    );
\axi_data_V_3_reg_276[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_reg_205(11),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(11),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(11),
      O => p_1_in(11)
    );
\axi_data_V_3_reg_276[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_reg_205(12),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(12),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(12),
      O => p_1_in(12)
    );
\axi_data_V_3_reg_276[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_reg_205(13),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(13),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(13),
      O => p_1_in(13)
    );
\axi_data_V_3_reg_276[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_reg_205(14),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(14),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(14),
      O => p_1_in(14)
    );
\axi_data_V_3_reg_276[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_reg_205(15),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(15),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(15),
      O => p_1_in(15)
    );
\axi_data_V_3_reg_276[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_reg_205(16),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(16),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(16),
      O => p_1_in(16)
    );
\axi_data_V_3_reg_276[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_reg_205(17),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(17),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(17),
      O => p_1_in(17)
    );
\axi_data_V_3_reg_276[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_reg_205(18),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(18),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(18),
      O => p_1_in(18)
    );
\axi_data_V_3_reg_276[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_reg_205(19),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(19),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(19),
      O => p_1_in(19)
    );
\axi_data_V_3_reg_276[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_reg_205(1),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(1),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(1),
      O => p_1_in(1)
    );
\axi_data_V_3_reg_276[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_reg_205(20),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(20),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(20),
      O => p_1_in(20)
    );
\axi_data_V_3_reg_276[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_reg_205(21),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(21),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(21),
      O => p_1_in(21)
    );
\axi_data_V_3_reg_276[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_reg_205(22),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(22),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(22),
      O => p_1_in(22)
    );
\axi_data_V_3_reg_276[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_reg_205(23),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(23),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(23),
      O => p_1_in(23)
    );
\axi_data_V_3_reg_276[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_reg_205(2),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(2),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(2),
      O => p_1_in(2)
    );
\axi_data_V_3_reg_276[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_reg_205(3),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(3),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(3),
      O => p_1_in(3)
    );
\axi_data_V_3_reg_276[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_reg_205(4),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(4),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(4),
      O => p_1_in(4)
    );
\axi_data_V_3_reg_276[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_reg_205(5),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(5),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(5),
      O => p_1_in(5)
    );
\axi_data_V_3_reg_276[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_reg_205(6),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(6),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(6),
      O => p_1_in(6)
    );
\axi_data_V_3_reg_276[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_reg_205(7),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(7),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(7),
      O => p_1_in(7)
    );
\axi_data_V_3_reg_276[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_reg_205(8),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(8),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(8),
      O => p_1_in(8)
    );
\axi_data_V_3_reg_276[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_reg_205(9),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(9),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(9),
      O => p_1_in(9)
    );
\axi_data_V_3_reg_276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => p_1_in(0),
      Q => axi_data_V_3_reg_276(0),
      R => '0'
    );
\axi_data_V_3_reg_276_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => p_1_in(10),
      Q => axi_data_V_3_reg_276(10),
      R => '0'
    );
\axi_data_V_3_reg_276_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => p_1_in(11),
      Q => axi_data_V_3_reg_276(11),
      R => '0'
    );
\axi_data_V_3_reg_276_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => p_1_in(12),
      Q => axi_data_V_3_reg_276(12),
      R => '0'
    );
\axi_data_V_3_reg_276_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => p_1_in(13),
      Q => axi_data_V_3_reg_276(13),
      R => '0'
    );
\axi_data_V_3_reg_276_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => p_1_in(14),
      Q => axi_data_V_3_reg_276(14),
      R => '0'
    );
\axi_data_V_3_reg_276_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => p_1_in(15),
      Q => axi_data_V_3_reg_276(15),
      R => '0'
    );
\axi_data_V_3_reg_276_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => p_1_in(16),
      Q => axi_data_V_3_reg_276(16),
      R => '0'
    );
\axi_data_V_3_reg_276_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => p_1_in(17),
      Q => axi_data_V_3_reg_276(17),
      R => '0'
    );
\axi_data_V_3_reg_276_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => p_1_in(18),
      Q => axi_data_V_3_reg_276(18),
      R => '0'
    );
\axi_data_V_3_reg_276_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => p_1_in(19),
      Q => axi_data_V_3_reg_276(19),
      R => '0'
    );
\axi_data_V_3_reg_276_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => p_1_in(1),
      Q => axi_data_V_3_reg_276(1),
      R => '0'
    );
\axi_data_V_3_reg_276_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => p_1_in(20),
      Q => axi_data_V_3_reg_276(20),
      R => '0'
    );
\axi_data_V_3_reg_276_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => p_1_in(21),
      Q => axi_data_V_3_reg_276(21),
      R => '0'
    );
\axi_data_V_3_reg_276_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => p_1_in(22),
      Q => axi_data_V_3_reg_276(22),
      R => '0'
    );
\axi_data_V_3_reg_276_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => p_1_in(23),
      Q => axi_data_V_3_reg_276(23),
      R => '0'
    );
\axi_data_V_3_reg_276_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => p_1_in(2),
      Q => axi_data_V_3_reg_276(2),
      R => '0'
    );
\axi_data_V_3_reg_276_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => p_1_in(3),
      Q => axi_data_V_3_reg_276(3),
      R => '0'
    );
\axi_data_V_3_reg_276_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => p_1_in(4),
      Q => axi_data_V_3_reg_276(4),
      R => '0'
    );
\axi_data_V_3_reg_276_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => p_1_in(5),
      Q => axi_data_V_3_reg_276(5),
      R => '0'
    );
\axi_data_V_3_reg_276_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => p_1_in(6),
      Q => axi_data_V_3_reg_276(6),
      R => '0'
    );
\axi_data_V_3_reg_276_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => p_1_in(7),
      Q => axi_data_V_3_reg_276(7),
      R => '0'
    );
\axi_data_V_3_reg_276_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => p_1_in(8),
      Q => axi_data_V_3_reg_276(8),
      R => '0'
    );
\axi_data_V_3_reg_276_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => p_1_in(9),
      Q => axi_data_V_3_reg_276(9),
      R => '0'
    );
\axi_last_V1_reg_163[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_last_V_reg_387,
      I1 => ap_CS_fsm_state3,
      I2 => axi_last_V_3_reg_264,
      O => \axi_last_V1_reg_163[0]_i_1_n_0\
    );
\axi_last_V1_reg_163_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_last_V1_reg_163[0]_i_1_n_0\,
      Q => axi_last_V1_reg_163,
      R => '0'
    );
\axi_last_V_2_reg_239[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACCFFFF0ACC0000"
    )
        port map (
      I0 => eol_1_reg_194,
      I1 => AXI_video_strm_V_last_V_0_data_out,
      I2 => ap_phi_mux_eol_phi_fu_231_p41,
      I3 => axi_last_V_2_reg_2391,
      I4 => p_34_in,
      I5 => \axi_last_V_2_reg_239_reg_n_0_[0]\,
      O => \axi_last_V_2_reg_239[0]_i_1_n_0\
    );
\axi_last_V_2_reg_239_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \axi_last_V_2_reg_239[0]_i_1_n_0\,
      Q => \axi_last_V_2_reg_239_reg_n_0_[0]\,
      R => '0'
    );
\axi_last_V_3_reg_264[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => eol_1_reg_194,
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_last_V_0_payload_B,
      I3 => AXI_video_strm_V_last_V_0_sel,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \axi_last_V_3_reg_264[0]_i_1_n_0\
    );
\axi_last_V_3_reg_264_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => \axi_last_V_3_reg_264[0]_i_1_n_0\,
      Q => axi_last_V_3_reg_264,
      R => '0'
    );
\eol_1_reg_194[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_last_V_2_reg_239_reg_n_0_[0]\,
      I1 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_last_V1_reg_163,
      O => \eol_1_reg_194[0]_i_1_n_0\
    );
\eol_1_reg_194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_205[23]_i_1_n_0\,
      D => \eol_1_reg_194[0]_i_1_n_0\,
      Q => eol_1_reg_194,
      R => '0'
    );
\eol_2_reg_288[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \eol_2_reg_288_reg_n_0_[0]\,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I3 => ap_CS_fsm_state8,
      O => eol_2_reg_288
    );
\eol_2_reg_288[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \eol_reg_227_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_last_V_0_payload_B,
      I3 => AXI_video_strm_V_last_V_0_sel,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \eol_2_reg_288[0]_i_2_n_0\
    );
\eol_2_reg_288_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_2_reg_288,
      D => \eol_2_reg_288[0]_i_2_n_0\,
      Q => \eol_2_reg_288_reg_n_0_[0]\,
      R => '0'
    );
\eol_reg_227[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5C0"
    )
        port map (
      I0 => p_1_in3_in,
      I1 => \axi_last_V_2_reg_239_reg_n_0_[0]\,
      I2 => \^axivideo2mat_u0_img_data_stream_1_v_write\,
      I3 => \eol_reg_227_reg_n_0_[0]\,
      O => \eol_reg_227[0]_i_1_n_0\
    );
\eol_reg_227_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \eol_reg_227[0]_i_1_n_0\,
      Q => \eol_reg_227_reg_n_0_[0]\,
      R => '0'
    );
\exitcond_reg_408[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => exitcond_fu_329_p2,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_block_pp1_stage0_subdone,
      I3 => \exitcond_reg_408_reg_n_0_[0]\,
      O => \exitcond_reg_408[0]_i_1_n_0\
    );
\exitcond_reg_408_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_408[0]_i_1_n_0\,
      Q => \exitcond_reg_408_reg_n_0_[0]\,
      R => '0'
    );
\i_V_reg_403[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_reg_183(0),
      O => i_V_fu_323_p2(0)
    );
\i_V_reg_403[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_reg_183(0),
      I1 => t_V_reg_183(1),
      O => i_V_fu_323_p2(1)
    );
\i_V_reg_403[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => t_V_reg_183(0),
      I1 => t_V_reg_183(1),
      I2 => t_V_reg_183(2),
      O => i_V_fu_323_p2(2)
    );
\i_V_reg_403[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => t_V_reg_183(1),
      I1 => t_V_reg_183(0),
      I2 => t_V_reg_183(2),
      I3 => t_V_reg_183(3),
      O => i_V_fu_323_p2(3)
    );
\i_V_reg_403[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => t_V_reg_183(2),
      I1 => t_V_reg_183(0),
      I2 => t_V_reg_183(1),
      I3 => t_V_reg_183(3),
      I4 => t_V_reg_183(4),
      O => i_V_fu_323_p2(4)
    );
\i_V_reg_403[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => t_V_reg_183(3),
      I1 => t_V_reg_183(1),
      I2 => t_V_reg_183(0),
      I3 => t_V_reg_183(2),
      I4 => t_V_reg_183(4),
      I5 => t_V_reg_183(5),
      O => i_V_fu_323_p2(5)
    );
\i_V_reg_403[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_V_reg_403[6]_i_2_n_0\,
      I1 => t_V_reg_183(5),
      I2 => t_V_reg_183(6),
      O => i_V_fu_323_p2(6)
    );
\i_V_reg_403[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => t_V_reg_183(4),
      I1 => t_V_reg_183(2),
      I2 => t_V_reg_183(0),
      I3 => t_V_reg_183(1),
      I4 => t_V_reg_183(3),
      O => \i_V_reg_403[6]_i_2_n_0\
    );
\i_V_reg_403_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_323_p2(0),
      Q => i_V_reg_403(0),
      R => '0'
    );
\i_V_reg_403_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_323_p2(1),
      Q => i_V_reg_403(1),
      R => '0'
    );
\i_V_reg_403_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_323_p2(2),
      Q => i_V_reg_403(2),
      R => '0'
    );
\i_V_reg_403_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_323_p2(3),
      Q => i_V_reg_403(3),
      R => '0'
    );
\i_V_reg_403_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_323_p2(4),
      Q => i_V_reg_403(4),
      R => '0'
    );
\i_V_reg_403_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_323_p2(5),
      Q => i_V_reg_403(5),
      R => '0'
    );
\i_V_reg_403_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_323_p2(6),
      Q => i_V_reg_403(6),
      R => '0'
    );
\p_Val2_s_reg_252[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(0),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(0),
      I3 => axi_last_V_2_reg_2391,
      I4 => AXI_video_strm_V_data_V_0_data_out(0),
      O => \p_Val2_s_reg_252[0]_i_1_n_0\
    );
\p_Val2_s_reg_252[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(10),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(10),
      I3 => axi_last_V_2_reg_2391,
      I4 => AXI_video_strm_V_data_V_0_data_out(10),
      O => \p_Val2_s_reg_252[10]_i_1_n_0\
    );
\p_Val2_s_reg_252[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(11),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(11),
      I3 => axi_last_V_2_reg_2391,
      I4 => AXI_video_strm_V_data_V_0_data_out(11),
      O => \p_Val2_s_reg_252[11]_i_1_n_0\
    );
\p_Val2_s_reg_252[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(12),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(12),
      I3 => axi_last_V_2_reg_2391,
      I4 => AXI_video_strm_V_data_V_0_data_out(12),
      O => \p_Val2_s_reg_252[12]_i_1_n_0\
    );
\p_Val2_s_reg_252[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(13),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(13),
      I3 => axi_last_V_2_reg_2391,
      I4 => AXI_video_strm_V_data_V_0_data_out(13),
      O => \p_Val2_s_reg_252[13]_i_1_n_0\
    );
\p_Val2_s_reg_252[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(14),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(14),
      I3 => axi_last_V_2_reg_2391,
      I4 => AXI_video_strm_V_data_V_0_data_out(14),
      O => \p_Val2_s_reg_252[14]_i_1_n_0\
    );
\p_Val2_s_reg_252[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(15),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(15),
      I3 => axi_last_V_2_reg_2391,
      I4 => AXI_video_strm_V_data_V_0_data_out(15),
      O => \p_Val2_s_reg_252[15]_i_1_n_0\
    );
\p_Val2_s_reg_252[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(16),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(16),
      I3 => axi_last_V_2_reg_2391,
      I4 => AXI_video_strm_V_data_V_0_data_out(16),
      O => \p_Val2_s_reg_252[16]_i_1_n_0\
    );
\p_Val2_s_reg_252[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(17),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(17),
      I3 => axi_last_V_2_reg_2391,
      I4 => AXI_video_strm_V_data_V_0_data_out(17),
      O => \p_Val2_s_reg_252[17]_i_1_n_0\
    );
\p_Val2_s_reg_252[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(18),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(18),
      I3 => axi_last_V_2_reg_2391,
      I4 => AXI_video_strm_V_data_V_0_data_out(18),
      O => \p_Val2_s_reg_252[18]_i_1_n_0\
    );
\p_Val2_s_reg_252[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(19),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(19),
      I3 => axi_last_V_2_reg_2391,
      I4 => AXI_video_strm_V_data_V_0_data_out(19),
      O => \p_Val2_s_reg_252[19]_i_1_n_0\
    );
\p_Val2_s_reg_252[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(1),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(1),
      I3 => axi_last_V_2_reg_2391,
      I4 => AXI_video_strm_V_data_V_0_data_out(1),
      O => \p_Val2_s_reg_252[1]_i_1_n_0\
    );
\p_Val2_s_reg_252[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(20),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(20),
      I3 => axi_last_V_2_reg_2391,
      I4 => AXI_video_strm_V_data_V_0_data_out(20),
      O => \p_Val2_s_reg_252[20]_i_1_n_0\
    );
\p_Val2_s_reg_252[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(21),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(21),
      I3 => axi_last_V_2_reg_2391,
      I4 => AXI_video_strm_V_data_V_0_data_out(21),
      O => \p_Val2_s_reg_252[21]_i_1_n_0\
    );
\p_Val2_s_reg_252[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(22),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(22),
      I3 => axi_last_V_2_reg_2391,
      I4 => AXI_video_strm_V_data_V_0_data_out(22),
      O => \p_Val2_s_reg_252[22]_i_1_n_0\
    );
\p_Val2_s_reg_252[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter0,
      O => p_34_in
    );
\p_Val2_s_reg_252[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(23),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(23),
      I3 => axi_last_V_2_reg_2391,
      I4 => AXI_video_strm_V_data_V_0_data_out(23),
      O => \p_Val2_s_reg_252[23]_i_2_n_0\
    );
\p_Val2_s_reg_252[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \exitcond_reg_408_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_0,
      O => ap_phi_mux_eol_phi_fu_231_p41
    );
\p_Val2_s_reg_252[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFB8"
    )
        port map (
      I0 => \axi_last_V_2_reg_239_reg_n_0_[0]\,
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => \eol_reg_227_reg_n_0_[0]\,
      I3 => sof_1_fu_120,
      I4 => exitcond_fu_329_p2,
      O => axi_last_V_2_reg_2391
    );
\p_Val2_s_reg_252[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(2),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(2),
      I3 => axi_last_V_2_reg_2391,
      I4 => AXI_video_strm_V_data_V_0_data_out(2),
      O => \p_Val2_s_reg_252[2]_i_1_n_0\
    );
\p_Val2_s_reg_252[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(3),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(3),
      I3 => axi_last_V_2_reg_2391,
      I4 => AXI_video_strm_V_data_V_0_data_out(3),
      O => \p_Val2_s_reg_252[3]_i_1_n_0\
    );
\p_Val2_s_reg_252[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(4),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(4),
      I3 => axi_last_V_2_reg_2391,
      I4 => AXI_video_strm_V_data_V_0_data_out(4),
      O => \p_Val2_s_reg_252[4]_i_1_n_0\
    );
\p_Val2_s_reg_252[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(5),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(5),
      I3 => axi_last_V_2_reg_2391,
      I4 => AXI_video_strm_V_data_V_0_data_out(5),
      O => \p_Val2_s_reg_252[5]_i_1_n_0\
    );
\p_Val2_s_reg_252[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(6),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(6),
      I3 => axi_last_V_2_reg_2391,
      I4 => AXI_video_strm_V_data_V_0_data_out(6),
      O => \p_Val2_s_reg_252[6]_i_1_n_0\
    );
\p_Val2_s_reg_252[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(7),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(7),
      I3 => axi_last_V_2_reg_2391,
      I4 => AXI_video_strm_V_data_V_0_data_out(7),
      O => \p_Val2_s_reg_252[7]_i_1_n_0\
    );
\p_Val2_s_reg_252[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(8),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(8),
      I3 => axi_last_V_2_reg_2391,
      I4 => AXI_video_strm_V_data_V_0_data_out(8),
      O => \p_Val2_s_reg_252[8]_i_1_n_0\
    );
\p_Val2_s_reg_252[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(9),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(9),
      I3 => axi_last_V_2_reg_2391,
      I4 => AXI_video_strm_V_data_V_0_data_out(9),
      O => \p_Val2_s_reg_252[9]_i_1_n_0\
    );
\p_Val2_s_reg_252_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \p_Val2_s_reg_252[0]_i_1_n_0\,
      Q => p_Val2_s_reg_252(0),
      R => '0'
    );
\p_Val2_s_reg_252_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \p_Val2_s_reg_252[10]_i_1_n_0\,
      Q => p_Val2_s_reg_252(10),
      R => '0'
    );
\p_Val2_s_reg_252_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \p_Val2_s_reg_252[11]_i_1_n_0\,
      Q => p_Val2_s_reg_252(11),
      R => '0'
    );
\p_Val2_s_reg_252_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \p_Val2_s_reg_252[12]_i_1_n_0\,
      Q => p_Val2_s_reg_252(12),
      R => '0'
    );
\p_Val2_s_reg_252_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \p_Val2_s_reg_252[13]_i_1_n_0\,
      Q => p_Val2_s_reg_252(13),
      R => '0'
    );
\p_Val2_s_reg_252_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \p_Val2_s_reg_252[14]_i_1_n_0\,
      Q => p_Val2_s_reg_252(14),
      R => '0'
    );
\p_Val2_s_reg_252_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \p_Val2_s_reg_252[15]_i_1_n_0\,
      Q => p_Val2_s_reg_252(15),
      R => '0'
    );
\p_Val2_s_reg_252_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \p_Val2_s_reg_252[16]_i_1_n_0\,
      Q => p_Val2_s_reg_252(16),
      R => '0'
    );
\p_Val2_s_reg_252_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \p_Val2_s_reg_252[17]_i_1_n_0\,
      Q => p_Val2_s_reg_252(17),
      R => '0'
    );
\p_Val2_s_reg_252_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \p_Val2_s_reg_252[18]_i_1_n_0\,
      Q => p_Val2_s_reg_252(18),
      R => '0'
    );
\p_Val2_s_reg_252_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \p_Val2_s_reg_252[19]_i_1_n_0\,
      Q => p_Val2_s_reg_252(19),
      R => '0'
    );
\p_Val2_s_reg_252_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \p_Val2_s_reg_252[1]_i_1_n_0\,
      Q => p_Val2_s_reg_252(1),
      R => '0'
    );
\p_Val2_s_reg_252_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \p_Val2_s_reg_252[20]_i_1_n_0\,
      Q => p_Val2_s_reg_252(20),
      R => '0'
    );
\p_Val2_s_reg_252_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \p_Val2_s_reg_252[21]_i_1_n_0\,
      Q => p_Val2_s_reg_252(21),
      R => '0'
    );
\p_Val2_s_reg_252_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \p_Val2_s_reg_252[22]_i_1_n_0\,
      Q => p_Val2_s_reg_252(22),
      R => '0'
    );
\p_Val2_s_reg_252_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \p_Val2_s_reg_252[23]_i_2_n_0\,
      Q => p_Val2_s_reg_252(23),
      R => '0'
    );
\p_Val2_s_reg_252_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \p_Val2_s_reg_252[2]_i_1_n_0\,
      Q => p_Val2_s_reg_252(2),
      R => '0'
    );
\p_Val2_s_reg_252_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \p_Val2_s_reg_252[3]_i_1_n_0\,
      Q => p_Val2_s_reg_252(3),
      R => '0'
    );
\p_Val2_s_reg_252_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \p_Val2_s_reg_252[4]_i_1_n_0\,
      Q => p_Val2_s_reg_252(4),
      R => '0'
    );
\p_Val2_s_reg_252_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \p_Val2_s_reg_252[5]_i_1_n_0\,
      Q => p_Val2_s_reg_252(5),
      R => '0'
    );
\p_Val2_s_reg_252_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \p_Val2_s_reg_252[6]_i_1_n_0\,
      Q => p_Val2_s_reg_252(6),
      R => '0'
    );
\p_Val2_s_reg_252_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \p_Val2_s_reg_252[7]_i_1_n_0\,
      Q => p_Val2_s_reg_252(7),
      R => '0'
    );
\p_Val2_s_reg_252_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \p_Val2_s_reg_252[8]_i_1_n_0\,
      Q => p_Val2_s_reg_252(8),
      R => '0'
    );
\p_Val2_s_reg_252_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \p_Val2_s_reg_252[9]_i_1_n_0\,
      Q => p_Val2_s_reg_252(9),
      R => '0'
    );
\sof_1_fu_120[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => exitcond_fu_329_p2,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_block_pp1_stage0_subdone,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => sof_1_fu_120,
      I5 => ap_CS_fsm_state3,
      O => \sof_1_fu_120[0]_i_1_n_0\
    );
\sof_1_fu_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_1_fu_120[0]_i_1_n_0\,
      Q => sof_1_fu_120,
      R => '0'
    );
start_once_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2_n_0\,
      I1 => \^start_once_reg\,
      I2 => start_for_RGB2Gray_U0_full_n,
      O => start_once_reg_i_1_n_0
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_0,
      Q => \^start_once_reg\,
      R => \^ap_rst_n_inv\
    );
\t_V_4_reg_216[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_4_reg_216_reg__0\(0),
      O => j_V_fu_335_p2(0)
    );
\t_V_4_reg_216[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_4_reg_216_reg__0\(0),
      I1 => \t_V_4_reg_216_reg__0\(1),
      O => j_V_fu_335_p2(1)
    );
\t_V_4_reg_216[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t_V_4_reg_216_reg__0\(0),
      I1 => \t_V_4_reg_216_reg__0\(1),
      I2 => \t_V_4_reg_216_reg__0\(2),
      O => j_V_fu_335_p2(2)
    );
\t_V_4_reg_216[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \t_V_4_reg_216_reg__0\(1),
      I1 => \t_V_4_reg_216_reg__0\(0),
      I2 => \t_V_4_reg_216_reg__0\(2),
      I3 => \t_V_4_reg_216_reg__0\(3),
      O => j_V_fu_335_p2(3)
    );
\t_V_4_reg_216[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \t_V_4_reg_216_reg__0\(2),
      I1 => \t_V_4_reg_216_reg__0\(0),
      I2 => \t_V_4_reg_216_reg__0\(1),
      I3 => \t_V_4_reg_216_reg__0\(3),
      I4 => \t_V_4_reg_216_reg__0\(4),
      O => j_V_fu_335_p2(4)
    );
\t_V_4_reg_216[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_4_reg_216_reg__0\(3),
      I1 => \t_V_4_reg_216_reg__0\(1),
      I2 => \t_V_4_reg_216_reg__0\(0),
      I3 => \t_V_4_reg_216_reg__0\(2),
      I4 => \t_V_4_reg_216_reg__0\(4),
      I5 => \t_V_4_reg_216_reg__0\(5),
      O => j_V_fu_335_p2(5)
    );
\t_V_4_reg_216[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => exitcond_fu_329_p2,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_block_pp1_stage0_subdone,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => p_1_in3_in,
      O => t_V_4_reg_216
    );
\t_V_4_reg_216[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => exitcond_fu_329_p2,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_block_pp1_stage0_subdone,
      I3 => ap_CS_fsm_pp1_stage0,
      O => sof_1_fu_1200
    );
\t_V_4_reg_216[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t_V_4_reg_216[6]_i_4_n_0\,
      I1 => \t_V_4_reg_216_reg__0\(5),
      I2 => \t_V_4_reg_216_reg__0\(6),
      O => j_V_fu_335_p2(6)
    );
\t_V_4_reg_216[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \t_V_4_reg_216_reg__0\(4),
      I1 => \t_V_4_reg_216_reg__0\(2),
      I2 => \t_V_4_reg_216_reg__0\(0),
      I3 => \t_V_4_reg_216_reg__0\(1),
      I4 => \t_V_4_reg_216_reg__0\(3),
      O => \t_V_4_reg_216[6]_i_4_n_0\
    );
\t_V_4_reg_216_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_fu_1200,
      D => j_V_fu_335_p2(0),
      Q => \t_V_4_reg_216_reg__0\(0),
      R => t_V_4_reg_216
    );
\t_V_4_reg_216_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_fu_1200,
      D => j_V_fu_335_p2(1),
      Q => \t_V_4_reg_216_reg__0\(1),
      R => t_V_4_reg_216
    );
\t_V_4_reg_216_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_fu_1200,
      D => j_V_fu_335_p2(2),
      Q => \t_V_4_reg_216_reg__0\(2),
      R => t_V_4_reg_216
    );
\t_V_4_reg_216_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_fu_1200,
      D => j_V_fu_335_p2(3),
      Q => \t_V_4_reg_216_reg__0\(3),
      R => t_V_4_reg_216
    );
\t_V_4_reg_216_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_fu_1200,
      D => j_V_fu_335_p2(4),
      Q => \t_V_4_reg_216_reg__0\(4),
      R => t_V_4_reg_216
    );
\t_V_4_reg_216_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_fu_1200,
      D => j_V_fu_335_p2(5),
      Q => \t_V_4_reg_216_reg__0\(5),
      R => t_V_4_reg_216
    );
\t_V_4_reg_216_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_fu_1200,
      D => j_V_fu_335_p2(6),
      Q => \t_V_4_reg_216_reg__0\(6),
      R => t_V_4_reg_216
    );
\t_V_reg_183_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_403(0),
      Q => t_V_reg_183(0),
      R => ap_CS_fsm_state3
    );
\t_V_reg_183_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_403(1),
      Q => t_V_reg_183(1),
      R => ap_CS_fsm_state3
    );
\t_V_reg_183_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_403(2),
      Q => t_V_reg_183(2),
      R => ap_CS_fsm_state3
    );
\t_V_reg_183_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_403(3),
      Q => t_V_reg_183(3),
      R => ap_CS_fsm_state3
    );
\t_V_reg_183_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_403(4),
      Q => t_V_reg_183(4),
      R => ap_CS_fsm_state3
    );
\t_V_reg_183_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_403(5),
      Q => t_V_reg_183(5),
      R => ap_CS_fsm_state3
    );
\t_V_reg_183_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_403(6),
      Q => t_V_reg_183(6),
      R => ap_CS_fsm_state3
    );
\tmp_129_reg_421[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(0),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(0),
      I3 => brmerge_fu_344_p2,
      I4 => AXI_video_strm_V_data_V_0_data_out(0),
      O => \tmp_129_reg_421[0]_i_1_n_0\
    );
\tmp_129_reg_421[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(1),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(1),
      I3 => brmerge_fu_344_p2,
      I4 => AXI_video_strm_V_data_V_0_data_out(1),
      O => \tmp_129_reg_421[1]_i_1_n_0\
    );
\tmp_129_reg_421[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(2),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(2),
      I3 => brmerge_fu_344_p2,
      I4 => AXI_video_strm_V_data_V_0_data_out(2),
      O => \tmp_129_reg_421[2]_i_1_n_0\
    );
\tmp_129_reg_421[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(3),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(3),
      I3 => brmerge_fu_344_p2,
      I4 => AXI_video_strm_V_data_V_0_data_out(3),
      O => \tmp_129_reg_421[3]_i_1_n_0\
    );
\tmp_129_reg_421[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(4),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(4),
      I3 => brmerge_fu_344_p2,
      I4 => AXI_video_strm_V_data_V_0_data_out(4),
      O => \tmp_129_reg_421[4]_i_1_n_0\
    );
\tmp_129_reg_421[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(5),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(5),
      I3 => brmerge_fu_344_p2,
      I4 => AXI_video_strm_V_data_V_0_data_out(5),
      O => \tmp_129_reg_421[5]_i_1_n_0\
    );
\tmp_129_reg_421[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(6),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(6),
      I3 => brmerge_fu_344_p2,
      I4 => AXI_video_strm_V_data_V_0_data_out(6),
      O => \tmp_129_reg_421[6]_i_1_n_0\
    );
\tmp_129_reg_421[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => exitcond_fu_329_p2,
      O => tmp_129_reg_4210
    );
\tmp_129_reg_421[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(7),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(7),
      I3 => brmerge_fu_344_p2,
      I4 => AXI_video_strm_V_data_V_0_data_out(7),
      O => \tmp_129_reg_421[7]_i_2_n_0\
    );
\tmp_129_reg_421[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEEEEAEEEEEE"
    )
        port map (
      I0 => sof_1_fu_120,
      I1 => \eol_reg_227_reg_n_0_[0]\,
      I2 => \exitcond_reg_408_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => ap_enable_reg_pp1_iter1_reg_n_0,
      I5 => \axi_last_V_2_reg_239_reg_n_0_[0]\,
      O => brmerge_fu_344_p2
    );
\tmp_129_reg_421_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_129_reg_4210,
      D => \tmp_129_reg_421[0]_i_1_n_0\,
      Q => img_data_stream_0_V_din(0),
      R => '0'
    );
\tmp_129_reg_421_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_129_reg_4210,
      D => \tmp_129_reg_421[1]_i_1_n_0\,
      Q => img_data_stream_0_V_din(1),
      R => '0'
    );
\tmp_129_reg_421_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_129_reg_4210,
      D => \tmp_129_reg_421[2]_i_1_n_0\,
      Q => img_data_stream_0_V_din(2),
      R => '0'
    );
\tmp_129_reg_421_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_129_reg_4210,
      D => \tmp_129_reg_421[3]_i_1_n_0\,
      Q => img_data_stream_0_V_din(3),
      R => '0'
    );
\tmp_129_reg_421_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_129_reg_4210,
      D => \tmp_129_reg_421[4]_i_1_n_0\,
      Q => img_data_stream_0_V_din(4),
      R => '0'
    );
\tmp_129_reg_421_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_129_reg_4210,
      D => \tmp_129_reg_421[5]_i_1_n_0\,
      Q => img_data_stream_0_V_din(5),
      R => '0'
    );
\tmp_129_reg_421_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_129_reg_4210,
      D => \tmp_129_reg_421[6]_i_1_n_0\,
      Q => img_data_stream_0_V_din(6),
      R => '0'
    );
\tmp_129_reg_421_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_129_reg_4210,
      D => \tmp_129_reg_421[7]_i_2_n_0\,
      Q => img_data_stream_0_V_din(7),
      R => '0'
    );
\tmp_43_reg_426[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(8),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(8),
      I3 => brmerge_fu_344_p2,
      I4 => AXI_video_strm_V_data_V_0_data_out(8),
      O => p_0_in(0)
    );
\tmp_43_reg_426[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(9),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(9),
      I3 => brmerge_fu_344_p2,
      I4 => AXI_video_strm_V_data_V_0_data_out(9),
      O => p_0_in(1)
    );
\tmp_43_reg_426[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(10),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(10),
      I3 => brmerge_fu_344_p2,
      I4 => AXI_video_strm_V_data_V_0_data_out(10),
      O => p_0_in(2)
    );
\tmp_43_reg_426[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(11),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(11),
      I3 => brmerge_fu_344_p2,
      I4 => AXI_video_strm_V_data_V_0_data_out(11),
      O => p_0_in(3)
    );
\tmp_43_reg_426[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(12),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(12),
      I3 => brmerge_fu_344_p2,
      I4 => AXI_video_strm_V_data_V_0_data_out(12),
      O => p_0_in(4)
    );
\tmp_43_reg_426[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(13),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(13),
      I3 => brmerge_fu_344_p2,
      I4 => AXI_video_strm_V_data_V_0_data_out(13),
      O => p_0_in(5)
    );
\tmp_43_reg_426[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(14),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(14),
      I3 => brmerge_fu_344_p2,
      I4 => AXI_video_strm_V_data_V_0_data_out(14),
      O => p_0_in(6)
    );
\tmp_43_reg_426[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(15),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(15),
      I3 => brmerge_fu_344_p2,
      I4 => AXI_video_strm_V_data_V_0_data_out(15),
      O => p_0_in(7)
    );
\tmp_43_reg_426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_129_reg_4210,
      D => p_0_in(0),
      Q => img_data_stream_1_V_din(0),
      R => '0'
    );
\tmp_43_reg_426_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_129_reg_4210,
      D => p_0_in(1),
      Q => img_data_stream_1_V_din(1),
      R => '0'
    );
\tmp_43_reg_426_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_129_reg_4210,
      D => p_0_in(2),
      Q => img_data_stream_1_V_din(2),
      R => '0'
    );
\tmp_43_reg_426_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_129_reg_4210,
      D => p_0_in(3),
      Q => img_data_stream_1_V_din(3),
      R => '0'
    );
\tmp_43_reg_426_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_129_reg_4210,
      D => p_0_in(4),
      Q => img_data_stream_1_V_din(4),
      R => '0'
    );
\tmp_43_reg_426_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_129_reg_4210,
      D => p_0_in(5),
      Q => img_data_stream_1_V_din(5),
      R => '0'
    );
\tmp_43_reg_426_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_129_reg_4210,
      D => p_0_in(6),
      Q => img_data_stream_1_V_din(6),
      R => '0'
    );
\tmp_43_reg_426_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_129_reg_4210,
      D => p_0_in(7),
      Q => img_data_stream_1_V_din(7),
      R => '0'
    );
\tmp_44_reg_431[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(16),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(16),
      I3 => brmerge_fu_344_p2,
      I4 => AXI_video_strm_V_data_V_0_data_out(16),
      O => \tmp_44_reg_431[0]_i_1_n_0\
    );
\tmp_44_reg_431[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(17),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(17),
      I3 => brmerge_fu_344_p2,
      I4 => AXI_video_strm_V_data_V_0_data_out(17),
      O => \tmp_44_reg_431[1]_i_1_n_0\
    );
\tmp_44_reg_431[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(18),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(18),
      I3 => brmerge_fu_344_p2,
      I4 => AXI_video_strm_V_data_V_0_data_out(18),
      O => \tmp_44_reg_431[2]_i_1_n_0\
    );
\tmp_44_reg_431[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(19),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(19),
      I3 => brmerge_fu_344_p2,
      I4 => AXI_video_strm_V_data_V_0_data_out(19),
      O => \tmp_44_reg_431[3]_i_1_n_0\
    );
\tmp_44_reg_431[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(20),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(20),
      I3 => brmerge_fu_344_p2,
      I4 => AXI_video_strm_V_data_V_0_data_out(20),
      O => \tmp_44_reg_431[4]_i_1_n_0\
    );
\tmp_44_reg_431[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(21),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(21),
      I3 => brmerge_fu_344_p2,
      I4 => AXI_video_strm_V_data_V_0_data_out(21),
      O => \tmp_44_reg_431[5]_i_1_n_0\
    );
\tmp_44_reg_431[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(22),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(22),
      I3 => brmerge_fu_344_p2,
      I4 => AXI_video_strm_V_data_V_0_data_out(22),
      O => \tmp_44_reg_431[6]_i_1_n_0\
    );
\tmp_44_reg_431[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_Val2_s_reg_252(23),
      I1 => ap_phi_mux_eol_phi_fu_231_p41,
      I2 => axi_data_V_1_reg_205(23),
      I3 => brmerge_fu_344_p2,
      I4 => AXI_video_strm_V_data_V_0_data_out(23),
      O => \tmp_44_reg_431[7]_i_1_n_0\
    );
\tmp_44_reg_431_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_129_reg_4210,
      D => \tmp_44_reg_431[0]_i_1_n_0\,
      Q => img_data_stream_2_V_din(0),
      R => '0'
    );
\tmp_44_reg_431_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_129_reg_4210,
      D => \tmp_44_reg_431[1]_i_1_n_0\,
      Q => img_data_stream_2_V_din(1),
      R => '0'
    );
\tmp_44_reg_431_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_129_reg_4210,
      D => \tmp_44_reg_431[2]_i_1_n_0\,
      Q => img_data_stream_2_V_din(2),
      R => '0'
    );
\tmp_44_reg_431_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_129_reg_4210,
      D => \tmp_44_reg_431[3]_i_1_n_0\,
      Q => img_data_stream_2_V_din(3),
      R => '0'
    );
\tmp_44_reg_431_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_129_reg_4210,
      D => \tmp_44_reg_431[4]_i_1_n_0\,
      Q => img_data_stream_2_V_din(4),
      R => '0'
    );
\tmp_44_reg_431_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_129_reg_4210,
      D => \tmp_44_reg_431[5]_i_1_n_0\,
      Q => img_data_stream_2_V_din(5),
      R => '0'
    );
\tmp_44_reg_431_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_129_reg_4210,
      D => \tmp_44_reg_431[6]_i_1_n_0\,
      Q => img_data_stream_2_V_din(6),
      R => '0'
    );
\tmp_44_reg_431_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_129_reg_4210,
      D => \tmp_44_reg_431[7]_i_1_n_0\,
      Q => img_data_stream_2_V_din(7),
      R => '0'
    );
\tmp_data_V_reg_379[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(0),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(0),
      O => AXI_video_strm_V_data_V_0_data_out(0)
    );
\tmp_data_V_reg_379[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(10),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(10),
      O => AXI_video_strm_V_data_V_0_data_out(10)
    );
\tmp_data_V_reg_379[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(11),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(11),
      O => AXI_video_strm_V_data_V_0_data_out(11)
    );
\tmp_data_V_reg_379[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(12),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(12),
      O => AXI_video_strm_V_data_V_0_data_out(12)
    );
\tmp_data_V_reg_379[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(13),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(13),
      O => AXI_video_strm_V_data_V_0_data_out(13)
    );
\tmp_data_V_reg_379[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(14),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(14),
      O => AXI_video_strm_V_data_V_0_data_out(14)
    );
\tmp_data_V_reg_379[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(15),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(15),
      O => AXI_video_strm_V_data_V_0_data_out(15)
    );
\tmp_data_V_reg_379[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(16),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(16),
      O => AXI_video_strm_V_data_V_0_data_out(16)
    );
\tmp_data_V_reg_379[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(17),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(17),
      O => AXI_video_strm_V_data_V_0_data_out(17)
    );
\tmp_data_V_reg_379[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(18),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(18),
      O => AXI_video_strm_V_data_V_0_data_out(18)
    );
\tmp_data_V_reg_379[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(19),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(19),
      O => AXI_video_strm_V_data_V_0_data_out(19)
    );
\tmp_data_V_reg_379[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(1),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(1),
      O => AXI_video_strm_V_data_V_0_data_out(1)
    );
\tmp_data_V_reg_379[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(20),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(20),
      O => AXI_video_strm_V_data_V_0_data_out(20)
    );
\tmp_data_V_reg_379[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(21),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(21),
      O => AXI_video_strm_V_data_V_0_data_out(21)
    );
\tmp_data_V_reg_379[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(22),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(22),
      O => AXI_video_strm_V_data_V_0_data_out(22)
    );
\tmp_data_V_reg_379[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(23),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(23),
      O => AXI_video_strm_V_data_V_0_data_out(23)
    );
\tmp_data_V_reg_379[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(2),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(2),
      O => AXI_video_strm_V_data_V_0_data_out(2)
    );
\tmp_data_V_reg_379[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(3),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(3),
      O => AXI_video_strm_V_data_V_0_data_out(3)
    );
\tmp_data_V_reg_379[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(4),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(4),
      O => AXI_video_strm_V_data_V_0_data_out(4)
    );
\tmp_data_V_reg_379[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(5),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(5),
      O => AXI_video_strm_V_data_V_0_data_out(5)
    );
\tmp_data_V_reg_379[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(6),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(6),
      O => AXI_video_strm_V_data_V_0_data_out(6)
    );
\tmp_data_V_reg_379[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(7),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(7),
      O => AXI_video_strm_V_data_V_0_data_out(7)
    );
\tmp_data_V_reg_379[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(8),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(8),
      O => AXI_video_strm_V_data_V_0_data_out(8)
    );
\tmp_data_V_reg_379[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(9),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(9),
      O => AXI_video_strm_V_data_V_0_data_out(9)
    );
\tmp_data_V_reg_379_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(0),
      Q => tmp_data_V_reg_379(0),
      R => '0'
    );
\tmp_data_V_reg_379_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(10),
      Q => tmp_data_V_reg_379(10),
      R => '0'
    );
\tmp_data_V_reg_379_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(11),
      Q => tmp_data_V_reg_379(11),
      R => '0'
    );
\tmp_data_V_reg_379_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(12),
      Q => tmp_data_V_reg_379(12),
      R => '0'
    );
\tmp_data_V_reg_379_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(13),
      Q => tmp_data_V_reg_379(13),
      R => '0'
    );
\tmp_data_V_reg_379_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(14),
      Q => tmp_data_V_reg_379(14),
      R => '0'
    );
\tmp_data_V_reg_379_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(15),
      Q => tmp_data_V_reg_379(15),
      R => '0'
    );
\tmp_data_V_reg_379_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(16),
      Q => tmp_data_V_reg_379(16),
      R => '0'
    );
\tmp_data_V_reg_379_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(17),
      Q => tmp_data_V_reg_379(17),
      R => '0'
    );
\tmp_data_V_reg_379_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(18),
      Q => tmp_data_V_reg_379(18),
      R => '0'
    );
\tmp_data_V_reg_379_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(19),
      Q => tmp_data_V_reg_379(19),
      R => '0'
    );
\tmp_data_V_reg_379_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(1),
      Q => tmp_data_V_reg_379(1),
      R => '0'
    );
\tmp_data_V_reg_379_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(20),
      Q => tmp_data_V_reg_379(20),
      R => '0'
    );
\tmp_data_V_reg_379_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(21),
      Q => tmp_data_V_reg_379(21),
      R => '0'
    );
\tmp_data_V_reg_379_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(22),
      Q => tmp_data_V_reg_379(22),
      R => '0'
    );
\tmp_data_V_reg_379_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(23),
      Q => tmp_data_V_reg_379(23),
      R => '0'
    );
\tmp_data_V_reg_379_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(2),
      Q => tmp_data_V_reg_379(2),
      R => '0'
    );
\tmp_data_V_reg_379_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(3),
      Q => tmp_data_V_reg_379(3),
      R => '0'
    );
\tmp_data_V_reg_379_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(4),
      Q => tmp_data_V_reg_379(4),
      R => '0'
    );
\tmp_data_V_reg_379_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(5),
      Q => tmp_data_V_reg_379(5),
      R => '0'
    );
\tmp_data_V_reg_379_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(6),
      Q => tmp_data_V_reg_379(6),
      R => '0'
    );
\tmp_data_V_reg_379_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(7),
      Q => tmp_data_V_reg_379(7),
      R => '0'
    );
\tmp_data_V_reg_379_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(8),
      Q => tmp_data_V_reg_379(8),
      R => '0'
    );
\tmp_data_V_reg_379_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(9),
      Q => tmp_data_V_reg_379(9),
      R => '0'
    );
\tmp_last_V_reg_387[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      O => AXI_video_strm_V_data_V_0_sel2
    );
\tmp_last_V_reg_387[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_0_payload_B,
      I1 => AXI_video_strm_V_last_V_0_sel,
      I2 => AXI_video_strm_V_last_V_0_payload_A,
      O => AXI_video_strm_V_last_V_0_data_out
    );
\tmp_last_V_reg_387_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_last_V_0_data_out,
      Q => tmp_last_V_reg_387,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram is
  port (
    k_buf_0_val_3_ce0 : out STD_LOGIC;
    addr0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \t_V_3_reg_588_reg[5]\ : out STD_LOGIC;
    \t_V_3_reg_588_reg[4]\ : out STD_LOGIC;
    \t_V_3_reg_588_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC;
    \row_assign_8_0_1_t_reg_2316_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \row_assign_8_0_2_t_reg_2323_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[6]_0\ : out STD_LOGIC;
    \q0_reg[5]_0\ : out STD_LOGIC;
    \q0_reg[4]_0\ : out STD_LOGIC;
    \q0_reg[3]_0\ : out STD_LOGIC;
    \q0_reg[2]_0\ : out STD_LOGIC;
    \q0_reg[1]_0\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    row_assign_8_0_1_t_reg_2316 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_buf_2_val_0_0_fu_1201_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_21_reg_2296 : in STD_LOGIC;
    col_buf_2_val_1_0_fu_1220_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_8_0_2_t_reg_2323 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    brmerge_reg_2348 : in STD_LOGIC;
    \right_border_buf_2_23_fu_316_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    k_buf_2_val_5_addr_reg_2413 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \right_border_buf_2_23_fu_316_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram is
  signal \^addr0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \k_buf_0_val_3_addr_reg_2361[3]_i_2_n_0\ : STD_LOGIC;
  signal \k_buf_0_val_3_addr_reg_2361[3]_i_3_n_0\ : STD_LOGIC;
  signal \k_buf_0_val_3_addr_reg_2361[3]_i_4_n_0\ : STD_LOGIC;
  signal \k_buf_0_val_3_addr_reg_2361[5]_i_2_n_0\ : STD_LOGIC;
  signal \k_buf_0_val_3_addr_reg_2361[5]_i_3_n_0\ : STD_LOGIC;
  signal \k_buf_0_val_3_addr_reg_2361[5]_i_4_n_0\ : STD_LOGIC;
  signal \k_buf_0_val_3_addr_reg_2361[5]_i_5_n_0\ : STD_LOGIC;
  signal \^k_buf_0_val_3_ce0\ : STD_LOGIC;
  signal \q0[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1__17_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1__17_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1__17_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1__17_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1__17_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1__18_n_0\ : STD_LOGIC;
  signal \^q0_reg[0]_0\ : STD_LOGIC;
  signal \^q0_reg[1]_0\ : STD_LOGIC;
  signal \^q0_reg[2]_0\ : STD_LOGIC;
  signal \^q0_reg[3]_0\ : STD_LOGIC;
  signal \^q0_reg[4]_0\ : STD_LOGIC;
  signal \^q0_reg[5]_0\ : STD_LOGIC;
  signal \^q0_reg[6]_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC;
  signal \q0_reg_n_0_[0]\ : STD_LOGIC;
  signal \q0_reg_n_0_[1]\ : STD_LOGIC;
  signal \q0_reg_n_0_[2]\ : STD_LOGIC;
  signal \q0_reg_n_0_[3]\ : STD_LOGIC;
  signal \q0_reg_n_0_[4]\ : STD_LOGIC;
  signal \q0_reg_n_0_[5]\ : STD_LOGIC;
  signal \q0_reg_n_0_[6]\ : STD_LOGIC;
  signal \q0_reg_n_0_[7]\ : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal \^t_v_3_reg_588_reg[3]\ : STD_LOGIC;
  signal \^t_v_3_reg_588_reg[4]\ : STD_LOGIC;
  signal \^t_v_3_reg_588_reg[5]\ : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \k_buf_0_val_3_addr_reg_2361[3]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \k_buf_0_val_3_addr_reg_2361[3]_i_3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \k_buf_0_val_3_addr_reg_2361[3]_i_4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \k_buf_0_val_3_addr_reg_2361[5]_i_5\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \k_buf_0_val_3_addr_reg_2361[6]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \q0[0]_i_1__17\ : label is "soft_lutpair143";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  addr0(5 downto 0) <= \^addr0\(5 downto 0);
  k_buf_0_val_3_ce0 <= \^k_buf_0_val_3_ce0\;
  \q0_reg[0]_0\ <= \^q0_reg[0]_0\;
  \q0_reg[1]_0\ <= \^q0_reg[1]_0\;
  \q0_reg[2]_0\ <= \^q0_reg[2]_0\;
  \q0_reg[3]_0\ <= \^q0_reg[3]_0\;
  \q0_reg[4]_0\ <= \^q0_reg[4]_0\;
  \q0_reg[5]_0\ <= \^q0_reg[5]_0\;
  \q0_reg[6]_0\ <= \^q0_reg[6]_0\;
  \q0_reg[7]_0\ <= \^q0_reg[7]_0\;
  \t_V_3_reg_588_reg[3]\ <= \^t_v_3_reg_588_reg[3]\;
  \t_V_3_reg_588_reg[4]\ <= \^t_v_3_reg_588_reg[4]\;
  \t_V_3_reg_588_reg[5]\ <= \^t_v_3_reg_588_reg[5]\;
\brmerge_reg_2348[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800088888888"
    )
        port map (
      I0 => \q0_reg[0]_1\(5),
      I1 => \q0_reg[0]_1\(6),
      I2 => \q0_reg[0]_1\(2),
      I3 => \q0_reg[0]_1\(1),
      I4 => \q0_reg[0]_1\(0),
      I5 => \^t_v_3_reg_588_reg[3]\,
      O => \^t_v_3_reg_588_reg[5]\
    );
\k_buf_0_val_3_addr_reg_2361[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7700700E7788708F"
    )
        port map (
      I0 => \q0_reg[0]_1\(6),
      I1 => \q0_reg[0]_1\(5),
      I2 => \q0_reg[0]_1\(0),
      I3 => \q0_reg[0]_1\(2),
      I4 => \q0_reg[0]_1\(1),
      I5 => \^t_v_3_reg_588_reg[3]\,
      O => \^addr0\(2)
    );
\k_buf_0_val_3_addr_reg_2361[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9AAAAAAAAAAAA"
    )
        port map (
      I0 => \k_buf_0_val_3_addr_reg_2361[3]_i_2_n_0\,
      I1 => \q0_reg[0]_1\(2),
      I2 => \q0_reg[0]_1\(1),
      I3 => \q0_reg[0]_1\(0),
      I4 => \k_buf_0_val_3_addr_reg_2361[3]_i_3_n_0\,
      I5 => \^t_v_3_reg_588_reg[5]\,
      O => \^addr0\(3)
    );
\k_buf_0_val_3_addr_reg_2361[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0000FE"
    )
        port map (
      I0 => \q0_reg[0]_1\(5),
      I1 => \q0_reg[0]_1\(6),
      I2 => \q0_reg[0]_1\(4),
      I3 => \k_buf_0_val_3_addr_reg_2361[3]_i_4_n_0\,
      I4 => \q0_reg[0]_1\(3),
      O => \k_buf_0_val_3_addr_reg_2361[3]_i_2_n_0\
    );
\k_buf_0_val_3_addr_reg_2361[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \q0_reg[0]_1\(6),
      I1 => \q0_reg[0]_1\(5),
      I2 => \^t_v_3_reg_588_reg[4]\,
      O => \k_buf_0_val_3_addr_reg_2361[3]_i_3_n_0\
    );
\k_buf_0_val_3_addr_reg_2361[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \q0_reg[0]_1\(0),
      I1 => \q0_reg[0]_1\(2),
      I2 => \q0_reg[0]_1\(1),
      O => \k_buf_0_val_3_addr_reg_2361[3]_i_4_n_0\
    );
\k_buf_0_val_3_addr_reg_2361[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \k_buf_0_val_3_addr_reg_2361[5]_i_3_n_0\,
      I1 => \^t_v_3_reg_588_reg[5]\,
      I2 => \k_buf_0_val_3_addr_reg_2361[5]_i_4_n_0\,
      O => \^addr0\(4)
    );
\k_buf_0_val_3_addr_reg_2361[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1400000014141414"
    )
        port map (
      I0 => \k_buf_0_val_3_addr_reg_2361[5]_i_2_n_0\,
      I1 => \q0_reg[0]_1\(5),
      I2 => \^t_v_3_reg_588_reg[4]\,
      I3 => \k_buf_0_val_3_addr_reg_2361[5]_i_3_n_0\,
      I4 => \k_buf_0_val_3_addr_reg_2361[5]_i_4_n_0\,
      I5 => \^t_v_3_reg_588_reg[5]\,
      O => \^addr0\(5)
    );
\k_buf_0_val_3_addr_reg_2361[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \q0_reg[0]_1\(5),
      I1 => \q0_reg[0]_1\(6),
      I2 => \q0_reg[0]_1\(3),
      I3 => \q0_reg[0]_1\(4),
      I4 => \q0_reg[0]_1\(2),
      I5 => \q0_reg[0]_1\(1),
      O => \k_buf_0_val_3_addr_reg_2361[5]_i_2_n_0\
    );
\k_buf_0_val_3_addr_reg_2361[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555455545555"
    )
        port map (
      I0 => \q0_reg[0]_1\(3),
      I1 => \q0_reg[0]_1\(1),
      I2 => \q0_reg[0]_1\(2),
      I3 => \q0_reg[0]_1\(0),
      I4 => \q0_reg[0]_1\(4),
      I5 => \k_buf_0_val_3_addr_reg_2361[5]_i_5_n_0\,
      O => \k_buf_0_val_3_addr_reg_2361[5]_i_3_n_0\
    );
\k_buf_0_val_3_addr_reg_2361[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFEFFFFFFFF"
    )
        port map (
      I0 => \q0_reg[0]_1\(3),
      I1 => \q0_reg[0]_1\(1),
      I2 => \q0_reg[0]_1\(2),
      I3 => \q0_reg[0]_1\(0),
      I4 => \q0_reg[0]_1\(4),
      I5 => \k_buf_0_val_3_addr_reg_2361[3]_i_3_n_0\,
      O => \k_buf_0_val_3_addr_reg_2361[5]_i_4_n_0\
    );
\k_buf_0_val_3_addr_reg_2361[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \q0_reg[0]_1\(5),
      I1 => \q0_reg[0]_1\(6),
      O => \k_buf_0_val_3_addr_reg_2361[5]_i_5_n_0\
    );
\k_buf_0_val_3_addr_reg_2361[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \q0_reg[0]_1\(4),
      I1 => \q0_reg[0]_1\(3),
      I2 => \q0_reg[0]_1\(1),
      I3 => \q0_reg[0]_1\(2),
      I4 => \q0_reg[0]_1\(0),
      O => \^t_v_3_reg_588_reg[4]\
    );
\or_cond_i_i_reg_2339[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q0_reg[0]_1\(3),
      I1 => \q0_reg[0]_1\(4),
      O => \^t_v_3_reg_588_reg[3]\
    );
\q0[0]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(6),
      I1 => \q0_reg[0]_1\(5),
      I2 => \^t_v_3_reg_588_reg[4]\,
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => \q0[0]_i_1__17_n_0\
    );
\q0[1]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(6),
      I1 => \q0_reg[0]_1\(5),
      I2 => \^t_v_3_reg_588_reg[4]\,
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => \q0[1]_i_1__17_n_0\
    );
\q0[2]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(6),
      I1 => \q0_reg[0]_1\(5),
      I2 => \^t_v_3_reg_588_reg[4]\,
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => \q0[2]_i_1__17_n_0\
    );
\q0[3]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(6),
      I1 => \q0_reg[0]_1\(5),
      I2 => \^t_v_3_reg_588_reg[4]\,
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => \q0[3]_i_1__17_n_0\
    );
\q0[4]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(6),
      I1 => \q0_reg[0]_1\(5),
      I2 => \^t_v_3_reg_588_reg[4]\,
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => \q0[4]_i_1__17_n_0\
    );
\q0[5]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(6),
      I1 => \q0_reg[0]_1\(5),
      I2 => \^t_v_3_reg_588_reg[4]\,
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => \q0[5]_i_1__17_n_0\
    );
\q0[6]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(6),
      I1 => \q0_reg[0]_1\(5),
      I2 => \^t_v_3_reg_588_reg[4]\,
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => \q0[6]_i_1__17_n_0\
    );
\q0[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_block_pp0_stage0_subdone0_in,
      I2 => Q(0),
      O => \^k_buf_0_val_3_ce0\
    );
\q0[7]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(6),
      I1 => \q0_reg[0]_1\(5),
      I2 => \^t_v_3_reg_588_reg[4]\,
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => \q0[7]_i_1__18_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^k_buf_0_val_3_ce0\,
      D => \q0[0]_i_1__17_n_0\,
      Q => \q0_reg_n_0_[0]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^k_buf_0_val_3_ce0\,
      D => \q0[1]_i_1__17_n_0\,
      Q => \q0_reg_n_0_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^k_buf_0_val_3_ce0\,
      D => \q0[2]_i_1__17_n_0\,
      Q => \q0_reg_n_0_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^k_buf_0_val_3_ce0\,
      D => \q0[3]_i_1__17_n_0\,
      Q => \q0_reg_n_0_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^k_buf_0_val_3_ce0\,
      D => \q0[4]_i_1__17_n_0\,
      Q => \q0_reg_n_0_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^k_buf_0_val_3_ce0\,
      D => \q0[5]_i_1__17_n_0\,
      Q => \q0_reg_n_0_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^k_buf_0_val_3_ce0\,
      D => \q0[6]_i_1__17_n_0\,
      Q => \q0_reg_n_0_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^k_buf_0_val_3_ce0\,
      D => \q0[7]_i_1__18_n_0\,
      Q => \q0_reg_n_0_[7]\,
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0\(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
\ram_reg_0_63_0_2_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F8000FE778800FF"
    )
        port map (
      I0 => \q0_reg[0]_1\(5),
      I1 => \q0_reg[0]_1\(6),
      I2 => \q0_reg[0]_1\(2),
      I3 => \q0_reg[0]_1\(1),
      I4 => \q0_reg[0]_1\(0),
      I5 => \^t_v_3_reg_588_reg[3]\,
      O => \^addr0\(1)
    );
ram_reg_0_63_0_2_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q0_reg[0]_1\(0),
      O => \^addr0\(0)
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0\(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => \^addr0\(0),
      DPRA1 => \^addr0\(1),
      DPRA2 => \^addr0\(2),
      DPRA3 => \^addr0\(3),
      DPRA4 => \^addr0\(4),
      DPRA5 => \^addr0\(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => \^addr0\(0),
      DPRA1 => \^addr0\(1),
      DPRA2 => \^addr0\(2),
      DPRA3 => \^addr0\(3),
      DPRA4 => \^addr0\(4),
      DPRA5 => \^addr0\(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0\(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0\(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => \^addr0\(0),
      DPRA1 => \^addr0\(1),
      DPRA2 => \^addr0\(2),
      DPRA3 => \^addr0\(3),
      DPRA4 => \^addr0\(4),
      DPRA5 => \^addr0\(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => \^addr0\(0),
      DPRA1 => \^addr0\(1),
      DPRA2 => \^addr0\(2),
      DPRA3 => \^addr0\(3),
      DPRA4 => \^addr0\(4),
      DPRA5 => \^addr0\(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
\right_border_buf_2_23_fu_316[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[0]\,
      I1 => brmerge_reg_2348,
      I2 => \right_border_buf_2_23_fu_316_reg[7]\(0),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_2_23_fu_316_reg[7]_0\(0),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => \^q0_reg[0]_0\
    );
\right_border_buf_2_23_fu_316[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[1]\,
      I1 => brmerge_reg_2348,
      I2 => \right_border_buf_2_23_fu_316_reg[7]\(1),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_2_23_fu_316_reg[7]_0\(1),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => \^q0_reg[1]_0\
    );
\right_border_buf_2_23_fu_316[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[2]\,
      I1 => brmerge_reg_2348,
      I2 => \right_border_buf_2_23_fu_316_reg[7]\(2),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_2_23_fu_316_reg[7]_0\(2),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => \^q0_reg[2]_0\
    );
\right_border_buf_2_23_fu_316[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[3]\,
      I1 => brmerge_reg_2348,
      I2 => \right_border_buf_2_23_fu_316_reg[7]\(3),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_2_23_fu_316_reg[7]_0\(3),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => \^q0_reg[3]_0\
    );
\right_border_buf_2_23_fu_316[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[4]\,
      I1 => brmerge_reg_2348,
      I2 => \right_border_buf_2_23_fu_316_reg[7]\(4),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_2_23_fu_316_reg[7]_0\(4),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => \^q0_reg[4]_0\
    );
\right_border_buf_2_23_fu_316[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[5]\,
      I1 => brmerge_reg_2348,
      I2 => \right_border_buf_2_23_fu_316_reg[7]\(5),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_2_23_fu_316_reg[7]_0\(5),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => \^q0_reg[5]_0\
    );
\right_border_buf_2_23_fu_316[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[6]\,
      I1 => brmerge_reg_2348,
      I2 => \right_border_buf_2_23_fu_316_reg[7]\(6),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_2_23_fu_316_reg[7]_0\(6),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => \^q0_reg[6]_0\
    );
\right_border_buf_2_23_fu_316[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[7]\,
      I1 => brmerge_reg_2348,
      I2 => \right_border_buf_2_23_fu_316_reg[7]\(7),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_2_23_fu_316_reg[7]_0\(7),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => \^q0_reg[7]_0\
    );
\src_kernel_win_2_va_37_reg_2459[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => col_buf_2_val_1_0_fu_1220_p3(0),
      I3 => row_assign_8_0_2_t_reg_2323(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_2_val_0_0_fu_1201_p3(0),
      O => \row_assign_8_0_1_t_reg_2316_reg[1]\(0)
    );
\src_kernel_win_2_va_37_reg_2459[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => col_buf_2_val_1_0_fu_1220_p3(1),
      I3 => row_assign_8_0_2_t_reg_2323(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_2_val_0_0_fu_1201_p3(1),
      O => \row_assign_8_0_1_t_reg_2316_reg[1]\(1)
    );
\src_kernel_win_2_va_37_reg_2459[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => col_buf_2_val_1_0_fu_1220_p3(2),
      I3 => row_assign_8_0_2_t_reg_2323(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_2_val_0_0_fu_1201_p3(2),
      O => \row_assign_8_0_1_t_reg_2316_reg[1]\(2)
    );
\src_kernel_win_2_va_37_reg_2459[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => col_buf_2_val_1_0_fu_1220_p3(3),
      I3 => row_assign_8_0_2_t_reg_2323(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_2_val_0_0_fu_1201_p3(3),
      O => \row_assign_8_0_1_t_reg_2316_reg[1]\(3)
    );
\src_kernel_win_2_va_37_reg_2459[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => col_buf_2_val_1_0_fu_1220_p3(4),
      I3 => row_assign_8_0_2_t_reg_2323(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_2_val_0_0_fu_1201_p3(4),
      O => \row_assign_8_0_1_t_reg_2316_reg[1]\(4)
    );
\src_kernel_win_2_va_37_reg_2459[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => col_buf_2_val_1_0_fu_1220_p3(5),
      I3 => row_assign_8_0_2_t_reg_2323(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_2_val_0_0_fu_1201_p3(5),
      O => \row_assign_8_0_1_t_reg_2316_reg[1]\(5)
    );
\src_kernel_win_2_va_37_reg_2459[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => col_buf_2_val_1_0_fu_1220_p3(6),
      I3 => row_assign_8_0_2_t_reg_2323(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_2_val_0_0_fu_1201_p3(6),
      O => \row_assign_8_0_1_t_reg_2316_reg[1]\(6)
    );
\src_kernel_win_2_va_37_reg_2459[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => col_buf_2_val_1_0_fu_1220_p3(7),
      I3 => row_assign_8_0_2_t_reg_2323(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_2_val_0_0_fu_1201_p3(7),
      O => \row_assign_8_0_1_t_reg_2316_reg[1]\(7)
    );
\src_kernel_win_2_va_38_reg_2466[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => row_assign_8_0_1_t_reg_2316(0),
      I3 => col_buf_2_val_0_0_fu_1201_p3(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_2_val_1_0_fu_1220_p3(0),
      O => D(0)
    );
\src_kernel_win_2_va_38_reg_2466[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => row_assign_8_0_1_t_reg_2316(0),
      I3 => col_buf_2_val_0_0_fu_1201_p3(1),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_2_val_1_0_fu_1220_p3(1),
      O => D(1)
    );
\src_kernel_win_2_va_38_reg_2466[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => row_assign_8_0_1_t_reg_2316(0),
      I3 => col_buf_2_val_0_0_fu_1201_p3(2),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_2_val_1_0_fu_1220_p3(2),
      O => D(2)
    );
\src_kernel_win_2_va_38_reg_2466[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => row_assign_8_0_1_t_reg_2316(0),
      I3 => col_buf_2_val_0_0_fu_1201_p3(3),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_2_val_1_0_fu_1220_p3(3),
      O => D(3)
    );
\src_kernel_win_2_va_38_reg_2466[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => row_assign_8_0_1_t_reg_2316(0),
      I3 => col_buf_2_val_0_0_fu_1201_p3(4),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_2_val_1_0_fu_1220_p3(4),
      O => D(4)
    );
\src_kernel_win_2_va_38_reg_2466[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => row_assign_8_0_1_t_reg_2316(0),
      I3 => col_buf_2_val_0_0_fu_1201_p3(5),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_2_val_1_0_fu_1220_p3(5),
      O => D(5)
    );
\src_kernel_win_2_va_38_reg_2466[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => row_assign_8_0_1_t_reg_2316(0),
      I3 => col_buf_2_val_0_0_fu_1201_p3(6),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_2_val_1_0_fu_1220_p3(6),
      O => D(6)
    );
\src_kernel_win_2_va_38_reg_2466[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => row_assign_8_0_1_t_reg_2316(0),
      I3 => col_buf_2_val_0_0_fu_1201_p3(7),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_2_val_1_0_fu_1220_p3(7),
      O => D(7)
    );
\src_kernel_win_2_va_39_reg_2473[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => row_assign_8_0_2_t_reg_2323(1),
      I2 => tmp_21_reg_2296,
      I3 => col_buf_2_val_1_0_fu_1220_p3(0),
      I4 => row_assign_8_0_2_t_reg_2323(0),
      I5 => col_buf_2_val_0_0_fu_1201_p3(0),
      O => \row_assign_8_0_2_t_reg_2323_reg[1]\(0)
    );
\src_kernel_win_2_va_39_reg_2473[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => row_assign_8_0_2_t_reg_2323(1),
      I2 => tmp_21_reg_2296,
      I3 => col_buf_2_val_1_0_fu_1220_p3(1),
      I4 => row_assign_8_0_2_t_reg_2323(0),
      I5 => col_buf_2_val_0_0_fu_1201_p3(1),
      O => \row_assign_8_0_2_t_reg_2323_reg[1]\(1)
    );
\src_kernel_win_2_va_39_reg_2473[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => row_assign_8_0_2_t_reg_2323(1),
      I2 => tmp_21_reg_2296,
      I3 => col_buf_2_val_1_0_fu_1220_p3(2),
      I4 => row_assign_8_0_2_t_reg_2323(0),
      I5 => col_buf_2_val_0_0_fu_1201_p3(2),
      O => \row_assign_8_0_2_t_reg_2323_reg[1]\(2)
    );
\src_kernel_win_2_va_39_reg_2473[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => row_assign_8_0_2_t_reg_2323(1),
      I2 => tmp_21_reg_2296,
      I3 => col_buf_2_val_1_0_fu_1220_p3(3),
      I4 => row_assign_8_0_2_t_reg_2323(0),
      I5 => col_buf_2_val_0_0_fu_1201_p3(3),
      O => \row_assign_8_0_2_t_reg_2323_reg[1]\(3)
    );
\src_kernel_win_2_va_39_reg_2473[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => row_assign_8_0_2_t_reg_2323(1),
      I2 => tmp_21_reg_2296,
      I3 => col_buf_2_val_1_0_fu_1220_p3(4),
      I4 => row_assign_8_0_2_t_reg_2323(0),
      I5 => col_buf_2_val_0_0_fu_1201_p3(4),
      O => \row_assign_8_0_2_t_reg_2323_reg[1]\(4)
    );
\src_kernel_win_2_va_39_reg_2473[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => row_assign_8_0_2_t_reg_2323(1),
      I2 => tmp_21_reg_2296,
      I3 => col_buf_2_val_1_0_fu_1220_p3(5),
      I4 => row_assign_8_0_2_t_reg_2323(0),
      I5 => col_buf_2_val_0_0_fu_1201_p3(5),
      O => \row_assign_8_0_2_t_reg_2323_reg[1]\(5)
    );
\src_kernel_win_2_va_39_reg_2473[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => row_assign_8_0_2_t_reg_2323(1),
      I2 => tmp_21_reg_2296,
      I3 => col_buf_2_val_1_0_fu_1220_p3(6),
      I4 => row_assign_8_0_2_t_reg_2323(0),
      I5 => col_buf_2_val_0_0_fu_1201_p3(6),
      O => \row_assign_8_0_2_t_reg_2323_reg[1]\(6)
    );
\src_kernel_win_2_va_39_reg_2473[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => row_assign_8_0_2_t_reg_2323(1),
      I2 => tmp_21_reg_2296,
      I3 => col_buf_2_val_1_0_fu_1220_p3(7),
      I4 => row_assign_8_0_2_t_reg_2323(0),
      I5 => col_buf_2_val_0_0_fu_1201_p3(7),
      O => \row_assign_8_0_2_t_reg_2323_reg[1]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_54 is
  port (
    col_buf_2_val_1_0_fu_1220_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2348 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    k_buf_2_val_5_addr_reg_2413 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \right_border_buf_2_25_fu_340_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_54 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_54 is
  signal \q0[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1__18_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1__18_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1__18_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1__18_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1__18_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1__19_n_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
\q0[0]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => \q0[0]_i_1__18_n_0\
    );
\q0[1]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => \q0[1]_i_1__18_n_0\
    );
\q0[2]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => \q0[2]_i_1__18_n_0\
    );
\q0[3]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => \q0[3]_i_1__18_n_0\
    );
\q0[4]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => \q0[4]_i_1__18_n_0\
    );
\q0[5]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => \q0[5]_i_1__18_n_0\
    );
\q0[6]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => \q0[6]_i_1__18_n_0\
    );
\q0[7]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => \q0[7]_i_1__19_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__18_n_0\,
      Q => \^q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__18_n_0\,
      Q => \^q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__18_n_0\,
      Q => \^q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__18_n_0\,
      Q => \^q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__18_n_0\,
      Q => \^q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__18_n_0\,
      Q => \^q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__18_n_0\,
      Q => \^q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__19_n_0\,
      Q => \^q0_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
\right_border_buf_2_25_fu_340[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => brmerge_reg_2348,
      I2 => Q(0),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_2_25_fu_340_reg[7]\(0),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_2_val_1_0_fu_1220_p3(0)
    );
\right_border_buf_2_25_fu_340[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => brmerge_reg_2348,
      I2 => Q(1),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_2_25_fu_340_reg[7]\(1),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_2_val_1_0_fu_1220_p3(1)
    );
\right_border_buf_2_25_fu_340[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => brmerge_reg_2348,
      I2 => Q(2),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_2_25_fu_340_reg[7]\(2),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_2_val_1_0_fu_1220_p3(2)
    );
\right_border_buf_2_25_fu_340[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => brmerge_reg_2348,
      I2 => Q(3),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_2_25_fu_340_reg[7]\(3),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_2_val_1_0_fu_1220_p3(3)
    );
\right_border_buf_2_25_fu_340[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => brmerge_reg_2348,
      I2 => Q(4),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_2_25_fu_340_reg[7]\(4),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_2_val_1_0_fu_1220_p3(4)
    );
\right_border_buf_2_25_fu_340[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => brmerge_reg_2348,
      I2 => Q(5),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_2_25_fu_340_reg[7]\(5),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_2_val_1_0_fu_1220_p3(5)
    );
\right_border_buf_2_25_fu_340[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => brmerge_reg_2348,
      I2 => Q(6),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_2_25_fu_340_reg[7]\(6),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_2_val_1_0_fu_1220_p3(6)
    );
\right_border_buf_2_25_fu_340[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => brmerge_reg_2348,
      I2 => Q(7),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_2_25_fu_340_reg[7]\(7),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_2_val_1_0_fu_1220_p3(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_55 is
  port (
    col_buf_2_val_0_0_fu_1201_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2348 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    k_buf_2_val_5_addr_reg_2413 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \right_border_buf_2_27_fu_364_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_src_data_stream_2_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_55 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_55 is
  signal \^q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q0[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1__19_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1__19_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1__19_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1__19_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1__19_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1__20_n_0\ : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  q0(7 downto 0) <= \^q0\(7 downto 0);
\q0[0]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => \q0[0]_i_1__19_n_0\
    );
\q0[1]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => \q0[1]_i_1__19_n_0\
    );
\q0[2]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => \q0[2]_i_1__19_n_0\
    );
\q0[3]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => \q0[3]_i_1__19_n_0\
    );
\q0[4]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => \q0[4]_i_1__19_n_0\
    );
\q0[5]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => \q0[5]_i_1__19_n_0\
    );
\q0[6]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => \q0[6]_i_1__19_n_0\
    );
\q0[7]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => \q0[7]_i_1__20_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__19_n_0\,
      Q => \^q0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__19_n_0\,
      Q => \^q0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__19_n_0\,
      Q => \^q0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__19_n_0\,
      Q => \^q0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__19_n_0\,
      Q => \^q0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__19_n_0\,
      Q => \^q0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__19_n_0\,
      Q => \^q0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__20_n_0\,
      Q => \^q0\(7),
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => p_src_data_stream_2_V_dout(0),
      DIB => p_src_data_stream_2_V_dout(1),
      DIC => p_src_data_stream_2_V_dout(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => p_src_data_stream_2_V_dout(3),
      DIB => p_src_data_stream_2_V_dout(4),
      DIC => p_src_data_stream_2_V_dout(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => p_src_data_stream_2_V_dout(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => p_src_data_stream_2_V_dout(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => p_src_data_stream_2_V_dout(0),
      DIB => p_src_data_stream_2_V_dout(1),
      DIC => p_src_data_stream_2_V_dout(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => p_src_data_stream_2_V_dout(3),
      DIB => p_src_data_stream_2_V_dout(4),
      DIC => p_src_data_stream_2_V_dout(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => p_src_data_stream_2_V_dout(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => p_src_data_stream_2_V_dout(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\right_border_buf_2_27_fu_364[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0\(0),
      I1 => brmerge_reg_2348,
      I2 => Q(0),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_2_27_fu_364_reg[7]\(0),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_2_val_0_0_fu_1201_p3(0)
    );
\right_border_buf_2_27_fu_364[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0\(1),
      I1 => brmerge_reg_2348,
      I2 => Q(1),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_2_27_fu_364_reg[7]\(1),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_2_val_0_0_fu_1201_p3(1)
    );
\right_border_buf_2_27_fu_364[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0\(2),
      I1 => brmerge_reg_2348,
      I2 => Q(2),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_2_27_fu_364_reg[7]\(2),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_2_val_0_0_fu_1201_p3(2)
    );
\right_border_buf_2_27_fu_364[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0\(3),
      I1 => brmerge_reg_2348,
      I2 => Q(3),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_2_27_fu_364_reg[7]\(3),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_2_val_0_0_fu_1201_p3(3)
    );
\right_border_buf_2_27_fu_364[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0\(4),
      I1 => brmerge_reg_2348,
      I2 => Q(4),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_2_27_fu_364_reg[7]\(4),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_2_val_0_0_fu_1201_p3(4)
    );
\right_border_buf_2_27_fu_364[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0\(5),
      I1 => brmerge_reg_2348,
      I2 => Q(5),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_2_27_fu_364_reg[7]\(5),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_2_val_0_0_fu_1201_p3(5)
    );
\right_border_buf_2_27_fu_364[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0\(6),
      I1 => brmerge_reg_2348,
      I2 => Q(6),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_2_27_fu_364_reg[7]\(6),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_2_val_0_0_fu_1201_p3(6)
    );
\right_border_buf_2_27_fu_364[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0\(7),
      I1 => brmerge_reg_2348,
      I2 => Q(7),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_2_27_fu_364_reg[7]\(7),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_2_val_0_0_fu_1201_p3(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_56 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC;
    \row_assign_8_0_1_t_reg_2316_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \row_assign_8_0_2_t_reg_2323_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[6]_0\ : out STD_LOGIC;
    \q0_reg[5]_0\ : out STD_LOGIC;
    \q0_reg[4]_0\ : out STD_LOGIC;
    \q0_reg[3]_0\ : out STD_LOGIC;
    \q0_reg[2]_0\ : out STD_LOGIC;
    \q0_reg[1]_0\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    row_assign_8_0_1_t_reg_2316 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_buf_1_val_0_0_fu_1042_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_21_reg_2296 : in STD_LOGIC;
    col_buf_1_val_1_0_fu_1061_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_8_0_2_t_reg_2323 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    brmerge_reg_2348 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    k_buf_2_val_5_addr_reg_2413 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \right_border_buf_1_32_fu_356_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_2\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_3\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_56 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_56 is
  signal \q0[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1__20_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1__20_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1__20_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1__20_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1__20_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1__21_n_0\ : STD_LOGIC;
  signal \^q0_reg[0]_0\ : STD_LOGIC;
  signal \^q0_reg[1]_0\ : STD_LOGIC;
  signal \^q0_reg[2]_0\ : STD_LOGIC;
  signal \^q0_reg[3]_0\ : STD_LOGIC;
  signal \^q0_reg[4]_0\ : STD_LOGIC;
  signal \^q0_reg[5]_0\ : STD_LOGIC;
  signal \^q0_reg[6]_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC;
  signal \q0_reg_n_0_[0]\ : STD_LOGIC;
  signal \q0_reg_n_0_[1]\ : STD_LOGIC;
  signal \q0_reg_n_0_[2]\ : STD_LOGIC;
  signal \q0_reg_n_0_[3]\ : STD_LOGIC;
  signal \q0_reg_n_0_[4]\ : STD_LOGIC;
  signal \q0_reg_n_0_[5]\ : STD_LOGIC;
  signal \q0_reg_n_0_[6]\ : STD_LOGIC;
  signal \q0_reg_n_0_[7]\ : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  \q0_reg[0]_0\ <= \^q0_reg[0]_0\;
  \q0_reg[1]_0\ <= \^q0_reg[1]_0\;
  \q0_reg[2]_0\ <= \^q0_reg[2]_0\;
  \q0_reg[3]_0\ <= \^q0_reg[3]_0\;
  \q0_reg[4]_0\ <= \^q0_reg[4]_0\;
  \q0_reg[5]_0\ <= \^q0_reg[5]_0\;
  \q0_reg[6]_0\ <= \^q0_reg[6]_0\;
  \q0_reg[7]_0\ <= \^q0_reg[7]_0\;
\q0[0]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => \q0[0]_i_1__20_n_0\
    );
\q0[1]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => \q0[1]_i_1__20_n_0\
    );
\q0[2]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => \q0[2]_i_1__20_n_0\
    );
\q0[3]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => \q0[3]_i_1__20_n_0\
    );
\q0[4]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => \q0[4]_i_1__20_n_0\
    );
\q0[5]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => \q0[5]_i_1__20_n_0\
    );
\q0[6]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => \q0[6]_i_1__20_n_0\
    );
\q0[7]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => \q0[7]_i_1__21_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__20_n_0\,
      Q => \q0_reg_n_0_[0]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__20_n_0\,
      Q => \q0_reg_n_0_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__20_n_0\,
      Q => \q0_reg_n_0_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__20_n_0\,
      Q => \q0_reg_n_0_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__20_n_0\,
      Q => \q0_reg_n_0_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__20_n_0\,
      Q => \q0_reg_n_0_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__20_n_0\,
      Q => \q0_reg_n_0_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__21_n_0\,
      Q => \q0_reg_n_0_[7]\,
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
\right_border_buf_1_32_fu_356[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[0]\,
      I1 => brmerge_reg_2348,
      I2 => Q(0),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_1_32_fu_356_reg[7]\(0),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => \^q0_reg[0]_0\
    );
\right_border_buf_1_32_fu_356[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[1]\,
      I1 => brmerge_reg_2348,
      I2 => Q(1),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_1_32_fu_356_reg[7]\(1),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => \^q0_reg[1]_0\
    );
\right_border_buf_1_32_fu_356[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[2]\,
      I1 => brmerge_reg_2348,
      I2 => Q(2),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_1_32_fu_356_reg[7]\(2),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => \^q0_reg[2]_0\
    );
\right_border_buf_1_32_fu_356[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[3]\,
      I1 => brmerge_reg_2348,
      I2 => Q(3),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_1_32_fu_356_reg[7]\(3),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => \^q0_reg[3]_0\
    );
\right_border_buf_1_32_fu_356[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[4]\,
      I1 => brmerge_reg_2348,
      I2 => Q(4),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_1_32_fu_356_reg[7]\(4),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => \^q0_reg[4]_0\
    );
\right_border_buf_1_32_fu_356[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[5]\,
      I1 => brmerge_reg_2348,
      I2 => Q(5),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_1_32_fu_356_reg[7]\(5),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => \^q0_reg[5]_0\
    );
\right_border_buf_1_32_fu_356[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[6]\,
      I1 => brmerge_reg_2348,
      I2 => Q(6),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_1_32_fu_356_reg[7]\(6),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => \^q0_reg[6]_0\
    );
\right_border_buf_1_32_fu_356[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[7]\,
      I1 => brmerge_reg_2348,
      I2 => Q(7),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_1_32_fu_356_reg[7]\(7),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => \^q0_reg[7]_0\
    );
\src_kernel_win_1_va_34_reg_2439[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => col_buf_1_val_1_0_fu_1061_p3(0),
      I3 => row_assign_8_0_2_t_reg_2323(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_1_val_0_0_fu_1042_p3(0),
      O => \row_assign_8_0_1_t_reg_2316_reg[1]\(0)
    );
\src_kernel_win_1_va_34_reg_2439[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => col_buf_1_val_1_0_fu_1061_p3(1),
      I3 => row_assign_8_0_2_t_reg_2323(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_1_val_0_0_fu_1042_p3(1),
      O => \row_assign_8_0_1_t_reg_2316_reg[1]\(1)
    );
\src_kernel_win_1_va_34_reg_2439[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => col_buf_1_val_1_0_fu_1061_p3(2),
      I3 => row_assign_8_0_2_t_reg_2323(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_1_val_0_0_fu_1042_p3(2),
      O => \row_assign_8_0_1_t_reg_2316_reg[1]\(2)
    );
\src_kernel_win_1_va_34_reg_2439[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => col_buf_1_val_1_0_fu_1061_p3(3),
      I3 => row_assign_8_0_2_t_reg_2323(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_1_val_0_0_fu_1042_p3(3),
      O => \row_assign_8_0_1_t_reg_2316_reg[1]\(3)
    );
\src_kernel_win_1_va_34_reg_2439[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => col_buf_1_val_1_0_fu_1061_p3(4),
      I3 => row_assign_8_0_2_t_reg_2323(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_1_val_0_0_fu_1042_p3(4),
      O => \row_assign_8_0_1_t_reg_2316_reg[1]\(4)
    );
\src_kernel_win_1_va_34_reg_2439[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => col_buf_1_val_1_0_fu_1061_p3(5),
      I3 => row_assign_8_0_2_t_reg_2323(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_1_val_0_0_fu_1042_p3(5),
      O => \row_assign_8_0_1_t_reg_2316_reg[1]\(5)
    );
\src_kernel_win_1_va_34_reg_2439[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => col_buf_1_val_1_0_fu_1061_p3(6),
      I3 => row_assign_8_0_2_t_reg_2323(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_1_val_0_0_fu_1042_p3(6),
      O => \row_assign_8_0_1_t_reg_2316_reg[1]\(6)
    );
\src_kernel_win_1_va_34_reg_2439[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => col_buf_1_val_1_0_fu_1061_p3(7),
      I3 => row_assign_8_0_2_t_reg_2323(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_1_val_0_0_fu_1042_p3(7),
      O => \row_assign_8_0_1_t_reg_2316_reg[1]\(7)
    );
\src_kernel_win_1_va_35_reg_2446[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => row_assign_8_0_1_t_reg_2316(0),
      I3 => col_buf_1_val_0_0_fu_1042_p3(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_1_val_1_0_fu_1061_p3(0),
      O => D(0)
    );
\src_kernel_win_1_va_35_reg_2446[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => row_assign_8_0_1_t_reg_2316(0),
      I3 => col_buf_1_val_0_0_fu_1042_p3(1),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_1_val_1_0_fu_1061_p3(1),
      O => D(1)
    );
\src_kernel_win_1_va_35_reg_2446[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => row_assign_8_0_1_t_reg_2316(0),
      I3 => col_buf_1_val_0_0_fu_1042_p3(2),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_1_val_1_0_fu_1061_p3(2),
      O => D(2)
    );
\src_kernel_win_1_va_35_reg_2446[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => row_assign_8_0_1_t_reg_2316(0),
      I3 => col_buf_1_val_0_0_fu_1042_p3(3),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_1_val_1_0_fu_1061_p3(3),
      O => D(3)
    );
\src_kernel_win_1_va_35_reg_2446[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => row_assign_8_0_1_t_reg_2316(0),
      I3 => col_buf_1_val_0_0_fu_1042_p3(4),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_1_val_1_0_fu_1061_p3(4),
      O => D(4)
    );
\src_kernel_win_1_va_35_reg_2446[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => row_assign_8_0_1_t_reg_2316(0),
      I3 => col_buf_1_val_0_0_fu_1042_p3(5),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_1_val_1_0_fu_1061_p3(5),
      O => D(5)
    );
\src_kernel_win_1_va_35_reg_2446[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => row_assign_8_0_1_t_reg_2316(0),
      I3 => col_buf_1_val_0_0_fu_1042_p3(6),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_1_val_1_0_fu_1061_p3(6),
      O => D(6)
    );
\src_kernel_win_1_va_35_reg_2446[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => row_assign_8_0_1_t_reg_2316(0),
      I3 => col_buf_1_val_0_0_fu_1042_p3(7),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_1_val_1_0_fu_1061_p3(7),
      O => D(7)
    );
\src_kernel_win_1_va_36_reg_2453[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => row_assign_8_0_2_t_reg_2323(1),
      I2 => tmp_21_reg_2296,
      I3 => col_buf_1_val_1_0_fu_1061_p3(0),
      I4 => row_assign_8_0_2_t_reg_2323(0),
      I5 => col_buf_1_val_0_0_fu_1042_p3(0),
      O => \row_assign_8_0_2_t_reg_2323_reg[1]\(0)
    );
\src_kernel_win_1_va_36_reg_2453[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => row_assign_8_0_2_t_reg_2323(1),
      I2 => tmp_21_reg_2296,
      I3 => col_buf_1_val_1_0_fu_1061_p3(1),
      I4 => row_assign_8_0_2_t_reg_2323(0),
      I5 => col_buf_1_val_0_0_fu_1042_p3(1),
      O => \row_assign_8_0_2_t_reg_2323_reg[1]\(1)
    );
\src_kernel_win_1_va_36_reg_2453[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => row_assign_8_0_2_t_reg_2323(1),
      I2 => tmp_21_reg_2296,
      I3 => col_buf_1_val_1_0_fu_1061_p3(2),
      I4 => row_assign_8_0_2_t_reg_2323(0),
      I5 => col_buf_1_val_0_0_fu_1042_p3(2),
      O => \row_assign_8_0_2_t_reg_2323_reg[1]\(2)
    );
\src_kernel_win_1_va_36_reg_2453[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => row_assign_8_0_2_t_reg_2323(1),
      I2 => tmp_21_reg_2296,
      I3 => col_buf_1_val_1_0_fu_1061_p3(3),
      I4 => row_assign_8_0_2_t_reg_2323(0),
      I5 => col_buf_1_val_0_0_fu_1042_p3(3),
      O => \row_assign_8_0_2_t_reg_2323_reg[1]\(3)
    );
\src_kernel_win_1_va_36_reg_2453[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => row_assign_8_0_2_t_reg_2323(1),
      I2 => tmp_21_reg_2296,
      I3 => col_buf_1_val_1_0_fu_1061_p3(4),
      I4 => row_assign_8_0_2_t_reg_2323(0),
      I5 => col_buf_1_val_0_0_fu_1042_p3(4),
      O => \row_assign_8_0_2_t_reg_2323_reg[1]\(4)
    );
\src_kernel_win_1_va_36_reg_2453[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => row_assign_8_0_2_t_reg_2323(1),
      I2 => tmp_21_reg_2296,
      I3 => col_buf_1_val_1_0_fu_1061_p3(5),
      I4 => row_assign_8_0_2_t_reg_2323(0),
      I5 => col_buf_1_val_0_0_fu_1042_p3(5),
      O => \row_assign_8_0_2_t_reg_2323_reg[1]\(5)
    );
\src_kernel_win_1_va_36_reg_2453[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => row_assign_8_0_2_t_reg_2323(1),
      I2 => tmp_21_reg_2296,
      I3 => col_buf_1_val_1_0_fu_1061_p3(6),
      I4 => row_assign_8_0_2_t_reg_2323(0),
      I5 => col_buf_1_val_0_0_fu_1042_p3(6),
      O => \row_assign_8_0_2_t_reg_2323_reg[1]\(6)
    );
\src_kernel_win_1_va_36_reg_2453[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => row_assign_8_0_2_t_reg_2323(1),
      I2 => tmp_21_reg_2296,
      I3 => col_buf_1_val_1_0_fu_1061_p3(7),
      I4 => row_assign_8_0_2_t_reg_2323(0),
      I5 => col_buf_1_val_0_0_fu_1042_p3(7),
      O => \row_assign_8_0_2_t_reg_2323_reg[1]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_57 is
  port (
    col_buf_1_val_1_0_fu_1061_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_102_0_1_reg_2292_reg[0]\ : out STD_LOGIC;
    brmerge_reg_2348 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    k_buf_2_val_5_addr_reg_2413 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \right_border_buf_1_30_fu_344_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_0_2_0 : in STD_LOGIC;
    p_src_data_stream_0_V_read1 : in STD_LOGIC;
    ram_reg_0_63_0_2_1 : in STD_LOGIC;
    ram_reg_0_63_0_2_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_57 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_57 is
  signal \q0[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1__21_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1__21_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1__21_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1__21_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1__21_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1__22_n_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal \^tmp_102_0_1_reg_2292_reg[0]\ : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
  \tmp_102_0_1_reg_2292_reg[0]\ <= \^tmp_102_0_1_reg_2292_reg[0]\;
\q0[0]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => \q0[0]_i_1__21_n_0\
    );
\q0[1]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => \q0[1]_i_1__21_n_0\
    );
\q0[2]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => \q0[2]_i_1__21_n_0\
    );
\q0[3]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => \q0[3]_i_1__21_n_0\
    );
\q0[4]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => \q0[4]_i_1__21_n_0\
    );
\q0[5]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => \q0[5]_i_1__21_n_0\
    );
\q0[6]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => \q0[6]_i_1__21_n_0\
    );
\q0[7]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => \q0[7]_i_1__22_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__21_n_0\,
      Q => \^q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__21_n_0\,
      Q => \^q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__21_n_0\,
      Q => \^q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__21_n_0\,
      Q => \^q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__21_n_0\,
      Q => \^q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__21_n_0\,
      Q => \^q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__21_n_0\,
      Q => \^q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__22_n_0\,
      Q => \^q0_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_102_0_1_reg_2292_reg[0]\
    );
\ram_reg_0_63_0_2_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => ram_reg_0_63_0_2_0,
      I1 => p_src_data_stream_0_V_read1,
      I2 => ram_reg_0_63_0_2_1,
      I3 => ram_reg_0_63_0_2_2(0),
      O => \^tmp_102_0_1_reg_2292_reg[0]\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_102_0_1_reg_2292_reg[0]\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_102_0_1_reg_2292_reg[0]\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_102_0_1_reg_2292_reg[0]\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
\right_border_buf_1_30_fu_344[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => brmerge_reg_2348,
      I2 => Q(0),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_1_30_fu_344_reg[7]\(0),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_1_val_1_0_fu_1061_p3(0)
    );
\right_border_buf_1_30_fu_344[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => brmerge_reg_2348,
      I2 => Q(1),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_1_30_fu_344_reg[7]\(1),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_1_val_1_0_fu_1061_p3(1)
    );
\right_border_buf_1_30_fu_344[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => brmerge_reg_2348,
      I2 => Q(2),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_1_30_fu_344_reg[7]\(2),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_1_val_1_0_fu_1061_p3(2)
    );
\right_border_buf_1_30_fu_344[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => brmerge_reg_2348,
      I2 => Q(3),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_1_30_fu_344_reg[7]\(3),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_1_val_1_0_fu_1061_p3(3)
    );
\right_border_buf_1_30_fu_344[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => brmerge_reg_2348,
      I2 => Q(4),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_1_30_fu_344_reg[7]\(4),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_1_val_1_0_fu_1061_p3(4)
    );
\right_border_buf_1_30_fu_344[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => brmerge_reg_2348,
      I2 => Q(5),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_1_30_fu_344_reg[7]\(5),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_1_val_1_0_fu_1061_p3(5)
    );
\right_border_buf_1_30_fu_344[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => brmerge_reg_2348,
      I2 => Q(6),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_1_30_fu_344_reg[7]\(6),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_1_val_1_0_fu_1061_p3(6)
    );
\right_border_buf_1_30_fu_344[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => brmerge_reg_2348,
      I2 => Q(7),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_1_30_fu_344_reg[7]\(7),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_1_val_1_0_fu_1061_p3(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_58 is
  port (
    col_buf_1_val_0_0_fu_1042_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2348 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    k_buf_2_val_5_addr_reg_2413 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \right_border_buf_1_s_fu_332_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_src_data_stream_1_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_58 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_58 is
  signal \q0[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1__22_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1__22_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1__22_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1__22_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1__22_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1__23_n_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
\q0[0]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => \q0[0]_i_1__22_n_0\
    );
\q0[1]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => \q0[1]_i_1__22_n_0\
    );
\q0[2]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => \q0[2]_i_1__22_n_0\
    );
\q0[3]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => \q0[3]_i_1__22_n_0\
    );
\q0[4]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => \q0[4]_i_1__22_n_0\
    );
\q0[5]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => \q0[5]_i_1__22_n_0\
    );
\q0[6]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => \q0[6]_i_1__22_n_0\
    );
\q0[7]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => \q0[7]_i_1__23_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__22_n_0\,
      Q => \^q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__22_n_0\,
      Q => \^q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__22_n_0\,
      Q => \^q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__22_n_0\,
      Q => \^q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__22_n_0\,
      Q => \^q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__22_n_0\,
      Q => \^q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__22_n_0\,
      Q => \^q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__23_n_0\,
      Q => \^q0_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => p_src_data_stream_1_V_dout(0),
      DIB => p_src_data_stream_1_V_dout(1),
      DIC => p_src_data_stream_1_V_dout(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => p_src_data_stream_1_V_dout(3),
      DIB => p_src_data_stream_1_V_dout(4),
      DIC => p_src_data_stream_1_V_dout(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => p_src_data_stream_1_V_dout(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => p_src_data_stream_1_V_dout(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => p_src_data_stream_1_V_dout(0),
      DIB => p_src_data_stream_1_V_dout(1),
      DIC => p_src_data_stream_1_V_dout(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => p_src_data_stream_1_V_dout(3),
      DIB => p_src_data_stream_1_V_dout(4),
      DIC => p_src_data_stream_1_V_dout(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => p_src_data_stream_1_V_dout(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => p_src_data_stream_1_V_dout(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
\right_border_buf_1_s_fu_332[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => brmerge_reg_2348,
      I2 => Q(0),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_1_s_fu_332_reg[7]\(0),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_1_val_0_0_fu_1042_p3(0)
    );
\right_border_buf_1_s_fu_332[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => brmerge_reg_2348,
      I2 => Q(1),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_1_s_fu_332_reg[7]\(1),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_1_val_0_0_fu_1042_p3(1)
    );
\right_border_buf_1_s_fu_332[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => brmerge_reg_2348,
      I2 => Q(2),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_1_s_fu_332_reg[7]\(2),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_1_val_0_0_fu_1042_p3(2)
    );
\right_border_buf_1_s_fu_332[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => brmerge_reg_2348,
      I2 => Q(3),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_1_s_fu_332_reg[7]\(3),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_1_val_0_0_fu_1042_p3(3)
    );
\right_border_buf_1_s_fu_332[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => brmerge_reg_2348,
      I2 => Q(4),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_1_s_fu_332_reg[7]\(4),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_1_val_0_0_fu_1042_p3(4)
    );
\right_border_buf_1_s_fu_332[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => brmerge_reg_2348,
      I2 => Q(5),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_1_s_fu_332_reg[7]\(5),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_1_val_0_0_fu_1042_p3(5)
    );
\right_border_buf_1_s_fu_332[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => brmerge_reg_2348,
      I2 => Q(6),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_1_s_fu_332_reg[7]\(6),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_1_val_0_0_fu_1042_p3(6)
    );
\right_border_buf_1_s_fu_332[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => brmerge_reg_2348,
      I2 => Q(7),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_1_s_fu_332_reg[7]\(7),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_1_val_0_0_fu_1042_p3(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_59 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC;
    \row_assign_8_0_1_t_reg_2316_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \row_assign_8_0_2_t_reg_2323_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[6]_0\ : out STD_LOGIC;
    \q0_reg[5]_0\ : out STD_LOGIC;
    \q0_reg[4]_0\ : out STD_LOGIC;
    \q0_reg[3]_0\ : out STD_LOGIC;
    \q0_reg[2]_0\ : out STD_LOGIC;
    \q0_reg[1]_0\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    \tmp_20_reg_2288_reg[0]\ : out STD_LOGIC;
    row_assign_8_0_1_t_reg_2316 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_buf_0_val_0_0_fu_874_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_21_reg_2296 : in STD_LOGIC;
    col_buf_0_val_1_0_fu_893_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_8_0_2_t_reg_2323 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    brmerge_reg_2348 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    k_buf_2_val_5_addr_reg_2413 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \right_border_buf_0_32_fu_320_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_0_2_0 : in STD_LOGIC;
    p_src_data_stream_0_V_read1 : in STD_LOGIC;
    ram_reg_0_63_0_2_1 : in STD_LOGIC;
    ram_reg_0_63_0_2_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_3\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_59 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_59 is
  signal \q0[0]_i_1__23_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1__23_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1__23_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1__23_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1__23_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1__23_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1__23_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1__24_n_0\ : STD_LOGIC;
  signal \^q0_reg[0]_0\ : STD_LOGIC;
  signal \^q0_reg[1]_0\ : STD_LOGIC;
  signal \^q0_reg[2]_0\ : STD_LOGIC;
  signal \^q0_reg[3]_0\ : STD_LOGIC;
  signal \^q0_reg[4]_0\ : STD_LOGIC;
  signal \^q0_reg[5]_0\ : STD_LOGIC;
  signal \^q0_reg[6]_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC;
  signal \q0_reg_n_0_[0]\ : STD_LOGIC;
  signal \q0_reg_n_0_[1]\ : STD_LOGIC;
  signal \q0_reg_n_0_[2]\ : STD_LOGIC;
  signal \q0_reg_n_0_[3]\ : STD_LOGIC;
  signal \q0_reg_n_0_[4]\ : STD_LOGIC;
  signal \q0_reg_n_0_[5]\ : STD_LOGIC;
  signal \q0_reg_n_0_[6]\ : STD_LOGIC;
  signal \q0_reg_n_0_[7]\ : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal \^tmp_20_reg_2288_reg[0]\ : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  \q0_reg[0]_0\ <= \^q0_reg[0]_0\;
  \q0_reg[1]_0\ <= \^q0_reg[1]_0\;
  \q0_reg[2]_0\ <= \^q0_reg[2]_0\;
  \q0_reg[3]_0\ <= \^q0_reg[3]_0\;
  \q0_reg[4]_0\ <= \^q0_reg[4]_0\;
  \q0_reg[5]_0\ <= \^q0_reg[5]_0\;
  \q0_reg[6]_0\ <= \^q0_reg[6]_0\;
  \q0_reg[7]_0\ <= \^q0_reg[7]_0\;
  \tmp_20_reg_2288_reg[0]\ <= \^tmp_20_reg_2288_reg[0]\;
\q0[0]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => \q0[0]_i_1__23_n_0\
    );
\q0[1]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => \q0[1]_i_1__23_n_0\
    );
\q0[2]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => \q0[2]_i_1__23_n_0\
    );
\q0[3]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => \q0[3]_i_1__23_n_0\
    );
\q0[4]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => \q0[4]_i_1__23_n_0\
    );
\q0[5]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => \q0[5]_i_1__23_n_0\
    );
\q0[6]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => \q0[6]_i_1__23_n_0\
    );
\q0[7]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => \q0[7]_i_1__24_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__23_n_0\,
      Q => \q0_reg_n_0_[0]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__23_n_0\,
      Q => \q0_reg_n_0_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__23_n_0\,
      Q => \q0_reg_n_0_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__23_n_0\,
      Q => \q0_reg_n_0_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__23_n_0\,
      Q => \q0_reg_n_0_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__23_n_0\,
      Q => \q0_reg_n_0_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__23_n_0\,
      Q => \q0_reg_n_0_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__24_n_0\,
      Q => \q0_reg_n_0_[7]\,
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_20_reg_2288_reg[0]\
    );
\ram_reg_0_63_0_2_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => ram_reg_0_63_0_2_0,
      I1 => p_src_data_stream_0_V_read1,
      I2 => ram_reg_0_63_0_2_1,
      I3 => ram_reg_0_63_0_2_2(0),
      O => \^tmp_20_reg_2288_reg[0]\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_20_reg_2288_reg[0]\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_20_reg_2288_reg[0]\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_20_reg_2288_reg[0]\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
\right_border_buf_0_32_fu_320[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[0]\,
      I1 => brmerge_reg_2348,
      I2 => Q(0),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_0_32_fu_320_reg[7]\(0),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => \^q0_reg[0]_0\
    );
\right_border_buf_0_32_fu_320[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[1]\,
      I1 => brmerge_reg_2348,
      I2 => Q(1),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_0_32_fu_320_reg[7]\(1),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => \^q0_reg[1]_0\
    );
\right_border_buf_0_32_fu_320[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[2]\,
      I1 => brmerge_reg_2348,
      I2 => Q(2),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_0_32_fu_320_reg[7]\(2),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => \^q0_reg[2]_0\
    );
\right_border_buf_0_32_fu_320[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[3]\,
      I1 => brmerge_reg_2348,
      I2 => Q(3),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_0_32_fu_320_reg[7]\(3),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => \^q0_reg[3]_0\
    );
\right_border_buf_0_32_fu_320[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[4]\,
      I1 => brmerge_reg_2348,
      I2 => Q(4),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_0_32_fu_320_reg[7]\(4),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => \^q0_reg[4]_0\
    );
\right_border_buf_0_32_fu_320[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[5]\,
      I1 => brmerge_reg_2348,
      I2 => Q(5),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_0_32_fu_320_reg[7]\(5),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => \^q0_reg[5]_0\
    );
\right_border_buf_0_32_fu_320[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[6]\,
      I1 => brmerge_reg_2348,
      I2 => Q(6),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_0_32_fu_320_reg[7]\(6),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => \^q0_reg[6]_0\
    );
\right_border_buf_0_32_fu_320[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[7]\,
      I1 => brmerge_reg_2348,
      I2 => Q(7),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_0_32_fu_320_reg[7]\(7),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => \^q0_reg[7]_0\
    );
\src_kernel_win_0_va_34_reg_2419[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => col_buf_0_val_1_0_fu_893_p3(0),
      I3 => row_assign_8_0_2_t_reg_2323(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_0_val_0_0_fu_874_p3(0),
      O => \row_assign_8_0_1_t_reg_2316_reg[1]\(0)
    );
\src_kernel_win_0_va_34_reg_2419[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => col_buf_0_val_1_0_fu_893_p3(1),
      I3 => row_assign_8_0_2_t_reg_2323(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_0_val_0_0_fu_874_p3(1),
      O => \row_assign_8_0_1_t_reg_2316_reg[1]\(1)
    );
\src_kernel_win_0_va_34_reg_2419[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => col_buf_0_val_1_0_fu_893_p3(2),
      I3 => row_assign_8_0_2_t_reg_2323(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_0_val_0_0_fu_874_p3(2),
      O => \row_assign_8_0_1_t_reg_2316_reg[1]\(2)
    );
\src_kernel_win_0_va_34_reg_2419[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => col_buf_0_val_1_0_fu_893_p3(3),
      I3 => row_assign_8_0_2_t_reg_2323(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_0_val_0_0_fu_874_p3(3),
      O => \row_assign_8_0_1_t_reg_2316_reg[1]\(3)
    );
\src_kernel_win_0_va_34_reg_2419[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => col_buf_0_val_1_0_fu_893_p3(4),
      I3 => row_assign_8_0_2_t_reg_2323(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_0_val_0_0_fu_874_p3(4),
      O => \row_assign_8_0_1_t_reg_2316_reg[1]\(4)
    );
\src_kernel_win_0_va_34_reg_2419[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => col_buf_0_val_1_0_fu_893_p3(5),
      I3 => row_assign_8_0_2_t_reg_2323(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_0_val_0_0_fu_874_p3(5),
      O => \row_assign_8_0_1_t_reg_2316_reg[1]\(5)
    );
\src_kernel_win_0_va_34_reg_2419[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => col_buf_0_val_1_0_fu_893_p3(6),
      I3 => row_assign_8_0_2_t_reg_2323(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_0_val_0_0_fu_874_p3(6),
      O => \row_assign_8_0_1_t_reg_2316_reg[1]\(6)
    );
\src_kernel_win_0_va_34_reg_2419[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => col_buf_0_val_1_0_fu_893_p3(7),
      I3 => row_assign_8_0_2_t_reg_2323(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_0_val_0_0_fu_874_p3(7),
      O => \row_assign_8_0_1_t_reg_2316_reg[1]\(7)
    );
\src_kernel_win_0_va_35_reg_2426[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => row_assign_8_0_1_t_reg_2316(0),
      I3 => col_buf_0_val_0_0_fu_874_p3(0),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_0_val_1_0_fu_893_p3(0),
      O => D(0)
    );
\src_kernel_win_0_va_35_reg_2426[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => row_assign_8_0_1_t_reg_2316(0),
      I3 => col_buf_0_val_0_0_fu_874_p3(1),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_0_val_1_0_fu_893_p3(1),
      O => D(1)
    );
\src_kernel_win_0_va_35_reg_2426[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => row_assign_8_0_1_t_reg_2316(0),
      I3 => col_buf_0_val_0_0_fu_874_p3(2),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_0_val_1_0_fu_893_p3(2),
      O => D(2)
    );
\src_kernel_win_0_va_35_reg_2426[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => row_assign_8_0_1_t_reg_2316(0),
      I3 => col_buf_0_val_0_0_fu_874_p3(3),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_0_val_1_0_fu_893_p3(3),
      O => D(3)
    );
\src_kernel_win_0_va_35_reg_2426[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => row_assign_8_0_1_t_reg_2316(0),
      I3 => col_buf_0_val_0_0_fu_874_p3(4),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_0_val_1_0_fu_893_p3(4),
      O => D(4)
    );
\src_kernel_win_0_va_35_reg_2426[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => row_assign_8_0_1_t_reg_2316(0),
      I3 => col_buf_0_val_0_0_fu_874_p3(5),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_0_val_1_0_fu_893_p3(5),
      O => D(5)
    );
\src_kernel_win_0_va_35_reg_2426[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => row_assign_8_0_1_t_reg_2316(0),
      I3 => col_buf_0_val_0_0_fu_874_p3(6),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_0_val_1_0_fu_893_p3(6),
      O => D(6)
    );
\src_kernel_win_0_va_35_reg_2426[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => row_assign_8_0_1_t_reg_2316(1),
      I2 => row_assign_8_0_1_t_reg_2316(0),
      I3 => col_buf_0_val_0_0_fu_874_p3(7),
      I4 => tmp_21_reg_2296,
      I5 => col_buf_0_val_1_0_fu_893_p3(7),
      O => D(7)
    );
\src_kernel_win_0_va_36_reg_2433[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => row_assign_8_0_2_t_reg_2323(1),
      I2 => tmp_21_reg_2296,
      I3 => col_buf_0_val_1_0_fu_893_p3(0),
      I4 => row_assign_8_0_2_t_reg_2323(0),
      I5 => col_buf_0_val_0_0_fu_874_p3(0),
      O => \row_assign_8_0_2_t_reg_2323_reg[1]\(0)
    );
\src_kernel_win_0_va_36_reg_2433[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => row_assign_8_0_2_t_reg_2323(1),
      I2 => tmp_21_reg_2296,
      I3 => col_buf_0_val_1_0_fu_893_p3(1),
      I4 => row_assign_8_0_2_t_reg_2323(0),
      I5 => col_buf_0_val_0_0_fu_874_p3(1),
      O => \row_assign_8_0_2_t_reg_2323_reg[1]\(1)
    );
\src_kernel_win_0_va_36_reg_2433[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => row_assign_8_0_2_t_reg_2323(1),
      I2 => tmp_21_reg_2296,
      I3 => col_buf_0_val_1_0_fu_893_p3(2),
      I4 => row_assign_8_0_2_t_reg_2323(0),
      I5 => col_buf_0_val_0_0_fu_874_p3(2),
      O => \row_assign_8_0_2_t_reg_2323_reg[1]\(2)
    );
\src_kernel_win_0_va_36_reg_2433[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => row_assign_8_0_2_t_reg_2323(1),
      I2 => tmp_21_reg_2296,
      I3 => col_buf_0_val_1_0_fu_893_p3(3),
      I4 => row_assign_8_0_2_t_reg_2323(0),
      I5 => col_buf_0_val_0_0_fu_874_p3(3),
      O => \row_assign_8_0_2_t_reg_2323_reg[1]\(3)
    );
\src_kernel_win_0_va_36_reg_2433[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => row_assign_8_0_2_t_reg_2323(1),
      I2 => tmp_21_reg_2296,
      I3 => col_buf_0_val_1_0_fu_893_p3(4),
      I4 => row_assign_8_0_2_t_reg_2323(0),
      I5 => col_buf_0_val_0_0_fu_874_p3(4),
      O => \row_assign_8_0_2_t_reg_2323_reg[1]\(4)
    );
\src_kernel_win_0_va_36_reg_2433[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => row_assign_8_0_2_t_reg_2323(1),
      I2 => tmp_21_reg_2296,
      I3 => col_buf_0_val_1_0_fu_893_p3(5),
      I4 => row_assign_8_0_2_t_reg_2323(0),
      I5 => col_buf_0_val_0_0_fu_874_p3(5),
      O => \row_assign_8_0_2_t_reg_2323_reg[1]\(5)
    );
\src_kernel_win_0_va_36_reg_2433[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => row_assign_8_0_2_t_reg_2323(1),
      I2 => tmp_21_reg_2296,
      I3 => col_buf_0_val_1_0_fu_893_p3(6),
      I4 => row_assign_8_0_2_t_reg_2323(0),
      I5 => col_buf_0_val_0_0_fu_874_p3(6),
      O => \row_assign_8_0_2_t_reg_2323_reg[1]\(6)
    );
\src_kernel_win_0_va_36_reg_2433[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => row_assign_8_0_2_t_reg_2323(1),
      I2 => tmp_21_reg_2296,
      I3 => col_buf_0_val_1_0_fu_893_p3(7),
      I4 => row_assign_8_0_2_t_reg_2323(0),
      I5 => col_buf_0_val_0_0_fu_874_p3(7),
      O => \row_assign_8_0_2_t_reg_2323_reg[1]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_60 is
  port (
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    ap_block_pp0_stage0_subdone0_in : out STD_LOGIC;
    p_src_data_stream_0_V_read1 : out STD_LOGIC;
    \icmp_reg_2283_reg[0]\ : out STD_LOGIC;
    col_buf_0_val_1_0_fu_893_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_102_0_1_reg_2292_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    or_cond_i_i_reg_2339 : in STD_LOGIC;
    \right_border_buf_2_s_fu_304_reg[0]\ : in STD_LOGIC;
    dup_2_data_stream_1_empty_n : in STD_LOGIC;
    dup_2_data_stream_0_empty_n : in STD_LOGIC;
    dup_2_data_stream_2_empty_n : in STD_LOGIC;
    tmp_18_reg_2274 : in STD_LOGIC;
    \right_border_buf_2_s_fu_304_reg[0]_0\ : in STD_LOGIC;
    dstd_data_stream_0_s_full_n : in STD_LOGIC;
    dstd_data_stream_2_s_full_n : in STD_LOGIC;
    dstd_data_stream_1_s_full_n : in STD_LOGIC;
    or_cond_i_reg_2379_pp0_iter2_reg : in STD_LOGIC;
    \ap_CS_fsm[3]_i_3__1_0\ : in STD_LOGIC;
    brmerge_reg_2348 : in STD_LOGIC;
    \right_border_buf_0_30_fu_308_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    k_buf_2_val_5_addr_reg_2413 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \right_border_buf_0_30_fu_308_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_64_127_7_7_0 : in STD_LOGIC;
    ram_reg_64_127_7_7_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    d1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_60 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_60 is
  signal \ap_CS_fsm[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_subdone0_in\ : STD_LOGIC;
  signal \^icmp_reg_2283_reg[0]\ : STD_LOGIC;
  signal \^p_src_data_stream_0_v_read1\ : STD_LOGIC;
  signal \q0[0]_i_1__24_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1__24_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1__24_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1__24_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1__24_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1__24_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1__24_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1__25_n_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal \^tmp_102_0_1_reg_2292_reg[0]\ : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_7__0\ : label is "soft_lutpair140";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
  attribute SOFT_HLUTNM of \right_border_buf_0_30_fu_308[7]_i_3\ : label is "soft_lutpair140";
begin
  \ap_CS_fsm_reg[3]\ <= \^ap_cs_fsm_reg[3]\;
  ap_block_pp0_stage0_subdone0_in <= \^ap_block_pp0_stage0_subdone0_in\;
  \icmp_reg_2283_reg[0]\ <= \^icmp_reg_2283_reg[0]\;
  p_src_data_stream_0_V_read1 <= \^p_src_data_stream_0_v_read1\;
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
  \tmp_102_0_1_reg_2292_reg[0]\ <= \^tmp_102_0_1_reg_2292_reg[0]\;
\ap_CS_fsm[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_6__0_n_0\,
      I1 => \ap_CS_fsm[3]_i_7__0_n_0\,
      I2 => dup_2_data_stream_1_empty_n,
      I3 => dup_2_data_stream_0_empty_n,
      I4 => dup_2_data_stream_2_empty_n,
      O => \^ap_block_pp0_stage0_subdone0_in\
    );
\ap_CS_fsm[3]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FFFFFF"
    )
        port map (
      I0 => dstd_data_stream_0_s_full_n,
      I1 => dstd_data_stream_2_s_full_n,
      I2 => dstd_data_stream_1_s_full_n,
      I3 => or_cond_i_reg_2379_pp0_iter2_reg,
      I4 => \ap_CS_fsm[3]_i_3__1_0\,
      O => \ap_CS_fsm[3]_i_6__0_n_0\
    );
\ap_CS_fsm[3]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDDFFFF"
    )
        port map (
      I0 => or_cond_i_i_reg_2339,
      I1 => \right_border_buf_2_s_fu_304_reg[0]\,
      I2 => tmp_18_reg_2274,
      I3 => \right_border_buf_2_s_fu_304_reg[0]_0\,
      I4 => ap_enable_reg_pp0_iter1,
      O => \ap_CS_fsm[3]_i_7__0_n_0\
    );
\q0[0]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => \q0[0]_i_1__24_n_0\
    );
\q0[1]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => \q0[1]_i_1__24_n_0\
    );
\q0[2]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => \q0[2]_i_1__24_n_0\
    );
\q0[3]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => \q0[3]_i_1__24_n_0\
    );
\q0[4]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => \q0[4]_i_1__24_n_0\
    );
\q0[5]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => \q0[5]_i_1__24_n_0\
    );
\q0[6]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => \q0[6]_i_1__24_n_0\
    );
\q0[7]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => \q0[7]_i_1__25_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__24_n_0\,
      Q => \^q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__24_n_0\,
      Q => \^q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__24_n_0\,
      Q => \^q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__24_n_0\,
      Q => \^q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__24_n_0\,
      Q => \^q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__24_n_0\,
      Q => \^q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__24_n_0\,
      Q => \^q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__25_n_0\,
      Q => \^q0_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => d1(0),
      DIB => d1(1),
      DIC => d1(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_0_2_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone0_in\,
      I1 => Q(0),
      I2 => \ap_CS_fsm[3]_i_7__0_n_0\,
      O => \^ap_cs_fsm_reg[3]\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => d1(3),
      DIB => d1(4),
      DIC => d1(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => d1(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => d1(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => d1(0),
      DIB => d1(1),
      DIC => d1(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_102_0_1_reg_2292_reg[0]\
    );
\ram_reg_64_127_0_2_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => ram_reg_64_127_7_7_0,
      I1 => \^p_src_data_stream_0_v_read1\,
      I2 => \^ap_cs_fsm_reg[3]\,
      I3 => ram_reg_64_127_7_7_1(0),
      O => \^tmp_102_0_1_reg_2292_reg[0]\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => d1(3),
      DIB => d1(4),
      DIC => d1(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_102_0_1_reg_2292_reg[0]\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => d1(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_102_0_1_reg_2292_reg[0]\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => d1(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_102_0_1_reg_2292_reg[0]\
    );
\right_border_buf_0_30_fu_308[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => brmerge_reg_2348,
      I2 => \right_border_buf_0_30_fu_308_reg[7]\(0),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_0_30_fu_308_reg[7]_0\(0),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_0_val_1_0_fu_893_p3(0)
    );
\right_border_buf_0_30_fu_308[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => brmerge_reg_2348,
      I2 => \right_border_buf_0_30_fu_308_reg[7]\(1),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_0_30_fu_308_reg[7]_0\(1),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_0_val_1_0_fu_893_p3(1)
    );
\right_border_buf_0_30_fu_308[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => brmerge_reg_2348,
      I2 => \right_border_buf_0_30_fu_308_reg[7]\(2),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_0_30_fu_308_reg[7]_0\(2),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_0_val_1_0_fu_893_p3(2)
    );
\right_border_buf_0_30_fu_308[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => brmerge_reg_2348,
      I2 => \right_border_buf_0_30_fu_308_reg[7]\(3),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_0_30_fu_308_reg[7]_0\(3),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_0_val_1_0_fu_893_p3(3)
    );
\right_border_buf_0_30_fu_308[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => brmerge_reg_2348,
      I2 => \right_border_buf_0_30_fu_308_reg[7]\(4),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_0_30_fu_308_reg[7]_0\(4),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_0_val_1_0_fu_893_p3(4)
    );
\right_border_buf_0_30_fu_308[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => brmerge_reg_2348,
      I2 => \right_border_buf_0_30_fu_308_reg[7]\(5),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_0_30_fu_308_reg[7]_0\(5),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_0_val_1_0_fu_893_p3(5)
    );
\right_border_buf_0_30_fu_308[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => brmerge_reg_2348,
      I2 => \right_border_buf_0_30_fu_308_reg[7]\(6),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_0_30_fu_308_reg[7]_0\(6),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_0_val_1_0_fu_893_p3(6)
    );
\right_border_buf_0_30_fu_308[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone0_in\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => or_cond_i_i_reg_2339,
      I4 => \right_border_buf_2_s_fu_304_reg[0]\,
      I5 => \^icmp_reg_2283_reg[0]\,
      O => \^p_src_data_stream_0_v_read1\
    );
\right_border_buf_0_30_fu_308[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => brmerge_reg_2348,
      I2 => \right_border_buf_0_30_fu_308_reg[7]\(7),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_0_30_fu_308_reg[7]_0\(7),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_0_val_1_0_fu_893_p3(7)
    );
\right_border_buf_0_30_fu_308[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \right_border_buf_2_s_fu_304_reg[0]_0\,
      I1 => tmp_18_reg_2274,
      O => \^icmp_reg_2283_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_61 is
  port (
    col_buf_0_val_0_0_fu_874_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_20_reg_2288_reg[0]\ : out STD_LOGIC;
    brmerge_reg_2348 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    k_buf_2_val_5_addr_reg_2413 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \right_border_buf_0_s_fu_296_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_64_127_7_7_0 : in STD_LOGIC;
    p_src_data_stream_0_V_read1 : in STD_LOGIC;
    ram_reg_64_127_7_7_1 : in STD_LOGIC;
    ram_reg_64_127_7_7_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_src_data_stream_0_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_61 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_61 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal \^tmp_20_reg_2288_reg[0]\ : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
  \tmp_20_reg_2288_reg[0]\ <= \^tmp_20_reg_2288_reg[0]\;
\q0[0]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => q00(0)
    );
\q0[1]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => q00(1)
    );
\q0[2]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => q00(2)
    );
\q0[3]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => q00(3)
    );
\q0[4]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => q00(4)
    );
\q0[5]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => q00(5)
    );
\q0[6]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => q00(6)
    );
\q0[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => q00(7)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => \^q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => \^q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => \^q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => \^q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => \^q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => \^q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => \^q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => \^q0_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => p_src_data_stream_0_V_dout(0),
      DIB => p_src_data_stream_0_V_dout(1),
      DIC => p_src_data_stream_0_V_dout(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => p_src_data_stream_0_V_dout(3),
      DIB => p_src_data_stream_0_V_dout(4),
      DIC => p_src_data_stream_0_V_dout(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => p_src_data_stream_0_V_dout(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => p_src_data_stream_0_V_dout(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => p_src_data_stream_0_V_dout(0),
      DIB => p_src_data_stream_0_V_dout(1),
      DIC => p_src_data_stream_0_V_dout(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_20_reg_2288_reg[0]\
    );
\ram_reg_64_127_0_2_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => ram_reg_64_127_7_7_0,
      I1 => p_src_data_stream_0_V_read1,
      I2 => ram_reg_64_127_7_7_1,
      I3 => ram_reg_64_127_7_7_2(0),
      O => \^tmp_20_reg_2288_reg[0]\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 0),
      DIA => p_src_data_stream_0_V_dout(3),
      DIB => p_src_data_stream_0_V_dout(4),
      DIC => p_src_data_stream_0_V_dout(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_20_reg_2288_reg[0]\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => p_src_data_stream_0_V_dout(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_20_reg_2288_reg[0]\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2413(0),
      A1 => k_buf_2_val_5_addr_reg_2413(1),
      A2 => k_buf_2_val_5_addr_reg_2413(2),
      A3 => k_buf_2_val_5_addr_reg_2413(3),
      A4 => k_buf_2_val_5_addr_reg_2413(4),
      A5 => k_buf_2_val_5_addr_reg_2413(5),
      D => p_src_data_stream_0_V_dout(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_20_reg_2288_reg[0]\
    );
\right_border_buf_0_s_fu_296[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => brmerge_reg_2348,
      I2 => Q(0),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_0_s_fu_296_reg[7]\(0),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_0_val_0_0_fu_874_p3(0)
    );
\right_border_buf_0_s_fu_296[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => brmerge_reg_2348,
      I2 => Q(1),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_0_s_fu_296_reg[7]\(1),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_0_val_0_0_fu_874_p3(1)
    );
\right_border_buf_0_s_fu_296[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => brmerge_reg_2348,
      I2 => Q(2),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_0_s_fu_296_reg[7]\(2),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_0_val_0_0_fu_874_p3(2)
    );
\right_border_buf_0_s_fu_296[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => brmerge_reg_2348,
      I2 => Q(3),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_0_s_fu_296_reg[7]\(3),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_0_val_0_0_fu_874_p3(3)
    );
\right_border_buf_0_s_fu_296[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => brmerge_reg_2348,
      I2 => Q(4),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_0_s_fu_296_reg[7]\(4),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_0_val_0_0_fu_874_p3(4)
    );
\right_border_buf_0_s_fu_296[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => brmerge_reg_2348,
      I2 => Q(5),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_0_s_fu_296_reg[7]\(5),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_0_val_0_0_fu_874_p3(5)
    );
\right_border_buf_0_s_fu_296[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => brmerge_reg_2348,
      I2 => Q(6),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_0_s_fu_296_reg[7]\(6),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_0_val_0_0_fu_874_p3(6)
    );
\right_border_buf_0_s_fu_296[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => brmerge_reg_2348,
      I2 => Q(7),
      I3 => k_buf_2_val_5_addr_reg_2413(0),
      I4 => \right_border_buf_0_s_fu_296_reg[7]\(7),
      I5 => k_buf_2_val_5_addr_reg_2413(1),
      O => col_buf_0_val_0_0_fu_874_p3(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_71 is
  port (
    k_buf_0_val_3_ce0 : out STD_LOGIC;
    exitcond461_i_reg_25070 : out STD_LOGIC;
    addr0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \t_V_3_reg_590_reg[3]\ : out STD_LOGIC;
    \t_V_3_reg_590_reg[1]\ : out STD_LOGIC;
    \t_V_3_reg_590_reg[0]\ : out STD_LOGIC;
    \t_V_3_reg_590_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC;
    \tmp_77_reg_2486_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \row_assign_12_0_2_t_reg_2500_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[6]_0\ : out STD_LOGIC;
    \q0_reg[5]_0\ : out STD_LOGIC;
    \q0_reg[4]_0\ : out STD_LOGIC;
    \q0_reg[3]_0\ : out STD_LOGIC;
    \q0_reg[2]_0\ : out STD_LOGIC;
    \q0_reg[1]_0\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_cond_i_i_reg_2516 : in STD_LOGIC;
    tmp_29_reg_2451 : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    dsta_data_stream_1_s_empty_n : in STD_LOGIC;
    dsta_data_stream_0_s_empty_n : in STD_LOGIC;
    dsta_data_stream_2_s_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \src_kernel_win_0_va_15_fu_242[7]_i_3_0\ : in STD_LOGIC;
    dstb_data_stream_0_s_full_n : in STD_LOGIC;
    dstb_data_stream_2_s_full_n : in STD_LOGIC;
    dstb_data_stream_1_s_full_n : in STD_LOGIC;
    or_cond_i_reg_2564_pp0_iter2_reg : in STD_LOGIC;
    \src_kernel_win_0_va_15_fu_242[7]_i_3_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tmp_77_reg_2486 : in STD_LOGIC_VECTOR ( 0 to 0 );
    row_assign_12_0_1_t_reg_2493 : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_buf_2_val_0_0_fu_1269_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_32_reg_2473 : in STD_LOGIC;
    col_buf_2_val_1_0_fu_1287_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_12_0_2_t_reg_2500 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    brmerge_reg_2533 : in STD_LOGIC;
    \right_border_buf_2_12_fu_318_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_12_fu_318_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_2_12_fu_318_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_71 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_71;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_71 is
  signal \^addr0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^exitcond461_i_reg_25070\ : STD_LOGIC;
  signal \k_buf_0_val_3_addr_reg_2546[5]_i_2_n_0\ : STD_LOGIC;
  signal \k_buf_0_val_3_addr_reg_2546[5]_i_3_n_0\ : STD_LOGIC;
  signal \k_buf_0_val_3_addr_reg_2546[5]_i_4_n_0\ : STD_LOGIC;
  signal \^k_buf_0_val_3_ce0\ : STD_LOGIC;
  signal \q0[0]_i_1_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \^q0_reg[0]_0\ : STD_LOGIC;
  signal \^q0_reg[1]_0\ : STD_LOGIC;
  signal \^q0_reg[2]_0\ : STD_LOGIC;
  signal \^q0_reg[3]_0\ : STD_LOGIC;
  signal \^q0_reg[4]_0\ : STD_LOGIC;
  signal \^q0_reg[5]_0\ : STD_LOGIC;
  signal \^q0_reg[6]_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC;
  signal \q0_reg_n_0_[0]\ : STD_LOGIC;
  signal \q0_reg_n_0_[1]\ : STD_LOGIC;
  signal \q0_reg_n_0_[2]\ : STD_LOGIC;
  signal \q0_reg_n_0_[3]\ : STD_LOGIC;
  signal \q0_reg_n_0_[4]\ : STD_LOGIC;
  signal \q0_reg_n_0_[5]\ : STD_LOGIC;
  signal \q0_reg_n_0_[6]\ : STD_LOGIC;
  signal \q0_reg_n_0_[7]\ : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal \src_kernel_win_0_va_15_fu_242[7]_i_4_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_15_fu_242[7]_i_5_n_0\ : STD_LOGIC;
  signal \^t_v_3_reg_590_reg[0]\ : STD_LOGIC;
  signal \^t_v_3_reg_590_reg[0]_0\ : STD_LOGIC;
  signal \^t_v_3_reg_590_reg[1]\ : STD_LOGIC;
  signal \^t_v_3_reg_590_reg[3]\ : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \k_buf_0_val_3_addr_reg_2546[5]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \k_buf_0_val_3_addr_reg_2546[5]_i_3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \k_buf_0_val_3_addr_reg_2546[6]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \or_cond_i_i_reg_2516[0]_i_2\ : label is "soft_lutpair115";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  addr0(5 downto 0) <= \^addr0\(5 downto 0);
  exitcond461_i_reg_25070 <= \^exitcond461_i_reg_25070\;
  k_buf_0_val_3_ce0 <= \^k_buf_0_val_3_ce0\;
  \q0_reg[0]_0\ <= \^q0_reg[0]_0\;
  \q0_reg[1]_0\ <= \^q0_reg[1]_0\;
  \q0_reg[2]_0\ <= \^q0_reg[2]_0\;
  \q0_reg[3]_0\ <= \^q0_reg[3]_0\;
  \q0_reg[4]_0\ <= \^q0_reg[4]_0\;
  \q0_reg[5]_0\ <= \^q0_reg[5]_0\;
  \q0_reg[6]_0\ <= \^q0_reg[6]_0\;
  \q0_reg[7]_0\ <= \^q0_reg[7]_0\;
  \t_V_3_reg_590_reg[0]\ <= \^t_v_3_reg_590_reg[0]\;
  \t_V_3_reg_590_reg[0]_0\ <= \^t_v_3_reg_590_reg[0]_0\;
  \t_V_3_reg_590_reg[1]\ <= \^t_v_3_reg_590_reg[1]\;
  \t_V_3_reg_590_reg[3]\ <= \^t_v_3_reg_590_reg[3]\;
\brmerge_reg_2533[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0000000000000"
    )
        port map (
      I0 => \q0_reg[0]_2\(0),
      I1 => \q0_reg[0]_2\(1),
      I2 => \q0_reg[0]_2\(2),
      I3 => \^t_v_3_reg_590_reg[3]\,
      I4 => \q0_reg[0]_2\(5),
      I5 => \q0_reg[0]_2\(6),
      O => \^t_v_3_reg_590_reg[0]\
    );
\k_buf_0_val_3_addr_reg_2546[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q0_reg[0]_2\(0),
      O => \^addr0\(0)
    );
\k_buf_0_val_3_addr_reg_2546[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3339999999999998"
    )
        port map (
      I0 => \q0_reg[0]_2\(0),
      I1 => \q0_reg[0]_2\(1),
      I2 => \q0_reg[0]_2\(2),
      I3 => \^t_v_3_reg_590_reg[3]\,
      I4 => \q0_reg[0]_2\(5),
      I5 => \q0_reg[0]_2\(6),
      O => \^addr0\(1)
    );
\k_buf_0_val_3_addr_reg_2546[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F01E1E1E1E1E1E0"
    )
        port map (
      I0 => \q0_reg[0]_2\(0),
      I1 => \q0_reg[0]_2\(1),
      I2 => \q0_reg[0]_2\(2),
      I3 => \^t_v_3_reg_590_reg[3]\,
      I4 => \q0_reg[0]_2\(5),
      I5 => \q0_reg[0]_2\(6),
      O => \^addr0\(2)
    );
\k_buf_0_val_3_addr_reg_2546[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA00AAA9AA00"
    )
        port map (
      I0 => \q0_reg[0]_2\(3),
      I1 => \q0_reg[0]_2\(1),
      I2 => \q0_reg[0]_2\(2),
      I3 => \q0_reg[0]_2\(0),
      I4 => \^t_v_3_reg_590_reg[1]\,
      I5 => \^t_v_3_reg_590_reg[0]\,
      O => \^addr0\(3)
    );
\k_buf_0_val_3_addr_reg_2546[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4F484F4F4F4"
    )
        port map (
      I0 => \k_buf_0_val_3_addr_reg_2546[5]_i_3_n_0\,
      I1 => \^t_v_3_reg_590_reg[0]\,
      I2 => \k_buf_0_val_3_addr_reg_2546[5]_i_4_n_0\,
      I3 => \q0_reg[0]_2\(6),
      I4 => \q0_reg[0]_2\(5),
      I5 => \^t_v_3_reg_590_reg[0]_0\,
      O => \^addr0\(4)
    );
\k_buf_0_val_3_addr_reg_2546[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000600060606060"
    )
        port map (
      I0 => \q0_reg[0]_2\(5),
      I1 => \^t_v_3_reg_590_reg[0]_0\,
      I2 => \k_buf_0_val_3_addr_reg_2546[5]_i_2_n_0\,
      I3 => \k_buf_0_val_3_addr_reg_2546[5]_i_3_n_0\,
      I4 => \k_buf_0_val_3_addr_reg_2546[5]_i_4_n_0\,
      I5 => \^t_v_3_reg_590_reg[0]\,
      O => \^addr0\(5)
    );
\k_buf_0_val_3_addr_reg_2546[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \q0_reg[0]_2\(0),
      I1 => \^t_v_3_reg_590_reg[1]\,
      O => \k_buf_0_val_3_addr_reg_2546[5]_i_2_n_0\
    );
\k_buf_0_val_3_addr_reg_2546[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555455FF"
    )
        port map (
      I0 => \q0_reg[0]_2\(3),
      I1 => \q0_reg[0]_2\(1),
      I2 => \q0_reg[0]_2\(2),
      I3 => \q0_reg[0]_2\(0),
      I4 => \^t_v_3_reg_590_reg[1]\,
      O => \k_buf_0_val_3_addr_reg_2546[5]_i_3_n_0\
    );
\k_buf_0_val_3_addr_reg_2546[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \k_buf_0_val_3_addr_reg_2546[5]_i_2_n_0\,
      I1 => \q0_reg[0]_2\(3),
      I2 => \q0_reg[0]_2\(1),
      I3 => \q0_reg[0]_2\(2),
      I4 => \q0_reg[0]_2\(0),
      I5 => \q0_reg[0]_2\(4),
      O => \k_buf_0_val_3_addr_reg_2546[5]_i_4_n_0\
    );
\k_buf_0_val_3_addr_reg_2546[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \q0_reg[0]_2\(0),
      I1 => \q0_reg[0]_2\(1),
      I2 => \q0_reg[0]_2\(2),
      I3 => \q0_reg[0]_2\(3),
      I4 => \q0_reg[0]_2\(4),
      O => \^t_v_3_reg_590_reg[0]_0\
    );
\or_cond_i_i_reg_2516[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \q0_reg[0]_2\(3),
      I1 => \q0_reg[0]_2\(4),
      O => \^t_v_3_reg_590_reg[3]\
    );
\or_cond_i_reg_2564[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \q0_reg[0]_2\(1),
      I1 => \q0_reg[0]_2\(2),
      I2 => \q0_reg[0]_2\(3),
      I3 => \q0_reg[0]_2\(4),
      I4 => \q0_reg[0]_2\(6),
      I5 => \q0_reg[0]_2\(5),
      O => \^t_v_3_reg_590_reg[1]\
    );
\q0[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_2\(6),
      I1 => \q0_reg[0]_2\(5),
      I2 => \^t_v_3_reg_590_reg[0]_0\,
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => \q0[0]_i_1_n_0\
    );
\q0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_2\(6),
      I1 => \q0_reg[0]_2\(5),
      I2 => \^t_v_3_reg_590_reg[0]_0\,
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => \q0[1]_i_1_n_0\
    );
\q0[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_2\(6),
      I1 => \q0_reg[0]_2\(5),
      I2 => \^t_v_3_reg_590_reg[0]_0\,
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => \q0[2]_i_1_n_0\
    );
\q0[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_2\(6),
      I1 => \q0_reg[0]_2\(5),
      I2 => \^t_v_3_reg_590_reg[0]_0\,
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => \q0[3]_i_1_n_0\
    );
\q0[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_2\(6),
      I1 => \q0_reg[0]_2\(5),
      I2 => \^t_v_3_reg_590_reg[0]_0\,
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => \q0[4]_i_1_n_0\
    );
\q0[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_2\(6),
      I1 => \q0_reg[0]_2\(5),
      I2 => \^t_v_3_reg_590_reg[0]_0\,
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => \q0[5]_i_1_n_0\
    );
\q0[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_2\(6),
      I1 => \q0_reg[0]_2\(5),
      I2 => \^t_v_3_reg_590_reg[0]_0\,
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => \q0[6]_i_1_n_0\
    );
\q0[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^exitcond461_i_reg_25070\,
      O => \^k_buf_0_val_3_ce0\
    );
\q0[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_2\(6),
      I1 => \q0_reg[0]_2\(5),
      I2 => \^t_v_3_reg_590_reg[0]_0\,
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => \q0[7]_i_1__2_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^k_buf_0_val_3_ce0\,
      D => \q0[0]_i_1_n_0\,
      Q => \q0_reg_n_0_[0]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^k_buf_0_val_3_ce0\,
      D => \q0[1]_i_1_n_0\,
      Q => \q0_reg_n_0_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^k_buf_0_val_3_ce0\,
      D => \q0[2]_i_1_n_0\,
      Q => \q0_reg_n_0_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^k_buf_0_val_3_ce0\,
      D => \q0[3]_i_1_n_0\,
      Q => \q0_reg_n_0_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^k_buf_0_val_3_ce0\,
      D => \q0[4]_i_1_n_0\,
      Q => \q0_reg_n_0_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^k_buf_0_val_3_ce0\,
      D => \q0[5]_i_1_n_0\,
      Q => \q0_reg_n_0_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^k_buf_0_val_3_ce0\,
      D => \q0[6]_i_1_n_0\,
      Q => \q0_reg_n_0_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^k_buf_0_val_3_ce0\,
      D => \q0[7]_i_1__2_n_0\,
      Q => \q0_reg_n_0_[7]\,
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0\(5 downto 0),
      ADDRD(5 downto 0) => \q0_reg[0]_3\(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0\(5 downto 0),
      ADDRD(5 downto 0) => \q0_reg[0]_3\(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \q0_reg[0]_3\(0),
      A1 => \q0_reg[0]_3\(1),
      A2 => \q0_reg[0]_3\(2),
      A3 => \q0_reg[0]_3\(3),
      A4 => \q0_reg[0]_3\(4),
      A5 => \q0_reg[0]_3\(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => \^addr0\(0),
      DPRA1 => \^addr0\(1),
      DPRA2 => \^addr0\(2),
      DPRA3 => \^addr0\(3),
      DPRA4 => \^addr0\(4),
      DPRA5 => \^addr0\(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \q0_reg[0]_3\(0),
      A1 => \q0_reg[0]_3\(1),
      A2 => \q0_reg[0]_3\(2),
      A3 => \q0_reg[0]_3\(3),
      A4 => \q0_reg[0]_3\(4),
      A5 => \q0_reg[0]_3\(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => \^addr0\(0),
      DPRA1 => \^addr0\(1),
      DPRA2 => \^addr0\(2),
      DPRA3 => \^addr0\(3),
      DPRA4 => \^addr0\(4),
      DPRA5 => \^addr0\(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0\(5 downto 0),
      ADDRD(5 downto 0) => \q0_reg[0]_3\(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_4\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \^addr0\(5 downto 0),
      ADDRB(5 downto 0) => \^addr0\(5 downto 0),
      ADDRC(5 downto 0) => \^addr0\(5 downto 0),
      ADDRD(5 downto 0) => \q0_reg[0]_3\(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_4\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \q0_reg[0]_3\(0),
      A1 => \q0_reg[0]_3\(1),
      A2 => \q0_reg[0]_3\(2),
      A3 => \q0_reg[0]_3\(3),
      A4 => \q0_reg[0]_3\(4),
      A5 => \q0_reg[0]_3\(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => \^addr0\(0),
      DPRA1 => \^addr0\(1),
      DPRA2 => \^addr0\(2),
      DPRA3 => \^addr0\(3),
      DPRA4 => \^addr0\(4),
      DPRA5 => \^addr0\(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_4\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \q0_reg[0]_3\(0),
      A1 => \q0_reg[0]_3\(1),
      A2 => \q0_reg[0]_3\(2),
      A3 => \q0_reg[0]_3\(3),
      A4 => \q0_reg[0]_3\(4),
      A5 => \q0_reg[0]_3\(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => \^addr0\(0),
      DPRA1 => \^addr0\(1),
      DPRA2 => \^addr0\(2),
      DPRA3 => \^addr0\(3),
      DPRA4 => \^addr0\(4),
      DPRA5 => \^addr0\(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_4\
    );
\right_border_buf_2_12_fu_318[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \q0_reg_n_0_[0]\,
      I1 => brmerge_reg_2533,
      I2 => \right_border_buf_2_12_fu_318_reg[7]\(0),
      I3 => \right_border_buf_2_12_fu_318_reg[7]_0\(0),
      I4 => \right_border_buf_2_12_fu_318_reg[7]_1\(0),
      I5 => \right_border_buf_2_12_fu_318_reg[7]_0\(1),
      O => \^q0_reg[0]_0\
    );
\right_border_buf_2_12_fu_318[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \q0_reg_n_0_[1]\,
      I1 => brmerge_reg_2533,
      I2 => \right_border_buf_2_12_fu_318_reg[7]\(1),
      I3 => \right_border_buf_2_12_fu_318_reg[7]_0\(0),
      I4 => \right_border_buf_2_12_fu_318_reg[7]_1\(1),
      I5 => \right_border_buf_2_12_fu_318_reg[7]_0\(1),
      O => \^q0_reg[1]_0\
    );
\right_border_buf_2_12_fu_318[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \q0_reg_n_0_[2]\,
      I1 => brmerge_reg_2533,
      I2 => \right_border_buf_2_12_fu_318_reg[7]\(2),
      I3 => \right_border_buf_2_12_fu_318_reg[7]_0\(0),
      I4 => \right_border_buf_2_12_fu_318_reg[7]_1\(2),
      I5 => \right_border_buf_2_12_fu_318_reg[7]_0\(1),
      O => \^q0_reg[2]_0\
    );
\right_border_buf_2_12_fu_318[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \q0_reg_n_0_[3]\,
      I1 => brmerge_reg_2533,
      I2 => \right_border_buf_2_12_fu_318_reg[7]\(3),
      I3 => \right_border_buf_2_12_fu_318_reg[7]_0\(0),
      I4 => \right_border_buf_2_12_fu_318_reg[7]_1\(3),
      I5 => \right_border_buf_2_12_fu_318_reg[7]_0\(1),
      O => \^q0_reg[3]_0\
    );
\right_border_buf_2_12_fu_318[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \q0_reg_n_0_[4]\,
      I1 => brmerge_reg_2533,
      I2 => \right_border_buf_2_12_fu_318_reg[7]\(4),
      I3 => \right_border_buf_2_12_fu_318_reg[7]_0\(0),
      I4 => \right_border_buf_2_12_fu_318_reg[7]_1\(4),
      I5 => \right_border_buf_2_12_fu_318_reg[7]_0\(1),
      O => \^q0_reg[4]_0\
    );
\right_border_buf_2_12_fu_318[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \q0_reg_n_0_[5]\,
      I1 => brmerge_reg_2533,
      I2 => \right_border_buf_2_12_fu_318_reg[7]\(5),
      I3 => \right_border_buf_2_12_fu_318_reg[7]_0\(0),
      I4 => \right_border_buf_2_12_fu_318_reg[7]_1\(5),
      I5 => \right_border_buf_2_12_fu_318_reg[7]_0\(1),
      O => \^q0_reg[5]_0\
    );
\right_border_buf_2_12_fu_318[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \q0_reg_n_0_[6]\,
      I1 => brmerge_reg_2533,
      I2 => \right_border_buf_2_12_fu_318_reg[7]\(6),
      I3 => \right_border_buf_2_12_fu_318_reg[7]_0\(0),
      I4 => \right_border_buf_2_12_fu_318_reg[7]_1\(6),
      I5 => \right_border_buf_2_12_fu_318_reg[7]_0\(1),
      O => \^q0_reg[6]_0\
    );
\right_border_buf_2_12_fu_318[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \q0_reg_n_0_[7]\,
      I1 => brmerge_reg_2533,
      I2 => \right_border_buf_2_12_fu_318_reg[7]\(7),
      I3 => \right_border_buf_2_12_fu_318_reg[7]_0\(0),
      I4 => \right_border_buf_2_12_fu_318_reg[7]_1\(7),
      I5 => \right_border_buf_2_12_fu_318_reg[7]_0\(1),
      O => \^q0_reg[7]_0\
    );
\src_kernel_win_0_va_15_fu_242[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808880808"
    )
        port map (
      I0 => Q(0),
      I1 => \src_kernel_win_0_va_15_fu_242[7]_i_4_n_0\,
      I2 => or_cond_i_i_reg_2516,
      I3 => tmp_29_reg_2451,
      I4 => \q0_reg[0]_1\,
      I5 => \src_kernel_win_0_va_15_fu_242[7]_i_5_n_0\,
      O => \^exitcond461_i_reg_25070\
    );
\src_kernel_win_0_va_15_fu_242[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FFFFFF"
    )
        port map (
      I0 => dstb_data_stream_0_s_full_n,
      I1 => dstb_data_stream_2_s_full_n,
      I2 => dstb_data_stream_1_s_full_n,
      I3 => or_cond_i_reg_2564_pp0_iter2_reg,
      I4 => \src_kernel_win_0_va_15_fu_242[7]_i_3_1\,
      O => \src_kernel_win_0_va_15_fu_242[7]_i_4_n_0\
    );
\src_kernel_win_0_va_15_fu_242[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80FF"
    )
        port map (
      I0 => dsta_data_stream_1_s_empty_n,
      I1 => dsta_data_stream_0_s_empty_n,
      I2 => dsta_data_stream_2_s_empty_n,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \src_kernel_win_0_va_15_fu_242[7]_i_3_0\,
      O => \src_kernel_win_0_va_15_fu_242[7]_i_5_n_0\
    );
\src_kernel_win_2_va_15_fu_290[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => row_assign_12_0_2_t_reg_2500(1),
      I2 => tmp_32_reg_2473,
      I3 => col_buf_2_val_1_0_fu_1287_p3(0),
      I4 => row_assign_12_0_2_t_reg_2500(0),
      I5 => col_buf_2_val_0_0_fu_1269_p3(0),
      O => \row_assign_12_0_2_t_reg_2500_reg[1]\(0)
    );
\src_kernel_win_2_va_15_fu_290[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => row_assign_12_0_2_t_reg_2500(1),
      I2 => tmp_32_reg_2473,
      I3 => col_buf_2_val_1_0_fu_1287_p3(1),
      I4 => row_assign_12_0_2_t_reg_2500(0),
      I5 => col_buf_2_val_0_0_fu_1269_p3(1),
      O => \row_assign_12_0_2_t_reg_2500_reg[1]\(1)
    );
\src_kernel_win_2_va_15_fu_290[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => row_assign_12_0_2_t_reg_2500(1),
      I2 => tmp_32_reg_2473,
      I3 => col_buf_2_val_1_0_fu_1287_p3(2),
      I4 => row_assign_12_0_2_t_reg_2500(0),
      I5 => col_buf_2_val_0_0_fu_1269_p3(2),
      O => \row_assign_12_0_2_t_reg_2500_reg[1]\(2)
    );
\src_kernel_win_2_va_15_fu_290[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => row_assign_12_0_2_t_reg_2500(1),
      I2 => tmp_32_reg_2473,
      I3 => col_buf_2_val_1_0_fu_1287_p3(3),
      I4 => row_assign_12_0_2_t_reg_2500(0),
      I5 => col_buf_2_val_0_0_fu_1269_p3(3),
      O => \row_assign_12_0_2_t_reg_2500_reg[1]\(3)
    );
\src_kernel_win_2_va_15_fu_290[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => row_assign_12_0_2_t_reg_2500(1),
      I2 => tmp_32_reg_2473,
      I3 => col_buf_2_val_1_0_fu_1287_p3(4),
      I4 => row_assign_12_0_2_t_reg_2500(0),
      I5 => col_buf_2_val_0_0_fu_1269_p3(4),
      O => \row_assign_12_0_2_t_reg_2500_reg[1]\(4)
    );
\src_kernel_win_2_va_15_fu_290[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => row_assign_12_0_2_t_reg_2500(1),
      I2 => tmp_32_reg_2473,
      I3 => col_buf_2_val_1_0_fu_1287_p3(5),
      I4 => row_assign_12_0_2_t_reg_2500(0),
      I5 => col_buf_2_val_0_0_fu_1269_p3(5),
      O => \row_assign_12_0_2_t_reg_2500_reg[1]\(5)
    );
\src_kernel_win_2_va_15_fu_290[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => row_assign_12_0_2_t_reg_2500(1),
      I2 => tmp_32_reg_2473,
      I3 => col_buf_2_val_1_0_fu_1287_p3(6),
      I4 => row_assign_12_0_2_t_reg_2500(0),
      I5 => col_buf_2_val_0_0_fu_1269_p3(6),
      O => \row_assign_12_0_2_t_reg_2500_reg[1]\(6)
    );
\src_kernel_win_2_va_15_fu_290[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => row_assign_12_0_2_t_reg_2500(1),
      I2 => tmp_32_reg_2473,
      I3 => col_buf_2_val_1_0_fu_1287_p3(7),
      I4 => row_assign_12_0_2_t_reg_2500(0),
      I5 => col_buf_2_val_0_0_fu_1269_p3(7),
      O => \row_assign_12_0_2_t_reg_2500_reg[1]\(7)
    );
\src_kernel_win_2_va_20_reg_2648[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => col_buf_2_val_1_0_fu_1287_p3(0),
      I3 => row_assign_12_0_2_t_reg_2500(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_2_val_0_0_fu_1269_p3(0),
      O => \tmp_77_reg_2486_reg[1]\(0)
    );
\src_kernel_win_2_va_20_reg_2648[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => col_buf_2_val_1_0_fu_1287_p3(1),
      I3 => row_assign_12_0_2_t_reg_2500(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_2_val_0_0_fu_1269_p3(1),
      O => \tmp_77_reg_2486_reg[1]\(1)
    );
\src_kernel_win_2_va_20_reg_2648[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => col_buf_2_val_1_0_fu_1287_p3(2),
      I3 => row_assign_12_0_2_t_reg_2500(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_2_val_0_0_fu_1269_p3(2),
      O => \tmp_77_reg_2486_reg[1]\(2)
    );
\src_kernel_win_2_va_20_reg_2648[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => col_buf_2_val_1_0_fu_1287_p3(3),
      I3 => row_assign_12_0_2_t_reg_2500(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_2_val_0_0_fu_1269_p3(3),
      O => \tmp_77_reg_2486_reg[1]\(3)
    );
\src_kernel_win_2_va_20_reg_2648[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => col_buf_2_val_1_0_fu_1287_p3(4),
      I3 => row_assign_12_0_2_t_reg_2500(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_2_val_0_0_fu_1269_p3(4),
      O => \tmp_77_reg_2486_reg[1]\(4)
    );
\src_kernel_win_2_va_20_reg_2648[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => col_buf_2_val_1_0_fu_1287_p3(5),
      I3 => row_assign_12_0_2_t_reg_2500(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_2_val_0_0_fu_1269_p3(5),
      O => \tmp_77_reg_2486_reg[1]\(5)
    );
\src_kernel_win_2_va_20_reg_2648[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => col_buf_2_val_1_0_fu_1287_p3(6),
      I3 => row_assign_12_0_2_t_reg_2500(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_2_val_0_0_fu_1269_p3(6),
      O => \tmp_77_reg_2486_reg[1]\(6)
    );
\src_kernel_win_2_va_20_reg_2648[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => col_buf_2_val_1_0_fu_1287_p3(7),
      I3 => row_assign_12_0_2_t_reg_2500(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_2_val_0_0_fu_1269_p3(7),
      O => \tmp_77_reg_2486_reg[1]\(7)
    );
\src_kernel_win_2_va_21_reg_2654[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => row_assign_12_0_1_t_reg_2493(0),
      I3 => col_buf_2_val_0_0_fu_1269_p3(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_2_val_1_0_fu_1287_p3(0),
      O => D(0)
    );
\src_kernel_win_2_va_21_reg_2654[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => row_assign_12_0_1_t_reg_2493(0),
      I3 => col_buf_2_val_0_0_fu_1269_p3(1),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_2_val_1_0_fu_1287_p3(1),
      O => D(1)
    );
\src_kernel_win_2_va_21_reg_2654[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => row_assign_12_0_1_t_reg_2493(0),
      I3 => col_buf_2_val_0_0_fu_1269_p3(2),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_2_val_1_0_fu_1287_p3(2),
      O => D(2)
    );
\src_kernel_win_2_va_21_reg_2654[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => row_assign_12_0_1_t_reg_2493(0),
      I3 => col_buf_2_val_0_0_fu_1269_p3(3),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_2_val_1_0_fu_1287_p3(3),
      O => D(3)
    );
\src_kernel_win_2_va_21_reg_2654[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => row_assign_12_0_1_t_reg_2493(0),
      I3 => col_buf_2_val_0_0_fu_1269_p3(4),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_2_val_1_0_fu_1287_p3(4),
      O => D(4)
    );
\src_kernel_win_2_va_21_reg_2654[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => row_assign_12_0_1_t_reg_2493(0),
      I3 => col_buf_2_val_0_0_fu_1269_p3(5),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_2_val_1_0_fu_1287_p3(5),
      O => D(5)
    );
\src_kernel_win_2_va_21_reg_2654[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => row_assign_12_0_1_t_reg_2493(0),
      I3 => col_buf_2_val_0_0_fu_1269_p3(6),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_2_val_1_0_fu_1287_p3(6),
      O => D(6)
    );
\src_kernel_win_2_va_21_reg_2654[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => row_assign_12_0_1_t_reg_2493(0),
      I3 => col_buf_2_val_0_0_fu_1269_p3(7),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_2_val_1_0_fu_1287_p3(7),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_72 is
  port (
    col_buf_2_val_1_0_fu_1287_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2533 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_14_fu_342_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_2_14_fu_342_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_72 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_72;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_72 is
  signal \q0[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
\q0[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => \q0[0]_i_1__0_n_0\
    );
\q0[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => \q0[1]_i_1__0_n_0\
    );
\q0[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => \q0[2]_i_1__0_n_0\
    );
\q0[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => \q0[3]_i_1__0_n_0\
    );
\q0[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => \q0[4]_i_1__0_n_0\
    );
\q0[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => \q0[5]_i_1__0_n_0\
    );
\q0[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => \q0[6]_i_1__0_n_0\
    );
\q0[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => \q0[7]_i_1__3_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__0_n_0\,
      Q => \^q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__0_n_0\,
      Q => \^q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__0_n_0\,
      Q => \^q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__0_n_0\,
      Q => \^q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__0_n_0\,
      Q => \^q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__0_n_0\,
      Q => \^q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__0_n_0\,
      Q => \^q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__3_n_0\,
      Q => \^q0_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => \q0_reg[0]_3\(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => \q0_reg[0]_3\(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \q0_reg[0]_3\(0),
      A1 => \q0_reg[0]_3\(1),
      A2 => \q0_reg[0]_3\(2),
      A3 => \q0_reg[0]_3\(3),
      A4 => \q0_reg[0]_3\(4),
      A5 => \q0_reg[0]_3\(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \q0_reg[0]_3\(0),
      A1 => \q0_reg[0]_3\(1),
      A2 => \q0_reg[0]_3\(2),
      A3 => \q0_reg[0]_3\(3),
      A4 => \q0_reg[0]_3\(4),
      A5 => \q0_reg[0]_3\(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => \q0_reg[0]_3\(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => \q0_reg[0]_3\(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \q0_reg[0]_3\(0),
      A1 => \q0_reg[0]_3\(1),
      A2 => \q0_reg[0]_3\(2),
      A3 => \q0_reg[0]_3\(3),
      A4 => \q0_reg[0]_3\(4),
      A5 => \q0_reg[0]_3\(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \q0_reg[0]_3\(0),
      A1 => \q0_reg[0]_3\(1),
      A2 => \q0_reg[0]_3\(2),
      A3 => \q0_reg[0]_3\(3),
      A4 => \q0_reg[0]_3\(4),
      A5 => \q0_reg[0]_3\(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
\right_border_buf_2_14_fu_342[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => brmerge_reg_2533,
      I2 => Q(0),
      I3 => \right_border_buf_2_14_fu_342_reg[0]\(0),
      I4 => \right_border_buf_2_14_fu_342_reg[7]\(0),
      I5 => \right_border_buf_2_14_fu_342_reg[0]\(1),
      O => col_buf_2_val_1_0_fu_1287_p3(0)
    );
\right_border_buf_2_14_fu_342[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => brmerge_reg_2533,
      I2 => Q(1),
      I3 => \right_border_buf_2_14_fu_342_reg[0]\(0),
      I4 => \right_border_buf_2_14_fu_342_reg[7]\(1),
      I5 => \right_border_buf_2_14_fu_342_reg[0]\(1),
      O => col_buf_2_val_1_0_fu_1287_p3(1)
    );
\right_border_buf_2_14_fu_342[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => brmerge_reg_2533,
      I2 => Q(2),
      I3 => \right_border_buf_2_14_fu_342_reg[0]\(0),
      I4 => \right_border_buf_2_14_fu_342_reg[7]\(2),
      I5 => \right_border_buf_2_14_fu_342_reg[0]\(1),
      O => col_buf_2_val_1_0_fu_1287_p3(2)
    );
\right_border_buf_2_14_fu_342[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => brmerge_reg_2533,
      I2 => Q(3),
      I3 => \right_border_buf_2_14_fu_342_reg[0]\(0),
      I4 => \right_border_buf_2_14_fu_342_reg[7]\(3),
      I5 => \right_border_buf_2_14_fu_342_reg[0]\(1),
      O => col_buf_2_val_1_0_fu_1287_p3(3)
    );
\right_border_buf_2_14_fu_342[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => brmerge_reg_2533,
      I2 => Q(4),
      I3 => \right_border_buf_2_14_fu_342_reg[0]\(0),
      I4 => \right_border_buf_2_14_fu_342_reg[7]\(4),
      I5 => \right_border_buf_2_14_fu_342_reg[0]\(1),
      O => col_buf_2_val_1_0_fu_1287_p3(4)
    );
\right_border_buf_2_14_fu_342[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => brmerge_reg_2533,
      I2 => Q(5),
      I3 => \right_border_buf_2_14_fu_342_reg[0]\(0),
      I4 => \right_border_buf_2_14_fu_342_reg[7]\(5),
      I5 => \right_border_buf_2_14_fu_342_reg[0]\(1),
      O => col_buf_2_val_1_0_fu_1287_p3(5)
    );
\right_border_buf_2_14_fu_342[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => brmerge_reg_2533,
      I2 => Q(6),
      I3 => \right_border_buf_2_14_fu_342_reg[0]\(0),
      I4 => \right_border_buf_2_14_fu_342_reg[7]\(6),
      I5 => \right_border_buf_2_14_fu_342_reg[0]\(1),
      O => col_buf_2_val_1_0_fu_1287_p3(6)
    );
\right_border_buf_2_14_fu_342[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => brmerge_reg_2533,
      I2 => Q(7),
      I3 => \right_border_buf_2_14_fu_342_reg[0]\(0),
      I4 => \right_border_buf_2_14_fu_342_reg[7]\(7),
      I5 => \right_border_buf_2_14_fu_342_reg[0]\(1),
      O => col_buf_2_val_1_0_fu_1287_p3(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_73 is
  port (
    col_buf_2_val_0_0_fu_1269_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    brmerge_reg_2533 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_16_fu_366_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_2_16_fu_366_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp56_reg_2665_reg[18]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    row_assign_12_0_2_t_reg_2500 : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_buf_2_val_1_0_fu_1287_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp56_reg_2665_reg[18]_0\ : in STD_LOGIC;
    col_buf_2_val_2_0_fu_1305_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_src_data_stream_2_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_73 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_73;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_73 is
  signal \^col_buf_2_val_0_0_fu_1269_p3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q0[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1__4_n_0\ : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal \tmp56_reg_2665[12]_i_2_n_0\ : STD_LOGIC;
  signal \tmp56_reg_2665[12]_i_3_n_0\ : STD_LOGIC;
  signal \tmp56_reg_2665[12]_i_4_n_0\ : STD_LOGIC;
  signal \tmp56_reg_2665[16]_i_2_n_0\ : STD_LOGIC;
  signal \tmp56_reg_2665[16]_i_3_n_0\ : STD_LOGIC;
  signal \tmp56_reg_2665[16]_i_4_n_0\ : STD_LOGIC;
  signal \tmp56_reg_2665[16]_i_5_n_0\ : STD_LOGIC;
  signal \tmp56_reg_2665[18]_i_2_n_0\ : STD_LOGIC;
  signal \tmp56_reg_2665_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp56_reg_2665_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp56_reg_2665_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp56_reg_2665_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp56_reg_2665_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp56_reg_2665_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp56_reg_2665_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp56_reg_2665_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal \NLW_tmp56_reg_2665_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp56_reg_2665_reg[18]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp56_reg_2665_reg[18]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  col_buf_2_val_0_0_fu_1269_p3(7 downto 0) <= \^col_buf_2_val_0_0_fu_1269_p3\(7 downto 0);
  q0(7 downto 0) <= \^q0\(7 downto 0);
\q0[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => \q0[0]_i_1__1_n_0\
    );
\q0[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => \q0[1]_i_1__1_n_0\
    );
\q0[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => \q0[2]_i_1__1_n_0\
    );
\q0[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => \q0[3]_i_1__1_n_0\
    );
\q0[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => \q0[4]_i_1__1_n_0\
    );
\q0[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => \q0[5]_i_1__1_n_0\
    );
\q0[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => \q0[6]_i_1__1_n_0\
    );
\q0[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => \q0[7]_i_1__4_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__1_n_0\,
      Q => \^q0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__1_n_0\,
      Q => \^q0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__1_n_0\,
      Q => \^q0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__1_n_0\,
      Q => \^q0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__1_n_0\,
      Q => \^q0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__1_n_0\,
      Q => \^q0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__1_n_0\,
      Q => \^q0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__4_n_0\,
      Q => \^q0\(7),
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => \q0_reg[0]_3\(5 downto 0),
      DIA => p_src_data_stream_2_V_dout(0),
      DIB => p_src_data_stream_2_V_dout(1),
      DIC => p_src_data_stream_2_V_dout(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => \q0_reg[0]_3\(5 downto 0),
      DIA => p_src_data_stream_2_V_dout(3),
      DIB => p_src_data_stream_2_V_dout(4),
      DIC => p_src_data_stream_2_V_dout(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \q0_reg[0]_3\(0),
      A1 => \q0_reg[0]_3\(1),
      A2 => \q0_reg[0]_3\(2),
      A3 => \q0_reg[0]_3\(3),
      A4 => \q0_reg[0]_3\(4),
      A5 => \q0_reg[0]_3\(5),
      D => p_src_data_stream_2_V_dout(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \q0_reg[0]_3\(0),
      A1 => \q0_reg[0]_3\(1),
      A2 => \q0_reg[0]_3\(2),
      A3 => \q0_reg[0]_3\(3),
      A4 => \q0_reg[0]_3\(4),
      A5 => \q0_reg[0]_3\(5),
      D => p_src_data_stream_2_V_dout(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => \q0_reg[0]_3\(5 downto 0),
      DIA => p_src_data_stream_2_V_dout(0),
      DIB => p_src_data_stream_2_V_dout(1),
      DIC => p_src_data_stream_2_V_dout(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => \q0_reg[0]_3\(5 downto 0),
      DIA => p_src_data_stream_2_V_dout(3),
      DIB => p_src_data_stream_2_V_dout(4),
      DIC => p_src_data_stream_2_V_dout(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \q0_reg[0]_3\(0),
      A1 => \q0_reg[0]_3\(1),
      A2 => \q0_reg[0]_3\(2),
      A3 => \q0_reg[0]_3\(3),
      A4 => \q0_reg[0]_3\(4),
      A5 => \q0_reg[0]_3\(5),
      D => p_src_data_stream_2_V_dout(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \q0_reg[0]_3\(0),
      A1 => \q0_reg[0]_3\(1),
      A2 => \q0_reg[0]_3\(2),
      A3 => \q0_reg[0]_3\(3),
      A4 => \q0_reg[0]_3\(4),
      A5 => \q0_reg[0]_3\(5),
      D => p_src_data_stream_2_V_dout(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\right_border_buf_2_16_fu_366[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0\(0),
      I1 => brmerge_reg_2533,
      I2 => Q(0),
      I3 => \right_border_buf_2_16_fu_366_reg[0]\(0),
      I4 => \right_border_buf_2_16_fu_366_reg[7]\(0),
      I5 => \right_border_buf_2_16_fu_366_reg[0]\(1),
      O => \^col_buf_2_val_0_0_fu_1269_p3\(0)
    );
\right_border_buf_2_16_fu_366[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0\(1),
      I1 => brmerge_reg_2533,
      I2 => Q(1),
      I3 => \right_border_buf_2_16_fu_366_reg[0]\(0),
      I4 => \right_border_buf_2_16_fu_366_reg[7]\(1),
      I5 => \right_border_buf_2_16_fu_366_reg[0]\(1),
      O => \^col_buf_2_val_0_0_fu_1269_p3\(1)
    );
\right_border_buf_2_16_fu_366[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0\(2),
      I1 => brmerge_reg_2533,
      I2 => Q(2),
      I3 => \right_border_buf_2_16_fu_366_reg[0]\(0),
      I4 => \right_border_buf_2_16_fu_366_reg[7]\(2),
      I5 => \right_border_buf_2_16_fu_366_reg[0]\(1),
      O => \^col_buf_2_val_0_0_fu_1269_p3\(2)
    );
\right_border_buf_2_16_fu_366[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0\(3),
      I1 => brmerge_reg_2533,
      I2 => Q(3),
      I3 => \right_border_buf_2_16_fu_366_reg[0]\(0),
      I4 => \right_border_buf_2_16_fu_366_reg[7]\(3),
      I5 => \right_border_buf_2_16_fu_366_reg[0]\(1),
      O => \^col_buf_2_val_0_0_fu_1269_p3\(3)
    );
\right_border_buf_2_16_fu_366[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0\(4),
      I1 => brmerge_reg_2533,
      I2 => Q(4),
      I3 => \right_border_buf_2_16_fu_366_reg[0]\(0),
      I4 => \right_border_buf_2_16_fu_366_reg[7]\(4),
      I5 => \right_border_buf_2_16_fu_366_reg[0]\(1),
      O => \^col_buf_2_val_0_0_fu_1269_p3\(4)
    );
\right_border_buf_2_16_fu_366[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0\(5),
      I1 => brmerge_reg_2533,
      I2 => Q(5),
      I3 => \right_border_buf_2_16_fu_366_reg[0]\(0),
      I4 => \right_border_buf_2_16_fu_366_reg[7]\(5),
      I5 => \right_border_buf_2_16_fu_366_reg[0]\(1),
      O => \^col_buf_2_val_0_0_fu_1269_p3\(5)
    );
\right_border_buf_2_16_fu_366[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0\(6),
      I1 => brmerge_reg_2533,
      I2 => Q(6),
      I3 => \right_border_buf_2_16_fu_366_reg[0]\(0),
      I4 => \right_border_buf_2_16_fu_366_reg[7]\(6),
      I5 => \right_border_buf_2_16_fu_366_reg[0]\(1),
      O => \^col_buf_2_val_0_0_fu_1269_p3\(6)
    );
\right_border_buf_2_16_fu_366[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0\(7),
      I1 => brmerge_reg_2533,
      I2 => Q(7),
      I3 => \right_border_buf_2_16_fu_366_reg[0]\(0),
      I4 => \right_border_buf_2_16_fu_366_reg[7]\(7),
      I5 => \right_border_buf_2_16_fu_366_reg[0]\(1),
      O => \^col_buf_2_val_0_0_fu_1269_p3\(7)
    );
\tmp56_reg_2665[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \tmp56_reg_2665_reg[18]\(2),
      I1 => \^col_buf_2_val_0_0_fu_1269_p3\(2),
      I2 => row_assign_12_0_2_t_reg_2500(0),
      I3 => col_buf_2_val_1_0_fu_1287_p3(2),
      I4 => \tmp56_reg_2665_reg[18]_0\,
      I5 => col_buf_2_val_2_0_fu_1305_p3(2),
      O => \tmp56_reg_2665[12]_i_2_n_0\
    );
\tmp56_reg_2665[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \tmp56_reg_2665_reg[18]\(1),
      I1 => \^col_buf_2_val_0_0_fu_1269_p3\(1),
      I2 => row_assign_12_0_2_t_reg_2500(0),
      I3 => col_buf_2_val_1_0_fu_1287_p3(1),
      I4 => \tmp56_reg_2665_reg[18]_0\,
      I5 => col_buf_2_val_2_0_fu_1305_p3(1),
      O => \tmp56_reg_2665[12]_i_3_n_0\
    );
\tmp56_reg_2665[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \tmp56_reg_2665_reg[18]\(0),
      I1 => \^col_buf_2_val_0_0_fu_1269_p3\(0),
      I2 => row_assign_12_0_2_t_reg_2500(0),
      I3 => col_buf_2_val_1_0_fu_1287_p3(0),
      I4 => \tmp56_reg_2665_reg[18]_0\,
      I5 => col_buf_2_val_2_0_fu_1305_p3(0),
      O => \tmp56_reg_2665[12]_i_4_n_0\
    );
\tmp56_reg_2665[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \tmp56_reg_2665_reg[18]\(6),
      I1 => \^col_buf_2_val_0_0_fu_1269_p3\(6),
      I2 => row_assign_12_0_2_t_reg_2500(0),
      I3 => col_buf_2_val_1_0_fu_1287_p3(6),
      I4 => \tmp56_reg_2665_reg[18]_0\,
      I5 => col_buf_2_val_2_0_fu_1305_p3(6),
      O => \tmp56_reg_2665[16]_i_2_n_0\
    );
\tmp56_reg_2665[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \tmp56_reg_2665_reg[18]\(5),
      I1 => \^col_buf_2_val_0_0_fu_1269_p3\(5),
      I2 => row_assign_12_0_2_t_reg_2500(0),
      I3 => col_buf_2_val_1_0_fu_1287_p3(5),
      I4 => \tmp56_reg_2665_reg[18]_0\,
      I5 => col_buf_2_val_2_0_fu_1305_p3(5),
      O => \tmp56_reg_2665[16]_i_3_n_0\
    );
\tmp56_reg_2665[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \tmp56_reg_2665_reg[18]\(4),
      I1 => \^col_buf_2_val_0_0_fu_1269_p3\(4),
      I2 => row_assign_12_0_2_t_reg_2500(0),
      I3 => col_buf_2_val_1_0_fu_1287_p3(4),
      I4 => \tmp56_reg_2665_reg[18]_0\,
      I5 => col_buf_2_val_2_0_fu_1305_p3(4),
      O => \tmp56_reg_2665[16]_i_4_n_0\
    );
\tmp56_reg_2665[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \tmp56_reg_2665_reg[18]\(3),
      I1 => \^col_buf_2_val_0_0_fu_1269_p3\(3),
      I2 => row_assign_12_0_2_t_reg_2500(0),
      I3 => col_buf_2_val_1_0_fu_1287_p3(3),
      I4 => \tmp56_reg_2665_reg[18]_0\,
      I5 => col_buf_2_val_2_0_fu_1305_p3(3),
      O => \tmp56_reg_2665[16]_i_5_n_0\
    );
\tmp56_reg_2665[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \tmp56_reg_2665_reg[18]\(7),
      I1 => \^col_buf_2_val_0_0_fu_1269_p3\(7),
      I2 => row_assign_12_0_2_t_reg_2500(0),
      I3 => col_buf_2_val_1_0_fu_1287_p3(7),
      I4 => \tmp56_reg_2665_reg[18]_0\,
      I5 => col_buf_2_val_2_0_fu_1305_p3(7),
      O => \tmp56_reg_2665[18]_i_2_n_0\
    );
\tmp56_reg_2665_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp56_reg_2665_reg[12]_i_1_n_0\,
      CO(2) => \tmp56_reg_2665_reg[12]_i_1_n_1\,
      CO(1) => \tmp56_reg_2665_reg[12]_i_1_n_2\,
      CO(0) => \tmp56_reg_2665_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \tmp56_reg_2665_reg[18]\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_tmp56_reg_2665_reg[12]_i_1_O_UNCONNECTED\(0),
      S(3) => \tmp56_reg_2665[12]_i_2_n_0\,
      S(2) => \tmp56_reg_2665[12]_i_3_n_0\,
      S(1) => \tmp56_reg_2665[12]_i_4_n_0\,
      S(0) => '0'
    );
\tmp56_reg_2665_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp56_reg_2665_reg[12]_i_1_n_0\,
      CO(3) => \tmp56_reg_2665_reg[16]_i_1_n_0\,
      CO(2) => \tmp56_reg_2665_reg[16]_i_1_n_1\,
      CO(1) => \tmp56_reg_2665_reg[16]_i_1_n_2\,
      CO(0) => \tmp56_reg_2665_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp56_reg_2665_reg[18]\(6 downto 3),
      O(3 downto 0) => D(6 downto 3),
      S(3) => \tmp56_reg_2665[16]_i_2_n_0\,
      S(2) => \tmp56_reg_2665[16]_i_3_n_0\,
      S(1) => \tmp56_reg_2665[16]_i_4_n_0\,
      S(0) => \tmp56_reg_2665[16]_i_5_n_0\
    );
\tmp56_reg_2665_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp56_reg_2665_reg[16]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp56_reg_2665_reg[18]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => D(8),
      CO(0) => \NLW_tmp56_reg_2665_reg[18]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp56_reg_2665_reg[18]\(7),
      O(3 downto 1) => \NLW_tmp56_reg_2665_reg[18]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(7),
      S(3 downto 1) => B"001",
      S(0) => \tmp56_reg_2665[18]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_74 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC;
    \tmp_77_reg_2486_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \row_assign_12_0_2_t_reg_2500_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[6]_0\ : out STD_LOGIC;
    \q0_reg[5]_0\ : out STD_LOGIC;
    \q0_reg[4]_0\ : out STD_LOGIC;
    \q0_reg[3]_0\ : out STD_LOGIC;
    \q0_reg[2]_0\ : out STD_LOGIC;
    \q0_reg[1]_0\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    tmp_77_reg_2486 : in STD_LOGIC_VECTOR ( 0 to 0 );
    row_assign_12_0_1_t_reg_2493 : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_buf_1_val_0_0_fu_1077_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_32_reg_2473 : in STD_LOGIC;
    col_buf_1_val_1_0_fu_1095_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_12_0_2_t_reg_2500 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    brmerge_reg_2533 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_18_fu_358_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_1_18_fu_358_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_2\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_4\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_74 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_74;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_74 is
  signal \q0[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \^q0_reg[0]_0\ : STD_LOGIC;
  signal \^q0_reg[1]_0\ : STD_LOGIC;
  signal \^q0_reg[2]_0\ : STD_LOGIC;
  signal \^q0_reg[3]_0\ : STD_LOGIC;
  signal \^q0_reg[4]_0\ : STD_LOGIC;
  signal \^q0_reg[5]_0\ : STD_LOGIC;
  signal \^q0_reg[6]_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC;
  signal \q0_reg_n_0_[0]\ : STD_LOGIC;
  signal \q0_reg_n_0_[1]\ : STD_LOGIC;
  signal \q0_reg_n_0_[2]\ : STD_LOGIC;
  signal \q0_reg_n_0_[3]\ : STD_LOGIC;
  signal \q0_reg_n_0_[4]\ : STD_LOGIC;
  signal \q0_reg_n_0_[5]\ : STD_LOGIC;
  signal \q0_reg_n_0_[6]\ : STD_LOGIC;
  signal \q0_reg_n_0_[7]\ : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  \q0_reg[0]_0\ <= \^q0_reg[0]_0\;
  \q0_reg[1]_0\ <= \^q0_reg[1]_0\;
  \q0_reg[2]_0\ <= \^q0_reg[2]_0\;
  \q0_reg[3]_0\ <= \^q0_reg[3]_0\;
  \q0_reg[4]_0\ <= \^q0_reg[4]_0\;
  \q0_reg[5]_0\ <= \^q0_reg[5]_0\;
  \q0_reg[6]_0\ <= \^q0_reg[6]_0\;
  \q0_reg[7]_0\ <= \^q0_reg[7]_0\;
\q0[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => \q0[0]_i_1__2_n_0\
    );
\q0[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => \q0[1]_i_1__2_n_0\
    );
\q0[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => \q0[2]_i_1__2_n_0\
    );
\q0[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => \q0[3]_i_1__2_n_0\
    );
\q0[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => \q0[4]_i_1__2_n_0\
    );
\q0[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => \q0[5]_i_1__2_n_0\
    );
\q0[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => \q0[6]_i_1__2_n_0\
    );
\q0[7]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => \q0[7]_i_1__5_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__2_n_0\,
      Q => \q0_reg_n_0_[0]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__2_n_0\,
      Q => \q0_reg_n_0_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__2_n_0\,
      Q => \q0_reg_n_0_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__2_n_0\,
      Q => \q0_reg_n_0_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__2_n_0\,
      Q => \q0_reg_n_0_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__2_n_0\,
      Q => \q0_reg_n_0_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__2_n_0\,
      Q => \q0_reg_n_0_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__5_n_0\,
      Q => \q0_reg_n_0_[7]\,
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => \q0_reg[0]_3\(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => \q0_reg[0]_3\(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \q0_reg[0]_3\(0),
      A1 => \q0_reg[0]_3\(1),
      A2 => \q0_reg[0]_3\(2),
      A3 => \q0_reg[0]_3\(3),
      A4 => \q0_reg[0]_3\(4),
      A5 => \q0_reg[0]_3\(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \q0_reg[0]_3\(0),
      A1 => \q0_reg[0]_3\(1),
      A2 => \q0_reg[0]_3\(2),
      A3 => \q0_reg[0]_3\(3),
      A4 => \q0_reg[0]_3\(4),
      A5 => \q0_reg[0]_3\(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => \q0_reg[0]_3\(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_4\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => \q0_reg[0]_3\(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_4\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \q0_reg[0]_3\(0),
      A1 => \q0_reg[0]_3\(1),
      A2 => \q0_reg[0]_3\(2),
      A3 => \q0_reg[0]_3\(3),
      A4 => \q0_reg[0]_3\(4),
      A5 => \q0_reg[0]_3\(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_4\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \q0_reg[0]_3\(0),
      A1 => \q0_reg[0]_3\(1),
      A2 => \q0_reg[0]_3\(2),
      A3 => \q0_reg[0]_3\(3),
      A4 => \q0_reg[0]_3\(4),
      A5 => \q0_reg[0]_3\(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_4\
    );
\right_border_buf_1_18_fu_358[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \q0_reg_n_0_[0]\,
      I1 => brmerge_reg_2533,
      I2 => Q(0),
      I3 => \right_border_buf_1_18_fu_358_reg[7]\(0),
      I4 => \right_border_buf_1_18_fu_358_reg[7]_0\(0),
      I5 => \right_border_buf_1_18_fu_358_reg[7]\(1),
      O => \^q0_reg[0]_0\
    );
\right_border_buf_1_18_fu_358[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \q0_reg_n_0_[1]\,
      I1 => brmerge_reg_2533,
      I2 => Q(1),
      I3 => \right_border_buf_1_18_fu_358_reg[7]\(0),
      I4 => \right_border_buf_1_18_fu_358_reg[7]_0\(1),
      I5 => \right_border_buf_1_18_fu_358_reg[7]\(1),
      O => \^q0_reg[1]_0\
    );
\right_border_buf_1_18_fu_358[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \q0_reg_n_0_[2]\,
      I1 => brmerge_reg_2533,
      I2 => Q(2),
      I3 => \right_border_buf_1_18_fu_358_reg[7]\(0),
      I4 => \right_border_buf_1_18_fu_358_reg[7]_0\(2),
      I5 => \right_border_buf_1_18_fu_358_reg[7]\(1),
      O => \^q0_reg[2]_0\
    );
\right_border_buf_1_18_fu_358[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \q0_reg_n_0_[3]\,
      I1 => brmerge_reg_2533,
      I2 => Q(3),
      I3 => \right_border_buf_1_18_fu_358_reg[7]\(0),
      I4 => \right_border_buf_1_18_fu_358_reg[7]_0\(3),
      I5 => \right_border_buf_1_18_fu_358_reg[7]\(1),
      O => \^q0_reg[3]_0\
    );
\right_border_buf_1_18_fu_358[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \q0_reg_n_0_[4]\,
      I1 => brmerge_reg_2533,
      I2 => Q(4),
      I3 => \right_border_buf_1_18_fu_358_reg[7]\(0),
      I4 => \right_border_buf_1_18_fu_358_reg[7]_0\(4),
      I5 => \right_border_buf_1_18_fu_358_reg[7]\(1),
      O => \^q0_reg[4]_0\
    );
\right_border_buf_1_18_fu_358[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \q0_reg_n_0_[5]\,
      I1 => brmerge_reg_2533,
      I2 => Q(5),
      I3 => \right_border_buf_1_18_fu_358_reg[7]\(0),
      I4 => \right_border_buf_1_18_fu_358_reg[7]_0\(5),
      I5 => \right_border_buf_1_18_fu_358_reg[7]\(1),
      O => \^q0_reg[5]_0\
    );
\right_border_buf_1_18_fu_358[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \q0_reg_n_0_[6]\,
      I1 => brmerge_reg_2533,
      I2 => Q(6),
      I3 => \right_border_buf_1_18_fu_358_reg[7]\(0),
      I4 => \right_border_buf_1_18_fu_358_reg[7]_0\(6),
      I5 => \right_border_buf_1_18_fu_358_reg[7]\(1),
      O => \^q0_reg[6]_0\
    );
\right_border_buf_1_18_fu_358[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \q0_reg_n_0_[7]\,
      I1 => brmerge_reg_2533,
      I2 => Q(7),
      I3 => \right_border_buf_1_18_fu_358_reg[7]\(0),
      I4 => \right_border_buf_1_18_fu_358_reg[7]_0\(7),
      I5 => \right_border_buf_1_18_fu_358_reg[7]\(1),
      O => \^q0_reg[7]_0\
    );
\src_kernel_win_1_va_15_fu_266[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => row_assign_12_0_2_t_reg_2500(1),
      I2 => tmp_32_reg_2473,
      I3 => col_buf_1_val_1_0_fu_1095_p3(0),
      I4 => row_assign_12_0_2_t_reg_2500(0),
      I5 => col_buf_1_val_0_0_fu_1077_p3(0),
      O => \row_assign_12_0_2_t_reg_2500_reg[1]\(0)
    );
\src_kernel_win_1_va_15_fu_266[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => row_assign_12_0_2_t_reg_2500(1),
      I2 => tmp_32_reg_2473,
      I3 => col_buf_1_val_1_0_fu_1095_p3(1),
      I4 => row_assign_12_0_2_t_reg_2500(0),
      I5 => col_buf_1_val_0_0_fu_1077_p3(1),
      O => \row_assign_12_0_2_t_reg_2500_reg[1]\(1)
    );
\src_kernel_win_1_va_15_fu_266[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => row_assign_12_0_2_t_reg_2500(1),
      I2 => tmp_32_reg_2473,
      I3 => col_buf_1_val_1_0_fu_1095_p3(2),
      I4 => row_assign_12_0_2_t_reg_2500(0),
      I5 => col_buf_1_val_0_0_fu_1077_p3(2),
      O => \row_assign_12_0_2_t_reg_2500_reg[1]\(2)
    );
\src_kernel_win_1_va_15_fu_266[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => row_assign_12_0_2_t_reg_2500(1),
      I2 => tmp_32_reg_2473,
      I3 => col_buf_1_val_1_0_fu_1095_p3(3),
      I4 => row_assign_12_0_2_t_reg_2500(0),
      I5 => col_buf_1_val_0_0_fu_1077_p3(3),
      O => \row_assign_12_0_2_t_reg_2500_reg[1]\(3)
    );
\src_kernel_win_1_va_15_fu_266[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => row_assign_12_0_2_t_reg_2500(1),
      I2 => tmp_32_reg_2473,
      I3 => col_buf_1_val_1_0_fu_1095_p3(4),
      I4 => row_assign_12_0_2_t_reg_2500(0),
      I5 => col_buf_1_val_0_0_fu_1077_p3(4),
      O => \row_assign_12_0_2_t_reg_2500_reg[1]\(4)
    );
\src_kernel_win_1_va_15_fu_266[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => row_assign_12_0_2_t_reg_2500(1),
      I2 => tmp_32_reg_2473,
      I3 => col_buf_1_val_1_0_fu_1095_p3(5),
      I4 => row_assign_12_0_2_t_reg_2500(0),
      I5 => col_buf_1_val_0_0_fu_1077_p3(5),
      O => \row_assign_12_0_2_t_reg_2500_reg[1]\(5)
    );
\src_kernel_win_1_va_15_fu_266[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => row_assign_12_0_2_t_reg_2500(1),
      I2 => tmp_32_reg_2473,
      I3 => col_buf_1_val_1_0_fu_1095_p3(6),
      I4 => row_assign_12_0_2_t_reg_2500(0),
      I5 => col_buf_1_val_0_0_fu_1077_p3(6),
      O => \row_assign_12_0_2_t_reg_2500_reg[1]\(6)
    );
\src_kernel_win_1_va_15_fu_266[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => row_assign_12_0_2_t_reg_2500(1),
      I2 => tmp_32_reg_2473,
      I3 => col_buf_1_val_1_0_fu_1095_p3(7),
      I4 => row_assign_12_0_2_t_reg_2500(0),
      I5 => col_buf_1_val_0_0_fu_1077_p3(7),
      O => \row_assign_12_0_2_t_reg_2500_reg[1]\(7)
    );
\src_kernel_win_1_va_17_reg_2626[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => col_buf_1_val_1_0_fu_1095_p3(0),
      I3 => row_assign_12_0_2_t_reg_2500(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_1_val_0_0_fu_1077_p3(0),
      O => \tmp_77_reg_2486_reg[1]\(0)
    );
\src_kernel_win_1_va_17_reg_2626[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => col_buf_1_val_1_0_fu_1095_p3(1),
      I3 => row_assign_12_0_2_t_reg_2500(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_1_val_0_0_fu_1077_p3(1),
      O => \tmp_77_reg_2486_reg[1]\(1)
    );
\src_kernel_win_1_va_17_reg_2626[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => col_buf_1_val_1_0_fu_1095_p3(2),
      I3 => row_assign_12_0_2_t_reg_2500(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_1_val_0_0_fu_1077_p3(2),
      O => \tmp_77_reg_2486_reg[1]\(2)
    );
\src_kernel_win_1_va_17_reg_2626[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => col_buf_1_val_1_0_fu_1095_p3(3),
      I3 => row_assign_12_0_2_t_reg_2500(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_1_val_0_0_fu_1077_p3(3),
      O => \tmp_77_reg_2486_reg[1]\(3)
    );
\src_kernel_win_1_va_17_reg_2626[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => col_buf_1_val_1_0_fu_1095_p3(4),
      I3 => row_assign_12_0_2_t_reg_2500(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_1_val_0_0_fu_1077_p3(4),
      O => \tmp_77_reg_2486_reg[1]\(4)
    );
\src_kernel_win_1_va_17_reg_2626[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => col_buf_1_val_1_0_fu_1095_p3(5),
      I3 => row_assign_12_0_2_t_reg_2500(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_1_val_0_0_fu_1077_p3(5),
      O => \tmp_77_reg_2486_reg[1]\(5)
    );
\src_kernel_win_1_va_17_reg_2626[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => col_buf_1_val_1_0_fu_1095_p3(6),
      I3 => row_assign_12_0_2_t_reg_2500(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_1_val_0_0_fu_1077_p3(6),
      O => \tmp_77_reg_2486_reg[1]\(6)
    );
\src_kernel_win_1_va_17_reg_2626[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => col_buf_1_val_1_0_fu_1095_p3(7),
      I3 => row_assign_12_0_2_t_reg_2500(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_1_val_0_0_fu_1077_p3(7),
      O => \tmp_77_reg_2486_reg[1]\(7)
    );
\src_kernel_win_1_va_18_reg_2632[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => row_assign_12_0_1_t_reg_2493(0),
      I3 => col_buf_1_val_0_0_fu_1077_p3(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_1_val_1_0_fu_1095_p3(0),
      O => D(0)
    );
\src_kernel_win_1_va_18_reg_2632[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => row_assign_12_0_1_t_reg_2493(0),
      I3 => col_buf_1_val_0_0_fu_1077_p3(1),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_1_val_1_0_fu_1095_p3(1),
      O => D(1)
    );
\src_kernel_win_1_va_18_reg_2632[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => row_assign_12_0_1_t_reg_2493(0),
      I3 => col_buf_1_val_0_0_fu_1077_p3(2),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_1_val_1_0_fu_1095_p3(2),
      O => D(2)
    );
\src_kernel_win_1_va_18_reg_2632[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => row_assign_12_0_1_t_reg_2493(0),
      I3 => col_buf_1_val_0_0_fu_1077_p3(3),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_1_val_1_0_fu_1095_p3(3),
      O => D(3)
    );
\src_kernel_win_1_va_18_reg_2632[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => row_assign_12_0_1_t_reg_2493(0),
      I3 => col_buf_1_val_0_0_fu_1077_p3(4),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_1_val_1_0_fu_1095_p3(4),
      O => D(4)
    );
\src_kernel_win_1_va_18_reg_2632[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => row_assign_12_0_1_t_reg_2493(0),
      I3 => col_buf_1_val_0_0_fu_1077_p3(5),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_1_val_1_0_fu_1095_p3(5),
      O => D(5)
    );
\src_kernel_win_1_va_18_reg_2632[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => row_assign_12_0_1_t_reg_2493(0),
      I3 => col_buf_1_val_0_0_fu_1077_p3(6),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_1_val_1_0_fu_1095_p3(6),
      O => D(6)
    );
\src_kernel_win_1_va_18_reg_2632[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => row_assign_12_0_1_t_reg_2493(0),
      I3 => col_buf_1_val_0_0_fu_1077_p3(7),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_1_val_1_0_fu_1095_p3(7),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_75 is
  port (
    col_buf_1_val_1_0_fu_1095_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_243_0_1_reg_2469_reg[0]\ : out STD_LOGIC;
    brmerge_reg_2533 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_16_fu_346_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_1_16_fu_346_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_0_2_0 : in STD_LOGIC;
    ram_reg_0_63_0_2_1 : in STD_LOGIC;
    tmp_29_reg_2451 : in STD_LOGIC;
    or_cond_i_i_reg_2516 : in STD_LOGIC;
    src_kernel_win_0_va_15_fu_2420 : in STD_LOGIC;
    ram_reg_0_63_0_2_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_75 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_75;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_75 is
  signal \q0[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal \^tmp_243_0_1_reg_2469_reg[0]\ : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
  \tmp_243_0_1_reg_2469_reg[0]\ <= \^tmp_243_0_1_reg_2469_reg[0]\;
\q0[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => \q0[0]_i_1__3_n_0\
    );
\q0[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => \q0[1]_i_1__3_n_0\
    );
\q0[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => \q0[2]_i_1__3_n_0\
    );
\q0[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => \q0[3]_i_1__3_n_0\
    );
\q0[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => \q0[4]_i_1__3_n_0\
    );
\q0[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => \q0[5]_i_1__3_n_0\
    );
\q0[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => \q0[6]_i_1__3_n_0\
    );
\q0[7]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => \q0[7]_i_1__6_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__3_n_0\,
      Q => \^q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__3_n_0\,
      Q => \^q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__3_n_0\,
      Q => \^q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__3_n_0\,
      Q => \^q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__3_n_0\,
      Q => \^q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__3_n_0\,
      Q => \^q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__3_n_0\,
      Q => \^q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__6_n_0\,
      Q => \^q0_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ram_reg_0_63_0_2_2(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_243_0_1_reg_2469_reg[0]\
    );
\ram_reg_0_63_0_2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => ram_reg_0_63_0_2_0,
      I1 => ram_reg_0_63_0_2_1,
      I2 => tmp_29_reg_2451,
      I3 => or_cond_i_i_reg_2516,
      I4 => src_kernel_win_0_va_15_fu_2420,
      I5 => ram_reg_0_63_0_2_2(6),
      O => \^tmp_243_0_1_reg_2469_reg[0]\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ram_reg_0_63_0_2_2(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_243_0_1_reg_2469_reg[0]\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ram_reg_0_63_0_2_2(0),
      A1 => ram_reg_0_63_0_2_2(1),
      A2 => ram_reg_0_63_0_2_2(2),
      A3 => ram_reg_0_63_0_2_2(3),
      A4 => ram_reg_0_63_0_2_2(4),
      A5 => ram_reg_0_63_0_2_2(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_243_0_1_reg_2469_reg[0]\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ram_reg_0_63_0_2_2(0),
      A1 => ram_reg_0_63_0_2_2(1),
      A2 => ram_reg_0_63_0_2_2(2),
      A3 => ram_reg_0_63_0_2_2(3),
      A4 => ram_reg_0_63_0_2_2(4),
      A5 => ram_reg_0_63_0_2_2(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_243_0_1_reg_2469_reg[0]\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ram_reg_0_63_0_2_2(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ram_reg_0_63_0_2_2(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ram_reg_0_63_0_2_2(0),
      A1 => ram_reg_0_63_0_2_2(1),
      A2 => ram_reg_0_63_0_2_2(2),
      A3 => ram_reg_0_63_0_2_2(3),
      A4 => ram_reg_0_63_0_2_2(4),
      A5 => ram_reg_0_63_0_2_2(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ram_reg_0_63_0_2_2(0),
      A1 => ram_reg_0_63_0_2_2(1),
      A2 => ram_reg_0_63_0_2_2(2),
      A3 => ram_reg_0_63_0_2_2(3),
      A4 => ram_reg_0_63_0_2_2(4),
      A5 => ram_reg_0_63_0_2_2(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
\right_border_buf_1_16_fu_346[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => brmerge_reg_2533,
      I2 => Q(0),
      I3 => \right_border_buf_1_16_fu_346_reg[0]\(0),
      I4 => \right_border_buf_1_16_fu_346_reg[7]\(0),
      I5 => \right_border_buf_1_16_fu_346_reg[0]\(1),
      O => col_buf_1_val_1_0_fu_1095_p3(0)
    );
\right_border_buf_1_16_fu_346[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => brmerge_reg_2533,
      I2 => Q(1),
      I3 => \right_border_buf_1_16_fu_346_reg[0]\(0),
      I4 => \right_border_buf_1_16_fu_346_reg[7]\(1),
      I5 => \right_border_buf_1_16_fu_346_reg[0]\(1),
      O => col_buf_1_val_1_0_fu_1095_p3(1)
    );
\right_border_buf_1_16_fu_346[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => brmerge_reg_2533,
      I2 => Q(2),
      I3 => \right_border_buf_1_16_fu_346_reg[0]\(0),
      I4 => \right_border_buf_1_16_fu_346_reg[7]\(2),
      I5 => \right_border_buf_1_16_fu_346_reg[0]\(1),
      O => col_buf_1_val_1_0_fu_1095_p3(2)
    );
\right_border_buf_1_16_fu_346[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => brmerge_reg_2533,
      I2 => Q(3),
      I3 => \right_border_buf_1_16_fu_346_reg[0]\(0),
      I4 => \right_border_buf_1_16_fu_346_reg[7]\(3),
      I5 => \right_border_buf_1_16_fu_346_reg[0]\(1),
      O => col_buf_1_val_1_0_fu_1095_p3(3)
    );
\right_border_buf_1_16_fu_346[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => brmerge_reg_2533,
      I2 => Q(4),
      I3 => \right_border_buf_1_16_fu_346_reg[0]\(0),
      I4 => \right_border_buf_1_16_fu_346_reg[7]\(4),
      I5 => \right_border_buf_1_16_fu_346_reg[0]\(1),
      O => col_buf_1_val_1_0_fu_1095_p3(4)
    );
\right_border_buf_1_16_fu_346[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => brmerge_reg_2533,
      I2 => Q(5),
      I3 => \right_border_buf_1_16_fu_346_reg[0]\(0),
      I4 => \right_border_buf_1_16_fu_346_reg[7]\(5),
      I5 => \right_border_buf_1_16_fu_346_reg[0]\(1),
      O => col_buf_1_val_1_0_fu_1095_p3(5)
    );
\right_border_buf_1_16_fu_346[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => brmerge_reg_2533,
      I2 => Q(6),
      I3 => \right_border_buf_1_16_fu_346_reg[0]\(0),
      I4 => \right_border_buf_1_16_fu_346_reg[7]\(6),
      I5 => \right_border_buf_1_16_fu_346_reg[0]\(1),
      O => col_buf_1_val_1_0_fu_1095_p3(6)
    );
\right_border_buf_1_16_fu_346[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => brmerge_reg_2533,
      I2 => Q(7),
      I3 => \right_border_buf_1_16_fu_346_reg[0]\(0),
      I4 => \right_border_buf_1_16_fu_346_reg[7]\(7),
      I5 => \right_border_buf_1_16_fu_346_reg[0]\(1),
      O => col_buf_1_val_1_0_fu_1095_p3(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_76 is
  port (
    col_buf_1_val_0_0_fu_1077_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    brmerge_reg_2533 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_s_fu_334_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_1_s_fu_334_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp48_reg_2643_reg[18]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    row_assign_12_0_2_t_reg_2500 : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_buf_1_val_1_0_fu_1095_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp48_reg_2643_reg[18]_0\ : in STD_LOGIC;
    col_buf_1_val_2_0_fu_1113_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_src_data_stream_1_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_3\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_76 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_76;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_76 is
  signal \^col_buf_1_val_0_0_fu_1077_p3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q0[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1__7_n_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal \tmp48_reg_2643[12]_i_2_n_0\ : STD_LOGIC;
  signal \tmp48_reg_2643[12]_i_3_n_0\ : STD_LOGIC;
  signal \tmp48_reg_2643[12]_i_4_n_0\ : STD_LOGIC;
  signal \tmp48_reg_2643[16]_i_2_n_0\ : STD_LOGIC;
  signal \tmp48_reg_2643[16]_i_3_n_0\ : STD_LOGIC;
  signal \tmp48_reg_2643[16]_i_4_n_0\ : STD_LOGIC;
  signal \tmp48_reg_2643[16]_i_5_n_0\ : STD_LOGIC;
  signal \tmp48_reg_2643[18]_i_2_n_0\ : STD_LOGIC;
  signal \tmp48_reg_2643_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp48_reg_2643_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp48_reg_2643_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp48_reg_2643_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp48_reg_2643_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp48_reg_2643_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp48_reg_2643_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp48_reg_2643_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal \NLW_tmp48_reg_2643_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp48_reg_2643_reg[18]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp48_reg_2643_reg[18]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  col_buf_1_val_0_0_fu_1077_p3(7 downto 0) <= \^col_buf_1_val_0_0_fu_1077_p3\(7 downto 0);
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
\q0[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => \q0[0]_i_1__4_n_0\
    );
\q0[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => \q0[1]_i_1__4_n_0\
    );
\q0[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => \q0[2]_i_1__4_n_0\
    );
\q0[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => \q0[3]_i_1__4_n_0\
    );
\q0[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => \q0[4]_i_1__4_n_0\
    );
\q0[5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => \q0[5]_i_1__4_n_0\
    );
\q0[6]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => \q0[6]_i_1__4_n_0\
    );
\q0[7]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => \q0[7]_i_1__7_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__4_n_0\,
      Q => \^q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__4_n_0\,
      Q => \^q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__4_n_0\,
      Q => \^q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__4_n_0\,
      Q => \^q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__4_n_0\,
      Q => \^q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__4_n_0\,
      Q => \^q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__4_n_0\,
      Q => \^q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__7_n_0\,
      Q => \^q0_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => \q0_reg[0]_2\(5 downto 0),
      DIA => p_src_data_stream_1_V_dout(0),
      DIB => p_src_data_stream_1_V_dout(1),
      DIC => p_src_data_stream_1_V_dout(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => \q0_reg[0]_2\(5 downto 0),
      DIA => p_src_data_stream_1_V_dout(3),
      DIB => p_src_data_stream_1_V_dout(4),
      DIC => p_src_data_stream_1_V_dout(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \q0_reg[0]_2\(0),
      A1 => \q0_reg[0]_2\(1),
      A2 => \q0_reg[0]_2\(2),
      A3 => \q0_reg[0]_2\(3),
      A4 => \q0_reg[0]_2\(4),
      A5 => \q0_reg[0]_2\(5),
      D => p_src_data_stream_1_V_dout(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \q0_reg[0]_2\(0),
      A1 => \q0_reg[0]_2\(1),
      A2 => \q0_reg[0]_2\(2),
      A3 => \q0_reg[0]_2\(3),
      A4 => \q0_reg[0]_2\(4),
      A5 => \q0_reg[0]_2\(5),
      D => p_src_data_stream_1_V_dout(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => \q0_reg[0]_2\(5 downto 0),
      DIA => p_src_data_stream_1_V_dout(0),
      DIB => p_src_data_stream_1_V_dout(1),
      DIC => p_src_data_stream_1_V_dout(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => \q0_reg[0]_2\(5 downto 0),
      DIA => p_src_data_stream_1_V_dout(3),
      DIB => p_src_data_stream_1_V_dout(4),
      DIC => p_src_data_stream_1_V_dout(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \q0_reg[0]_2\(0),
      A1 => \q0_reg[0]_2\(1),
      A2 => \q0_reg[0]_2\(2),
      A3 => \q0_reg[0]_2\(3),
      A4 => \q0_reg[0]_2\(4),
      A5 => \q0_reg[0]_2\(5),
      D => p_src_data_stream_1_V_dout(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \q0_reg[0]_2\(0),
      A1 => \q0_reg[0]_2\(1),
      A2 => \q0_reg[0]_2\(2),
      A3 => \q0_reg[0]_2\(3),
      A4 => \q0_reg[0]_2\(4),
      A5 => \q0_reg[0]_2\(5),
      D => p_src_data_stream_1_V_dout(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
\right_border_buf_1_s_fu_334[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => brmerge_reg_2533,
      I2 => Q(0),
      I3 => \right_border_buf_1_s_fu_334_reg[0]\(0),
      I4 => \right_border_buf_1_s_fu_334_reg[7]\(0),
      I5 => \right_border_buf_1_s_fu_334_reg[0]\(1),
      O => \^col_buf_1_val_0_0_fu_1077_p3\(0)
    );
\right_border_buf_1_s_fu_334[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => brmerge_reg_2533,
      I2 => Q(1),
      I3 => \right_border_buf_1_s_fu_334_reg[0]\(0),
      I4 => \right_border_buf_1_s_fu_334_reg[7]\(1),
      I5 => \right_border_buf_1_s_fu_334_reg[0]\(1),
      O => \^col_buf_1_val_0_0_fu_1077_p3\(1)
    );
\right_border_buf_1_s_fu_334[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => brmerge_reg_2533,
      I2 => Q(2),
      I3 => \right_border_buf_1_s_fu_334_reg[0]\(0),
      I4 => \right_border_buf_1_s_fu_334_reg[7]\(2),
      I5 => \right_border_buf_1_s_fu_334_reg[0]\(1),
      O => \^col_buf_1_val_0_0_fu_1077_p3\(2)
    );
\right_border_buf_1_s_fu_334[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => brmerge_reg_2533,
      I2 => Q(3),
      I3 => \right_border_buf_1_s_fu_334_reg[0]\(0),
      I4 => \right_border_buf_1_s_fu_334_reg[7]\(3),
      I5 => \right_border_buf_1_s_fu_334_reg[0]\(1),
      O => \^col_buf_1_val_0_0_fu_1077_p3\(3)
    );
\right_border_buf_1_s_fu_334[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => brmerge_reg_2533,
      I2 => Q(4),
      I3 => \right_border_buf_1_s_fu_334_reg[0]\(0),
      I4 => \right_border_buf_1_s_fu_334_reg[7]\(4),
      I5 => \right_border_buf_1_s_fu_334_reg[0]\(1),
      O => \^col_buf_1_val_0_0_fu_1077_p3\(4)
    );
\right_border_buf_1_s_fu_334[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => brmerge_reg_2533,
      I2 => Q(5),
      I3 => \right_border_buf_1_s_fu_334_reg[0]\(0),
      I4 => \right_border_buf_1_s_fu_334_reg[7]\(5),
      I5 => \right_border_buf_1_s_fu_334_reg[0]\(1),
      O => \^col_buf_1_val_0_0_fu_1077_p3\(5)
    );
\right_border_buf_1_s_fu_334[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => brmerge_reg_2533,
      I2 => Q(6),
      I3 => \right_border_buf_1_s_fu_334_reg[0]\(0),
      I4 => \right_border_buf_1_s_fu_334_reg[7]\(6),
      I5 => \right_border_buf_1_s_fu_334_reg[0]\(1),
      O => \^col_buf_1_val_0_0_fu_1077_p3\(6)
    );
\right_border_buf_1_s_fu_334[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => brmerge_reg_2533,
      I2 => Q(7),
      I3 => \right_border_buf_1_s_fu_334_reg[0]\(0),
      I4 => \right_border_buf_1_s_fu_334_reg[7]\(7),
      I5 => \right_border_buf_1_s_fu_334_reg[0]\(1),
      O => \^col_buf_1_val_0_0_fu_1077_p3\(7)
    );
\tmp48_reg_2643[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \tmp48_reg_2643_reg[18]\(2),
      I1 => \^col_buf_1_val_0_0_fu_1077_p3\(2),
      I2 => row_assign_12_0_2_t_reg_2500(0),
      I3 => col_buf_1_val_1_0_fu_1095_p3(2),
      I4 => \tmp48_reg_2643_reg[18]_0\,
      I5 => col_buf_1_val_2_0_fu_1113_p3(2),
      O => \tmp48_reg_2643[12]_i_2_n_0\
    );
\tmp48_reg_2643[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \tmp48_reg_2643_reg[18]\(1),
      I1 => \^col_buf_1_val_0_0_fu_1077_p3\(1),
      I2 => row_assign_12_0_2_t_reg_2500(0),
      I3 => col_buf_1_val_1_0_fu_1095_p3(1),
      I4 => \tmp48_reg_2643_reg[18]_0\,
      I5 => col_buf_1_val_2_0_fu_1113_p3(1),
      O => \tmp48_reg_2643[12]_i_3_n_0\
    );
\tmp48_reg_2643[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \tmp48_reg_2643_reg[18]\(0),
      I1 => \^col_buf_1_val_0_0_fu_1077_p3\(0),
      I2 => row_assign_12_0_2_t_reg_2500(0),
      I3 => col_buf_1_val_1_0_fu_1095_p3(0),
      I4 => \tmp48_reg_2643_reg[18]_0\,
      I5 => col_buf_1_val_2_0_fu_1113_p3(0),
      O => \tmp48_reg_2643[12]_i_4_n_0\
    );
\tmp48_reg_2643[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \tmp48_reg_2643_reg[18]\(6),
      I1 => \^col_buf_1_val_0_0_fu_1077_p3\(6),
      I2 => row_assign_12_0_2_t_reg_2500(0),
      I3 => col_buf_1_val_1_0_fu_1095_p3(6),
      I4 => \tmp48_reg_2643_reg[18]_0\,
      I5 => col_buf_1_val_2_0_fu_1113_p3(6),
      O => \tmp48_reg_2643[16]_i_2_n_0\
    );
\tmp48_reg_2643[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \tmp48_reg_2643_reg[18]\(5),
      I1 => \^col_buf_1_val_0_0_fu_1077_p3\(5),
      I2 => row_assign_12_0_2_t_reg_2500(0),
      I3 => col_buf_1_val_1_0_fu_1095_p3(5),
      I4 => \tmp48_reg_2643_reg[18]_0\,
      I5 => col_buf_1_val_2_0_fu_1113_p3(5),
      O => \tmp48_reg_2643[16]_i_3_n_0\
    );
\tmp48_reg_2643[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \tmp48_reg_2643_reg[18]\(4),
      I1 => \^col_buf_1_val_0_0_fu_1077_p3\(4),
      I2 => row_assign_12_0_2_t_reg_2500(0),
      I3 => col_buf_1_val_1_0_fu_1095_p3(4),
      I4 => \tmp48_reg_2643_reg[18]_0\,
      I5 => col_buf_1_val_2_0_fu_1113_p3(4),
      O => \tmp48_reg_2643[16]_i_4_n_0\
    );
\tmp48_reg_2643[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \tmp48_reg_2643_reg[18]\(3),
      I1 => \^col_buf_1_val_0_0_fu_1077_p3\(3),
      I2 => row_assign_12_0_2_t_reg_2500(0),
      I3 => col_buf_1_val_1_0_fu_1095_p3(3),
      I4 => \tmp48_reg_2643_reg[18]_0\,
      I5 => col_buf_1_val_2_0_fu_1113_p3(3),
      O => \tmp48_reg_2643[16]_i_5_n_0\
    );
\tmp48_reg_2643[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \tmp48_reg_2643_reg[18]\(7),
      I1 => \^col_buf_1_val_0_0_fu_1077_p3\(7),
      I2 => row_assign_12_0_2_t_reg_2500(0),
      I3 => col_buf_1_val_1_0_fu_1095_p3(7),
      I4 => \tmp48_reg_2643_reg[18]_0\,
      I5 => col_buf_1_val_2_0_fu_1113_p3(7),
      O => \tmp48_reg_2643[18]_i_2_n_0\
    );
\tmp48_reg_2643_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp48_reg_2643_reg[12]_i_1_n_0\,
      CO(2) => \tmp48_reg_2643_reg[12]_i_1_n_1\,
      CO(1) => \tmp48_reg_2643_reg[12]_i_1_n_2\,
      CO(0) => \tmp48_reg_2643_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \tmp48_reg_2643_reg[18]\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_tmp48_reg_2643_reg[12]_i_1_O_UNCONNECTED\(0),
      S(3) => \tmp48_reg_2643[12]_i_2_n_0\,
      S(2) => \tmp48_reg_2643[12]_i_3_n_0\,
      S(1) => \tmp48_reg_2643[12]_i_4_n_0\,
      S(0) => '0'
    );
\tmp48_reg_2643_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp48_reg_2643_reg[12]_i_1_n_0\,
      CO(3) => \tmp48_reg_2643_reg[16]_i_1_n_0\,
      CO(2) => \tmp48_reg_2643_reg[16]_i_1_n_1\,
      CO(1) => \tmp48_reg_2643_reg[16]_i_1_n_2\,
      CO(0) => \tmp48_reg_2643_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp48_reg_2643_reg[18]\(6 downto 3),
      O(3 downto 0) => D(6 downto 3),
      S(3) => \tmp48_reg_2643[16]_i_2_n_0\,
      S(2) => \tmp48_reg_2643[16]_i_3_n_0\,
      S(1) => \tmp48_reg_2643[16]_i_4_n_0\,
      S(0) => \tmp48_reg_2643[16]_i_5_n_0\
    );
\tmp48_reg_2643_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp48_reg_2643_reg[16]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp48_reg_2643_reg[18]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => D(8),
      CO(0) => \NLW_tmp48_reg_2643_reg[18]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp48_reg_2643_reg[18]\(7),
      O(3 downto 1) => \NLW_tmp48_reg_2643_reg[18]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(7),
      S(3 downto 1) => B"001",
      S(0) => \tmp48_reg_2643[18]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_77 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC;
    \tmp_77_reg_2486_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \row_assign_12_0_2_t_reg_2500_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[6]_0\ : out STD_LOGIC;
    \q0_reg[5]_0\ : out STD_LOGIC;
    \q0_reg[4]_0\ : out STD_LOGIC;
    \q0_reg[3]_0\ : out STD_LOGIC;
    \q0_reg[2]_0\ : out STD_LOGIC;
    \q0_reg[1]_0\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    \tmp_31_reg_2465_reg[0]\ : out STD_LOGIC;
    tmp_77_reg_2486 : in STD_LOGIC_VECTOR ( 0 to 0 );
    row_assign_12_0_1_t_reg_2493 : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_buf_0_val_0_0_fu_876_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_32_reg_2473 : in STD_LOGIC;
    col_buf_0_val_1_0_fu_894_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_12_0_2_t_reg_2500 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    brmerge_reg_2533 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_18_fu_322_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_18_fu_322_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_0_2_0 : in STD_LOGIC;
    ram_reg_0_63_0_2_1 : in STD_LOGIC;
    tmp_29_reg_2451 : in STD_LOGIC;
    or_cond_i_i_reg_2516 : in STD_LOGIC;
    src_kernel_win_0_va_15_fu_2420 : in STD_LOGIC;
    ram_reg_0_63_0_2_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_3\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_77 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_77;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_77 is
  signal \q0[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1__8_n_0\ : STD_LOGIC;
  signal \^q0_reg[0]_0\ : STD_LOGIC;
  signal \^q0_reg[1]_0\ : STD_LOGIC;
  signal \^q0_reg[2]_0\ : STD_LOGIC;
  signal \^q0_reg[3]_0\ : STD_LOGIC;
  signal \^q0_reg[4]_0\ : STD_LOGIC;
  signal \^q0_reg[5]_0\ : STD_LOGIC;
  signal \^q0_reg[6]_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC;
  signal \q0_reg_n_0_[0]\ : STD_LOGIC;
  signal \q0_reg_n_0_[1]\ : STD_LOGIC;
  signal \q0_reg_n_0_[2]\ : STD_LOGIC;
  signal \q0_reg_n_0_[3]\ : STD_LOGIC;
  signal \q0_reg_n_0_[4]\ : STD_LOGIC;
  signal \q0_reg_n_0_[5]\ : STD_LOGIC;
  signal \q0_reg_n_0_[6]\ : STD_LOGIC;
  signal \q0_reg_n_0_[7]\ : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal \^tmp_31_reg_2465_reg[0]\ : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  \q0_reg[0]_0\ <= \^q0_reg[0]_0\;
  \q0_reg[1]_0\ <= \^q0_reg[1]_0\;
  \q0_reg[2]_0\ <= \^q0_reg[2]_0\;
  \q0_reg[3]_0\ <= \^q0_reg[3]_0\;
  \q0_reg[4]_0\ <= \^q0_reg[4]_0\;
  \q0_reg[5]_0\ <= \^q0_reg[5]_0\;
  \q0_reg[6]_0\ <= \^q0_reg[6]_0\;
  \q0_reg[7]_0\ <= \^q0_reg[7]_0\;
  \tmp_31_reg_2465_reg[0]\ <= \^tmp_31_reg_2465_reg[0]\;
\q0[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => \q0[0]_i_1__5_n_0\
    );
\q0[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => \q0[1]_i_1__5_n_0\
    );
\q0[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => \q0[2]_i_1__5_n_0\
    );
\q0[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => \q0[3]_i_1__5_n_0\
    );
\q0[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => \q0[4]_i_1__5_n_0\
    );
\q0[5]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => \q0[5]_i_1__5_n_0\
    );
\q0[6]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => \q0[6]_i_1__5_n_0\
    );
\q0[7]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_1\(1),
      I1 => \q0_reg[0]_1\(0),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => \q0[7]_i_1__8_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__5_n_0\,
      Q => \q0_reg_n_0_[0]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__5_n_0\,
      Q => \q0_reg_n_0_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__5_n_0\,
      Q => \q0_reg_n_0_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__5_n_0\,
      Q => \q0_reg_n_0_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__5_n_0\,
      Q => \q0_reg_n_0_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__5_n_0\,
      Q => \q0_reg_n_0_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__5_n_0\,
      Q => \q0_reg_n_0_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__8_n_0\,
      Q => \q0_reg_n_0_[7]\,
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ram_reg_0_63_0_2_2(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_31_reg_2465_reg[0]\
    );
ram_reg_0_63_0_2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => ram_reg_0_63_0_2_0,
      I1 => ram_reg_0_63_0_2_1,
      I2 => tmp_29_reg_2451,
      I3 => or_cond_i_i_reg_2516,
      I4 => src_kernel_win_0_va_15_fu_2420,
      I5 => ram_reg_0_63_0_2_2(6),
      O => \^tmp_31_reg_2465_reg[0]\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ram_reg_0_63_0_2_2(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_31_reg_2465_reg[0]\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ram_reg_0_63_0_2_2(0),
      A1 => ram_reg_0_63_0_2_2(1),
      A2 => ram_reg_0_63_0_2_2(2),
      A3 => ram_reg_0_63_0_2_2(3),
      A4 => ram_reg_0_63_0_2_2(4),
      A5 => ram_reg_0_63_0_2_2(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_31_reg_2465_reg[0]\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ram_reg_0_63_0_2_2(0),
      A1 => ram_reg_0_63_0_2_2(1),
      A2 => ram_reg_0_63_0_2_2(2),
      A3 => ram_reg_0_63_0_2_2(3),
      A4 => ram_reg_0_63_0_2_2(4),
      A5 => ram_reg_0_63_0_2_2(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_31_reg_2465_reg[0]\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ram_reg_0_63_0_2_2(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ram_reg_0_63_0_2_2(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ram_reg_0_63_0_2_2(0),
      A1 => ram_reg_0_63_0_2_2(1),
      A2 => ram_reg_0_63_0_2_2(2),
      A3 => ram_reg_0_63_0_2_2(3),
      A4 => ram_reg_0_63_0_2_2(4),
      A5 => ram_reg_0_63_0_2_2(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ram_reg_0_63_0_2_2(0),
      A1 => ram_reg_0_63_0_2_2(1),
      A2 => ram_reg_0_63_0_2_2(2),
      A3 => ram_reg_0_63_0_2_2(3),
      A4 => ram_reg_0_63_0_2_2(4),
      A5 => ram_reg_0_63_0_2_2(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_3\
    );
\right_border_buf_0_18_fu_322[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \q0_reg_n_0_[0]\,
      I1 => brmerge_reg_2533,
      I2 => Q(0),
      I3 => \right_border_buf_0_18_fu_322_reg[7]\(0),
      I4 => \right_border_buf_0_18_fu_322_reg[7]_0\(0),
      I5 => \right_border_buf_0_18_fu_322_reg[7]\(1),
      O => \^q0_reg[0]_0\
    );
\right_border_buf_0_18_fu_322[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \q0_reg_n_0_[1]\,
      I1 => brmerge_reg_2533,
      I2 => Q(1),
      I3 => \right_border_buf_0_18_fu_322_reg[7]\(0),
      I4 => \right_border_buf_0_18_fu_322_reg[7]_0\(1),
      I5 => \right_border_buf_0_18_fu_322_reg[7]\(1),
      O => \^q0_reg[1]_0\
    );
\right_border_buf_0_18_fu_322[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \q0_reg_n_0_[2]\,
      I1 => brmerge_reg_2533,
      I2 => Q(2),
      I3 => \right_border_buf_0_18_fu_322_reg[7]\(0),
      I4 => \right_border_buf_0_18_fu_322_reg[7]_0\(2),
      I5 => \right_border_buf_0_18_fu_322_reg[7]\(1),
      O => \^q0_reg[2]_0\
    );
\right_border_buf_0_18_fu_322[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \q0_reg_n_0_[3]\,
      I1 => brmerge_reg_2533,
      I2 => Q(3),
      I3 => \right_border_buf_0_18_fu_322_reg[7]\(0),
      I4 => \right_border_buf_0_18_fu_322_reg[7]_0\(3),
      I5 => \right_border_buf_0_18_fu_322_reg[7]\(1),
      O => \^q0_reg[3]_0\
    );
\right_border_buf_0_18_fu_322[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \q0_reg_n_0_[4]\,
      I1 => brmerge_reg_2533,
      I2 => Q(4),
      I3 => \right_border_buf_0_18_fu_322_reg[7]\(0),
      I4 => \right_border_buf_0_18_fu_322_reg[7]_0\(4),
      I5 => \right_border_buf_0_18_fu_322_reg[7]\(1),
      O => \^q0_reg[4]_0\
    );
\right_border_buf_0_18_fu_322[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \q0_reg_n_0_[5]\,
      I1 => brmerge_reg_2533,
      I2 => Q(5),
      I3 => \right_border_buf_0_18_fu_322_reg[7]\(0),
      I4 => \right_border_buf_0_18_fu_322_reg[7]_0\(5),
      I5 => \right_border_buf_0_18_fu_322_reg[7]\(1),
      O => \^q0_reg[5]_0\
    );
\right_border_buf_0_18_fu_322[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \q0_reg_n_0_[6]\,
      I1 => brmerge_reg_2533,
      I2 => Q(6),
      I3 => \right_border_buf_0_18_fu_322_reg[7]\(0),
      I4 => \right_border_buf_0_18_fu_322_reg[7]_0\(6),
      I5 => \right_border_buf_0_18_fu_322_reg[7]\(1),
      O => \^q0_reg[6]_0\
    );
\right_border_buf_0_18_fu_322[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \q0_reg_n_0_[7]\,
      I1 => brmerge_reg_2533,
      I2 => Q(7),
      I3 => \right_border_buf_0_18_fu_322_reg[7]\(0),
      I4 => \right_border_buf_0_18_fu_322_reg[7]_0\(7),
      I5 => \right_border_buf_0_18_fu_322_reg[7]\(1),
      O => \^q0_reg[7]_0\
    );
\src_kernel_win_0_va_15_fu_242[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => row_assign_12_0_2_t_reg_2500(1),
      I2 => tmp_32_reg_2473,
      I3 => col_buf_0_val_1_0_fu_894_p3(0),
      I4 => row_assign_12_0_2_t_reg_2500(0),
      I5 => col_buf_0_val_0_0_fu_876_p3(0),
      O => \row_assign_12_0_2_t_reg_2500_reg[1]\(0)
    );
\src_kernel_win_0_va_15_fu_242[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => row_assign_12_0_2_t_reg_2500(1),
      I2 => tmp_32_reg_2473,
      I3 => col_buf_0_val_1_0_fu_894_p3(1),
      I4 => row_assign_12_0_2_t_reg_2500(0),
      I5 => col_buf_0_val_0_0_fu_876_p3(1),
      O => \row_assign_12_0_2_t_reg_2500_reg[1]\(1)
    );
\src_kernel_win_0_va_15_fu_242[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => row_assign_12_0_2_t_reg_2500(1),
      I2 => tmp_32_reg_2473,
      I3 => col_buf_0_val_1_0_fu_894_p3(2),
      I4 => row_assign_12_0_2_t_reg_2500(0),
      I5 => col_buf_0_val_0_0_fu_876_p3(2),
      O => \row_assign_12_0_2_t_reg_2500_reg[1]\(2)
    );
\src_kernel_win_0_va_15_fu_242[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => row_assign_12_0_2_t_reg_2500(1),
      I2 => tmp_32_reg_2473,
      I3 => col_buf_0_val_1_0_fu_894_p3(3),
      I4 => row_assign_12_0_2_t_reg_2500(0),
      I5 => col_buf_0_val_0_0_fu_876_p3(3),
      O => \row_assign_12_0_2_t_reg_2500_reg[1]\(3)
    );
\src_kernel_win_0_va_15_fu_242[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => row_assign_12_0_2_t_reg_2500(1),
      I2 => tmp_32_reg_2473,
      I3 => col_buf_0_val_1_0_fu_894_p3(4),
      I4 => row_assign_12_0_2_t_reg_2500(0),
      I5 => col_buf_0_val_0_0_fu_876_p3(4),
      O => \row_assign_12_0_2_t_reg_2500_reg[1]\(4)
    );
\src_kernel_win_0_va_15_fu_242[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => row_assign_12_0_2_t_reg_2500(1),
      I2 => tmp_32_reg_2473,
      I3 => col_buf_0_val_1_0_fu_894_p3(5),
      I4 => row_assign_12_0_2_t_reg_2500(0),
      I5 => col_buf_0_val_0_0_fu_876_p3(5),
      O => \row_assign_12_0_2_t_reg_2500_reg[1]\(5)
    );
\src_kernel_win_0_va_15_fu_242[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => row_assign_12_0_2_t_reg_2500(1),
      I2 => tmp_32_reg_2473,
      I3 => col_buf_0_val_1_0_fu_894_p3(6),
      I4 => row_assign_12_0_2_t_reg_2500(0),
      I5 => col_buf_0_val_0_0_fu_876_p3(6),
      O => \row_assign_12_0_2_t_reg_2500_reg[1]\(6)
    );
\src_kernel_win_0_va_15_fu_242[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => row_assign_12_0_2_t_reg_2500(1),
      I2 => tmp_32_reg_2473,
      I3 => col_buf_0_val_1_0_fu_894_p3(7),
      I4 => row_assign_12_0_2_t_reg_2500(0),
      I5 => col_buf_0_val_0_0_fu_876_p3(7),
      O => \row_assign_12_0_2_t_reg_2500_reg[1]\(7)
    );
\src_kernel_win_0_va_17_reg_2604[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => col_buf_0_val_1_0_fu_894_p3(0),
      I3 => row_assign_12_0_2_t_reg_2500(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_0_val_0_0_fu_876_p3(0),
      O => \tmp_77_reg_2486_reg[1]\(0)
    );
\src_kernel_win_0_va_17_reg_2604[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => col_buf_0_val_1_0_fu_894_p3(1),
      I3 => row_assign_12_0_2_t_reg_2500(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_0_val_0_0_fu_876_p3(1),
      O => \tmp_77_reg_2486_reg[1]\(1)
    );
\src_kernel_win_0_va_17_reg_2604[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => col_buf_0_val_1_0_fu_894_p3(2),
      I3 => row_assign_12_0_2_t_reg_2500(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_0_val_0_0_fu_876_p3(2),
      O => \tmp_77_reg_2486_reg[1]\(2)
    );
\src_kernel_win_0_va_17_reg_2604[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => col_buf_0_val_1_0_fu_894_p3(3),
      I3 => row_assign_12_0_2_t_reg_2500(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_0_val_0_0_fu_876_p3(3),
      O => \tmp_77_reg_2486_reg[1]\(3)
    );
\src_kernel_win_0_va_17_reg_2604[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => col_buf_0_val_1_0_fu_894_p3(4),
      I3 => row_assign_12_0_2_t_reg_2500(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_0_val_0_0_fu_876_p3(4),
      O => \tmp_77_reg_2486_reg[1]\(4)
    );
\src_kernel_win_0_va_17_reg_2604[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => col_buf_0_val_1_0_fu_894_p3(5),
      I3 => row_assign_12_0_2_t_reg_2500(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_0_val_0_0_fu_876_p3(5),
      O => \tmp_77_reg_2486_reg[1]\(5)
    );
\src_kernel_win_0_va_17_reg_2604[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => col_buf_0_val_1_0_fu_894_p3(6),
      I3 => row_assign_12_0_2_t_reg_2500(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_0_val_0_0_fu_876_p3(6),
      O => \tmp_77_reg_2486_reg[1]\(6)
    );
\src_kernel_win_0_va_17_reg_2604[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => col_buf_0_val_1_0_fu_894_p3(7),
      I3 => row_assign_12_0_2_t_reg_2500(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_0_val_0_0_fu_876_p3(7),
      O => \tmp_77_reg_2486_reg[1]\(7)
    );
\src_kernel_win_0_va_18_reg_2610[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => row_assign_12_0_1_t_reg_2493(0),
      I3 => col_buf_0_val_0_0_fu_876_p3(0),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_0_val_1_0_fu_894_p3(0),
      O => D(0)
    );
\src_kernel_win_0_va_18_reg_2610[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => row_assign_12_0_1_t_reg_2493(0),
      I3 => col_buf_0_val_0_0_fu_876_p3(1),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_0_val_1_0_fu_894_p3(1),
      O => D(1)
    );
\src_kernel_win_0_va_18_reg_2610[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => row_assign_12_0_1_t_reg_2493(0),
      I3 => col_buf_0_val_0_0_fu_876_p3(2),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_0_val_1_0_fu_894_p3(2),
      O => D(2)
    );
\src_kernel_win_0_va_18_reg_2610[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => row_assign_12_0_1_t_reg_2493(0),
      I3 => col_buf_0_val_0_0_fu_876_p3(3),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_0_val_1_0_fu_894_p3(3),
      O => D(3)
    );
\src_kernel_win_0_va_18_reg_2610[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => row_assign_12_0_1_t_reg_2493(0),
      I3 => col_buf_0_val_0_0_fu_876_p3(4),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_0_val_1_0_fu_894_p3(4),
      O => D(4)
    );
\src_kernel_win_0_va_18_reg_2610[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => row_assign_12_0_1_t_reg_2493(0),
      I3 => col_buf_0_val_0_0_fu_876_p3(5),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_0_val_1_0_fu_894_p3(5),
      O => D(5)
    );
\src_kernel_win_0_va_18_reg_2610[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => row_assign_12_0_1_t_reg_2493(0),
      I3 => col_buf_0_val_0_0_fu_876_p3(6),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_0_val_1_0_fu_894_p3(6),
      O => D(6)
    );
\src_kernel_win_0_va_18_reg_2610[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => tmp_77_reg_2486(0),
      I2 => row_assign_12_0_1_t_reg_2493(0),
      I3 => col_buf_0_val_0_0_fu_876_p3(7),
      I4 => tmp_32_reg_2473,
      I5 => col_buf_0_val_1_0_fu_894_p3(7),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_78 is
  port (
    src_kernel_win_0_va_15_fu_2420 : out STD_LOGIC;
    \icmp_reg_2460_reg[0]\ : out STD_LOGIC;
    col_buf_0_val_1_0_fu_894_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_243_0_1_reg_2469_reg[0]\ : out STD_LOGIC;
    exitcond461_i_reg_25070 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \src_kernel_win_2_va_16_fu_294_reg[0]\ : in STD_LOGIC;
    \right_border_buf_2_s_fu_306_reg[0]\ : in STD_LOGIC;
    tmp_29_reg_2451 : in STD_LOGIC;
    brmerge_reg_2533 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_16_fu_310_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_16_fu_310_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_64_127_7_7_0 : in STD_LOGIC;
    or_cond_i_i_reg_2516 : in STD_LOGIC;
    ram_reg_64_127_7_7_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    d1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_78 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_78;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_78 is
  signal \q0[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1__9_n_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal \^src_kernel_win_0_va_15_fu_2420\ : STD_LOGIC;
  signal \^tmp_243_0_1_reg_2469_reg[0]\ : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
  src_kernel_win_0_va_15_fu_2420 <= \^src_kernel_win_0_va_15_fu_2420\;
  \tmp_243_0_1_reg_2469_reg[0]\ <= \^tmp_243_0_1_reg_2469_reg[0]\;
\q0[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => \q0[0]_i_1__6_n_0\
    );
\q0[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => \q0[1]_i_1__6_n_0\
    );
\q0[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => \q0[2]_i_1__6_n_0\
    );
\q0[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => \q0[3]_i_1__6_n_0\
    );
\q0[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => \q0[4]_i_1__6_n_0\
    );
\q0[5]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => \q0[5]_i_1__6_n_0\
    );
\q0[6]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => \q0[6]_i_1__6_n_0\
    );
\q0[7]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => \q0[7]_i_1__9_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__6_n_0\,
      Q => \^q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__6_n_0\,
      Q => \^q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__6_n_0\,
      Q => \^q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__6_n_0\,
      Q => \^q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__6_n_0\,
      Q => \^q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__6_n_0\,
      Q => \^q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__6_n_0\,
      Q => \^q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__9_n_0\,
      Q => \^q0_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ram_reg_64_127_7_7_1(5 downto 0),
      DIA => d1(0),
      DIB => d1(1),
      DIC => d1(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ram_reg_64_127_7_7_1(5 downto 0),
      DIA => d1(3),
      DIB => d1(4),
      DIC => d1(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ram_reg_64_127_7_7_1(0),
      A1 => ram_reg_64_127_7_7_1(1),
      A2 => ram_reg_64_127_7_7_1(2),
      A3 => ram_reg_64_127_7_7_1(3),
      A4 => ram_reg_64_127_7_7_1(4),
      A5 => ram_reg_64_127_7_7_1(5),
      D => d1(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ram_reg_64_127_7_7_1(0),
      A1 => ram_reg_64_127_7_7_1(1),
      A2 => ram_reg_64_127_7_7_1(2),
      A3 => ram_reg_64_127_7_7_1(3),
      A4 => ram_reg_64_127_7_7_1(4),
      A5 => ram_reg_64_127_7_7_1(5),
      D => d1(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ram_reg_64_127_7_7_1(5 downto 0),
      DIA => d1(0),
      DIB => d1(1),
      DIC => d1(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_243_0_1_reg_2469_reg[0]\
    );
\ram_reg_64_127_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200000000000000"
    )
        port map (
      I0 => ram_reg_64_127_7_7_0,
      I1 => \right_border_buf_2_s_fu_306_reg[0]\,
      I2 => tmp_29_reg_2451,
      I3 => or_cond_i_i_reg_2516,
      I4 => \^src_kernel_win_0_va_15_fu_2420\,
      I5 => ram_reg_64_127_7_7_1(6),
      O => \^tmp_243_0_1_reg_2469_reg[0]\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ram_reg_64_127_7_7_1(5 downto 0),
      DIA => d1(3),
      DIB => d1(4),
      DIC => d1(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_243_0_1_reg_2469_reg[0]\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ram_reg_64_127_7_7_1(0),
      A1 => ram_reg_64_127_7_7_1(1),
      A2 => ram_reg_64_127_7_7_1(2),
      A3 => ram_reg_64_127_7_7_1(3),
      A4 => ram_reg_64_127_7_7_1(4),
      A5 => ram_reg_64_127_7_7_1(5),
      D => d1(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_243_0_1_reg_2469_reg[0]\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ram_reg_64_127_7_7_1(0),
      A1 => ram_reg_64_127_7_7_1(1),
      A2 => ram_reg_64_127_7_7_1(2),
      A3 => ram_reg_64_127_7_7_1(3),
      A4 => ram_reg_64_127_7_7_1(4),
      A5 => ram_reg_64_127_7_7_1(5),
      D => d1(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_243_0_1_reg_2469_reg[0]\
    );
\right_border_buf_0_16_fu_310[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => brmerge_reg_2533,
      I2 => Q(0),
      I3 => \right_border_buf_0_16_fu_310_reg[0]\(0),
      I4 => \right_border_buf_0_16_fu_310_reg[7]\(0),
      I5 => \right_border_buf_0_16_fu_310_reg[0]\(1),
      O => col_buf_0_val_1_0_fu_894_p3(0)
    );
\right_border_buf_0_16_fu_310[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => brmerge_reg_2533,
      I2 => Q(1),
      I3 => \right_border_buf_0_16_fu_310_reg[0]\(0),
      I4 => \right_border_buf_0_16_fu_310_reg[7]\(1),
      I5 => \right_border_buf_0_16_fu_310_reg[0]\(1),
      O => col_buf_0_val_1_0_fu_894_p3(1)
    );
\right_border_buf_0_16_fu_310[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => brmerge_reg_2533,
      I2 => Q(2),
      I3 => \right_border_buf_0_16_fu_310_reg[0]\(0),
      I4 => \right_border_buf_0_16_fu_310_reg[7]\(2),
      I5 => \right_border_buf_0_16_fu_310_reg[0]\(1),
      O => col_buf_0_val_1_0_fu_894_p3(2)
    );
\right_border_buf_0_16_fu_310[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => brmerge_reg_2533,
      I2 => Q(3),
      I3 => \right_border_buf_0_16_fu_310_reg[0]\(0),
      I4 => \right_border_buf_0_16_fu_310_reg[7]\(3),
      I5 => \right_border_buf_0_16_fu_310_reg[0]\(1),
      O => col_buf_0_val_1_0_fu_894_p3(3)
    );
\right_border_buf_0_16_fu_310[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => brmerge_reg_2533,
      I2 => Q(4),
      I3 => \right_border_buf_0_16_fu_310_reg[0]\(0),
      I4 => \right_border_buf_0_16_fu_310_reg[7]\(4),
      I5 => \right_border_buf_0_16_fu_310_reg[0]\(1),
      O => col_buf_0_val_1_0_fu_894_p3(4)
    );
\right_border_buf_0_16_fu_310[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => brmerge_reg_2533,
      I2 => Q(5),
      I3 => \right_border_buf_0_16_fu_310_reg[0]\(0),
      I4 => \right_border_buf_0_16_fu_310_reg[7]\(5),
      I5 => \right_border_buf_0_16_fu_310_reg[0]\(1),
      O => col_buf_0_val_1_0_fu_894_p3(5)
    );
\right_border_buf_0_16_fu_310[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => brmerge_reg_2533,
      I2 => Q(6),
      I3 => \right_border_buf_0_16_fu_310_reg[0]\(0),
      I4 => \right_border_buf_0_16_fu_310_reg[7]\(6),
      I5 => \right_border_buf_0_16_fu_310_reg[0]\(1),
      O => col_buf_0_val_1_0_fu_894_p3(6)
    );
\right_border_buf_0_16_fu_310[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => brmerge_reg_2533,
      I2 => Q(7),
      I3 => \right_border_buf_0_16_fu_310_reg[0]\(0),
      I4 => \right_border_buf_0_16_fu_310_reg[7]\(7),
      I5 => \right_border_buf_0_16_fu_310_reg[0]\(1),
      O => col_buf_0_val_1_0_fu_894_p3(7)
    );
\right_border_buf_0_16_fu_310[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \right_border_buf_2_s_fu_306_reg[0]\,
      I1 => tmp_29_reg_2451,
      O => \icmp_reg_2460_reg[0]\
    );
\src_kernel_win_0_va_15_fu_242[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => exitcond461_i_reg_25070,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \src_kernel_win_2_va_16_fu_294_reg[0]\,
      O => \^src_kernel_win_0_va_15_fu_2420\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_79 is
  port (
    col_buf_0_val_0_0_fu_876_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \tmp_31_reg_2465_reg[0]\ : out STD_LOGIC;
    brmerge_reg_2533 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_s_fu_298_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_s_fu_298_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp40_reg_2621_reg[18]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_64_127_7_7_0 : in STD_LOGIC;
    ram_reg_64_127_7_7_1 : in STD_LOGIC;
    tmp_29_reg_2451 : in STD_LOGIC;
    or_cond_i_i_reg_2516 : in STD_LOGIC;
    src_kernel_win_0_va_15_fu_2420 : in STD_LOGIC;
    ram_reg_64_127_7_7_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    row_assign_12_0_2_t_reg_2500 : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_buf_0_val_1_0_fu_894_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp40_reg_2621_reg[18]_0\ : in STD_LOGIC;
    col_buf_0_val_2_0_fu_912_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_src_data_stream_0_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_79 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_79;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_79 is
  signal \^col_buf_0_val_0_0_fu_876_p3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal \tmp40_reg_2621[12]_i_2_n_0\ : STD_LOGIC;
  signal \tmp40_reg_2621[12]_i_3_n_0\ : STD_LOGIC;
  signal \tmp40_reg_2621[12]_i_4_n_0\ : STD_LOGIC;
  signal \tmp40_reg_2621[16]_i_2_n_0\ : STD_LOGIC;
  signal \tmp40_reg_2621[16]_i_3_n_0\ : STD_LOGIC;
  signal \tmp40_reg_2621[16]_i_4_n_0\ : STD_LOGIC;
  signal \tmp40_reg_2621[16]_i_5_n_0\ : STD_LOGIC;
  signal \tmp40_reg_2621[18]_i_2_n_0\ : STD_LOGIC;
  signal \tmp40_reg_2621_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp40_reg_2621_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp40_reg_2621_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp40_reg_2621_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp40_reg_2621_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp40_reg_2621_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp40_reg_2621_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp40_reg_2621_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \^tmp_31_reg_2465_reg[0]\ : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal \NLW_tmp40_reg_2621_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp40_reg_2621_reg[18]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp40_reg_2621_reg[18]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  col_buf_0_val_0_0_fu_876_p3(7 downto 0) <= \^col_buf_0_val_0_0_fu_876_p3\(7 downto 0);
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
  \tmp_31_reg_2465_reg[0]\ <= \^tmp_31_reg_2465_reg[0]\;
\q0[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => q00(0)
    );
\q0[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => q00(1)
    );
\q0[2]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => q00(2)
    );
\q0[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => q00(3)
    );
\q0[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => q00(4)
    );
\q0[5]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => q00(5)
    );
\q0[6]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => q00(6)
    );
\q0[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_1\,
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => q00(7)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => \^q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => \^q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => \^q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => \^q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => \^q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => \^q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => \^q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => \^q0_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ram_reg_64_127_7_7_2(5 downto 0),
      DIA => p_src_data_stream_0_V_dout(0),
      DIB => p_src_data_stream_0_V_dout(1),
      DIC => p_src_data_stream_0_V_dout(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ram_reg_64_127_7_7_2(5 downto 0),
      DIA => p_src_data_stream_0_V_dout(3),
      DIB => p_src_data_stream_0_V_dout(4),
      DIC => p_src_data_stream_0_V_dout(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ram_reg_64_127_7_7_2(0),
      A1 => ram_reg_64_127_7_7_2(1),
      A2 => ram_reg_64_127_7_7_2(2),
      A3 => ram_reg_64_127_7_7_2(3),
      A4 => ram_reg_64_127_7_7_2(4),
      A5 => ram_reg_64_127_7_7_2(5),
      D => p_src_data_stream_0_V_dout(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ram_reg_64_127_7_7_2(0),
      A1 => ram_reg_64_127_7_7_2(1),
      A2 => ram_reg_64_127_7_7_2(2),
      A3 => ram_reg_64_127_7_7_2(3),
      A4 => ram_reg_64_127_7_7_2(4),
      A5 => ram_reg_64_127_7_7_2(5),
      D => p_src_data_stream_0_V_dout(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ram_reg_64_127_7_7_2(5 downto 0),
      DIA => p_src_data_stream_0_V_dout(0),
      DIB => p_src_data_stream_0_V_dout(1),
      DIC => p_src_data_stream_0_V_dout(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_31_reg_2465_reg[0]\
    );
ram_reg_64_127_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200000000000000"
    )
        port map (
      I0 => ram_reg_64_127_7_7_0,
      I1 => ram_reg_64_127_7_7_1,
      I2 => tmp_29_reg_2451,
      I3 => or_cond_i_i_reg_2516,
      I4 => src_kernel_win_0_va_15_fu_2420,
      I5 => ram_reg_64_127_7_7_2(6),
      O => \^tmp_31_reg_2465_reg[0]\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ram_reg_64_127_7_7_2(5 downto 0),
      DIA => p_src_data_stream_0_V_dout(3),
      DIB => p_src_data_stream_0_V_dout(4),
      DIC => p_src_data_stream_0_V_dout(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_31_reg_2465_reg[0]\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ram_reg_64_127_7_7_2(0),
      A1 => ram_reg_64_127_7_7_2(1),
      A2 => ram_reg_64_127_7_7_2(2),
      A3 => ram_reg_64_127_7_7_2(3),
      A4 => ram_reg_64_127_7_7_2(4),
      A5 => ram_reg_64_127_7_7_2(5),
      D => p_src_data_stream_0_V_dout(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_31_reg_2465_reg[0]\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ram_reg_64_127_7_7_2(0),
      A1 => ram_reg_64_127_7_7_2(1),
      A2 => ram_reg_64_127_7_7_2(2),
      A3 => ram_reg_64_127_7_7_2(3),
      A4 => ram_reg_64_127_7_7_2(4),
      A5 => ram_reg_64_127_7_7_2(5),
      D => p_src_data_stream_0_V_dout(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_31_reg_2465_reg[0]\
    );
\right_border_buf_0_s_fu_298[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => brmerge_reg_2533,
      I2 => Q(0),
      I3 => \right_border_buf_0_s_fu_298_reg[0]\(0),
      I4 => \right_border_buf_0_s_fu_298_reg[7]\(0),
      I5 => \right_border_buf_0_s_fu_298_reg[0]\(1),
      O => \^col_buf_0_val_0_0_fu_876_p3\(0)
    );
\right_border_buf_0_s_fu_298[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => brmerge_reg_2533,
      I2 => Q(1),
      I3 => \right_border_buf_0_s_fu_298_reg[0]\(0),
      I4 => \right_border_buf_0_s_fu_298_reg[7]\(1),
      I5 => \right_border_buf_0_s_fu_298_reg[0]\(1),
      O => \^col_buf_0_val_0_0_fu_876_p3\(1)
    );
\right_border_buf_0_s_fu_298[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => brmerge_reg_2533,
      I2 => Q(2),
      I3 => \right_border_buf_0_s_fu_298_reg[0]\(0),
      I4 => \right_border_buf_0_s_fu_298_reg[7]\(2),
      I5 => \right_border_buf_0_s_fu_298_reg[0]\(1),
      O => \^col_buf_0_val_0_0_fu_876_p3\(2)
    );
\right_border_buf_0_s_fu_298[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => brmerge_reg_2533,
      I2 => Q(3),
      I3 => \right_border_buf_0_s_fu_298_reg[0]\(0),
      I4 => \right_border_buf_0_s_fu_298_reg[7]\(3),
      I5 => \right_border_buf_0_s_fu_298_reg[0]\(1),
      O => \^col_buf_0_val_0_0_fu_876_p3\(3)
    );
\right_border_buf_0_s_fu_298[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => brmerge_reg_2533,
      I2 => Q(4),
      I3 => \right_border_buf_0_s_fu_298_reg[0]\(0),
      I4 => \right_border_buf_0_s_fu_298_reg[7]\(4),
      I5 => \right_border_buf_0_s_fu_298_reg[0]\(1),
      O => \^col_buf_0_val_0_0_fu_876_p3\(4)
    );
\right_border_buf_0_s_fu_298[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => brmerge_reg_2533,
      I2 => Q(5),
      I3 => \right_border_buf_0_s_fu_298_reg[0]\(0),
      I4 => \right_border_buf_0_s_fu_298_reg[7]\(5),
      I5 => \right_border_buf_0_s_fu_298_reg[0]\(1),
      O => \^col_buf_0_val_0_0_fu_876_p3\(5)
    );
\right_border_buf_0_s_fu_298[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => brmerge_reg_2533,
      I2 => Q(6),
      I3 => \right_border_buf_0_s_fu_298_reg[0]\(0),
      I4 => \right_border_buf_0_s_fu_298_reg[7]\(6),
      I5 => \right_border_buf_0_s_fu_298_reg[0]\(1),
      O => \^col_buf_0_val_0_0_fu_876_p3\(6)
    );
\right_border_buf_0_s_fu_298[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => brmerge_reg_2533,
      I2 => Q(7),
      I3 => \right_border_buf_0_s_fu_298_reg[0]\(0),
      I4 => \right_border_buf_0_s_fu_298_reg[7]\(7),
      I5 => \right_border_buf_0_s_fu_298_reg[0]\(1),
      O => \^col_buf_0_val_0_0_fu_876_p3\(7)
    );
\tmp40_reg_2621[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \tmp40_reg_2621_reg[18]\(2),
      I1 => \^col_buf_0_val_0_0_fu_876_p3\(2),
      I2 => row_assign_12_0_2_t_reg_2500(0),
      I3 => col_buf_0_val_1_0_fu_894_p3(2),
      I4 => \tmp40_reg_2621_reg[18]_0\,
      I5 => col_buf_0_val_2_0_fu_912_p3(2),
      O => \tmp40_reg_2621[12]_i_2_n_0\
    );
\tmp40_reg_2621[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \tmp40_reg_2621_reg[18]\(1),
      I1 => \^col_buf_0_val_0_0_fu_876_p3\(1),
      I2 => row_assign_12_0_2_t_reg_2500(0),
      I3 => col_buf_0_val_1_0_fu_894_p3(1),
      I4 => \tmp40_reg_2621_reg[18]_0\,
      I5 => col_buf_0_val_2_0_fu_912_p3(1),
      O => \tmp40_reg_2621[12]_i_3_n_0\
    );
\tmp40_reg_2621[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \tmp40_reg_2621_reg[18]\(0),
      I1 => \^col_buf_0_val_0_0_fu_876_p3\(0),
      I2 => row_assign_12_0_2_t_reg_2500(0),
      I3 => col_buf_0_val_1_0_fu_894_p3(0),
      I4 => \tmp40_reg_2621_reg[18]_0\,
      I5 => col_buf_0_val_2_0_fu_912_p3(0),
      O => \tmp40_reg_2621[12]_i_4_n_0\
    );
\tmp40_reg_2621[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \tmp40_reg_2621_reg[18]\(6),
      I1 => \^col_buf_0_val_0_0_fu_876_p3\(6),
      I2 => row_assign_12_0_2_t_reg_2500(0),
      I3 => col_buf_0_val_1_0_fu_894_p3(6),
      I4 => \tmp40_reg_2621_reg[18]_0\,
      I5 => col_buf_0_val_2_0_fu_912_p3(6),
      O => \tmp40_reg_2621[16]_i_2_n_0\
    );
\tmp40_reg_2621[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \tmp40_reg_2621_reg[18]\(5),
      I1 => \^col_buf_0_val_0_0_fu_876_p3\(5),
      I2 => row_assign_12_0_2_t_reg_2500(0),
      I3 => col_buf_0_val_1_0_fu_894_p3(5),
      I4 => \tmp40_reg_2621_reg[18]_0\,
      I5 => col_buf_0_val_2_0_fu_912_p3(5),
      O => \tmp40_reg_2621[16]_i_3_n_0\
    );
\tmp40_reg_2621[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \tmp40_reg_2621_reg[18]\(4),
      I1 => \^col_buf_0_val_0_0_fu_876_p3\(4),
      I2 => row_assign_12_0_2_t_reg_2500(0),
      I3 => col_buf_0_val_1_0_fu_894_p3(4),
      I4 => \tmp40_reg_2621_reg[18]_0\,
      I5 => col_buf_0_val_2_0_fu_912_p3(4),
      O => \tmp40_reg_2621[16]_i_4_n_0\
    );
\tmp40_reg_2621[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \tmp40_reg_2621_reg[18]\(3),
      I1 => \^col_buf_0_val_0_0_fu_876_p3\(3),
      I2 => row_assign_12_0_2_t_reg_2500(0),
      I3 => col_buf_0_val_1_0_fu_894_p3(3),
      I4 => \tmp40_reg_2621_reg[18]_0\,
      I5 => col_buf_0_val_2_0_fu_912_p3(3),
      O => \tmp40_reg_2621[16]_i_5_n_0\
    );
\tmp40_reg_2621[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => \tmp40_reg_2621_reg[18]\(7),
      I1 => \^col_buf_0_val_0_0_fu_876_p3\(7),
      I2 => row_assign_12_0_2_t_reg_2500(0),
      I3 => col_buf_0_val_1_0_fu_894_p3(7),
      I4 => \tmp40_reg_2621_reg[18]_0\,
      I5 => col_buf_0_val_2_0_fu_912_p3(7),
      O => \tmp40_reg_2621[18]_i_2_n_0\
    );
\tmp40_reg_2621_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp40_reg_2621_reg[12]_i_1_n_0\,
      CO(2) => \tmp40_reg_2621_reg[12]_i_1_n_1\,
      CO(1) => \tmp40_reg_2621_reg[12]_i_1_n_2\,
      CO(0) => \tmp40_reg_2621_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \tmp40_reg_2621_reg[18]\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_tmp40_reg_2621_reg[12]_i_1_O_UNCONNECTED\(0),
      S(3) => \tmp40_reg_2621[12]_i_2_n_0\,
      S(2) => \tmp40_reg_2621[12]_i_3_n_0\,
      S(1) => \tmp40_reg_2621[12]_i_4_n_0\,
      S(0) => '0'
    );
\tmp40_reg_2621_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp40_reg_2621_reg[12]_i_1_n_0\,
      CO(3) => \tmp40_reg_2621_reg[16]_i_1_n_0\,
      CO(2) => \tmp40_reg_2621_reg[16]_i_1_n_1\,
      CO(1) => \tmp40_reg_2621_reg[16]_i_1_n_2\,
      CO(0) => \tmp40_reg_2621_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp40_reg_2621_reg[18]\(6 downto 3),
      O(3 downto 0) => D(6 downto 3),
      S(3) => \tmp40_reg_2621[16]_i_2_n_0\,
      S(2) => \tmp40_reg_2621[16]_i_3_n_0\,
      S(1) => \tmp40_reg_2621[16]_i_4_n_0\,
      S(0) => \tmp40_reg_2621[16]_i_5_n_0\
    );
\tmp40_reg_2621_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp40_reg_2621_reg[16]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp40_reg_2621_reg[18]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => D(8),
      CO(0) => \NLW_tmp40_reg_2621_reg[18]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp40_reg_2621_reg[18]\(7),
      O(3 downto 1) => \NLW_tmp40_reg_2621_reg[18]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(7),
      S(3 downto 1) => B"001",
      S(0) => \tmp40_reg_2621[18]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_89 is
  port (
    k_buf_0_val_3_ce0 : out STD_LOGIC;
    addr0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_37_reg_2225_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_9_reg_2207_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone2_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    row_assign_8_0_2_t_reg_2232 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_8_reg_2215 : in STD_LOGIC;
    \src_kernel_win_2_va_6_reg_2354_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_37_reg_2225 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_kernel_win_2_va_6_reg_2354_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2257 : in STD_LOGIC;
    \right_border_buf_2_1_fu_292_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \right_border_buf_2_1_fu_292_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_64_127_7_7_0 : in STD_LOGIC;
    ram_reg_64_127_7_7_1 : in STD_LOGIC;
    or_cond_i_i_reg_2248 : in STD_LOGIC;
    ram_reg_64_127_7_7_2 : in STD_LOGIC;
    ram_reg_64_127_7_7_3 : in STD_LOGIC;
    ram_reg_64_127_7_7_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_2\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_89 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_89;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_89 is
  signal \^addr0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^k_buf_0_val_3_ce0\ : STD_LOGIC;
  signal \q0[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1__8_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1__8_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1__10_n_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q0_reg_n_0_[0]\ : STD_LOGIC;
  signal \q0_reg_n_0_[1]\ : STD_LOGIC;
  signal \q0_reg_n_0_[2]\ : STD_LOGIC;
  signal \q0_reg_n_0_[3]\ : STD_LOGIC;
  signal \q0_reg_n_0_[4]\ : STD_LOGIC;
  signal \q0_reg_n_0_[5]\ : STD_LOGIC;
  signal \q0_reg_n_0_[6]\ : STD_LOGIC;
  signal \q0_reg_n_0_[7]\ : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal \^tmp_9_reg_2207_reg[0]\ : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  addr0(0) <= \^addr0\(0);
  k_buf_0_val_3_ce0 <= \^k_buf_0_val_3_ce0\;
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
  \tmp_9_reg_2207_reg[0]\ <= \^tmp_9_reg_2207_reg[0]\;
\q0[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(2),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(1),
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => \q0[0]_i_1__8_n_0\
    );
\q0[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(2),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(1),
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => \q0[1]_i_1__8_n_0\
    );
\q0[2]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(2),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(1),
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => \q0[2]_i_1__8_n_0\
    );
\q0[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(2),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(1),
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => \q0[3]_i_1__8_n_0\
    );
\q0[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(2),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(1),
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => \q0[4]_i_1__8_n_0\
    );
\q0[5]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(2),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(1),
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => \q0[5]_i_1__8_n_0\
    );
\q0[6]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(2),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(1),
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => \q0[6]_i_1__8_n_0\
    );
\q0[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_block_pp0_stage0_subdone2_in,
      I2 => Q(0),
      O => \^k_buf_0_val_3_ce0\
    );
\q0[7]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(2),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(1),
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => \q0[7]_i_1__10_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^k_buf_0_val_3_ce0\,
      D => \q0[0]_i_1__8_n_0\,
      Q => \q0_reg_n_0_[0]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^k_buf_0_val_3_ce0\,
      D => \q0[1]_i_1__8_n_0\,
      Q => \q0_reg_n_0_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^k_buf_0_val_3_ce0\,
      D => \q0[2]_i_1__8_n_0\,
      Q => \q0_reg_n_0_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^k_buf_0_val_3_ce0\,
      D => \q0[3]_i_1__8_n_0\,
      Q => \q0_reg_n_0_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^k_buf_0_val_3_ce0\,
      D => \q0[4]_i_1__8_n_0\,
      Q => \q0_reg_n_0_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^k_buf_0_val_3_ce0\,
      D => \q0[5]_i_1__8_n_0\,
      Q => \q0_reg_n_0_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^k_buf_0_val_3_ce0\,
      D => \q0[6]_i_1__8_n_0\,
      Q => \q0_reg_n_0_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^k_buf_0_val_3_ce0\,
      D => \q0[7]_i_1__10_n_0\,
      Q => \q0_reg_n_0_[7]\,
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => ADDRA(4 downto 0),
      ADDRA(0) => \^addr0\(0),
      ADDRB(5 downto 1) => ADDRA(4 downto 0),
      ADDRB(0) => \^addr0\(0),
      ADDRC(5 downto 1) => ADDRA(4 downto 0),
      ADDRC(0) => \^addr0\(0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => ADDRA(4 downto 0),
      ADDRA(0) => \^addr0\(0),
      ADDRB(5 downto 1) => ADDRA(4 downto 0),
      ADDRB(0) => \^addr0\(0),
      ADDRC(5 downto 1) => ADDRA(4 downto 0),
      ADDRC(0) => \^addr0\(0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => \^addr0\(0),
      DPRA1 => ADDRA(0),
      DPRA2 => ADDRA(1),
      DPRA3 => ADDRA(2),
      DPRA4 => ADDRA(3),
      DPRA5 => ADDRA(4),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => \^addr0\(0),
      DPRA1 => ADDRA(0),
      DPRA2 => ADDRA(1),
      DPRA3 => ADDRA(2),
      DPRA4 => ADDRA(3),
      DPRA5 => ADDRA(4),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => ADDRA(4 downto 0),
      ADDRA(0) => \^addr0\(0),
      ADDRB(5 downto 1) => ADDRA(4 downto 0),
      ADDRB(0) => \^addr0\(0),
      ADDRC(5 downto 1) => ADDRA(4 downto 0),
      ADDRC(0) => \^addr0\(0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_9_reg_2207_reg[0]\
    );
\ram_reg_64_127_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABA000000000000"
    )
        port map (
      I0 => ram_reg_64_127_7_7_0,
      I1 => ram_reg_64_127_7_7_1,
      I2 => or_cond_i_i_reg_2248,
      I3 => ram_reg_64_127_7_7_2,
      I4 => ram_reg_64_127_7_7_3,
      I5 => ram_reg_64_127_7_7_4(0),
      O => \^tmp_9_reg_2207_reg[0]\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => ADDRA(4 downto 0),
      ADDRA(0) => \^addr0\(0),
      ADDRB(5 downto 1) => ADDRA(4 downto 0),
      ADDRB(0) => \^addr0\(0),
      ADDRC(5 downto 1) => ADDRA(4 downto 0),
      ADDRC(0) => \^addr0\(0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_9_reg_2207_reg[0]\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => \^addr0\(0),
      DPRA1 => ADDRA(0),
      DPRA2 => ADDRA(1),
      DPRA3 => ADDRA(2),
      DPRA4 => ADDRA(3),
      DPRA5 => ADDRA(4),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_9_reg_2207_reg[0]\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => \^addr0\(0),
      DPRA1 => ADDRA(0),
      DPRA2 => ADDRA(1),
      DPRA3 => ADDRA(2),
      DPRA4 => ADDRA(3),
      DPRA5 => ADDRA(4),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_9_reg_2207_reg[0]\
    );
\right_border_buf_2_1_fu_292[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[0]\,
      I1 => brmerge_reg_2257,
      I2 => \right_border_buf_2_1_fu_292_reg[7]\(0),
      I3 => ADDRD(0),
      I4 => \right_border_buf_2_1_fu_292_reg[7]_0\(0),
      I5 => ADDRD(1),
      O => \^q0_reg[7]_0\(0)
    );
\right_border_buf_2_1_fu_292[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[1]\,
      I1 => brmerge_reg_2257,
      I2 => \right_border_buf_2_1_fu_292_reg[7]\(1),
      I3 => ADDRD(0),
      I4 => \right_border_buf_2_1_fu_292_reg[7]_0\(1),
      I5 => ADDRD(1),
      O => \^q0_reg[7]_0\(1)
    );
\right_border_buf_2_1_fu_292[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[2]\,
      I1 => brmerge_reg_2257,
      I2 => \right_border_buf_2_1_fu_292_reg[7]\(2),
      I3 => ADDRD(0),
      I4 => \right_border_buf_2_1_fu_292_reg[7]_0\(2),
      I5 => ADDRD(1),
      O => \^q0_reg[7]_0\(2)
    );
\right_border_buf_2_1_fu_292[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[3]\,
      I1 => brmerge_reg_2257,
      I2 => \right_border_buf_2_1_fu_292_reg[7]\(3),
      I3 => ADDRD(0),
      I4 => \right_border_buf_2_1_fu_292_reg[7]_0\(3),
      I5 => ADDRD(1),
      O => \^q0_reg[7]_0\(3)
    );
\right_border_buf_2_1_fu_292[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[4]\,
      I1 => brmerge_reg_2257,
      I2 => \right_border_buf_2_1_fu_292_reg[7]\(4),
      I3 => ADDRD(0),
      I4 => \right_border_buf_2_1_fu_292_reg[7]_0\(4),
      I5 => ADDRD(1),
      O => \^q0_reg[7]_0\(4)
    );
\right_border_buf_2_1_fu_292[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[5]\,
      I1 => brmerge_reg_2257,
      I2 => \right_border_buf_2_1_fu_292_reg[7]\(5),
      I3 => ADDRD(0),
      I4 => \right_border_buf_2_1_fu_292_reg[7]_0\(5),
      I5 => ADDRD(1),
      O => \^q0_reg[7]_0\(5)
    );
\right_border_buf_2_1_fu_292[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[6]\,
      I1 => brmerge_reg_2257,
      I2 => \right_border_buf_2_1_fu_292_reg[7]\(6),
      I3 => ADDRD(0),
      I4 => \right_border_buf_2_1_fu_292_reg[7]_0\(6),
      I5 => ADDRD(1),
      O => \^q0_reg[7]_0\(6)
    );
\right_border_buf_2_1_fu_292[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[7]\,
      I1 => brmerge_reg_2257,
      I2 => \right_border_buf_2_1_fu_292_reg[7]\(7),
      I3 => ADDRD(0),
      I4 => \right_border_buf_2_1_fu_292_reg[7]_0\(7),
      I5 => ADDRD(1),
      O => \^q0_reg[7]_0\(7)
    );
\src_kernel_win_2_va_6_reg_2354[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => tmp_37_reg_2225(1),
      I2 => \src_kernel_win_2_va_6_reg_2354_reg[7]\(0),
      I3 => tmp_37_reg_2225(0),
      I4 => tmp_8_reg_2215,
      I5 => \src_kernel_win_2_va_6_reg_2354_reg[7]_0\(0),
      O => \tmp_37_reg_2225_reg[1]\(0)
    );
\src_kernel_win_2_va_6_reg_2354[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => tmp_37_reg_2225(1),
      I2 => \src_kernel_win_2_va_6_reg_2354_reg[7]\(1),
      I3 => tmp_37_reg_2225(0),
      I4 => tmp_8_reg_2215,
      I5 => \src_kernel_win_2_va_6_reg_2354_reg[7]_0\(1),
      O => \tmp_37_reg_2225_reg[1]\(1)
    );
\src_kernel_win_2_va_6_reg_2354[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => tmp_37_reg_2225(1),
      I2 => \src_kernel_win_2_va_6_reg_2354_reg[7]\(2),
      I3 => tmp_37_reg_2225(0),
      I4 => tmp_8_reg_2215,
      I5 => \src_kernel_win_2_va_6_reg_2354_reg[7]_0\(2),
      O => \tmp_37_reg_2225_reg[1]\(2)
    );
\src_kernel_win_2_va_6_reg_2354[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => tmp_37_reg_2225(1),
      I2 => \src_kernel_win_2_va_6_reg_2354_reg[7]\(3),
      I3 => tmp_37_reg_2225(0),
      I4 => tmp_8_reg_2215,
      I5 => \src_kernel_win_2_va_6_reg_2354_reg[7]_0\(3),
      O => \tmp_37_reg_2225_reg[1]\(3)
    );
\src_kernel_win_2_va_6_reg_2354[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => tmp_37_reg_2225(1),
      I2 => \src_kernel_win_2_va_6_reg_2354_reg[7]\(4),
      I3 => tmp_37_reg_2225(0),
      I4 => tmp_8_reg_2215,
      I5 => \src_kernel_win_2_va_6_reg_2354_reg[7]_0\(4),
      O => \tmp_37_reg_2225_reg[1]\(4)
    );
\src_kernel_win_2_va_6_reg_2354[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => tmp_37_reg_2225(1),
      I2 => \src_kernel_win_2_va_6_reg_2354_reg[7]\(5),
      I3 => tmp_37_reg_2225(0),
      I4 => tmp_8_reg_2215,
      I5 => \src_kernel_win_2_va_6_reg_2354_reg[7]_0\(5),
      O => \tmp_37_reg_2225_reg[1]\(5)
    );
\src_kernel_win_2_va_6_reg_2354[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => tmp_37_reg_2225(1),
      I2 => \src_kernel_win_2_va_6_reg_2354_reg[7]\(6),
      I3 => tmp_37_reg_2225(0),
      I4 => tmp_8_reg_2215,
      I5 => \src_kernel_win_2_va_6_reg_2354_reg[7]_0\(6),
      O => \tmp_37_reg_2225_reg[1]\(6)
    );
\src_kernel_win_2_va_6_reg_2354[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => tmp_37_reg_2225(1),
      I2 => \src_kernel_win_2_va_6_reg_2354_reg[7]\(7),
      I3 => tmp_37_reg_2225(0),
      I4 => tmp_8_reg_2215,
      I5 => \src_kernel_win_2_va_6_reg_2354_reg[7]_0\(7),
      O => \tmp_37_reg_2225_reg[1]\(7)
    );
\src_kernel_win_2_va_7_reg_2360[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => row_assign_8_0_2_t_reg_2232(0),
      I2 => tmp_8_reg_2215,
      I3 => \src_kernel_win_2_va_6_reg_2354_reg[7]\(0),
      I4 => tmp_37_reg_2225(0),
      I5 => \src_kernel_win_2_va_6_reg_2354_reg[7]_0\(0),
      O => D(0)
    );
\src_kernel_win_2_va_7_reg_2360[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => row_assign_8_0_2_t_reg_2232(0),
      I2 => tmp_8_reg_2215,
      I3 => \src_kernel_win_2_va_6_reg_2354_reg[7]\(1),
      I4 => tmp_37_reg_2225(0),
      I5 => \src_kernel_win_2_va_6_reg_2354_reg[7]_0\(1),
      O => D(1)
    );
\src_kernel_win_2_va_7_reg_2360[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => row_assign_8_0_2_t_reg_2232(0),
      I2 => tmp_8_reg_2215,
      I3 => \src_kernel_win_2_va_6_reg_2354_reg[7]\(2),
      I4 => tmp_37_reg_2225(0),
      I5 => \src_kernel_win_2_va_6_reg_2354_reg[7]_0\(2),
      O => D(2)
    );
\src_kernel_win_2_va_7_reg_2360[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => row_assign_8_0_2_t_reg_2232(0),
      I2 => tmp_8_reg_2215,
      I3 => \src_kernel_win_2_va_6_reg_2354_reg[7]\(3),
      I4 => tmp_37_reg_2225(0),
      I5 => \src_kernel_win_2_va_6_reg_2354_reg[7]_0\(3),
      O => D(3)
    );
\src_kernel_win_2_va_7_reg_2360[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => row_assign_8_0_2_t_reg_2232(0),
      I2 => tmp_8_reg_2215,
      I3 => \src_kernel_win_2_va_6_reg_2354_reg[7]\(4),
      I4 => tmp_37_reg_2225(0),
      I5 => \src_kernel_win_2_va_6_reg_2354_reg[7]_0\(4),
      O => D(4)
    );
\src_kernel_win_2_va_7_reg_2360[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => row_assign_8_0_2_t_reg_2232(0),
      I2 => tmp_8_reg_2215,
      I3 => \src_kernel_win_2_va_6_reg_2354_reg[7]\(5),
      I4 => tmp_37_reg_2225(0),
      I5 => \src_kernel_win_2_va_6_reg_2354_reg[7]_0\(5),
      O => D(5)
    );
\src_kernel_win_2_va_7_reg_2360[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => row_assign_8_0_2_t_reg_2232(0),
      I2 => tmp_8_reg_2215,
      I3 => \src_kernel_win_2_va_6_reg_2354_reg[7]\(6),
      I4 => tmp_37_reg_2225(0),
      I5 => \src_kernel_win_2_va_6_reg_2354_reg[7]_0\(6),
      O => D(6)
    );
\src_kernel_win_2_va_7_reg_2360[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => row_assign_8_0_2_t_reg_2232(0),
      I2 => tmp_8_reg_2215,
      I3 => \src_kernel_win_2_va_6_reg_2354_reg[7]\(7),
      I4 => tmp_37_reg_2225(0),
      I5 => \src_kernel_win_2_va_6_reg_2354_reg[7]_0\(7),
      O => D(7)
    );
\tmp_49_reg_2252[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q0_reg[0]_0\(0),
      O => \^addr0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_90 is
  port (
    addr0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \t_V_2_reg_564_reg[3]\ : out STD_LOGIC;
    \t_V_2_reg_564_reg[5]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_102_0_1_reg_2211_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    brmerge_reg_2257 : in STD_LOGIC;
    \right_border_buf_2_3_fu_316_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    k_buf_2_val_5_addr_reg_2322 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \right_border_buf_2_3_fu_316_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_0_2_0 : in STD_LOGIC;
    ram_reg_0_63_0_2_1 : in STD_LOGIC;
    or_cond_i_i_reg_2248 : in STD_LOGIC;
    ram_reg_0_63_0_2_2 : in STD_LOGIC;
    ram_reg_0_63_0_2_3 : in STD_LOGIC;
    ram_reg_0_63_0_2_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_3\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_90 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_90;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_90 is
  signal \^addr0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \k_buf_0_val_3_addr_reg_2270[5]_i_2_n_0\ : STD_LOGIC;
  signal \q0[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1__9_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1__9_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1__11_n_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal \^t_v_2_reg_564_reg[3]\ : STD_LOGIC;
  signal \^t_v_2_reg_564_reg[5]\ : STD_LOGIC;
  signal \^tmp_102_0_1_reg_2211_reg[0]\ : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  addr0(4 downto 0) <= \^addr0\(4 downto 0);
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
  \t_V_2_reg_564_reg[3]\ <= \^t_v_2_reg_564_reg[3]\;
  \t_V_2_reg_564_reg[5]\ <= \^t_v_2_reg_564_reg[5]\;
  \tmp_102_0_1_reg_2211_reg[0]\ <= \^tmp_102_0_1_reg_2211_reg[0]\;
\k_buf_0_val_3_addr_reg_2270[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7878780F7070700E"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^t_v_2_reg_564_reg[3]\,
      O => \^addr0\(1)
    );
\k_buf_0_val_3_addr_reg_2270[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF0000FE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(4),
      I3 => Q(3),
      I4 => \k_buf_0_val_3_addr_reg_2270[5]_i_2_n_0\,
      I5 => \^t_v_2_reg_564_reg[5]\,
      O => \^addr0\(2)
    );
\k_buf_0_val_3_addr_reg_2270[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF55AAAA00AA54"
    )
        port map (
      I0 => \^t_v_2_reg_564_reg[5]\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(3),
      I4 => \k_buf_0_val_3_addr_reg_2270[5]_i_2_n_0\,
      I5 => Q(4),
      O => \^addr0\(3)
    );
\k_buf_0_val_3_addr_reg_2270[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040000FEFE0100"
    )
        port map (
      I0 => Q(4),
      I1 => \k_buf_0_val_3_addr_reg_2270[5]_i_2_n_0\,
      I2 => Q(3),
      I3 => Q(6),
      I4 => Q(5),
      I5 => \^t_v_2_reg_564_reg[5]\,
      O => \^addr0\(4)
    );
\k_buf_0_val_3_addr_reg_2270[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      O => \k_buf_0_val_3_addr_reg_2270[5]_i_2_n_0\
    );
\k_buf_0_val_3_addr_reg_2270[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880808000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^t_v_2_reg_564_reg[3]\,
      O => \^t_v_2_reg_564_reg[5]\
    );
\or_cond_i_reg_2288[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \^t_v_2_reg_564_reg[3]\
    );
\q0[0]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => Q(6),
      I1 => \q0_reg[0]_0\,
      I2 => Q(5),
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => \q0[0]_i_1__9_n_0\
    );
\q0[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => Q(6),
      I1 => \q0_reg[0]_0\,
      I2 => Q(5),
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => \q0[1]_i_1__9_n_0\
    );
\q0[2]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => Q(6),
      I1 => \q0_reg[0]_0\,
      I2 => Q(5),
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => \q0[2]_i_1__9_n_0\
    );
\q0[3]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => Q(6),
      I1 => \q0_reg[0]_0\,
      I2 => Q(5),
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => \q0[3]_i_1__9_n_0\
    );
\q0[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => Q(6),
      I1 => \q0_reg[0]_0\,
      I2 => Q(5),
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => \q0[4]_i_1__9_n_0\
    );
\q0[5]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => Q(6),
      I1 => \q0_reg[0]_0\,
      I2 => Q(5),
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => \q0[5]_i_1__9_n_0\
    );
\q0[6]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => Q(6),
      I1 => \q0_reg[0]_0\,
      I2 => Q(5),
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => \q0[6]_i_1__9_n_0\
    );
\q0[7]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => Q(6),
      I1 => \q0_reg[0]_0\,
      I2 => Q(5),
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => \q0[7]_i_1__11_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__9_n_0\,
      Q => \^q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__9_n_0\,
      Q => \^q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__9_n_0\,
      Q => \^q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__9_n_0\,
      Q => \^q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__9_n_0\,
      Q => \^q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__9_n_0\,
      Q => \^q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__9_n_0\,
      Q => \^q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__11_n_0\,
      Q => \^q0_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => \^addr0\(4 downto 0),
      ADDRA(0) => \q0_reg[7]_2\(0),
      ADDRB(5 downto 1) => \^addr0\(4 downto 0),
      ADDRB(0) => \q0_reg[7]_2\(0),
      ADDRC(5 downto 1) => \^addr0\(4 downto 0),
      ADDRC(0) => \q0_reg[7]_2\(0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2322(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_102_0_1_reg_2211_reg[0]\
    );
\ram_reg_0_63_0_2_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABA0000"
    )
        port map (
      I0 => ram_reg_0_63_0_2_0,
      I1 => ram_reg_0_63_0_2_1,
      I2 => or_cond_i_i_reg_2248,
      I3 => ram_reg_0_63_0_2_2,
      I4 => ram_reg_0_63_0_2_3,
      I5 => ram_reg_0_63_0_2_4(0),
      O => \^tmp_102_0_1_reg_2211_reg[0]\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => \^addr0\(4 downto 0),
      ADDRA(0) => \q0_reg[7]_2\(0),
      ADDRB(5 downto 1) => \^addr0\(4 downto 0),
      ADDRB(0) => \q0_reg[7]_2\(0),
      ADDRC(5 downto 1) => \^addr0\(4 downto 0),
      ADDRC(0) => \q0_reg[7]_2\(0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2322(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_102_0_1_reg_2211_reg[0]\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2322(0),
      A1 => k_buf_2_val_5_addr_reg_2322(1),
      A2 => k_buf_2_val_5_addr_reg_2322(2),
      A3 => k_buf_2_val_5_addr_reg_2322(3),
      A4 => k_buf_2_val_5_addr_reg_2322(4),
      A5 => k_buf_2_val_5_addr_reg_2322(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => \q0_reg[7]_2\(0),
      DPRA1 => \^addr0\(0),
      DPRA2 => \^addr0\(1),
      DPRA3 => \^addr0\(2),
      DPRA4 => \^addr0\(3),
      DPRA5 => \^addr0\(4),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_102_0_1_reg_2211_reg[0]\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2322(0),
      A1 => k_buf_2_val_5_addr_reg_2322(1),
      A2 => k_buf_2_val_5_addr_reg_2322(2),
      A3 => k_buf_2_val_5_addr_reg_2322(3),
      A4 => k_buf_2_val_5_addr_reg_2322(4),
      A5 => k_buf_2_val_5_addr_reg_2322(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => \q0_reg[7]_2\(0),
      DPRA1 => \^addr0\(0),
      DPRA2 => \^addr0\(1),
      DPRA3 => \^addr0\(2),
      DPRA4 => \^addr0\(3),
      DPRA5 => \^addr0\(4),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_102_0_1_reg_2211_reg[0]\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => \^addr0\(4 downto 0),
      ADDRA(0) => \q0_reg[7]_2\(0),
      ADDRB(5 downto 1) => \^addr0\(4 downto 0),
      ADDRB(0) => \q0_reg[7]_2\(0),
      ADDRC(5 downto 1) => \^addr0\(4 downto 0),
      ADDRC(0) => \q0_reg[7]_2\(0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2322(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_3\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => \^addr0\(4 downto 0),
      ADDRA(0) => \q0_reg[7]_2\(0),
      ADDRB(5 downto 1) => \^addr0\(4 downto 0),
      ADDRB(0) => \q0_reg[7]_2\(0),
      ADDRC(5 downto 1) => \^addr0\(4 downto 0),
      ADDRC(0) => \q0_reg[7]_2\(0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2322(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_3\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2322(0),
      A1 => k_buf_2_val_5_addr_reg_2322(1),
      A2 => k_buf_2_val_5_addr_reg_2322(2),
      A3 => k_buf_2_val_5_addr_reg_2322(3),
      A4 => k_buf_2_val_5_addr_reg_2322(4),
      A5 => k_buf_2_val_5_addr_reg_2322(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => \q0_reg[7]_2\(0),
      DPRA1 => \^addr0\(0),
      DPRA2 => \^addr0\(1),
      DPRA3 => \^addr0\(2),
      DPRA4 => \^addr0\(3),
      DPRA5 => \^addr0\(4),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_3\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2322(0),
      A1 => k_buf_2_val_5_addr_reg_2322(1),
      A2 => k_buf_2_val_5_addr_reg_2322(2),
      A3 => k_buf_2_val_5_addr_reg_2322(3),
      A4 => k_buf_2_val_5_addr_reg_2322(4),
      A5 => k_buf_2_val_5_addr_reg_2322(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => \q0_reg[7]_2\(0),
      DPRA1 => \^addr0\(0),
      DPRA2 => \^addr0\(1),
      DPRA3 => \^addr0\(2),
      DPRA4 => \^addr0\(3),
      DPRA5 => \^addr0\(4),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_3\
    );
\right_border_buf_2_3_fu_316[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => brmerge_reg_2257,
      I2 => \right_border_buf_2_3_fu_316_reg[7]\(0),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_2_3_fu_316_reg[7]_0\(0),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => D(0)
    );
\right_border_buf_2_3_fu_316[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => brmerge_reg_2257,
      I2 => \right_border_buf_2_3_fu_316_reg[7]\(1),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_2_3_fu_316_reg[7]_0\(1),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => D(1)
    );
\right_border_buf_2_3_fu_316[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => brmerge_reg_2257,
      I2 => \right_border_buf_2_3_fu_316_reg[7]\(2),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_2_3_fu_316_reg[7]_0\(2),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => D(2)
    );
\right_border_buf_2_3_fu_316[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => brmerge_reg_2257,
      I2 => \right_border_buf_2_3_fu_316_reg[7]\(3),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_2_3_fu_316_reg[7]_0\(3),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => D(3)
    );
\right_border_buf_2_3_fu_316[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => brmerge_reg_2257,
      I2 => \right_border_buf_2_3_fu_316_reg[7]\(4),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_2_3_fu_316_reg[7]_0\(4),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => D(4)
    );
\right_border_buf_2_3_fu_316[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => brmerge_reg_2257,
      I2 => \right_border_buf_2_3_fu_316_reg[7]\(5),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_2_3_fu_316_reg[7]_0\(5),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => D(5)
    );
\right_border_buf_2_3_fu_316[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => brmerge_reg_2257,
      I2 => \right_border_buf_2_3_fu_316_reg[7]\(6),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_2_3_fu_316_reg[7]_0\(6),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => D(6)
    );
\right_border_buf_2_3_fu_316[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => brmerge_reg_2257,
      I2 => \right_border_buf_2_3_fu_316_reg[7]\(7),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_2_3_fu_316_reg[7]_0\(7),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => D(7)
    );
\tmp_49_reg_2252[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"778800FF7F8000FE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^t_v_2_reg_564_reg[3]\,
      O => \^addr0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_91 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_9_reg_2207_reg[0]\ : out STD_LOGIC;
    brmerge_reg_2257 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \right_border_buf_2_5_fu_340_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_0_2_0 : in STD_LOGIC;
    ram_reg_0_63_0_2_1 : in STD_LOGIC;
    or_cond_i_i_reg_2248 : in STD_LOGIC;
    ram_reg_0_63_0_2_2 : in STD_LOGIC;
    ram_reg_0_63_0_2_3 : in STD_LOGIC;
    ram_reg_0_63_0_2_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_src_data_stream_V2_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_91 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_91;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_91 is
  signal \^q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q0[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1__10_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1__10_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1__12_n_0\ : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal \^tmp_9_reg_2207_reg[0]\ : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  q0(7 downto 0) <= \^q0\(7 downto 0);
  \tmp_9_reg_2207_reg[0]\ <= \^tmp_9_reg_2207_reg[0]\;
\q0[0]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => \q0[0]_i_1__10_n_0\
    );
\q0[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => \q0[1]_i_1__10_n_0\
    );
\q0[2]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => \q0[2]_i_1__10_n_0\
    );
\q0[3]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => \q0[3]_i_1__10_n_0\
    );
\q0[4]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => \q0[4]_i_1__10_n_0\
    );
\q0[5]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => \q0[5]_i_1__10_n_0\
    );
\q0[6]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => \q0[6]_i_1__10_n_0\
    );
\q0[7]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => \q0[7]_i_1__12_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__10_n_0\,
      Q => \^q0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__10_n_0\,
      Q => \^q0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__10_n_0\,
      Q => \^q0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__10_n_0\,
      Q => \^q0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__10_n_0\,
      Q => \^q0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__10_n_0\,
      Q => \^q0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__10_n_0\,
      Q => \^q0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__12_n_0\,
      Q => \^q0\(7),
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_src_data_stream_V2_dout(0),
      DIB => p_src_data_stream_V2_dout(1),
      DIC => p_src_data_stream_V2_dout(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_9_reg_2207_reg[0]\
    );
\ram_reg_0_63_0_2_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABA0000"
    )
        port map (
      I0 => ram_reg_0_63_0_2_0,
      I1 => ram_reg_0_63_0_2_1,
      I2 => or_cond_i_i_reg_2248,
      I3 => ram_reg_0_63_0_2_2,
      I4 => ram_reg_0_63_0_2_3,
      I5 => ram_reg_0_63_0_2_4(0),
      O => \^tmp_9_reg_2207_reg[0]\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_src_data_stream_V2_dout(3),
      DIB => p_src_data_stream_V2_dout(4),
      DIC => p_src_data_stream_V2_dout(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_9_reg_2207_reg[0]\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => p_src_data_stream_V2_dout(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_9_reg_2207_reg[0]\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => p_src_data_stream_V2_dout(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_9_reg_2207_reg[0]\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_src_data_stream_V2_dout(0),
      DIB => p_src_data_stream_V2_dout(1),
      DIC => p_src_data_stream_V2_dout(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_src_data_stream_V2_dout(3),
      DIB => p_src_data_stream_V2_dout(4),
      DIC => p_src_data_stream_V2_dout(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => p_src_data_stream_V2_dout(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => p_src_data_stream_V2_dout(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\right_border_buf_2_5_fu_340[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0\(0),
      I1 => brmerge_reg_2257,
      I2 => Q(0),
      I3 => ADDRD(0),
      I4 => \right_border_buf_2_5_fu_340_reg[7]\(0),
      I5 => ADDRD(1),
      O => D(0)
    );
\right_border_buf_2_5_fu_340[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0\(1),
      I1 => brmerge_reg_2257,
      I2 => Q(1),
      I3 => ADDRD(0),
      I4 => \right_border_buf_2_5_fu_340_reg[7]\(1),
      I5 => ADDRD(1),
      O => D(1)
    );
\right_border_buf_2_5_fu_340[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0\(2),
      I1 => brmerge_reg_2257,
      I2 => Q(2),
      I3 => ADDRD(0),
      I4 => \right_border_buf_2_5_fu_340_reg[7]\(2),
      I5 => ADDRD(1),
      O => D(2)
    );
\right_border_buf_2_5_fu_340[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0\(3),
      I1 => brmerge_reg_2257,
      I2 => Q(3),
      I3 => ADDRD(0),
      I4 => \right_border_buf_2_5_fu_340_reg[7]\(3),
      I5 => ADDRD(1),
      O => D(3)
    );
\right_border_buf_2_5_fu_340[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0\(4),
      I1 => brmerge_reg_2257,
      I2 => Q(4),
      I3 => ADDRD(0),
      I4 => \right_border_buf_2_5_fu_340_reg[7]\(4),
      I5 => ADDRD(1),
      O => D(4)
    );
\right_border_buf_2_5_fu_340[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0\(5),
      I1 => brmerge_reg_2257,
      I2 => Q(5),
      I3 => ADDRD(0),
      I4 => \right_border_buf_2_5_fu_340_reg[7]\(5),
      I5 => ADDRD(1),
      O => D(5)
    );
\right_border_buf_2_5_fu_340[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0\(6),
      I1 => brmerge_reg_2257,
      I2 => Q(6),
      I3 => ADDRD(0),
      I4 => \right_border_buf_2_5_fu_340_reg[7]\(6),
      I5 => ADDRD(1),
      O => D(6)
    );
\right_border_buf_2_5_fu_340[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0\(7),
      I1 => brmerge_reg_2257,
      I2 => Q(7),
      I3 => ADDRD(0),
      I4 => \right_border_buf_2_5_fu_340_reg[7]\(7),
      I5 => ADDRD(1),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_92 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_37_reg_2225_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_8_0_2_t_reg_2232 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_8_reg_2215 : in STD_LOGIC;
    \src_kernel_win_1_va_4_reg_2341_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_37_reg_2225 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_kernel_win_1_va_4_reg_2341_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2257 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    k_buf_2_val_5_addr_reg_2322 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \right_border_buf_1_4_fu_332_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_2\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_92 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_92;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_92 is
  signal \q0[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1__11_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1__11_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1__13_n_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q0_reg_n_0_[0]\ : STD_LOGIC;
  signal \q0_reg_n_0_[1]\ : STD_LOGIC;
  signal \q0_reg_n_0_[2]\ : STD_LOGIC;
  signal \q0_reg_n_0_[3]\ : STD_LOGIC;
  signal \q0_reg_n_0_[4]\ : STD_LOGIC;
  signal \q0_reg_n_0_[5]\ : STD_LOGIC;
  signal \q0_reg_n_0_[6]\ : STD_LOGIC;
  signal \q0_reg_n_0_[7]\ : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
\q0[0]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => \q0[0]_i_1__11_n_0\
    );
\q0[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => \q0[1]_i_1__11_n_0\
    );
\q0[2]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => \q0[2]_i_1__11_n_0\
    );
\q0[3]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => \q0[3]_i_1__11_n_0\
    );
\q0[4]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => \q0[4]_i_1__11_n_0\
    );
\q0[5]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => \q0[5]_i_1__11_n_0\
    );
\q0[6]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => \q0[6]_i_1__11_n_0\
    );
\q0[7]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => \q0[7]_i_1__13_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__11_n_0\,
      Q => \q0_reg_n_0_[0]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__11_n_0\,
      Q => \q0_reg_n_0_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__11_n_0\,
      Q => \q0_reg_n_0_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__11_n_0\,
      Q => \q0_reg_n_0_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__11_n_0\,
      Q => \q0_reg_n_0_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__11_n_0\,
      Q => \q0_reg_n_0_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__11_n_0\,
      Q => \q0_reg_n_0_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__13_n_0\,
      Q => \q0_reg_n_0_[7]\,
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2322(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2322(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2322(0),
      A1 => k_buf_2_val_5_addr_reg_2322(1),
      A2 => k_buf_2_val_5_addr_reg_2322(2),
      A3 => k_buf_2_val_5_addr_reg_2322(3),
      A4 => k_buf_2_val_5_addr_reg_2322(4),
      A5 => k_buf_2_val_5_addr_reg_2322(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2322(0),
      A1 => k_buf_2_val_5_addr_reg_2322(1),
      A2 => k_buf_2_val_5_addr_reg_2322(2),
      A3 => k_buf_2_val_5_addr_reg_2322(3),
      A4 => k_buf_2_val_5_addr_reg_2322(4),
      A5 => k_buf_2_val_5_addr_reg_2322(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2322(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2322(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2322(0),
      A1 => k_buf_2_val_5_addr_reg_2322(1),
      A2 => k_buf_2_val_5_addr_reg_2322(2),
      A3 => k_buf_2_val_5_addr_reg_2322(3),
      A4 => k_buf_2_val_5_addr_reg_2322(4),
      A5 => k_buf_2_val_5_addr_reg_2322(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2322(0),
      A1 => k_buf_2_val_5_addr_reg_2322(1),
      A2 => k_buf_2_val_5_addr_reg_2322(2),
      A3 => k_buf_2_val_5_addr_reg_2322(3),
      A4 => k_buf_2_val_5_addr_reg_2322(4),
      A5 => k_buf_2_val_5_addr_reg_2322(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
\right_border_buf_1_4_fu_332[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[0]\,
      I1 => brmerge_reg_2257,
      I2 => Q(0),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_1_4_fu_332_reg[7]\(0),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => \^q0_reg[7]_0\(0)
    );
\right_border_buf_1_4_fu_332[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[1]\,
      I1 => brmerge_reg_2257,
      I2 => Q(1),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_1_4_fu_332_reg[7]\(1),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => \^q0_reg[7]_0\(1)
    );
\right_border_buf_1_4_fu_332[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[2]\,
      I1 => brmerge_reg_2257,
      I2 => Q(2),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_1_4_fu_332_reg[7]\(2),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => \^q0_reg[7]_0\(2)
    );
\right_border_buf_1_4_fu_332[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[3]\,
      I1 => brmerge_reg_2257,
      I2 => Q(3),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_1_4_fu_332_reg[7]\(3),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => \^q0_reg[7]_0\(3)
    );
\right_border_buf_1_4_fu_332[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[4]\,
      I1 => brmerge_reg_2257,
      I2 => Q(4),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_1_4_fu_332_reg[7]\(4),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => \^q0_reg[7]_0\(4)
    );
\right_border_buf_1_4_fu_332[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[5]\,
      I1 => brmerge_reg_2257,
      I2 => Q(5),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_1_4_fu_332_reg[7]\(5),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => \^q0_reg[7]_0\(5)
    );
\right_border_buf_1_4_fu_332[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[6]\,
      I1 => brmerge_reg_2257,
      I2 => Q(6),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_1_4_fu_332_reg[7]\(6),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => \^q0_reg[7]_0\(6)
    );
\right_border_buf_1_4_fu_332[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[7]\,
      I1 => brmerge_reg_2257,
      I2 => Q(7),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_1_4_fu_332_reg[7]\(7),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => \^q0_reg[7]_0\(7)
    );
\src_kernel_win_1_va_4_reg_2341[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => tmp_37_reg_2225(1),
      I2 => \src_kernel_win_1_va_4_reg_2341_reg[7]\(0),
      I3 => tmp_37_reg_2225(0),
      I4 => tmp_8_reg_2215,
      I5 => \src_kernel_win_1_va_4_reg_2341_reg[7]_0\(0),
      O => \tmp_37_reg_2225_reg[1]\(0)
    );
\src_kernel_win_1_va_4_reg_2341[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => tmp_37_reg_2225(1),
      I2 => \src_kernel_win_1_va_4_reg_2341_reg[7]\(1),
      I3 => tmp_37_reg_2225(0),
      I4 => tmp_8_reg_2215,
      I5 => \src_kernel_win_1_va_4_reg_2341_reg[7]_0\(1),
      O => \tmp_37_reg_2225_reg[1]\(1)
    );
\src_kernel_win_1_va_4_reg_2341[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => tmp_37_reg_2225(1),
      I2 => \src_kernel_win_1_va_4_reg_2341_reg[7]\(2),
      I3 => tmp_37_reg_2225(0),
      I4 => tmp_8_reg_2215,
      I5 => \src_kernel_win_1_va_4_reg_2341_reg[7]_0\(2),
      O => \tmp_37_reg_2225_reg[1]\(2)
    );
\src_kernel_win_1_va_4_reg_2341[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => tmp_37_reg_2225(1),
      I2 => \src_kernel_win_1_va_4_reg_2341_reg[7]\(3),
      I3 => tmp_37_reg_2225(0),
      I4 => tmp_8_reg_2215,
      I5 => \src_kernel_win_1_va_4_reg_2341_reg[7]_0\(3),
      O => \tmp_37_reg_2225_reg[1]\(3)
    );
\src_kernel_win_1_va_4_reg_2341[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => tmp_37_reg_2225(1),
      I2 => \src_kernel_win_1_va_4_reg_2341_reg[7]\(4),
      I3 => tmp_37_reg_2225(0),
      I4 => tmp_8_reg_2215,
      I5 => \src_kernel_win_1_va_4_reg_2341_reg[7]_0\(4),
      O => \tmp_37_reg_2225_reg[1]\(4)
    );
\src_kernel_win_1_va_4_reg_2341[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => tmp_37_reg_2225(1),
      I2 => \src_kernel_win_1_va_4_reg_2341_reg[7]\(5),
      I3 => tmp_37_reg_2225(0),
      I4 => tmp_8_reg_2215,
      I5 => \src_kernel_win_1_va_4_reg_2341_reg[7]_0\(5),
      O => \tmp_37_reg_2225_reg[1]\(5)
    );
\src_kernel_win_1_va_4_reg_2341[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => tmp_37_reg_2225(1),
      I2 => \src_kernel_win_1_va_4_reg_2341_reg[7]\(6),
      I3 => tmp_37_reg_2225(0),
      I4 => tmp_8_reg_2215,
      I5 => \src_kernel_win_1_va_4_reg_2341_reg[7]_0\(6),
      O => \tmp_37_reg_2225_reg[1]\(6)
    );
\src_kernel_win_1_va_4_reg_2341[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => tmp_37_reg_2225(1),
      I2 => \src_kernel_win_1_va_4_reg_2341_reg[7]\(7),
      I3 => tmp_37_reg_2225(0),
      I4 => tmp_8_reg_2215,
      I5 => \src_kernel_win_1_va_4_reg_2341_reg[7]_0\(7),
      O => \tmp_37_reg_2225_reg[1]\(7)
    );
\src_kernel_win_1_va_5_reg_2347[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => row_assign_8_0_2_t_reg_2232(0),
      I2 => tmp_8_reg_2215,
      I3 => \src_kernel_win_1_va_4_reg_2341_reg[7]\(0),
      I4 => tmp_37_reg_2225(0),
      I5 => \src_kernel_win_1_va_4_reg_2341_reg[7]_0\(0),
      O => D(0)
    );
\src_kernel_win_1_va_5_reg_2347[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => row_assign_8_0_2_t_reg_2232(0),
      I2 => tmp_8_reg_2215,
      I3 => \src_kernel_win_1_va_4_reg_2341_reg[7]\(1),
      I4 => tmp_37_reg_2225(0),
      I5 => \src_kernel_win_1_va_4_reg_2341_reg[7]_0\(1),
      O => D(1)
    );
\src_kernel_win_1_va_5_reg_2347[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => row_assign_8_0_2_t_reg_2232(0),
      I2 => tmp_8_reg_2215,
      I3 => \src_kernel_win_1_va_4_reg_2341_reg[7]\(2),
      I4 => tmp_37_reg_2225(0),
      I5 => \src_kernel_win_1_va_4_reg_2341_reg[7]_0\(2),
      O => D(2)
    );
\src_kernel_win_1_va_5_reg_2347[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => row_assign_8_0_2_t_reg_2232(0),
      I2 => tmp_8_reg_2215,
      I3 => \src_kernel_win_1_va_4_reg_2341_reg[7]\(3),
      I4 => tmp_37_reg_2225(0),
      I5 => \src_kernel_win_1_va_4_reg_2341_reg[7]_0\(3),
      O => D(3)
    );
\src_kernel_win_1_va_5_reg_2347[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => row_assign_8_0_2_t_reg_2232(0),
      I2 => tmp_8_reg_2215,
      I3 => \src_kernel_win_1_va_4_reg_2341_reg[7]\(4),
      I4 => tmp_37_reg_2225(0),
      I5 => \src_kernel_win_1_va_4_reg_2341_reg[7]_0\(4),
      O => D(4)
    );
\src_kernel_win_1_va_5_reg_2347[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => row_assign_8_0_2_t_reg_2232(0),
      I2 => tmp_8_reg_2215,
      I3 => \src_kernel_win_1_va_4_reg_2341_reg[7]\(5),
      I4 => tmp_37_reg_2225(0),
      I5 => \src_kernel_win_1_va_4_reg_2341_reg[7]_0\(5),
      O => D(5)
    );
\src_kernel_win_1_va_5_reg_2347[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => row_assign_8_0_2_t_reg_2232(0),
      I2 => tmp_8_reg_2215,
      I3 => \src_kernel_win_1_va_4_reg_2341_reg[7]\(6),
      I4 => tmp_37_reg_2225(0),
      I5 => \src_kernel_win_1_va_4_reg_2341_reg[7]_0\(6),
      O => D(6)
    );
\src_kernel_win_1_va_5_reg_2347[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => row_assign_8_0_2_t_reg_2232(0),
      I2 => tmp_8_reg_2215,
      I3 => \src_kernel_win_1_va_4_reg_2341_reg[7]\(7),
      I4 => tmp_37_reg_2225(0),
      I5 => \src_kernel_win_1_va_4_reg_2341_reg[7]_0\(7),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_93 is
  port (
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    ap_block_pp0_stage0_subdone2_in : out STD_LOGIC;
    \icmp_reg_2202_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_102_0_1_reg_2211_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    dup_1_data_stream_2_empty_n : in STD_LOGIC;
    dup_1_data_stream_1_empty_n : in STD_LOGIC;
    dup_1_data_stream_0_empty_n : in STD_LOGIC;
    \right_border_buf_2_s_fu_280_reg[0]\ : in STD_LOGIC;
    tmp_1_reg_2193 : in STD_LOGIC;
    or_cond_i_i_reg_2248 : in STD_LOGIC;
    ram_reg_64_127_7_7_0 : in STD_LOGIC;
    dstc_data_stream_0_s_full_n : in STD_LOGIC;
    dstc_data_stream_2_s_full_n : in STD_LOGIC;
    dstc_data_stream_1_s_full_n : in STD_LOGIC;
    or_cond_i_reg_2288_pp0_iter2_reg : in STD_LOGIC;
    \ap_CS_fsm[3]_i_3__0_0\ : in STD_LOGIC;
    brmerge_reg_2257 : in STD_LOGIC;
    \right_border_buf_1_2_fu_320_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \right_border_buf_1_2_fu_320_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_64_127_7_7_1 : in STD_LOGIC;
    ram_reg_64_127_7_7_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_2\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_93 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_93;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_93 is
  signal \ap_CS_fsm[3]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_7_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_subdone2_in\ : STD_LOGIC;
  signal \^icmp_reg_2202_reg[0]\ : STD_LOGIC;
  signal \q0[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1__12_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1__12_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1__14_n_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal \^tmp_102_0_1_reg_2211_reg[0]\ : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_7\ : label is "soft_lutpair67";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
  attribute SOFT_HLUTNM of \right_border_buf_0_2_fu_284[7]_i_3\ : label is "soft_lutpair67";
begin
  \ap_CS_fsm_reg[3]\ <= \^ap_cs_fsm_reg[3]\;
  ap_block_pp0_stage0_subdone2_in <= \^ap_block_pp0_stage0_subdone2_in\;
  \icmp_reg_2202_reg[0]\ <= \^icmp_reg_2202_reg[0]\;
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
  \tmp_102_0_1_reg_2211_reg[0]\ <= \^tmp_102_0_1_reg_2211_reg[0]\;
\ap_CS_fsm[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2222222AAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_6_n_0\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => dup_1_data_stream_2_empty_n,
      I3 => dup_1_data_stream_1_empty_n,
      I4 => dup_1_data_stream_0_empty_n,
      I5 => \ap_CS_fsm[3]_i_7_n_0\,
      O => \^ap_block_pp0_stage0_subdone2_in\
    );
\ap_CS_fsm[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FFFFFF"
    )
        port map (
      I0 => dstc_data_stream_0_s_full_n,
      I1 => dstc_data_stream_2_s_full_n,
      I2 => dstc_data_stream_1_s_full_n,
      I3 => or_cond_i_reg_2288_pp0_iter2_reg,
      I4 => \ap_CS_fsm[3]_i_3__0_0\,
      O => \ap_CS_fsm[3]_i_6_n_0\
    );
\ap_CS_fsm[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \right_border_buf_2_s_fu_280_reg[0]\,
      I1 => tmp_1_reg_2193,
      I2 => or_cond_i_i_reg_2248,
      I3 => ram_reg_64_127_7_7_0,
      O => \ap_CS_fsm[3]_i_7_n_0\
    );
\q0[0]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => \q0[0]_i_1__12_n_0\
    );
\q0[1]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => \q0[1]_i_1__12_n_0\
    );
\q0[2]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => \q0[2]_i_1__12_n_0\
    );
\q0[3]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => \q0[3]_i_1__12_n_0\
    );
\q0[4]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => \q0[4]_i_1__12_n_0\
    );
\q0[5]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => \q0[5]_i_1__12_n_0\
    );
\q0[6]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => \q0[6]_i_1__12_n_0\
    );
\q0[7]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => \q0[7]_i_1__14_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__12_n_0\,
      Q => \^q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__12_n_0\,
      Q => \^q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__12_n_0\,
      Q => \^q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__12_n_0\,
      Q => \^q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__12_n_0\,
      Q => \^q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__12_n_0\,
      Q => \^q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__12_n_0\,
      Q => \^q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__14_n_0\,
      Q => \^q0_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_0_63_0_2_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_7_n_0\,
      I1 => \^ap_block_pp0_stage0_subdone2_in\,
      I2 => Q(0),
      I3 => ap_enable_reg_pp0_iter1,
      O => \^ap_cs_fsm_reg[3]\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_102_0_1_reg_2211_reg[0]\
    );
\ram_reg_64_127_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABA000000000000"
    )
        port map (
      I0 => ram_reg_64_127_7_7_1,
      I1 => \^icmp_reg_2202_reg[0]\,
      I2 => or_cond_i_i_reg_2248,
      I3 => ram_reg_64_127_7_7_0,
      I4 => \^ap_cs_fsm_reg[3]\,
      I5 => ram_reg_64_127_7_7_2(0),
      O => \^tmp_102_0_1_reg_2211_reg[0]\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_102_0_1_reg_2211_reg[0]\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_102_0_1_reg_2211_reg[0]\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \^tmp_102_0_1_reg_2211_reg[0]\
    );
\right_border_buf_0_2_fu_284[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \right_border_buf_2_s_fu_280_reg[0]\,
      I1 => tmp_1_reg_2193,
      O => \^icmp_reg_2202_reg[0]\
    );
\right_border_buf_1_2_fu_320[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => brmerge_reg_2257,
      I2 => \right_border_buf_1_2_fu_320_reg[7]\(0),
      I3 => ADDRD(0),
      I4 => \right_border_buf_1_2_fu_320_reg[7]_0\(0),
      I5 => ADDRD(1),
      O => D(0)
    );
\right_border_buf_1_2_fu_320[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => brmerge_reg_2257,
      I2 => \right_border_buf_1_2_fu_320_reg[7]\(1),
      I3 => ADDRD(0),
      I4 => \right_border_buf_1_2_fu_320_reg[7]_0\(1),
      I5 => ADDRD(1),
      O => D(1)
    );
\right_border_buf_1_2_fu_320[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => brmerge_reg_2257,
      I2 => \right_border_buf_1_2_fu_320_reg[7]\(2),
      I3 => ADDRD(0),
      I4 => \right_border_buf_1_2_fu_320_reg[7]_0\(2),
      I5 => ADDRD(1),
      O => D(2)
    );
\right_border_buf_1_2_fu_320[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => brmerge_reg_2257,
      I2 => \right_border_buf_1_2_fu_320_reg[7]\(3),
      I3 => ADDRD(0),
      I4 => \right_border_buf_1_2_fu_320_reg[7]_0\(3),
      I5 => ADDRD(1),
      O => D(3)
    );
\right_border_buf_1_2_fu_320[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => brmerge_reg_2257,
      I2 => \right_border_buf_1_2_fu_320_reg[7]\(4),
      I3 => ADDRD(0),
      I4 => \right_border_buf_1_2_fu_320_reg[7]_0\(4),
      I5 => ADDRD(1),
      O => D(4)
    );
\right_border_buf_1_2_fu_320[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => brmerge_reg_2257,
      I2 => \right_border_buf_1_2_fu_320_reg[7]\(5),
      I3 => ADDRD(0),
      I4 => \right_border_buf_1_2_fu_320_reg[7]_0\(5),
      I5 => ADDRD(1),
      O => D(5)
    );
\right_border_buf_1_2_fu_320[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => brmerge_reg_2257,
      I2 => \right_border_buf_1_2_fu_320_reg[7]\(6),
      I3 => ADDRD(0),
      I4 => \right_border_buf_1_2_fu_320_reg[7]_0\(6),
      I5 => ADDRD(1),
      O => D(6)
    );
\right_border_buf_1_2_fu_320[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => brmerge_reg_2257,
      I2 => \right_border_buf_1_2_fu_320_reg[7]\(7),
      I3 => ADDRD(0),
      I4 => \right_border_buf_1_2_fu_320_reg[7]_0\(7),
      I5 => ADDRD(1),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_94 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2257 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    k_buf_2_val_5_addr_reg_2322 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \right_border_buf_1_s_fu_308_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_src_data_stream_V1_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_94 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_94;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_94 is
  signal \q0[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1__13_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1__13_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1__13_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1__15_n_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
\q0[0]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => \q0[0]_i_1__13_n_0\
    );
\q0[1]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => \q0[1]_i_1__13_n_0\
    );
\q0[2]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => \q0[2]_i_1__13_n_0\
    );
\q0[3]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => \q0[3]_i_1__13_n_0\
    );
\q0[4]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => \q0[4]_i_1__13_n_0\
    );
\q0[5]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => \q0[5]_i_1__13_n_0\
    );
\q0[6]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => \q0[6]_i_1__13_n_0\
    );
\q0[7]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => \q0[7]_i_1__15_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__13_n_0\,
      Q => \^q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__13_n_0\,
      Q => \^q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__13_n_0\,
      Q => \^q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__13_n_0\,
      Q => \^q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__13_n_0\,
      Q => \^q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__13_n_0\,
      Q => \^q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__13_n_0\,
      Q => \^q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__15_n_0\,
      Q => \^q0_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2322(5 downto 0),
      DIA => p_src_data_stream_V1_dout(0),
      DIB => p_src_data_stream_V1_dout(1),
      DIC => p_src_data_stream_V1_dout(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2322(5 downto 0),
      DIA => p_src_data_stream_V1_dout(3),
      DIB => p_src_data_stream_V1_dout(4),
      DIC => p_src_data_stream_V1_dout(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2322(0),
      A1 => k_buf_2_val_5_addr_reg_2322(1),
      A2 => k_buf_2_val_5_addr_reg_2322(2),
      A3 => k_buf_2_val_5_addr_reg_2322(3),
      A4 => k_buf_2_val_5_addr_reg_2322(4),
      A5 => k_buf_2_val_5_addr_reg_2322(5),
      D => p_src_data_stream_V1_dout(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2322(0),
      A1 => k_buf_2_val_5_addr_reg_2322(1),
      A2 => k_buf_2_val_5_addr_reg_2322(2),
      A3 => k_buf_2_val_5_addr_reg_2322(3),
      A4 => k_buf_2_val_5_addr_reg_2322(4),
      A5 => k_buf_2_val_5_addr_reg_2322(5),
      D => p_src_data_stream_V1_dout(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2322(5 downto 0),
      DIA => p_src_data_stream_V1_dout(0),
      DIB => p_src_data_stream_V1_dout(1),
      DIC => p_src_data_stream_V1_dout(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2322(5 downto 0),
      DIA => p_src_data_stream_V1_dout(3),
      DIB => p_src_data_stream_V1_dout(4),
      DIC => p_src_data_stream_V1_dout(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2322(0),
      A1 => k_buf_2_val_5_addr_reg_2322(1),
      A2 => k_buf_2_val_5_addr_reg_2322(2),
      A3 => k_buf_2_val_5_addr_reg_2322(3),
      A4 => k_buf_2_val_5_addr_reg_2322(4),
      A5 => k_buf_2_val_5_addr_reg_2322(5),
      D => p_src_data_stream_V1_dout(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2322(0),
      A1 => k_buf_2_val_5_addr_reg_2322(1),
      A2 => k_buf_2_val_5_addr_reg_2322(2),
      A3 => k_buf_2_val_5_addr_reg_2322(3),
      A4 => k_buf_2_val_5_addr_reg_2322(4),
      A5 => k_buf_2_val_5_addr_reg_2322(5),
      D => p_src_data_stream_V1_dout(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
\right_border_buf_1_s_fu_308[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => brmerge_reg_2257,
      I2 => Q(0),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_1_s_fu_308_reg[7]\(0),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => D(0)
    );
\right_border_buf_1_s_fu_308[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => brmerge_reg_2257,
      I2 => Q(1),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_1_s_fu_308_reg[7]\(1),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => D(1)
    );
\right_border_buf_1_s_fu_308[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => brmerge_reg_2257,
      I2 => Q(2),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_1_s_fu_308_reg[7]\(2),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => D(2)
    );
\right_border_buf_1_s_fu_308[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => brmerge_reg_2257,
      I2 => Q(3),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_1_s_fu_308_reg[7]\(3),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => D(3)
    );
\right_border_buf_1_s_fu_308[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => brmerge_reg_2257,
      I2 => Q(4),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_1_s_fu_308_reg[7]\(4),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => D(4)
    );
\right_border_buf_1_s_fu_308[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => brmerge_reg_2257,
      I2 => Q(5),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_1_s_fu_308_reg[7]\(5),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => D(5)
    );
\right_border_buf_1_s_fu_308[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => brmerge_reg_2257,
      I2 => Q(6),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_1_s_fu_308_reg[7]\(6),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => D(6)
    );
\right_border_buf_1_s_fu_308[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => brmerge_reg_2257,
      I2 => Q(7),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_1_s_fu_308_reg[7]\(7),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_95 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_37_reg_2225_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_8_0_2_t_reg_2232 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_8_reg_2215 : in STD_LOGIC;
    \src_kernel_win_0_va_4_reg_2328_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_37_reg_2225 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_kernel_win_0_va_4_reg_2328_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2257 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \right_border_buf_0_4_fu_296_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_2\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_95 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_95;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_95 is
  signal \q0[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1__14_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1__14_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1__14_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1__16_n_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q0_reg_n_0_[0]\ : STD_LOGIC;
  signal \q0_reg_n_0_[1]\ : STD_LOGIC;
  signal \q0_reg_n_0_[2]\ : STD_LOGIC;
  signal \q0_reg_n_0_[3]\ : STD_LOGIC;
  signal \q0_reg_n_0_[4]\ : STD_LOGIC;
  signal \q0_reg_n_0_[5]\ : STD_LOGIC;
  signal \q0_reg_n_0_[6]\ : STD_LOGIC;
  signal \q0_reg_n_0_[7]\ : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
\q0[0]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => \q0[0]_i_1__14_n_0\
    );
\q0[1]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => \q0[1]_i_1__14_n_0\
    );
\q0[2]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => \q0[2]_i_1__14_n_0\
    );
\q0[3]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => \q0[3]_i_1__14_n_0\
    );
\q0[4]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => \q0[4]_i_1__14_n_0\
    );
\q0[5]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => \q0[5]_i_1__14_n_0\
    );
\q0[6]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => \q0[6]_i_1__14_n_0\
    );
\q0[7]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => \q0[7]_i_1__16_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__14_n_0\,
      Q => \q0_reg_n_0_[0]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__14_n_0\,
      Q => \q0_reg_n_0_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__14_n_0\,
      Q => \q0_reg_n_0_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__14_n_0\,
      Q => \q0_reg_n_0_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__14_n_0\,
      Q => \q0_reg_n_0_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__14_n_0\,
      Q => \q0_reg_n_0_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__14_n_0\,
      Q => \q0_reg_n_0_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__16_n_0\,
      Q => \q0_reg_n_0_[7]\,
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_2\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \q0_reg[7]_1\(0),
      DIB => \q0_reg[7]_1\(1),
      DIC => \q0_reg[7]_1\(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \q0_reg[7]_1\(3),
      DIB => \q0_reg[7]_1\(4),
      DIC => \q0_reg[7]_1\(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => \q0_reg[7]_1\(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => \q0_reg[7]_1\(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
\right_border_buf_0_4_fu_296[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[0]\,
      I1 => brmerge_reg_2257,
      I2 => Q(0),
      I3 => ADDRD(0),
      I4 => \right_border_buf_0_4_fu_296_reg[7]\(0),
      I5 => ADDRD(1),
      O => \^q0_reg[7]_0\(0)
    );
\right_border_buf_0_4_fu_296[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[1]\,
      I1 => brmerge_reg_2257,
      I2 => Q(1),
      I3 => ADDRD(0),
      I4 => \right_border_buf_0_4_fu_296_reg[7]\(1),
      I5 => ADDRD(1),
      O => \^q0_reg[7]_0\(1)
    );
\right_border_buf_0_4_fu_296[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[2]\,
      I1 => brmerge_reg_2257,
      I2 => Q(2),
      I3 => ADDRD(0),
      I4 => \right_border_buf_0_4_fu_296_reg[7]\(2),
      I5 => ADDRD(1),
      O => \^q0_reg[7]_0\(2)
    );
\right_border_buf_0_4_fu_296[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[3]\,
      I1 => brmerge_reg_2257,
      I2 => Q(3),
      I3 => ADDRD(0),
      I4 => \right_border_buf_0_4_fu_296_reg[7]\(3),
      I5 => ADDRD(1),
      O => \^q0_reg[7]_0\(3)
    );
\right_border_buf_0_4_fu_296[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[4]\,
      I1 => brmerge_reg_2257,
      I2 => Q(4),
      I3 => ADDRD(0),
      I4 => \right_border_buf_0_4_fu_296_reg[7]\(4),
      I5 => ADDRD(1),
      O => \^q0_reg[7]_0\(4)
    );
\right_border_buf_0_4_fu_296[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[5]\,
      I1 => brmerge_reg_2257,
      I2 => Q(5),
      I3 => ADDRD(0),
      I4 => \right_border_buf_0_4_fu_296_reg[7]\(5),
      I5 => ADDRD(1),
      O => \^q0_reg[7]_0\(5)
    );
\right_border_buf_0_4_fu_296[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[6]\,
      I1 => brmerge_reg_2257,
      I2 => Q(6),
      I3 => ADDRD(0),
      I4 => \right_border_buf_0_4_fu_296_reg[7]\(6),
      I5 => ADDRD(1),
      O => \^q0_reg[7]_0\(6)
    );
\right_border_buf_0_4_fu_296[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \q0_reg_n_0_[7]\,
      I1 => brmerge_reg_2257,
      I2 => Q(7),
      I3 => ADDRD(0),
      I4 => \right_border_buf_0_4_fu_296_reg[7]\(7),
      I5 => ADDRD(1),
      O => \^q0_reg[7]_0\(7)
    );
\src_kernel_win_0_va_4_reg_2328[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => tmp_37_reg_2225(1),
      I2 => \src_kernel_win_0_va_4_reg_2328_reg[7]\(0),
      I3 => tmp_37_reg_2225(0),
      I4 => tmp_8_reg_2215,
      I5 => \src_kernel_win_0_va_4_reg_2328_reg[7]_0\(0),
      O => \tmp_37_reg_2225_reg[1]\(0)
    );
\src_kernel_win_0_va_4_reg_2328[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => tmp_37_reg_2225(1),
      I2 => \src_kernel_win_0_va_4_reg_2328_reg[7]\(1),
      I3 => tmp_37_reg_2225(0),
      I4 => tmp_8_reg_2215,
      I5 => \src_kernel_win_0_va_4_reg_2328_reg[7]_0\(1),
      O => \tmp_37_reg_2225_reg[1]\(1)
    );
\src_kernel_win_0_va_4_reg_2328[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => tmp_37_reg_2225(1),
      I2 => \src_kernel_win_0_va_4_reg_2328_reg[7]\(2),
      I3 => tmp_37_reg_2225(0),
      I4 => tmp_8_reg_2215,
      I5 => \src_kernel_win_0_va_4_reg_2328_reg[7]_0\(2),
      O => \tmp_37_reg_2225_reg[1]\(2)
    );
\src_kernel_win_0_va_4_reg_2328[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => tmp_37_reg_2225(1),
      I2 => \src_kernel_win_0_va_4_reg_2328_reg[7]\(3),
      I3 => tmp_37_reg_2225(0),
      I4 => tmp_8_reg_2215,
      I5 => \src_kernel_win_0_va_4_reg_2328_reg[7]_0\(3),
      O => \tmp_37_reg_2225_reg[1]\(3)
    );
\src_kernel_win_0_va_4_reg_2328[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => tmp_37_reg_2225(1),
      I2 => \src_kernel_win_0_va_4_reg_2328_reg[7]\(4),
      I3 => tmp_37_reg_2225(0),
      I4 => tmp_8_reg_2215,
      I5 => \src_kernel_win_0_va_4_reg_2328_reg[7]_0\(4),
      O => \tmp_37_reg_2225_reg[1]\(4)
    );
\src_kernel_win_0_va_4_reg_2328[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => tmp_37_reg_2225(1),
      I2 => \src_kernel_win_0_va_4_reg_2328_reg[7]\(5),
      I3 => tmp_37_reg_2225(0),
      I4 => tmp_8_reg_2215,
      I5 => \src_kernel_win_0_va_4_reg_2328_reg[7]_0\(5),
      O => \tmp_37_reg_2225_reg[1]\(5)
    );
\src_kernel_win_0_va_4_reg_2328[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => tmp_37_reg_2225(1),
      I2 => \src_kernel_win_0_va_4_reg_2328_reg[7]\(6),
      I3 => tmp_37_reg_2225(0),
      I4 => tmp_8_reg_2215,
      I5 => \src_kernel_win_0_va_4_reg_2328_reg[7]_0\(6),
      O => \tmp_37_reg_2225_reg[1]\(6)
    );
\src_kernel_win_0_va_4_reg_2328[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => tmp_37_reg_2225(1),
      I2 => \src_kernel_win_0_va_4_reg_2328_reg[7]\(7),
      I3 => tmp_37_reg_2225(0),
      I4 => tmp_8_reg_2215,
      I5 => \src_kernel_win_0_va_4_reg_2328_reg[7]_0\(7),
      O => \tmp_37_reg_2225_reg[1]\(7)
    );
\src_kernel_win_0_va_5_reg_2334[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => row_assign_8_0_2_t_reg_2232(0),
      I2 => tmp_8_reg_2215,
      I3 => \src_kernel_win_0_va_4_reg_2328_reg[7]\(0),
      I4 => tmp_37_reg_2225(0),
      I5 => \src_kernel_win_0_va_4_reg_2328_reg[7]_0\(0),
      O => D(0)
    );
\src_kernel_win_0_va_5_reg_2334[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => row_assign_8_0_2_t_reg_2232(0),
      I2 => tmp_8_reg_2215,
      I3 => \src_kernel_win_0_va_4_reg_2328_reg[7]\(1),
      I4 => tmp_37_reg_2225(0),
      I5 => \src_kernel_win_0_va_4_reg_2328_reg[7]_0\(1),
      O => D(1)
    );
\src_kernel_win_0_va_5_reg_2334[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => row_assign_8_0_2_t_reg_2232(0),
      I2 => tmp_8_reg_2215,
      I3 => \src_kernel_win_0_va_4_reg_2328_reg[7]\(2),
      I4 => tmp_37_reg_2225(0),
      I5 => \src_kernel_win_0_va_4_reg_2328_reg[7]_0\(2),
      O => D(2)
    );
\src_kernel_win_0_va_5_reg_2334[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => row_assign_8_0_2_t_reg_2232(0),
      I2 => tmp_8_reg_2215,
      I3 => \src_kernel_win_0_va_4_reg_2328_reg[7]\(3),
      I4 => tmp_37_reg_2225(0),
      I5 => \src_kernel_win_0_va_4_reg_2328_reg[7]_0\(3),
      O => D(3)
    );
\src_kernel_win_0_va_5_reg_2334[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => row_assign_8_0_2_t_reg_2232(0),
      I2 => tmp_8_reg_2215,
      I3 => \src_kernel_win_0_va_4_reg_2328_reg[7]\(4),
      I4 => tmp_37_reg_2225(0),
      I5 => \src_kernel_win_0_va_4_reg_2328_reg[7]_0\(4),
      O => D(4)
    );
\src_kernel_win_0_va_5_reg_2334[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => row_assign_8_0_2_t_reg_2232(0),
      I2 => tmp_8_reg_2215,
      I3 => \src_kernel_win_0_va_4_reg_2328_reg[7]\(5),
      I4 => tmp_37_reg_2225(0),
      I5 => \src_kernel_win_0_va_4_reg_2328_reg[7]_0\(5),
      O => D(5)
    );
\src_kernel_win_0_va_5_reg_2334[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => row_assign_8_0_2_t_reg_2232(0),
      I2 => tmp_8_reg_2215,
      I3 => \src_kernel_win_0_va_4_reg_2328_reg[7]\(6),
      I4 => tmp_37_reg_2225(0),
      I5 => \src_kernel_win_0_va_4_reg_2328_reg[7]_0\(6),
      O => D(6)
    );
\src_kernel_win_0_va_5_reg_2334[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => row_assign_8_0_2_t_reg_2232(0),
      I2 => tmp_8_reg_2215,
      I3 => \src_kernel_win_0_va_4_reg_2328_reg[7]\(7),
      I4 => tmp_37_reg_2225(0),
      I5 => \src_kernel_win_0_va_4_reg_2328_reg[7]_0\(7),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_96 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2257 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    k_buf_2_val_5_addr_reg_2322 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \right_border_buf_0_2_fu_284_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    d1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_96 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_96;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_96 is
  signal \q0[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \q0[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \q0[2]_i_1__15_n_0\ : STD_LOGIC;
  signal \q0[3]_i_1__15_n_0\ : STD_LOGIC;
  signal \q0[4]_i_1__15_n_0\ : STD_LOGIC;
  signal \q0[5]_i_1__15_n_0\ : STD_LOGIC;
  signal \q0[6]_i_1__15_n_0\ : STD_LOGIC;
  signal \q0[7]_i_1__17_n_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
\q0[0]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => \q0[0]_i_1__15_n_0\
    );
\q0[1]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => \q0[1]_i_1__15_n_0\
    );
\q0[2]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => \q0[2]_i_1__15_n_0\
    );
\q0[3]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => \q0[3]_i_1__15_n_0\
    );
\q0[4]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => \q0[4]_i_1__15_n_0\
    );
\q0[5]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => \q0[5]_i_1__15_n_0\
    );
\q0[6]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => \q0[6]_i_1__15_n_0\
    );
\q0[7]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_0\(0),
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => \q0[7]_i_1__17_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__15_n_0\,
      Q => \^q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__15_n_0\,
      Q => \^q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__15_n_0\,
      Q => \^q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__15_n_0\,
      Q => \^q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__15_n_0\,
      Q => \^q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__15_n_0\,
      Q => \^q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__15_n_0\,
      Q => \^q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__17_n_0\,
      Q => \^q0_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2322(5 downto 0),
      DIA => d1(0),
      DIB => d1(1),
      DIC => d1(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2322(5 downto 0),
      DIA => d1(3),
      DIB => d1(4),
      DIC => d1(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2322(0),
      A1 => k_buf_2_val_5_addr_reg_2322(1),
      A2 => k_buf_2_val_5_addr_reg_2322(2),
      A3 => k_buf_2_val_5_addr_reg_2322(3),
      A4 => k_buf_2_val_5_addr_reg_2322(4),
      A5 => k_buf_2_val_5_addr_reg_2322(5),
      D => d1(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2322(0),
      A1 => k_buf_2_val_5_addr_reg_2322(1),
      A2 => k_buf_2_val_5_addr_reg_2322(2),
      A3 => k_buf_2_val_5_addr_reg_2322(3),
      A4 => k_buf_2_val_5_addr_reg_2322(4),
      A5 => k_buf_2_val_5_addr_reg_2322(5),
      D => d1(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2322(5 downto 0),
      DIA => d1(0),
      DIB => d1(1),
      DIC => d1(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => k_buf_2_val_5_addr_reg_2322(5 downto 0),
      DIA => d1(3),
      DIB => d1(4),
      DIC => d1(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2322(0),
      A1 => k_buf_2_val_5_addr_reg_2322(1),
      A2 => k_buf_2_val_5_addr_reg_2322(2),
      A3 => k_buf_2_val_5_addr_reg_2322(3),
      A4 => k_buf_2_val_5_addr_reg_2322(4),
      A5 => k_buf_2_val_5_addr_reg_2322(5),
      D => d1(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => k_buf_2_val_5_addr_reg_2322(0),
      A1 => k_buf_2_val_5_addr_reg_2322(1),
      A2 => k_buf_2_val_5_addr_reg_2322(2),
      A3 => k_buf_2_val_5_addr_reg_2322(3),
      A4 => k_buf_2_val_5_addr_reg_2322(4),
      A5 => k_buf_2_val_5_addr_reg_2322(5),
      D => d1(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_2\
    );
\right_border_buf_0_2_fu_284[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => brmerge_reg_2257,
      I2 => Q(0),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_0_2_fu_284_reg[7]\(0),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => D(0)
    );
\right_border_buf_0_2_fu_284[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => brmerge_reg_2257,
      I2 => Q(1),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_0_2_fu_284_reg[7]\(1),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => D(1)
    );
\right_border_buf_0_2_fu_284[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => brmerge_reg_2257,
      I2 => Q(2),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_0_2_fu_284_reg[7]\(2),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => D(2)
    );
\right_border_buf_0_2_fu_284[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => brmerge_reg_2257,
      I2 => Q(3),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_0_2_fu_284_reg[7]\(3),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => D(3)
    );
\right_border_buf_0_2_fu_284[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => brmerge_reg_2257,
      I2 => Q(4),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_0_2_fu_284_reg[7]\(4),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => D(4)
    );
\right_border_buf_0_2_fu_284[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => brmerge_reg_2257,
      I2 => Q(5),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_0_2_fu_284_reg[7]\(5),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => D(5)
    );
\right_border_buf_0_2_fu_284[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => brmerge_reg_2257,
      I2 => Q(6),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_0_2_fu_284_reg[7]\(6),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => D(6)
    );
\right_border_buf_0_2_fu_284[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => brmerge_reg_2257,
      I2 => Q(7),
      I3 => k_buf_2_val_5_addr_reg_2322(0),
      I4 => \right_border_buf_0_2_fu_284_reg[7]\(7),
      I5 => k_buf_2_val_5_addr_reg_2322(1),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_97 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \t_V_2_reg_564_reg[4]\ : out STD_LOGIC;
    brmerge_reg_2257 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \right_border_buf_0_s_fu_272_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_clk : in STD_LOGIC;
    p_src_data_stream_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_97 : entity is "Filter2D_1_k_buf_dEe_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_97;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_97 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal ram_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal ram_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal ram_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal ram_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal ram_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal ram_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal ram_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal \^t_v_2_reg_564_reg[4]\ : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_0_2 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of ram_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of ram_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_3_5 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of ram_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_6_6 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of ram_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of ram_reg_64_127_7_7 : label is 99;
  attribute ram_slice_begin of ram_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_64_127_7_7 : label is 7;
begin
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
  \t_V_2_reg_564_reg[4]\ <= \^t_v_2_reg_564_reg[4]\;
\k_buf_0_val_3_addr_reg_2270[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \q0_reg[0]_0\(4),
      I1 => \q0_reg[0]_0\(3),
      I2 => \q0_reg[0]_0\(1),
      I3 => \q0_reg[0]_0\(2),
      I4 => \q0_reg[0]_0\(0),
      O => \^t_v_2_reg_564_reg[4]\
    );
\q0[0]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(6),
      I1 => \^t_v_2_reg_564_reg[4]\,
      I2 => \q0_reg[0]_0\(5),
      I3 => ram_reg_64_127_0_2_n_0,
      I4 => ram_reg_0_63_0_2_n_0,
      O => q00(0)
    );
\q0[1]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(6),
      I1 => \^t_v_2_reg_564_reg[4]\,
      I2 => \q0_reg[0]_0\(5),
      I3 => ram_reg_64_127_0_2_n_1,
      I4 => ram_reg_0_63_0_2_n_1,
      O => q00(1)
    );
\q0[2]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(6),
      I1 => \^t_v_2_reg_564_reg[4]\,
      I2 => \q0_reg[0]_0\(5),
      I3 => ram_reg_64_127_0_2_n_2,
      I4 => ram_reg_0_63_0_2_n_2,
      O => q00(2)
    );
\q0[3]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(6),
      I1 => \^t_v_2_reg_564_reg[4]\,
      I2 => \q0_reg[0]_0\(5),
      I3 => ram_reg_64_127_3_5_n_0,
      I4 => ram_reg_0_63_3_5_n_0,
      O => q00(3)
    );
\q0[4]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(6),
      I1 => \^t_v_2_reg_564_reg[4]\,
      I2 => \q0_reg[0]_0\(5),
      I3 => ram_reg_64_127_3_5_n_1,
      I4 => ram_reg_0_63_3_5_n_1,
      O => q00(4)
    );
\q0[5]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(6),
      I1 => \^t_v_2_reg_564_reg[4]\,
      I2 => \q0_reg[0]_0\(5),
      I3 => ram_reg_64_127_3_5_n_2,
      I4 => ram_reg_0_63_3_5_n_2,
      O => q00(5)
    );
\q0[6]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(6),
      I1 => \^t_v_2_reg_564_reg[4]\,
      I2 => \q0_reg[0]_0\(5),
      I3 => ram_reg_64_127_6_6_n_0,
      I4 => ram_reg_0_63_6_6_n_0,
      O => q00(6)
    );
\q0[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \q0_reg[0]_0\(6),
      I1 => \^t_v_2_reg_564_reg[4]\,
      I2 => \q0_reg[0]_0\(5),
      I3 => ram_reg_64_127_7_7_n_0,
      I4 => ram_reg_0_63_7_7_n_0,
      O => q00(7)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => \^q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => \^q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => \^q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => \^q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => \^q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => \^q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => \^q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => \^q0_reg[7]_0\(7),
      R => '0'
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_src_data_stream_V_dout(0),
      DIB => p_src_data_stream_V_dout(1),
      DIC => p_src_data_stream_V_dout(2),
      DID => '0',
      DOA => ram_reg_0_63_0_2_n_0,
      DOB => ram_reg_0_63_0_2_n_1,
      DOC => ram_reg_0_63_0_2_n_2,
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_src_data_stream_V_dout(3),
      DIB => p_src_data_stream_V_dout(4),
      DIC => p_src_data_stream_V_dout(5),
      DID => '0',
      DOA => ram_reg_0_63_3_5_n_0,
      DOB => ram_reg_0_63_3_5_n_1,
      DOC => ram_reg_0_63_3_5_n_2,
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => p_src_data_stream_V_dout(6),
      DPO => ram_reg_0_63_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => p_src_data_stream_V_dout(7),
      DPO => ram_reg_0_63_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[7]_1\
    );
ram_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_src_data_stream_V_dout(0),
      DIB => p_src_data_stream_V_dout(1),
      DIC => p_src_data_stream_V_dout(2),
      DID => '0',
      DOA => ram_reg_64_127_0_2_n_0,
      DOB => ram_reg_64_127_0_2_n_1,
      DOC => ram_reg_64_127_0_2_n_2,
      DOD => NLW_ram_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
ram_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRB(5 downto 0) => ADDRA(5 downto 0),
      ADDRC(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_src_data_stream_V_dout(3),
      DIB => p_src_data_stream_V_dout(4),
      DIC => p_src_data_stream_V_dout(5),
      DID => '0',
      DOA => ram_reg_64_127_3_5_n_0,
      DOB => ram_reg_64_127_3_5_n_1,
      DOC => ram_reg_64_127_3_5_n_2,
      DOD => NLW_ram_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
ram_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => p_src_data_stream_V_dout(6),
      DPO => ram_reg_64_127_6_6_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
ram_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => ADDRD(0),
      A1 => ADDRD(1),
      A2 => ADDRD(2),
      A3 => ADDRD(3),
      A4 => ADDRD(4),
      A5 => ADDRD(5),
      D => p_src_data_stream_V_dout(7),
      DPO => ram_reg_64_127_7_7_n_0,
      DPRA0 => ADDRA(0),
      DPRA1 => ADDRA(1),
      DPRA2 => ADDRA(2),
      DPRA3 => ADDRA(3),
      DPRA4 => ADDRA(4),
      DPRA5 => ADDRA(5),
      SPO => NLW_ram_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\right_border_buf_0_s_fu_272[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => brmerge_reg_2257,
      I2 => Q(0),
      I3 => ADDRD(0),
      I4 => \right_border_buf_0_s_fu_272_reg[7]\(0),
      I5 => ADDRD(1),
      O => D(0)
    );
\right_border_buf_0_s_fu_272[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => brmerge_reg_2257,
      I2 => Q(1),
      I3 => ADDRD(0),
      I4 => \right_border_buf_0_s_fu_272_reg[7]\(1),
      I5 => ADDRD(1),
      O => D(1)
    );
\right_border_buf_0_s_fu_272[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => brmerge_reg_2257,
      I2 => Q(2),
      I3 => ADDRD(0),
      I4 => \right_border_buf_0_s_fu_272_reg[7]\(2),
      I5 => ADDRD(1),
      O => D(2)
    );
\right_border_buf_0_s_fu_272[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => brmerge_reg_2257,
      I2 => Q(3),
      I3 => ADDRD(0),
      I4 => \right_border_buf_0_s_fu_272_reg[7]\(3),
      I5 => ADDRD(1),
      O => D(3)
    );
\right_border_buf_0_s_fu_272[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => brmerge_reg_2257,
      I2 => Q(4),
      I3 => ADDRD(0),
      I4 => \right_border_buf_0_s_fu_272_reg[7]\(4),
      I5 => ADDRD(1),
      O => D(4)
    );
\right_border_buf_0_s_fu_272[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => brmerge_reg_2257,
      I2 => Q(5),
      I3 => ADDRD(0),
      I4 => \right_border_buf_0_s_fu_272_reg[7]\(5),
      I5 => ADDRD(1),
      O => D(5)
    );
\right_border_buf_0_s_fu_272[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => brmerge_reg_2257,
      I2 => Q(6),
      I3 => ADDRD(0),
      I4 => \right_border_buf_0_s_fu_272_reg[7]\(6),
      I5 => ADDRD(1),
      O => D(6)
    );
\right_border_buf_0_s_fu_272[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => brmerge_reg_2257,
      I2 => Q(7),
      I3 => ADDRD(0),
      I4 => \right_border_buf_0_s_fu_272_reg[7]\(7),
      I5 => ADDRD(1),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo is
  port (
    \t_V_reg_169_reg[0]_0\ : out STD_LOGIC;
    Mat2AXIvideo_U0_img_data_stream_2_V_read : out STD_LOGIC;
    image_out_TVALID : out STD_LOGIC;
    image_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    image_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    image_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    Mat2AXIvideo_U0_ap_start : in STD_LOGIC;
    image_out_TREADY : in STD_LOGIC;
    dste_data_stream_0_s_empty_n : in STD_LOGIC;
    dste_data_stream_1_s_empty_n : in STD_LOGIC;
    dste_data_stream_2_s_empty_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo is
  signal AXI_video_strm_V_data_V_1_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_load_A : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_load_B : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_payload_A : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_video_strm_V_data_V_1_payload_B : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_video_strm_V_data_V_1_sel : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_dest_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_id_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_id_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_keep_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_strb_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \^mat2axivideo_u0_img_data_stream_2_v_read\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4__3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5__3_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__5_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__5_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__4_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_0 : STD_LOGIC;
  signal \axi_last_V_reg_271[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_271[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_271_reg_n_0_[0]\ : STD_LOGIC;
  signal exitcond_fu_208_p2 : STD_LOGIC;
  signal \exitcond_reg_262[0]_i_1_n_0\ : STD_LOGIC;
  signal exitcond_reg_262_pp0_iter1_reg : STD_LOGIC;
  signal \exitcond_reg_262_pp0_iter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_reg_262_reg_n_0_[0]\ : STD_LOGIC;
  signal i_V_fu_202_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_V_reg_257 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_V_reg_2570 : STD_LOGIC;
  signal \i_V_reg_257[6]_i_3_n_0\ : STD_LOGIC;
  signal \i_V_reg_257[6]_i_4_n_0\ : STD_LOGIC;
  signal \^image_out_tvalid\ : STD_LOGIC;
  signal j_V_fu_214_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal t_V_1_reg_180 : STD_LOGIC;
  signal t_V_1_reg_1800 : STD_LOGIC;
  signal \t_V_1_reg_180[6]_i_4_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_180_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal t_V_reg_169 : STD_LOGIC;
  signal \^t_v_reg_169_reg[0]_0\ : STD_LOGIC;
  signal \t_V_reg_169_reg_n_0_[0]\ : STD_LOGIC;
  signal \t_V_reg_169_reg_n_0_[1]\ : STD_LOGIC;
  signal \t_V_reg_169_reg_n_0_[2]\ : STD_LOGIC;
  signal \t_V_reg_169_reg_n_0_[3]\ : STD_LOGIC;
  signal \t_V_reg_169_reg_n_0_[4]\ : STD_LOGIC;
  signal \t_V_reg_169_reg_n_0_[5]\ : STD_LOGIC;
  signal \t_V_reg_169_reg_n_0_[6]\ : STD_LOGIC;
  signal tmp_user_V_fu_118 : STD_LOGIC;
  signal \tmp_user_V_fu_118[0]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_1_sel_rd_i_1 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_1_sel_wr_i_1 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_data_V_1_state[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_dest_V_1_state[0]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_1_sel_rd_i_1 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_1_sel_wr_i_1 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_last_V_1_state[1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_1_sel_rd_i_1 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_1_sel_wr_i_1 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_user_V_1_state[1]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3__2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_4__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_5\ : label is "soft_lutpair192";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \exitcond_reg_262_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \i_V_reg_257[0]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \i_V_reg_257[1]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \i_V_reg_257[2]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \i_V_reg_257[3]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \i_V_reg_257[4]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \i_V_reg_257[6]_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \i_V_reg_257[6]_i_4\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \image_out_TDATA[0]_INST_0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \image_out_TDATA[10]_INST_0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \image_out_TDATA[11]_INST_0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \image_out_TDATA[12]_INST_0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \image_out_TDATA[13]_INST_0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \image_out_TDATA[14]_INST_0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \image_out_TDATA[15]_INST_0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \image_out_TDATA[16]_INST_0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \image_out_TDATA[17]_INST_0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \image_out_TDATA[18]_INST_0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \image_out_TDATA[19]_INST_0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \image_out_TDATA[1]_INST_0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \image_out_TDATA[20]_INST_0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \image_out_TDATA[21]_INST_0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \image_out_TDATA[23]_INST_0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \image_out_TDATA[2]_INST_0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \image_out_TDATA[3]_INST_0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \image_out_TDATA[4]_INST_0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \image_out_TDATA[5]_INST_0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \image_out_TDATA[6]_INST_0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \image_out_TDATA[7]_INST_0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \image_out_TDATA[8]_INST_0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \image_out_TDATA[9]_INST_0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \t_V_1_reg_180[0]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \t_V_1_reg_180[1]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \t_V_1_reg_180[2]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \t_V_1_reg_180[3]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \t_V_1_reg_180[4]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \t_V_1_reg_180[6]_i_4\ : label is "soft_lutpair198";
begin
  Mat2AXIvideo_U0_img_data_stream_2_V_read <= \^mat2axivideo_u0_img_data_stream_2_v_read\;
  image_out_TVALID <= \^image_out_tvalid\;
  \t_V_reg_169_reg[0]_0\ <= \^t_v_reg_169_reg[0]_0\;
\AXI_video_strm_V_data_V_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      I1 => AXI_video_strm_V_data_V_1_ack_in,
      I2 => AXI_video_strm_V_data_V_1_sel_wr,
      O => AXI_video_strm_V_data_V_1_load_A
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(0),
      Q => AXI_video_strm_V_data_V_1_payload_A(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(10),
      Q => AXI_video_strm_V_data_V_1_payload_A(10),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(11),
      Q => AXI_video_strm_V_data_V_1_payload_A(11),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(12),
      Q => AXI_video_strm_V_data_V_1_payload_A(12),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(13),
      Q => AXI_video_strm_V_data_V_1_payload_A(13),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(14),
      Q => AXI_video_strm_V_data_V_1_payload_A(14),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(15),
      Q => AXI_video_strm_V_data_V_1_payload_A(15),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(16),
      Q => AXI_video_strm_V_data_V_1_payload_A(16),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(17),
      Q => AXI_video_strm_V_data_V_1_payload_A(17),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(18),
      Q => AXI_video_strm_V_data_V_1_payload_A(18),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(19),
      Q => AXI_video_strm_V_data_V_1_payload_A(19),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(1),
      Q => AXI_video_strm_V_data_V_1_payload_A(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(20),
      Q => AXI_video_strm_V_data_V_1_payload_A(20),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(21),
      Q => AXI_video_strm_V_data_V_1_payload_A(21),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(22),
      Q => AXI_video_strm_V_data_V_1_payload_A(22),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(23),
      Q => AXI_video_strm_V_data_V_1_payload_A(23),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(2),
      Q => AXI_video_strm_V_data_V_1_payload_A(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(3),
      Q => AXI_video_strm_V_data_V_1_payload_A(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(4),
      Q => AXI_video_strm_V_data_V_1_payload_A(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(5),
      Q => AXI_video_strm_V_data_V_1_payload_A(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(6),
      Q => AXI_video_strm_V_data_V_1_payload_A(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(7),
      Q => AXI_video_strm_V_data_V_1_payload_A(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(8),
      Q => AXI_video_strm_V_data_V_1_payload_A(8),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(9),
      Q => AXI_video_strm_V_data_V_1_payload_A(9),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      I1 => AXI_video_strm_V_data_V_1_ack_in,
      I2 => AXI_video_strm_V_data_V_1_sel_wr,
      O => AXI_video_strm_V_data_V_1_load_B
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(0),
      Q => AXI_video_strm_V_data_V_1_payload_B(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(10),
      Q => AXI_video_strm_V_data_V_1_payload_B(10),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(11),
      Q => AXI_video_strm_V_data_V_1_payload_B(11),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(12),
      Q => AXI_video_strm_V_data_V_1_payload_B(12),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(13),
      Q => AXI_video_strm_V_data_V_1_payload_B(13),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(14),
      Q => AXI_video_strm_V_data_V_1_payload_B(14),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(15),
      Q => AXI_video_strm_V_data_V_1_payload_B(15),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(16),
      Q => AXI_video_strm_V_data_V_1_payload_B(16),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(17),
      Q => AXI_video_strm_V_data_V_1_payload_B(17),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(18),
      Q => AXI_video_strm_V_data_V_1_payload_B(18),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(19),
      Q => AXI_video_strm_V_data_V_1_payload_B(19),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(1),
      Q => AXI_video_strm_V_data_V_1_payload_B(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(20),
      Q => AXI_video_strm_V_data_V_1_payload_B(20),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(21),
      Q => AXI_video_strm_V_data_V_1_payload_B(21),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(22),
      Q => AXI_video_strm_V_data_V_1_payload_B(22),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(23),
      Q => AXI_video_strm_V_data_V_1_payload_B(23),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(2),
      Q => AXI_video_strm_V_data_V_1_payload_B(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(3),
      Q => AXI_video_strm_V_data_V_1_payload_B(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(4),
      Q => AXI_video_strm_V_data_V_1_payload_B(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(5),
      Q => AXI_video_strm_V_data_V_1_payload_B(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(6),
      Q => AXI_video_strm_V_data_V_1_payload_B(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(7),
      Q => AXI_video_strm_V_data_V_1_payload_B(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(8),
      Q => AXI_video_strm_V_data_V_1_payload_B(8),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(9),
      Q => AXI_video_strm_V_data_V_1_payload_B(9),
      R => '0'
    );
AXI_video_strm_V_data_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => image_out_TREADY,
      I1 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0
    );
AXI_video_strm_V_data_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_data_V_1_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_data_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_ack_in,
      I1 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I2 => AXI_video_strm_V_data_V_1_sel_wr,
      O => AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0
    );
AXI_video_strm_V_data_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_data_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_data_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC00000"
    )
        port map (
      I0 => image_out_TREADY,
      I1 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I2 => AXI_video_strm_V_data_V_1_ack_in,
      I3 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_data_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I1 => AXI_video_strm_V_data_V_1_ack_in,
      I2 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      I3 => image_out_TREADY,
      O => AXI_video_strm_V_data_V_1_state(1)
    );
\AXI_video_strm_V_data_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_data_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_1_state(1),
      Q => AXI_video_strm_V_data_V_1_ack_in,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_dest_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF880000"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\,
      I1 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I2 => image_out_TREADY,
      I3 => \^image_out_tvalid\,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_dest_V_1_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \exitcond_reg_262_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_block_pp0_stage0_subdone,
      O => \^mat2axivideo_u0_img_data_stream_2_v_read\
    );
\AXI_video_strm_V_dest_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFBB"
    )
        port map (
      I0 => image_out_TREADY,
      I1 => \^image_out_tvalid\,
      I2 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I3 => \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\,
      O => AXI_video_strm_V_dest_V_1_state(1)
    );
\AXI_video_strm_V_dest_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0\,
      Q => \^image_out_tvalid\,
      R => '0'
    );
\AXI_video_strm_V_dest_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_dest_V_1_state(1),
      Q => \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_id_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF880000"
    )
        port map (
      I0 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      I1 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I2 => image_out_TREADY,
      I3 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[0]\,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_id_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFBB"
    )
        port map (
      I0 => image_out_TREADY,
      I1 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[0]\,
      I2 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I3 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      O => AXI_video_strm_V_id_V_1_state(1)
    );
\AXI_video_strm_V_id_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_id_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_id_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_id_V_1_state(1),
      Q => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_keep_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF880000"
    )
        port map (
      I0 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      I1 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I2 => image_out_TREADY,
      I3 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0]\,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_keep_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFBB"
    )
        port map (
      I0 => image_out_TREADY,
      I1 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0]\,
      I2 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I3 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      O => AXI_video_strm_V_keep_V_1_state(1)
    );
\AXI_video_strm_V_keep_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_keep_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_keep_V_1_state(1),
      Q => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \axi_last_V_reg_271_reg_n_0_[0]\,
      I1 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => AXI_video_strm_V_last_V_1_sel_wr,
      I4 => AXI_video_strm_V_last_V_1_payload_A,
      O => \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0\,
      Q => AXI_video_strm_V_last_V_1_payload_A,
      R => '0'
    );
\AXI_video_strm_V_last_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => \axi_last_V_reg_271_reg_n_0_[0]\,
      I1 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => AXI_video_strm_V_last_V_1_sel_wr,
      I4 => AXI_video_strm_V_last_V_1_payload_B,
      O => \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0\,
      Q => AXI_video_strm_V_last_V_1_payload_B,
      R => '0'
    );
AXI_video_strm_V_last_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => image_out_TREADY,
      I1 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_last_V_1_sel,
      O => AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0
    );
AXI_video_strm_V_last_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_last_V_1_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_last_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_1_ack_in,
      I1 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I2 => AXI_video_strm_V_last_V_1_sel_wr,
      O => AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0
    );
AXI_video_strm_V_last_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_last_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC00000"
    )
        port map (
      I0 => image_out_TREADY,
      I1 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I1 => AXI_video_strm_V_last_V_1_ack_in,
      I2 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I3 => image_out_TREADY,
      O => AXI_video_strm_V_last_V_1_state(1)
    );
\AXI_video_strm_V_last_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_last_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_1_state(1),
      Q => AXI_video_strm_V_last_V_1_ack_in,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_strb_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF880000"
    )
        port map (
      I0 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\,
      I1 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I2 => image_out_TREADY,
      I3 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]\,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_strb_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFBB"
    )
        port map (
      I0 => image_out_TREADY,
      I1 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]\,
      I2 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I3 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\,
      O => AXI_video_strm_V_strb_V_1_state(1)
    );
\AXI_video_strm_V_strb_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_strb_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_strb_V_1_state(1),
      Q => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => tmp_user_V_fu_118,
      I1 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_1_ack_in,
      I3 => AXI_video_strm_V_user_V_1_sel_wr,
      I4 => AXI_video_strm_V_user_V_1_payload_A,
      O => \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0\,
      Q => AXI_video_strm_V_user_V_1_payload_A,
      R => '0'
    );
\AXI_video_strm_V_user_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => tmp_user_V_fu_118,
      I1 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_1_ack_in,
      I3 => AXI_video_strm_V_user_V_1_sel_wr,
      I4 => AXI_video_strm_V_user_V_1_payload_B,
      O => \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0\,
      Q => AXI_video_strm_V_user_V_1_payload_B,
      R => '0'
    );
AXI_video_strm_V_user_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => image_out_TREADY,
      I1 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_1_sel,
      O => AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0
    );
AXI_video_strm_V_user_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_user_V_1_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_user_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_1_ack_in,
      I1 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I2 => AXI_video_strm_V_user_V_1_sel_wr,
      O => AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0
    );
AXI_video_strm_V_user_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_user_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC00000"
    )
        port map (
      I0 => image_out_TREADY,
      I1 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I2 => AXI_video_strm_V_user_V_1_ack_in,
      I3 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I4 => ap_rst_n,
      O => \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      I1 => AXI_video_strm_V_user_V_1_ack_in,
      I2 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I3 => image_out_TREADY,
      O => AXI_video_strm_V_user_V_1_state(1)
    );
\AXI_video_strm_V_user_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_user_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_1_state(1),
      Q => AXI_video_strm_V_user_V_1_ack_in,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^t_v_reg_169_reg[0]_0\,
      I1 => ap_CS_fsm_state2,
      I2 => Mat2AXIvideo_U0_ap_start,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAFFEAEAEA"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => Mat2AXIvideo_U0_ap_start,
      I3 => \^t_v_reg_169_reg[0]_0\,
      I4 => ap_CS_fsm_state2,
      I5 => ap_NS_fsm1,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8A8A8A8A8A8A8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \ap_CS_fsm[2]_i_2__2_n_0\,
      I3 => \^t_v_reg_169_reg[0]_0\,
      I4 => ap_NS_fsm1,
      I5 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => exitcond_fu_208_p2,
      I3 => ap_enable_reg_pp0_iter2_reg_n_0,
      O => \ap_CS_fsm[2]_i_2__2_n_0\
    );
\ap_CS_fsm[2]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_5_n_0\,
      I1 => \t_V_reg_169_reg_n_0_[0]\,
      I2 => \t_V_reg_169_reg_n_0_[2]\,
      I3 => \t_V_reg_169_reg_n_0_[1]\,
      I4 => i_V_reg_2570,
      O => \^t_v_reg_169_reg[0]_0\
    );
\ap_CS_fsm[2]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_5_n_0\,
      I1 => \t_V_reg_169_reg_n_0_[0]\,
      I2 => \t_V_reg_169_reg_n_0_[2]\,
      I3 => \t_V_reg_169_reg_n_0_[1]\,
      I4 => i_V_reg_2570,
      O => ap_NS_fsm1
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \t_V_reg_169_reg_n_0_[6]\,
      I1 => \t_V_reg_169_reg_n_0_[5]\,
      I2 => \t_V_reg_169_reg_n_0_[4]\,
      I3 => \t_V_reg_169_reg_n_0_[3]\,
      O => \ap_CS_fsm[2]_i_5_n_0\
    );
\ap_CS_fsm[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044404040"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_0,
      I3 => exitcond_fu_208_p2,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABABABA"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_4__3_n_0\,
      I1 => \exitcond_reg_262_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => dste_data_stream_0_s_empty_n,
      I4 => dste_data_stream_1_s_empty_n,
      O => ap_block_pp0_stage0_subdone
    );
\ap_CS_fsm[3]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_5__3_n_0\,
      I1 => \t_V_1_reg_180_reg__0\(5),
      I2 => \t_V_1_reg_180_reg__0\(6),
      I3 => \t_V_1_reg_180_reg__0\(0),
      I4 => \t_V_1_reg_180_reg__0\(2),
      I5 => \t_V_1_reg_180_reg__0\(1),
      O => exitcond_fu_208_p2
    );
\ap_CS_fsm[3]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404040FFF0404"
    )
        port map (
      I0 => exitcond_reg_262_pp0_iter1_reg,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => AXI_video_strm_V_data_V_1_ack_in,
      I3 => dste_data_stream_2_s_empty_n,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => \exitcond_reg_262_reg_n_0_[0]\,
      O => \ap_CS_fsm[3]_i_4__3_n_0\
    );
\ap_CS_fsm[3]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_1_reg_180_reg__0\(3),
      I1 => \t_V_1_reg_180_reg__0\(4),
      O => \ap_CS_fsm[3]_i_5__3_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0B000F0F0F000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_rst_n,
      I3 => ap_NS_fsm1,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => exitcond_fu_208_p2,
      O => \ap_enable_reg_pp0_iter0_i_1__5_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__5_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888800A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => exitcond_fu_208_p2,
      I4 => ap_block_pp0_stage0_subdone,
      O => \ap_enable_reg_pp0_iter1_i_1__5_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__5_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A088A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => ap_NS_fsm1,
      O => \ap_enable_reg_pp0_iter2_i_1__4_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__4_n_0\,
      Q => ap_enable_reg_pp0_iter2_reg_n_0,
      R => '0'
    );
\axi_last_V_reg_271[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FB40"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \axi_last_V_reg_271[0]_i_2_n_0\,
      I3 => \axi_last_V_reg_271_reg_n_0_[0]\,
      I4 => exitcond_fu_208_p2,
      O => \axi_last_V_reg_271[0]_i_1_n_0\
    );
\axi_last_V_reg_271[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \t_V_1_reg_180[6]_i_4_n_0\,
      I1 => \t_V_1_reg_180_reg__0\(5),
      I2 => \t_V_1_reg_180_reg__0\(6),
      I3 => \t_V_1_reg_180_reg__0\(2),
      I4 => \t_V_1_reg_180_reg__0\(3),
      I5 => \t_V_1_reg_180_reg__0\(4),
      O => \axi_last_V_reg_271[0]_i_2_n_0\
    );
\axi_last_V_reg_271_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \axi_last_V_reg_271[0]_i_1_n_0\,
      Q => \axi_last_V_reg_271_reg_n_0_[0]\,
      R => '0'
    );
\exitcond_reg_262[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond_fu_208_p2,
      I3 => \exitcond_reg_262_reg_n_0_[0]\,
      O => \exitcond_reg_262[0]_i_1_n_0\
    );
\exitcond_reg_262_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_reg_262_reg_n_0_[0]\,
      I3 => exitcond_reg_262_pp0_iter1_reg,
      O => \exitcond_reg_262_pp0_iter1_reg[0]_i_1_n_0\
    );
\exitcond_reg_262_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_262_pp0_iter1_reg[0]_i_1_n_0\,
      Q => exitcond_reg_262_pp0_iter1_reg,
      R => '0'
    );
\exitcond_reg_262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_262[0]_i_1_n_0\,
      Q => \exitcond_reg_262_reg_n_0_[0]\,
      R => '0'
    );
\i_V_reg_257[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_169_reg_n_0_[0]\,
      O => i_V_fu_202_p2(0)
    );
\i_V_reg_257[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_169_reg_n_0_[0]\,
      I1 => \t_V_reg_169_reg_n_0_[1]\,
      O => i_V_fu_202_p2(1)
    );
\i_V_reg_257[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t_V_reg_169_reg_n_0_[0]\,
      I1 => \t_V_reg_169_reg_n_0_[1]\,
      I2 => \t_V_reg_169_reg_n_0_[2]\,
      O => i_V_fu_202_p2(2)
    );
\i_V_reg_257[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \t_V_reg_169_reg_n_0_[1]\,
      I1 => \t_V_reg_169_reg_n_0_[0]\,
      I2 => \t_V_reg_169_reg_n_0_[2]\,
      I3 => \t_V_reg_169_reg_n_0_[3]\,
      O => i_V_fu_202_p2(3)
    );
\i_V_reg_257[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \t_V_reg_169_reg_n_0_[3]\,
      I1 => \t_V_reg_169_reg_n_0_[2]\,
      I2 => \t_V_reg_169_reg_n_0_[0]\,
      I3 => \t_V_reg_169_reg_n_0_[1]\,
      I4 => \t_V_reg_169_reg_n_0_[4]\,
      O => i_V_fu_202_p2(4)
    );
\i_V_reg_257[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_reg_169_reg_n_0_[4]\,
      I1 => \t_V_reg_169_reg_n_0_[1]\,
      I2 => \t_V_reg_169_reg_n_0_[0]\,
      I3 => \t_V_reg_169_reg_n_0_[2]\,
      I4 => \t_V_reg_169_reg_n_0_[3]\,
      I5 => \t_V_reg_169_reg_n_0_[5]\,
      O => i_V_fu_202_p2(5)
    );
\i_V_reg_257[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\,
      I1 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      I2 => AXI_video_strm_V_data_V_1_ack_in,
      I3 => ap_CS_fsm_state2,
      I4 => \i_V_reg_257[6]_i_3_n_0\,
      O => i_V_reg_2570
    );
\i_V_reg_257[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \t_V_reg_169_reg_n_0_[5]\,
      I1 => \i_V_reg_257[6]_i_4_n_0\,
      I2 => \t_V_reg_169_reg_n_0_[6]\,
      O => i_V_fu_202_p2(6)
    );
\i_V_reg_257[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_1_ack_in,
      I1 => \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\,
      I2 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      I3 => AXI_video_strm_V_user_V_1_ack_in,
      O => \i_V_reg_257[6]_i_3_n_0\
    );
\i_V_reg_257[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \t_V_reg_169_reg_n_0_[3]\,
      I1 => \t_V_reg_169_reg_n_0_[2]\,
      I2 => \t_V_reg_169_reg_n_0_[0]\,
      I3 => \t_V_reg_169_reg_n_0_[1]\,
      I4 => \t_V_reg_169_reg_n_0_[4]\,
      O => \i_V_reg_257[6]_i_4_n_0\
    );
\i_V_reg_257_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2570,
      D => i_V_fu_202_p2(0),
      Q => i_V_reg_257(0),
      R => '0'
    );
\i_V_reg_257_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2570,
      D => i_V_fu_202_p2(1),
      Q => i_V_reg_257(1),
      R => '0'
    );
\i_V_reg_257_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2570,
      D => i_V_fu_202_p2(2),
      Q => i_V_reg_257(2),
      R => '0'
    );
\i_V_reg_257_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2570,
      D => i_V_fu_202_p2(3),
      Q => i_V_reg_257(3),
      R => '0'
    );
\i_V_reg_257_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2570,
      D => i_V_fu_202_p2(4),
      Q => i_V_reg_257(4),
      R => '0'
    );
\i_V_reg_257_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2570,
      D => i_V_fu_202_p2(5),
      Q => i_V_reg_257(5),
      R => '0'
    );
\i_V_reg_257_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2570,
      D => i_V_fu_202_p2(6),
      Q => i_V_reg_257(6),
      R => '0'
    );
\image_out_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(0),
      I1 => AXI_video_strm_V_data_V_1_payload_A(0),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => image_out_TDATA(0)
    );
\image_out_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(10),
      I1 => AXI_video_strm_V_data_V_1_payload_A(10),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => image_out_TDATA(10)
    );
\image_out_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(11),
      I1 => AXI_video_strm_V_data_V_1_payload_A(11),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => image_out_TDATA(11)
    );
\image_out_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(12),
      I1 => AXI_video_strm_V_data_V_1_payload_A(12),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => image_out_TDATA(12)
    );
\image_out_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(13),
      I1 => AXI_video_strm_V_data_V_1_payload_A(13),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => image_out_TDATA(13)
    );
\image_out_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(14),
      I1 => AXI_video_strm_V_data_V_1_payload_A(14),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => image_out_TDATA(14)
    );
\image_out_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(15),
      I1 => AXI_video_strm_V_data_V_1_payload_A(15),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => image_out_TDATA(15)
    );
\image_out_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(16),
      I1 => AXI_video_strm_V_data_V_1_payload_A(16),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => image_out_TDATA(16)
    );
\image_out_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(17),
      I1 => AXI_video_strm_V_data_V_1_payload_A(17),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => image_out_TDATA(17)
    );
\image_out_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(18),
      I1 => AXI_video_strm_V_data_V_1_payload_A(18),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => image_out_TDATA(18)
    );
\image_out_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(19),
      I1 => AXI_video_strm_V_data_V_1_payload_A(19),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => image_out_TDATA(19)
    );
\image_out_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(1),
      I1 => AXI_video_strm_V_data_V_1_payload_A(1),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => image_out_TDATA(1)
    );
\image_out_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(20),
      I1 => AXI_video_strm_V_data_V_1_payload_A(20),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => image_out_TDATA(20)
    );
\image_out_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(21),
      I1 => AXI_video_strm_V_data_V_1_payload_A(21),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => image_out_TDATA(21)
    );
\image_out_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(22),
      I1 => AXI_video_strm_V_data_V_1_payload_A(22),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => image_out_TDATA(22)
    );
\image_out_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(23),
      I1 => AXI_video_strm_V_data_V_1_payload_A(23),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => image_out_TDATA(23)
    );
\image_out_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(2),
      I1 => AXI_video_strm_V_data_V_1_payload_A(2),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => image_out_TDATA(2)
    );
\image_out_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(3),
      I1 => AXI_video_strm_V_data_V_1_payload_A(3),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => image_out_TDATA(3)
    );
\image_out_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(4),
      I1 => AXI_video_strm_V_data_V_1_payload_A(4),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => image_out_TDATA(4)
    );
\image_out_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(5),
      I1 => AXI_video_strm_V_data_V_1_payload_A(5),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => image_out_TDATA(5)
    );
\image_out_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(6),
      I1 => AXI_video_strm_V_data_V_1_payload_A(6),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => image_out_TDATA(6)
    );
\image_out_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(7),
      I1 => AXI_video_strm_V_data_V_1_payload_A(7),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => image_out_TDATA(7)
    );
\image_out_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(8),
      I1 => AXI_video_strm_V_data_V_1_payload_A(8),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => image_out_TDATA(8)
    );
\image_out_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(9),
      I1 => AXI_video_strm_V_data_V_1_payload_A(9),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => image_out_TDATA(9)
    );
\image_out_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_1_payload_B,
      I1 => AXI_video_strm_V_last_V_1_sel,
      I2 => AXI_video_strm_V_last_V_1_payload_A,
      O => image_out_TLAST(0)
    );
\image_out_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_1_payload_B,
      I1 => AXI_video_strm_V_user_V_1_sel,
      I2 => AXI_video_strm_V_user_V_1_payload_A,
      O => image_out_TUSER(0)
    );
\t_V_1_reg_180[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_1_reg_180_reg__0\(0),
      O => j_V_fu_214_p2(0)
    );
\t_V_1_reg_180[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_1_reg_180_reg__0\(0),
      I1 => \t_V_1_reg_180_reg__0\(1),
      O => j_V_fu_214_p2(1)
    );
\t_V_1_reg_180[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t_V_1_reg_180_reg__0\(0),
      I1 => \t_V_1_reg_180_reg__0\(1),
      I2 => \t_V_1_reg_180_reg__0\(2),
      O => j_V_fu_214_p2(2)
    );
\t_V_1_reg_180[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \t_V_1_reg_180_reg__0\(1),
      I1 => \t_V_1_reg_180_reg__0\(0),
      I2 => \t_V_1_reg_180_reg__0\(2),
      I3 => \t_V_1_reg_180_reg__0\(3),
      O => j_V_fu_214_p2(3)
    );
\t_V_1_reg_180[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \t_V_1_reg_180_reg__0\(3),
      I1 => \t_V_1_reg_180_reg__0\(2),
      I2 => \t_V_1_reg_180_reg__0\(0),
      I3 => \t_V_1_reg_180_reg__0\(1),
      I4 => \t_V_1_reg_180_reg__0\(4),
      O => j_V_fu_214_p2(4)
    );
\t_V_1_reg_180[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_1_reg_180_reg__0\(4),
      I1 => \t_V_1_reg_180_reg__0\(1),
      I2 => \t_V_1_reg_180_reg__0\(0),
      I3 => \t_V_1_reg_180_reg__0\(2),
      I4 => \t_V_1_reg_180_reg__0\(3),
      I5 => \t_V_1_reg_180_reg__0\(5),
      O => j_V_fu_214_p2(5)
    );
\t_V_1_reg_180[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => exitcond_fu_208_p2,
      I4 => ap_NS_fsm1,
      O => t_V_1_reg_180
    );
\t_V_1_reg_180[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => exitcond_fu_208_p2,
      O => t_V_1_reg_1800
    );
\t_V_1_reg_180[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => \t_V_1_reg_180_reg__0\(5),
      I1 => \t_V_1_reg_180_reg__0\(3),
      I2 => \t_V_1_reg_180_reg__0\(2),
      I3 => \t_V_1_reg_180[6]_i_4_n_0\,
      I4 => \t_V_1_reg_180_reg__0\(4),
      I5 => \t_V_1_reg_180_reg__0\(6),
      O => j_V_fu_214_p2(6)
    );
\t_V_1_reg_180[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \t_V_1_reg_180_reg__0\(1),
      I1 => \t_V_1_reg_180_reg__0\(0),
      O => \t_V_1_reg_180[6]_i_4_n_0\
    );
\t_V_1_reg_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1800,
      D => j_V_fu_214_p2(0),
      Q => \t_V_1_reg_180_reg__0\(0),
      R => t_V_1_reg_180
    );
\t_V_1_reg_180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1800,
      D => j_V_fu_214_p2(1),
      Q => \t_V_1_reg_180_reg__0\(1),
      R => t_V_1_reg_180
    );
\t_V_1_reg_180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1800,
      D => j_V_fu_214_p2(2),
      Q => \t_V_1_reg_180_reg__0\(2),
      R => t_V_1_reg_180
    );
\t_V_1_reg_180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1800,
      D => j_V_fu_214_p2(3),
      Q => \t_V_1_reg_180_reg__0\(3),
      R => t_V_1_reg_180
    );
\t_V_1_reg_180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1800,
      D => j_V_fu_214_p2(4),
      Q => \t_V_1_reg_180_reg__0\(4),
      R => t_V_1_reg_180
    );
\t_V_1_reg_180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1800,
      D => j_V_fu_214_p2(5),
      Q => \t_V_1_reg_180_reg__0\(5),
      R => t_V_1_reg_180
    );
\t_V_1_reg_180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1800,
      D => j_V_fu_214_p2(6),
      Q => \t_V_1_reg_180_reg__0\(6),
      R => t_V_1_reg_180
    );
\t_V_reg_169[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => Mat2AXIvideo_U0_ap_start,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => t_V_reg_169
    );
\t_V_reg_169_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(0),
      Q => \t_V_reg_169_reg_n_0_[0]\,
      R => t_V_reg_169
    );
\t_V_reg_169_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(1),
      Q => \t_V_reg_169_reg_n_0_[1]\,
      R => t_V_reg_169
    );
\t_V_reg_169_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(2),
      Q => \t_V_reg_169_reg_n_0_[2]\,
      R => t_V_reg_169
    );
\t_V_reg_169_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(3),
      Q => \t_V_reg_169_reg_n_0_[3]\,
      R => t_V_reg_169
    );
\t_V_reg_169_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(4),
      Q => \t_V_reg_169_reg_n_0_[4]\,
      R => t_V_reg_169
    );
\t_V_reg_169_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(5),
      Q => \t_V_reg_169_reg_n_0_[5]\,
      R => t_V_reg_169
    );
\t_V_reg_169_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_257(6),
      Q => \t_V_reg_169_reg_n_0_[6]\,
      R => t_V_reg_169
    );
\tmp_user_V_fu_118[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => tmp_user_V_fu_118,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => Mat2AXIvideo_U0_ap_start,
      I3 => \^mat2axivideo_u0_img_data_stream_2_v_read\,
      O => \tmp_user_V_fu_118[0]_i_1_n_0\
    );
\tmp_user_V_fu_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_user_V_fu_118[0]_i_1_n_0\,
      Q => tmp_user_V_fu_118,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_addSobel is
  port (
    start_once_reg : out STD_LOGIC;
    \exitcond_reg_302_reg[0]_0\ : out STD_LOGIC;
    addSobel_U0_ap_ready : out STD_LOGIC;
    addSobel_U0_img_inb_data_stream_1_V_read : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    shiftReg_ce_0 : out STD_LOGIC;
    shiftReg_ce_1 : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC;
    \tmp_2_reg_311_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_3_reg_316_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_4_reg_321_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    addSobel_U0_ap_start : in STD_LOGIC;
    start_for_Mat2AXIvideo_U0_full_n : in STD_LOGIC;
    \col_reg_240_reg[0]_0\ : in STD_LOGIC;
    dstd_data_stream_0_s_empty_n : in STD_LOGIC;
    dstd_data_stream_1_s_empty_n : in STD_LOGIC;
    dste_data_stream_1_s_full_n : in STD_LOGIC;
    dste_data_stream_0_s_full_n : in STD_LOGIC;
    dste_data_stream_2_s_full_n : in STD_LOGIC;
    img_ina_data_stream_0_V_dout : in STD_LOGIC_VECTOR ( 6 downto 0 );
    shiftReg_addr : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    shiftReg_addr_2 : in STD_LOGIC;
    \tmp_2_reg_311_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_2_reg_311_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_ina_data_stream_1_V_dout : in STD_LOGIC_VECTOR ( 6 downto 0 );
    shiftReg_addr_3 : in STD_LOGIC;
    \tmp_3_reg_316_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_3_reg_316_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    shiftReg_addr_4 : in STD_LOGIC;
    \tmp_3_reg_316_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_3_reg_316_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_ina_data_stream_2_V_dout : in STD_LOGIC_VECTOR ( 6 downto 0 );
    shiftReg_addr_5 : in STD_LOGIC;
    \tmp_4_reg_321_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_4_reg_321_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    shiftReg_addr_6 : in STD_LOGIC;
    \tmp_4_reg_321_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_4_reg_321_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_addSobel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_addSobel is
  signal \^addsobel_u0_ap_ready\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5__2_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__4_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__4_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__3_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_0 : STD_LOGIC;
  signal col_2_fu_269_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal col_reg_240 : STD_LOGIC;
  signal col_reg_2400 : STD_LOGIC;
  signal \col_reg_240[6]_i_5_n_0\ : STD_LOGIC;
  signal \col_reg_240_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal exitcond_fu_263_p2 : STD_LOGIC;
  signal \exitcond_reg_302[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_reg_302_pp0_iter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_reg_302_pp0_iter1_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \^exitcond_reg_302_reg[0]_0\ : STD_LOGIC;
  signal row_2_fu_257_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal row_2_reg_297 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \row_2_reg_297[6]_i_2_n_0\ : STD_LOGIC;
  signal row_reg_229 : STD_LOGIC;
  signal \row_reg_229_reg_n_0_[0]\ : STD_LOGIC;
  signal \row_reg_229_reg_n_0_[1]\ : STD_LOGIC;
  signal \row_reg_229_reg_n_0_[2]\ : STD_LOGIC;
  signal \row_reg_229_reg_n_0_[3]\ : STD_LOGIC;
  signal \row_reg_229_reg_n_0_[4]\ : STD_LOGIC;
  signal \row_reg_229_reg_n_0_[5]\ : STD_LOGIC;
  signal \row_reg_229_reg_n_0_[6]\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__4_n_0\ : STD_LOGIC;
  signal tmp_2_fu_275_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_2_reg_3110 : STD_LOGIC;
  signal \tmp_2_reg_311[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_311[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_311[3]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_311[3]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_311[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_311[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_311[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_311[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_311_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_2_reg_311_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_2_reg_311_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_2_reg_311_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_2_reg_311_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_2_reg_311_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_2_reg_311_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal tmp_3_fu_281_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_3_reg_316[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_316[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_316[3]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_316[3]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_316[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_316[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_316[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_316[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_316_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_316_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_reg_316_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_316_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_3_reg_316_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_reg_316_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_316_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp_4_fu_287_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_4_reg_321[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_4_reg_321[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_4_reg_321[3]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_4_reg_321[3]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_4_reg_321[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_4_reg_321[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_4_reg_321[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_4_reg_321[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_4_reg_321_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_4_reg_321_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_4_reg_321_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_4_reg_321_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_4_reg_321_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_4_reg_321_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_4_reg_321_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_tmp_2_reg_311_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_3_reg_316_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_4_reg_321_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__14\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__16\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__5\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_4\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2__4\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_4__2\ : label is "soft_lutpair236";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \col_reg_240[1]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \col_reg_240[2]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \col_reg_240[3]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \col_reg_240[4]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \col_reg_240[6]_i_3\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \col_reg_240[6]_i_4\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \col_reg_240[6]_i_5\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \exitcond_reg_302_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__17\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \row_2_reg_297[0]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \row_2_reg_297[1]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \row_2_reg_297[2]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \row_2_reg_297[3]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \row_2_reg_297[4]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \row_2_reg_297[6]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \row_2_reg_297[6]_i_2\ : label is "soft_lutpair230";
begin
  addSobel_U0_ap_ready <= \^addsobel_u0_ap_ready\;
  \exitcond_reg_302_reg[0]_0\ <= \^exitcond_reg_302_reg[0]_0\;
  start_once_reg <= \^start_once_reg\;
\SRL_SIG[0][7]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => \exitcond_reg_302_pp0_iter1_reg_reg_n_0_[0]\,
      I3 => dste_data_stream_0_s_full_n,
      O => shiftReg_ce
    );
\SRL_SIG[0][7]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => \exitcond_reg_302_pp0_iter1_reg_reg_n_0_[0]\,
      I3 => dste_data_stream_1_s_full_n,
      O => shiftReg_ce_0
    );
\SRL_SIG[0][7]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => \exitcond_reg_302_pp0_iter1_reg_reg_n_0_[0]\,
      I3 => dste_data_stream_2_s_full_n,
      O => shiftReg_ce_1
    );
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F888F8F8F8"
    )
        port map (
      I0 => \^addsobel_u0_ap_ready\,
      I1 => ap_CS_fsm_state2,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => addSobel_U0_ap_start,
      I4 => \^start_once_reg\,
      I5 => start_for_Mat2AXIvideo_U0_full_n,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8880"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => addSobel_U0_ap_start,
      I2 => \^start_once_reg\,
      I3 => start_for_Mat2AXIvideo_U0_full_n,
      I4 => ap_CS_fsm_state6,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__1_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^addsobel_u0_ap_ready\,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03020202"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_n_0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => exitcond_fu_263_p2,
      O => \ap_CS_fsm[2]_i_2__1_n_0\
    );
\ap_CS_fsm[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \row_reg_229_reg_n_0_[1]\,
      I1 => \row_reg_229_reg_n_0_[2]\,
      I2 => \row_reg_229_reg_n_0_[0]\,
      I3 => \ap_CS_fsm[2]_i_4_n_0\,
      I4 => ap_CS_fsm_state2,
      O => \^addsobel_u0_ap_ready\
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \row_reg_229_reg_n_0_[6]\,
      I1 => \row_reg_229_reg_n_0_[5]\,
      I2 => \row_reg_229_reg_n_0_[4]\,
      I3 => \row_reg_229_reg_n_0_[3]\,
      O => \ap_CS_fsm[2]_i_4_n_0\
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000800000000"
    )
        port map (
      I0 => exitcond_fu_263_p2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => ap_enable_reg_pp0_iter2_reg_n_0,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_4__2_n_0\,
      I1 => \col_reg_240_reg__0\(0),
      I2 => \col_reg_240_reg__0\(2),
      I3 => \col_reg_240_reg__0\(1),
      O => exitcond_fu_263_p2
    );
\ap_CS_fsm[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEEEAEAEEEE"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_5__2_n_0\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \col_reg_240_reg[0]_0\,
      I3 => dstd_data_stream_0_s_empty_n,
      I4 => \^exitcond_reg_302_reg[0]_0\,
      I5 => dstd_data_stream_1_s_empty_n,
      O => ap_block_pp0_stage0_subdone
    );
\ap_CS_fsm[3]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \col_reg_240_reg__0\(6),
      I1 => \col_reg_240_reg__0\(5),
      I2 => \col_reg_240_reg__0\(4),
      I3 => \col_reg_240_reg__0\(3),
      O => \ap_CS_fsm[3]_i_4__2_n_0\
    );
\ap_CS_fsm[3]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13330000"
    )
        port map (
      I0 => dste_data_stream_1_s_full_n,
      I1 => \exitcond_reg_302_pp0_iter1_reg_reg_n_0_[0]\,
      I2 => dste_data_stream_0_s_full_n,
      I3 => dste_data_stream_2_s_full_n,
      I4 => ap_enable_reg_pp0_iter2_reg_n_0,
      O => \ap_CS_fsm[3]_i_5__2_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD00000FFF00000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter00,
      I4 => ap_rst_n,
      I5 => exitcond_fu_263_p2,
      O => \ap_enable_reg_pp0_iter0_i_1__4_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__4_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_rst_n,
      I3 => exitcond_fu_263_p2,
      I4 => ap_block_pp0_stage0_subdone,
      O => \ap_enable_reg_pp0_iter1_i_1__4_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__4_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => ap_rst_n,
      I3 => ap_enable_reg_pp0_iter00,
      I4 => ap_block_pp0_stage0_subdone,
      O => \ap_enable_reg_pp0_iter2_i_1__3_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__3_n_0\,
      Q => ap_enable_reg_pp0_iter2_reg_n_0,
      R => '0'
    );
\col_reg_240[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_reg_240_reg__0\(0),
      O => col_2_fu_269_p2(0)
    );
\col_reg_240[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \col_reg_240_reg__0\(0),
      I1 => \col_reg_240_reg__0\(1),
      O => col_2_fu_269_p2(1)
    );
\col_reg_240[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \col_reg_240_reg__0\(0),
      I1 => \col_reg_240_reg__0\(1),
      I2 => \col_reg_240_reg__0\(2),
      O => col_2_fu_269_p2(2)
    );
\col_reg_240[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \col_reg_240_reg__0\(1),
      I1 => \col_reg_240_reg__0\(0),
      I2 => \col_reg_240_reg__0\(2),
      I3 => \col_reg_240_reg__0\(3),
      O => col_2_fu_269_p2(3)
    );
\col_reg_240[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \col_reg_240_reg__0\(2),
      I1 => \col_reg_240_reg__0\(0),
      I2 => \col_reg_240_reg__0\(1),
      I3 => \col_reg_240_reg__0\(3),
      I4 => \col_reg_240_reg__0\(4),
      O => col_2_fu_269_p2(4)
    );
\col_reg_240[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \col_reg_240_reg__0\(3),
      I1 => \col_reg_240_reg__0\(1),
      I2 => \col_reg_240_reg__0\(0),
      I3 => \col_reg_240_reg__0\(2),
      I4 => \col_reg_240_reg__0\(4),
      I5 => \col_reg_240_reg__0\(5),
      O => col_2_fu_269_p2(5)
    );
\col_reg_240[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0D0F0F0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter00,
      I3 => exitcond_fu_263_p2,
      I4 => ap_enable_reg_pp0_iter0,
      O => col_reg_240
    );
\col_reg_240[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => exitcond_fu_263_p2,
      O => col_reg_2400
    );
\col_reg_240[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \col_reg_240[6]_i_5_n_0\,
      I1 => \col_reg_240_reg__0\(5),
      I2 => \col_reg_240_reg__0\(6),
      O => col_2_fu_269_p2(6)
    );
\col_reg_240[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \row_reg_229_reg_n_0_[1]\,
      I2 => \row_reg_229_reg_n_0_[2]\,
      I3 => \row_reg_229_reg_n_0_[0]\,
      I4 => \ap_CS_fsm[2]_i_4_n_0\,
      O => ap_enable_reg_pp0_iter00
    );
\col_reg_240[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \col_reg_240_reg__0\(4),
      I1 => \col_reg_240_reg__0\(2),
      I2 => \col_reg_240_reg__0\(0),
      I3 => \col_reg_240_reg__0\(1),
      I4 => \col_reg_240_reg__0\(3),
      O => \col_reg_240[6]_i_5_n_0\
    );
\col_reg_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_2400,
      D => col_2_fu_269_p2(0),
      Q => \col_reg_240_reg__0\(0),
      R => col_reg_240
    );
\col_reg_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_2400,
      D => col_2_fu_269_p2(1),
      Q => \col_reg_240_reg__0\(1),
      R => col_reg_240
    );
\col_reg_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_2400,
      D => col_2_fu_269_p2(2),
      Q => \col_reg_240_reg__0\(2),
      R => col_reg_240
    );
\col_reg_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_2400,
      D => col_2_fu_269_p2(3),
      Q => \col_reg_240_reg__0\(3),
      R => col_reg_240
    );
\col_reg_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_2400,
      D => col_2_fu_269_p2(4),
      Q => \col_reg_240_reg__0\(4),
      R => col_reg_240
    );
\col_reg_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_2400,
      D => col_2_fu_269_p2(5),
      Q => \col_reg_240_reg__0\(5),
      R => col_reg_240
    );
\col_reg_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_2400,
      D => col_2_fu_269_p2(6),
      Q => \col_reg_240_reg__0\(6),
      R => col_reg_240
    );
\exitcond_reg_302[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => exitcond_fu_263_p2,
      I3 => \^exitcond_reg_302_reg[0]_0\,
      O => \exitcond_reg_302[0]_i_1_n_0\
    );
\exitcond_reg_302_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \^exitcond_reg_302_reg[0]_0\,
      I3 => \exitcond_reg_302_pp0_iter1_reg_reg_n_0_[0]\,
      O => \exitcond_reg_302_pp0_iter1_reg[0]_i_1_n_0\
    );
\exitcond_reg_302_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_302_pp0_iter1_reg[0]_i_1_n_0\,
      Q => \exitcond_reg_302_pp0_iter1_reg_reg_n_0_[0]\,
      R => '0'
    );
\exitcond_reg_302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_302[0]_i_1_n_0\,
      Q => \^exitcond_reg_302_reg[0]_0\,
      R => '0'
    );
\mOutPtr[1]_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => addSobel_U0_ap_start,
      I2 => start_for_Mat2AXIvideo_U0_full_n,
      O => start_once_reg_reg_0
    );
\mOutPtr[1]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^exitcond_reg_302_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_CS_fsm_pp0_stage0,
      O => addSobel_U0_img_inb_data_stream_1_V_read
    );
\row_2_reg_297[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \row_reg_229_reg_n_0_[0]\,
      O => row_2_fu_257_p2(0)
    );
\row_2_reg_297[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \row_reg_229_reg_n_0_[0]\,
      I1 => \row_reg_229_reg_n_0_[1]\,
      O => row_2_fu_257_p2(1)
    );
\row_2_reg_297[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \row_reg_229_reg_n_0_[0]\,
      I1 => \row_reg_229_reg_n_0_[1]\,
      I2 => \row_reg_229_reg_n_0_[2]\,
      O => row_2_fu_257_p2(2)
    );
\row_2_reg_297[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \row_reg_229_reg_n_0_[1]\,
      I1 => \row_reg_229_reg_n_0_[0]\,
      I2 => \row_reg_229_reg_n_0_[2]\,
      I3 => \row_reg_229_reg_n_0_[3]\,
      O => row_2_fu_257_p2(3)
    );
\row_2_reg_297[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \row_reg_229_reg_n_0_[2]\,
      I1 => \row_reg_229_reg_n_0_[0]\,
      I2 => \row_reg_229_reg_n_0_[1]\,
      I3 => \row_reg_229_reg_n_0_[3]\,
      I4 => \row_reg_229_reg_n_0_[4]\,
      O => row_2_fu_257_p2(4)
    );
\row_2_reg_297[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \row_reg_229_reg_n_0_[3]\,
      I1 => \row_reg_229_reg_n_0_[1]\,
      I2 => \row_reg_229_reg_n_0_[0]\,
      I3 => \row_reg_229_reg_n_0_[2]\,
      I4 => \row_reg_229_reg_n_0_[4]\,
      I5 => \row_reg_229_reg_n_0_[5]\,
      O => row_2_fu_257_p2(5)
    );
\row_2_reg_297[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \row_2_reg_297[6]_i_2_n_0\,
      I1 => \row_reg_229_reg_n_0_[5]\,
      I2 => \row_reg_229_reg_n_0_[6]\,
      O => row_2_fu_257_p2(6)
    );
\row_2_reg_297[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \row_reg_229_reg_n_0_[4]\,
      I1 => \row_reg_229_reg_n_0_[2]\,
      I2 => \row_reg_229_reg_n_0_[0]\,
      I3 => \row_reg_229_reg_n_0_[1]\,
      I4 => \row_reg_229_reg_n_0_[3]\,
      O => \row_2_reg_297[6]_i_2_n_0\
    );
\row_2_reg_297_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_2_fu_257_p2(0),
      Q => row_2_reg_297(0),
      R => '0'
    );
\row_2_reg_297_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_2_fu_257_p2(1),
      Q => row_2_reg_297(1),
      R => '0'
    );
\row_2_reg_297_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_2_fu_257_p2(2),
      Q => row_2_reg_297(2),
      R => '0'
    );
\row_2_reg_297_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_2_fu_257_p2(3),
      Q => row_2_reg_297(3),
      R => '0'
    );
\row_2_reg_297_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_2_fu_257_p2(4),
      Q => row_2_reg_297(4),
      R => '0'
    );
\row_2_reg_297_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_2_fu_257_p2(5),
      Q => row_2_reg_297(5),
      R => '0'
    );
\row_2_reg_297_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_2_fu_257_p2(6),
      Q => row_2_reg_297(6),
      R => '0'
    );
\row_reg_229[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
        port map (
      I0 => start_for_Mat2AXIvideo_U0_full_n,
      I1 => \^start_once_reg\,
      I2 => addSobel_U0_ap_start,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_CS_fsm_state6,
      O => row_reg_229
    );
\row_reg_229_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => row_2_reg_297(0),
      Q => \row_reg_229_reg_n_0_[0]\,
      R => row_reg_229
    );
\row_reg_229_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => row_2_reg_297(1),
      Q => \row_reg_229_reg_n_0_[1]\,
      R => row_reg_229
    );
\row_reg_229_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => row_2_reg_297(2),
      Q => \row_reg_229_reg_n_0_[2]\,
      R => row_reg_229
    );
\row_reg_229_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => row_2_reg_297(3),
      Q => \row_reg_229_reg_n_0_[3]\,
      R => row_reg_229
    );
\row_reg_229_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => row_2_reg_297(4),
      Q => \row_reg_229_reg_n_0_[4]\,
      R => row_reg_229
    );
\row_reg_229_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => row_2_reg_297(5),
      Q => \row_reg_229_reg_n_0_[5]\,
      R => row_reg_229
    );
\row_reg_229_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => row_2_reg_297(6),
      Q => \row_reg_229_reg_n_0_[6]\,
      R => row_reg_229
    );
\start_once_reg_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EC"
    )
        port map (
      I0 => addSobel_U0_ap_start,
      I1 => \^start_once_reg\,
      I2 => start_for_Mat2AXIvideo_U0_full_n,
      I3 => \^addsobel_u0_ap_ready\,
      O => \start_once_reg_i_1__4_n_0\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__4_n_0\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
\tmp_2_reg_311[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => D(3),
      I2 => Q(3),
      I3 => shiftReg_addr_2,
      I4 => \tmp_2_reg_311_reg[7]_1\(3),
      I5 => \tmp_2_reg_311_reg[7]_2\(3),
      O => \tmp_2_reg_311[3]_i_6_n_0\
    );
\tmp_2_reg_311[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => D(2),
      I2 => Q(2),
      I3 => shiftReg_addr_2,
      I4 => \tmp_2_reg_311_reg[7]_1\(2),
      I5 => \tmp_2_reg_311_reg[7]_2\(2),
      O => \tmp_2_reg_311[3]_i_7_n_0\
    );
\tmp_2_reg_311[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => D(1),
      I2 => Q(1),
      I3 => shiftReg_addr_2,
      I4 => \tmp_2_reg_311_reg[7]_1\(1),
      I5 => \tmp_2_reg_311_reg[7]_2\(1),
      O => \tmp_2_reg_311[3]_i_8_n_0\
    );
\tmp_2_reg_311[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => D(0),
      I2 => Q(0),
      I3 => shiftReg_addr_2,
      I4 => \tmp_2_reg_311_reg[7]_1\(0),
      I5 => \tmp_2_reg_311_reg[7]_2\(0),
      O => \tmp_2_reg_311[3]_i_9_n_0\
    );
\tmp_2_reg_311[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \^exitcond_reg_302_reg[0]_0\,
      O => tmp_2_reg_3110
    );
\tmp_2_reg_311[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => D(7),
      I2 => Q(7),
      I3 => shiftReg_addr_2,
      I4 => \tmp_2_reg_311_reg[7]_1\(7),
      I5 => \tmp_2_reg_311_reg[7]_2\(7),
      O => \tmp_2_reg_311[7]_i_6_n_0\
    );
\tmp_2_reg_311[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => D(6),
      I2 => Q(6),
      I3 => shiftReg_addr_2,
      I4 => \tmp_2_reg_311_reg[7]_1\(6),
      I5 => \tmp_2_reg_311_reg[7]_2\(6),
      O => \tmp_2_reg_311[7]_i_7_n_0\
    );
\tmp_2_reg_311[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => D(5),
      I2 => Q(5),
      I3 => shiftReg_addr_2,
      I4 => \tmp_2_reg_311_reg[7]_1\(5),
      I5 => \tmp_2_reg_311_reg[7]_2\(5),
      O => \tmp_2_reg_311[7]_i_8_n_0\
    );
\tmp_2_reg_311[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => D(4),
      I2 => Q(4),
      I3 => shiftReg_addr_2,
      I4 => \tmp_2_reg_311_reg[7]_1\(4),
      I5 => \tmp_2_reg_311_reg[7]_2\(4),
      O => \tmp_2_reg_311[7]_i_9_n_0\
    );
\tmp_2_reg_311_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_3110,
      D => tmp_2_fu_275_p2(0),
      Q => \tmp_2_reg_311_reg[7]_0\(0),
      R => '0'
    );
\tmp_2_reg_311_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_3110,
      D => tmp_2_fu_275_p2(1),
      Q => \tmp_2_reg_311_reg[7]_0\(1),
      R => '0'
    );
\tmp_2_reg_311_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_3110,
      D => tmp_2_fu_275_p2(2),
      Q => \tmp_2_reg_311_reg[7]_0\(2),
      R => '0'
    );
\tmp_2_reg_311_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_3110,
      D => tmp_2_fu_275_p2(3),
      Q => \tmp_2_reg_311_reg[7]_0\(3),
      R => '0'
    );
\tmp_2_reg_311_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_2_reg_311_reg[3]_i_1_n_0\,
      CO(2) => \tmp_2_reg_311_reg[3]_i_1_n_1\,
      CO(1) => \tmp_2_reg_311_reg[3]_i_1_n_2\,
      CO(0) => \tmp_2_reg_311_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => img_ina_data_stream_0_V_dout(3 downto 0),
      O(3 downto 0) => tmp_2_fu_275_p2(3 downto 0),
      S(3) => \tmp_2_reg_311[3]_i_6_n_0\,
      S(2) => \tmp_2_reg_311[3]_i_7_n_0\,
      S(1) => \tmp_2_reg_311[3]_i_8_n_0\,
      S(0) => \tmp_2_reg_311[3]_i_9_n_0\
    );
\tmp_2_reg_311_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_3110,
      D => tmp_2_fu_275_p2(4),
      Q => \tmp_2_reg_311_reg[7]_0\(4),
      R => '0'
    );
\tmp_2_reg_311_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_3110,
      D => tmp_2_fu_275_p2(5),
      Q => \tmp_2_reg_311_reg[7]_0\(5),
      R => '0'
    );
\tmp_2_reg_311_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_3110,
      D => tmp_2_fu_275_p2(6),
      Q => \tmp_2_reg_311_reg[7]_0\(6),
      R => '0'
    );
\tmp_2_reg_311_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_3110,
      D => tmp_2_fu_275_p2(7),
      Q => \tmp_2_reg_311_reg[7]_0\(7),
      R => '0'
    );
\tmp_2_reg_311_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_reg_311_reg[3]_i_1_n_0\,
      CO(3) => \NLW_tmp_2_reg_311_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_2_reg_311_reg[7]_i_2_n_1\,
      CO(1) => \tmp_2_reg_311_reg[7]_i_2_n_2\,
      CO(0) => \tmp_2_reg_311_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => img_ina_data_stream_0_V_dout(6 downto 4),
      O(3 downto 0) => tmp_2_fu_275_p2(7 downto 4),
      S(3) => \tmp_2_reg_311[7]_i_6_n_0\,
      S(2) => \tmp_2_reg_311[7]_i_7_n_0\,
      S(1) => \tmp_2_reg_311[7]_i_8_n_0\,
      S(0) => \tmp_2_reg_311[7]_i_9_n_0\
    );
\tmp_3_reg_316[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => shiftReg_addr_3,
      I1 => \tmp_3_reg_316_reg[7]_1\(3),
      I2 => \tmp_3_reg_316_reg[7]_2\(3),
      I3 => shiftReg_addr_4,
      I4 => \tmp_3_reg_316_reg[7]_3\(3),
      I5 => \tmp_3_reg_316_reg[7]_4\(3),
      O => \tmp_3_reg_316[3]_i_6_n_0\
    );
\tmp_3_reg_316[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => shiftReg_addr_3,
      I1 => \tmp_3_reg_316_reg[7]_1\(2),
      I2 => \tmp_3_reg_316_reg[7]_2\(2),
      I3 => shiftReg_addr_4,
      I4 => \tmp_3_reg_316_reg[7]_3\(2),
      I5 => \tmp_3_reg_316_reg[7]_4\(2),
      O => \tmp_3_reg_316[3]_i_7_n_0\
    );
\tmp_3_reg_316[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => shiftReg_addr_3,
      I1 => \tmp_3_reg_316_reg[7]_1\(1),
      I2 => \tmp_3_reg_316_reg[7]_2\(1),
      I3 => shiftReg_addr_4,
      I4 => \tmp_3_reg_316_reg[7]_3\(1),
      I5 => \tmp_3_reg_316_reg[7]_4\(1),
      O => \tmp_3_reg_316[3]_i_8_n_0\
    );
\tmp_3_reg_316[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => shiftReg_addr_3,
      I1 => \tmp_3_reg_316_reg[7]_1\(0),
      I2 => \tmp_3_reg_316_reg[7]_2\(0),
      I3 => shiftReg_addr_4,
      I4 => \tmp_3_reg_316_reg[7]_3\(0),
      I5 => \tmp_3_reg_316_reg[7]_4\(0),
      O => \tmp_3_reg_316[3]_i_9_n_0\
    );
\tmp_3_reg_316[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => shiftReg_addr_3,
      I1 => \tmp_3_reg_316_reg[7]_1\(7),
      I2 => \tmp_3_reg_316_reg[7]_2\(7),
      I3 => shiftReg_addr_4,
      I4 => \tmp_3_reg_316_reg[7]_3\(7),
      I5 => \tmp_3_reg_316_reg[7]_4\(7),
      O => \tmp_3_reg_316[7]_i_5_n_0\
    );
\tmp_3_reg_316[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => shiftReg_addr_3,
      I1 => \tmp_3_reg_316_reg[7]_1\(6),
      I2 => \tmp_3_reg_316_reg[7]_2\(6),
      I3 => shiftReg_addr_4,
      I4 => \tmp_3_reg_316_reg[7]_3\(6),
      I5 => \tmp_3_reg_316_reg[7]_4\(6),
      O => \tmp_3_reg_316[7]_i_6_n_0\
    );
\tmp_3_reg_316[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => shiftReg_addr_3,
      I1 => \tmp_3_reg_316_reg[7]_1\(5),
      I2 => \tmp_3_reg_316_reg[7]_2\(5),
      I3 => shiftReg_addr_4,
      I4 => \tmp_3_reg_316_reg[7]_3\(5),
      I5 => \tmp_3_reg_316_reg[7]_4\(5),
      O => \tmp_3_reg_316[7]_i_7_n_0\
    );
\tmp_3_reg_316[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => shiftReg_addr_3,
      I1 => \tmp_3_reg_316_reg[7]_1\(4),
      I2 => \tmp_3_reg_316_reg[7]_2\(4),
      I3 => shiftReg_addr_4,
      I4 => \tmp_3_reg_316_reg[7]_3\(4),
      I5 => \tmp_3_reg_316_reg[7]_4\(4),
      O => \tmp_3_reg_316[7]_i_8_n_0\
    );
\tmp_3_reg_316_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_3110,
      D => tmp_3_fu_281_p2(0),
      Q => \tmp_3_reg_316_reg[7]_0\(0),
      R => '0'
    );
\tmp_3_reg_316_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_3110,
      D => tmp_3_fu_281_p2(1),
      Q => \tmp_3_reg_316_reg[7]_0\(1),
      R => '0'
    );
\tmp_3_reg_316_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_3110,
      D => tmp_3_fu_281_p2(2),
      Q => \tmp_3_reg_316_reg[7]_0\(2),
      R => '0'
    );
\tmp_3_reg_316_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_3110,
      D => tmp_3_fu_281_p2(3),
      Q => \tmp_3_reg_316_reg[7]_0\(3),
      R => '0'
    );
\tmp_3_reg_316_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_3_reg_316_reg[3]_i_1_n_0\,
      CO(2) => \tmp_3_reg_316_reg[3]_i_1_n_1\,
      CO(1) => \tmp_3_reg_316_reg[3]_i_1_n_2\,
      CO(0) => \tmp_3_reg_316_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => img_ina_data_stream_1_V_dout(3 downto 0),
      O(3 downto 0) => tmp_3_fu_281_p2(3 downto 0),
      S(3) => \tmp_3_reg_316[3]_i_6_n_0\,
      S(2) => \tmp_3_reg_316[3]_i_7_n_0\,
      S(1) => \tmp_3_reg_316[3]_i_8_n_0\,
      S(0) => \tmp_3_reg_316[3]_i_9_n_0\
    );
\tmp_3_reg_316_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_3110,
      D => tmp_3_fu_281_p2(4),
      Q => \tmp_3_reg_316_reg[7]_0\(4),
      R => '0'
    );
\tmp_3_reg_316_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_3110,
      D => tmp_3_fu_281_p2(5),
      Q => \tmp_3_reg_316_reg[7]_0\(5),
      R => '0'
    );
\tmp_3_reg_316_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_3110,
      D => tmp_3_fu_281_p2(6),
      Q => \tmp_3_reg_316_reg[7]_0\(6),
      R => '0'
    );
\tmp_3_reg_316_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_3110,
      D => tmp_3_fu_281_p2(7),
      Q => \tmp_3_reg_316_reg[7]_0\(7),
      R => '0'
    );
\tmp_3_reg_316_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_reg_316_reg[3]_i_1_n_0\,
      CO(3) => \NLW_tmp_3_reg_316_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_3_reg_316_reg[7]_i_1_n_1\,
      CO(1) => \tmp_3_reg_316_reg[7]_i_1_n_2\,
      CO(0) => \tmp_3_reg_316_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => img_ina_data_stream_1_V_dout(6 downto 4),
      O(3 downto 0) => tmp_3_fu_281_p2(7 downto 4),
      S(3) => \tmp_3_reg_316[7]_i_5_n_0\,
      S(2) => \tmp_3_reg_316[7]_i_6_n_0\,
      S(1) => \tmp_3_reg_316[7]_i_7_n_0\,
      S(0) => \tmp_3_reg_316[7]_i_8_n_0\
    );
\tmp_4_reg_321[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => shiftReg_addr_5,
      I1 => \tmp_4_reg_321_reg[7]_1\(3),
      I2 => \tmp_4_reg_321_reg[7]_2\(3),
      I3 => shiftReg_addr_6,
      I4 => \tmp_4_reg_321_reg[7]_3\(3),
      I5 => \tmp_4_reg_321_reg[7]_4\(3),
      O => \tmp_4_reg_321[3]_i_6_n_0\
    );
\tmp_4_reg_321[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => shiftReg_addr_5,
      I1 => \tmp_4_reg_321_reg[7]_1\(2),
      I2 => \tmp_4_reg_321_reg[7]_2\(2),
      I3 => shiftReg_addr_6,
      I4 => \tmp_4_reg_321_reg[7]_3\(2),
      I5 => \tmp_4_reg_321_reg[7]_4\(2),
      O => \tmp_4_reg_321[3]_i_7_n_0\
    );
\tmp_4_reg_321[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => shiftReg_addr_5,
      I1 => \tmp_4_reg_321_reg[7]_1\(1),
      I2 => \tmp_4_reg_321_reg[7]_2\(1),
      I3 => shiftReg_addr_6,
      I4 => \tmp_4_reg_321_reg[7]_3\(1),
      I5 => \tmp_4_reg_321_reg[7]_4\(1),
      O => \tmp_4_reg_321[3]_i_8_n_0\
    );
\tmp_4_reg_321[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => shiftReg_addr_5,
      I1 => \tmp_4_reg_321_reg[7]_1\(0),
      I2 => \tmp_4_reg_321_reg[7]_2\(0),
      I3 => shiftReg_addr_6,
      I4 => \tmp_4_reg_321_reg[7]_3\(0),
      I5 => \tmp_4_reg_321_reg[7]_4\(0),
      O => \tmp_4_reg_321[3]_i_9_n_0\
    );
\tmp_4_reg_321[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => shiftReg_addr_5,
      I1 => \tmp_4_reg_321_reg[7]_1\(7),
      I2 => \tmp_4_reg_321_reg[7]_2\(7),
      I3 => shiftReg_addr_6,
      I4 => \tmp_4_reg_321_reg[7]_3\(7),
      I5 => \tmp_4_reg_321_reg[7]_4\(7),
      O => \tmp_4_reg_321[7]_i_5_n_0\
    );
\tmp_4_reg_321[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => shiftReg_addr_5,
      I1 => \tmp_4_reg_321_reg[7]_1\(6),
      I2 => \tmp_4_reg_321_reg[7]_2\(6),
      I3 => shiftReg_addr_6,
      I4 => \tmp_4_reg_321_reg[7]_3\(6),
      I5 => \tmp_4_reg_321_reg[7]_4\(6),
      O => \tmp_4_reg_321[7]_i_6_n_0\
    );
\tmp_4_reg_321[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => shiftReg_addr_5,
      I1 => \tmp_4_reg_321_reg[7]_1\(5),
      I2 => \tmp_4_reg_321_reg[7]_2\(5),
      I3 => shiftReg_addr_6,
      I4 => \tmp_4_reg_321_reg[7]_3\(5),
      I5 => \tmp_4_reg_321_reg[7]_4\(5),
      O => \tmp_4_reg_321[7]_i_7_n_0\
    );
\tmp_4_reg_321[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1B1BE4E41BE4E4"
    )
        port map (
      I0 => shiftReg_addr_5,
      I1 => \tmp_4_reg_321_reg[7]_1\(4),
      I2 => \tmp_4_reg_321_reg[7]_2\(4),
      I3 => shiftReg_addr_6,
      I4 => \tmp_4_reg_321_reg[7]_3\(4),
      I5 => \tmp_4_reg_321_reg[7]_4\(4),
      O => \tmp_4_reg_321[7]_i_8_n_0\
    );
\tmp_4_reg_321_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_3110,
      D => tmp_4_fu_287_p2(0),
      Q => \tmp_4_reg_321_reg[7]_0\(0),
      R => '0'
    );
\tmp_4_reg_321_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_3110,
      D => tmp_4_fu_287_p2(1),
      Q => \tmp_4_reg_321_reg[7]_0\(1),
      R => '0'
    );
\tmp_4_reg_321_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_3110,
      D => tmp_4_fu_287_p2(2),
      Q => \tmp_4_reg_321_reg[7]_0\(2),
      R => '0'
    );
\tmp_4_reg_321_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_3110,
      D => tmp_4_fu_287_p2(3),
      Q => \tmp_4_reg_321_reg[7]_0\(3),
      R => '0'
    );
\tmp_4_reg_321_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_4_reg_321_reg[3]_i_1_n_0\,
      CO(2) => \tmp_4_reg_321_reg[3]_i_1_n_1\,
      CO(1) => \tmp_4_reg_321_reg[3]_i_1_n_2\,
      CO(0) => \tmp_4_reg_321_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => img_ina_data_stream_2_V_dout(3 downto 0),
      O(3 downto 0) => tmp_4_fu_287_p2(3 downto 0),
      S(3) => \tmp_4_reg_321[3]_i_6_n_0\,
      S(2) => \tmp_4_reg_321[3]_i_7_n_0\,
      S(1) => \tmp_4_reg_321[3]_i_8_n_0\,
      S(0) => \tmp_4_reg_321[3]_i_9_n_0\
    );
\tmp_4_reg_321_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_3110,
      D => tmp_4_fu_287_p2(4),
      Q => \tmp_4_reg_321_reg[7]_0\(4),
      R => '0'
    );
\tmp_4_reg_321_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_3110,
      D => tmp_4_fu_287_p2(5),
      Q => \tmp_4_reg_321_reg[7]_0\(5),
      R => '0'
    );
\tmp_4_reg_321_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_3110,
      D => tmp_4_fu_287_p2(6),
      Q => \tmp_4_reg_321_reg[7]_0\(6),
      R => '0'
    );
\tmp_4_reg_321_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_reg_3110,
      D => tmp_4_fu_287_p2(7),
      Q => \tmp_4_reg_321_reg[7]_0\(7),
      R => '0'
    );
\tmp_4_reg_321_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_4_reg_321_reg[3]_i_1_n_0\,
      CO(3) => \NLW_tmp_4_reg_321_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_4_reg_321_reg[7]_i_1_n_1\,
      CO(1) => \tmp_4_reg_321_reg[7]_i_1_n_2\,
      CO(0) => \tmp_4_reg_321_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => img_ina_data_stream_2_V_dout(6 downto 4),
      O(3 downto 0) => tmp_4_fu_287_p2(7 downto 4),
      S(3) => \tmp_4_reg_321[7]_i_5_n_0\,
      S(2) => \tmp_4_reg_321[7]_i_6_n_0\,
      S(1) => \tmp_4_reg_321[7]_i_7_n_0\,
      S(0) => \tmp_4_reg_321[7]_i_8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced_mac_muladd_8nbkb_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    r_V_1_reg_3000 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    img_in_data_stream_0_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced_mac_muladd_8nbkb_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced_mac_muladd_8nbkb_DSP48_0 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => img_in_data_stream_0_V_dout(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000011101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => r_V_1_reg_3000,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_p_RnM_P_UNCONNECTED(47 downto 15),
      P(14 downto 0) => P(14 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced_mac_muladd_8ncud_DSP48_1 is
  port (
    img_out_data_stream_1_V_din : out STD_LOGIC_VECTOR ( 7 downto 0 );
    r_V_1_reg_3000 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    img_in_data_stream_1_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 14 downto 0 );
    exitcond_reg_281_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0 : in STD_LOGIC;
    p_1 : in STD_LOGIC;
    src_data_stream_2_V_empty_n : in STD_LOGIC;
    src_data_stream_0_V_empty_n : in STD_LOGIC;
    src_data_stream_1_V_empty_n : in STD_LOGIC;
    r_V_1_reg_300_reg_i_10_0 : in STD_LOGIC;
    dsta_data_stream_1_s_full_n : in STD_LOGIC;
    r_V_1_reg_300_reg_i_10_1 : in STD_LOGIC;
    dsta_data_stream_0_s_full_n : in STD_LOGIC;
    dsta_data_stream_2_s_full_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced_mac_muladd_8ncud_DSP48_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced_mac_muladd_8ncud_DSP48_1 is
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal gray_reg_3050 : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \^r_v_1_reg_3000\ : STD_LOGIC;
  signal r_V_1_reg_300_reg_i_11_n_0 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  r_V_1_reg_3000 <= \^r_v_1_reg_3000\;
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => img_in_data_stream_1_V_dout(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000010010110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 15) => B"000000000000000000000000000000000",
      C(14 downto 0) => P(14 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^r_v_1_reg_3000\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => gray_reg_3050,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_RnM_P_UNCONNECTED(47 downto 16),
      P(15 downto 8) => img_out_data_stream_1_V_din(7 downto 0),
      P(7) => p_n_98,
      P(6) => p_n_99,
      P(5) => p_n_100,
      P(4) => p_n_101,
      P(3) => p_n_102,
      P(2) => p_n_103,
      P(1) => p_n_104,
      P(0) => p_n_105,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
p_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exitcond_reg_281_pp0_iter1_reg,
      I1 => \^ap_block_pp0_stage0_subdone\,
      O => gray_reg_3050
    );
r_V_1_reg_300_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => Q(0),
      I2 => p_0,
      O => \^r_v_1_reg_3000\
    );
r_V_1_reg_300_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF002A00AA"
    )
        port map (
      I0 => p_1,
      I1 => src_data_stream_2_V_empty_n,
      I2 => src_data_stream_0_V_empty_n,
      I3 => p_0,
      I4 => src_data_stream_1_V_empty_n,
      I5 => r_V_1_reg_300_reg_i_11_n_0,
      O => \^ap_block_pp0_stage0_subdone\
    );
r_V_1_reg_300_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020A0A0A"
    )
        port map (
      I0 => r_V_1_reg_300_reg_i_10_0,
      I1 => dsta_data_stream_1_s_full_n,
      I2 => r_V_1_reg_300_reg_i_10_1,
      I3 => dsta_data_stream_0_s_full_n,
      I4 => dsta_data_stream_2_s_full_n,
      O => r_V_1_reg_300_reg_i_11_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_duplicate is
  port (
    start_once_reg : out STD_LOGIC;
    duplicate_U0_ap_ready : out STD_LOGIC;
    duplicate_U0_img_outb_data_stream_2_V_write : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    duplicate_U0_ap_start : in STD_LOGIC;
    start_for_Filter2D_U0_full_n : in STD_LOGIC;
    start_for_Filter2D93_U0_full_n : in STD_LOGIC;
    \col_reg_251_reg[0]_0\ : in STD_LOGIC;
    dup_1_data_stream_0_full_n : in STD_LOGIC;
    dstb_data_stream_2_s_empty_n : in STD_LOGIC;
    dup_1_data_stream_2_full_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_duplicate;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_duplicate is
  signal \ap_CS_fsm[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__1_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal col_1_fu_280_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal col_reg_251 : STD_LOGIC;
  signal col_reg_2510 : STD_LOGIC;
  signal \col_reg_251[6]_i_4_n_0\ : STD_LOGIC;
  signal \col_reg_251_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^duplicate_u0_ap_ready\ : STD_LOGIC;
  signal exitcond_fu_274_p2 : STD_LOGIC;
  signal \exitcond_reg_295[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_reg_295_reg_n_0_[0]\ : STD_LOGIC;
  signal row_1_fu_268_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal row_1_reg_290 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \row_1_reg_290[2]_i_1_n_0\ : STD_LOGIC;
  signal \row_1_reg_290[6]_i_2_n_0\ : STD_LOGIC;
  signal row_reg_240 : STD_LOGIC;
  signal \row_reg_240_reg_n_0_[0]\ : STD_LOGIC;
  signal \row_reg_240_reg_n_0_[1]\ : STD_LOGIC;
  signal \row_reg_240_reg_n_0_[2]\ : STD_LOGIC;
  signal \row_reg_240_reg_n_0_[3]\ : STD_LOGIC;
  signal \row_reg_240_reg_n_0_[4]\ : STD_LOGIC;
  signal \row_reg_240_reg_n_0_[5]\ : STD_LOGIC;
  signal \row_reg_240_reg_n_0_[6]\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__6\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__3\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_5\ : label is "soft_lutpair267";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \col_reg_251[1]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \col_reg_251[2]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \col_reg_251[3]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \col_reg_251[4]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \col_reg_251[6]_i_4\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \exitcond_reg_295[0]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \row_1_reg_290[1]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \row_1_reg_290[2]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \row_1_reg_290[3]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \row_1_reg_290[4]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \row_1_reg_290[6]_i_2\ : label is "soft_lutpair265";
begin
  duplicate_U0_ap_ready <= \^duplicate_u0_ap_ready\;
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFFAAAAAAAA"
    )
        port map (
      I0 => \^duplicate_u0_ap_ready\,
      I1 => duplicate_U0_ap_start,
      I2 => start_for_Filter2D_U0_full_n,
      I3 => start_for_Filter2D93_U0_full_n,
      I4 => \^start_once_reg\,
      I5 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_3__0_n_0\,
      I2 => \row_reg_240_reg_n_0_[5]\,
      I3 => \row_reg_240_reg_n_0_[4]\,
      I4 => \row_reg_240_reg_n_0_[2]\,
      O => \^duplicate_u0_ap_ready\
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => duplicate_U0_ap_start,
      I2 => start_for_Filter2D_U0_full_n,
      I3 => start_for_Filter2D93_U0_full_n,
      I4 => \^start_once_reg\,
      I5 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFF0F0"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__1_n_0\,
      I1 => exitcond_fu_274_p2,
      I2 => ap_enable_reg_pp0_iter00,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_3__0_n_0\,
      I2 => \row_reg_240_reg_n_0_[5]\,
      I3 => \row_reg_240_reg_n_0_[4]\,
      I4 => \row_reg_240_reg_n_0_[2]\,
      O => ap_enable_reg_pp0_iter00
    );
\ap_CS_fsm[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \row_reg_240_reg_n_0_[1]\,
      I1 => \row_reg_240_reg_n_0_[0]\,
      I2 => \row_reg_240_reg_n_0_[6]\,
      I3 => \row_reg_240_reg_n_0_[3]\,
      O => \ap_CS_fsm[2]_i_3__0_n_0\
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__1_n_0\,
      I1 => exitcond_fu_274_p2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044444444444444"
    )
        port map (
      I0 => \exitcond_reg_295_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \col_reg_251_reg[0]_0\,
      I3 => dup_1_data_stream_0_full_n,
      I4 => dstb_data_stream_2_s_empty_n,
      I5 => dup_1_data_stream_2_full_n,
      O => \ap_CS_fsm[3]_i_2__1_n_0\
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \col_reg_251_reg__0\(4),
      I1 => \col_reg_251_reg__0\(5),
      I2 => \col_reg_251_reg__0\(2),
      I3 => \ap_CS_fsm[3]_i_5_n_0\,
      O => exitcond_fu_274_p2
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \col_reg_251_reg__0\(1),
      I1 => \col_reg_251_reg__0\(0),
      I2 => \col_reg_251_reg__0\(6),
      I3 => \col_reg_251_reg__0\(3),
      O => \ap_CS_fsm[3]_i_5_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBF0000000000"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__1_n_0\,
      I1 => exitcond_fu_274_p2,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter00,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404F404000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter00,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \ap_CS_fsm[3]_i_2__1_n_0\,
      I3 => exitcond_fu_274_p2,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
\col_reg_251[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_reg_251_reg__0\(0),
      O => col_1_fu_280_p2(0)
    );
\col_reg_251[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \col_reg_251_reg__0\(0),
      I1 => \col_reg_251_reg__0\(1),
      O => col_1_fu_280_p2(1)
    );
\col_reg_251[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \col_reg_251_reg__0\(2),
      I1 => \col_reg_251_reg__0\(0),
      I2 => \col_reg_251_reg__0\(1),
      O => col_1_fu_280_p2(2)
    );
\col_reg_251[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \col_reg_251_reg__0\(3),
      I1 => \col_reg_251_reg__0\(1),
      I2 => \col_reg_251_reg__0\(0),
      I3 => \col_reg_251_reg__0\(2),
      O => col_1_fu_280_p2(3)
    );
\col_reg_251[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \col_reg_251_reg__0\(2),
      I1 => \col_reg_251_reg__0\(0),
      I2 => \col_reg_251_reg__0\(1),
      I3 => \col_reg_251_reg__0\(3),
      I4 => \col_reg_251_reg__0\(4),
      O => col_1_fu_280_p2(4)
    );
\col_reg_251[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \col_reg_251_reg__0\(5),
      I1 => \col_reg_251_reg__0\(2),
      I2 => \col_reg_251_reg__0\(0),
      I3 => \col_reg_251_reg__0\(1),
      I4 => \col_reg_251_reg__0\(3),
      I5 => \col_reg_251_reg__0\(4),
      O => col_1_fu_280_p2(5)
    );
\col_reg_251[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0000"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__1_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => exitcond_fu_274_p2,
      I4 => ap_enable_reg_pp0_iter00,
      O => col_reg_251
    );
\col_reg_251[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__1_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => exitcond_fu_274_p2,
      O => col_reg_2510
    );
\col_reg_251[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \col_reg_251_reg__0\(6),
      I1 => \col_reg_251[6]_i_4_n_0\,
      I2 => \col_reg_251_reg__0\(5),
      O => col_1_fu_280_p2(6)
    );
\col_reg_251[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \col_reg_251_reg__0\(4),
      I1 => \col_reg_251_reg__0\(3),
      I2 => \col_reg_251_reg__0\(1),
      I3 => \col_reg_251_reg__0\(0),
      I4 => \col_reg_251_reg__0\(2),
      O => \col_reg_251[6]_i_4_n_0\
    );
\col_reg_251_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_2510,
      D => col_1_fu_280_p2(0),
      Q => \col_reg_251_reg__0\(0),
      R => col_reg_251
    );
\col_reg_251_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_2510,
      D => col_1_fu_280_p2(1),
      Q => \col_reg_251_reg__0\(1),
      R => col_reg_251
    );
\col_reg_251_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_2510,
      D => col_1_fu_280_p2(2),
      Q => \col_reg_251_reg__0\(2),
      R => col_reg_251
    );
\col_reg_251_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_2510,
      D => col_1_fu_280_p2(3),
      Q => \col_reg_251_reg__0\(3),
      R => col_reg_251
    );
\col_reg_251_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_2510,
      D => col_1_fu_280_p2(4),
      Q => \col_reg_251_reg__0\(4),
      R => col_reg_251
    );
\col_reg_251_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_2510,
      D => col_1_fu_280_p2(5),
      Q => \col_reg_251_reg__0\(5),
      R => col_reg_251
    );
\col_reg_251_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_2510,
      D => col_1_fu_280_p2(6),
      Q => \col_reg_251_reg__0\(6),
      R => col_reg_251
    );
\exitcond_reg_295[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => exitcond_fu_274_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm[3]_i_2__1_n_0\,
      I3 => \exitcond_reg_295_reg_n_0_[0]\,
      O => \exitcond_reg_295[0]_i_1_n_0\
    );
\exitcond_reg_295_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_295[0]_i_1_n_0\,
      Q => \exitcond_reg_295_reg_n_0_[0]\,
      R => '0'
    );
\mOutPtr[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \exitcond_reg_295_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \ap_CS_fsm[3]_i_2__1_n_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => duplicate_U0_img_outb_data_stream_2_V_write
    );
\row_1_reg_290[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \row_reg_240_reg_n_0_[0]\,
      O => row_1_fu_268_p2(0)
    );
\row_1_reg_290[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \row_reg_240_reg_n_0_[0]\,
      I1 => \row_reg_240_reg_n_0_[1]\,
      O => row_1_fu_268_p2(1)
    );
\row_1_reg_290[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \row_reg_240_reg_n_0_[2]\,
      I1 => \row_reg_240_reg_n_0_[1]\,
      I2 => \row_reg_240_reg_n_0_[0]\,
      O => \row_1_reg_290[2]_i_1_n_0\
    );
\row_1_reg_290[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \row_reg_240_reg_n_0_[3]\,
      I1 => \row_reg_240_reg_n_0_[1]\,
      I2 => \row_reg_240_reg_n_0_[0]\,
      I3 => \row_reg_240_reg_n_0_[2]\,
      O => row_1_fu_268_p2(3)
    );
\row_1_reg_290[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \row_reg_240_reg_n_0_[2]\,
      I1 => \row_reg_240_reg_n_0_[0]\,
      I2 => \row_reg_240_reg_n_0_[1]\,
      I3 => \row_reg_240_reg_n_0_[3]\,
      I4 => \row_reg_240_reg_n_0_[4]\,
      O => row_1_fu_268_p2(4)
    );
\row_1_reg_290[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \row_reg_240_reg_n_0_[5]\,
      I1 => \row_reg_240_reg_n_0_[2]\,
      I2 => \row_reg_240_reg_n_0_[0]\,
      I3 => \row_reg_240_reg_n_0_[1]\,
      I4 => \row_reg_240_reg_n_0_[3]\,
      I5 => \row_reg_240_reg_n_0_[4]\,
      O => row_1_fu_268_p2(5)
    );
\row_1_reg_290[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \row_reg_240_reg_n_0_[6]\,
      I1 => \row_1_reg_290[6]_i_2_n_0\,
      I2 => \row_reg_240_reg_n_0_[5]\,
      O => row_1_fu_268_p2(6)
    );
\row_1_reg_290[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \row_reg_240_reg_n_0_[4]\,
      I1 => \row_reg_240_reg_n_0_[3]\,
      I2 => \row_reg_240_reg_n_0_[1]\,
      I3 => \row_reg_240_reg_n_0_[0]\,
      I4 => \row_reg_240_reg_n_0_[2]\,
      O => \row_1_reg_290[6]_i_2_n_0\
    );
\row_1_reg_290_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_1_fu_268_p2(0),
      Q => row_1_reg_290(0),
      R => '0'
    );
\row_1_reg_290_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_1_fu_268_p2(1),
      Q => row_1_reg_290(1),
      R => '0'
    );
\row_1_reg_290_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \row_1_reg_290[2]_i_1_n_0\,
      Q => row_1_reg_290(2),
      R => '0'
    );
\row_1_reg_290_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_1_fu_268_p2(3),
      Q => row_1_reg_290(3),
      R => '0'
    );
\row_1_reg_290_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_1_fu_268_p2(4),
      Q => row_1_reg_290(4),
      R => '0'
    );
\row_1_reg_290_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_1_fu_268_p2(5),
      Q => row_1_reg_290(5),
      R => '0'
    );
\row_1_reg_290_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_1_fu_268_p2(6),
      Q => row_1_reg_290(6),
      R => '0'
    );
\row_reg_240[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA800000"
    )
        port map (
      I0 => duplicate_U0_ap_start,
      I1 => start_for_Filter2D_U0_full_n,
      I2 => start_for_Filter2D93_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => ap_CS_fsm_state5,
      O => row_reg_240
    );
\row_reg_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => row_1_reg_290(0),
      Q => \row_reg_240_reg_n_0_[0]\,
      R => row_reg_240
    );
\row_reg_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => row_1_reg_290(1),
      Q => \row_reg_240_reg_n_0_[1]\,
      R => row_reg_240
    );
\row_reg_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => row_1_reg_290(2),
      Q => \row_reg_240_reg_n_0_[2]\,
      R => row_reg_240
    );
\row_reg_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => row_1_reg_290(3),
      Q => \row_reg_240_reg_n_0_[3]\,
      R => row_reg_240
    );
\row_reg_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => row_1_reg_290(4),
      Q => \row_reg_240_reg_n_0_[4]\,
      R => row_reg_240
    );
\row_reg_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => row_1_reg_290(5),
      Q => \row_reg_240_reg_n_0_[5]\,
      R => row_reg_240
    );
\row_reg_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => row_1_reg_290(6),
      Q => \row_reg_240_reg_n_0_[6]\,
      R => row_reg_240
    );
\start_once_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54444444"
    )
        port map (
      I0 => \^duplicate_u0_ap_ready\,
      I1 => \^start_once_reg\,
      I2 => start_for_Filter2D93_U0_full_n,
      I3 => start_for_Filter2D_U0_full_n,
      I4 => duplicate_U0_ap_start,
      O => \start_once_reg_i_1__2_n_0\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__2_n_0\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg is
  port (
    img_in_data_stream_2_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    AXIvideo2Mat_U0_img_data_stream_1_V_write : in STD_LOGIC;
    r_V_1_reg_300_reg : in STD_LOGIC;
    r_V_1_reg_300_reg_0 : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => AXIvideo2Mat_U0_img_data_stream_1_V_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
r_V_1_reg_300_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => r_V_1_reg_300_reg,
      I3 => r_V_1_reg_300_reg_0,
      O => img_in_data_stream_2_V_dout(7)
    );
r_V_1_reg_300_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => r_V_1_reg_300_reg,
      I3 => r_V_1_reg_300_reg_0,
      O => img_in_data_stream_2_V_dout(6)
    );
r_V_1_reg_300_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => r_V_1_reg_300_reg,
      I3 => r_V_1_reg_300_reg_0,
      O => img_in_data_stream_2_V_dout(5)
    );
r_V_1_reg_300_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => r_V_1_reg_300_reg,
      I3 => r_V_1_reg_300_reg_0,
      O => img_in_data_stream_2_V_dout(4)
    );
r_V_1_reg_300_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => r_V_1_reg_300_reg,
      I3 => r_V_1_reg_300_reg_0,
      O => img_in_data_stream_2_V_dout(3)
    );
r_V_1_reg_300_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => r_V_1_reg_300_reg,
      I3 => r_V_1_reg_300_reg_0,
      O => img_in_data_stream_2_V_dout(2)
    );
r_V_1_reg_300_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => r_V_1_reg_300_reg,
      I3 => r_V_1_reg_300_reg_0,
      O => img_in_data_stream_2_V_dout(1)
    );
r_V_1_reg_300_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => r_V_1_reg_300_reg,
      I3 => r_V_1_reg_300_reg_0,
      O => img_in_data_stream_2_V_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_23 is
  port (
    img_in_data_stream_1_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    AXIvideo2Mat_U0_img_data_stream_1_V_write : in STD_LOGIC;
    p : in STD_LOGIC;
    p_0 : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_23 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_23 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => AXIvideo2Mat_U0_img_data_stream_1_V_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\p_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => p,
      I3 => p_0,
      O => img_in_data_stream_1_V_dout(7)
    );
\p_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => p,
      I3 => p_0,
      O => img_in_data_stream_1_V_dout(6)
    );
\p_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => p,
      I3 => p_0,
      O => img_in_data_stream_1_V_dout(5)
    );
\p_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => p,
      I3 => p_0,
      O => img_in_data_stream_1_V_dout(4)
    );
\p_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => p,
      I3 => p_0,
      O => img_in_data_stream_1_V_dout(3)
    );
\p_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => p,
      I3 => p_0,
      O => img_in_data_stream_1_V_dout(2)
    );
\p_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => p,
      I3 => p_0,
      O => img_in_data_stream_1_V_dout(1)
    );
p_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => p,
      I3 => p_0,
      O => img_in_data_stream_1_V_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_24 is
  port (
    img_in_data_stream_0_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    AXIvideo2Mat_U0_img_data_stream_1_V_write : in STD_LOGIC;
    p : in STD_LOGIC;
    p_0 : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_24 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_24 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => AXIvideo2Mat_U0_img_data_stream_1_V_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\p_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => p,
      I3 => p_0,
      O => img_in_data_stream_0_V_dout(7)
    );
p_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => p,
      I3 => p_0,
      O => img_in_data_stream_0_V_dout(6)
    );
p_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => p,
      I3 => p_0,
      O => img_in_data_stream_0_V_dout(5)
    );
p_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => p,
      I3 => p_0,
      O => img_in_data_stream_0_V_dout(4)
    );
p_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => p,
      I3 => p_0,
      O => img_in_data_stream_0_V_dout(3)
    );
p_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => p,
      I3 => p_0,
      O => img_in_data_stream_0_V_dout(2)
    );
p_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => p,
      I3 => p_0,
      O => img_in_data_stream_0_V_dout(1)
    );
p_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => p,
      I3 => p_0,
      O => img_in_data_stream_0_V_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_25 is
  port (
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_src_data_stream_2_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_7_7 : in STD_LOGIC;
    ram_reg_0_63_7_7_0 : in STD_LOGIC;
    ram_reg_0_63_0_2 : in STD_LOGIC;
    ram_reg_0_63_7_7_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    duplicate_U0_img_outb_data_stream_2_V_write : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_25 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_25 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => duplicate_U0_img_outb_data_stream_2_V_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\ram_reg_0_63_0_2_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(0),
      O => \SRL_SIG_reg[1][7]_0\(0)
    );
\ram_reg_0_63_0_2_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => q0(0),
      O => \SRL_SIG_reg[1][7]_1\(0)
    );
\ram_reg_0_63_0_2_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_2_V_dout(0)
    );
\ram_reg_0_63_0_2_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(1),
      O => \SRL_SIG_reg[1][7]_0\(1)
    );
\ram_reg_0_63_0_2_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => q0(1),
      O => \SRL_SIG_reg[1][7]_1\(1)
    );
\ram_reg_0_63_0_2_i_2__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_2_V_dout(1)
    );
\ram_reg_0_63_0_2_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(2),
      O => \SRL_SIG_reg[1][7]_0\(2)
    );
\ram_reg_0_63_0_2_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => q0(2),
      O => \SRL_SIG_reg[1][7]_1\(2)
    );
\ram_reg_0_63_0_2_i_3__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_2_V_dout(2)
    );
\ram_reg_0_63_3_5_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(3),
      O => \SRL_SIG_reg[1][7]_0\(3)
    );
\ram_reg_0_63_3_5_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => q0(3),
      O => \SRL_SIG_reg[1][7]_1\(3)
    );
\ram_reg_0_63_3_5_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_2_V_dout(3)
    );
\ram_reg_0_63_3_5_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(4),
      O => \SRL_SIG_reg[1][7]_0\(4)
    );
\ram_reg_0_63_3_5_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => q0(4),
      O => \SRL_SIG_reg[1][7]_1\(4)
    );
\ram_reg_0_63_3_5_i_2__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_2_V_dout(4)
    );
\ram_reg_0_63_3_5_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(5),
      O => \SRL_SIG_reg[1][7]_0\(5)
    );
\ram_reg_0_63_3_5_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => q0(5),
      O => \SRL_SIG_reg[1][7]_1\(5)
    );
\ram_reg_0_63_3_5_i_3__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_2_V_dout(5)
    );
\ram_reg_0_63_6_6_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(6),
      O => \SRL_SIG_reg[1][7]_0\(6)
    );
\ram_reg_0_63_6_6_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => q0(6),
      O => \SRL_SIG_reg[1][7]_1\(6)
    );
\ram_reg_0_63_6_6_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_2_V_dout(6)
    );
\ram_reg_0_63_7_7_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(7),
      O => \SRL_SIG_reg[1][7]_0\(7)
    );
\ram_reg_0_63_7_7_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => q0(7),
      O => \SRL_SIG_reg[1][7]_1\(7)
    );
\ram_reg_0_63_7_7_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_2_V_dout(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_26 is
  port (
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_src_data_stream_1_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_7_7 : in STD_LOGIC;
    ram_reg_0_63_7_7_0 : in STD_LOGIC;
    ram_reg_0_63_0_2 : in STD_LOGIC;
    ram_reg_0_63_7_7_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_7_7_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    duplicate_U0_img_outb_data_stream_2_V_write : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_26 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_26 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => duplicate_U0_img_outb_data_stream_2_V_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\ram_reg_0_63_0_2_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(0),
      O => \SRL_SIG_reg[1][7]_0\(0)
    );
\ram_reg_0_63_0_2_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(0),
      O => \SRL_SIG_reg[1][7]_1\(0)
    );
\ram_reg_0_63_0_2_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_1_V_dout(0)
    );
\ram_reg_0_63_0_2_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(1),
      O => \SRL_SIG_reg[1][7]_0\(1)
    );
\ram_reg_0_63_0_2_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(1),
      O => \SRL_SIG_reg[1][7]_1\(1)
    );
\ram_reg_0_63_0_2_i_2__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_1_V_dout(1)
    );
\ram_reg_0_63_0_2_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(2),
      O => \SRL_SIG_reg[1][7]_0\(2)
    );
\ram_reg_0_63_0_2_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(2),
      O => \SRL_SIG_reg[1][7]_1\(2)
    );
\ram_reg_0_63_0_2_i_3__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_1_V_dout(2)
    );
\ram_reg_0_63_3_5_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(3),
      O => \SRL_SIG_reg[1][7]_0\(3)
    );
\ram_reg_0_63_3_5_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(3),
      O => \SRL_SIG_reg[1][7]_1\(3)
    );
\ram_reg_0_63_3_5_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_1_V_dout(3)
    );
\ram_reg_0_63_3_5_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(4),
      O => \SRL_SIG_reg[1][7]_0\(4)
    );
\ram_reg_0_63_3_5_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(4),
      O => \SRL_SIG_reg[1][7]_1\(4)
    );
\ram_reg_0_63_3_5_i_2__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_1_V_dout(4)
    );
\ram_reg_0_63_3_5_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(5),
      O => \SRL_SIG_reg[1][7]_0\(5)
    );
\ram_reg_0_63_3_5_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(5),
      O => \SRL_SIG_reg[1][7]_1\(5)
    );
\ram_reg_0_63_3_5_i_3__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_1_V_dout(5)
    );
\ram_reg_0_63_6_6_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(6),
      O => \SRL_SIG_reg[1][7]_0\(6)
    );
\ram_reg_0_63_6_6_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(6),
      O => \SRL_SIG_reg[1][7]_1\(6)
    );
\ram_reg_0_63_6_6_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_1_V_dout(6)
    );
\ram_reg_0_63_7_7_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(7),
      O => \SRL_SIG_reg[1][7]_0\(7)
    );
\ram_reg_0_63_7_7_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(7),
      O => \SRL_SIG_reg[1][7]_1\(7)
    );
\ram_reg_0_63_7_7_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_1_V_dout(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_27 is
  port (
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    d1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_src_data_stream_0_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_7_7 : in STD_LOGIC;
    ram_reg_0_63_7_7_0 : in STD_LOGIC;
    ram_reg_0_63_0_2 : in STD_LOGIC;
    ram_reg_0_63_7_7_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_7_7_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    duplicate_U0_img_outb_data_stream_2_V_write : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_27 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_27 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => duplicate_U0_img_outb_data_stream_2_V_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\ram_reg_0_63_0_2_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(0),
      O => \SRL_SIG_reg[1][7]_0\(0)
    );
\ram_reg_0_63_0_2_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(0),
      O => d1(0)
    );
\ram_reg_0_63_0_2_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_0_V_dout(0)
    );
\ram_reg_0_63_0_2_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(1),
      O => \SRL_SIG_reg[1][7]_0\(1)
    );
\ram_reg_0_63_0_2_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(1),
      O => d1(1)
    );
\ram_reg_0_63_0_2_i_2__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_0_V_dout(1)
    );
\ram_reg_0_63_0_2_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(2),
      O => \SRL_SIG_reg[1][7]_0\(2)
    );
\ram_reg_0_63_0_2_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(2),
      O => d1(2)
    );
\ram_reg_0_63_0_2_i_3__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_0_V_dout(2)
    );
\ram_reg_0_63_3_5_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(3),
      O => \SRL_SIG_reg[1][7]_0\(3)
    );
\ram_reg_0_63_3_5_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(3),
      O => d1(3)
    );
\ram_reg_0_63_3_5_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_0_V_dout(3)
    );
\ram_reg_0_63_3_5_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(4),
      O => \SRL_SIG_reg[1][7]_0\(4)
    );
\ram_reg_0_63_3_5_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(4),
      O => d1(4)
    );
\ram_reg_0_63_3_5_i_2__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_0_V_dout(4)
    );
\ram_reg_0_63_3_5_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(5),
      O => \SRL_SIG_reg[1][7]_0\(5)
    );
\ram_reg_0_63_3_5_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(5),
      O => d1(5)
    );
\ram_reg_0_63_3_5_i_3__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_0_V_dout(5)
    );
\ram_reg_0_63_6_6_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(6),
      O => \SRL_SIG_reg[1][7]_0\(6)
    );
\ram_reg_0_63_6_6_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(6),
      O => d1(6)
    );
\ram_reg_0_63_6_6_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_0_V_dout(6)
    );
\ram_reg_0_63_7_7_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(7),
      O => \SRL_SIG_reg[1][7]_0\(7)
    );
\ram_reg_0_63_7_7_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(7),
      O => d1(7)
    );
\ram_reg_0_63_7_7_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_0_V_dout(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_28 is
  port (
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_src_data_stream_V2_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_64_127_7_7 : in STD_LOGIC;
    ram_reg_64_127_7_7_0 : in STD_LOGIC;
    ram_reg_0_63_0_2 : in STD_LOGIC;
    ram_reg_0_63_7_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    duplicate_U0_img_outb_data_stream_2_V_write : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_28 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_28 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => duplicate_U0_img_outb_data_stream_2_V_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\ram_reg_0_63_0_2_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      O => p_src_data_stream_V2_dout(0)
    );
\ram_reg_0_63_0_2_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7(0),
      O => \SRL_SIG_reg[1][7]_0\(0)
    );
\ram_reg_0_63_0_2_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => q0(0),
      O => \SRL_SIG_reg[1][7]_1\(0)
    );
\ram_reg_0_63_0_2_i_2__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      O => p_src_data_stream_V2_dout(1)
    );
\ram_reg_0_63_0_2_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7(1),
      O => \SRL_SIG_reg[1][7]_0\(1)
    );
\ram_reg_0_63_0_2_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => q0(1),
      O => \SRL_SIG_reg[1][7]_1\(1)
    );
\ram_reg_0_63_0_2_i_3__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      O => p_src_data_stream_V2_dout(2)
    );
\ram_reg_0_63_0_2_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7(2),
      O => \SRL_SIG_reg[1][7]_0\(2)
    );
\ram_reg_0_63_0_2_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => q0(2),
      O => \SRL_SIG_reg[1][7]_1\(2)
    );
\ram_reg_0_63_3_5_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      O => p_src_data_stream_V2_dout(3)
    );
\ram_reg_0_63_3_5_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7(3),
      O => \SRL_SIG_reg[1][7]_0\(3)
    );
\ram_reg_0_63_3_5_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => q0(3),
      O => \SRL_SIG_reg[1][7]_1\(3)
    );
\ram_reg_0_63_3_5_i_2__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      O => p_src_data_stream_V2_dout(4)
    );
\ram_reg_0_63_3_5_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7(4),
      O => \SRL_SIG_reg[1][7]_0\(4)
    );
\ram_reg_0_63_3_5_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => q0(4),
      O => \SRL_SIG_reg[1][7]_1\(4)
    );
\ram_reg_0_63_3_5_i_3__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      O => p_src_data_stream_V2_dout(5)
    );
\ram_reg_0_63_3_5_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7(5),
      O => \SRL_SIG_reg[1][7]_0\(5)
    );
\ram_reg_0_63_3_5_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => q0(5),
      O => \SRL_SIG_reg[1][7]_1\(5)
    );
\ram_reg_0_63_6_6_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      O => p_src_data_stream_V2_dout(6)
    );
\ram_reg_0_63_6_6_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7(6),
      O => \SRL_SIG_reg[1][7]_0\(6)
    );
\ram_reg_0_63_6_6_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => q0(6),
      O => \SRL_SIG_reg[1][7]_1\(6)
    );
\ram_reg_0_63_7_7_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      O => p_src_data_stream_V2_dout(7)
    );
\ram_reg_0_63_7_7_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7(7),
      O => \SRL_SIG_reg[1][7]_0\(7)
    );
\ram_reg_0_63_7_7_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => q0(7),
      O => \SRL_SIG_reg[1][7]_1\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_29 is
  port (
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_src_data_stream_V1_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_64_127_7_7 : in STD_LOGIC;
    ram_reg_64_127_7_7_0 : in STD_LOGIC;
    ram_reg_0_63_0_2 : in STD_LOGIC;
    ram_reg_0_63_7_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_7_7_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dup_1_data_stream_1_full_n : in STD_LOGIC;
    duplicate_U0_img_outb_data_stream_2_V_write : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_29 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_29 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dup_1_data_stream_1_full_n,
      I1 => duplicate_U0_img_outb_data_stream_2_V_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\ram_reg_0_63_0_2_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      O => p_src_data_stream_V1_dout(0)
    );
\ram_reg_0_63_0_2_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7(0),
      O => \SRL_SIG_reg[1][7]_0\(0)
    );
\ram_reg_0_63_0_2_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_0(0),
      O => \SRL_SIG_reg[1][7]_1\(0)
    );
\ram_reg_0_63_0_2_i_2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      O => p_src_data_stream_V1_dout(1)
    );
\ram_reg_0_63_0_2_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7(1),
      O => \SRL_SIG_reg[1][7]_0\(1)
    );
\ram_reg_0_63_0_2_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_0(1),
      O => \SRL_SIG_reg[1][7]_1\(1)
    );
\ram_reg_0_63_0_2_i_3__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      O => p_src_data_stream_V1_dout(2)
    );
\ram_reg_0_63_0_2_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7(2),
      O => \SRL_SIG_reg[1][7]_0\(2)
    );
\ram_reg_0_63_0_2_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_0(2),
      O => \SRL_SIG_reg[1][7]_1\(2)
    );
\ram_reg_0_63_3_5_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      O => p_src_data_stream_V1_dout(3)
    );
\ram_reg_0_63_3_5_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7(3),
      O => \SRL_SIG_reg[1][7]_0\(3)
    );
\ram_reg_0_63_3_5_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_0(3),
      O => \SRL_SIG_reg[1][7]_1\(3)
    );
\ram_reg_0_63_3_5_i_2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      O => p_src_data_stream_V1_dout(4)
    );
\ram_reg_0_63_3_5_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7(4),
      O => \SRL_SIG_reg[1][7]_0\(4)
    );
\ram_reg_0_63_3_5_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_0(4),
      O => \SRL_SIG_reg[1][7]_1\(4)
    );
\ram_reg_0_63_3_5_i_3__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      O => p_src_data_stream_V1_dout(5)
    );
\ram_reg_0_63_3_5_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7(5),
      O => \SRL_SIG_reg[1][7]_0\(5)
    );
\ram_reg_0_63_3_5_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_0(5),
      O => \SRL_SIG_reg[1][7]_1\(5)
    );
\ram_reg_0_63_6_6_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      O => p_src_data_stream_V1_dout(6)
    );
\ram_reg_0_63_6_6_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7(6),
      O => \SRL_SIG_reg[1][7]_0\(6)
    );
\ram_reg_0_63_6_6_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_0(6),
      O => \SRL_SIG_reg[1][7]_1\(6)
    );
\ram_reg_0_63_7_7_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      O => p_src_data_stream_V1_dout(7)
    );
\ram_reg_0_63_7_7_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7(7),
      O => \SRL_SIG_reg[1][7]_0\(7)
    );
\ram_reg_0_63_7_7_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_0(7),
      O => \SRL_SIG_reg[1][7]_1\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_30 is
  port (
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    d1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_src_data_stream_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_64_127_7_7 : in STD_LOGIC;
    ram_reg_64_127_7_7_0 : in STD_LOGIC;
    ram_reg_0_63_0_2 : in STD_LOGIC;
    ram_reg_0_63_7_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_7_7_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    duplicate_U0_img_outb_data_stream_2_V_write : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_30 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_30 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => duplicate_U0_img_outb_data_stream_2_V_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\ram_reg_0_63_0_2_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_0(0),
      O => d1(0)
    );
\ram_reg_0_63_0_2_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      O => p_src_data_stream_V_dout(0)
    );
\ram_reg_0_63_0_2_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7(0),
      O => \SRL_SIG_reg[1][7]_0\(0)
    );
\ram_reg_0_63_0_2_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_0(1),
      O => d1(1)
    );
\ram_reg_0_63_0_2_i_2__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      O => p_src_data_stream_V_dout(1)
    );
\ram_reg_0_63_0_2_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7(1),
      O => \SRL_SIG_reg[1][7]_0\(1)
    );
\ram_reg_0_63_0_2_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_0(2),
      O => d1(2)
    );
\ram_reg_0_63_0_2_i_3__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      O => p_src_data_stream_V_dout(2)
    );
\ram_reg_0_63_0_2_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7(2),
      O => \SRL_SIG_reg[1][7]_0\(2)
    );
\ram_reg_0_63_3_5_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_0(3),
      O => d1(3)
    );
\ram_reg_0_63_3_5_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      O => p_src_data_stream_V_dout(3)
    );
\ram_reg_0_63_3_5_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7(3),
      O => \SRL_SIG_reg[1][7]_0\(3)
    );
\ram_reg_0_63_3_5_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_0(4),
      O => d1(4)
    );
\ram_reg_0_63_3_5_i_2__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      O => p_src_data_stream_V_dout(4)
    );
\ram_reg_0_63_3_5_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7(4),
      O => \SRL_SIG_reg[1][7]_0\(4)
    );
\ram_reg_0_63_3_5_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_0(5),
      O => d1(5)
    );
\ram_reg_0_63_3_5_i_3__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      O => p_src_data_stream_V_dout(5)
    );
\ram_reg_0_63_3_5_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7(5),
      O => \SRL_SIG_reg[1][7]_0\(5)
    );
\ram_reg_0_63_6_6_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_0(6),
      O => d1(6)
    );
\ram_reg_0_63_6_6_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      O => p_src_data_stream_V_dout(6)
    );
\ram_reg_0_63_6_6_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7(6),
      O => \SRL_SIG_reg[1][7]_0\(6)
    );
\ram_reg_0_63_7_7_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_0(7),
      O => d1(7)
    );
\ram_reg_0_63_7_7_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      O => p_src_data_stream_V_dout(7)
    );
\ram_reg_0_63_7_7_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_64_127_7_7,
      I3 => ram_reg_64_127_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7(7),
      O => \SRL_SIG_reg[1][7]_0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_31 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \AXI_video_strm_V_data_V_1_payload_A_reg[16]\ : in STD_LOGIC;
    \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_31 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_31 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\AXI_video_strm_V_data_V_1_payload_A[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0\,
      O => D(0)
    );
\AXI_video_strm_V_data_V_1_payload_A[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0\,
      O => D(1)
    );
\AXI_video_strm_V_data_V_1_payload_A[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0\,
      O => D(2)
    );
\AXI_video_strm_V_data_V_1_payload_A[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0\,
      O => D(3)
    );
\AXI_video_strm_V_data_V_1_payload_A[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0\,
      O => D(4)
    );
\AXI_video_strm_V_data_V_1_payload_A[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0\,
      O => D(5)
    );
\AXI_video_strm_V_data_V_1_payload_A[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0\,
      O => D(6)
    );
\AXI_video_strm_V_data_V_1_payload_A[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0\,
      O => D(7)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \AXI_video_strm_V_data_V_1_payload_A_reg[8]\ : in STD_LOGIC;
    \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_32 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_32 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\AXI_video_strm_V_data_V_1_payload_A[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0\,
      O => D(2)
    );
\AXI_video_strm_V_data_V_1_payload_A[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0\,
      O => D(3)
    );
\AXI_video_strm_V_data_V_1_payload_A[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0\,
      O => D(4)
    );
\AXI_video_strm_V_data_V_1_payload_A[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0\,
      O => D(5)
    );
\AXI_video_strm_V_data_V_1_payload_A[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0\,
      O => D(6)
    );
\AXI_video_strm_V_data_V_1_payload_A[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0\,
      O => D(7)
    );
\AXI_video_strm_V_data_V_1_payload_A[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0\,
      O => D(0)
    );
\AXI_video_strm_V_data_V_1_payload_A[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0\,
      O => D(1)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_33 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \AXI_video_strm_V_data_V_1_payload_A_reg[0]\ : in STD_LOGIC;
    \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_33 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_33 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\AXI_video_strm_V_data_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0\,
      O => D(0)
    );
\AXI_video_strm_V_data_V_1_payload_A[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0\,
      O => D(1)
    );
\AXI_video_strm_V_data_V_1_payload_A[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0\,
      O => D(2)
    );
\AXI_video_strm_V_data_V_1_payload_A[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0\,
      O => D(3)
    );
\AXI_video_strm_V_data_V_1_payload_A[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0\,
      O => D(4)
    );
\AXI_video_strm_V_data_V_1_payload_A[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0\,
      O => D(5)
    );
\AXI_video_strm_V_data_V_1_payload_A[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0\,
      O => D(6)
    );
\AXI_video_strm_V_data_V_1_payload_A[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]\,
      I3 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0\,
      O => D(7)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_34 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_34 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_34 is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  D(7 downto 0) <= \^d\(7 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][0]_1\,
      Q => \^d\(0),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][1]_0\,
      Q => \^d\(1),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][2]_0\,
      Q => \^d\(2),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][3]_0\,
      Q => \^d\(3),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][4]_0\,
      Q => \^d\(4),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][5]_0\,
      Q => \^d\(5),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][6]_0\,
      Q => \^d\(6),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\,
      Q => \^d\(7),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(0),
      Q => Q(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(1),
      Q => Q(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(2),
      Q => Q(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(3),
      Q => Q(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(4),
      Q => Q(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(5),
      Q => Q(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(6),
      Q => Q(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(7),
      Q => Q(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_35 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_35 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_35 is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  D(7 downto 0) <= \^d\(7 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][0]_1\,
      Q => \^d\(0),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][1]_0\,
      Q => \^d\(1),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][2]_0\,
      Q => \^d\(2),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][3]_0\,
      Q => \^d\(3),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][4]_0\,
      Q => \^d\(4),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][5]_0\,
      Q => \^d\(5),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][6]_0\,
      Q => \^d\(6),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\,
      Q => \^d\(7),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(0),
      Q => Q(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(1),
      Q => Q(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(2),
      Q => Q(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(3),
      Q => Q(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(4),
      Q => Q(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(5),
      Q => Q(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(6),
      Q => Q(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(7),
      Q => Q(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_36 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_36 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_36 is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  D(7 downto 0) <= \^d\(7 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][0]_1\,
      Q => \^d\(0),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][1]_0\,
      Q => \^d\(1),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][2]_0\,
      Q => \^d\(2),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][3]_0\,
      Q => \^d\(3),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][4]_0\,
      Q => \^d\(4),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][5]_0\,
      Q => \^d\(5),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][6]_0\,
      Q => \^d\(6),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\,
      Q => \^d\(7),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(0),
      Q => Q(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(1),
      Q => Q(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(2),
      Q => Q(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(3),
      Q => Q(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(4),
      Q => Q(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(5),
      Q => Q(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(6),
      Q => Q(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(7),
      Q => Q(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_37 is
  port (
    img_ina_data_stream_2_V_dout : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_4_reg_321_reg[3]\ : in STD_LOGIC;
    \tmp_4_reg_321_reg[3]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_37 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_37 is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][0]_1\,
      Q => \^d\(0),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][1]_0\,
      Q => \^d\(1),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][2]_0\,
      Q => \^d\(2),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][3]_0\,
      Q => \^d\(3),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][4]_0\,
      Q => \^d\(4),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][5]_0\,
      Q => \^d\(5),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][6]_0\,
      Q => \^d\(6),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\,
      Q => \^d\(7),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(4),
      Q => \^q\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(6),
      Q => \^q\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(7),
      Q => \^q\(7),
      R => '0'
    );
\tmp_4_reg_321[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^d\(3),
      I2 => \tmp_4_reg_321_reg[3]\,
      I3 => \tmp_4_reg_321_reg[3]_0\,
      O => img_ina_data_stream_2_V_dout(3)
    );
\tmp_4_reg_321[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^d\(2),
      I2 => \tmp_4_reg_321_reg[3]\,
      I3 => \tmp_4_reg_321_reg[3]_0\,
      O => img_ina_data_stream_2_V_dout(2)
    );
\tmp_4_reg_321[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^d\(1),
      I2 => \tmp_4_reg_321_reg[3]\,
      I3 => \tmp_4_reg_321_reg[3]_0\,
      O => img_ina_data_stream_2_V_dout(1)
    );
\tmp_4_reg_321[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^d\(0),
      I2 => \tmp_4_reg_321_reg[3]\,
      I3 => \tmp_4_reg_321_reg[3]_0\,
      O => img_ina_data_stream_2_V_dout(0)
    );
\tmp_4_reg_321[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^d\(6),
      I2 => \tmp_4_reg_321_reg[3]\,
      I3 => \tmp_4_reg_321_reg[3]_0\,
      O => img_ina_data_stream_2_V_dout(6)
    );
\tmp_4_reg_321[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^d\(5),
      I2 => \tmp_4_reg_321_reg[3]\,
      I3 => \tmp_4_reg_321_reg[3]_0\,
      O => img_ina_data_stream_2_V_dout(5)
    );
\tmp_4_reg_321[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^d\(4),
      I2 => \tmp_4_reg_321_reg[3]\,
      I3 => \tmp_4_reg_321_reg[3]_0\,
      O => img_ina_data_stream_2_V_dout(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_38 is
  port (
    img_ina_data_stream_1_V_dout : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_3_reg_316_reg[3]\ : in STD_LOGIC;
    \tmp_3_reg_316_reg[3]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_38 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_38 is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][0]_1\,
      Q => \^d\(0),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][1]_0\,
      Q => \^d\(1),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][2]_0\,
      Q => \^d\(2),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][3]_0\,
      Q => \^d\(3),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][4]_0\,
      Q => \^d\(4),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][5]_0\,
      Q => \^d\(5),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][6]_0\,
      Q => \^d\(6),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\,
      Q => \^d\(7),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(4),
      Q => \^q\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(6),
      Q => \^q\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(7),
      Q => \^q\(7),
      R => '0'
    );
\tmp_3_reg_316[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^d\(3),
      I2 => \tmp_3_reg_316_reg[3]\,
      I3 => \tmp_3_reg_316_reg[3]_0\,
      O => img_ina_data_stream_1_V_dout(3)
    );
\tmp_3_reg_316[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^d\(2),
      I2 => \tmp_3_reg_316_reg[3]\,
      I3 => \tmp_3_reg_316_reg[3]_0\,
      O => img_ina_data_stream_1_V_dout(2)
    );
\tmp_3_reg_316[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^d\(1),
      I2 => \tmp_3_reg_316_reg[3]\,
      I3 => \tmp_3_reg_316_reg[3]_0\,
      O => img_ina_data_stream_1_V_dout(1)
    );
\tmp_3_reg_316[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^d\(0),
      I2 => \tmp_3_reg_316_reg[3]\,
      I3 => \tmp_3_reg_316_reg[3]_0\,
      O => img_ina_data_stream_1_V_dout(0)
    );
\tmp_3_reg_316[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^d\(6),
      I2 => \tmp_3_reg_316_reg[3]\,
      I3 => \tmp_3_reg_316_reg[3]_0\,
      O => img_ina_data_stream_1_V_dout(6)
    );
\tmp_3_reg_316[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^d\(5),
      I2 => \tmp_3_reg_316_reg[3]\,
      I3 => \tmp_3_reg_316_reg[3]_0\,
      O => img_ina_data_stream_1_V_dout(5)
    );
\tmp_3_reg_316[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^d\(4),
      I2 => \tmp_3_reg_316_reg[3]\,
      I3 => \tmp_3_reg_316_reg[3]_0\,
      O => img_ina_data_stream_1_V_dout(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_39 is
  port (
    img_ina_data_stream_0_V_dout : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_2_reg_311_reg[3]\ : in STD_LOGIC;
    \tmp_2_reg_311_reg[3]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_39 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_39 is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][0]_1\,
      Q => \^d\(0),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][1]_0\,
      Q => \^d\(1),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][2]_0\,
      Q => \^d\(2),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][3]_0\,
      Q => \^d\(3),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][4]_0\,
      Q => \^d\(4),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][5]_0\,
      Q => \^d\(5),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][6]_0\,
      Q => \^d\(6),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\,
      Q => \^d\(7),
      S => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(4),
      Q => \^q\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(6),
      Q => \^q\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^d\(7),
      Q => \^q\(7),
      R => '0'
    );
\tmp_2_reg_311[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^d\(3),
      I2 => \tmp_2_reg_311_reg[3]\,
      I3 => \tmp_2_reg_311_reg[3]_0\,
      O => img_ina_data_stream_0_V_dout(3)
    );
\tmp_2_reg_311[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^d\(2),
      I2 => \tmp_2_reg_311_reg[3]\,
      I3 => \tmp_2_reg_311_reg[3]_0\,
      O => img_ina_data_stream_0_V_dout(2)
    );
\tmp_2_reg_311[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^d\(1),
      I2 => \tmp_2_reg_311_reg[3]\,
      I3 => \tmp_2_reg_311_reg[3]_0\,
      O => img_ina_data_stream_0_V_dout(1)
    );
\tmp_2_reg_311[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^d\(0),
      I2 => \tmp_2_reg_311_reg[3]\,
      I3 => \tmp_2_reg_311_reg[3]_0\,
      O => img_ina_data_stream_0_V_dout(0)
    );
\tmp_2_reg_311[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^d\(6),
      I2 => \tmp_2_reg_311_reg[3]\,
      I3 => \tmp_2_reg_311_reg[3]_0\,
      O => img_ina_data_stream_0_V_dout(6)
    );
\tmp_2_reg_311[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^d\(5),
      I2 => \tmp_2_reg_311_reg[3]\,
      I3 => \tmp_2_reg_311_reg[3]_0\,
      O => img_ina_data_stream_0_V_dout(5)
    );
\tmp_2_reg_311[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^d\(4),
      I2 => \tmp_2_reg_311_reg[3]\,
      I3 => \tmp_2_reg_311_reg[3]_0\,
      O => img_ina_data_stream_0_V_dout(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_40 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_40 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_40 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG[0][0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(0)
    );
\SRL_SIG[0][1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(1)
    );
\SRL_SIG[0][2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(2)
    );
\SRL_SIG[0][3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(3)
    );
\SRL_SIG[0][4]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(6)
    );
\SRL_SIG[0][7]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(7)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_41 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_41 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_41 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG[0][0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(0)
    );
\SRL_SIG[0][1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(1)
    );
\SRL_SIG[0][2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(2)
    );
\SRL_SIG[0][3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(3)
    );
\SRL_SIG[0][4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(6)
    );
\SRL_SIG[0][7]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(7)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_42 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_42 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_42 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG[0][0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(0)
    );
\SRL_SIG[0][1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(1)
    );
\SRL_SIG[0][2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(2)
    );
\SRL_SIG[0][3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(3)
    );
\SRL_SIG[0][4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(6)
    );
\SRL_SIG[0][7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(7)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_43 is
  port (
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_src_data_stream_2_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_7_7 : in STD_LOGIC;
    ram_reg_0_63_7_7_0 : in STD_LOGIC;
    ram_reg_0_63_0_2 : in STD_LOGIC;
    ram_reg_0_63_7_7_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_43 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_43 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
ram_reg_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(0),
      O => \SRL_SIG_reg[1][7]_0\(0)
    );
\ram_reg_0_63_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => q0(0),
      O => \SRL_SIG_reg[1][7]_1\(0)
    );
\ram_reg_0_63_0_2_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_2_V_dout(0)
    );
ram_reg_0_63_0_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(1),
      O => \SRL_SIG_reg[1][7]_0\(1)
    );
\ram_reg_0_63_0_2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => q0(1),
      O => \SRL_SIG_reg[1][7]_1\(1)
    );
\ram_reg_0_63_0_2_i_2__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_2_V_dout(1)
    );
ram_reg_0_63_0_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(2),
      O => \SRL_SIG_reg[1][7]_0\(2)
    );
\ram_reg_0_63_0_2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => q0(2),
      O => \SRL_SIG_reg[1][7]_1\(2)
    );
\ram_reg_0_63_0_2_i_3__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_2_V_dout(2)
    );
ram_reg_0_63_3_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(3),
      O => \SRL_SIG_reg[1][7]_0\(3)
    );
\ram_reg_0_63_3_5_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => q0(3),
      O => \SRL_SIG_reg[1][7]_1\(3)
    );
\ram_reg_0_63_3_5_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_2_V_dout(3)
    );
ram_reg_0_63_3_5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(4),
      O => \SRL_SIG_reg[1][7]_0\(4)
    );
\ram_reg_0_63_3_5_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => q0(4),
      O => \SRL_SIG_reg[1][7]_1\(4)
    );
\ram_reg_0_63_3_5_i_2__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_2_V_dout(4)
    );
ram_reg_0_63_3_5_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(5),
      O => \SRL_SIG_reg[1][7]_0\(5)
    );
\ram_reg_0_63_3_5_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => q0(5),
      O => \SRL_SIG_reg[1][7]_1\(5)
    );
\ram_reg_0_63_3_5_i_3__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_2_V_dout(5)
    );
ram_reg_0_63_6_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(6),
      O => \SRL_SIG_reg[1][7]_0\(6)
    );
\ram_reg_0_63_6_6_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => q0(6),
      O => \SRL_SIG_reg[1][7]_1\(6)
    );
\ram_reg_0_63_6_6_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_2_V_dout(6)
    );
ram_reg_0_63_7_7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(7),
      O => \SRL_SIG_reg[1][7]_0\(7)
    );
\ram_reg_0_63_7_7_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => q0(7),
      O => \SRL_SIG_reg[1][7]_1\(7)
    );
\ram_reg_0_63_7_7_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_2_V_dout(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_44 is
  port (
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_src_data_stream_1_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_7_7 : in STD_LOGIC;
    ram_reg_0_63_7_7_0 : in STD_LOGIC;
    ram_reg_0_63_0_2 : in STD_LOGIC;
    ram_reg_0_63_7_7_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_7_7_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_44 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_44 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\ram_reg_0_63_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(0),
      O => \SRL_SIG_reg[1][7]_0\(0)
    );
\ram_reg_0_63_0_2_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_1_V_dout(0)
    );
\ram_reg_0_63_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(0),
      O => \SRL_SIG_reg[1][7]_1\(0)
    );
\ram_reg_0_63_0_2_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(1),
      O => \SRL_SIG_reg[1][7]_0\(1)
    );
\ram_reg_0_63_0_2_i_2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_1_V_dout(1)
    );
\ram_reg_0_63_0_2_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(1),
      O => \SRL_SIG_reg[1][7]_1\(1)
    );
\ram_reg_0_63_0_2_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(2),
      O => \SRL_SIG_reg[1][7]_0\(2)
    );
\ram_reg_0_63_0_2_i_3__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_1_V_dout(2)
    );
\ram_reg_0_63_0_2_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(2),
      O => \SRL_SIG_reg[1][7]_1\(2)
    );
\ram_reg_0_63_3_5_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(3),
      O => \SRL_SIG_reg[1][7]_0\(3)
    );
\ram_reg_0_63_3_5_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_1_V_dout(3)
    );
\ram_reg_0_63_3_5_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(3),
      O => \SRL_SIG_reg[1][7]_1\(3)
    );
\ram_reg_0_63_3_5_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(4),
      O => \SRL_SIG_reg[1][7]_0\(4)
    );
\ram_reg_0_63_3_5_i_2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_1_V_dout(4)
    );
\ram_reg_0_63_3_5_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(4),
      O => \SRL_SIG_reg[1][7]_1\(4)
    );
\ram_reg_0_63_3_5_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(5),
      O => \SRL_SIG_reg[1][7]_0\(5)
    );
\ram_reg_0_63_3_5_i_3__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_1_V_dout(5)
    );
\ram_reg_0_63_3_5_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(5),
      O => \SRL_SIG_reg[1][7]_1\(5)
    );
\ram_reg_0_63_6_6_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(6),
      O => \SRL_SIG_reg[1][7]_0\(6)
    );
\ram_reg_0_63_6_6_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_1_V_dout(6)
    );
\ram_reg_0_63_6_6_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(6),
      O => \SRL_SIG_reg[1][7]_1\(6)
    );
\ram_reg_0_63_7_7_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(7),
      O => \SRL_SIG_reg[1][7]_0\(7)
    );
\ram_reg_0_63_7_7_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_1_V_dout(7)
    );
\ram_reg_0_63_7_7_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(7),
      O => \SRL_SIG_reg[1][7]_1\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_45 is
  port (
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    d1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_src_data_stream_0_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_7_7 : in STD_LOGIC;
    ram_reg_0_63_7_7_0 : in STD_LOGIC;
    ram_reg_0_63_0_2 : in STD_LOGIC;
    ram_reg_0_63_7_7_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_7_7_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_45 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_45 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\ram_reg_0_63_0_2_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_0_V_dout(0)
    );
\ram_reg_0_63_0_2_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(0),
      O => \SRL_SIG_reg[1][7]_0\(0)
    );
\ram_reg_0_63_0_2_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(0),
      O => d1(0)
    );
\ram_reg_0_63_0_2_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_0_V_dout(1)
    );
\ram_reg_0_63_0_2_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(1),
      O => \SRL_SIG_reg[1][7]_0\(1)
    );
\ram_reg_0_63_0_2_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(1),
      O => d1(1)
    );
\ram_reg_0_63_0_2_i_3__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_0_V_dout(2)
    );
\ram_reg_0_63_0_2_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(2),
      O => \SRL_SIG_reg[1][7]_0\(2)
    );
\ram_reg_0_63_0_2_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(2),
      O => d1(2)
    );
\ram_reg_0_63_3_5_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_0_V_dout(3)
    );
\ram_reg_0_63_3_5_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(3),
      O => \SRL_SIG_reg[1][7]_0\(3)
    );
\ram_reg_0_63_3_5_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(3),
      O => d1(3)
    );
\ram_reg_0_63_3_5_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_0_V_dout(4)
    );
\ram_reg_0_63_3_5_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(4),
      O => \SRL_SIG_reg[1][7]_0\(4)
    );
\ram_reg_0_63_3_5_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(4),
      O => d1(4)
    );
\ram_reg_0_63_3_5_i_3__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_0_V_dout(5)
    );
\ram_reg_0_63_3_5_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(5),
      O => \SRL_SIG_reg[1][7]_0\(5)
    );
\ram_reg_0_63_3_5_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(5),
      O => d1(5)
    );
\ram_reg_0_63_6_6_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_0_V_dout(6)
    );
\ram_reg_0_63_6_6_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(6),
      O => \SRL_SIG_reg[1][7]_0\(6)
    );
\ram_reg_0_63_6_6_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(6),
      O => d1(6)
    );
\ram_reg_0_63_7_7_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      O => p_src_data_stream_0_V_dout(7)
    );
\ram_reg_0_63_7_7_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_1(7),
      O => \SRL_SIG_reg[1][7]_0\(7)
    );
\ram_reg_0_63_7_7_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCACFFFFCCAC0000"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => ram_reg_0_63_7_7,
      I3 => ram_reg_0_63_7_7_0,
      I4 => ram_reg_0_63_0_2,
      I5 => ram_reg_0_63_7_7_2(7),
      O => d1(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Filter2Ffa is
  port (
    start_for_Filter2D_1_U0_full_n : out STD_LOGIC;
    Filter2D_1_U0_ap_start : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_for_duplicate_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Filter2D_1_U0_ap_ready : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    RGB2Gray_U0_ap_start : in STD_LOGIC;
    start_once_reg_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Filter2Ffa;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Filter2Ffa is
  signal \^filter2d_1_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__24_n_0\ : STD_LOGIC;
  signal \internal_full_n__0\ : STD_LOGIC;
  signal \internal_full_n_i_1__24_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^start_for_filter2d_1_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__23\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair271";
begin
  Filter2D_1_U0_ap_start <= \^filter2d_1_u0_ap_start\;
  start_for_Filter2D_1_U0_full_n <= \^start_for_filter2d_1_u0_full_n\;
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^filter2d_1_u0_ap_start\,
      I1 => start_for_duplicate_U0_full_n,
      I2 => start_once_reg,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^filter2d_1_u0_ap_start\,
      I3 => Filter2D_1_U0_ap_ready,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__24_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__24_n_0\,
      Q => \^filter2d_1_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => \internal_full_n__0\,
      I1 => \^start_for_filter2d_1_u0_full_n\,
      I2 => ap_rst_n,
      I3 => Filter2D_1_U0_ap_ready,
      I4 => \^filter2d_1_u0_ap_start\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \internal_full_n_i_1__24_n_0\
    );
\internal_full_n_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => \internal_full_n__0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__24_n_0\,
      Q => \^start_for_filter2d_1_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^filter2d_1_u0_ap_start\,
      I1 => Filter2D_1_U0_ap_ready,
      I2 => \^start_for_filter2d_1_u0_full_n\,
      I3 => RGB2Gray_U0_ap_start,
      I4 => start_once_reg_0,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => Filter2D_1_U0_ap_ready,
      I3 => \^filter2d_1_u0_ap_start\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Filter2Hfu is
  port (
    start_for_Filter2D93_U0_full_n : out STD_LOGIC;
    Filter2D93_U0_ap_start : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_for_addSobel_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Filter2D93_U0_ap_ready : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    start_once_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Filter2Hfu;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Filter2Hfu is
  signal \^filter2d93_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__27_n_0\ : STD_LOGIC;
  signal \internal_full_n__0\ : STD_LOGIC;
  signal \internal_full_n_i_1__27_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^start_for_filter2d93_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__24\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair272";
begin
  Filter2D93_U0_ap_start <= \^filter2d93_u0_ap_start\;
  start_for_Filter2D93_U0_full_n <= \^start_for_filter2d93_u0_full_n\;
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^filter2d93_u0_ap_start\,
      I1 => start_for_addSobel_U0_full_n,
      I2 => start_once_reg,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^filter2d93_u0_ap_start\,
      I3 => Filter2D93_U0_ap_ready,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__27_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__27_n_0\,
      Q => \^filter2d93_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => \internal_full_n__0\,
      I1 => \^start_for_filter2d93_u0_full_n\,
      I2 => ap_rst_n,
      I3 => Filter2D93_U0_ap_ready,
      I4 => \^filter2d93_u0_ap_start\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \internal_full_n_i_1__27_n_0\
    );
\internal_full_n_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => \internal_full_n__0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__27_n_0\,
      Q => \^start_for_filter2d93_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777778788888878"
    )
        port map (
      I0 => \^filter2d93_u0_ap_start\,
      I1 => Filter2D93_U0_ap_ready,
      I2 => \^start_for_filter2d93_u0_full_n\,
      I3 => start_once_reg_0,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => Filter2D93_U0_ap_ready,
      I3 => \^filter2d93_u0_ap_start\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Filter2IfE is
  port (
    start_for_Filter2D_U0_full_n : out STD_LOGIC;
    Filter2D_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Filter2D_U0_ap_ready : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Filter2IfE;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Filter2IfE is
  signal \^filter2d_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__26_n_0\ : STD_LOGIC;
  signal \internal_full_n__0\ : STD_LOGIC;
  signal \internal_full_n_i_1__26_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^start_for_filter2d_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__25\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair273";
begin
  Filter2D_U0_ap_start <= \^filter2d_u0_ap_start\;
  start_for_Filter2D_U0_full_n <= \^start_for_filter2d_u0_full_n\;
\internal_empty_n_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^filter2d_u0_ap_start\,
      I3 => Filter2D_U0_ap_ready,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__26_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__26_n_0\,
      Q => \^filter2d_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => \internal_full_n__0\,
      I1 => \^start_for_filter2d_u0_full_n\,
      I2 => ap_rst_n,
      I3 => Filter2D_U0_ap_ready,
      I4 => \^filter2d_u0_ap_start\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \internal_full_n_i_1__26_n_0\
    );
\internal_full_n_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => \internal_full_n__0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__26_n_0\,
      Q => \^start_for_filter2d_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777778788888878"
    )
        port map (
      I0 => \^filter2d_u0_ap_start\,
      I1 => Filter2D_U0_ap_ready,
      I2 => \^start_for_filter2d_u0_full_n\,
      I3 => start_once_reg,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => Filter2D_U0_ap_ready,
      I3 => \^filter2d_u0_ap_start\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Mat2AXIKfY is
  port (
    start_for_Mat2AXIvideo_U0_full_n : out STD_LOGIC;
    Mat2AXIvideo_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    addSobel_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Mat2AXIKfY;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Mat2AXIKfY is
  signal \^mat2axivideo_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__29_n_0\ : STD_LOGIC;
  signal \internal_full_n__0\ : STD_LOGIC;
  signal \internal_full_n_i_1__29_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^start_for_mat2axivideo_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__26\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair274";
begin
  Mat2AXIvideo_U0_ap_start <= \^mat2axivideo_u0_ap_start\;
  start_for_Mat2AXIvideo_U0_full_n <= \^start_for_mat2axivideo_u0_full_n\;
\internal_empty_n_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAA0AAA0A8A0A"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^mat2axivideo_u0_ap_start\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__29_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__29_n_0\,
      Q => \^mat2axivideo_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCF4F4FFFCFCF4F"
    )
        port map (
      I0 => \internal_full_n__0\,
      I1 => \^start_for_mat2axivideo_u0_full_n\,
      I2 => ap_rst_n,
      I3 => \^mat2axivideo_u0_ap_start\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_1__29_n_0\
    );
\internal_full_n_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => \internal_full_n__0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__29_n_0\,
      Q => \^start_for_mat2axivideo_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD2DDD2222D222"
    )
        port map (
      I0 => \^mat2axivideo_u0_ap_start\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_mat2axivideo_u0_full_n\,
      I3 => addSobel_U0_ap_start,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DBDD2422"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \^mat2axivideo_u0_ap_start\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_RGB2GraEe0 is
  port (
    start_for_RGB2Gray_U0_full_n : out STD_LOGIC;
    RGB2Gray_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    RGB2Gray_U0_ap_ready : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_RGB2GraEe0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_RGB2GraEe0 is
  signal \^rgb2gray_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__23_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__23_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__27_n_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^start_for_rgb2gray_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_full_n_i_3 : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair275";
begin
  RGB2Gray_U0_ap_start <= \^rgb2gray_u0_ap_start\;
  start_for_RGB2Gray_U0_full_n <= \^start_for_rgb2gray_u0_full_n\;
\internal_empty_n_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^rgb2gray_u0_ap_start\,
      I1 => \internal_full_n_i_2__27_n_0\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__23_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__23_n_0\,
      Q => \^rgb2gray_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__27_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^start_for_rgb2gray_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__23_n_0\
    );
\internal_full_n_i_2__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^rgb2gray_u0_ap_start\,
      I1 => RGB2Gray_U0_ap_ready,
      I2 => \^start_for_rgb2gray_u0_full_n\,
      I3 => start_once_reg,
      O => \internal_full_n_i_2__27_n_0\
    );
internal_full_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => RGB2Gray_U0_ap_ready,
      I1 => \^rgb2gray_u0_ap_start\,
      I2 => start_once_reg,
      I3 => \^start_for_rgb2gray_u0_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__23_n_0\,
      Q => \^start_for_rgb2gray_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878878"
    )
        port map (
      I0 => \^rgb2gray_u0_ap_start\,
      I1 => RGB2Gray_U0_ap_ready,
      I2 => \^start_for_rgb2gray_u0_full_n\,
      I3 => start_once_reg,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => start_once_reg,
      I2 => \^start_for_rgb2gray_u0_full_n\,
      I3 => RGB2Gray_U0_ap_ready,
      I4 => \^rgb2gray_u0_ap_start\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_addSobeJfO is
  port (
    start_for_addSobel_U0_full_n : out STD_LOGIC;
    addSobel_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    addSobel_U0_ap_ready : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    Filter2D93_U0_ap_start : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_addSobeJfO;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_addSobeJfO is
  signal \^addsobel_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__28_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__28_n_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^start_for_addsobel_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__16\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__3\ : label is "soft_lutpair276";
begin
  addSobel_U0_ap_start <= \^addsobel_u0_ap_start\;
  start_for_addSobel_U0_full_n <= \^start_for_addsobel_u0_full_n\;
\internal_empty_n_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^addsobel_u0_ap_start\,
      I1 => \mOutPtr[1]_i_3__3_n_0\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__28_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__28_n_0\,
      Q => \^addsobel_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__3_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^start_for_addsobel_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__28_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__28_n_0\,
      Q => \^start_for_addsobel_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^addsobel_u0_ap_start\,
      I1 => addSobel_U0_ap_ready,
      I2 => \^start_for_addsobel_u0_full_n\,
      I3 => Filter2D93_U0_ap_start,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr[1]_i_3__3_n_0\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[1]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => addSobel_U0_ap_ready,
      I1 => \^addsobel_u0_ap_start\,
      I2 => start_once_reg,
      I3 => Filter2D93_U0_ap_start,
      I4 => \^start_for_addsobel_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
        port map (
      I0 => \^addsobel_u0_ap_start\,
      I1 => addSobel_U0_ap_ready,
      I2 => \^start_for_addsobel_u0_full_n\,
      I3 => Filter2D93_U0_ap_start,
      I4 => start_once_reg,
      O => \mOutPtr[1]_i_3__3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_duplicaGfk is
  port (
    start_for_duplicate_U0_full_n : out STD_LOGIC;
    duplicate_U0_ap_start : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    internal_empty_n_reg_2 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_for_Filter2D_U0_full_n : in STD_LOGIC;
    start_for_Filter2D93_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    duplicate_U0_ap_ready : in STD_LOGIC;
    start_once_reg_0 : in STD_LOGIC;
    Filter2D_1_U0_ap_start : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_duplicaGfk;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_duplicaGfk is
  signal \^duplicate_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__25_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__25_n_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^start_for_duplicate_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__13\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__14\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__2\ : label is "soft_lutpair277";
begin
  duplicate_U0_ap_start <= \^duplicate_u0_ap_start\;
  start_for_duplicate_U0_full_n <= \^start_for_duplicate_u0_full_n\;
\internal_empty_n_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^duplicate_u0_ap_start\,
      I1 => \mOutPtr[1]_i_3__2_n_0\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__25_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__25_n_0\,
      Q => \^duplicate_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__2_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^start_for_duplicate_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__25_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__25_n_0\,
      Q => \^start_for_duplicate_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^duplicate_u0_ap_start\,
      I1 => duplicate_U0_ap_ready,
      I2 => \^start_for_duplicate_u0_full_n\,
      I3 => Filter2D_1_U0_ap_start,
      I4 => start_once_reg_0,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"557F"
    )
        port map (
      I0 => \^duplicate_u0_ap_start\,
      I1 => start_for_Filter2D_U0_full_n,
      I2 => start_for_Filter2D93_U0_full_n,
      I3 => start_once_reg,
      O => internal_empty_n_reg_0
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr[1]_i_3__2_n_0\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[1]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => duplicate_U0_ap_ready,
      I1 => \^duplicate_u0_ap_start\,
      I2 => start_once_reg_0,
      I3 => Filter2D_1_U0_ap_start,
      I4 => \^start_for_duplicate_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^duplicate_u0_ap_start\,
      I1 => start_for_Filter2D93_U0_full_n,
      I2 => start_once_reg,
      I3 => start_for_Filter2D_U0_full_n,
      O => internal_empty_n_reg_1
    );
\mOutPtr[1]_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^duplicate_u0_ap_start\,
      I1 => start_for_Filter2D_U0_full_n,
      I2 => start_once_reg,
      I3 => start_for_Filter2D93_U0_full_n,
      O => internal_empty_n_reg_2
    );
\mOutPtr[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
        port map (
      I0 => \^duplicate_u0_ap_start\,
      I1 => duplicate_U0_ap_ready,
      I2 => \^start_for_duplicate_u0_full_n\,
      I3 => Filter2D_1_U0_ap_start,
      I4 => start_once_reg_0,
      O => \mOutPtr[1]_i_3__2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe is
  port (
    col_buf_0_val_0_0_fu_874_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_20_reg_2288_reg[0]\ : out STD_LOGIC;
    brmerge_reg_2348 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_104_reg_2343 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_s_fu_296_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_64_127_7_7 : in STD_LOGIC;
    p_src_data_stream_0_V_read1 : in STD_LOGIC;
    ram_reg_64_127_7_7_0 : in STD_LOGIC;
    ram_reg_64_127_7_7_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_src_data_stream_0_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_61
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2348 => brmerge_reg_2348,
      col_buf_0_val_0_0_fu_874_p3(7 downto 0) => col_buf_0_val_0_0_fu_874_p3(7 downto 0),
      k_buf_2_val_5_addr_reg_2413(5 downto 2) => ram_reg_64_127_7_7_1(3 downto 0),
      k_buf_2_val_5_addr_reg_2413(1 downto 0) => tmp_104_reg_2343(1 downto 0),
      p_src_data_stream_0_V_dout(7 downto 0) => p_src_data_stream_0_V_dout(7 downto 0),
      p_src_data_stream_0_V_read1 => p_src_data_stream_0_V_read1,
      \q0_reg[0]_0\(1 downto 0) => \q0_reg[0]\(1 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      ram_reg_64_127_7_7_0 => ram_reg_64_127_7_7,
      ram_reg_64_127_7_7_1 => ram_reg_64_127_7_7_0,
      ram_reg_64_127_7_7_2(0) => ram_reg_64_127_7_7_1(4),
      \right_border_buf_0_s_fu_296_reg[7]\(7 downto 0) => \right_border_buf_0_s_fu_296_reg[7]\(7 downto 0),
      \tmp_20_reg_2288_reg[0]\ => \tmp_20_reg_2288_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_46 is
  port (
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    ap_block_pp0_stage0_subdone0_in : out STD_LOGIC;
    p_src_data_stream_0_V_read1 : out STD_LOGIC;
    \icmp_reg_2283_reg[0]\ : out STD_LOGIC;
    col_buf_0_val_1_0_fu_893_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_102_0_1_reg_2292_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    or_cond_i_i_reg_2339 : in STD_LOGIC;
    \right_border_buf_2_s_fu_304_reg[0]\ : in STD_LOGIC;
    dup_2_data_stream_1_empty_n : in STD_LOGIC;
    dup_2_data_stream_0_empty_n : in STD_LOGIC;
    dup_2_data_stream_2_empty_n : in STD_LOGIC;
    tmp_18_reg_2274 : in STD_LOGIC;
    \right_border_buf_2_s_fu_304_reg[0]_0\ : in STD_LOGIC;
    dstd_data_stream_0_s_full_n : in STD_LOGIC;
    dstd_data_stream_2_s_full_n : in STD_LOGIC;
    dstd_data_stream_1_s_full_n : in STD_LOGIC;
    or_cond_i_reg_2379_pp0_iter2_reg : in STD_LOGIC;
    \ap_CS_fsm[3]_i_3__1\ : in STD_LOGIC;
    brmerge_reg_2348 : in STD_LOGIC;
    \right_border_buf_0_30_fu_308_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_104_reg_2343 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_30_fu_308_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_64_127_7_7 : in STD_LOGIC;
    ram_reg_64_127_7_7_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    d1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_46 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_46 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_60
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      \ap_CS_fsm[3]_i_3__1_0\ => \ap_CS_fsm[3]_i_3__1\,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      brmerge_reg_2348 => brmerge_reg_2348,
      col_buf_0_val_1_0_fu_893_p3(7 downto 0) => col_buf_0_val_1_0_fu_893_p3(7 downto 0),
      d1(7 downto 0) => d1(7 downto 0),
      dstd_data_stream_0_s_full_n => dstd_data_stream_0_s_full_n,
      dstd_data_stream_1_s_full_n => dstd_data_stream_1_s_full_n,
      dstd_data_stream_2_s_full_n => dstd_data_stream_2_s_full_n,
      dup_2_data_stream_0_empty_n => dup_2_data_stream_0_empty_n,
      dup_2_data_stream_1_empty_n => dup_2_data_stream_1_empty_n,
      dup_2_data_stream_2_empty_n => dup_2_data_stream_2_empty_n,
      \icmp_reg_2283_reg[0]\ => \icmp_reg_2283_reg[0]\,
      k_buf_2_val_5_addr_reg_2413(5 downto 2) => ram_reg_64_127_7_7_0(3 downto 0),
      k_buf_2_val_5_addr_reg_2413(1 downto 0) => tmp_104_reg_2343(1 downto 0),
      or_cond_i_i_reg_2339 => or_cond_i_i_reg_2339,
      or_cond_i_reg_2379_pp0_iter2_reg => or_cond_i_reg_2379_pp0_iter2_reg,
      p_src_data_stream_0_V_read1 => p_src_data_stream_0_V_read1,
      \q0_reg[0]_0\(1 downto 0) => \q0_reg[0]\(1 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      ram_reg_64_127_7_7_0 => ram_reg_64_127_7_7,
      ram_reg_64_127_7_7_1(0) => ram_reg_64_127_7_7_0(4),
      \right_border_buf_0_30_fu_308_reg[7]\(7 downto 0) => \right_border_buf_0_30_fu_308_reg[7]\(7 downto 0),
      \right_border_buf_0_30_fu_308_reg[7]_0\(7 downto 0) => \right_border_buf_0_30_fu_308_reg[7]_0\(7 downto 0),
      \right_border_buf_2_s_fu_304_reg[0]\ => \right_border_buf_2_s_fu_304_reg[0]\,
      \right_border_buf_2_s_fu_304_reg[0]_0\ => \right_border_buf_2_s_fu_304_reg[0]_0\,
      \tmp_102_0_1_reg_2292_reg[0]\ => \tmp_102_0_1_reg_2292_reg[0]\,
      tmp_18_reg_2274 => tmp_18_reg_2274
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_47 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_0_val_2_0_fu_912_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \row_assign_8_0_1_t_reg_2316_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \row_assign_8_0_2_t_reg_2323_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_20_reg_2288_reg[0]\ : out STD_LOGIC;
    row_assign_8_0_1_t_reg_2316 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_buf_0_val_0_0_fu_874_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_21_reg_2296 : in STD_LOGIC;
    col_buf_0_val_1_0_fu_893_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_8_0_2_t_reg_2323 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    brmerge_reg_2348 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_104_reg_2343 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_32_fu_320_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_0_2 : in STD_LOGIC;
    p_src_data_stream_0_V_read1 : in STD_LOGIC;
    ram_reg_0_63_0_2_0 : in STD_LOGIC;
    ram_reg_0_63_0_2_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_47 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_47 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_59
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2348 => brmerge_reg_2348,
      col_buf_0_val_0_0_fu_874_p3(7 downto 0) => col_buf_0_val_0_0_fu_874_p3(7 downto 0),
      col_buf_0_val_1_0_fu_893_p3(7 downto 0) => col_buf_0_val_1_0_fu_893_p3(7 downto 0),
      k_buf_2_val_5_addr_reg_2413(5 downto 2) => ram_reg_0_63_0_2_1(3 downto 0),
      k_buf_2_val_5_addr_reg_2413(1 downto 0) => tmp_104_reg_2343(1 downto 0),
      p_src_data_stream_0_V_read1 => p_src_data_stream_0_V_read1,
      \q0_reg[0]_0\ => col_buf_0_val_2_0_fu_912_p3(0),
      \q0_reg[0]_1\(1 downto 0) => \q0_reg[0]\(1 downto 0),
      \q0_reg[0]_2\ => \q0_reg[0]_0\,
      \q0_reg[0]_3\ => \q0_reg[0]_1\,
      \q0_reg[1]_0\ => col_buf_0_val_2_0_fu_912_p3(1),
      \q0_reg[2]_0\ => col_buf_0_val_2_0_fu_912_p3(2),
      \q0_reg[3]_0\ => col_buf_0_val_2_0_fu_912_p3(3),
      \q0_reg[4]_0\ => col_buf_0_val_2_0_fu_912_p3(4),
      \q0_reg[5]_0\ => col_buf_0_val_2_0_fu_912_p3(5),
      \q0_reg[6]_0\ => col_buf_0_val_2_0_fu_912_p3(6),
      \q0_reg[7]_0\ => col_buf_0_val_2_0_fu_912_p3(7),
      \q0_reg[7]_1\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      ram_reg_0_63_0_2_0 => ram_reg_0_63_0_2,
      ram_reg_0_63_0_2_1 => ram_reg_0_63_0_2_0,
      ram_reg_0_63_0_2_2(0) => ram_reg_0_63_0_2_1(4),
      \right_border_buf_0_32_fu_320_reg[7]\(7 downto 0) => \right_border_buf_0_32_fu_320_reg[7]\(7 downto 0),
      row_assign_8_0_1_t_reg_2316(1 downto 0) => row_assign_8_0_1_t_reg_2316(1 downto 0),
      \row_assign_8_0_1_t_reg_2316_reg[1]\(7 downto 0) => \row_assign_8_0_1_t_reg_2316_reg[1]\(7 downto 0),
      row_assign_8_0_2_t_reg_2323(1 downto 0) => row_assign_8_0_2_t_reg_2323(1 downto 0),
      \row_assign_8_0_2_t_reg_2323_reg[1]\(7 downto 0) => \row_assign_8_0_2_t_reg_2323_reg[1]\(7 downto 0),
      \tmp_20_reg_2288_reg[0]\ => \tmp_20_reg_2288_reg[0]\,
      tmp_21_reg_2296 => tmp_21_reg_2296
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_48 is
  port (
    col_buf_1_val_0_0_fu_1042_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2348 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_104_reg_2343 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_1_s_fu_332_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_src_data_stream_1_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_48 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_48 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_58
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2348 => brmerge_reg_2348,
      col_buf_1_val_0_0_fu_1042_p3(7 downto 0) => col_buf_1_val_0_0_fu_1042_p3(7 downto 0),
      k_buf_2_val_5_addr_reg_2413(5 downto 2) => \q0_reg[0]_1\(3 downto 0),
      k_buf_2_val_5_addr_reg_2413(1 downto 0) => tmp_104_reg_2343(1 downto 0),
      p_src_data_stream_1_V_dout(7 downto 0) => p_src_data_stream_1_V_dout(7 downto 0),
      \q0_reg[0]_0\(1 downto 0) => \q0_reg[0]\(1 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_2\,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \right_border_buf_1_s_fu_332_reg[7]\(7 downto 0) => \right_border_buf_1_s_fu_332_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_49 is
  port (
    col_buf_1_val_1_0_fu_1061_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_102_0_1_reg_2292_reg[0]\ : out STD_LOGIC;
    brmerge_reg_2348 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_104_reg_2343 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_1_30_fu_344_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_0_2 : in STD_LOGIC;
    p_src_data_stream_0_V_read1 : in STD_LOGIC;
    ram_reg_0_63_0_2_0 : in STD_LOGIC;
    ram_reg_0_63_0_2_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_49 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_49 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_57
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2348 => brmerge_reg_2348,
      col_buf_1_val_1_0_fu_1061_p3(7 downto 0) => col_buf_1_val_1_0_fu_1061_p3(7 downto 0),
      k_buf_2_val_5_addr_reg_2413(5 downto 2) => ram_reg_0_63_0_2_1(3 downto 0),
      k_buf_2_val_5_addr_reg_2413(1 downto 0) => tmp_104_reg_2343(1 downto 0),
      p_src_data_stream_0_V_read1 => p_src_data_stream_0_V_read1,
      \q0_reg[0]_0\(1 downto 0) => \q0_reg[0]\(1 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_1\(7 downto 0) => \q0_reg[7]_0\(7 downto 0),
      ram_reg_0_63_0_2_0 => ram_reg_0_63_0_2,
      ram_reg_0_63_0_2_1 => ram_reg_0_63_0_2_0,
      ram_reg_0_63_0_2_2(0) => ram_reg_0_63_0_2_1(4),
      \right_border_buf_1_30_fu_344_reg[7]\(7 downto 0) => \right_border_buf_1_30_fu_344_reg[7]\(7 downto 0),
      \tmp_102_0_1_reg_2292_reg[0]\ => \tmp_102_0_1_reg_2292_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_50 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_1_val_2_0_fu_1080_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \row_assign_8_0_1_t_reg_2316_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \row_assign_8_0_2_t_reg_2323_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_8_0_1_t_reg_2316 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_buf_1_val_0_0_fu_1042_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_21_reg_2296 : in STD_LOGIC;
    col_buf_1_val_1_0_fu_1061_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_8_0_2_t_reg_2323 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    brmerge_reg_2348 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_104_reg_2343 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_1_32_fu_356_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_50 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_50 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_56
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2348 => brmerge_reg_2348,
      col_buf_1_val_0_0_fu_1042_p3(7 downto 0) => col_buf_1_val_0_0_fu_1042_p3(7 downto 0),
      col_buf_1_val_1_0_fu_1061_p3(7 downto 0) => col_buf_1_val_1_0_fu_1061_p3(7 downto 0),
      k_buf_2_val_5_addr_reg_2413(5 downto 2) => \q0_reg[0]_1\(3 downto 0),
      k_buf_2_val_5_addr_reg_2413(1 downto 0) => tmp_104_reg_2343(1 downto 0),
      \q0_reg[0]_0\ => col_buf_1_val_2_0_fu_1080_p3(0),
      \q0_reg[0]_1\(1 downto 0) => \q0_reg[0]\(1 downto 0),
      \q0_reg[0]_2\ => \q0_reg[0]_0\,
      \q0_reg[0]_3\ => \q0_reg[0]_2\,
      \q0_reg[1]_0\ => col_buf_1_val_2_0_fu_1080_p3(1),
      \q0_reg[2]_0\ => col_buf_1_val_2_0_fu_1080_p3(2),
      \q0_reg[3]_0\ => col_buf_1_val_2_0_fu_1080_p3(3),
      \q0_reg[4]_0\ => col_buf_1_val_2_0_fu_1080_p3(4),
      \q0_reg[5]_0\ => col_buf_1_val_2_0_fu_1080_p3(5),
      \q0_reg[6]_0\ => col_buf_1_val_2_0_fu_1080_p3(6),
      \q0_reg[7]_0\ => col_buf_1_val_2_0_fu_1080_p3(7),
      \q0_reg[7]_1\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_2\ => \q0_reg[7]_0\,
      \right_border_buf_1_32_fu_356_reg[7]\(7 downto 0) => \right_border_buf_1_32_fu_356_reg[7]\(7 downto 0),
      row_assign_8_0_1_t_reg_2316(1 downto 0) => row_assign_8_0_1_t_reg_2316(1 downto 0),
      \row_assign_8_0_1_t_reg_2316_reg[1]\(7 downto 0) => \row_assign_8_0_1_t_reg_2316_reg[1]\(7 downto 0),
      row_assign_8_0_2_t_reg_2323(1 downto 0) => row_assign_8_0_2_t_reg_2323(1 downto 0),
      \row_assign_8_0_2_t_reg_2323_reg[1]\(7 downto 0) => \row_assign_8_0_2_t_reg_2323_reg[1]\(7 downto 0),
      tmp_21_reg_2296 => tmp_21_reg_2296
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_51 is
  port (
    col_buf_2_val_0_0_fu_1201_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2348 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_104_reg_2343 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_2_27_fu_364_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_src_data_stream_2_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_51 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_51 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_55
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2348 => brmerge_reg_2348,
      col_buf_2_val_0_0_fu_1201_p3(7 downto 0) => col_buf_2_val_0_0_fu_1201_p3(7 downto 0),
      k_buf_2_val_5_addr_reg_2413(5 downto 2) => \q0_reg[0]_2\(3 downto 0),
      k_buf_2_val_5_addr_reg_2413(1 downto 0) => tmp_104_reg_2343(1 downto 0),
      p_src_data_stream_2_V_dout(7 downto 0) => p_src_data_stream_2_V_dout(7 downto 0),
      q0(7 downto 0) => q0(7 downto 0),
      \q0_reg[0]_0\(1 downto 0) => \q0_reg[0]\(1 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \right_border_buf_2_27_fu_364_reg[7]\(7 downto 0) => \right_border_buf_2_27_fu_364_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_52 is
  port (
    col_buf_2_val_1_0_fu_1220_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2348 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_104_reg_2343 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_2_25_fu_340_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_52 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_52 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_54
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2348 => brmerge_reg_2348,
      col_buf_2_val_1_0_fu_1220_p3(7 downto 0) => col_buf_2_val_1_0_fu_1220_p3(7 downto 0),
      k_buf_2_val_5_addr_reg_2413(5 downto 2) => \q0_reg[0]_2\(3 downto 0),
      k_buf_2_val_5_addr_reg_2413(1 downto 0) => tmp_104_reg_2343(1 downto 0),
      \q0_reg[0]_0\(1 downto 0) => \q0_reg[0]\(1 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_1\(7 downto 0) => \q0_reg[7]_0\(7 downto 0),
      \q0_reg[7]_2\ => \q0_reg[7]_1\,
      \right_border_buf_2_25_fu_340_reg[7]\(7 downto 0) => \right_border_buf_2_25_fu_340_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_53 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \t_V_3_reg_588_reg[5]\ : out STD_LOGIC;
    \t_V_3_reg_588_reg[4]\ : out STD_LOGIC;
    \t_V_3_reg_588_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_2_val_2_0_fu_1239_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \row_assign_8_0_1_t_reg_2316_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \row_assign_8_0_2_t_reg_2323_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone0_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    row_assign_8_0_1_t_reg_2316 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_buf_2_val_0_0_fu_1201_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_21_reg_2296 : in STD_LOGIC;
    col_buf_2_val_1_0_fu_1220_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_8_0_2_t_reg_2323 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    brmerge_reg_2348 : in STD_LOGIC;
    \right_border_buf_2_23_fu_316_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_104_reg_2343 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_2_23_fu_316_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_53 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_53 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(0) => Q(0),
      addr0(5 downto 0) => ADDRA(5 downto 0),
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      brmerge_reg_2348 => brmerge_reg_2348,
      col_buf_2_val_0_0_fu_1201_p3(7 downto 0) => col_buf_2_val_0_0_fu_1201_p3(7 downto 0),
      col_buf_2_val_1_0_fu_1220_p3(7 downto 0) => col_buf_2_val_1_0_fu_1220_p3(7 downto 0),
      k_buf_0_val_3_ce0 => E(0),
      k_buf_2_val_5_addr_reg_2413(5 downto 2) => \q0_reg[0]_0\(3 downto 0),
      k_buf_2_val_5_addr_reg_2413(1 downto 0) => tmp_104_reg_2343(1 downto 0),
      \q0_reg[0]_0\ => col_buf_2_val_2_0_fu_1239_p3(0),
      \q0_reg[0]_1\(6 downto 0) => \q0_reg[0]\(6 downto 0),
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[1]_0\ => col_buf_2_val_2_0_fu_1239_p3(1),
      \q0_reg[2]_0\ => col_buf_2_val_2_0_fu_1239_p3(2),
      \q0_reg[3]_0\ => col_buf_2_val_2_0_fu_1239_p3(3),
      \q0_reg[4]_0\ => col_buf_2_val_2_0_fu_1239_p3(4),
      \q0_reg[5]_0\ => col_buf_2_val_2_0_fu_1239_p3(5),
      \q0_reg[6]_0\ => col_buf_2_val_2_0_fu_1239_p3(6),
      \q0_reg[7]_0\ => col_buf_2_val_2_0_fu_1239_p3(7),
      \q0_reg[7]_1\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_2\ => \q0_reg[7]_0\,
      \right_border_buf_2_23_fu_316_reg[7]\(7 downto 0) => \right_border_buf_2_23_fu_316_reg[7]\(7 downto 0),
      \right_border_buf_2_23_fu_316_reg[7]_0\(7 downto 0) => \right_border_buf_2_23_fu_316_reg[7]_0\(7 downto 0),
      row_assign_8_0_1_t_reg_2316(1 downto 0) => row_assign_8_0_1_t_reg_2316(1 downto 0),
      \row_assign_8_0_1_t_reg_2316_reg[1]\(7 downto 0) => \row_assign_8_0_1_t_reg_2316_reg[1]\(7 downto 0),
      row_assign_8_0_2_t_reg_2323(1 downto 0) => row_assign_8_0_2_t_reg_2323(1 downto 0),
      \row_assign_8_0_2_t_reg_2323_reg[1]\(7 downto 0) => \row_assign_8_0_2_t_reg_2323_reg[1]\(7 downto 0),
      \t_V_3_reg_588_reg[3]\ => \t_V_3_reg_588_reg[3]\,
      \t_V_3_reg_588_reg[4]\ => \t_V_3_reg_588_reg[4]\,
      \t_V_3_reg_588_reg[5]\ => \t_V_3_reg_588_reg[5]\,
      tmp_21_reg_2296 => tmp_21_reg_2296
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_62 is
  port (
    col_buf_0_val_0_0_fu_876_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \tmp_31_reg_2465_reg[0]\ : out STD_LOGIC;
    brmerge_reg_2533 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_s_fu_298_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_s_fu_298_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp40_reg_2621_reg[18]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_64_127_7_7 : in STD_LOGIC;
    ram_reg_64_127_7_7_0 : in STD_LOGIC;
    tmp_29_reg_2451 : in STD_LOGIC;
    or_cond_i_i_reg_2516 : in STD_LOGIC;
    src_kernel_win_0_va_15_fu_2420 : in STD_LOGIC;
    ram_reg_64_127_7_7_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    row_assign_12_0_2_t_reg_2500 : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_buf_0_val_1_0_fu_894_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp40_reg_2621_reg[18]_0\ : in STD_LOGIC;
    col_buf_0_val_2_0_fu_912_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_src_data_stream_0_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_62 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_62;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_62 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_79
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      D(8 downto 0) => D(8 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2533 => brmerge_reg_2533,
      col_buf_0_val_0_0_fu_876_p3(7 downto 0) => col_buf_0_val_0_0_fu_876_p3(7 downto 0),
      col_buf_0_val_1_0_fu_894_p3(7 downto 0) => col_buf_0_val_1_0_fu_894_p3(7 downto 0),
      col_buf_0_val_2_0_fu_912_p3(7 downto 0) => col_buf_0_val_2_0_fu_912_p3(7 downto 0),
      or_cond_i_i_reg_2516 => or_cond_i_i_reg_2516,
      p_src_data_stream_0_V_dout(7 downto 0) => p_src_data_stream_0_V_dout(7 downto 0),
      \q0_reg[0]_0\(1 downto 0) => \q0_reg[0]\(1 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      ram_reg_64_127_7_7_0 => ram_reg_64_127_7_7,
      ram_reg_64_127_7_7_1 => ram_reg_64_127_7_7_0,
      ram_reg_64_127_7_7_2(6 downto 0) => ram_reg_64_127_7_7_1(6 downto 0),
      \right_border_buf_0_s_fu_298_reg[0]\(1 downto 0) => \right_border_buf_0_s_fu_298_reg[0]\(1 downto 0),
      \right_border_buf_0_s_fu_298_reg[7]\(7 downto 0) => \right_border_buf_0_s_fu_298_reg[7]\(7 downto 0),
      row_assign_12_0_2_t_reg_2500(0) => row_assign_12_0_2_t_reg_2500(0),
      src_kernel_win_0_va_15_fu_2420 => src_kernel_win_0_va_15_fu_2420,
      \tmp40_reg_2621_reg[18]\(7 downto 0) => \tmp40_reg_2621_reg[18]\(7 downto 0),
      \tmp40_reg_2621_reg[18]_0\ => \tmp40_reg_2621_reg[18]_0\,
      tmp_29_reg_2451 => tmp_29_reg_2451,
      \tmp_31_reg_2465_reg[0]\ => \tmp_31_reg_2465_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_63 is
  port (
    src_kernel_win_0_va_15_fu_2420 : out STD_LOGIC;
    \icmp_reg_2460_reg[0]\ : out STD_LOGIC;
    col_buf_0_val_1_0_fu_894_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_243_0_1_reg_2469_reg[0]\ : out STD_LOGIC;
    exitcond461_i_reg_25070 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \src_kernel_win_2_va_16_fu_294_reg[0]\ : in STD_LOGIC;
    \right_border_buf_2_s_fu_306_reg[0]\ : in STD_LOGIC;
    tmp_29_reg_2451 : in STD_LOGIC;
    brmerge_reg_2533 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_16_fu_310_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_16_fu_310_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_64_127_7_7 : in STD_LOGIC;
    or_cond_i_i_reg_2516 : in STD_LOGIC;
    ram_reg_64_127_7_7_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    d1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_63 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_63 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_78
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      brmerge_reg_2533 => brmerge_reg_2533,
      col_buf_0_val_1_0_fu_894_p3(7 downto 0) => col_buf_0_val_1_0_fu_894_p3(7 downto 0),
      d1(7 downto 0) => d1(7 downto 0),
      exitcond461_i_reg_25070 => exitcond461_i_reg_25070,
      \icmp_reg_2460_reg[0]\ => \icmp_reg_2460_reg[0]\,
      or_cond_i_i_reg_2516 => or_cond_i_i_reg_2516,
      \q0_reg[0]_0\(1 downto 0) => \q0_reg[0]\(1 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      ram_reg_64_127_7_7_0 => ram_reg_64_127_7_7,
      ram_reg_64_127_7_7_1(6 downto 0) => ram_reg_64_127_7_7_0(6 downto 0),
      \right_border_buf_0_16_fu_310_reg[0]\(1 downto 0) => \right_border_buf_0_16_fu_310_reg[0]\(1 downto 0),
      \right_border_buf_0_16_fu_310_reg[7]\(7 downto 0) => \right_border_buf_0_16_fu_310_reg[7]\(7 downto 0),
      \right_border_buf_2_s_fu_306_reg[0]\ => \right_border_buf_2_s_fu_306_reg[0]\,
      src_kernel_win_0_va_15_fu_2420 => src_kernel_win_0_va_15_fu_2420,
      \src_kernel_win_2_va_16_fu_294_reg[0]\ => \src_kernel_win_2_va_16_fu_294_reg[0]\,
      \tmp_243_0_1_reg_2469_reg[0]\ => \tmp_243_0_1_reg_2469_reg[0]\,
      tmp_29_reg_2451 => tmp_29_reg_2451
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_64 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_0_val_2_0_fu_912_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_77_reg_2486_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \row_assign_12_0_2_t_reg_2500_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_31_reg_2465_reg[0]\ : out STD_LOGIC;
    tmp_77_reg_2486 : in STD_LOGIC_VECTOR ( 0 to 0 );
    row_assign_12_0_1_t_reg_2493 : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_buf_0_val_0_0_fu_876_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_32_reg_2473 : in STD_LOGIC;
    col_buf_0_val_1_0_fu_894_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_12_0_2_t_reg_2500 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    brmerge_reg_2533 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_18_fu_322_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_18_fu_322_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_0_2 : in STD_LOGIC;
    ram_reg_0_63_0_2_0 : in STD_LOGIC;
    tmp_29_reg_2451 : in STD_LOGIC;
    or_cond_i_i_reg_2516 : in STD_LOGIC;
    src_kernel_win_0_va_15_fu_2420 : in STD_LOGIC;
    ram_reg_0_63_0_2_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_64 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_64 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_77
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2533 => brmerge_reg_2533,
      col_buf_0_val_0_0_fu_876_p3(7 downto 0) => col_buf_0_val_0_0_fu_876_p3(7 downto 0),
      col_buf_0_val_1_0_fu_894_p3(7 downto 0) => col_buf_0_val_1_0_fu_894_p3(7 downto 0),
      or_cond_i_i_reg_2516 => or_cond_i_i_reg_2516,
      \q0_reg[0]_0\ => col_buf_0_val_2_0_fu_912_p3(0),
      \q0_reg[0]_1\(1 downto 0) => \q0_reg[0]\(1 downto 0),
      \q0_reg[0]_2\ => \q0_reg[0]_0\,
      \q0_reg[0]_3\ => \q0_reg[0]_1\,
      \q0_reg[1]_0\ => col_buf_0_val_2_0_fu_912_p3(1),
      \q0_reg[2]_0\ => col_buf_0_val_2_0_fu_912_p3(2),
      \q0_reg[3]_0\ => col_buf_0_val_2_0_fu_912_p3(3),
      \q0_reg[4]_0\ => col_buf_0_val_2_0_fu_912_p3(4),
      \q0_reg[5]_0\ => col_buf_0_val_2_0_fu_912_p3(5),
      \q0_reg[6]_0\ => col_buf_0_val_2_0_fu_912_p3(6),
      \q0_reg[7]_0\ => col_buf_0_val_2_0_fu_912_p3(7),
      \q0_reg[7]_1\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      ram_reg_0_63_0_2_0 => ram_reg_0_63_0_2,
      ram_reg_0_63_0_2_1 => ram_reg_0_63_0_2_0,
      ram_reg_0_63_0_2_2(6 downto 0) => ram_reg_0_63_0_2_1(6 downto 0),
      \right_border_buf_0_18_fu_322_reg[7]\(1 downto 0) => \right_border_buf_0_18_fu_322_reg[7]\(1 downto 0),
      \right_border_buf_0_18_fu_322_reg[7]_0\(7 downto 0) => \right_border_buf_0_18_fu_322_reg[7]_0\(7 downto 0),
      row_assign_12_0_1_t_reg_2493(0) => row_assign_12_0_1_t_reg_2493(0),
      row_assign_12_0_2_t_reg_2500(1 downto 0) => row_assign_12_0_2_t_reg_2500(1 downto 0),
      \row_assign_12_0_2_t_reg_2500_reg[1]\(7 downto 0) => \row_assign_12_0_2_t_reg_2500_reg[1]\(7 downto 0),
      src_kernel_win_0_va_15_fu_2420 => src_kernel_win_0_va_15_fu_2420,
      tmp_29_reg_2451 => tmp_29_reg_2451,
      \tmp_31_reg_2465_reg[0]\ => \tmp_31_reg_2465_reg[0]\,
      tmp_32_reg_2473 => tmp_32_reg_2473,
      tmp_77_reg_2486(0) => tmp_77_reg_2486(0),
      \tmp_77_reg_2486_reg[1]\(7 downto 0) => \tmp_77_reg_2486_reg[1]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_65 is
  port (
    col_buf_1_val_0_0_fu_1077_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    brmerge_reg_2533 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_s_fu_334_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_1_s_fu_334_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp48_reg_2643_reg[18]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    row_assign_12_0_2_t_reg_2500 : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_buf_1_val_1_0_fu_1095_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp48_reg_2643_reg[18]_0\ : in STD_LOGIC;
    col_buf_1_val_2_0_fu_1113_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_src_data_stream_1_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_65 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_65 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_76
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      D(8 downto 0) => D(8 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2533 => brmerge_reg_2533,
      col_buf_1_val_0_0_fu_1077_p3(7 downto 0) => col_buf_1_val_0_0_fu_1077_p3(7 downto 0),
      col_buf_1_val_1_0_fu_1095_p3(7 downto 0) => col_buf_1_val_1_0_fu_1095_p3(7 downto 0),
      col_buf_1_val_2_0_fu_1113_p3(7 downto 0) => col_buf_1_val_2_0_fu_1113_p3(7 downto 0),
      p_src_data_stream_1_V_dout(7 downto 0) => p_src_data_stream_1_V_dout(7 downto 0),
      \q0_reg[0]_0\(1 downto 0) => \q0_reg[0]\(1 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\(5 downto 0) => \q0_reg[0]_1\(5 downto 0),
      \q0_reg[0]_3\ => \q0_reg[0]_2\,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \right_border_buf_1_s_fu_334_reg[0]\(1 downto 0) => \right_border_buf_1_s_fu_334_reg[0]\(1 downto 0),
      \right_border_buf_1_s_fu_334_reg[7]\(7 downto 0) => \right_border_buf_1_s_fu_334_reg[7]\(7 downto 0),
      row_assign_12_0_2_t_reg_2500(0) => row_assign_12_0_2_t_reg_2500(0),
      \tmp48_reg_2643_reg[18]\(7 downto 0) => \tmp48_reg_2643_reg[18]\(7 downto 0),
      \tmp48_reg_2643_reg[18]_0\ => \tmp48_reg_2643_reg[18]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_66 is
  port (
    col_buf_1_val_1_0_fu_1095_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_243_0_1_reg_2469_reg[0]\ : out STD_LOGIC;
    brmerge_reg_2533 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_16_fu_346_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_1_16_fu_346_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_0_2 : in STD_LOGIC;
    ram_reg_0_63_0_2_0 : in STD_LOGIC;
    tmp_29_reg_2451 : in STD_LOGIC;
    or_cond_i_i_reg_2516 : in STD_LOGIC;
    src_kernel_win_0_va_15_fu_2420 : in STD_LOGIC;
    ram_reg_0_63_0_2_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_66 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_66;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_66 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_75
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2533 => brmerge_reg_2533,
      col_buf_1_val_1_0_fu_1095_p3(7 downto 0) => col_buf_1_val_1_0_fu_1095_p3(7 downto 0),
      or_cond_i_i_reg_2516 => or_cond_i_i_reg_2516,
      \q0_reg[0]_0\(1 downto 0) => \q0_reg[0]\(1 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_1\(7 downto 0) => \q0_reg[7]_0\(7 downto 0),
      ram_reg_0_63_0_2_0 => ram_reg_0_63_0_2,
      ram_reg_0_63_0_2_1 => ram_reg_0_63_0_2_0,
      ram_reg_0_63_0_2_2(6 downto 0) => ram_reg_0_63_0_2_1(6 downto 0),
      \right_border_buf_1_16_fu_346_reg[0]\(1 downto 0) => \right_border_buf_1_16_fu_346_reg[0]\(1 downto 0),
      \right_border_buf_1_16_fu_346_reg[7]\(7 downto 0) => \right_border_buf_1_16_fu_346_reg[7]\(7 downto 0),
      src_kernel_win_0_va_15_fu_2420 => src_kernel_win_0_va_15_fu_2420,
      \tmp_243_0_1_reg_2469_reg[0]\ => \tmp_243_0_1_reg_2469_reg[0]\,
      tmp_29_reg_2451 => tmp_29_reg_2451
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_67 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_1_val_2_0_fu_1113_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_77_reg_2486_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \row_assign_12_0_2_t_reg_2500_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_77_reg_2486 : in STD_LOGIC_VECTOR ( 0 to 0 );
    row_assign_12_0_1_t_reg_2493 : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_buf_1_val_0_0_fu_1077_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_32_reg_2473 : in STD_LOGIC;
    col_buf_1_val_1_0_fu_1095_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_12_0_2_t_reg_2500 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    brmerge_reg_2533 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_18_fu_358_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_1_18_fu_358_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_67 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_67 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_74
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2533 => brmerge_reg_2533,
      col_buf_1_val_0_0_fu_1077_p3(7 downto 0) => col_buf_1_val_0_0_fu_1077_p3(7 downto 0),
      col_buf_1_val_1_0_fu_1095_p3(7 downto 0) => col_buf_1_val_1_0_fu_1095_p3(7 downto 0),
      \q0_reg[0]_0\ => col_buf_1_val_2_0_fu_1113_p3(0),
      \q0_reg[0]_1\(1 downto 0) => \q0_reg[0]\(1 downto 0),
      \q0_reg[0]_2\ => \q0_reg[0]_0\,
      \q0_reg[0]_3\(5 downto 0) => \q0_reg[0]_1\(5 downto 0),
      \q0_reg[0]_4\ => \q0_reg[0]_2\,
      \q0_reg[1]_0\ => col_buf_1_val_2_0_fu_1113_p3(1),
      \q0_reg[2]_0\ => col_buf_1_val_2_0_fu_1113_p3(2),
      \q0_reg[3]_0\ => col_buf_1_val_2_0_fu_1113_p3(3),
      \q0_reg[4]_0\ => col_buf_1_val_2_0_fu_1113_p3(4),
      \q0_reg[5]_0\ => col_buf_1_val_2_0_fu_1113_p3(5),
      \q0_reg[6]_0\ => col_buf_1_val_2_0_fu_1113_p3(6),
      \q0_reg[7]_0\ => col_buf_1_val_2_0_fu_1113_p3(7),
      \q0_reg[7]_1\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_2\ => \q0_reg[7]_0\,
      \right_border_buf_1_18_fu_358_reg[7]\(1 downto 0) => \right_border_buf_1_18_fu_358_reg[7]\(1 downto 0),
      \right_border_buf_1_18_fu_358_reg[7]_0\(7 downto 0) => \right_border_buf_1_18_fu_358_reg[7]_0\(7 downto 0),
      row_assign_12_0_1_t_reg_2493(0) => row_assign_12_0_1_t_reg_2493(0),
      row_assign_12_0_2_t_reg_2500(1 downto 0) => row_assign_12_0_2_t_reg_2500(1 downto 0),
      \row_assign_12_0_2_t_reg_2500_reg[1]\(7 downto 0) => \row_assign_12_0_2_t_reg_2500_reg[1]\(7 downto 0),
      tmp_32_reg_2473 => tmp_32_reg_2473,
      tmp_77_reg_2486(0) => tmp_77_reg_2486(0),
      \tmp_77_reg_2486_reg[1]\(7 downto 0) => \tmp_77_reg_2486_reg[1]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_68 is
  port (
    col_buf_2_val_0_0_fu_1269_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    brmerge_reg_2533 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_16_fu_366_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_2_16_fu_366_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp56_reg_2665_reg[18]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    row_assign_12_0_2_t_reg_2500 : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_buf_2_val_1_0_fu_1287_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp56_reg_2665_reg[18]_0\ : in STD_LOGIC;
    col_buf_2_val_2_0_fu_1305_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_src_data_stream_2_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_68 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_68;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_68 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_73
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      D(8 downto 0) => D(8 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2533 => brmerge_reg_2533,
      col_buf_2_val_0_0_fu_1269_p3(7 downto 0) => col_buf_2_val_0_0_fu_1269_p3(7 downto 0),
      col_buf_2_val_1_0_fu_1287_p3(7 downto 0) => col_buf_2_val_1_0_fu_1287_p3(7 downto 0),
      col_buf_2_val_2_0_fu_1305_p3(7 downto 0) => col_buf_2_val_2_0_fu_1305_p3(7 downto 0),
      p_src_data_stream_2_V_dout(7 downto 0) => p_src_data_stream_2_V_dout(7 downto 0),
      q0(7 downto 0) => q0(7 downto 0),
      \q0_reg[0]_0\(1 downto 0) => \q0_reg[0]\(1 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[0]_3\(5 downto 0) => \q0_reg[0]_2\(5 downto 0),
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \right_border_buf_2_16_fu_366_reg[0]\(1 downto 0) => \right_border_buf_2_16_fu_366_reg[0]\(1 downto 0),
      \right_border_buf_2_16_fu_366_reg[7]\(7 downto 0) => \right_border_buf_2_16_fu_366_reg[7]\(7 downto 0),
      row_assign_12_0_2_t_reg_2500(0) => row_assign_12_0_2_t_reg_2500(0),
      \tmp56_reg_2665_reg[18]\(7 downto 0) => \tmp56_reg_2665_reg[18]\(7 downto 0),
      \tmp56_reg_2665_reg[18]_0\ => \tmp56_reg_2665_reg[18]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_69 is
  port (
    col_buf_2_val_1_0_fu_1287_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2533 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_14_fu_342_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_2_14_fu_342_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_69 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_69;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_69 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_72
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2533 => brmerge_reg_2533,
      col_buf_2_val_1_0_fu_1287_p3(7 downto 0) => col_buf_2_val_1_0_fu_1287_p3(7 downto 0),
      \q0_reg[0]_0\(1 downto 0) => \q0_reg[0]\(1 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[0]_3\(5 downto 0) => \q0_reg[0]_2\(5 downto 0),
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_1\(7 downto 0) => \q0_reg[7]_0\(7 downto 0),
      \q0_reg[7]_2\ => \q0_reg[7]_1\,
      \right_border_buf_2_14_fu_342_reg[0]\(1 downto 0) => \right_border_buf_2_14_fu_342_reg[0]\(1 downto 0),
      \right_border_buf_2_14_fu_342_reg[7]\(7 downto 0) => \right_border_buf_2_14_fu_342_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_70 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    exitcond461_i_reg_25070 : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \t_V_3_reg_590_reg[3]\ : out STD_LOGIC;
    \t_V_3_reg_590_reg[1]\ : out STD_LOGIC;
    \t_V_3_reg_590_reg[0]\ : out STD_LOGIC;
    \t_V_3_reg_590_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_2_val_2_0_fu_1305_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_77_reg_2486_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \row_assign_12_0_2_t_reg_2500_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_cond_i_i_reg_2516 : in STD_LOGIC;
    tmp_29_reg_2451 : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    dsta_data_stream_1_s_empty_n : in STD_LOGIC;
    dsta_data_stream_0_s_empty_n : in STD_LOGIC;
    dsta_data_stream_2_s_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \src_kernel_win_0_va_15_fu_242[7]_i_3\ : in STD_LOGIC;
    dstb_data_stream_0_s_full_n : in STD_LOGIC;
    dstb_data_stream_2_s_full_n : in STD_LOGIC;
    dstb_data_stream_1_s_full_n : in STD_LOGIC;
    or_cond_i_reg_2564_pp0_iter2_reg : in STD_LOGIC;
    \src_kernel_win_0_va_15_fu_242[7]_i_3_0\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tmp_77_reg_2486 : in STD_LOGIC_VECTOR ( 0 to 0 );
    row_assign_12_0_1_t_reg_2493 : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_buf_2_val_0_0_fu_1269_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_32_reg_2473 : in STD_LOGIC;
    col_buf_2_val_1_0_fu_1287_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_12_0_2_t_reg_2500 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    brmerge_reg_2533 : in STD_LOGIC;
    \right_border_buf_2_12_fu_318_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_12_fu_318_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_2_12_fu_318_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_70 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_70;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_70 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_71
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(0) => Q(0),
      addr0(5 downto 0) => ADDRA(5 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      brmerge_reg_2533 => brmerge_reg_2533,
      col_buf_2_val_0_0_fu_1269_p3(7 downto 0) => col_buf_2_val_0_0_fu_1269_p3(7 downto 0),
      col_buf_2_val_1_0_fu_1287_p3(7 downto 0) => col_buf_2_val_1_0_fu_1287_p3(7 downto 0),
      dsta_data_stream_0_s_empty_n => dsta_data_stream_0_s_empty_n,
      dsta_data_stream_1_s_empty_n => dsta_data_stream_1_s_empty_n,
      dsta_data_stream_2_s_empty_n => dsta_data_stream_2_s_empty_n,
      dstb_data_stream_0_s_full_n => dstb_data_stream_0_s_full_n,
      dstb_data_stream_1_s_full_n => dstb_data_stream_1_s_full_n,
      dstb_data_stream_2_s_full_n => dstb_data_stream_2_s_full_n,
      exitcond461_i_reg_25070 => exitcond461_i_reg_25070,
      k_buf_0_val_3_ce0 => E(0),
      or_cond_i_i_reg_2516 => or_cond_i_i_reg_2516,
      or_cond_i_reg_2564_pp0_iter2_reg => or_cond_i_reg_2564_pp0_iter2_reg,
      \q0_reg[0]_0\ => col_buf_2_val_2_0_fu_1305_p3(0),
      \q0_reg[0]_1\ => \q0_reg[0]\,
      \q0_reg[0]_2\(6 downto 0) => \q0_reg[0]_0\(6 downto 0),
      \q0_reg[0]_3\(5 downto 0) => \q0_reg[0]_1\(5 downto 0),
      \q0_reg[0]_4\ => \q0_reg[0]_2\,
      \q0_reg[1]_0\ => col_buf_2_val_2_0_fu_1305_p3(1),
      \q0_reg[2]_0\ => col_buf_2_val_2_0_fu_1305_p3(2),
      \q0_reg[3]_0\ => col_buf_2_val_2_0_fu_1305_p3(3),
      \q0_reg[4]_0\ => col_buf_2_val_2_0_fu_1305_p3(4),
      \q0_reg[5]_0\ => col_buf_2_val_2_0_fu_1305_p3(5),
      \q0_reg[6]_0\ => col_buf_2_val_2_0_fu_1305_p3(6),
      \q0_reg[7]_0\ => col_buf_2_val_2_0_fu_1305_p3(7),
      \q0_reg[7]_1\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_2\ => \q0_reg[7]_0\,
      \right_border_buf_2_12_fu_318_reg[7]\(7 downto 0) => \right_border_buf_2_12_fu_318_reg[7]\(7 downto 0),
      \right_border_buf_2_12_fu_318_reg[7]_0\(1 downto 0) => \right_border_buf_2_12_fu_318_reg[7]_0\(1 downto 0),
      \right_border_buf_2_12_fu_318_reg[7]_1\(7 downto 0) => \right_border_buf_2_12_fu_318_reg[7]_1\(7 downto 0),
      row_assign_12_0_1_t_reg_2493(0) => row_assign_12_0_1_t_reg_2493(0),
      row_assign_12_0_2_t_reg_2500(1 downto 0) => row_assign_12_0_2_t_reg_2500(1 downto 0),
      \row_assign_12_0_2_t_reg_2500_reg[1]\(7 downto 0) => \row_assign_12_0_2_t_reg_2500_reg[1]\(7 downto 0),
      \src_kernel_win_0_va_15_fu_242[7]_i_3_0\ => \src_kernel_win_0_va_15_fu_242[7]_i_3\,
      \src_kernel_win_0_va_15_fu_242[7]_i_3_1\ => \src_kernel_win_0_va_15_fu_242[7]_i_3_0\,
      \t_V_3_reg_590_reg[0]\ => \t_V_3_reg_590_reg[0]\,
      \t_V_3_reg_590_reg[0]_0\ => \t_V_3_reg_590_reg[0]_0\,
      \t_V_3_reg_590_reg[1]\ => \t_V_3_reg_590_reg[1]\,
      \t_V_3_reg_590_reg[3]\ => \t_V_3_reg_590_reg[3]\,
      tmp_29_reg_2451 => tmp_29_reg_2451,
      tmp_32_reg_2473 => tmp_32_reg_2473,
      tmp_77_reg_2486(0) => tmp_77_reg_2486(0),
      \tmp_77_reg_2486_reg[1]\(7 downto 0) => \tmp_77_reg_2486_reg[1]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_80 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \t_V_2_reg_564_reg[4]\ : out STD_LOGIC;
    brmerge_reg_2257 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_49_reg_2252 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_s_fu_272_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_clk : in STD_LOGIC;
    p_src_data_stream_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_80 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_80;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_80 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_97
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 2) => \q0_reg[0]_0\(3 downto 0),
      ADDRD(1 downto 0) => tmp_49_reg_2252(1 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2257 => brmerge_reg_2257,
      p_src_data_stream_V_dout(7 downto 0) => p_src_data_stream_V_dout(7 downto 0),
      \q0_reg[0]_0\(6 downto 0) => \q0_reg[0]\(6 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_1\,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \right_border_buf_0_s_fu_272_reg[7]\(7 downto 0) => \right_border_buf_0_s_fu_272_reg[7]\(7 downto 0),
      \t_V_2_reg_564_reg[4]\ => \t_V_2_reg_564_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_81 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2257 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_49_reg_2252 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_2_fu_284_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    d1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_81 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_81;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_81 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_96
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2257 => brmerge_reg_2257,
      d1(7 downto 0) => d1(7 downto 0),
      k_buf_2_val_5_addr_reg_2322(5 downto 2) => \q0_reg[7]_1\(3 downto 0),
      k_buf_2_val_5_addr_reg_2322(1 downto 0) => tmp_49_reg_2252(1 downto 0),
      \q0_reg[0]_0\(1 downto 0) => \q0_reg[0]\(1 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \right_border_buf_0_2_fu_284_reg[7]\(7 downto 0) => \right_border_buf_0_2_fu_284_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_82 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_37_reg_2225_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_8_0_2_t_reg_2232 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_8_reg_2215 : in STD_LOGIC;
    \src_kernel_win_0_va_4_reg_2328_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_37_reg_2225 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_kernel_win_0_va_4_reg_2328_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2257 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_49_reg_2252 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_4_fu_296_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_82 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_82;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_82 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_95
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 2) => \q0_reg[0]_1\(3 downto 0),
      ADDRD(1 downto 0) => tmp_49_reg_2252(1 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2257 => brmerge_reg_2257,
      \q0_reg[0]_0\(1 downto 0) => \q0_reg[0]\(1 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_2\,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_1\(7 downto 0) => \q0_reg[7]_0\(7 downto 0),
      \q0_reg[7]_2\ => \q0_reg[7]_1\,
      \right_border_buf_0_4_fu_296_reg[7]\(7 downto 0) => \right_border_buf_0_4_fu_296_reg[7]\(7 downto 0),
      row_assign_8_0_2_t_reg_2232(0) => row_assign_8_0_2_t_reg_2232(0),
      \src_kernel_win_0_va_4_reg_2328_reg[7]\(7 downto 0) => \src_kernel_win_0_va_4_reg_2328_reg[7]\(7 downto 0),
      \src_kernel_win_0_va_4_reg_2328_reg[7]_0\(7 downto 0) => \src_kernel_win_0_va_4_reg_2328_reg[7]_0\(7 downto 0),
      tmp_37_reg_2225(1 downto 0) => tmp_37_reg_2225(1 downto 0),
      \tmp_37_reg_2225_reg[1]\(7 downto 0) => \tmp_37_reg_2225_reg[1]\(7 downto 0),
      tmp_8_reg_2215 => tmp_8_reg_2215
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_83 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2257 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_49_reg_2252 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_1_s_fu_308_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_src_data_stream_V1_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_83 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_83;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_83 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_94
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2257 => brmerge_reg_2257,
      k_buf_2_val_5_addr_reg_2322(5 downto 2) => \q0_reg[7]_1\(3 downto 0),
      k_buf_2_val_5_addr_reg_2322(1 downto 0) => tmp_49_reg_2252(1 downto 0),
      p_src_data_stream_V1_dout(7 downto 0) => p_src_data_stream_V1_dout(7 downto 0),
      \q0_reg[0]_0\(1 downto 0) => \q0_reg[0]\(1 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \right_border_buf_1_s_fu_308_reg[7]\(7 downto 0) => \right_border_buf_1_s_fu_308_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_84 is
  port (
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    ap_block_pp0_stage0_subdone2_in : out STD_LOGIC;
    \icmp_reg_2202_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_102_0_1_reg_2211_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    dup_1_data_stream_2_empty_n : in STD_LOGIC;
    dup_1_data_stream_1_empty_n : in STD_LOGIC;
    dup_1_data_stream_0_empty_n : in STD_LOGIC;
    \right_border_buf_2_s_fu_280_reg[0]\ : in STD_LOGIC;
    tmp_1_reg_2193 : in STD_LOGIC;
    or_cond_i_i_reg_2248 : in STD_LOGIC;
    ram_reg_64_127_7_7 : in STD_LOGIC;
    dstc_data_stream_0_s_full_n : in STD_LOGIC;
    dstc_data_stream_2_s_full_n : in STD_LOGIC;
    dstc_data_stream_1_s_full_n : in STD_LOGIC;
    or_cond_i_reg_2288_pp0_iter2_reg : in STD_LOGIC;
    \ap_CS_fsm[3]_i_3__0\ : in STD_LOGIC;
    brmerge_reg_2257 : in STD_LOGIC;
    \right_border_buf_1_2_fu_320_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_49_reg_2252 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_1_2_fu_320_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_64_127_7_7_0 : in STD_LOGIC;
    ram_reg_64_127_7_7_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_84 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_84;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_84 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_93
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 2) => ram_reg_64_127_7_7_1(3 downto 0),
      ADDRD(1 downto 0) => tmp_49_reg_2252(1 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      \ap_CS_fsm[3]_i_3__0_0\ => \ap_CS_fsm[3]_i_3__0\,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      ap_block_pp0_stage0_subdone2_in => ap_block_pp0_stage0_subdone2_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      brmerge_reg_2257 => brmerge_reg_2257,
      dstc_data_stream_0_s_full_n => dstc_data_stream_0_s_full_n,
      dstc_data_stream_1_s_full_n => dstc_data_stream_1_s_full_n,
      dstc_data_stream_2_s_full_n => dstc_data_stream_2_s_full_n,
      dup_1_data_stream_0_empty_n => dup_1_data_stream_0_empty_n,
      dup_1_data_stream_1_empty_n => dup_1_data_stream_1_empty_n,
      dup_1_data_stream_2_empty_n => dup_1_data_stream_2_empty_n,
      \icmp_reg_2202_reg[0]\ => \icmp_reg_2202_reg[0]\,
      or_cond_i_i_reg_2248 => or_cond_i_i_reg_2248,
      or_cond_i_reg_2288_pp0_iter2_reg => or_cond_i_reg_2288_pp0_iter2_reg,
      \q0_reg[0]_0\(1 downto 0) => \q0_reg[0]\(1 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_1\(7 downto 0) => \q0_reg[7]_0\(7 downto 0),
      \q0_reg[7]_2\ => \q0_reg[7]_1\,
      ram_reg_64_127_7_7_0 => ram_reg_64_127_7_7,
      ram_reg_64_127_7_7_1 => ram_reg_64_127_7_7_0,
      ram_reg_64_127_7_7_2(0) => ram_reg_64_127_7_7_1(4),
      \right_border_buf_1_2_fu_320_reg[7]\(7 downto 0) => \right_border_buf_1_2_fu_320_reg[7]\(7 downto 0),
      \right_border_buf_1_2_fu_320_reg[7]_0\(7 downto 0) => \right_border_buf_1_2_fu_320_reg[7]_0\(7 downto 0),
      \right_border_buf_2_s_fu_280_reg[0]\ => \right_border_buf_2_s_fu_280_reg[0]\,
      \tmp_102_0_1_reg_2211_reg[0]\ => \tmp_102_0_1_reg_2211_reg[0]\,
      tmp_1_reg_2193 => tmp_1_reg_2193
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_85 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_37_reg_2225_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    row_assign_8_0_2_t_reg_2232 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_8_reg_2215 : in STD_LOGIC;
    \src_kernel_win_1_va_4_reg_2341_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_37_reg_2225 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_kernel_win_1_va_4_reg_2341_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2257 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_49_reg_2252 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_1_4_fu_332_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_85 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_85;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_85 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_92
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2257 => brmerge_reg_2257,
      k_buf_2_val_5_addr_reg_2322(5 downto 2) => \q0_reg[7]_2\(3 downto 0),
      k_buf_2_val_5_addr_reg_2322(1 downto 0) => tmp_49_reg_2252(1 downto 0),
      \q0_reg[0]_0\(1 downto 0) => \q0_reg[0]\(1 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_1\(7 downto 0) => \q0_reg[7]_0\(7 downto 0),
      \q0_reg[7]_2\ => \q0_reg[7]_1\,
      \right_border_buf_1_4_fu_332_reg[7]\(7 downto 0) => \right_border_buf_1_4_fu_332_reg[7]\(7 downto 0),
      row_assign_8_0_2_t_reg_2232(0) => row_assign_8_0_2_t_reg_2232(0),
      \src_kernel_win_1_va_4_reg_2341_reg[7]\(7 downto 0) => \src_kernel_win_1_va_4_reg_2341_reg[7]\(7 downto 0),
      \src_kernel_win_1_va_4_reg_2341_reg[7]_0\(7 downto 0) => \src_kernel_win_1_va_4_reg_2341_reg[7]_0\(7 downto 0),
      tmp_37_reg_2225(1 downto 0) => tmp_37_reg_2225(1 downto 0),
      \tmp_37_reg_2225_reg[1]\(7 downto 0) => \tmp_37_reg_2225_reg[1]\(7 downto 0),
      tmp_8_reg_2215 => tmp_8_reg_2215
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_86 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_9_reg_2207_reg[0]\ : out STD_LOGIC;
    brmerge_reg_2257 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_49_reg_2252 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_2_5_fu_340_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_0_2 : in STD_LOGIC;
    ram_reg_0_63_0_2_0 : in STD_LOGIC;
    or_cond_i_i_reg_2248 : in STD_LOGIC;
    ram_reg_0_63_0_2_1 : in STD_LOGIC;
    ram_reg_0_63_0_2_2 : in STD_LOGIC;
    ram_reg_0_63_0_2_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_src_data_stream_V2_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[7]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_86 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_86;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_86 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_91
     port map (
      ADDRA(5 downto 0) => ADDRA(5 downto 0),
      ADDRD(5 downto 2) => ram_reg_0_63_0_2_3(3 downto 0),
      ADDRD(1 downto 0) => tmp_49_reg_2252(1 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2257 => brmerge_reg_2257,
      or_cond_i_i_reg_2248 => or_cond_i_i_reg_2248,
      p_src_data_stream_V2_dout(7 downto 0) => p_src_data_stream_V2_dout(7 downto 0),
      q0(7 downto 0) => q0(7 downto 0),
      \q0_reg[0]_0\(1 downto 0) => \q0_reg[0]\(1 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      ram_reg_0_63_0_2_0 => ram_reg_0_63_0_2,
      ram_reg_0_63_0_2_1 => ram_reg_0_63_0_2_0,
      ram_reg_0_63_0_2_2 => ram_reg_0_63_0_2_1,
      ram_reg_0_63_0_2_3 => ram_reg_0_63_0_2_2,
      ram_reg_0_63_0_2_4(0) => ram_reg_0_63_0_2_3(4),
      \right_border_buf_2_5_fu_340_reg[7]\(7 downto 0) => \right_border_buf_2_5_fu_340_reg[7]\(7 downto 0),
      \tmp_9_reg_2207_reg[0]\ => \tmp_9_reg_2207_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_87 is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \t_V_2_reg_564_reg[3]\ : out STD_LOGIC;
    \t_V_2_reg_564_reg[5]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_102_0_1_reg_2211_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    brmerge_reg_2257 : in STD_LOGIC;
    \right_border_buf_2_3_fu_316_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_49_reg_2252 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_2_3_fu_316_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_0_2 : in STD_LOGIC;
    ram_reg_0_63_0_2_0 : in STD_LOGIC;
    or_cond_i_i_reg_2248 : in STD_LOGIC;
    ram_reg_0_63_0_2_1 : in STD_LOGIC;
    ram_reg_0_63_0_2_2 : in STD_LOGIC;
    ram_reg_0_63_0_2_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_87 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_87;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_87 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_90
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(6 downto 0) => Q(6 downto 0),
      addr0(4 downto 0) => ADDRA(4 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2257 => brmerge_reg_2257,
      k_buf_2_val_5_addr_reg_2322(5 downto 2) => ram_reg_0_63_0_2_3(3 downto 0),
      k_buf_2_val_5_addr_reg_2322(1 downto 0) => tmp_49_reg_2252(1 downto 0),
      or_cond_i_i_reg_2248 => or_cond_i_i_reg_2248,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_1\(7 downto 0) => \q0_reg[7]_0\(7 downto 0),
      \q0_reg[7]_2\(0) => \q0_reg[7]_1\(0),
      \q0_reg[7]_3\ => \q0_reg[7]_2\,
      ram_reg_0_63_0_2_0 => ram_reg_0_63_0_2,
      ram_reg_0_63_0_2_1 => ram_reg_0_63_0_2_0,
      ram_reg_0_63_0_2_2 => ram_reg_0_63_0_2_1,
      ram_reg_0_63_0_2_3 => ram_reg_0_63_0_2_2,
      ram_reg_0_63_0_2_4(0) => ram_reg_0_63_0_2_3(4),
      \right_border_buf_2_3_fu_316_reg[7]\(7 downto 0) => \right_border_buf_2_3_fu_316_reg[7]\(7 downto 0),
      \right_border_buf_2_3_fu_316_reg[7]_0\(7 downto 0) => \right_border_buf_2_3_fu_316_reg[7]_0\(7 downto 0),
      \t_V_2_reg_564_reg[3]\ => \t_V_2_reg_564_reg[3]\,
      \t_V_2_reg_564_reg[5]\ => \t_V_2_reg_564_reg[5]\,
      \tmp_102_0_1_reg_2211_reg[0]\ => \tmp_102_0_1_reg_2211_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_88 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \t_V_2_reg_564_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_37_reg_2225_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_9_reg_2207_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone2_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    row_assign_8_0_2_t_reg_2232 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_8_reg_2215 : in STD_LOGIC;
    \src_kernel_win_2_va_6_reg_2354_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_37_reg_2225 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_kernel_win_2_va_6_reg_2354_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2257 : in STD_LOGIC;
    \right_border_buf_2_1_fu_292_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_49_reg_2252 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_2_1_fu_292_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_64_127_7_7 : in STD_LOGIC;
    ram_reg_64_127_7_7_0 : in STD_LOGIC;
    or_cond_i_i_reg_2248 : in STD_LOGIC;
    ram_reg_64_127_7_7_1 : in STD_LOGIC;
    ram_reg_64_127_7_7_2 : in STD_LOGIC;
    ram_reg_64_127_7_7_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_88 : entity is "Filter2D_1_k_buf_dEe";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_88;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_88 is
begin
Filter2D_1_k_buf_dEe_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_ram_89
     port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(5 downto 2) => ram_reg_64_127_7_7_3(3 downto 0),
      ADDRD(1 downto 0) => tmp_49_reg_2252(1 downto 0),
      D(7 downto 0) => D(7 downto 0),
      Q(0) => Q(0),
      addr0(0) => \t_V_2_reg_564_reg[0]\(0),
      ap_block_pp0_stage0_subdone2_in => ap_block_pp0_stage0_subdone2_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      brmerge_reg_2257 => brmerge_reg_2257,
      k_buf_0_val_3_ce0 => E(0),
      or_cond_i_i_reg_2248 => or_cond_i_i_reg_2248,
      \q0_reg[0]_0\(2 downto 0) => \q0_reg[0]\(2 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_1\(7 downto 0) => \q0_reg[7]_0\(7 downto 0),
      \q0_reg[7]_2\ => \q0_reg[7]_1\,
      ram_reg_64_127_7_7_0 => ram_reg_64_127_7_7,
      ram_reg_64_127_7_7_1 => ram_reg_64_127_7_7_0,
      ram_reg_64_127_7_7_2 => ram_reg_64_127_7_7_1,
      ram_reg_64_127_7_7_3 => ram_reg_64_127_7_7_2,
      ram_reg_64_127_7_7_4(0) => ram_reg_64_127_7_7_3(4),
      \right_border_buf_2_1_fu_292_reg[7]\(7 downto 0) => \right_border_buf_2_1_fu_292_reg[7]\(7 downto 0),
      \right_border_buf_2_1_fu_292_reg[7]_0\(7 downto 0) => \right_border_buf_2_1_fu_292_reg[7]_0\(7 downto 0),
      row_assign_8_0_2_t_reg_2232(0) => row_assign_8_0_2_t_reg_2232(0),
      \src_kernel_win_2_va_6_reg_2354_reg[7]\(7 downto 0) => \src_kernel_win_2_va_6_reg_2354_reg[7]\(7 downto 0),
      \src_kernel_win_2_va_6_reg_2354_reg[7]_0\(7 downto 0) => \src_kernel_win_2_va_6_reg_2354_reg[7]_0\(7 downto 0),
      tmp_37_reg_2225(1 downto 0) => tmp_37_reg_2225(1 downto 0),
      \tmp_37_reg_2225_reg[1]\(7 downto 0) => \tmp_37_reg_2225_reg[1]\(7 downto 0),
      tmp_8_reg_2215 => tmp_8_reg_2215,
      \tmp_9_reg_2207_reg[0]\ => \tmp_9_reg_2207_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced_mac_muladd_8nbkb is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    r_V_1_reg_3000 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    img_in_data_stream_0_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced_mac_muladd_8nbkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced_mac_muladd_8nbkb is
begin
ced_mac_muladd_8nbkb_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced_mac_muladd_8nbkb_DSP48_0
     port map (
      P(14 downto 0) => P(14 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      ap_clk => ap_clk,
      img_in_data_stream_0_V_dout(7 downto 0) => img_in_data_stream_0_V_dout(7 downto 0),
      r_V_1_reg_3000 => r_V_1_reg_3000
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced_mac_muladd_8ncud is
  port (
    img_out_data_stream_1_V_din : out STD_LOGIC_VECTOR ( 7 downto 0 );
    r_V_1_reg_3000 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    img_in_data_stream_1_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 14 downto 0 );
    exitcond_reg_281_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \^p\ : in STD_LOGIC;
    p_0 : in STD_LOGIC;
    src_data_stream_2_V_empty_n : in STD_LOGIC;
    src_data_stream_0_V_empty_n : in STD_LOGIC;
    src_data_stream_1_V_empty_n : in STD_LOGIC;
    r_V_1_reg_300_reg_i_10 : in STD_LOGIC;
    dsta_data_stream_1_s_full_n : in STD_LOGIC;
    r_V_1_reg_300_reg_i_10_0 : in STD_LOGIC;
    dsta_data_stream_0_s_full_n : in STD_LOGIC;
    dsta_data_stream_2_s_full_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced_mac_muladd_8ncud;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced_mac_muladd_8ncud is
begin
ced_mac_muladd_8ncud_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced_mac_muladd_8ncud_DSP48_1
     port map (
      P(14 downto 0) => P(14 downto 0),
      Q(0) => Q(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      dsta_data_stream_0_s_full_n => dsta_data_stream_0_s_full_n,
      dsta_data_stream_1_s_full_n => dsta_data_stream_1_s_full_n,
      dsta_data_stream_2_s_full_n => dsta_data_stream_2_s_full_n,
      exitcond_reg_281_pp0_iter1_reg => exitcond_reg_281_pp0_iter1_reg,
      img_in_data_stream_1_V_dout(7 downto 0) => img_in_data_stream_1_V_dout(7 downto 0),
      img_out_data_stream_1_V_din(7 downto 0) => img_out_data_stream_1_V_din(7 downto 0),
      p_0 => \^p\,
      p_1 => p_0,
      r_V_1_reg_3000 => r_V_1_reg_3000,
      r_V_1_reg_300_reg_i_10_0 => r_V_1_reg_300_reg_i_10,
      r_V_1_reg_300_reg_i_10_1 => r_V_1_reg_300_reg_i_10_0,
      src_data_stream_0_V_empty_n => src_data_stream_0_V_empty_n,
      src_data_stream_1_V_empty_n => src_data_stream_1_V_empty_n,
      src_data_stream_2_V_empty_n => src_data_stream_2_V_empty_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A is
  port (
    dsta_data_stream_0_s_full_n : out STD_LOGIC;
    dsta_data_stream_0_s_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    d1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_src_data_stream_0_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0_63_0_2 : in STD_LOGIC;
    ram_reg_0_63_7_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_7_7_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    Filter2D_1_U0_p_src_data_stream_1_V_read : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A is
  signal \^dsta_data_stream_0_s_empty_n\ : STD_LOGIC;
  signal \^dsta_data_stream_0_s_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__2\ : label is "soft_lutpair241";
begin
  dsta_data_stream_0_s_empty_n <= \^dsta_data_stream_0_s_empty_n\;
  dsta_data_stream_0_s_full_n <= \^dsta_data_stream_0_s_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_45
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      ap_clk => ap_clk,
      d1(7 downto 0) => d1(7 downto 0),
      p_src_data_stream_0_V_dout(7 downto 0) => p_src_data_stream_0_V_dout(7 downto 0),
      ram_reg_0_63_0_2 => ram_reg_0_63_0_2,
      ram_reg_0_63_7_7 => \mOutPtr_reg_n_0_[0]\,
      ram_reg_0_63_7_7_0 => \mOutPtr_reg_n_0_[1]\,
      ram_reg_0_63_7_7_1(7 downto 0) => ram_reg_0_63_7_7(7 downto 0),
      ram_reg_0_63_7_7_2(7 downto 0) => ram_reg_0_63_7_7_0(7 downto 0)
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^dsta_data_stream_0_s_empty_n\,
      I3 => Filter2D_1_U0_p_src_data_stream_1_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__2_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_0\,
      Q => \^dsta_data_stream_0_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^dsta_data_stream_0_s_full_n\,
      I2 => ap_rst_n,
      I3 => Filter2D_1_U0_p_src_data_stream_1_V_read,
      I4 => \^dsta_data_stream_0_s_empty_n\,
      I5 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_1__2_n_0\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_0\,
      Q => \^dsta_data_stream_0_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^dsta_data_stream_0_s_empty_n\,
      I1 => Filter2D_1_U0_p_src_data_stream_1_V_read,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__2_n_0\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => Filter2D_1_U0_p_src_data_stream_1_V_read,
      I3 => \^dsta_data_stream_0_s_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__2_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_0 is
  port (
    dsta_data_stream_1_s_full_n : out STD_LOGIC;
    dsta_data_stream_1_s_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_src_data_stream_1_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0_63_0_2 : in STD_LOGIC;
    ram_reg_0_63_7_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_7_7_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    Filter2D_1_U0_p_src_data_stream_1_V_read : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_0 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_0 is
  signal \^dsta_data_stream_1_s_empty_n\ : STD_LOGIC;
  signal \^dsta_data_stream_1_s_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair242";
begin
  dsta_data_stream_1_s_empty_n <= \^dsta_data_stream_1_s_empty_n\;
  dsta_data_stream_1_s_full_n <= \^dsta_data_stream_1_s_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_44
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      \SRL_SIG_reg[1][7]_1\(7 downto 0) => \SRL_SIG_reg[1][7]_0\(7 downto 0),
      ap_clk => ap_clk,
      p_src_data_stream_1_V_dout(7 downto 0) => p_src_data_stream_1_V_dout(7 downto 0),
      ram_reg_0_63_0_2 => ram_reg_0_63_0_2,
      ram_reg_0_63_7_7 => \mOutPtr_reg_n_0_[0]\,
      ram_reg_0_63_7_7_0 => \mOutPtr_reg_n_0_[1]\,
      ram_reg_0_63_7_7_1(7 downto 0) => ram_reg_0_63_7_7(7 downto 0),
      ram_reg_0_63_7_7_2(7 downto 0) => ram_reg_0_63_7_7_0(7 downto 0)
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^dsta_data_stream_1_s_empty_n\,
      I3 => Filter2D_1_U0_p_src_data_stream_1_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__3_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_0\,
      Q => \^dsta_data_stream_1_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^dsta_data_stream_1_s_full_n\,
      I2 => ap_rst_n,
      I3 => Filter2D_1_U0_p_src_data_stream_1_V_read,
      I4 => \^dsta_data_stream_1_s_empty_n\,
      I5 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_1__3_n_0\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_0\,
      Q => \^dsta_data_stream_1_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^dsta_data_stream_1_s_empty_n\,
      I1 => Filter2D_1_U0_p_src_data_stream_1_V_read,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__3_n_0\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => Filter2D_1_U0_p_src_data_stream_1_V_read,
      I3 => \^dsta_data_stream_1_s_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_1 is
  port (
    dsta_data_stream_2_s_full_n : out STD_LOGIC;
    dsta_data_stream_2_s_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_src_data_stream_2_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0_63_0_2 : in STD_LOGIC;
    ram_reg_0_63_7_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    Filter2D_1_U0_p_src_data_stream_1_V_read : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_1 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_1 is
  signal \^dsta_data_stream_2_s_empty_n\ : STD_LOGIC;
  signal \^dsta_data_stream_2_s_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__4_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__4\ : label is "soft_lutpair243";
begin
  dsta_data_stream_2_s_empty_n <= \^dsta_data_stream_2_s_empty_n\;
  dsta_data_stream_2_s_full_n <= \^dsta_data_stream_2_s_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_43
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      \SRL_SIG_reg[1][7]_1\(7 downto 0) => \SRL_SIG_reg[1][7]_0\(7 downto 0),
      ap_clk => ap_clk,
      p_src_data_stream_2_V_dout(7 downto 0) => p_src_data_stream_2_V_dout(7 downto 0),
      q0(7 downto 0) => q0(7 downto 0),
      ram_reg_0_63_0_2 => ram_reg_0_63_0_2,
      ram_reg_0_63_7_7 => \mOutPtr_reg_n_0_[0]\,
      ram_reg_0_63_7_7_0 => \mOutPtr_reg_n_0_[1]\,
      ram_reg_0_63_7_7_1(7 downto 0) => ram_reg_0_63_7_7(7 downto 0)
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^dsta_data_stream_2_s_empty_n\,
      I3 => Filter2D_1_U0_p_src_data_stream_1_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__4_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_0\,
      Q => \^dsta_data_stream_2_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^dsta_data_stream_2_s_full_n\,
      I2 => ap_rst_n,
      I3 => Filter2D_1_U0_p_src_data_stream_1_V_read,
      I4 => \^dsta_data_stream_2_s_empty_n\,
      I5 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_1__4_n_0\
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_0\,
      Q => \^dsta_data_stream_2_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^dsta_data_stream_2_s_empty_n\,
      I1 => Filter2D_1_U0_p_src_data_stream_1_V_read,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__4_n_0\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => Filter2D_1_U0_p_src_data_stream_1_V_read,
      I3 => \^dsta_data_stream_2_s_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__4_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__4_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__4_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_10 is
  port (
    dstd_data_stream_2_s_full_n : out STD_LOGIC;
    dstd_data_stream_2_s_empty_n : out STD_LOGIC;
    shiftReg_addr : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    addSobel_U0_img_inb_data_stream_1_V_read : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_10 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_10 is
  signal \^dstd_data_stream_2_s_empty_n\ : STD_LOGIC;
  signal \^dstd_data_stream_2_s_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__19_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__19_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__19\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__19\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__19\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \tmp_4_reg_321[7]_i_10\ : label is "soft_lutpair258";
begin
  dstd_data_stream_2_s_empty_n <= \^dstd_data_stream_2_s_empty_n\;
  dstd_data_stream_2_s_full_n <= \^dstd_data_stream_2_s_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_34
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][0]_1\ => \SRL_SIG_reg[0][0]_0\,
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][2]_0\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][4]_0\ => \SRL_SIG_reg[0][4]\,
      \SRL_SIG_reg[0][5]_0\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][6]_0\ => \SRL_SIG_reg[0][6]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^dstd_data_stream_2_s_empty_n\,
      I3 => addSobel_U0_img_inb_data_stream_1_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__19_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__19_n_0\,
      Q => \^dstd_data_stream_2_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^dstd_data_stream_2_s_full_n\,
      I2 => ap_rst_n,
      I3 => addSobel_U0_img_inb_data_stream_1_V_read,
      I4 => \^dstd_data_stream_2_s_empty_n\,
      I5 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_1__19_n_0\
    );
\internal_full_n_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__19_n_0\,
      Q => \^dstd_data_stream_2_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^dstd_data_stream_2_s_empty_n\,
      I1 => addSobel_U0_img_inb_data_stream_1_V_read,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__19_n_0\
    );
\mOutPtr[1]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => addSobel_U0_img_inb_data_stream_1_V_read,
      I3 => \^dstd_data_stream_2_s_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__19_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__19_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__19_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\tmp_4_reg_321[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => shiftReg_addr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_11 is
  port (
    dste_data_stream_0_s_full_n : out STD_LOGIC;
    dste_data_stream_0_s_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Mat2AXIvideo_U0_img_data_stream_2_V_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_11 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_11 is
  signal \^dste_data_stream_0_s_empty_n\ : STD_LOGIC;
  signal \^dste_data_stream_0_s_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__20_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__20_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__20\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__20\ : label is "soft_lutpair259";
begin
  dste_data_stream_0_s_empty_n <= \^dste_data_stream_0_s_empty_n\;
  dste_data_stream_0_s_full_n <= \^dste_data_stream_0_s_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_33
     port map (
      \AXI_video_strm_V_data_V_1_payload_A_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0\ => \mOutPtr_reg_n_0_[1]\,
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8A0A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^dste_data_stream_0_s_empty_n\,
      I2 => shiftReg_ce,
      I3 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__20_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__20_n_0\,
      Q => \^dste_data_stream_0_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF4FFFCF4F4FCFCF"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^dste_data_stream_0_s_full_n\,
      I2 => ap_rst_n,
      I3 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I4 => shiftReg_ce,
      I5 => \^dste_data_stream_0_s_empty_n\,
      O => \internal_full_n_i_1__20_n_0\
    );
\internal_full_n_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__20_n_0\,
      Q => \^dste_data_stream_0_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^dste_data_stream_0_s_empty_n\,
      I1 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__20_n_0\
    );
\mOutPtr[1]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => shiftReg_ce,
      I2 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I3 => \^dste_data_stream_0_s_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__20_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__20_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__20_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_12 is
  port (
    dste_data_stream_1_s_full_n : out STD_LOGIC;
    dste_data_stream_1_s_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Mat2AXIvideo_U0_img_data_stream_2_V_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_12 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_12 is
  signal \^dste_data_stream_1_s_empty_n\ : STD_LOGIC;
  signal \^dste_data_stream_1_s_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__21_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__21_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__21\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__21\ : label is "soft_lutpair260";
begin
  dste_data_stream_1_s_empty_n <= \^dste_data_stream_1_s_empty_n\;
  dste_data_stream_1_s_full_n <= \^dste_data_stream_1_s_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_32
     port map (
      \AXI_video_strm_V_data_V_1_payload_A_reg[8]\ => \mOutPtr_reg_n_0_[0]\,
      \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0\ => \mOutPtr_reg_n_0_[1]\,
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8A0A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^dste_data_stream_1_s_empty_n\,
      I2 => shiftReg_ce,
      I3 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__21_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__21_n_0\,
      Q => \^dste_data_stream_1_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF4FFFCF4F4FCFCF"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^dste_data_stream_1_s_full_n\,
      I2 => ap_rst_n,
      I3 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I4 => shiftReg_ce,
      I5 => \^dste_data_stream_1_s_empty_n\,
      O => \internal_full_n_i_1__21_n_0\
    );
\internal_full_n_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__21_n_0\,
      Q => \^dste_data_stream_1_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^dste_data_stream_1_s_empty_n\,
      I1 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__21_n_0\
    );
\mOutPtr[1]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => shiftReg_ce,
      I2 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I3 => \^dste_data_stream_1_s_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__21_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__21_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__21_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_13 is
  port (
    dste_data_stream_2_s_full_n : out STD_LOGIC;
    dste_data_stream_2_s_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Mat2AXIvideo_U0_img_data_stream_2_V_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_13 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_13 is
  signal \^dste_data_stream_2_s_empty_n\ : STD_LOGIC;
  signal \^dste_data_stream_2_s_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__22_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__22_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__22\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__22\ : label is "soft_lutpair261";
begin
  dste_data_stream_2_s_empty_n <= \^dste_data_stream_2_s_empty_n\;
  dste_data_stream_2_s_full_n <= \^dste_data_stream_2_s_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_31
     port map (
      \AXI_video_strm_V_data_V_1_payload_A_reg[16]\ => \mOutPtr_reg_n_0_[0]\,
      \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0\ => \mOutPtr_reg_n_0_[1]\,
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8A0A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^dste_data_stream_2_s_empty_n\,
      I2 => shiftReg_ce,
      I3 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__22_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__22_n_0\,
      Q => \^dste_data_stream_2_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF4FFFCF4F4FCFCF"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^dste_data_stream_2_s_full_n\,
      I2 => ap_rst_n,
      I3 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I4 => shiftReg_ce,
      I5 => \^dste_data_stream_2_s_empty_n\,
      O => \internal_full_n_i_1__22_n_0\
    );
\internal_full_n_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__22_n_0\,
      Q => \^dste_data_stream_2_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^dste_data_stream_2_s_empty_n\,
      I1 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__22_n_0\
    );
\mOutPtr[1]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => shiftReg_ce,
      I2 => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      I3 => \^dste_data_stream_2_s_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__22_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__22_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__22_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_14 is
  port (
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    d1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dup_1_data_stream_0_empty_n : out STD_LOGIC;
    dup_1_data_stream_0_full_n : out STD_LOGIC;
    p_src_data_stream_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_0_2 : in STD_LOGIC;
    ram_reg_0_63_7_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_7_7_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Filter2D93_U0_p_src_data_stream_V2_read : in STD_LOGIC;
    duplicate_U0_img_outb_data_stream_2_V_write : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_14 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_14 is
  signal \^dup_1_data_stream_0_empty_n\ : STD_LOGIC;
  signal \^dup_1_data_stream_0_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__8_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  dup_1_data_stream_0_empty_n <= \^dup_1_data_stream_0_empty_n\;
  dup_1_data_stream_0_full_n <= \^dup_1_data_stream_0_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_30
     port map (
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^dup_1_data_stream_0_full_n\,
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      ap_clk => ap_clk,
      d1(7 downto 0) => d1(7 downto 0),
      duplicate_U0_img_outb_data_stream_2_V_write => duplicate_U0_img_outb_data_stream_2_V_write,
      p_src_data_stream_V_dout(7 downto 0) => p_src_data_stream_V_dout(7 downto 0),
      ram_reg_0_63_0_2 => ram_reg_0_63_0_2,
      ram_reg_0_63_7_7(7 downto 0) => ram_reg_0_63_7_7(7 downto 0),
      ram_reg_0_63_7_7_0(7 downto 0) => ram_reg_0_63_7_7_0(7 downto 0),
      ram_reg_64_127_7_7 => \mOutPtr_reg_n_0_[0]\,
      ram_reg_64_127_7_7_0 => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^dup_1_data_stream_0_full_n\,
      I2 => duplicate_U0_img_outb_data_stream_2_V_write,
      I3 => \^dup_1_data_stream_0_empty_n\,
      I4 => Filter2D93_U0_p_src_data_stream_V2_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__8_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_0\,
      Q => \^dup_1_data_stream_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => Filter2D93_U0_p_src_data_stream_V2_read,
      I3 => \^dup_1_data_stream_0_empty_n\,
      I4 => duplicate_U0_img_outb_data_stream_2_V_write,
      I5 => \^dup_1_data_stream_0_full_n\,
      O => \internal_full_n_i_1__8_n_0\
    );
\internal_full_n_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_0\,
      Q => \^dup_1_data_stream_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^dup_1_data_stream_0_empty_n\,
      I1 => Filter2D93_U0_p_src_data_stream_V2_read,
      I2 => \^dup_1_data_stream_0_full_n\,
      I3 => duplicate_U0_img_outb_data_stream_2_V_write,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__8_n_0\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => duplicate_U0_img_outb_data_stream_2_V_write,
      I2 => \^dup_1_data_stream_0_full_n\,
      I3 => Filter2D93_U0_p_src_data_stream_V2_read,
      I4 => \^dup_1_data_stream_0_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__8_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__8_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__8_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_15 is
  port (
    internal_full_n_reg_0 : out STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dup_1_data_stream_1_empty_n : out STD_LOGIC;
    p_src_data_stream_V1_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dup_2_data_stream_1_full_n : in STD_LOGIC;
    dstb_data_stream_0_s_empty_n : in STD_LOGIC;
    dup_2_data_stream_2_full_n : in STD_LOGIC;
    dup_2_data_stream_0_full_n : in STD_LOGIC;
    dstb_data_stream_1_s_empty_n : in STD_LOGIC;
    ram_reg_0_63_0_2 : in STD_LOGIC;
    ram_reg_0_63_7_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_7_7_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Filter2D93_U0_p_src_data_stream_V2_read : in STD_LOGIC;
    duplicate_U0_img_outb_data_stream_2_V_write : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_15 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_15 is
  signal \^dup_1_data_stream_1_empty_n\ : STD_LOGIC;
  signal dup_1_data_stream_1_full_n : STD_LOGIC;
  signal \internal_empty_n_i_1__9_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  dup_1_data_stream_1_empty_n <= \^dup_1_data_stream_1_empty_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_29
     port map (
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      \SRL_SIG_reg[1][7]_1\(7 downto 0) => \SRL_SIG_reg[1][7]_0\(7 downto 0),
      ap_clk => ap_clk,
      dup_1_data_stream_1_full_n => dup_1_data_stream_1_full_n,
      duplicate_U0_img_outb_data_stream_2_V_write => duplicate_U0_img_outb_data_stream_2_V_write,
      p_src_data_stream_V1_dout(7 downto 0) => p_src_data_stream_V1_dout(7 downto 0),
      ram_reg_0_63_0_2 => ram_reg_0_63_0_2,
      ram_reg_0_63_7_7(7 downto 0) => ram_reg_0_63_7_7(7 downto 0),
      ram_reg_0_63_7_7_0(7 downto 0) => ram_reg_0_63_7_7_0(7 downto 0),
      ram_reg_64_127_7_7 => \mOutPtr_reg_n_0_[0]\,
      ram_reg_64_127_7_7_0 => \mOutPtr_reg_n_0_[1]\
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => dup_1_data_stream_1_full_n,
      I1 => dup_2_data_stream_1_full_n,
      I2 => dstb_data_stream_0_s_empty_n,
      I3 => dup_2_data_stream_2_full_n,
      I4 => dup_2_data_stream_0_full_n,
      I5 => dstb_data_stream_1_s_empty_n,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => dup_1_data_stream_1_full_n,
      I2 => duplicate_U0_img_outb_data_stream_2_V_write,
      I3 => \^dup_1_data_stream_1_empty_n\,
      I4 => Filter2D93_U0_p_src_data_stream_V2_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__9_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__9_n_0\,
      Q => \^dup_1_data_stream_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => Filter2D93_U0_p_src_data_stream_V2_read,
      I3 => \^dup_1_data_stream_1_empty_n\,
      I4 => duplicate_U0_img_outb_data_stream_2_V_write,
      I5 => dup_1_data_stream_1_full_n,
      O => \internal_full_n_i_1__9_n_0\
    );
\internal_full_n_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__9_n_0\,
      Q => dup_1_data_stream_1_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^dup_1_data_stream_1_empty_n\,
      I1 => Filter2D93_U0_p_src_data_stream_V2_read,
      I2 => dup_1_data_stream_1_full_n,
      I3 => duplicate_U0_img_outb_data_stream_2_V_write,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__9_n_0\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => duplicate_U0_img_outb_data_stream_2_V_write,
      I2 => dup_1_data_stream_1_full_n,
      I3 => Filter2D93_U0_p_src_data_stream_V2_read,
      I4 => \^dup_1_data_stream_1_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__9_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__9_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__9_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_16 is
  port (
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dup_1_data_stream_2_empty_n : out STD_LOGIC;
    dup_1_data_stream_2_full_n : out STD_LOGIC;
    p_src_data_stream_V2_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_0_2 : in STD_LOGIC;
    ram_reg_0_63_7_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Filter2D93_U0_p_src_data_stream_V2_read : in STD_LOGIC;
    duplicate_U0_img_outb_data_stream_2_V_write : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_16 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_16 is
  signal \^dup_1_data_stream_2_empty_n\ : STD_LOGIC;
  signal \^dup_1_data_stream_2_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__10_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  dup_1_data_stream_2_empty_n <= \^dup_1_data_stream_2_empty_n\;
  dup_1_data_stream_2_full_n <= \^dup_1_data_stream_2_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_28
     port map (
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^dup_1_data_stream_2_full_n\,
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      \SRL_SIG_reg[1][7]_1\(7 downto 0) => \SRL_SIG_reg[1][7]_0\(7 downto 0),
      ap_clk => ap_clk,
      duplicate_U0_img_outb_data_stream_2_V_write => duplicate_U0_img_outb_data_stream_2_V_write,
      p_src_data_stream_V2_dout(7 downto 0) => p_src_data_stream_V2_dout(7 downto 0),
      q0(7 downto 0) => q0(7 downto 0),
      ram_reg_0_63_0_2 => ram_reg_0_63_0_2,
      ram_reg_0_63_7_7(7 downto 0) => ram_reg_0_63_7_7(7 downto 0),
      ram_reg_64_127_7_7 => \mOutPtr_reg_n_0_[0]\,
      ram_reg_64_127_7_7_0 => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^dup_1_data_stream_2_full_n\,
      I2 => duplicate_U0_img_outb_data_stream_2_V_write,
      I3 => \^dup_1_data_stream_2_empty_n\,
      I4 => Filter2D93_U0_p_src_data_stream_V2_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__10_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__10_n_0\,
      Q => \^dup_1_data_stream_2_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => Filter2D93_U0_p_src_data_stream_V2_read,
      I3 => \^dup_1_data_stream_2_empty_n\,
      I4 => duplicate_U0_img_outb_data_stream_2_V_write,
      I5 => \^dup_1_data_stream_2_full_n\,
      O => \internal_full_n_i_1__10_n_0\
    );
\internal_full_n_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__10_n_0\,
      Q => \^dup_1_data_stream_2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^dup_1_data_stream_2_empty_n\,
      I1 => Filter2D93_U0_p_src_data_stream_V2_read,
      I2 => \^dup_1_data_stream_2_full_n\,
      I3 => duplicate_U0_img_outb_data_stream_2_V_write,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__10_n_0\
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => duplicate_U0_img_outb_data_stream_2_V_write,
      I2 => \^dup_1_data_stream_2_full_n\,
      I3 => Filter2D93_U0_p_src_data_stream_V2_read,
      I4 => \^dup_1_data_stream_2_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__10_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__10_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__10_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_17 is
  port (
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    d1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dup_2_data_stream_0_empty_n : out STD_LOGIC;
    dup_2_data_stream_0_full_n : out STD_LOGIC;
    p_src_data_stream_0_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_0_2 : in STD_LOGIC;
    ram_reg_0_63_7_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_7_7_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Filter2D_U0_p_src_data_stream_2_V_read : in STD_LOGIC;
    duplicate_U0_img_outb_data_stream_2_V_write : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_17 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_17 is
  signal \^dup_2_data_stream_0_empty_n\ : STD_LOGIC;
  signal \^dup_2_data_stream_0_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__11_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__11_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  dup_2_data_stream_0_empty_n <= \^dup_2_data_stream_0_empty_n\;
  dup_2_data_stream_0_full_n <= \^dup_2_data_stream_0_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_27
     port map (
      \SRL_SIG_reg[1][0]_0\ => \^dup_2_data_stream_0_full_n\,
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      ap_clk => ap_clk,
      d1(7 downto 0) => d1(7 downto 0),
      duplicate_U0_img_outb_data_stream_2_V_write => duplicate_U0_img_outb_data_stream_2_V_write,
      if_din(7 downto 0) => if_din(7 downto 0),
      p_src_data_stream_0_V_dout(7 downto 0) => p_src_data_stream_0_V_dout(7 downto 0),
      ram_reg_0_63_0_2 => ram_reg_0_63_0_2,
      ram_reg_0_63_7_7 => \mOutPtr_reg_n_0_[0]\,
      ram_reg_0_63_7_7_0 => \mOutPtr_reg_n_0_[1]\,
      ram_reg_0_63_7_7_1(7 downto 0) => ram_reg_0_63_7_7(7 downto 0),
      ram_reg_0_63_7_7_2(7 downto 0) => ram_reg_0_63_7_7_0(7 downto 0)
    );
\internal_empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^dup_2_data_stream_0_full_n\,
      I2 => duplicate_U0_img_outb_data_stream_2_V_write,
      I3 => \^dup_2_data_stream_0_empty_n\,
      I4 => Filter2D_U0_p_src_data_stream_2_V_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__11_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__11_n_0\,
      Q => \^dup_2_data_stream_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => Filter2D_U0_p_src_data_stream_2_V_read,
      I3 => \^dup_2_data_stream_0_empty_n\,
      I4 => duplicate_U0_img_outb_data_stream_2_V_write,
      I5 => \^dup_2_data_stream_0_full_n\,
      O => \internal_full_n_i_1__11_n_0\
    );
\internal_full_n_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__11_n_0\,
      Q => \^dup_2_data_stream_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^dup_2_data_stream_0_empty_n\,
      I1 => Filter2D_U0_p_src_data_stream_2_V_read,
      I2 => \^dup_2_data_stream_0_full_n\,
      I3 => duplicate_U0_img_outb_data_stream_2_V_write,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__11_n_0\
    );
\mOutPtr[1]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => duplicate_U0_img_outb_data_stream_2_V_write,
      I2 => \^dup_2_data_stream_0_full_n\,
      I3 => Filter2D_U0_p_src_data_stream_2_V_read,
      I4 => \^dup_2_data_stream_0_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__11_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__11_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__11_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_18 is
  port (
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dup_2_data_stream_1_empty_n : out STD_LOGIC;
    dup_2_data_stream_1_full_n : out STD_LOGIC;
    p_src_data_stream_1_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_0_2 : in STD_LOGIC;
    ram_reg_0_63_7_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_7_7_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Filter2D_U0_p_src_data_stream_2_V_read : in STD_LOGIC;
    duplicate_U0_img_outb_data_stream_2_V_write : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_18 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_18 is
  signal \^dup_2_data_stream_1_empty_n\ : STD_LOGIC;
  signal \^dup_2_data_stream_1_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__12_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__12_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  dup_2_data_stream_1_empty_n <= \^dup_2_data_stream_1_empty_n\;
  dup_2_data_stream_1_full_n <= \^dup_2_data_stream_1_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_26
     port map (
      \SRL_SIG_reg[1][0]_0\ => \^dup_2_data_stream_1_full_n\,
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      \SRL_SIG_reg[1][7]_1\(7 downto 0) => \SRL_SIG_reg[1][7]_0\(7 downto 0),
      ap_clk => ap_clk,
      duplicate_U0_img_outb_data_stream_2_V_write => duplicate_U0_img_outb_data_stream_2_V_write,
      if_din(7 downto 0) => if_din(7 downto 0),
      p_src_data_stream_1_V_dout(7 downto 0) => p_src_data_stream_1_V_dout(7 downto 0),
      ram_reg_0_63_0_2 => ram_reg_0_63_0_2,
      ram_reg_0_63_7_7 => \mOutPtr_reg_n_0_[0]\,
      ram_reg_0_63_7_7_0 => \mOutPtr_reg_n_0_[1]\,
      ram_reg_0_63_7_7_1(7 downto 0) => ram_reg_0_63_7_7(7 downto 0),
      ram_reg_0_63_7_7_2(7 downto 0) => ram_reg_0_63_7_7_0(7 downto 0)
    );
\internal_empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^dup_2_data_stream_1_full_n\,
      I2 => duplicate_U0_img_outb_data_stream_2_V_write,
      I3 => \^dup_2_data_stream_1_empty_n\,
      I4 => Filter2D_U0_p_src_data_stream_2_V_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__12_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__12_n_0\,
      Q => \^dup_2_data_stream_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => Filter2D_U0_p_src_data_stream_2_V_read,
      I3 => \^dup_2_data_stream_1_empty_n\,
      I4 => duplicate_U0_img_outb_data_stream_2_V_write,
      I5 => \^dup_2_data_stream_1_full_n\,
      O => \internal_full_n_i_1__12_n_0\
    );
\internal_full_n_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__12_n_0\,
      Q => \^dup_2_data_stream_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^dup_2_data_stream_1_empty_n\,
      I1 => Filter2D_U0_p_src_data_stream_2_V_read,
      I2 => \^dup_2_data_stream_1_full_n\,
      I3 => duplicate_U0_img_outb_data_stream_2_V_write,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__12_n_0\
    );
\mOutPtr[1]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => duplicate_U0_img_outb_data_stream_2_V_write,
      I2 => \^dup_2_data_stream_1_full_n\,
      I3 => Filter2D_U0_p_src_data_stream_2_V_read,
      I4 => \^dup_2_data_stream_1_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__12_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__12_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__12_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_19 is
  port (
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dup_2_data_stream_2_empty_n : out STD_LOGIC;
    dup_2_data_stream_2_full_n : out STD_LOGIC;
    p_src_data_stream_2_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_63_0_2 : in STD_LOGIC;
    ram_reg_0_63_7_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Filter2D_U0_p_src_data_stream_2_V_read : in STD_LOGIC;
    duplicate_U0_img_outb_data_stream_2_V_write : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_19 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_19 is
  signal \^dup_2_data_stream_2_empty_n\ : STD_LOGIC;
  signal \^dup_2_data_stream_2_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__13_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__13_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  dup_2_data_stream_2_empty_n <= \^dup_2_data_stream_2_empty_n\;
  dup_2_data_stream_2_full_n <= \^dup_2_data_stream_2_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_25
     port map (
      \SRL_SIG_reg[1][0]_0\ => \^dup_2_data_stream_2_full_n\,
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      \SRL_SIG_reg[1][7]_1\(7 downto 0) => \SRL_SIG_reg[1][7]_0\(7 downto 0),
      ap_clk => ap_clk,
      duplicate_U0_img_outb_data_stream_2_V_write => duplicate_U0_img_outb_data_stream_2_V_write,
      if_din(7 downto 0) => if_din(7 downto 0),
      p_src_data_stream_2_V_dout(7 downto 0) => p_src_data_stream_2_V_dout(7 downto 0),
      q0(7 downto 0) => q0(7 downto 0),
      ram_reg_0_63_0_2 => ram_reg_0_63_0_2,
      ram_reg_0_63_7_7 => \mOutPtr_reg_n_0_[0]\,
      ram_reg_0_63_7_7_0 => \mOutPtr_reg_n_0_[1]\,
      ram_reg_0_63_7_7_1(7 downto 0) => ram_reg_0_63_7_7(7 downto 0)
    );
\internal_empty_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^dup_2_data_stream_2_full_n\,
      I2 => duplicate_U0_img_outb_data_stream_2_V_write,
      I3 => \^dup_2_data_stream_2_empty_n\,
      I4 => Filter2D_U0_p_src_data_stream_2_V_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__13_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__13_n_0\,
      Q => \^dup_2_data_stream_2_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => Filter2D_U0_p_src_data_stream_2_V_read,
      I3 => \^dup_2_data_stream_2_empty_n\,
      I4 => duplicate_U0_img_outb_data_stream_2_V_write,
      I5 => \^dup_2_data_stream_2_full_n\,
      O => \internal_full_n_i_1__13_n_0\
    );
\internal_full_n_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__13_n_0\,
      Q => \^dup_2_data_stream_2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^dup_2_data_stream_2_empty_n\,
      I1 => Filter2D_U0_p_src_data_stream_2_V_read,
      I2 => \^dup_2_data_stream_2_full_n\,
      I3 => duplicate_U0_img_outb_data_stream_2_V_write,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__13_n_0\
    );
\mOutPtr[1]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => duplicate_U0_img_outb_data_stream_2_V_write,
      I2 => \^dup_2_data_stream_2_full_n\,
      I3 => Filter2D_U0_p_src_data_stream_2_V_read,
      I4 => \^dup_2_data_stream_2_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__13_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__13_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__13_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_2 is
  port (
    dstb_data_stream_0_s_full_n : out STD_LOGIC;
    dstb_data_stream_0_s_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    duplicate_U0_img_outb_data_stream_2_V_write : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_2 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_2 is
  signal \^dstb_data_stream_0_s_empty_n\ : STD_LOGIC;
  signal \^dstb_data_stream_0_s_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__5\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__5\ : label is "soft_lutpair244";
begin
  dstb_data_stream_0_s_empty_n <= \^dstb_data_stream_0_s_empty_n\;
  dstb_data_stream_0_s_full_n <= \^dstb_data_stream_0_s_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_42
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_0_[0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_0_[1]\,
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^dstb_data_stream_0_s_empty_n\,
      I3 => duplicate_U0_img_outb_data_stream_2_V_write,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__5_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_0\,
      Q => \^dstb_data_stream_0_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^dstb_data_stream_0_s_full_n\,
      I2 => ap_rst_n,
      I3 => duplicate_U0_img_outb_data_stream_2_V_write,
      I4 => \^dstb_data_stream_0_s_empty_n\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \internal_full_n_i_1__5_n_0\
    );
\internal_full_n_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_0\,
      Q => \^dstb_data_stream_0_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^dstb_data_stream_0_s_empty_n\,
      I1 => duplicate_U0_img_outb_data_stream_2_V_write,
      I2 => \^dstb_data_stream_0_s_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \mOutPtr_reg[0]_1\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__5_n_0\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => duplicate_U0_img_outb_data_stream_2_V_write,
      I3 => \^dstb_data_stream_0_s_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__5_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__5_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__5_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_20 is
  port (
    src_data_stream_0_V_empty_n : out STD_LOGIC;
    src_data_stream_0_V_full_n : out STD_LOGIC;
    img_in_data_stream_0_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RGB2Gray_U0_img_in_data_stream_1_V_read : in STD_LOGIC;
    AXIvideo2Mat_U0_img_data_stream_1_V_write : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_20 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_20 is
  signal internal_empty_n_i_1_n_0 : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal internal_full_n_i_1_n_0 : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^src_data_stream_0_v_empty_n\ : STD_LOGIC;
  signal \^src_data_stream_0_v_full_n\ : STD_LOGIC;
begin
  src_data_stream_0_V_empty_n <= \^src_data_stream_0_v_empty_n\;
  src_data_stream_0_V_full_n <= \^src_data_stream_0_v_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_24
     port map (
      AXIvideo2Mat_U0_img_data_stream_1_V_write => AXIvideo2Mat_U0_img_data_stream_1_V_write,
      \SRL_SIG_reg[1][0]_0\ => \^src_data_stream_0_v_full_n\,
      ap_clk => ap_clk,
      if_din(7 downto 0) => if_din(7 downto 0),
      img_in_data_stream_0_V_dout(7 downto 0) => img_in_data_stream_0_V_dout(7 downto 0),
      p => \mOutPtr_reg_n_0_[0]\,
      p_0 => \mOutPtr_reg_n_0_[1]\
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^src_data_stream_0_v_full_n\,
      I2 => AXIvideo2Mat_U0_img_data_stream_1_V_write,
      I3 => \^src_data_stream_0_v_empty_n\,
      I4 => RGB2Gray_U0_img_in_data_stream_1_V_read,
      I5 => internal_full_n,
      O => internal_empty_n_i_1_n_0
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_0,
      Q => \^src_data_stream_0_v_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => RGB2Gray_U0_img_in_data_stream_1_V_read,
      I3 => \^src_data_stream_0_v_empty_n\,
      I4 => AXIvideo2Mat_U0_img_data_stream_1_V_write,
      I5 => \^src_data_stream_0_v_full_n\,
      O => internal_full_n_i_1_n_0
    );
internal_full_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_0,
      Q => \^src_data_stream_0_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^src_data_stream_0_v_empty_n\,
      I1 => RGB2Gray_U0_img_in_data_stream_1_V_read,
      I2 => \^src_data_stream_0_v_full_n\,
      I3 => AXIvideo2Mat_U0_img_data_stream_1_V_write,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => AXIvideo2Mat_U0_img_data_stream_1_V_write,
      I2 => \^src_data_stream_0_v_full_n\,
      I3 => RGB2Gray_U0_img_in_data_stream_1_V_read,
      I4 => \^src_data_stream_0_v_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_21 is
  port (
    src_data_stream_1_V_empty_n : out STD_LOGIC;
    src_data_stream_1_V_full_n : out STD_LOGIC;
    img_in_data_stream_1_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RGB2Gray_U0_img_in_data_stream_1_V_read : in STD_LOGIC;
    AXIvideo2Mat_U0_img_data_stream_1_V_write : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_21 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_21 is
  signal \internal_empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^src_data_stream_1_v_empty_n\ : STD_LOGIC;
  signal \^src_data_stream_1_v_full_n\ : STD_LOGIC;
begin
  src_data_stream_1_V_empty_n <= \^src_data_stream_1_v_empty_n\;
  src_data_stream_1_V_full_n <= \^src_data_stream_1_v_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_23
     port map (
      AXIvideo2Mat_U0_img_data_stream_1_V_write => AXIvideo2Mat_U0_img_data_stream_1_V_write,
      \SRL_SIG_reg[1][0]_0\ => \^src_data_stream_1_v_full_n\,
      ap_clk => ap_clk,
      if_din(7 downto 0) => if_din(7 downto 0),
      img_in_data_stream_1_V_dout(7 downto 0) => img_in_data_stream_1_V_dout(7 downto 0),
      p => \mOutPtr_reg_n_0_[0]\,
      p_0 => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^src_data_stream_1_v_full_n\,
      I2 => AXIvideo2Mat_U0_img_data_stream_1_V_write,
      I3 => \^src_data_stream_1_v_empty_n\,
      I4 => RGB2Gray_U0_img_in_data_stream_1_V_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__0_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_0\,
      Q => \^src_data_stream_1_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => RGB2Gray_U0_img_in_data_stream_1_V_read,
      I3 => \^src_data_stream_1_v_empty_n\,
      I4 => AXIvideo2Mat_U0_img_data_stream_1_V_write,
      I5 => \^src_data_stream_1_v_full_n\,
      O => \internal_full_n_i_1__0_n_0\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_0\,
      Q => \^src_data_stream_1_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^src_data_stream_1_v_empty_n\,
      I1 => RGB2Gray_U0_img_in_data_stream_1_V_read,
      I2 => \^src_data_stream_1_v_full_n\,
      I3 => AXIvideo2Mat_U0_img_data_stream_1_V_write,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__0_n_0\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => AXIvideo2Mat_U0_img_data_stream_1_V_write,
      I2 => \^src_data_stream_1_v_full_n\,
      I3 => RGB2Gray_U0_img_in_data_stream_1_V_read,
      I4 => \^src_data_stream_1_v_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__0_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_22 is
  port (
    src_data_stream_2_V_empty_n : out STD_LOGIC;
    src_data_stream_2_V_full_n : out STD_LOGIC;
    img_in_data_stream_2_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RGB2Gray_U0_img_in_data_stream_1_V_read : in STD_LOGIC;
    AXIvideo2Mat_U0_img_data_stream_1_V_write : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_22 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_22 is
  signal \internal_empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^src_data_stream_2_v_empty_n\ : STD_LOGIC;
  signal \^src_data_stream_2_v_full_n\ : STD_LOGIC;
begin
  src_data_stream_2_V_empty_n <= \^src_data_stream_2_v_empty_n\;
  src_data_stream_2_V_full_n <= \^src_data_stream_2_v_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg
     port map (
      AXIvideo2Mat_U0_img_data_stream_1_V_write => AXIvideo2Mat_U0_img_data_stream_1_V_write,
      \SRL_SIG_reg[1][0]_0\ => \^src_data_stream_2_v_full_n\,
      ap_clk => ap_clk,
      if_din(7 downto 0) => if_din(7 downto 0),
      img_in_data_stream_2_V_dout(7 downto 0) => img_in_data_stream_2_V_dout(7 downto 0),
      r_V_1_reg_300_reg => \mOutPtr_reg_n_0_[0]\,
      r_V_1_reg_300_reg_0 => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^src_data_stream_2_v_full_n\,
      I2 => AXIvideo2Mat_U0_img_data_stream_1_V_write,
      I3 => \^src_data_stream_2_v_empty_n\,
      I4 => RGB2Gray_U0_img_in_data_stream_1_V_read,
      I5 => internal_full_n,
      O => \internal_empty_n_i_1__1_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_0\,
      Q => \^src_data_stream_2_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => RGB2Gray_U0_img_in_data_stream_1_V_read,
      I3 => \^src_data_stream_2_v_empty_n\,
      I4 => AXIvideo2Mat_U0_img_data_stream_1_V_write,
      I5 => \^src_data_stream_2_v_full_n\,
      O => \internal_full_n_i_1__1_n_0\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_0\,
      Q => \^src_data_stream_2_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^src_data_stream_2_v_empty_n\,
      I1 => RGB2Gray_U0_img_in_data_stream_1_V_read,
      I2 => \^src_data_stream_2_v_full_n\,
      I3 => AXIvideo2Mat_U0_img_data_stream_1_V_write,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__1_n_0\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => AXIvideo2Mat_U0_img_data_stream_1_V_write,
      I2 => \^src_data_stream_2_v_full_n\,
      I3 => RGB2Gray_U0_img_in_data_stream_1_V_read,
      I4 => \^src_data_stream_2_v_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_3 is
  port (
    dstb_data_stream_1_s_full_n : out STD_LOGIC;
    dstb_data_stream_1_s_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    duplicate_U0_img_outb_data_stream_2_V_write : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_3 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_3 is
  signal \^dstb_data_stream_1_s_empty_n\ : STD_LOGIC;
  signal \^dstb_data_stream_1_s_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__6_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__6\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__6\ : label is "soft_lutpair245";
begin
  dstb_data_stream_1_s_empty_n <= \^dstb_data_stream_1_s_empty_n\;
  dstb_data_stream_1_s_full_n <= \^dstb_data_stream_1_s_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_41
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_0_[0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_0_[1]\,
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^dstb_data_stream_1_s_empty_n\,
      I3 => duplicate_U0_img_outb_data_stream_2_V_write,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__6_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_0\,
      Q => \^dstb_data_stream_1_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^dstb_data_stream_1_s_full_n\,
      I2 => ap_rst_n,
      I3 => duplicate_U0_img_outb_data_stream_2_V_write,
      I4 => \^dstb_data_stream_1_s_empty_n\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \internal_full_n_i_1__6_n_0\
    );
\internal_full_n_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_0\,
      Q => \^dstb_data_stream_1_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^dstb_data_stream_1_s_empty_n\,
      I1 => duplicate_U0_img_outb_data_stream_2_V_write,
      I2 => \^dstb_data_stream_1_s_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \mOutPtr_reg[0]_1\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__6_n_0\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => duplicate_U0_img_outb_data_stream_2_V_write,
      I3 => \^dstb_data_stream_1_s_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__6_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__6_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__6_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_4 is
  port (
    dstb_data_stream_2_s_full_n : out STD_LOGIC;
    dstb_data_stream_2_s_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    duplicate_U0_img_outb_data_stream_2_V_write : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_4 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_4 is
  signal \^dstb_data_stream_2_s_empty_n\ : STD_LOGIC;
  signal \^dstb_data_stream_2_s_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__7_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__7\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__7\ : label is "soft_lutpair246";
begin
  dstb_data_stream_2_s_empty_n <= \^dstb_data_stream_2_s_empty_n\;
  dstb_data_stream_2_s_full_n <= \^dstb_data_stream_2_s_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_40
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_0_[0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_0_[1]\,
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^dstb_data_stream_2_s_empty_n\,
      I3 => duplicate_U0_img_outb_data_stream_2_V_write,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__7_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_0\,
      Q => \^dstb_data_stream_2_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^dstb_data_stream_2_s_full_n\,
      I2 => ap_rst_n,
      I3 => duplicate_U0_img_outb_data_stream_2_V_write,
      I4 => \^dstb_data_stream_2_s_empty_n\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \internal_full_n_i_1__7_n_0\
    );
\internal_full_n_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_0\,
      Q => \^dstb_data_stream_2_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^dstb_data_stream_2_s_empty_n\,
      I1 => duplicate_U0_img_outb_data_stream_2_V_write,
      I2 => \^dstb_data_stream_2_s_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \mOutPtr_reg[0]_1\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__7_n_0\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => duplicate_U0_img_outb_data_stream_2_V_write,
      I3 => \^dstb_data_stream_2_s_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__7_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__7_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__7_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_5 is
  port (
    dstc_data_stream_0_s_full_n : out STD_LOGIC;
    dstc_data_stream_0_s_empty_n : out STD_LOGIC;
    img_ina_data_stream_0_V_dout : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    shiftReg_addr : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    addSobel_U0_img_inb_data_stream_1_V_read : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_5 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_5 is
  signal \^dstc_data_stream_0_s_empty_n\ : STD_LOGIC;
  signal \^dstc_data_stream_0_s_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__14_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__14_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__14\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__14\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__14\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \tmp_2_reg_311[7]_i_10\ : label is "soft_lutpair248";
begin
  dstc_data_stream_0_s_empty_n <= \^dstc_data_stream_0_s_empty_n\;
  dstc_data_stream_0_s_full_n <= \^dstc_data_stream_0_s_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_39
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][0]_1\ => \SRL_SIG_reg[0][0]_0\,
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][2]_0\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][4]_0\ => \SRL_SIG_reg[0][4]\,
      \SRL_SIG_reg[0][5]_0\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][6]_0\ => \SRL_SIG_reg[0][6]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      ap_clk => ap_clk,
      img_ina_data_stream_0_V_dout(6 downto 0) => img_ina_data_stream_0_V_dout(6 downto 0),
      shiftReg_ce => shiftReg_ce,
      \tmp_2_reg_311_reg[3]\ => \mOutPtr_reg_n_0_[0]\,
      \tmp_2_reg_311_reg[3]_0\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^dstc_data_stream_0_s_empty_n\,
      I3 => addSobel_U0_img_inb_data_stream_1_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__14_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__14_n_0\,
      Q => \^dstc_data_stream_0_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^dstc_data_stream_0_s_full_n\,
      I2 => ap_rst_n,
      I3 => addSobel_U0_img_inb_data_stream_1_V_read,
      I4 => \^dstc_data_stream_0_s_empty_n\,
      I5 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_1__14_n_0\
    );
\internal_full_n_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__14_n_0\,
      Q => \^dstc_data_stream_0_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^dstc_data_stream_0_s_empty_n\,
      I1 => addSobel_U0_img_inb_data_stream_1_V_read,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__14_n_0\
    );
\mOutPtr[1]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => addSobel_U0_img_inb_data_stream_1_V_read,
      I3 => \^dstc_data_stream_0_s_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__14_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__14_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__14_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\tmp_2_reg_311[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => shiftReg_addr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_6 is
  port (
    dstc_data_stream_1_s_full_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    img_ina_data_stream_1_V_dout : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    shiftReg_addr : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    dstc_data_stream_2_s_empty_n : in STD_LOGIC;
    dstd_data_stream_2_s_empty_n : in STD_LOGIC;
    \ap_CS_fsm[3]_i_3__2\ : in STD_LOGIC;
    dstc_data_stream_0_s_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    addSobel_U0_img_inb_data_stream_1_V_read : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_6 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_6 is
  signal dstc_data_stream_1_s_empty_n : STD_LOGIC;
  signal \^dstc_data_stream_1_s_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__15_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__15_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__15\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__15\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__15\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \tmp_3_reg_316[7]_i_9\ : label is "soft_lutpair250";
begin
  dstc_data_stream_1_s_full_n <= \^dstc_data_stream_1_s_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_38
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][0]_1\ => \SRL_SIG_reg[0][0]_0\,
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][2]_0\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][4]_0\ => \SRL_SIG_reg[0][4]\,
      \SRL_SIG_reg[0][5]_0\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][6]_0\ => \SRL_SIG_reg[0][6]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      ap_clk => ap_clk,
      img_ina_data_stream_1_V_dout(6 downto 0) => img_ina_data_stream_1_V_dout(6 downto 0),
      shiftReg_ce => shiftReg_ce,
      \tmp_3_reg_316_reg[3]\ => \mOutPtr_reg_n_0_[0]\,
      \tmp_3_reg_316_reg[3]_0\ => \mOutPtr_reg_n_0_[1]\
    );
\ap_CS_fsm[3]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F00FF"
    )
        port map (
      I0 => dstc_data_stream_1_s_empty_n,
      I1 => dstc_data_stream_2_s_empty_n,
      I2 => dstd_data_stream_2_s_empty_n,
      I3 => \ap_CS_fsm[3]_i_3__2\,
      I4 => dstc_data_stream_0_s_empty_n,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => dstc_data_stream_1_s_empty_n,
      I3 => addSobel_U0_img_inb_data_stream_1_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__15_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__15_n_0\,
      Q => dstc_data_stream_1_s_empty_n,
      R => '0'
    );
\internal_full_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^dstc_data_stream_1_s_full_n\,
      I2 => ap_rst_n,
      I3 => addSobel_U0_img_inb_data_stream_1_V_read,
      I4 => dstc_data_stream_1_s_empty_n,
      I5 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_1__15_n_0\
    );
\internal_full_n_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__15_n_0\,
      Q => \^dstc_data_stream_1_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => dstc_data_stream_1_s_empty_n,
      I1 => addSobel_U0_img_inb_data_stream_1_V_read,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__15_n_0\
    );
\mOutPtr[1]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => addSobel_U0_img_inb_data_stream_1_V_read,
      I3 => dstc_data_stream_1_s_empty_n,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__15_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__15_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__15_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\tmp_3_reg_316[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => shiftReg_addr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_7 is
  port (
    dstc_data_stream_2_s_full_n : out STD_LOGIC;
    dstc_data_stream_2_s_empty_n : out STD_LOGIC;
    img_ina_data_stream_2_V_dout : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    shiftReg_addr : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    addSobel_U0_img_inb_data_stream_1_V_read : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_7 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_7 is
  signal \^dstc_data_stream_2_s_empty_n\ : STD_LOGIC;
  signal \^dstc_data_stream_2_s_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__16_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__16_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__16\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__16\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__16\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \tmp_4_reg_321[7]_i_9\ : label is "soft_lutpair252";
begin
  dstc_data_stream_2_s_empty_n <= \^dstc_data_stream_2_s_empty_n\;
  dstc_data_stream_2_s_full_n <= \^dstc_data_stream_2_s_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_37
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][0]_1\ => \SRL_SIG_reg[0][0]_0\,
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][2]_0\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][4]_0\ => \SRL_SIG_reg[0][4]\,
      \SRL_SIG_reg[0][5]_0\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][6]_0\ => \SRL_SIG_reg[0][6]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      ap_clk => ap_clk,
      img_ina_data_stream_2_V_dout(6 downto 0) => img_ina_data_stream_2_V_dout(6 downto 0),
      shiftReg_ce => shiftReg_ce,
      \tmp_4_reg_321_reg[3]\ => \mOutPtr_reg_n_0_[0]\,
      \tmp_4_reg_321_reg[3]_0\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^dstc_data_stream_2_s_empty_n\,
      I3 => addSobel_U0_img_inb_data_stream_1_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__16_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__16_n_0\,
      Q => \^dstc_data_stream_2_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^dstc_data_stream_2_s_full_n\,
      I2 => ap_rst_n,
      I3 => addSobel_U0_img_inb_data_stream_1_V_read,
      I4 => \^dstc_data_stream_2_s_empty_n\,
      I5 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_1__16_n_0\
    );
\internal_full_n_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__16_n_0\,
      Q => \^dstc_data_stream_2_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^dstc_data_stream_2_s_empty_n\,
      I1 => addSobel_U0_img_inb_data_stream_1_V_read,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__16_n_0\
    );
\mOutPtr[1]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => addSobel_U0_img_inb_data_stream_1_V_read,
      I3 => \^dstc_data_stream_2_s_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__16_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__16_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__16_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\tmp_4_reg_321[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => shiftReg_addr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_8 is
  port (
    dstd_data_stream_0_s_full_n : out STD_LOGIC;
    dstd_data_stream_0_s_empty_n : out STD_LOGIC;
    shiftReg_addr : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    addSobel_U0_img_inb_data_stream_1_V_read : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_8 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_8 is
  signal \^dstd_data_stream_0_s_empty_n\ : STD_LOGIC;
  signal \^dstd_data_stream_0_s_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__17_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__17_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__17\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__17\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__17\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \tmp_2_reg_311[7]_i_11\ : label is "soft_lutpair254";
begin
  dstd_data_stream_0_s_empty_n <= \^dstd_data_stream_0_s_empty_n\;
  dstd_data_stream_0_s_full_n <= \^dstd_data_stream_0_s_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_36
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][0]_1\ => \SRL_SIG_reg[0][0]_0\,
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][2]_0\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][4]_0\ => \SRL_SIG_reg[0][4]\,
      \SRL_SIG_reg[0][5]_0\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][6]_0\ => \SRL_SIG_reg[0][6]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^dstd_data_stream_0_s_empty_n\,
      I3 => addSobel_U0_img_inb_data_stream_1_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__17_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__17_n_0\,
      Q => \^dstd_data_stream_0_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^dstd_data_stream_0_s_full_n\,
      I2 => ap_rst_n,
      I3 => addSobel_U0_img_inb_data_stream_1_V_read,
      I4 => \^dstd_data_stream_0_s_empty_n\,
      I5 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_1__17_n_0\
    );
\internal_full_n_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__17_n_0\,
      Q => \^dstd_data_stream_0_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^dstd_data_stream_0_s_empty_n\,
      I1 => addSobel_U0_img_inb_data_stream_1_V_read,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__17_n_0\
    );
\mOutPtr[1]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => addSobel_U0_img_inb_data_stream_1_V_read,
      I3 => \^dstd_data_stream_0_s_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__17_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__17_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__17_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\tmp_2_reg_311[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => shiftReg_addr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_9 is
  port (
    dstd_data_stream_1_s_full_n : out STD_LOGIC;
    dstd_data_stream_1_s_empty_n : out STD_LOGIC;
    shiftReg_addr : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    addSobel_U0_img_inb_data_stream_1_V_read : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_9 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_9 is
  signal \^dstd_data_stream_1_s_empty_n\ : STD_LOGIC;
  signal \^dstd_data_stream_1_s_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__18_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__18_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__18\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__18\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__18\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \tmp_3_reg_316[7]_i_10\ : label is "soft_lutpair256";
begin
  dstd_data_stream_1_s_empty_n <= \^dstd_data_stream_1_s_empty_n\;
  dstd_data_stream_1_s_full_n <= \^dstd_data_stream_1_s_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_35
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][0]_1\ => \SRL_SIG_reg[0][0]_0\,
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][2]_0\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][4]_0\ => \SRL_SIG_reg[0][4]\,
      \SRL_SIG_reg[0][5]_0\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][6]_0\ => \SRL_SIG_reg[0][6]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^dstd_data_stream_1_s_empty_n\,
      I3 => addSobel_U0_img_inb_data_stream_1_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__18_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__18_n_0\,
      Q => \^dstd_data_stream_1_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^dstd_data_stream_1_s_full_n\,
      I2 => ap_rst_n,
      I3 => addSobel_U0_img_inb_data_stream_1_V_read,
      I4 => \^dstd_data_stream_1_s_empty_n\,
      I5 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_1__18_n_0\
    );
\internal_full_n_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__18_n_0\,
      Q => \^dstd_data_stream_1_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^dstd_data_stream_1_s_empty_n\,
      I1 => addSobel_U0_img_inb_data_stream_1_V_read,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__18_n_0\
    );
\mOutPtr[1]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => addSobel_U0_img_inb_data_stream_1_V_read,
      I3 => \^dstd_data_stream_1_s_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__18_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__18_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__18_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\tmp_3_reg_316[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => shiftReg_addr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D is
  port (
    Filter2D_U0_ap_ready : out STD_LOGIC;
    Filter2D_U0_p_src_data_stream_2_V_read : out STD_LOGIC;
    \icmp_reg_2283_reg[0]_0\ : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    shiftReg_ce : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_0 : out STD_LOGIC;
    shiftReg_ce_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_1 : out STD_LOGIC;
    shiftReg_ce_1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_2 : out STD_LOGIC;
    \p_Result_4_reg_2511_reg[0]_0\ : out STD_LOGIC;
    \p_Result_3_reg_2495_reg[0]_0\ : out STD_LOGIC;
    \p_Result_s_reg_2479_reg[0]_0\ : out STD_LOGIC;
    \p_Val2_26_reg_2485_reg[0]_0\ : out STD_LOGIC;
    \p_Val2_26_reg_2485_reg[1]_0\ : out STD_LOGIC;
    \p_Val2_26_reg_2485_reg[2]_0\ : out STD_LOGIC;
    \p_Val2_26_reg_2485_reg[3]_0\ : out STD_LOGIC;
    \p_Val2_26_reg_2485_reg[4]_0\ : out STD_LOGIC;
    \p_Val2_26_reg_2485_reg[5]_0\ : out STD_LOGIC;
    \p_Val2_26_reg_2485_reg[6]_0\ : out STD_LOGIC;
    \p_Val2_26_reg_2485_reg[7]_0\ : out STD_LOGIC;
    \p_Val2_29_reg_2501_reg[0]_0\ : out STD_LOGIC;
    \p_Val2_29_reg_2501_reg[1]_0\ : out STD_LOGIC;
    \p_Val2_29_reg_2501_reg[2]_0\ : out STD_LOGIC;
    \p_Val2_29_reg_2501_reg[3]_0\ : out STD_LOGIC;
    \p_Val2_29_reg_2501_reg[4]_0\ : out STD_LOGIC;
    \p_Val2_29_reg_2501_reg[5]_0\ : out STD_LOGIC;
    \p_Val2_29_reg_2501_reg[6]_0\ : out STD_LOGIC;
    \p_Val2_29_reg_2501_reg[7]_0\ : out STD_LOGIC;
    \p_Val2_32_reg_2517_reg[0]_0\ : out STD_LOGIC;
    \p_Val2_32_reg_2517_reg[1]_0\ : out STD_LOGIC;
    \p_Val2_32_reg_2517_reg[2]_0\ : out STD_LOGIC;
    \p_Val2_32_reg_2517_reg[3]_0\ : out STD_LOGIC;
    \p_Val2_32_reg_2517_reg[4]_0\ : out STD_LOGIC;
    \p_Val2_32_reg_2517_reg[5]_0\ : out STD_LOGIC;
    \p_Val2_32_reg_2517_reg[6]_0\ : out STD_LOGIC;
    \p_Val2_32_reg_2517_reg[7]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Filter2D_U0_ap_start : in STD_LOGIC;
    dup_2_data_stream_1_empty_n : in STD_LOGIC;
    dup_2_data_stream_0_empty_n : in STD_LOGIC;
    dup_2_data_stream_2_empty_n : in STD_LOGIC;
    dstd_data_stream_0_s_full_n : in STD_LOGIC;
    dstd_data_stream_2_s_full_n : in STD_LOGIC;
    dstd_data_stream_1_s_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_src_data_stream_0_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    d1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_src_data_stream_1_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_src_data_stream_2_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D is
  signal \^filter2d_u0_ap_ready\ : STD_LOGIC;
  signal \^filter2d_u0_p_src_data_stream_2_v_read\ : STD_LOGIC;
  signal addr0 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \ap_CS_fsm[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5__1_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone0_in : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__3_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__3_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__2_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter3_i_1__2_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_reg_n_0 : STD_LOGIC;
  signal brmerge_fu_807_p2 : STD_LOGIC;
  signal brmerge_reg_2348 : STD_LOGIC;
  signal brmerge_reg_23480 : STD_LOGIC;
  signal col_buf_0_val_0_0_fu_874_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_1_0_fu_893_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_2_0_fu_912_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_1_val_0_0_fu_1042_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_1_val_1_0_fu_1061_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_1_val_2_0_fu_1080_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_2_val_0_0_fu_1201_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_2_val_1_0_fu_1220_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_2_val_2_0_fu_1239_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal exitcond461_i_fu_689_p2 : STD_LOGIC;
  signal exitcond461_i_reg_23300 : STD_LOGIC;
  signal \exitcond461_i_reg_2330[0]_i_1_n_0\ : STD_LOGIC;
  signal exitcond461_i_reg_2330_pp0_iter1_reg : STD_LOGIC;
  signal \exitcond461_i_reg_2330_pp0_iter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond461_i_reg_2330_reg_n_0_[0]\ : STD_LOGIC;
  signal i_V_fu_617_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_V_reg_2269 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \i_V_reg_2269[6]_i_2_n_0\ : STD_LOGIC;
  signal icmp_fu_645_p2 : STD_LOGIC;
  signal \icmp_reg_2283[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_reg_2283_reg_n_0_[0]\ : STD_LOGIC;
  signal j_V_fu_695_p2 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal k_buf_0_val_3_U_n_16 : STD_LOGIC;
  signal k_buf_0_val_3_ce0 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_20 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_32 : STD_LOGIC;
  signal k_buf_1_val_4_U_n_16 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_7 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_8 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_9 : STD_LOGIC;
  signal k_buf_2_val_5_addr_reg_2413 : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal not_i_i3_fu_1660_p2 : STD_LOGIC;
  signal not_i_i3_reg_2506 : STD_LOGIC;
  signal not_i_i3_reg_25060 : STD_LOGIC;
  signal not_i_i4_fu_1828_p2 : STD_LOGIC;
  signal not_i_i4_reg_2522 : STD_LOGIC;
  signal not_i_i_fu_1492_p2 : STD_LOGIC;
  signal not_i_i_reg_2490 : STD_LOGIC;
  signal or_cond_i_fu_825_p2 : STD_LOGIC;
  signal or_cond_i_i_reg_2339 : STD_LOGIC;
  signal or_cond_i_reg_2379 : STD_LOGIC;
  signal or_cond_i_reg_2379_pp0_iter1_reg : STD_LOGIC;
  signal \or_cond_i_reg_2379_pp0_iter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal or_cond_i_reg_2379_pp0_iter2_reg : STD_LOGIC;
  signal \or_cond_i_reg_2379_pp0_iter2_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_Result_3_reg_2495 : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_10_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_11_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_12_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_13_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_14_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_15_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_16_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_19_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_20_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_21_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_22_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_23_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_24_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_25_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_26_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_27_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_28_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_29_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_30_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_31_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_32_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_33_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_34_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_35_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_36_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_37_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_39_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_3_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_40_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_41_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_42_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_44_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_45_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_46_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_47_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_48_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_49_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_4_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_50_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_51_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_53_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_54_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_55_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_56_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_5_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_7_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_8_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495[0]_i_9_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_17_n_1\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_17_n_2\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_17_n_3\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_18_n_2\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_38_n_1\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_38_n_2\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_38_n_3\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_43_n_7\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_52_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_52_n_1\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_52_n_2\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_52_n_3\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_52_n_4\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_52_n_5\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_52_n_6\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_52_n_7\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_6_n_1\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \p_Result_3_reg_2495_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal p_Result_4_reg_2511 : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_10_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_11_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_12_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_13_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_14_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_15_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_16_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_19_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_20_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_21_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_22_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_23_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_24_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_25_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_26_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_27_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_28_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_29_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_30_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_31_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_32_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_33_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_34_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_35_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_36_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_37_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_39_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_3_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_40_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_41_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_42_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_44_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_45_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_46_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_47_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_48_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_49_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_4_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_50_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_51_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_53_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_54_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_55_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_56_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_5_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_7_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_8_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511[0]_i_9_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_17_n_1\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_17_n_2\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_17_n_3\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_18_n_2\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_38_n_1\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_38_n_2\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_38_n_3\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_43_n_7\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_52_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_52_n_1\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_52_n_2\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_52_n_3\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_52_n_4\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_52_n_5\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_52_n_6\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_52_n_7\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_6_n_1\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \p_Result_4_reg_2511_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal p_Result_s_reg_2479 : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_10_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_11_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_12_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_13_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_14_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_15_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_16_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_17_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_20_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_21_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_22_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_23_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_24_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_25_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_26_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_27_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_28_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_29_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_30_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_31_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_32_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_33_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_34_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_35_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_36_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_37_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_38_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_40_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_41_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_42_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_43_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_45_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_46_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_47_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_48_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_49_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_4_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_50_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_51_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_52_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_54_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_55_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_56_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_57_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_5_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_6_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_8_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479[0]_i_9_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_18_n_1\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_18_n_2\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_18_n_3\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_19_n_2\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_39_n_1\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_39_n_2\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_39_n_3\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_44_n_7\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_53_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_53_n_1\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_53_n_2\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_53_n_3\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_53_n_4\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_53_n_5\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_53_n_6\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_53_n_7\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \p_Result_s_reg_2479_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal p_Val2_26_fu_1476_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Val2_26_reg_2485 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_Val2_26_reg_2485[3]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[3]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[3]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[3]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[3]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[3]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[3]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[3]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[3]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[3]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[7]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[7]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[7]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[7]_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[7]_i_15_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[7]_i_16_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[7]_i_17_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[7]_i_18_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[7]_i_19_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[7]_i_20_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[7]_i_21_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[7]_i_22_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[7]_i_23_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[7]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[7]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[7]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[7]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[7]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[7]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485[7]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[3]_i_9_n_1\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[3]_i_9_n_2\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[3]_i_9_n_3\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[3]_i_9_n_4\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[3]_i_9_n_5\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[3]_i_9_n_6\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[3]_i_9_n_7\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[7]_i_9_n_2\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[7]_i_9_n_3\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[7]_i_9_n_5\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[7]_i_9_n_6\ : STD_LOGIC;
  signal \p_Val2_26_reg_2485_reg[7]_i_9_n_7\ : STD_LOGIC;
  signal p_Val2_28_fu_1613_p2 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \p_Val2_28_fu_1613_p2__0\ : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal p_Val2_29_fu_1644_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Val2_29_reg_2501 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_Val2_29_reg_2501[3]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[3]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[3]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[3]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[3]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[3]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[3]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[3]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[3]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[3]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[7]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[7]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[7]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[7]_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[7]_i_15_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[7]_i_16_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[7]_i_17_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[7]_i_18_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[7]_i_19_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[7]_i_20_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[7]_i_21_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[7]_i_22_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[7]_i_23_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[7]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[7]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[7]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[7]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[7]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[7]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501[7]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[3]_i_9_n_1\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[3]_i_9_n_2\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[3]_i_9_n_3\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[3]_i_9_n_4\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[3]_i_9_n_5\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[3]_i_9_n_6\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[3]_i_9_n_7\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[7]_i_9_n_2\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[7]_i_9_n_3\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[7]_i_9_n_5\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[7]_i_9_n_6\ : STD_LOGIC;
  signal \p_Val2_29_reg_2501_reg[7]_i_9_n_7\ : STD_LOGIC;
  signal p_Val2_31_fu_1781_p2 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \p_Val2_31_fu_1781_p2__0\ : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal p_Val2_32_fu_1812_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Val2_32_reg_2517 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_Val2_32_reg_2517[3]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[3]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[3]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[3]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[3]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[3]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[3]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[3]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[3]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[3]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[7]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[7]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[7]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[7]_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[7]_i_15_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[7]_i_16_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[7]_i_17_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[7]_i_18_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[7]_i_19_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[7]_i_20_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[7]_i_21_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[7]_i_22_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[7]_i_23_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[7]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[7]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[7]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[7]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[7]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[7]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517[7]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[3]_i_9_n_1\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[3]_i_9_n_2\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[3]_i_9_n_3\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[3]_i_9_n_4\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[3]_i_9_n_5\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[3]_i_9_n_6\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[3]_i_9_n_7\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[7]_i_9_n_2\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[7]_i_9_n_3\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[7]_i_9_n_5\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[7]_i_9_n_6\ : STD_LOGIC;
  signal \p_Val2_32_reg_2517_reg[7]_i_9_n_7\ : STD_LOGIC;
  signal p_shl3_cast_fu_1532_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal p_shl4_cast_fu_1700_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal p_shl_cast_fu_1364_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal p_src_data_stream_0_V_read1 : STD_LOGIC;
  signal right_border_buf_0_29_fu_300 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_30_fu_308 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_31_fu_312 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_32_fu_320 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_33_fu_324 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_s_fu_296 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_29_fu_336 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_30_fu_344 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_31_fu_348 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_32_fu_356 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_33_fu_360 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_s_fu_332 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_23_fu_316 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_24_fu_328 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_25_fu_340 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_26_fu_352 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_27_fu_364 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_s_fu_304 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal row_assign_8_0_1_t_reg_2316 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal row_assign_8_0_2_t_fu_679_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal row_assign_8_0_2_t_reg_2323 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal src_kernel_win_0_va_29_fu_228 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_29_fu_2280 : STD_LOGIC;
  signal src_kernel_win_0_va_30_fu_232 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_32_fu_240 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_33_fu_244 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_34_fu_969_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_34_reg_2419 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_34_reg_24190 : STD_LOGIC;
  signal src_kernel_win_0_va_35_fu_987_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_35_reg_2426_reg_n_0_[7]\ : STD_LOGIC;
  signal src_kernel_win_0_va_36_fu_1005_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_36_reg_2433 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_fu_224 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_29_fu_252 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_30_fu_256 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_32_fu_264 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_33_fu_268 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_34_fu_1137_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_34_reg_2439 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_35_fu_1155_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_1_va_35_reg_2446_reg_n_0_[7]\ : STD_LOGIC;
  signal src_kernel_win_1_va_36_fu_1173_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_36_reg_2453 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_fu_248 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_29_fu_276 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_30_fu_280 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_32_fu_288 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_33_fu_292 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_37_fu_1287_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_37_reg_2459 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_38_fu_1305_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_2_va_38_reg_2466_reg_n_0_[7]\ : STD_LOGIC;
  signal src_kernel_win_2_va_39_fu_1323_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_39_reg_2473 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_fu_272 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal t_V_3_reg_588 : STD_LOGIC;
  signal t_V_3_reg_5880 : STD_LOGIC;
  signal \t_V_3_reg_588[6]_i_4_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_588_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \t_V_3_reg_588_reg__0__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \t_V_reg_577_reg_n_0_[0]\ : STD_LOGIC;
  signal \t_V_reg_577_reg_n_0_[1]\ : STD_LOGIC;
  signal \t_V_reg_577_reg_n_0_[2]\ : STD_LOGIC;
  signal \t_V_reg_577_reg_n_0_[3]\ : STD_LOGIC;
  signal \t_V_reg_577_reg_n_0_[4]\ : STD_LOGIC;
  signal \t_V_reg_577_reg_n_0_[5]\ : STD_LOGIC;
  signal \t_V_reg_577_reg_n_0_[6]\ : STD_LOGIC;
  signal tmp24_fu_1429_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp32_fu_1597_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp40_fu_1765_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \tmp_102_0_1_reg_2292[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_102_0_1_reg_2292_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp_104_reg_2343 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_109_fu_1397_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal tmp_117_fu_1565_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal tmp_125_fu_1733_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal tmp_12_reg_566 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_12_reg_566[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_566[1]_i_1_n_0\ : STD_LOGIC;
  signal tmp_18_fu_623_p2 : STD_LOGIC;
  signal tmp_18_reg_2274 : STD_LOGIC;
  signal \tmp_20_reg_2288[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_20_reg_2288_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp_21_fu_663_p2 : STD_LOGIC;
  signal tmp_21_reg_2296 : STD_LOGIC;
  signal tmp_58_0_0_not_fu_629_p2 : STD_LOGIC;
  signal tmp_58_0_0_not_reg_2278 : STD_LOGIC;
  signal \NLW_p_Result_3_reg_2495_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Result_3_reg_2495_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Result_3_reg_2495_reg[0]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Result_3_reg_2495_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Result_3_reg_2495_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_p_Result_3_reg_2495_reg[0]_i_43_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Result_3_reg_2495_reg[0]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Result_3_reg_2495_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Result_4_reg_2511_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Result_4_reg_2511_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Result_4_reg_2511_reg[0]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Result_4_reg_2511_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Result_4_reg_2511_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_p_Result_4_reg_2511_reg[0]_i_43_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Result_4_reg_2511_reg[0]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Result_4_reg_2511_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Result_s_reg_2479_reg[0]_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Result_s_reg_2479_reg[0]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Result_s_reg_2479_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Result_s_reg_2479_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Result_s_reg_2479_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_p_Result_s_reg_2479_reg[0]_i_44_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Result_s_reg_2479_reg[0]_i_44_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Result_s_reg_2479_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_26_reg_2485_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_26_reg_2485_reg[7]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_26_reg_2485_reg[7]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_29_reg_2501_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_29_reg_2501_reg[7]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_29_reg_2501_reg[7]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_32_reg_2517_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_32_reg_2517_reg[7]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_32_reg_2517_reg[7]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__10\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__8\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__9\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__10\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__8\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__9\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__10\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__8\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__9\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__10\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__8\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__9\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__10\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__8\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__9\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__10\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__8\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__9\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__10\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__8\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__9\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2__10\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2__8\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2__9\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_3__5\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_3__6\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_3__7\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__5\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_5__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2__2\ : label is "soft_lutpair154";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \exitcond461_i_reg_2330_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \i_V_reg_2269[0]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \i_V_reg_2269[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \i_V_reg_2269[3]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \i_V_reg_2269[4]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \i_V_reg_2269[6]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__10\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__11\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__9\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \or_cond_i_reg_2379_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \p_Result_3_reg_2495[0]_i_15\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \p_Result_3_reg_2495[0]_i_19\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \p_Result_3_reg_2495[0]_i_20\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \p_Result_3_reg_2495[0]_i_28\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \p_Result_3_reg_2495[0]_i_30\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \p_Result_3_reg_2495[0]_i_32\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \p_Result_3_reg_2495[0]_i_35\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \p_Result_3_reg_2495[0]_i_36\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \p_Result_3_reg_2495[0]_i_37\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \p_Result_3_reg_2495[0]_i_44\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \p_Result_3_reg_2495[0]_i_45\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \p_Result_3_reg_2495[0]_i_46\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \p_Result_4_reg_2511[0]_i_15\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \p_Result_4_reg_2511[0]_i_19\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \p_Result_4_reg_2511[0]_i_20\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \p_Result_4_reg_2511[0]_i_28\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \p_Result_4_reg_2511[0]_i_30\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \p_Result_4_reg_2511[0]_i_32\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \p_Result_4_reg_2511[0]_i_35\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \p_Result_4_reg_2511[0]_i_36\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \p_Result_4_reg_2511[0]_i_37\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \p_Result_4_reg_2511[0]_i_44\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \p_Result_4_reg_2511[0]_i_45\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \p_Result_4_reg_2511[0]_i_46\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \p_Result_s_reg_2479[0]_i_16\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \p_Result_s_reg_2479[0]_i_20\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \p_Result_s_reg_2479[0]_i_21\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \p_Result_s_reg_2479[0]_i_29\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \p_Result_s_reg_2479[0]_i_31\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \p_Result_s_reg_2479[0]_i_33\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \p_Result_s_reg_2479[0]_i_36\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \p_Result_s_reg_2479[0]_i_37\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \p_Result_s_reg_2479[0]_i_38\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \p_Result_s_reg_2479[0]_i_45\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \p_Result_s_reg_2479[0]_i_46\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \p_Result_s_reg_2479[0]_i_47\ : label is "soft_lutpair158";
  attribute HLUTNM : string;
  attribute HLUTNM of \p_Val2_26_reg_2485[3]_i_2\ : label is "lutpair71";
  attribute HLUTNM of \p_Val2_26_reg_2485[3]_i_3\ : label is "lutpair70";
  attribute HLUTNM of \p_Val2_26_reg_2485[3]_i_4\ : label is "lutpair84";
  attribute HLUTNM of \p_Val2_26_reg_2485[3]_i_5\ : label is "lutpair72";
  attribute HLUTNM of \p_Val2_26_reg_2485[3]_i_6\ : label is "lutpair71";
  attribute HLUTNM of \p_Val2_26_reg_2485[3]_i_7\ : label is "lutpair70";
  attribute HLUTNM of \p_Val2_26_reg_2485[3]_i_8\ : label is "lutpair84";
  attribute HLUTNM of \p_Val2_26_reg_2485[7]_i_11\ : label is "lutpair69";
  attribute HLUTNM of \p_Val2_26_reg_2485[7]_i_15\ : label is "lutpair69";
  attribute HLUTNM of \p_Val2_26_reg_2485[7]_i_4\ : label is "lutpair72";
  attribute HLUTNM of \p_Val2_29_reg_2501[3]_i_2\ : label is "lutpair75";
  attribute HLUTNM of \p_Val2_29_reg_2501[3]_i_3\ : label is "lutpair74";
  attribute HLUTNM of \p_Val2_29_reg_2501[3]_i_4\ : label is "lutpair85";
  attribute HLUTNM of \p_Val2_29_reg_2501[3]_i_5\ : label is "lutpair76";
  attribute HLUTNM of \p_Val2_29_reg_2501[3]_i_6\ : label is "lutpair75";
  attribute HLUTNM of \p_Val2_29_reg_2501[3]_i_7\ : label is "lutpair74";
  attribute HLUTNM of \p_Val2_29_reg_2501[3]_i_8\ : label is "lutpair85";
  attribute HLUTNM of \p_Val2_29_reg_2501[7]_i_11\ : label is "lutpair73";
  attribute HLUTNM of \p_Val2_29_reg_2501[7]_i_15\ : label is "lutpair73";
  attribute HLUTNM of \p_Val2_29_reg_2501[7]_i_4\ : label is "lutpair76";
  attribute HLUTNM of \p_Val2_32_reg_2517[3]_i_2\ : label is "lutpair79";
  attribute HLUTNM of \p_Val2_32_reg_2517[3]_i_3\ : label is "lutpair78";
  attribute HLUTNM of \p_Val2_32_reg_2517[3]_i_4\ : label is "lutpair86";
  attribute HLUTNM of \p_Val2_32_reg_2517[3]_i_5\ : label is "lutpair80";
  attribute HLUTNM of \p_Val2_32_reg_2517[3]_i_6\ : label is "lutpair79";
  attribute HLUTNM of \p_Val2_32_reg_2517[3]_i_7\ : label is "lutpair78";
  attribute HLUTNM of \p_Val2_32_reg_2517[3]_i_8\ : label is "lutpair86";
  attribute HLUTNM of \p_Val2_32_reg_2517[7]_i_11\ : label is "lutpair77";
  attribute HLUTNM of \p_Val2_32_reg_2517[7]_i_15\ : label is "lutpair77";
  attribute HLUTNM of \p_Val2_32_reg_2517[7]_i_4\ : label is "lutpair80";
  attribute SOFT_HLUTNM of \t_V_3_reg_588[2]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \t_V_3_reg_588[3]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \t_V_3_reg_588[4]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \t_V_3_reg_588[6]_i_4\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \tmp_102_0_1_reg_2292[0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \tmp_12_reg_566[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \tmp_12_reg_566[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \tmp_18_reg_2274[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \tmp_20_reg_2288[0]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \tmp_21_reg_2296[0]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \tmp_58_0_0_not_reg_2278[0]_i_1\ : label is "soft_lutpair147";
begin
  Filter2D_U0_ap_ready <= \^filter2d_u0_ap_ready\;
  Filter2D_U0_p_src_data_stream_2_V_read <= \^filter2d_u0_p_src_data_stream_2_v_read\;
\SRL_SIG[0][0]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_32_reg_2517(0),
      I1 => not_i_i4_reg_2522,
      I2 => p_Result_4_reg_2511,
      O => \p_Val2_32_reg_2517_reg[0]_0\
    );
\SRL_SIG[0][0]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_26_reg_2485(0),
      I1 => not_i_i_reg_2490,
      I2 => p_Result_s_reg_2479,
      O => \p_Val2_26_reg_2485_reg[0]_0\
    );
\SRL_SIG[0][0]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_29_reg_2501(0),
      I1 => not_i_i3_reg_2506,
      I2 => p_Result_3_reg_2495,
      O => \p_Val2_29_reg_2501_reg[0]_0\
    );
\SRL_SIG[0][1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_32_reg_2517(1),
      I1 => not_i_i4_reg_2522,
      I2 => p_Result_4_reg_2511,
      O => \p_Val2_32_reg_2517_reg[1]_0\
    );
\SRL_SIG[0][1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_26_reg_2485(1),
      I1 => not_i_i_reg_2490,
      I2 => p_Result_s_reg_2479,
      O => \p_Val2_26_reg_2485_reg[1]_0\
    );
\SRL_SIG[0][1]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_29_reg_2501(1),
      I1 => not_i_i3_reg_2506,
      I2 => p_Result_3_reg_2495,
      O => \p_Val2_29_reg_2501_reg[1]_0\
    );
\SRL_SIG[0][2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_32_reg_2517(2),
      I1 => not_i_i4_reg_2522,
      I2 => p_Result_4_reg_2511,
      O => \p_Val2_32_reg_2517_reg[2]_0\
    );
\SRL_SIG[0][2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_26_reg_2485(2),
      I1 => not_i_i_reg_2490,
      I2 => p_Result_s_reg_2479,
      O => \p_Val2_26_reg_2485_reg[2]_0\
    );
\SRL_SIG[0][2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_29_reg_2501(2),
      I1 => not_i_i3_reg_2506,
      I2 => p_Result_3_reg_2495,
      O => \p_Val2_29_reg_2501_reg[2]_0\
    );
\SRL_SIG[0][3]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_32_reg_2517(3),
      I1 => not_i_i4_reg_2522,
      I2 => p_Result_4_reg_2511,
      O => \p_Val2_32_reg_2517_reg[3]_0\
    );
\SRL_SIG[0][3]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_26_reg_2485(3),
      I1 => not_i_i_reg_2490,
      I2 => p_Result_s_reg_2479,
      O => \p_Val2_26_reg_2485_reg[3]_0\
    );
\SRL_SIG[0][3]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_29_reg_2501(3),
      I1 => not_i_i3_reg_2506,
      I2 => p_Result_3_reg_2495,
      O => \p_Val2_29_reg_2501_reg[3]_0\
    );
\SRL_SIG[0][4]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_32_reg_2517(4),
      I1 => not_i_i4_reg_2522,
      I2 => p_Result_4_reg_2511,
      O => \p_Val2_32_reg_2517_reg[4]_0\
    );
\SRL_SIG[0][4]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_26_reg_2485(4),
      I1 => not_i_i_reg_2490,
      I2 => p_Result_s_reg_2479,
      O => \p_Val2_26_reg_2485_reg[4]_0\
    );
\SRL_SIG[0][4]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_29_reg_2501(4),
      I1 => not_i_i3_reg_2506,
      I2 => p_Result_3_reg_2495,
      O => \p_Val2_29_reg_2501_reg[4]_0\
    );
\SRL_SIG[0][5]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_32_reg_2517(5),
      I1 => not_i_i4_reg_2522,
      I2 => p_Result_4_reg_2511,
      O => \p_Val2_32_reg_2517_reg[5]_0\
    );
\SRL_SIG[0][5]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_26_reg_2485(5),
      I1 => not_i_i_reg_2490,
      I2 => p_Result_s_reg_2479,
      O => \p_Val2_26_reg_2485_reg[5]_0\
    );
\SRL_SIG[0][5]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_29_reg_2501(5),
      I1 => not_i_i3_reg_2506,
      I2 => p_Result_3_reg_2495,
      O => \p_Val2_29_reg_2501_reg[5]_0\
    );
\SRL_SIG[0][6]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_32_reg_2517(6),
      I1 => not_i_i4_reg_2522,
      I2 => p_Result_4_reg_2511,
      O => \p_Val2_32_reg_2517_reg[6]_0\
    );
\SRL_SIG[0][6]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_26_reg_2485(6),
      I1 => not_i_i_reg_2490,
      I2 => p_Result_s_reg_2479,
      O => \p_Val2_26_reg_2485_reg[6]_0\
    );
\SRL_SIG[0][6]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_29_reg_2501(6),
      I1 => not_i_i3_reg_2506,
      I2 => p_Result_3_reg_2495,
      O => \p_Val2_29_reg_2501_reg[6]_0\
    );
\SRL_SIG[0][7]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => p_Result_4_reg_2511,
      I1 => not_i_i4_reg_2522,
      I2 => dstd_data_stream_2_s_full_n,
      I3 => or_cond_i_reg_2379_pp0_iter2_reg,
      I4 => ap_enable_reg_pp0_iter3_reg_n_0,
      I5 => ap_block_pp0_stage0_subdone0_in,
      O => \p_Result_4_reg_2511_reg[0]_0\
    );
\SRL_SIG[0][7]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => p_Result_3_reg_2495,
      I1 => not_i_i3_reg_2506,
      I2 => dstd_data_stream_1_s_full_n,
      I3 => or_cond_i_reg_2379_pp0_iter2_reg,
      I4 => ap_enable_reg_pp0_iter3_reg_n_0,
      I5 => ap_block_pp0_stage0_subdone0_in,
      O => \p_Result_3_reg_2495_reg[0]_0\
    );
\SRL_SIG[0][7]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => p_Result_s_reg_2479,
      I1 => not_i_i_reg_2490,
      I2 => dstd_data_stream_0_s_full_n,
      I3 => or_cond_i_reg_2379_pp0_iter2_reg,
      I4 => ap_enable_reg_pp0_iter3_reg_n_0,
      I5 => ap_block_pp0_stage0_subdone0_in,
      O => \p_Result_s_reg_2479_reg[0]_0\
    );
\SRL_SIG[0][7]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => dstd_data_stream_2_s_full_n,
      I1 => or_cond_i_reg_2379_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3_reg_n_0,
      I3 => ap_block_pp0_stage0_subdone0_in,
      O => shiftReg_ce_1
    );
\SRL_SIG[0][7]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => dstd_data_stream_0_s_full_n,
      I1 => or_cond_i_reg_2379_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3_reg_n_0,
      I3 => ap_block_pp0_stage0_subdone0_in,
      O => shiftReg_ce
    );
\SRL_SIG[0][7]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => dstd_data_stream_1_s_full_n,
      I1 => or_cond_i_reg_2379_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3_reg_n_0,
      I3 => ap_block_pp0_stage0_subdone0_in,
      O => shiftReg_ce_0
    );
\SRL_SIG[0][7]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_26_reg_2485(7),
      I1 => not_i_i_reg_2490,
      I2 => p_Result_s_reg_2479,
      O => \p_Val2_26_reg_2485_reg[7]_0\
    );
\SRL_SIG[0][7]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_29_reg_2501(7),
      I1 => not_i_i3_reg_2506,
      I2 => p_Result_3_reg_2495,
      O => \p_Val2_29_reg_2501_reg[7]_0\
    );
\SRL_SIG[0][7]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_32_reg_2517(7),
      I1 => not_i_i4_reg_2522,
      I2 => p_Result_4_reg_2511,
      O => \p_Val2_32_reg_2517_reg[7]_0\
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^filter2d_u0_ap_ready\,
      I1 => Filter2D_U0_ap_start,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_2__3_n_0\,
      O => \^filter2d_u0_ap_ready\
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8888"
    )
        port map (
      I0 => Filter2D_U0_ap_start,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => tmp_12_reg_566(1),
      I3 => tmp_12_reg_566(0),
      I4 => ap_CS_fsm_state2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => tmp_12_reg_566(1),
      I2 => tmp_12_reg_566(0),
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8888"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_2__3_n_0\,
      I2 => ap_block_pp0_stage0_subdone0_in,
      I3 => \ap_CS_fsm[3]_i_4__1_n_0\,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_reg_577_reg_n_0_[5]\,
      I1 => \t_V_reg_577_reg_n_0_[6]\,
      I2 => \ap_CS_fsm[3]_i_5__1_n_0\,
      I3 => \t_V_reg_577_reg_n_0_[0]\,
      I4 => \t_V_reg_577_reg_n_0_[2]\,
      I5 => \t_V_reg_577_reg_n_0_[1]\,
      O => \ap_CS_fsm[3]_i_2__3_n_0\
    );
\ap_CS_fsm[3]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBBBB"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_enable_reg_pp0_iter3_reg_n_0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_CS_fsm_pp0_stage0,
      O => \ap_CS_fsm[3]_i_4__1_n_0\
    );
\ap_CS_fsm[3]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \t_V_reg_577_reg_n_0_[3]\,
      I1 => \t_V_reg_577_reg_n_0_[4]\,
      O => \ap_CS_fsm[3]_i_5__1_n_0\
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA0080"
    )
        port map (
      I0 => exitcond461_i_reg_23300,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_enable_reg_pp0_iter3_reg_n_0,
      I5 => ap_enable_reg_pp0_iter2,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone0_in,
      O => exitcond461_i_reg_23300
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF088800000000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_2__3_n_0\,
      I2 => exitcond461_i_reg_23300,
      I3 => exitcond461_i_fu_689_p2,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__3_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__3_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_block_pp0_stage0_subdone0_in,
      I2 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__3_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__3_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter2_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_block_pp0_stage0_subdone0_in,
      I3 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__2_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__2_n_0\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter3_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F077F00000000000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_2__3_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_block_pp0_stage0_subdone0_in,
      I4 => ap_enable_reg_pp0_iter3_reg_n_0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter3_i_1__2_n_0\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter3_i_1__2_n_0\,
      Q => ap_enable_reg_pp0_iter3_reg_n_0,
      R => '0'
    );
\brmerge_reg_2348[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_58_0_0_not_reg_2278,
      I1 => k_buf_2_val_5_U_n_7,
      O => brmerge_fu_807_p2
    );
\brmerge_reg_2348_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_23480,
      D => brmerge_fu_807_p2,
      Q => brmerge_reg_2348,
      R => '0'
    );
\exitcond461_i_reg_2330[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exitcond461_i_fu_689_p2,
      I1 => exitcond461_i_reg_23300,
      I2 => \exitcond461_i_reg_2330_reg_n_0_[0]\,
      O => \exitcond461_i_reg_2330[0]_i_1_n_0\
    );
\exitcond461_i_reg_2330_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \exitcond461_i_reg_2330_reg_n_0_[0]\,
      I1 => exitcond461_i_reg_23300,
      I2 => exitcond461_i_reg_2330_pp0_iter1_reg,
      O => \exitcond461_i_reg_2330_pp0_iter1_reg[0]_i_1_n_0\
    );
\exitcond461_i_reg_2330_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond461_i_reg_2330_pp0_iter1_reg[0]_i_1_n_0\,
      Q => exitcond461_i_reg_2330_pp0_iter1_reg,
      R => '0'
    );
\exitcond461_i_reg_2330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond461_i_reg_2330[0]_i_1_n_0\,
      Q => \exitcond461_i_reg_2330_reg_n_0_[0]\,
      R => '0'
    );
\i_V_reg_2269[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_577_reg_n_0_[0]\,
      O => i_V_fu_617_p2(0)
    );
\i_V_reg_2269[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_577_reg_n_0_[1]\,
      I1 => \t_V_reg_577_reg_n_0_[0]\,
      O => i_V_fu_617_p2(1)
    );
\i_V_reg_2269[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_577_reg_n_0_[2]\,
      I1 => \t_V_reg_577_reg_n_0_[0]\,
      I2 => \t_V_reg_577_reg_n_0_[1]\,
      O => i_V_fu_617_p2(2)
    );
\i_V_reg_2269[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_reg_577_reg_n_0_[3]\,
      I1 => \t_V_reg_577_reg_n_0_[1]\,
      I2 => \t_V_reg_577_reg_n_0_[0]\,
      I3 => \t_V_reg_577_reg_n_0_[2]\,
      O => i_V_fu_617_p2(3)
    );
\i_V_reg_2269[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_reg_577_reg_n_0_[4]\,
      I1 => \t_V_reg_577_reg_n_0_[2]\,
      I2 => \t_V_reg_577_reg_n_0_[0]\,
      I3 => \t_V_reg_577_reg_n_0_[1]\,
      I4 => \t_V_reg_577_reg_n_0_[3]\,
      O => i_V_fu_617_p2(4)
    );
\i_V_reg_2269[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_reg_577_reg_n_0_[5]\,
      I1 => \t_V_reg_577_reg_n_0_[3]\,
      I2 => \t_V_reg_577_reg_n_0_[1]\,
      I3 => \t_V_reg_577_reg_n_0_[0]\,
      I4 => \t_V_reg_577_reg_n_0_[2]\,
      I5 => \t_V_reg_577_reg_n_0_[4]\,
      O => i_V_fu_617_p2(5)
    );
\i_V_reg_2269[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_577_reg_n_0_[6]\,
      I1 => \i_V_reg_2269[6]_i_2_n_0\,
      I2 => \t_V_reg_577_reg_n_0_[5]\,
      O => i_V_fu_617_p2(6)
    );
\i_V_reg_2269[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \t_V_reg_577_reg_n_0_[4]\,
      I1 => \t_V_reg_577_reg_n_0_[2]\,
      I2 => \t_V_reg_577_reg_n_0_[0]\,
      I3 => \t_V_reg_577_reg_n_0_[1]\,
      I4 => \t_V_reg_577_reg_n_0_[3]\,
      O => \i_V_reg_2269[6]_i_2_n_0\
    );
\i_V_reg_2269_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_617_p2(0),
      Q => i_V_reg_2269(0),
      R => '0'
    );
\i_V_reg_2269_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_617_p2(1),
      Q => i_V_reg_2269(1),
      R => '0'
    );
\i_V_reg_2269_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_617_p2(2),
      Q => i_V_reg_2269(2),
      R => '0'
    );
\i_V_reg_2269_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_617_p2(3),
      Q => i_V_reg_2269(3),
      R => '0'
    );
\i_V_reg_2269_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_617_p2(4),
      Q => i_V_reg_2269(4),
      R => '0'
    );
\i_V_reg_2269_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_617_p2(5),
      Q => i_V_reg_2269(5),
      R => '0'
    );
\i_V_reg_2269_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_617_p2(6),
      Q => i_V_reg_2269(6),
      R => '0'
    );
\icmp_reg_2283[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_2__3_n_0\,
      O => \icmp_reg_2283[0]_i_1_n_0\
    );
\icmp_reg_2283[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \t_V_reg_577_reg_n_0_[3]\,
      I1 => \t_V_reg_577_reg_n_0_[4]\,
      I2 => \t_V_reg_577_reg_n_0_[2]\,
      I3 => \t_V_reg_577_reg_n_0_[1]\,
      I4 => \t_V_reg_577_reg_n_0_[5]\,
      I5 => \t_V_reg_577_reg_n_0_[6]\,
      O => icmp_fu_645_p2
    );
\icmp_reg_2283_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_2283[0]_i_1_n_0\,
      D => icmp_fu_645_p2,
      Q => \icmp_reg_2283_reg_n_0_[0]\,
      R => '0'
    );
k_buf_0_val_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => \p_2_in__0\(0),
      E(0) => k_buf_0_val_3_ce0,
      Q(7 downto 0) => right_border_buf_0_29_fu_300(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2348 => brmerge_reg_2348,
      col_buf_0_val_0_0_fu_874_p3(7 downto 0) => col_buf_0_val_0_0_fu_874_p3(7 downto 0),
      p_src_data_stream_0_V_dout(7 downto 0) => p_src_data_stream_0_V_dout(7 downto 0),
      p_src_data_stream_0_V_read1 => p_src_data_stream_0_V_read1,
      \q0_reg[0]\(1 downto 0) => \t_V_3_reg_588_reg__0\(6 downto 5),
      \q0_reg[0]_0\ => k_buf_2_val_5_U_n_8,
      \q0_reg[7]\(7 downto 0) => \q0_reg[7]_2\(7 downto 0),
      \q0_reg[7]_0\ => k_buf_0_val_5_U_n_32,
      ram_reg_64_127_7_7 => \tmp_20_reg_2288_reg_n_0_[0]\,
      ram_reg_64_127_7_7_0 => \^filter2d_u0_p_src_data_stream_2_v_read\,
      ram_reg_64_127_7_7_1(4 downto 0) => k_buf_2_val_5_addr_reg_2413(6 downto 2),
      \right_border_buf_0_s_fu_296_reg[7]\(7 downto 0) => right_border_buf_0_s_fu_296(7 downto 0),
      tmp_104_reg_2343(1 downto 0) => tmp_104_reg_2343(1 downto 0),
      \tmp_20_reg_2288_reg[0]\ => k_buf_0_val_3_U_n_16
    );
\k_buf_0_val_3_addr_reg_2361[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \t_V_3_reg_588_reg__0\(6),
      I1 => \t_V_3_reg_588_reg__0\(5),
      I2 => k_buf_2_val_5_U_n_8,
      O => addr0(6)
    );
\k_buf_0_val_3_addr_reg_2361_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_23480,
      D => addr0(2),
      Q => k_buf_2_val_5_addr_reg_2413(2),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_2361_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_23480,
      D => addr0(3),
      Q => k_buf_2_val_5_addr_reg_2413(3),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_2361_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_23480,
      D => addr0(4),
      Q => k_buf_2_val_5_addr_reg_2413(4),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_2361_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_23480,
      D => addr0(5),
      Q => k_buf_2_val_5_addr_reg_2413(5),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_2361_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_23480,
      D => addr0(6),
      Q => k_buf_2_val_5_addr_reg_2413(6),
      R => '0'
    );
k_buf_0_val_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_46
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => \p_2_in__0\(0),
      E(0) => k_buf_0_val_3_ce0,
      Q(0) => ap_CS_fsm_pp0_stage0,
      \ap_CS_fsm[3]_i_3__1\ => ap_enable_reg_pp0_iter3_reg_n_0,
      \ap_CS_fsm_reg[3]\ => \^filter2d_u0_p_src_data_stream_2_v_read\,
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      brmerge_reg_2348 => brmerge_reg_2348,
      col_buf_0_val_1_0_fu_893_p3(7 downto 0) => col_buf_0_val_1_0_fu_893_p3(7 downto 0),
      d1(7 downto 0) => d1(7 downto 0),
      dstd_data_stream_0_s_full_n => dstd_data_stream_0_s_full_n,
      dstd_data_stream_1_s_full_n => dstd_data_stream_1_s_full_n,
      dstd_data_stream_2_s_full_n => dstd_data_stream_2_s_full_n,
      dup_2_data_stream_0_empty_n => dup_2_data_stream_0_empty_n,
      dup_2_data_stream_1_empty_n => dup_2_data_stream_1_empty_n,
      dup_2_data_stream_2_empty_n => dup_2_data_stream_2_empty_n,
      \icmp_reg_2283_reg[0]\ => \icmp_reg_2283_reg[0]_0\,
      or_cond_i_i_reg_2339 => or_cond_i_i_reg_2339,
      or_cond_i_reg_2379_pp0_iter2_reg => or_cond_i_reg_2379_pp0_iter2_reg,
      p_src_data_stream_0_V_read1 => p_src_data_stream_0_V_read1,
      \q0_reg[0]\(1 downto 0) => \t_V_3_reg_588_reg__0\(6 downto 5),
      \q0_reg[0]_0\ => k_buf_2_val_5_U_n_8,
      \q0_reg[7]\(7 downto 0) => \q0_reg[7]_3\(7 downto 0),
      \q0_reg[7]_0\ => k_buf_1_val_4_U_n_16,
      ram_reg_64_127_7_7 => \tmp_102_0_1_reg_2292_reg_n_0_[0]\,
      ram_reg_64_127_7_7_0(4 downto 0) => k_buf_2_val_5_addr_reg_2413(6 downto 2),
      \right_border_buf_0_30_fu_308_reg[7]\(7 downto 0) => right_border_buf_0_31_fu_312(7 downto 0),
      \right_border_buf_0_30_fu_308_reg[7]_0\(7 downto 0) => right_border_buf_0_30_fu_308(7 downto 0),
      \right_border_buf_2_s_fu_304_reg[0]\ => \exitcond461_i_reg_2330_reg_n_0_[0]\,
      \right_border_buf_2_s_fu_304_reg[0]_0\ => \icmp_reg_2283_reg_n_0_[0]\,
      \tmp_102_0_1_reg_2292_reg[0]\ => k_buf_0_val_4_U_n_20,
      tmp_104_reg_2343(1 downto 0) => tmp_104_reg_2343(1 downto 0),
      tmp_18_reg_2274 => tmp_18_reg_2274
    );
k_buf_0_val_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_47
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => \p_2_in__0\(0),
      D(7 downto 0) => src_kernel_win_0_va_35_fu_987_p3(7 downto 0),
      E(0) => k_buf_0_val_3_ce0,
      Q(7 downto 0) => right_border_buf_0_33_fu_324(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2348 => brmerge_reg_2348,
      col_buf_0_val_0_0_fu_874_p3(7 downto 0) => col_buf_0_val_0_0_fu_874_p3(7 downto 0),
      col_buf_0_val_1_0_fu_893_p3(7 downto 0) => col_buf_0_val_1_0_fu_893_p3(7 downto 0),
      col_buf_0_val_2_0_fu_912_p3(7 downto 0) => col_buf_0_val_2_0_fu_912_p3(7 downto 0),
      p_src_data_stream_0_V_read1 => p_src_data_stream_0_V_read1,
      \q0_reg[0]\(1 downto 0) => \t_V_3_reg_588_reg__0\(6 downto 5),
      \q0_reg[0]_0\ => k_buf_2_val_5_U_n_8,
      \q0_reg[0]_1\ => k_buf_0_val_3_U_n_16,
      \q0_reg[7]\(7 downto 0) => \q0_reg[7]_4\(7 downto 0),
      ram_reg_0_63_0_2 => \tmp_20_reg_2288_reg_n_0_[0]\,
      ram_reg_0_63_0_2_0 => \^filter2d_u0_p_src_data_stream_2_v_read\,
      ram_reg_0_63_0_2_1(4 downto 0) => k_buf_2_val_5_addr_reg_2413(6 downto 2),
      \right_border_buf_0_32_fu_320_reg[7]\(7 downto 0) => right_border_buf_0_32_fu_320(7 downto 0),
      row_assign_8_0_1_t_reg_2316(1 downto 0) => row_assign_8_0_1_t_reg_2316(1 downto 0),
      \row_assign_8_0_1_t_reg_2316_reg[1]\(7 downto 0) => src_kernel_win_0_va_34_fu_969_p3(7 downto 0),
      row_assign_8_0_2_t_reg_2323(1 downto 0) => row_assign_8_0_2_t_reg_2323(1 downto 0),
      \row_assign_8_0_2_t_reg_2323_reg[1]\(7 downto 0) => src_kernel_win_0_va_36_fu_1005_p3(7 downto 0),
      tmp_104_reg_2343(1 downto 0) => tmp_104_reg_2343(1 downto 0),
      \tmp_20_reg_2288_reg[0]\ => k_buf_0_val_5_U_n_32,
      tmp_21_reg_2296 => tmp_21_reg_2296
    );
k_buf_1_val_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_48
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => \p_2_in__0\(0),
      E(0) => k_buf_0_val_3_ce0,
      Q(7 downto 0) => right_border_buf_1_29_fu_336(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2348 => brmerge_reg_2348,
      col_buf_1_val_0_0_fu_1042_p3(7 downto 0) => col_buf_1_val_0_0_fu_1042_p3(7 downto 0),
      p_src_data_stream_1_V_dout(7 downto 0) => p_src_data_stream_1_V_dout(7 downto 0),
      \q0_reg[0]\(1 downto 0) => \t_V_3_reg_588_reg__0\(6 downto 5),
      \q0_reg[0]_0\ => k_buf_2_val_5_U_n_8,
      \q0_reg[0]_1\(3 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 2),
      \q0_reg[0]_2\ => k_buf_0_val_3_U_n_16,
      \q0_reg[7]\(7 downto 0) => \q0_reg[7]_0\(7 downto 0),
      \q0_reg[7]_0\ => k_buf_0_val_5_U_n_32,
      \right_border_buf_1_s_fu_332_reg[7]\(7 downto 0) => right_border_buf_1_s_fu_332(7 downto 0),
      tmp_104_reg_2343(1 downto 0) => tmp_104_reg_2343(1 downto 0)
    );
k_buf_1_val_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_49
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => \p_2_in__0\(0),
      E(0) => k_buf_0_val_3_ce0,
      Q(7 downto 0) => right_border_buf_1_31_fu_348(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2348 => brmerge_reg_2348,
      col_buf_1_val_1_0_fu_1061_p3(7 downto 0) => col_buf_1_val_1_0_fu_1061_p3(7 downto 0),
      p_src_data_stream_0_V_read1 => p_src_data_stream_0_V_read1,
      \q0_reg[0]\(1 downto 0) => \t_V_3_reg_588_reg__0\(6 downto 5),
      \q0_reg[0]_0\ => k_buf_2_val_5_U_n_8,
      \q0_reg[0]_1\ => k_buf_0_val_4_U_n_20,
      \q0_reg[7]\(7 downto 0) => \q0_reg[7]_1\(7 downto 0),
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]_5\(7 downto 0),
      ram_reg_0_63_0_2 => \tmp_102_0_1_reg_2292_reg_n_0_[0]\,
      ram_reg_0_63_0_2_0 => \^filter2d_u0_p_src_data_stream_2_v_read\,
      ram_reg_0_63_0_2_1(4 downto 0) => k_buf_2_val_5_addr_reg_2413(6 downto 2),
      \right_border_buf_1_30_fu_344_reg[7]\(7 downto 0) => right_border_buf_1_30_fu_344(7 downto 0),
      \tmp_102_0_1_reg_2292_reg[0]\ => k_buf_1_val_4_U_n_16,
      tmp_104_reg_2343(1 downto 0) => tmp_104_reg_2343(1 downto 0)
    );
k_buf_1_val_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_50
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => \p_2_in__0\(0),
      D(7 downto 0) => src_kernel_win_1_va_35_fu_1155_p3(7 downto 0),
      E(0) => k_buf_0_val_3_ce0,
      Q(7 downto 0) => right_border_buf_1_33_fu_360(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2348 => brmerge_reg_2348,
      col_buf_1_val_0_0_fu_1042_p3(7 downto 0) => col_buf_1_val_0_0_fu_1042_p3(7 downto 0),
      col_buf_1_val_1_0_fu_1061_p3(7 downto 0) => col_buf_1_val_1_0_fu_1061_p3(7 downto 0),
      col_buf_1_val_2_0_fu_1080_p3(7 downto 0) => col_buf_1_val_2_0_fu_1080_p3(7 downto 0),
      \q0_reg[0]\(1 downto 0) => \t_V_3_reg_588_reg__0\(6 downto 5),
      \q0_reg[0]_0\ => k_buf_2_val_5_U_n_8,
      \q0_reg[0]_1\(3 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 2),
      \q0_reg[0]_2\ => k_buf_0_val_3_U_n_16,
      \q0_reg[7]\(7 downto 0) => \q0_reg[7]_6\(7 downto 0),
      \q0_reg[7]_0\ => k_buf_0_val_5_U_n_32,
      \right_border_buf_1_32_fu_356_reg[7]\(7 downto 0) => right_border_buf_1_32_fu_356(7 downto 0),
      row_assign_8_0_1_t_reg_2316(1 downto 0) => row_assign_8_0_1_t_reg_2316(1 downto 0),
      \row_assign_8_0_1_t_reg_2316_reg[1]\(7 downto 0) => src_kernel_win_1_va_34_fu_1137_p3(7 downto 0),
      row_assign_8_0_2_t_reg_2323(1 downto 0) => row_assign_8_0_2_t_reg_2323(1 downto 0),
      \row_assign_8_0_2_t_reg_2323_reg[1]\(7 downto 0) => src_kernel_win_1_va_36_fu_1173_p3(7 downto 0),
      tmp_104_reg_2343(1 downto 0) => tmp_104_reg_2343(1 downto 0),
      tmp_21_reg_2296 => tmp_21_reg_2296
    );
k_buf_2_val_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_51
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => \p_2_in__0\(0),
      E(0) => k_buf_0_val_3_ce0,
      Q(7 downto 0) => right_border_buf_2_26_fu_352(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2348 => brmerge_reg_2348,
      col_buf_2_val_0_0_fu_1201_p3(7 downto 0) => col_buf_2_val_0_0_fu_1201_p3(7 downto 0),
      p_src_data_stream_2_V_dout(7 downto 0) => p_src_data_stream_2_V_dout(7 downto 0),
      q0(7 downto 0) => q0(7 downto 0),
      \q0_reg[0]\(1 downto 0) => \t_V_3_reg_588_reg__0\(6 downto 5),
      \q0_reg[0]_0\ => k_buf_2_val_5_U_n_8,
      \q0_reg[0]_1\ => k_buf_0_val_5_U_n_32,
      \q0_reg[0]_2\(3 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 2),
      \q0_reg[7]\ => k_buf_0_val_3_U_n_16,
      \right_border_buf_2_27_fu_364_reg[7]\(7 downto 0) => right_border_buf_2_27_fu_364(7 downto 0),
      tmp_104_reg_2343(1 downto 0) => tmp_104_reg_2343(1 downto 0)
    );
k_buf_2_val_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_52
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => \p_2_in__0\(0),
      E(0) => k_buf_0_val_3_ce0,
      Q(7 downto 0) => right_border_buf_2_24_fu_328(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2348 => brmerge_reg_2348,
      col_buf_2_val_1_0_fu_1220_p3(7 downto 0) => col_buf_2_val_1_0_fu_1220_p3(7 downto 0),
      \q0_reg[0]\(1 downto 0) => \t_V_3_reg_588_reg__0\(6 downto 5),
      \q0_reg[0]_0\ => k_buf_2_val_5_U_n_8,
      \q0_reg[0]_1\ => k_buf_1_val_4_U_n_16,
      \q0_reg[0]_2\(3 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 2),
      \q0_reg[7]\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]_7\(7 downto 0),
      \q0_reg[7]_1\ => k_buf_0_val_4_U_n_20,
      \right_border_buf_2_25_fu_340_reg[7]\(7 downto 0) => right_border_buf_2_25_fu_340(7 downto 0),
      tmp_104_reg_2343(1 downto 0) => tmp_104_reg_2343(1 downto 0)
    );
k_buf_2_val_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_53
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => \p_2_in__0\(0),
      D(7 downto 0) => src_kernel_win_2_va_38_fu_1305_p3(7 downto 0),
      E(0) => k_buf_0_val_3_ce0,
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_block_pp0_stage0_subdone0_in => ap_block_pp0_stage0_subdone0_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      brmerge_reg_2348 => brmerge_reg_2348,
      col_buf_2_val_0_0_fu_1201_p3(7 downto 0) => col_buf_2_val_0_0_fu_1201_p3(7 downto 0),
      col_buf_2_val_1_0_fu_1220_p3(7 downto 0) => col_buf_2_val_1_0_fu_1220_p3(7 downto 0),
      col_buf_2_val_2_0_fu_1239_p3(7 downto 0) => col_buf_2_val_2_0_fu_1239_p3(7 downto 0),
      \q0_reg[0]\(6 downto 1) => \t_V_3_reg_588_reg__0\(6 downto 1),
      \q0_reg[0]\(0) => \t_V_3_reg_588_reg__0__0\(0),
      \q0_reg[0]_0\(3 downto 0) => k_buf_2_val_5_addr_reg_2413(5 downto 2),
      \q0_reg[0]_1\ => k_buf_0_val_3_U_n_16,
      \q0_reg[7]\(7 downto 0) => \q0_reg[7]_8\(7 downto 0),
      \q0_reg[7]_0\ => k_buf_0_val_5_U_n_32,
      \right_border_buf_2_23_fu_316_reg[7]\(7 downto 0) => right_border_buf_2_s_fu_304(7 downto 0),
      \right_border_buf_2_23_fu_316_reg[7]_0\(7 downto 0) => right_border_buf_2_23_fu_316(7 downto 0),
      row_assign_8_0_1_t_reg_2316(1 downto 0) => row_assign_8_0_1_t_reg_2316(1 downto 0),
      \row_assign_8_0_1_t_reg_2316_reg[1]\(7 downto 0) => src_kernel_win_2_va_37_fu_1287_p3(7 downto 0),
      row_assign_8_0_2_t_reg_2323(1 downto 0) => row_assign_8_0_2_t_reg_2323(1 downto 0),
      \row_assign_8_0_2_t_reg_2323_reg[1]\(7 downto 0) => src_kernel_win_2_va_39_fu_1323_p3(7 downto 0),
      \t_V_3_reg_588_reg[3]\ => k_buf_2_val_5_U_n_9,
      \t_V_3_reg_588_reg[4]\ => k_buf_2_val_5_U_n_8,
      \t_V_3_reg_588_reg[5]\ => k_buf_2_val_5_U_n_7,
      tmp_104_reg_2343(1 downto 0) => tmp_104_reg_2343(1 downto 0),
      tmp_21_reg_2296 => tmp_21_reg_2296
    );
\mOutPtr[1]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone0_in,
      I1 => ap_enable_reg_pp0_iter3_reg_n_0,
      I2 => or_cond_i_reg_2379_pp0_iter2_reg,
      I3 => dstd_data_stream_1_s_full_n,
      O => ap_enable_reg_pp0_iter3_reg_1
    );
\mOutPtr[1]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone0_in,
      I1 => ap_enable_reg_pp0_iter3_reg_n_0,
      I2 => or_cond_i_reg_2379_pp0_iter2_reg,
      I3 => dstd_data_stream_2_s_full_n,
      O => ap_enable_reg_pp0_iter3_reg_2
    );
\mOutPtr[1]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone0_in,
      I1 => ap_enable_reg_pp0_iter3_reg_n_0,
      I2 => or_cond_i_reg_2379_pp0_iter2_reg,
      I3 => dstd_data_stream_0_s_full_n,
      O => ap_enable_reg_pp0_iter3_reg_0
    );
\not_i_i3_reg_2506[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_Val2_28_fu_1613_p2(10),
      I1 => \p_Val2_28_fu_1613_p2__0\(9),
      I2 => \p_Val2_28_fu_1613_p2__0\(8),
      O => not_i_i3_fu_1660_p2
    );
\not_i_i3_reg_2506_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => not_i_i3_fu_1660_p2,
      Q => not_i_i3_reg_2506,
      R => '0'
    );
\not_i_i4_reg_2522[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_Val2_31_fu_1781_p2(10),
      I1 => \p_Val2_31_fu_1781_p2__0\(9),
      I2 => \p_Val2_31_fu_1781_p2__0\(8),
      O => not_i_i4_fu_1828_p2
    );
\not_i_i4_reg_2522_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => not_i_i4_fu_1828_p2,
      Q => not_i_i4_reg_2522,
      R => '0'
    );
\not_i_i_reg_2490[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in,
      I1 => \p_Result_s_reg_2479_reg[0]_i_2_n_7\,
      I2 => \p_Result_s_reg_2479_reg[0]_i_3_n_4\,
      O => not_i_i_fu_1492_p2
    );
\not_i_i_reg_2490_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => not_i_i_fu_1492_p2,
      Q => not_i_i_reg_2490,
      R => '0'
    );
\or_cond_i_i_reg_2339[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => exitcond461_i_reg_23300,
      I1 => exitcond461_i_fu_689_p2,
      O => brmerge_reg_23480
    );
\or_cond_i_i_reg_2339[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAFFFFFFFFFFFD"
    )
        port map (
      I0 => k_buf_2_val_5_U_n_9,
      I1 => \t_V_3_reg_588_reg__0__0\(0),
      I2 => \t_V_3_reg_588_reg__0\(1),
      I3 => \t_V_3_reg_588_reg__0\(2),
      I4 => \t_V_3_reg_588_reg__0\(6),
      I5 => \t_V_3_reg_588_reg__0\(5),
      O => p_1_in
    );
\or_cond_i_i_reg_2339[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \t_V_3_reg_588_reg__0\(5),
      I1 => \t_V_3_reg_588_reg__0\(6),
      I2 => \t_V_3_reg_588_reg__0\(2),
      I3 => k_buf_2_val_5_U_n_9,
      I4 => \t_V_3_reg_588_reg__0\(1),
      I5 => \t_V_3_reg_588_reg__0__0\(0),
      O => exitcond461_i_fu_689_p2
    );
\or_cond_i_i_reg_2339_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_23480,
      D => p_1_in,
      Q => or_cond_i_i_reg_2339,
      R => '0'
    );
\or_cond_i_reg_2379[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \icmp_reg_2283_reg_n_0_[0]\,
      I1 => \t_V_3_reg_588_reg__0\(1),
      I2 => \t_V_3_reg_588_reg__0\(2),
      I3 => k_buf_2_val_5_U_n_9,
      I4 => \t_V_3_reg_588_reg__0\(6),
      I5 => \t_V_3_reg_588_reg__0\(5),
      O => or_cond_i_fu_825_p2
    );
\or_cond_i_reg_2379_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => or_cond_i_reg_2379,
      I1 => exitcond461_i_reg_23300,
      I2 => or_cond_i_reg_2379_pp0_iter1_reg,
      O => \or_cond_i_reg_2379_pp0_iter1_reg[0]_i_1_n_0\
    );
\or_cond_i_reg_2379_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \or_cond_i_reg_2379_pp0_iter1_reg[0]_i_1_n_0\,
      Q => or_cond_i_reg_2379_pp0_iter1_reg,
      R => '0'
    );
\or_cond_i_reg_2379_pp0_iter2_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => or_cond_i_reg_2379_pp0_iter1_reg,
      I1 => ap_block_pp0_stage0_subdone0_in,
      I2 => or_cond_i_reg_2379_pp0_iter2_reg,
      O => \or_cond_i_reg_2379_pp0_iter2_reg[0]_i_1_n_0\
    );
\or_cond_i_reg_2379_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \or_cond_i_reg_2379_pp0_iter2_reg[0]_i_1_n_0\,
      Q => or_cond_i_reg_2379_pp0_iter2_reg,
      R => '0'
    );
\or_cond_i_reg_2379_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_23480,
      D => or_cond_i_fu_825_p2,
      Q => or_cond_i_reg_2379,
      R => '0'
    );
\p_Result_3_reg_2495[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \p_Result_3_reg_2495[0]_i_34_n_0\,
      I1 => src_kernel_win_1_va_29_fu_252(4),
      I2 => \p_Result_3_reg_2495[0]_i_35_n_0\,
      O => \p_Result_3_reg_2495[0]_i_10_n_0\
    );
\p_Result_3_reg_2495[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_Result_3_reg_2495[0]_i_7_n_0\,
      I1 => \p_Result_3_reg_2495[0]_i_15_n_0\,
      I2 => \src_kernel_win_1_va_35_reg_2446_reg_n_0_[7]\,
      I3 => \p_Result_3_reg_2495[0]_i_19_n_0\,
      O => \p_Result_3_reg_2495[0]_i_11_n_0\
    );
\p_Result_3_reg_2495[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \p_Result_3_reg_2495[0]_i_36_n_0\,
      I1 => src_kernel_win_1_va_29_fu_252(6),
      I2 => \p_Result_3_reg_2495[0]_i_30_n_0\,
      I3 => \p_Result_3_reg_2495[0]_i_28_n_0\,
      I4 => src_kernel_win_1_va_29_fu_252(7),
      I5 => \p_Result_3_reg_2495[0]_i_37_n_0\,
      O => \p_Result_3_reg_2495[0]_i_12_n_0\
    );
\p_Result_3_reg_2495[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \p_Result_3_reg_2495[0]_i_33_n_0\,
      I1 => src_kernel_win_1_va_29_fu_252(5),
      I2 => \p_Result_3_reg_2495[0]_i_32_n_0\,
      I3 => \p_Result_3_reg_2495[0]_i_30_n_0\,
      I4 => src_kernel_win_1_va_29_fu_252(6),
      I5 => \p_Result_3_reg_2495[0]_i_36_n_0\,
      O => \p_Result_3_reg_2495[0]_i_13_n_0\
    );
\p_Result_3_reg_2495[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \p_Result_3_reg_2495[0]_i_35_n_0\,
      I1 => src_kernel_win_1_va_29_fu_252(4),
      I2 => \p_Result_3_reg_2495[0]_i_34_n_0\,
      I3 => \p_Result_3_reg_2495[0]_i_32_n_0\,
      I4 => src_kernel_win_1_va_29_fu_252(5),
      I5 => \p_Result_3_reg_2495[0]_i_33_n_0\,
      O => \p_Result_3_reg_2495[0]_i_14_n_0\
    );
\p_Result_3_reg_2495[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => p_shl3_cast_fu_1532_p1(8),
      I1 => \p_Result_3_reg_2495[0]_i_16_n_0\,
      I2 => p_shl3_cast_fu_1532_p1(7),
      I3 => tmp32_fu_1597_p2(8),
      O => \p_Result_3_reg_2495[0]_i_15_n_0\
    );
\p_Result_3_reg_2495[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_shl3_cast_fu_1532_p1(5),
      I1 => p_shl3_cast_fu_1532_p1(3),
      I2 => p_shl3_cast_fu_1532_p1(1),
      I3 => p_shl3_cast_fu_1532_p1(2),
      I4 => p_shl3_cast_fu_1532_p1(4),
      I5 => p_shl3_cast_fu_1532_p1(6),
      O => \p_Result_3_reg_2495[0]_i_16_n_0\
    );
\p_Result_3_reg_2495[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => \p_Result_3_reg_2495[0]_i_16_n_0\,
      I1 => p_shl3_cast_fu_1532_p1(7),
      I2 => tmp32_fu_1597_p2(7),
      I3 => tmp_117_fu_1565_p2(7),
      O => \p_Result_3_reg_2495[0]_i_19_n_0\
    );
\p_Result_3_reg_2495[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_Result_3_reg_2495[0]_i_16_n_0\,
      I1 => p_shl3_cast_fu_1532_p1(7),
      O => \p_Result_3_reg_2495[0]_i_20_n_0\
    );
\p_Result_3_reg_2495[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB2BB22BB22222"
    )
        port map (
      I0 => \p_Result_3_reg_2495[0]_i_44_n_0\,
      I1 => src_kernel_win_1_va_29_fu_252(3),
      I2 => p_shl3_cast_fu_1532_p1(1),
      I3 => p_shl3_cast_fu_1532_p1(2),
      I4 => tmp32_fu_1597_p2(2),
      I5 => tmp_117_fu_1565_p2(2),
      O => \p_Result_3_reg_2495[0]_i_21_n_0\
    );
\p_Result_3_reg_2495[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB2B222"
    )
        port map (
      I0 => \p_Result_3_reg_2495[0]_i_45_n_0\,
      I1 => src_kernel_win_1_va_29_fu_252(2),
      I2 => tmp_117_fu_1565_p2(1),
      I3 => tmp32_fu_1597_p2(1),
      I4 => p_shl3_cast_fu_1532_p1(1),
      O => \p_Result_3_reg_2495[0]_i_22_n_0\
    );
\p_Result_3_reg_2495[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D77D4114D77DD77D"
    )
        port map (
      I0 => src_kernel_win_1_va_29_fu_252(1),
      I1 => tmp_117_fu_1565_p2(1),
      I2 => tmp32_fu_1597_p2(1),
      I3 => p_shl3_cast_fu_1532_p1(1),
      I4 => tmp32_fu_1597_p2(0),
      I5 => src_kernel_win_1_va_29_fu_252(0),
      O => \p_Result_3_reg_2495[0]_i_23_n_0\
    );
\p_Result_3_reg_2495[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \p_Result_3_reg_2495[0]_i_46_n_0\,
      I1 => src_kernel_win_1_va_29_fu_252(3),
      I2 => \p_Result_3_reg_2495[0]_i_44_n_0\,
      I3 => \p_Result_3_reg_2495[0]_i_34_n_0\,
      I4 => src_kernel_win_1_va_29_fu_252(4),
      I5 => \p_Result_3_reg_2495[0]_i_35_n_0\,
      O => \p_Result_3_reg_2495[0]_i_24_n_0\
    );
\p_Result_3_reg_2495[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \p_Result_3_reg_2495[0]_i_47_n_0\,
      I1 => src_kernel_win_1_va_29_fu_252(2),
      I2 => \p_Result_3_reg_2495[0]_i_45_n_0\,
      I3 => \p_Result_3_reg_2495[0]_i_44_n_0\,
      I4 => src_kernel_win_1_va_29_fu_252(3),
      I5 => \p_Result_3_reg_2495[0]_i_46_n_0\,
      O => \p_Result_3_reg_2495[0]_i_25_n_0\
    );
\p_Result_3_reg_2495[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \p_Result_3_reg_2495[0]_i_23_n_0\,
      I1 => \p_Result_3_reg_2495[0]_i_45_n_0\,
      I2 => src_kernel_win_1_va_29_fu_252(2),
      I3 => tmp_117_fu_1565_p2(1),
      I4 => tmp32_fu_1597_p2(1),
      I5 => p_shl3_cast_fu_1532_p1(1),
      O => \p_Result_3_reg_2495[0]_i_26_n_0\
    );
\p_Result_3_reg_2495[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD2D22DD22D2DD2"
    )
        port map (
      I0 => src_kernel_win_1_va_29_fu_252(0),
      I1 => tmp32_fu_1597_p2(0),
      I2 => src_kernel_win_1_va_29_fu_252(1),
      I3 => tmp_117_fu_1565_p2(1),
      I4 => tmp32_fu_1597_p2(1),
      I5 => p_shl3_cast_fu_1532_p1(1),
      O => \p_Result_3_reg_2495[0]_i_27_n_0\
    );
\p_Result_3_reg_2495[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_117_fu_1565_p2(7),
      I1 => tmp32_fu_1597_p2(7),
      I2 => \p_Result_3_reg_2495[0]_i_16_n_0\,
      I3 => p_shl3_cast_fu_1532_p1(7),
      O => \p_Result_3_reg_2495[0]_i_28_n_0\
    );
\p_Result_3_reg_2495[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => p_shl3_cast_fu_1532_p1(5),
      I1 => p_shl3_cast_fu_1532_p1(3),
      I2 => p_shl3_cast_fu_1532_p1(1),
      I3 => p_shl3_cast_fu_1532_p1(2),
      I4 => p_shl3_cast_fu_1532_p1(4),
      I5 => p_shl3_cast_fu_1532_p1(6),
      O => \p_Result_3_reg_2495[0]_i_29_n_0\
    );
\p_Result_3_reg_2495[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB2BB22BB22222"
    )
        port map (
      I0 => \src_kernel_win_1_va_35_reg_2446_reg_n_0_[7]\,
      I1 => \p_Result_3_reg_2495[0]_i_15_n_0\,
      I2 => \p_Result_3_reg_2495[0]_i_16_n_0\,
      I3 => p_shl3_cast_fu_1532_p1(7),
      I4 => tmp32_fu_1597_p2(7),
      I5 => tmp_117_fu_1565_p2(7),
      O => \p_Result_3_reg_2495[0]_i_3_n_0\
    );
\p_Result_3_reg_2495[0]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_117_fu_1565_p2(6),
      I1 => tmp32_fu_1597_p2(6),
      I2 => \p_Result_3_reg_2495[0]_i_29_n_0\,
      O => \p_Result_3_reg_2495[0]_i_30_n_0\
    );
\p_Result_3_reg_2495[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => p_shl3_cast_fu_1532_p1(4),
      I1 => p_shl3_cast_fu_1532_p1(2),
      I2 => p_shl3_cast_fu_1532_p1(1),
      I3 => p_shl3_cast_fu_1532_p1(3),
      I4 => p_shl3_cast_fu_1532_p1(5),
      O => \p_Result_3_reg_2495[0]_i_31_n_0\
    );
\p_Result_3_reg_2495[0]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_117_fu_1565_p2(5),
      I1 => tmp32_fu_1597_p2(5),
      I2 => \p_Result_3_reg_2495[0]_i_31_n_0\,
      O => \p_Result_3_reg_2495[0]_i_32_n_0\
    );
\p_Result_3_reg_2495[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE01FE0000"
    )
        port map (
      I0 => p_shl3_cast_fu_1532_p1(3),
      I1 => p_shl3_cast_fu_1532_p1(1),
      I2 => p_shl3_cast_fu_1532_p1(2),
      I3 => p_shl3_cast_fu_1532_p1(4),
      I4 => tmp32_fu_1597_p2(4),
      I5 => tmp_117_fu_1565_p2(4),
      O => \p_Result_3_reg_2495[0]_i_33_n_0\
    );
\p_Result_3_reg_2495[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666999999996"
    )
        port map (
      I0 => tmp_117_fu_1565_p2(4),
      I1 => tmp32_fu_1597_p2(4),
      I2 => p_shl3_cast_fu_1532_p1(3),
      I3 => p_shl3_cast_fu_1532_p1(1),
      I4 => p_shl3_cast_fu_1532_p1(2),
      I5 => p_shl3_cast_fu_1532_p1(4),
      O => \p_Result_3_reg_2495[0]_i_34_n_0\
    );
\p_Result_3_reg_2495[0]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1E1E00"
    )
        port map (
      I0 => p_shl3_cast_fu_1532_p1(2),
      I1 => p_shl3_cast_fu_1532_p1(1),
      I2 => p_shl3_cast_fu_1532_p1(3),
      I3 => tmp32_fu_1597_p2(3),
      I4 => tmp_117_fu_1565_p2(3),
      O => \p_Result_3_reg_2495[0]_i_35_n_0\
    );
\p_Result_3_reg_2495[0]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \p_Result_3_reg_2495[0]_i_31_n_0\,
      I1 => tmp32_fu_1597_p2(5),
      I2 => tmp_117_fu_1565_p2(5),
      O => \p_Result_3_reg_2495[0]_i_36_n_0\
    );
\p_Result_3_reg_2495[0]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \p_Result_3_reg_2495[0]_i_29_n_0\,
      I1 => tmp32_fu_1597_p2(6),
      I2 => tmp_117_fu_1565_p2(6),
      O => \p_Result_3_reg_2495[0]_i_37_n_0\
    );
\p_Result_3_reg_2495[0]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_1_va_34_reg_2439(7),
      I1 => \p_Result_3_reg_2495_reg[0]_i_52_n_4\,
      O => \p_Result_3_reg_2495[0]_i_39_n_0\
    );
\p_Result_3_reg_2495[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFFFF7"
    )
        port map (
      I0 => tmp32_fu_1597_p2(8),
      I1 => \p_Result_3_reg_2495_reg[0]_i_18_n_2\,
      I2 => p_shl3_cast_fu_1532_p1(7),
      I3 => \p_Result_3_reg_2495[0]_i_16_n_0\,
      I4 => p_shl3_cast_fu_1532_p1(8),
      O => \p_Result_3_reg_2495[0]_i_4_n_0\
    );
\p_Result_3_reg_2495[0]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_1_va_34_reg_2439(6),
      I1 => \p_Result_3_reg_2495_reg[0]_i_52_n_5\,
      O => \p_Result_3_reg_2495[0]_i_40_n_0\
    );
\p_Result_3_reg_2495[0]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_1_va_34_reg_2439(5),
      I1 => \p_Result_3_reg_2495_reg[0]_i_52_n_6\,
      O => \p_Result_3_reg_2495[0]_i_41_n_0\
    );
\p_Result_3_reg_2495[0]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_1_va_34_reg_2439(4),
      I1 => \p_Result_3_reg_2495_reg[0]_i_52_n_7\,
      O => \p_Result_3_reg_2495[0]_i_42_n_0\
    );
\p_Result_3_reg_2495[0]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699996"
    )
        port map (
      I0 => tmp_117_fu_1565_p2(3),
      I1 => tmp32_fu_1597_p2(3),
      I2 => p_shl3_cast_fu_1532_p1(2),
      I3 => p_shl3_cast_fu_1532_p1(1),
      I4 => p_shl3_cast_fu_1532_p1(3),
      O => \p_Result_3_reg_2495[0]_i_44_n_0\
    );
\p_Result_3_reg_2495[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_117_fu_1565_p2(2),
      I1 => tmp32_fu_1597_p2(2),
      I2 => p_shl3_cast_fu_1532_p1(1),
      I3 => p_shl3_cast_fu_1532_p1(2),
      O => \p_Result_3_reg_2495[0]_i_45_n_0\
    );
\p_Result_3_reg_2495[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => p_shl3_cast_fu_1532_p1(1),
      I1 => p_shl3_cast_fu_1532_p1(2),
      I2 => tmp32_fu_1597_p2(2),
      I3 => tmp_117_fu_1565_p2(2),
      O => \p_Result_3_reg_2495[0]_i_46_n_0\
    );
\p_Result_3_reg_2495[0]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_117_fu_1565_p2(1),
      I1 => tmp32_fu_1597_p2(1),
      I2 => p_shl3_cast_fu_1532_p1(1),
      O => \p_Result_3_reg_2495[0]_i_47_n_0\
    );
\p_Result_3_reg_2495[0]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_1_va_34_reg_2439(3),
      I1 => \p_Val2_29_reg_2501_reg[3]_i_9_n_4\,
      O => \p_Result_3_reg_2495[0]_i_48_n_0\
    );
\p_Result_3_reg_2495[0]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_1_va_34_reg_2439(2),
      I1 => \p_Val2_29_reg_2501_reg[3]_i_9_n_5\,
      O => \p_Result_3_reg_2495[0]_i_49_n_0\
    );
\p_Result_3_reg_2495[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71188EE7E771188E"
    )
        port map (
      I0 => \p_Result_3_reg_2495[0]_i_19_n_0\,
      I1 => \src_kernel_win_1_va_35_reg_2446_reg_n_0_[7]\,
      I2 => p_shl3_cast_fu_1532_p1(8),
      I3 => \p_Result_3_reg_2495[0]_i_20_n_0\,
      I4 => \p_Result_3_reg_2495_reg[0]_i_18_n_2\,
      I5 => tmp32_fu_1597_p2(8),
      O => \p_Result_3_reg_2495[0]_i_5_n_0\
    );
\p_Result_3_reg_2495[0]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_1_va_34_reg_2439(1),
      I1 => \p_Val2_29_reg_2501_reg[3]_i_9_n_6\,
      O => \p_Result_3_reg_2495[0]_i_50_n_0\
    );
\p_Result_3_reg_2495[0]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_1_va_34_reg_2439(0),
      I1 => \p_Val2_29_reg_2501_reg[3]_i_9_n_7\,
      O => \p_Result_3_reg_2495[0]_i_51_n_0\
    );
\p_Result_3_reg_2495[0]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_1_va_36_reg_2453(7),
      I1 => src_kernel_win_1_va_33_fu_268(7),
      O => \p_Result_3_reg_2495[0]_i_53_n_0\
    );
\p_Result_3_reg_2495[0]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_1_va_36_reg_2453(6),
      I1 => src_kernel_win_1_va_33_fu_268(6),
      O => \p_Result_3_reg_2495[0]_i_54_n_0\
    );
\p_Result_3_reg_2495[0]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_1_va_36_reg_2453(5),
      I1 => src_kernel_win_1_va_33_fu_268(5),
      O => \p_Result_3_reg_2495[0]_i_55_n_0\
    );
\p_Result_3_reg_2495[0]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_1_va_36_reg_2453(4),
      I1 => src_kernel_win_1_va_33_fu_268(4),
      O => \p_Result_3_reg_2495[0]_i_56_n_0\
    );
\p_Result_3_reg_2495[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB2B2B22"
    )
        port map (
      I0 => \p_Result_3_reg_2495[0]_i_28_n_0\,
      I1 => src_kernel_win_1_va_29_fu_252(7),
      I2 => \p_Result_3_reg_2495[0]_i_29_n_0\,
      I3 => tmp32_fu_1597_p2(6),
      I4 => tmp_117_fu_1565_p2(6),
      O => \p_Result_3_reg_2495[0]_i_7_n_0\
    );
\p_Result_3_reg_2495[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB2B2B22"
    )
        port map (
      I0 => \p_Result_3_reg_2495[0]_i_30_n_0\,
      I1 => src_kernel_win_1_va_29_fu_252(6),
      I2 => \p_Result_3_reg_2495[0]_i_31_n_0\,
      I3 => tmp32_fu_1597_p2(5),
      I4 => tmp_117_fu_1565_p2(5),
      O => \p_Result_3_reg_2495[0]_i_8_n_0\
    );
\p_Result_3_reg_2495[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \p_Result_3_reg_2495[0]_i_32_n_0\,
      I1 => src_kernel_win_1_va_29_fu_252(5),
      I2 => \p_Result_3_reg_2495[0]_i_33_n_0\,
      O => \p_Result_3_reg_2495[0]_i_9_n_0\
    );
\p_Result_3_reg_2495_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_28_fu_1613_p2(10),
      Q => p_Result_3_reg_2495,
      R => '0'
    );
\p_Result_3_reg_2495_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_3_reg_2495_reg[0]_i_2_n_0\,
      CO(3 downto 1) => \NLW_p_Result_3_reg_2495_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_Result_3_reg_2495_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_Result_3_reg_2495[0]_i_3_n_0\,
      O(3 downto 2) => \NLW_p_Result_3_reg_2495_reg[0]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => p_Val2_28_fu_1613_p2(10),
      O(0) => \p_Val2_28_fu_1613_p2__0\(9),
      S(3 downto 2) => B"00",
      S(1) => \p_Result_3_reg_2495[0]_i_4_n_0\,
      S(0) => \p_Result_3_reg_2495[0]_i_5_n_0\
    );
\p_Result_3_reg_2495_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_3_reg_2495_reg[0]_i_38_n_0\,
      CO(3) => \p_Result_3_reg_2495_reg[0]_i_17_n_0\,
      CO(2) => \p_Result_3_reg_2495_reg[0]_i_17_n_1\,
      CO(1) => \p_Result_3_reg_2495_reg[0]_i_17_n_2\,
      CO(0) => \p_Result_3_reg_2495_reg[0]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => src_kernel_win_1_va_34_reg_2439(7 downto 4),
      O(3 downto 0) => tmp32_fu_1597_p2(7 downto 4),
      S(3) => \p_Result_3_reg_2495[0]_i_39_n_0\,
      S(2) => \p_Result_3_reg_2495[0]_i_40_n_0\,
      S(1) => \p_Result_3_reg_2495[0]_i_41_n_0\,
      S(0) => \p_Result_3_reg_2495[0]_i_42_n_0\
    );
\p_Result_3_reg_2495_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_3_reg_2495_reg[0]_i_17_n_0\,
      CO(3 downto 2) => \NLW_p_Result_3_reg_2495_reg[0]_i_18_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Result_3_reg_2495_reg[0]_i_18_n_2\,
      CO(0) => \NLW_p_Result_3_reg_2495_reg[0]_i_18_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => \NLW_p_Result_3_reg_2495_reg[0]_i_18_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp32_fu_1597_p2(8),
      S(3 downto 1) => B"001",
      S(0) => \p_Result_3_reg_2495_reg[0]_i_43_n_7\
    );
\p_Result_3_reg_2495_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_3_reg_2495_reg[0]_i_6_n_0\,
      CO(3) => \p_Result_3_reg_2495_reg[0]_i_2_n_0\,
      CO(2) => \p_Result_3_reg_2495_reg[0]_i_2_n_1\,
      CO(1) => \p_Result_3_reg_2495_reg[0]_i_2_n_2\,
      CO(0) => \p_Result_3_reg_2495_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \p_Result_3_reg_2495[0]_i_7_n_0\,
      DI(2) => \p_Result_3_reg_2495[0]_i_8_n_0\,
      DI(1) => \p_Result_3_reg_2495[0]_i_9_n_0\,
      DI(0) => \p_Result_3_reg_2495[0]_i_10_n_0\,
      O(3) => \p_Val2_28_fu_1613_p2__0\(8),
      O(2 downto 0) => \NLW_p_Result_3_reg_2495_reg[0]_i_2_O_UNCONNECTED\(2 downto 0),
      S(3) => \p_Result_3_reg_2495[0]_i_11_n_0\,
      S(2) => \p_Result_3_reg_2495[0]_i_12_n_0\,
      S(1) => \p_Result_3_reg_2495[0]_i_13_n_0\,
      S(0) => \p_Result_3_reg_2495[0]_i_14_n_0\
    );
\p_Result_3_reg_2495_reg[0]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Result_3_reg_2495_reg[0]_i_38_n_0\,
      CO(2) => \p_Result_3_reg_2495_reg[0]_i_38_n_1\,
      CO(1) => \p_Result_3_reg_2495_reg[0]_i_38_n_2\,
      CO(0) => \p_Result_3_reg_2495_reg[0]_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => src_kernel_win_1_va_34_reg_2439(3 downto 0),
      O(3 downto 0) => tmp32_fu_1597_p2(3 downto 0),
      S(3) => \p_Result_3_reg_2495[0]_i_48_n_0\,
      S(2) => \p_Result_3_reg_2495[0]_i_49_n_0\,
      S(1) => \p_Result_3_reg_2495[0]_i_50_n_0\,
      S(0) => \p_Result_3_reg_2495[0]_i_51_n_0\
    );
\p_Result_3_reg_2495_reg[0]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_3_reg_2495_reg[0]_i_52_n_0\,
      CO(3 downto 0) => \NLW_p_Result_3_reg_2495_reg[0]_i_43_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_Result_3_reg_2495_reg[0]_i_43_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_Result_3_reg_2495_reg[0]_i_43_n_7\,
      S(3 downto 0) => B"0001"
    );
\p_Result_3_reg_2495_reg[0]_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_29_reg_2501_reg[3]_i_9_n_0\,
      CO(3) => \p_Result_3_reg_2495_reg[0]_i_52_n_0\,
      CO(2) => \p_Result_3_reg_2495_reg[0]_i_52_n_1\,
      CO(1) => \p_Result_3_reg_2495_reg[0]_i_52_n_2\,
      CO(0) => \p_Result_3_reg_2495_reg[0]_i_52_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => src_kernel_win_1_va_36_reg_2453(7 downto 4),
      O(3) => \p_Result_3_reg_2495_reg[0]_i_52_n_4\,
      O(2) => \p_Result_3_reg_2495_reg[0]_i_52_n_5\,
      O(1) => \p_Result_3_reg_2495_reg[0]_i_52_n_6\,
      O(0) => \p_Result_3_reg_2495_reg[0]_i_52_n_7\,
      S(3) => \p_Result_3_reg_2495[0]_i_53_n_0\,
      S(2) => \p_Result_3_reg_2495[0]_i_54_n_0\,
      S(1) => \p_Result_3_reg_2495[0]_i_55_n_0\,
      S(0) => \p_Result_3_reg_2495[0]_i_56_n_0\
    );
\p_Result_3_reg_2495_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Result_3_reg_2495_reg[0]_i_6_n_0\,
      CO(2) => \p_Result_3_reg_2495_reg[0]_i_6_n_1\,
      CO(1) => \p_Result_3_reg_2495_reg[0]_i_6_n_2\,
      CO(0) => \p_Result_3_reg_2495_reg[0]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \p_Result_3_reg_2495[0]_i_21_n_0\,
      DI(2) => \p_Result_3_reg_2495[0]_i_22_n_0\,
      DI(1) => \p_Result_3_reg_2495[0]_i_23_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_p_Result_3_reg_2495_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Result_3_reg_2495[0]_i_24_n_0\,
      S(2) => \p_Result_3_reg_2495[0]_i_25_n_0\,
      S(1) => \p_Result_3_reg_2495[0]_i_26_n_0\,
      S(0) => \p_Result_3_reg_2495[0]_i_27_n_0\
    );
\p_Result_4_reg_2511[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \p_Result_4_reg_2511[0]_i_34_n_0\,
      I1 => src_kernel_win_2_va_29_fu_276(4),
      I2 => \p_Result_4_reg_2511[0]_i_35_n_0\,
      O => \p_Result_4_reg_2511[0]_i_10_n_0\
    );
\p_Result_4_reg_2511[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_Result_4_reg_2511[0]_i_7_n_0\,
      I1 => \p_Result_4_reg_2511[0]_i_15_n_0\,
      I2 => \src_kernel_win_2_va_38_reg_2466_reg_n_0_[7]\,
      I3 => \p_Result_4_reg_2511[0]_i_19_n_0\,
      O => \p_Result_4_reg_2511[0]_i_11_n_0\
    );
\p_Result_4_reg_2511[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \p_Result_4_reg_2511[0]_i_36_n_0\,
      I1 => src_kernel_win_2_va_29_fu_276(6),
      I2 => \p_Result_4_reg_2511[0]_i_30_n_0\,
      I3 => \p_Result_4_reg_2511[0]_i_28_n_0\,
      I4 => src_kernel_win_2_va_29_fu_276(7),
      I5 => \p_Result_4_reg_2511[0]_i_37_n_0\,
      O => \p_Result_4_reg_2511[0]_i_12_n_0\
    );
\p_Result_4_reg_2511[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \p_Result_4_reg_2511[0]_i_33_n_0\,
      I1 => src_kernel_win_2_va_29_fu_276(5),
      I2 => \p_Result_4_reg_2511[0]_i_32_n_0\,
      I3 => \p_Result_4_reg_2511[0]_i_30_n_0\,
      I4 => src_kernel_win_2_va_29_fu_276(6),
      I5 => \p_Result_4_reg_2511[0]_i_36_n_0\,
      O => \p_Result_4_reg_2511[0]_i_13_n_0\
    );
\p_Result_4_reg_2511[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \p_Result_4_reg_2511[0]_i_35_n_0\,
      I1 => src_kernel_win_2_va_29_fu_276(4),
      I2 => \p_Result_4_reg_2511[0]_i_34_n_0\,
      I3 => \p_Result_4_reg_2511[0]_i_32_n_0\,
      I4 => src_kernel_win_2_va_29_fu_276(5),
      I5 => \p_Result_4_reg_2511[0]_i_33_n_0\,
      O => \p_Result_4_reg_2511[0]_i_14_n_0\
    );
\p_Result_4_reg_2511[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => p_shl4_cast_fu_1700_p1(8),
      I1 => \p_Result_4_reg_2511[0]_i_16_n_0\,
      I2 => p_shl4_cast_fu_1700_p1(7),
      I3 => tmp40_fu_1765_p2(8),
      O => \p_Result_4_reg_2511[0]_i_15_n_0\
    );
\p_Result_4_reg_2511[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_shl4_cast_fu_1700_p1(5),
      I1 => p_shl4_cast_fu_1700_p1(3),
      I2 => p_shl4_cast_fu_1700_p1(1),
      I3 => p_shl4_cast_fu_1700_p1(2),
      I4 => p_shl4_cast_fu_1700_p1(4),
      I5 => p_shl4_cast_fu_1700_p1(6),
      O => \p_Result_4_reg_2511[0]_i_16_n_0\
    );
\p_Result_4_reg_2511[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => \p_Result_4_reg_2511[0]_i_16_n_0\,
      I1 => p_shl4_cast_fu_1700_p1(7),
      I2 => tmp40_fu_1765_p2(7),
      I3 => tmp_125_fu_1733_p2(7),
      O => \p_Result_4_reg_2511[0]_i_19_n_0\
    );
\p_Result_4_reg_2511[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_Result_4_reg_2511[0]_i_16_n_0\,
      I1 => p_shl4_cast_fu_1700_p1(7),
      O => \p_Result_4_reg_2511[0]_i_20_n_0\
    );
\p_Result_4_reg_2511[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB2BB22BB22222"
    )
        port map (
      I0 => \p_Result_4_reg_2511[0]_i_44_n_0\,
      I1 => src_kernel_win_2_va_29_fu_276(3),
      I2 => p_shl4_cast_fu_1700_p1(1),
      I3 => p_shl4_cast_fu_1700_p1(2),
      I4 => tmp40_fu_1765_p2(2),
      I5 => tmp_125_fu_1733_p2(2),
      O => \p_Result_4_reg_2511[0]_i_21_n_0\
    );
\p_Result_4_reg_2511[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB2B222"
    )
        port map (
      I0 => \p_Result_4_reg_2511[0]_i_45_n_0\,
      I1 => src_kernel_win_2_va_29_fu_276(2),
      I2 => tmp_125_fu_1733_p2(1),
      I3 => tmp40_fu_1765_p2(1),
      I4 => p_shl4_cast_fu_1700_p1(1),
      O => \p_Result_4_reg_2511[0]_i_22_n_0\
    );
\p_Result_4_reg_2511[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D77D4114D77DD77D"
    )
        port map (
      I0 => src_kernel_win_2_va_29_fu_276(1),
      I1 => tmp_125_fu_1733_p2(1),
      I2 => tmp40_fu_1765_p2(1),
      I3 => p_shl4_cast_fu_1700_p1(1),
      I4 => tmp40_fu_1765_p2(0),
      I5 => src_kernel_win_2_va_29_fu_276(0),
      O => \p_Result_4_reg_2511[0]_i_23_n_0\
    );
\p_Result_4_reg_2511[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \p_Result_4_reg_2511[0]_i_46_n_0\,
      I1 => src_kernel_win_2_va_29_fu_276(3),
      I2 => \p_Result_4_reg_2511[0]_i_44_n_0\,
      I3 => \p_Result_4_reg_2511[0]_i_34_n_0\,
      I4 => src_kernel_win_2_va_29_fu_276(4),
      I5 => \p_Result_4_reg_2511[0]_i_35_n_0\,
      O => \p_Result_4_reg_2511[0]_i_24_n_0\
    );
\p_Result_4_reg_2511[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \p_Result_4_reg_2511[0]_i_47_n_0\,
      I1 => src_kernel_win_2_va_29_fu_276(2),
      I2 => \p_Result_4_reg_2511[0]_i_45_n_0\,
      I3 => \p_Result_4_reg_2511[0]_i_44_n_0\,
      I4 => src_kernel_win_2_va_29_fu_276(3),
      I5 => \p_Result_4_reg_2511[0]_i_46_n_0\,
      O => \p_Result_4_reg_2511[0]_i_25_n_0\
    );
\p_Result_4_reg_2511[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \p_Result_4_reg_2511[0]_i_23_n_0\,
      I1 => \p_Result_4_reg_2511[0]_i_45_n_0\,
      I2 => src_kernel_win_2_va_29_fu_276(2),
      I3 => tmp_125_fu_1733_p2(1),
      I4 => tmp40_fu_1765_p2(1),
      I5 => p_shl4_cast_fu_1700_p1(1),
      O => \p_Result_4_reg_2511[0]_i_26_n_0\
    );
\p_Result_4_reg_2511[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD2D22DD22D2DD2"
    )
        port map (
      I0 => src_kernel_win_2_va_29_fu_276(0),
      I1 => tmp40_fu_1765_p2(0),
      I2 => src_kernel_win_2_va_29_fu_276(1),
      I3 => tmp_125_fu_1733_p2(1),
      I4 => tmp40_fu_1765_p2(1),
      I5 => p_shl4_cast_fu_1700_p1(1),
      O => \p_Result_4_reg_2511[0]_i_27_n_0\
    );
\p_Result_4_reg_2511[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_125_fu_1733_p2(7),
      I1 => tmp40_fu_1765_p2(7),
      I2 => \p_Result_4_reg_2511[0]_i_16_n_0\,
      I3 => p_shl4_cast_fu_1700_p1(7),
      O => \p_Result_4_reg_2511[0]_i_28_n_0\
    );
\p_Result_4_reg_2511[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => p_shl4_cast_fu_1700_p1(5),
      I1 => p_shl4_cast_fu_1700_p1(3),
      I2 => p_shl4_cast_fu_1700_p1(1),
      I3 => p_shl4_cast_fu_1700_p1(2),
      I4 => p_shl4_cast_fu_1700_p1(4),
      I5 => p_shl4_cast_fu_1700_p1(6),
      O => \p_Result_4_reg_2511[0]_i_29_n_0\
    );
\p_Result_4_reg_2511[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB2BB22BB22222"
    )
        port map (
      I0 => \src_kernel_win_2_va_38_reg_2466_reg_n_0_[7]\,
      I1 => \p_Result_4_reg_2511[0]_i_15_n_0\,
      I2 => \p_Result_4_reg_2511[0]_i_16_n_0\,
      I3 => p_shl4_cast_fu_1700_p1(7),
      I4 => tmp40_fu_1765_p2(7),
      I5 => tmp_125_fu_1733_p2(7),
      O => \p_Result_4_reg_2511[0]_i_3_n_0\
    );
\p_Result_4_reg_2511[0]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_125_fu_1733_p2(6),
      I1 => tmp40_fu_1765_p2(6),
      I2 => \p_Result_4_reg_2511[0]_i_29_n_0\,
      O => \p_Result_4_reg_2511[0]_i_30_n_0\
    );
\p_Result_4_reg_2511[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => p_shl4_cast_fu_1700_p1(4),
      I1 => p_shl4_cast_fu_1700_p1(2),
      I2 => p_shl4_cast_fu_1700_p1(1),
      I3 => p_shl4_cast_fu_1700_p1(3),
      I4 => p_shl4_cast_fu_1700_p1(5),
      O => \p_Result_4_reg_2511[0]_i_31_n_0\
    );
\p_Result_4_reg_2511[0]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_125_fu_1733_p2(5),
      I1 => tmp40_fu_1765_p2(5),
      I2 => \p_Result_4_reg_2511[0]_i_31_n_0\,
      O => \p_Result_4_reg_2511[0]_i_32_n_0\
    );
\p_Result_4_reg_2511[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE01FE0000"
    )
        port map (
      I0 => p_shl4_cast_fu_1700_p1(3),
      I1 => p_shl4_cast_fu_1700_p1(1),
      I2 => p_shl4_cast_fu_1700_p1(2),
      I3 => p_shl4_cast_fu_1700_p1(4),
      I4 => tmp40_fu_1765_p2(4),
      I5 => tmp_125_fu_1733_p2(4),
      O => \p_Result_4_reg_2511[0]_i_33_n_0\
    );
\p_Result_4_reg_2511[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666999999996"
    )
        port map (
      I0 => tmp_125_fu_1733_p2(4),
      I1 => tmp40_fu_1765_p2(4),
      I2 => p_shl4_cast_fu_1700_p1(3),
      I3 => p_shl4_cast_fu_1700_p1(1),
      I4 => p_shl4_cast_fu_1700_p1(2),
      I5 => p_shl4_cast_fu_1700_p1(4),
      O => \p_Result_4_reg_2511[0]_i_34_n_0\
    );
\p_Result_4_reg_2511[0]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1E1E00"
    )
        port map (
      I0 => p_shl4_cast_fu_1700_p1(2),
      I1 => p_shl4_cast_fu_1700_p1(1),
      I2 => p_shl4_cast_fu_1700_p1(3),
      I3 => tmp40_fu_1765_p2(3),
      I4 => tmp_125_fu_1733_p2(3),
      O => \p_Result_4_reg_2511[0]_i_35_n_0\
    );
\p_Result_4_reg_2511[0]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \p_Result_4_reg_2511[0]_i_31_n_0\,
      I1 => tmp40_fu_1765_p2(5),
      I2 => tmp_125_fu_1733_p2(5),
      O => \p_Result_4_reg_2511[0]_i_36_n_0\
    );
\p_Result_4_reg_2511[0]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \p_Result_4_reg_2511[0]_i_29_n_0\,
      I1 => tmp40_fu_1765_p2(6),
      I2 => tmp_125_fu_1733_p2(6),
      O => \p_Result_4_reg_2511[0]_i_37_n_0\
    );
\p_Result_4_reg_2511[0]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_2_va_37_reg_2459(7),
      I1 => \p_Result_4_reg_2511_reg[0]_i_52_n_4\,
      O => \p_Result_4_reg_2511[0]_i_39_n_0\
    );
\p_Result_4_reg_2511[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFFFF7"
    )
        port map (
      I0 => tmp40_fu_1765_p2(8),
      I1 => \p_Result_4_reg_2511_reg[0]_i_18_n_2\,
      I2 => p_shl4_cast_fu_1700_p1(7),
      I3 => \p_Result_4_reg_2511[0]_i_16_n_0\,
      I4 => p_shl4_cast_fu_1700_p1(8),
      O => \p_Result_4_reg_2511[0]_i_4_n_0\
    );
\p_Result_4_reg_2511[0]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_2_va_37_reg_2459(6),
      I1 => \p_Result_4_reg_2511_reg[0]_i_52_n_5\,
      O => \p_Result_4_reg_2511[0]_i_40_n_0\
    );
\p_Result_4_reg_2511[0]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_2_va_37_reg_2459(5),
      I1 => \p_Result_4_reg_2511_reg[0]_i_52_n_6\,
      O => \p_Result_4_reg_2511[0]_i_41_n_0\
    );
\p_Result_4_reg_2511[0]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_2_va_37_reg_2459(4),
      I1 => \p_Result_4_reg_2511_reg[0]_i_52_n_7\,
      O => \p_Result_4_reg_2511[0]_i_42_n_0\
    );
\p_Result_4_reg_2511[0]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699996"
    )
        port map (
      I0 => tmp_125_fu_1733_p2(3),
      I1 => tmp40_fu_1765_p2(3),
      I2 => p_shl4_cast_fu_1700_p1(2),
      I3 => p_shl4_cast_fu_1700_p1(1),
      I4 => p_shl4_cast_fu_1700_p1(3),
      O => \p_Result_4_reg_2511[0]_i_44_n_0\
    );
\p_Result_4_reg_2511[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_125_fu_1733_p2(2),
      I1 => tmp40_fu_1765_p2(2),
      I2 => p_shl4_cast_fu_1700_p1(1),
      I3 => p_shl4_cast_fu_1700_p1(2),
      O => \p_Result_4_reg_2511[0]_i_45_n_0\
    );
\p_Result_4_reg_2511[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => p_shl4_cast_fu_1700_p1(1),
      I1 => p_shl4_cast_fu_1700_p1(2),
      I2 => tmp40_fu_1765_p2(2),
      I3 => tmp_125_fu_1733_p2(2),
      O => \p_Result_4_reg_2511[0]_i_46_n_0\
    );
\p_Result_4_reg_2511[0]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_125_fu_1733_p2(1),
      I1 => tmp40_fu_1765_p2(1),
      I2 => p_shl4_cast_fu_1700_p1(1),
      O => \p_Result_4_reg_2511[0]_i_47_n_0\
    );
\p_Result_4_reg_2511[0]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_2_va_37_reg_2459(3),
      I1 => \p_Val2_32_reg_2517_reg[3]_i_9_n_4\,
      O => \p_Result_4_reg_2511[0]_i_48_n_0\
    );
\p_Result_4_reg_2511[0]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_2_va_37_reg_2459(2),
      I1 => \p_Val2_32_reg_2517_reg[3]_i_9_n_5\,
      O => \p_Result_4_reg_2511[0]_i_49_n_0\
    );
\p_Result_4_reg_2511[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71188EE7E771188E"
    )
        port map (
      I0 => \p_Result_4_reg_2511[0]_i_19_n_0\,
      I1 => \src_kernel_win_2_va_38_reg_2466_reg_n_0_[7]\,
      I2 => p_shl4_cast_fu_1700_p1(8),
      I3 => \p_Result_4_reg_2511[0]_i_20_n_0\,
      I4 => \p_Result_4_reg_2511_reg[0]_i_18_n_2\,
      I5 => tmp40_fu_1765_p2(8),
      O => \p_Result_4_reg_2511[0]_i_5_n_0\
    );
\p_Result_4_reg_2511[0]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_2_va_37_reg_2459(1),
      I1 => \p_Val2_32_reg_2517_reg[3]_i_9_n_6\,
      O => \p_Result_4_reg_2511[0]_i_50_n_0\
    );
\p_Result_4_reg_2511[0]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_2_va_37_reg_2459(0),
      I1 => \p_Val2_32_reg_2517_reg[3]_i_9_n_7\,
      O => \p_Result_4_reg_2511[0]_i_51_n_0\
    );
\p_Result_4_reg_2511[0]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_2_va_39_reg_2473(7),
      I1 => src_kernel_win_2_va_33_fu_292(7),
      O => \p_Result_4_reg_2511[0]_i_53_n_0\
    );
\p_Result_4_reg_2511[0]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_2_va_39_reg_2473(6),
      I1 => src_kernel_win_2_va_33_fu_292(6),
      O => \p_Result_4_reg_2511[0]_i_54_n_0\
    );
\p_Result_4_reg_2511[0]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_2_va_39_reg_2473(5),
      I1 => src_kernel_win_2_va_33_fu_292(5),
      O => \p_Result_4_reg_2511[0]_i_55_n_0\
    );
\p_Result_4_reg_2511[0]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_2_va_39_reg_2473(4),
      I1 => src_kernel_win_2_va_33_fu_292(4),
      O => \p_Result_4_reg_2511[0]_i_56_n_0\
    );
\p_Result_4_reg_2511[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB2B2B22"
    )
        port map (
      I0 => \p_Result_4_reg_2511[0]_i_28_n_0\,
      I1 => src_kernel_win_2_va_29_fu_276(7),
      I2 => \p_Result_4_reg_2511[0]_i_29_n_0\,
      I3 => tmp40_fu_1765_p2(6),
      I4 => tmp_125_fu_1733_p2(6),
      O => \p_Result_4_reg_2511[0]_i_7_n_0\
    );
\p_Result_4_reg_2511[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB2B2B22"
    )
        port map (
      I0 => \p_Result_4_reg_2511[0]_i_30_n_0\,
      I1 => src_kernel_win_2_va_29_fu_276(6),
      I2 => \p_Result_4_reg_2511[0]_i_31_n_0\,
      I3 => tmp40_fu_1765_p2(5),
      I4 => tmp_125_fu_1733_p2(5),
      O => \p_Result_4_reg_2511[0]_i_8_n_0\
    );
\p_Result_4_reg_2511[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \p_Result_4_reg_2511[0]_i_32_n_0\,
      I1 => src_kernel_win_2_va_29_fu_276(5),
      I2 => \p_Result_4_reg_2511[0]_i_33_n_0\,
      O => \p_Result_4_reg_2511[0]_i_9_n_0\
    );
\p_Result_4_reg_2511_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_31_fu_1781_p2(10),
      Q => p_Result_4_reg_2511,
      R => '0'
    );
\p_Result_4_reg_2511_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_4_reg_2511_reg[0]_i_2_n_0\,
      CO(3 downto 1) => \NLW_p_Result_4_reg_2511_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_Result_4_reg_2511_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_Result_4_reg_2511[0]_i_3_n_0\,
      O(3 downto 2) => \NLW_p_Result_4_reg_2511_reg[0]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => p_Val2_31_fu_1781_p2(10),
      O(0) => \p_Val2_31_fu_1781_p2__0\(9),
      S(3 downto 2) => B"00",
      S(1) => \p_Result_4_reg_2511[0]_i_4_n_0\,
      S(0) => \p_Result_4_reg_2511[0]_i_5_n_0\
    );
\p_Result_4_reg_2511_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_4_reg_2511_reg[0]_i_38_n_0\,
      CO(3) => \p_Result_4_reg_2511_reg[0]_i_17_n_0\,
      CO(2) => \p_Result_4_reg_2511_reg[0]_i_17_n_1\,
      CO(1) => \p_Result_4_reg_2511_reg[0]_i_17_n_2\,
      CO(0) => \p_Result_4_reg_2511_reg[0]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => src_kernel_win_2_va_37_reg_2459(7 downto 4),
      O(3 downto 0) => tmp40_fu_1765_p2(7 downto 4),
      S(3) => \p_Result_4_reg_2511[0]_i_39_n_0\,
      S(2) => \p_Result_4_reg_2511[0]_i_40_n_0\,
      S(1) => \p_Result_4_reg_2511[0]_i_41_n_0\,
      S(0) => \p_Result_4_reg_2511[0]_i_42_n_0\
    );
\p_Result_4_reg_2511_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_4_reg_2511_reg[0]_i_17_n_0\,
      CO(3 downto 2) => \NLW_p_Result_4_reg_2511_reg[0]_i_18_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Result_4_reg_2511_reg[0]_i_18_n_2\,
      CO(0) => \NLW_p_Result_4_reg_2511_reg[0]_i_18_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => \NLW_p_Result_4_reg_2511_reg[0]_i_18_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp40_fu_1765_p2(8),
      S(3 downto 1) => B"001",
      S(0) => \p_Result_4_reg_2511_reg[0]_i_43_n_7\
    );
\p_Result_4_reg_2511_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_4_reg_2511_reg[0]_i_6_n_0\,
      CO(3) => \p_Result_4_reg_2511_reg[0]_i_2_n_0\,
      CO(2) => \p_Result_4_reg_2511_reg[0]_i_2_n_1\,
      CO(1) => \p_Result_4_reg_2511_reg[0]_i_2_n_2\,
      CO(0) => \p_Result_4_reg_2511_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \p_Result_4_reg_2511[0]_i_7_n_0\,
      DI(2) => \p_Result_4_reg_2511[0]_i_8_n_0\,
      DI(1) => \p_Result_4_reg_2511[0]_i_9_n_0\,
      DI(0) => \p_Result_4_reg_2511[0]_i_10_n_0\,
      O(3) => \p_Val2_31_fu_1781_p2__0\(8),
      O(2 downto 0) => \NLW_p_Result_4_reg_2511_reg[0]_i_2_O_UNCONNECTED\(2 downto 0),
      S(3) => \p_Result_4_reg_2511[0]_i_11_n_0\,
      S(2) => \p_Result_4_reg_2511[0]_i_12_n_0\,
      S(1) => \p_Result_4_reg_2511[0]_i_13_n_0\,
      S(0) => \p_Result_4_reg_2511[0]_i_14_n_0\
    );
\p_Result_4_reg_2511_reg[0]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Result_4_reg_2511_reg[0]_i_38_n_0\,
      CO(2) => \p_Result_4_reg_2511_reg[0]_i_38_n_1\,
      CO(1) => \p_Result_4_reg_2511_reg[0]_i_38_n_2\,
      CO(0) => \p_Result_4_reg_2511_reg[0]_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => src_kernel_win_2_va_37_reg_2459(3 downto 0),
      O(3 downto 0) => tmp40_fu_1765_p2(3 downto 0),
      S(3) => \p_Result_4_reg_2511[0]_i_48_n_0\,
      S(2) => \p_Result_4_reg_2511[0]_i_49_n_0\,
      S(1) => \p_Result_4_reg_2511[0]_i_50_n_0\,
      S(0) => \p_Result_4_reg_2511[0]_i_51_n_0\
    );
\p_Result_4_reg_2511_reg[0]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_4_reg_2511_reg[0]_i_52_n_0\,
      CO(3 downto 0) => \NLW_p_Result_4_reg_2511_reg[0]_i_43_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_Result_4_reg_2511_reg[0]_i_43_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_Result_4_reg_2511_reg[0]_i_43_n_7\,
      S(3 downto 0) => B"0001"
    );
\p_Result_4_reg_2511_reg[0]_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_32_reg_2517_reg[3]_i_9_n_0\,
      CO(3) => \p_Result_4_reg_2511_reg[0]_i_52_n_0\,
      CO(2) => \p_Result_4_reg_2511_reg[0]_i_52_n_1\,
      CO(1) => \p_Result_4_reg_2511_reg[0]_i_52_n_2\,
      CO(0) => \p_Result_4_reg_2511_reg[0]_i_52_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => src_kernel_win_2_va_39_reg_2473(7 downto 4),
      O(3) => \p_Result_4_reg_2511_reg[0]_i_52_n_4\,
      O(2) => \p_Result_4_reg_2511_reg[0]_i_52_n_5\,
      O(1) => \p_Result_4_reg_2511_reg[0]_i_52_n_6\,
      O(0) => \p_Result_4_reg_2511_reg[0]_i_52_n_7\,
      S(3) => \p_Result_4_reg_2511[0]_i_53_n_0\,
      S(2) => \p_Result_4_reg_2511[0]_i_54_n_0\,
      S(1) => \p_Result_4_reg_2511[0]_i_55_n_0\,
      S(0) => \p_Result_4_reg_2511[0]_i_56_n_0\
    );
\p_Result_4_reg_2511_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Result_4_reg_2511_reg[0]_i_6_n_0\,
      CO(2) => \p_Result_4_reg_2511_reg[0]_i_6_n_1\,
      CO(1) => \p_Result_4_reg_2511_reg[0]_i_6_n_2\,
      CO(0) => \p_Result_4_reg_2511_reg[0]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \p_Result_4_reg_2511[0]_i_21_n_0\,
      DI(2) => \p_Result_4_reg_2511[0]_i_22_n_0\,
      DI(1) => \p_Result_4_reg_2511[0]_i_23_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_p_Result_4_reg_2511_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Result_4_reg_2511[0]_i_24_n_0\,
      S(2) => \p_Result_4_reg_2511[0]_i_25_n_0\,
      S(1) => \p_Result_4_reg_2511[0]_i_26_n_0\,
      S(0) => \p_Result_4_reg_2511[0]_i_27_n_0\
    );
\p_Result_s_reg_2479[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => or_cond_i_reg_2379_pp0_iter1_reg,
      I1 => ap_block_pp0_stage0_subdone0_in,
      O => not_i_i3_reg_25060
    );
\p_Result_s_reg_2479[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \p_Result_s_reg_2479[0]_i_33_n_0\,
      I1 => src_kernel_win_0_va_29_fu_228(5),
      I2 => \p_Result_s_reg_2479[0]_i_34_n_0\,
      O => \p_Result_s_reg_2479[0]_i_10_n_0\
    );
\p_Result_s_reg_2479[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \p_Result_s_reg_2479[0]_i_35_n_0\,
      I1 => src_kernel_win_0_va_29_fu_228(4),
      I2 => \p_Result_s_reg_2479[0]_i_36_n_0\,
      O => \p_Result_s_reg_2479[0]_i_11_n_0\
    );
\p_Result_s_reg_2479[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_Result_s_reg_2479[0]_i_8_n_0\,
      I1 => \p_Result_s_reg_2479[0]_i_16_n_0\,
      I2 => \src_kernel_win_0_va_35_reg_2426_reg_n_0_[7]\,
      I3 => \p_Result_s_reg_2479[0]_i_20_n_0\,
      O => \p_Result_s_reg_2479[0]_i_12_n_0\
    );
\p_Result_s_reg_2479[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \p_Result_s_reg_2479[0]_i_37_n_0\,
      I1 => src_kernel_win_0_va_29_fu_228(6),
      I2 => \p_Result_s_reg_2479[0]_i_31_n_0\,
      I3 => \p_Result_s_reg_2479[0]_i_29_n_0\,
      I4 => src_kernel_win_0_va_29_fu_228(7),
      I5 => \p_Result_s_reg_2479[0]_i_38_n_0\,
      O => \p_Result_s_reg_2479[0]_i_13_n_0\
    );
\p_Result_s_reg_2479[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \p_Result_s_reg_2479[0]_i_34_n_0\,
      I1 => src_kernel_win_0_va_29_fu_228(5),
      I2 => \p_Result_s_reg_2479[0]_i_33_n_0\,
      I3 => \p_Result_s_reg_2479[0]_i_31_n_0\,
      I4 => src_kernel_win_0_va_29_fu_228(6),
      I5 => \p_Result_s_reg_2479[0]_i_37_n_0\,
      O => \p_Result_s_reg_2479[0]_i_14_n_0\
    );
\p_Result_s_reg_2479[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \p_Result_s_reg_2479[0]_i_36_n_0\,
      I1 => src_kernel_win_0_va_29_fu_228(4),
      I2 => \p_Result_s_reg_2479[0]_i_35_n_0\,
      I3 => \p_Result_s_reg_2479[0]_i_33_n_0\,
      I4 => src_kernel_win_0_va_29_fu_228(5),
      I5 => \p_Result_s_reg_2479[0]_i_34_n_0\,
      O => \p_Result_s_reg_2479[0]_i_15_n_0\
    );
\p_Result_s_reg_2479[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => p_shl_cast_fu_1364_p1(8),
      I1 => \p_Result_s_reg_2479[0]_i_17_n_0\,
      I2 => p_shl_cast_fu_1364_p1(7),
      I3 => tmp24_fu_1429_p2(8),
      O => \p_Result_s_reg_2479[0]_i_16_n_0\
    );
\p_Result_s_reg_2479[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_shl_cast_fu_1364_p1(5),
      I1 => p_shl_cast_fu_1364_p1(3),
      I2 => p_shl_cast_fu_1364_p1(1),
      I3 => p_shl_cast_fu_1364_p1(2),
      I4 => p_shl_cast_fu_1364_p1(4),
      I5 => p_shl_cast_fu_1364_p1(6),
      O => \p_Result_s_reg_2479[0]_i_17_n_0\
    );
\p_Result_s_reg_2479[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => \p_Result_s_reg_2479[0]_i_17_n_0\,
      I1 => p_shl_cast_fu_1364_p1(7),
      I2 => tmp24_fu_1429_p2(7),
      I3 => tmp_109_fu_1397_p2(7),
      O => \p_Result_s_reg_2479[0]_i_20_n_0\
    );
\p_Result_s_reg_2479[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_Result_s_reg_2479[0]_i_17_n_0\,
      I1 => p_shl_cast_fu_1364_p1(7),
      O => \p_Result_s_reg_2479[0]_i_21_n_0\
    );
\p_Result_s_reg_2479[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB2BB22BB22222"
    )
        port map (
      I0 => \p_Result_s_reg_2479[0]_i_45_n_0\,
      I1 => src_kernel_win_0_va_29_fu_228(3),
      I2 => p_shl_cast_fu_1364_p1(1),
      I3 => p_shl_cast_fu_1364_p1(2),
      I4 => tmp24_fu_1429_p2(2),
      I5 => tmp_109_fu_1397_p2(2),
      O => \p_Result_s_reg_2479[0]_i_22_n_0\
    );
\p_Result_s_reg_2479[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB2B222"
    )
        port map (
      I0 => \p_Result_s_reg_2479[0]_i_46_n_0\,
      I1 => src_kernel_win_0_va_29_fu_228(2),
      I2 => tmp_109_fu_1397_p2(1),
      I3 => tmp24_fu_1429_p2(1),
      I4 => p_shl_cast_fu_1364_p1(1),
      O => \p_Result_s_reg_2479[0]_i_23_n_0\
    );
\p_Result_s_reg_2479[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D77D4114D77DD77D"
    )
        port map (
      I0 => src_kernel_win_0_va_29_fu_228(1),
      I1 => tmp_109_fu_1397_p2(1),
      I2 => tmp24_fu_1429_p2(1),
      I3 => p_shl_cast_fu_1364_p1(1),
      I4 => tmp24_fu_1429_p2(0),
      I5 => src_kernel_win_0_va_29_fu_228(0),
      O => \p_Result_s_reg_2479[0]_i_24_n_0\
    );
\p_Result_s_reg_2479[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \p_Result_s_reg_2479[0]_i_47_n_0\,
      I1 => src_kernel_win_0_va_29_fu_228(3),
      I2 => \p_Result_s_reg_2479[0]_i_45_n_0\,
      I3 => \p_Result_s_reg_2479[0]_i_35_n_0\,
      I4 => src_kernel_win_0_va_29_fu_228(4),
      I5 => \p_Result_s_reg_2479[0]_i_36_n_0\,
      O => \p_Result_s_reg_2479[0]_i_25_n_0\
    );
\p_Result_s_reg_2479[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \p_Result_s_reg_2479[0]_i_48_n_0\,
      I1 => src_kernel_win_0_va_29_fu_228(2),
      I2 => \p_Result_s_reg_2479[0]_i_46_n_0\,
      I3 => \p_Result_s_reg_2479[0]_i_45_n_0\,
      I4 => src_kernel_win_0_va_29_fu_228(3),
      I5 => \p_Result_s_reg_2479[0]_i_47_n_0\,
      O => \p_Result_s_reg_2479[0]_i_26_n_0\
    );
\p_Result_s_reg_2479[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \p_Result_s_reg_2479[0]_i_24_n_0\,
      I1 => \p_Result_s_reg_2479[0]_i_46_n_0\,
      I2 => src_kernel_win_0_va_29_fu_228(2),
      I3 => tmp_109_fu_1397_p2(1),
      I4 => tmp24_fu_1429_p2(1),
      I5 => p_shl_cast_fu_1364_p1(1),
      O => \p_Result_s_reg_2479[0]_i_27_n_0\
    );
\p_Result_s_reg_2479[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD2D22DD22D2DD2"
    )
        port map (
      I0 => src_kernel_win_0_va_29_fu_228(0),
      I1 => tmp24_fu_1429_p2(0),
      I2 => src_kernel_win_0_va_29_fu_228(1),
      I3 => tmp_109_fu_1397_p2(1),
      I4 => tmp24_fu_1429_p2(1),
      I5 => p_shl_cast_fu_1364_p1(1),
      O => \p_Result_s_reg_2479[0]_i_28_n_0\
    );
\p_Result_s_reg_2479[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_109_fu_1397_p2(7),
      I1 => tmp24_fu_1429_p2(7),
      I2 => \p_Result_s_reg_2479[0]_i_17_n_0\,
      I3 => p_shl_cast_fu_1364_p1(7),
      O => \p_Result_s_reg_2479[0]_i_29_n_0\
    );
\p_Result_s_reg_2479[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => p_shl_cast_fu_1364_p1(5),
      I1 => p_shl_cast_fu_1364_p1(3),
      I2 => p_shl_cast_fu_1364_p1(1),
      I3 => p_shl_cast_fu_1364_p1(2),
      I4 => p_shl_cast_fu_1364_p1(4),
      I5 => p_shl_cast_fu_1364_p1(6),
      O => \p_Result_s_reg_2479[0]_i_30_n_0\
    );
\p_Result_s_reg_2479[0]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_109_fu_1397_p2(6),
      I1 => tmp24_fu_1429_p2(6),
      I2 => \p_Result_s_reg_2479[0]_i_30_n_0\,
      O => \p_Result_s_reg_2479[0]_i_31_n_0\
    );
\p_Result_s_reg_2479[0]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => p_shl_cast_fu_1364_p1(4),
      I1 => p_shl_cast_fu_1364_p1(2),
      I2 => p_shl_cast_fu_1364_p1(1),
      I3 => p_shl_cast_fu_1364_p1(3),
      I4 => p_shl_cast_fu_1364_p1(5),
      O => \p_Result_s_reg_2479[0]_i_32_n_0\
    );
\p_Result_s_reg_2479[0]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_109_fu_1397_p2(5),
      I1 => tmp24_fu_1429_p2(5),
      I2 => \p_Result_s_reg_2479[0]_i_32_n_0\,
      O => \p_Result_s_reg_2479[0]_i_33_n_0\
    );
\p_Result_s_reg_2479[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE01FE0000"
    )
        port map (
      I0 => p_shl_cast_fu_1364_p1(3),
      I1 => p_shl_cast_fu_1364_p1(1),
      I2 => p_shl_cast_fu_1364_p1(2),
      I3 => p_shl_cast_fu_1364_p1(4),
      I4 => tmp24_fu_1429_p2(4),
      I5 => tmp_109_fu_1397_p2(4),
      O => \p_Result_s_reg_2479[0]_i_34_n_0\
    );
\p_Result_s_reg_2479[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666999999996"
    )
        port map (
      I0 => tmp_109_fu_1397_p2(4),
      I1 => tmp24_fu_1429_p2(4),
      I2 => p_shl_cast_fu_1364_p1(3),
      I3 => p_shl_cast_fu_1364_p1(1),
      I4 => p_shl_cast_fu_1364_p1(2),
      I5 => p_shl_cast_fu_1364_p1(4),
      O => \p_Result_s_reg_2479[0]_i_35_n_0\
    );
\p_Result_s_reg_2479[0]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1E1E00"
    )
        port map (
      I0 => p_shl_cast_fu_1364_p1(2),
      I1 => p_shl_cast_fu_1364_p1(1),
      I2 => p_shl_cast_fu_1364_p1(3),
      I3 => tmp24_fu_1429_p2(3),
      I4 => tmp_109_fu_1397_p2(3),
      O => \p_Result_s_reg_2479[0]_i_36_n_0\
    );
\p_Result_s_reg_2479[0]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \p_Result_s_reg_2479[0]_i_32_n_0\,
      I1 => tmp24_fu_1429_p2(5),
      I2 => tmp_109_fu_1397_p2(5),
      O => \p_Result_s_reg_2479[0]_i_37_n_0\
    );
\p_Result_s_reg_2479[0]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \p_Result_s_reg_2479[0]_i_30_n_0\,
      I1 => tmp24_fu_1429_p2(6),
      I2 => tmp_109_fu_1397_p2(6),
      O => \p_Result_s_reg_2479[0]_i_38_n_0\
    );
\p_Result_s_reg_2479[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB2BB22BB22222"
    )
        port map (
      I0 => \src_kernel_win_0_va_35_reg_2426_reg_n_0_[7]\,
      I1 => \p_Result_s_reg_2479[0]_i_16_n_0\,
      I2 => \p_Result_s_reg_2479[0]_i_17_n_0\,
      I3 => p_shl_cast_fu_1364_p1(7),
      I4 => tmp24_fu_1429_p2(7),
      I5 => tmp_109_fu_1397_p2(7),
      O => \p_Result_s_reg_2479[0]_i_4_n_0\
    );
\p_Result_s_reg_2479[0]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_34_reg_2419(7),
      I1 => \p_Result_s_reg_2479_reg[0]_i_53_n_4\,
      O => \p_Result_s_reg_2479[0]_i_40_n_0\
    );
\p_Result_s_reg_2479[0]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_34_reg_2419(6),
      I1 => \p_Result_s_reg_2479_reg[0]_i_53_n_5\,
      O => \p_Result_s_reg_2479[0]_i_41_n_0\
    );
\p_Result_s_reg_2479[0]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_34_reg_2419(5),
      I1 => \p_Result_s_reg_2479_reg[0]_i_53_n_6\,
      O => \p_Result_s_reg_2479[0]_i_42_n_0\
    );
\p_Result_s_reg_2479[0]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_34_reg_2419(4),
      I1 => \p_Result_s_reg_2479_reg[0]_i_53_n_7\,
      O => \p_Result_s_reg_2479[0]_i_43_n_0\
    );
\p_Result_s_reg_2479[0]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699996"
    )
        port map (
      I0 => tmp_109_fu_1397_p2(3),
      I1 => tmp24_fu_1429_p2(3),
      I2 => p_shl_cast_fu_1364_p1(2),
      I3 => p_shl_cast_fu_1364_p1(1),
      I4 => p_shl_cast_fu_1364_p1(3),
      O => \p_Result_s_reg_2479[0]_i_45_n_0\
    );
\p_Result_s_reg_2479[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_109_fu_1397_p2(2),
      I1 => tmp24_fu_1429_p2(2),
      I2 => p_shl_cast_fu_1364_p1(1),
      I3 => p_shl_cast_fu_1364_p1(2),
      O => \p_Result_s_reg_2479[0]_i_46_n_0\
    );
\p_Result_s_reg_2479[0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => p_shl_cast_fu_1364_p1(1),
      I1 => p_shl_cast_fu_1364_p1(2),
      I2 => tmp24_fu_1429_p2(2),
      I3 => tmp_109_fu_1397_p2(2),
      O => \p_Result_s_reg_2479[0]_i_47_n_0\
    );
\p_Result_s_reg_2479[0]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_109_fu_1397_p2(1),
      I1 => tmp24_fu_1429_p2(1),
      I2 => p_shl_cast_fu_1364_p1(1),
      O => \p_Result_s_reg_2479[0]_i_48_n_0\
    );
\p_Result_s_reg_2479[0]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_34_reg_2419(3),
      I1 => \p_Val2_26_reg_2485_reg[3]_i_9_n_4\,
      O => \p_Result_s_reg_2479[0]_i_49_n_0\
    );
\p_Result_s_reg_2479[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFFFF7"
    )
        port map (
      I0 => tmp24_fu_1429_p2(8),
      I1 => \p_Result_s_reg_2479_reg[0]_i_19_n_2\,
      I2 => p_shl_cast_fu_1364_p1(7),
      I3 => \p_Result_s_reg_2479[0]_i_17_n_0\,
      I4 => p_shl_cast_fu_1364_p1(8),
      O => \p_Result_s_reg_2479[0]_i_5_n_0\
    );
\p_Result_s_reg_2479[0]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_34_reg_2419(2),
      I1 => \p_Val2_26_reg_2485_reg[3]_i_9_n_5\,
      O => \p_Result_s_reg_2479[0]_i_50_n_0\
    );
\p_Result_s_reg_2479[0]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_34_reg_2419(1),
      I1 => \p_Val2_26_reg_2485_reg[3]_i_9_n_6\,
      O => \p_Result_s_reg_2479[0]_i_51_n_0\
    );
\p_Result_s_reg_2479[0]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_34_reg_2419(0),
      I1 => \p_Val2_26_reg_2485_reg[3]_i_9_n_7\,
      O => \p_Result_s_reg_2479[0]_i_52_n_0\
    );
\p_Result_s_reg_2479[0]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_36_reg_2433(7),
      I1 => src_kernel_win_0_va_33_fu_244(7),
      O => \p_Result_s_reg_2479[0]_i_54_n_0\
    );
\p_Result_s_reg_2479[0]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_36_reg_2433(6),
      I1 => src_kernel_win_0_va_33_fu_244(6),
      O => \p_Result_s_reg_2479[0]_i_55_n_0\
    );
\p_Result_s_reg_2479[0]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_36_reg_2433(5),
      I1 => src_kernel_win_0_va_33_fu_244(5),
      O => \p_Result_s_reg_2479[0]_i_56_n_0\
    );
\p_Result_s_reg_2479[0]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_36_reg_2433(4),
      I1 => src_kernel_win_0_va_33_fu_244(4),
      O => \p_Result_s_reg_2479[0]_i_57_n_0\
    );
\p_Result_s_reg_2479[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71188EE7E771188E"
    )
        port map (
      I0 => \p_Result_s_reg_2479[0]_i_20_n_0\,
      I1 => \src_kernel_win_0_va_35_reg_2426_reg_n_0_[7]\,
      I2 => p_shl_cast_fu_1364_p1(8),
      I3 => \p_Result_s_reg_2479[0]_i_21_n_0\,
      I4 => \p_Result_s_reg_2479_reg[0]_i_19_n_2\,
      I5 => tmp24_fu_1429_p2(8),
      O => \p_Result_s_reg_2479[0]_i_6_n_0\
    );
\p_Result_s_reg_2479[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB2B2B22"
    )
        port map (
      I0 => \p_Result_s_reg_2479[0]_i_29_n_0\,
      I1 => src_kernel_win_0_va_29_fu_228(7),
      I2 => \p_Result_s_reg_2479[0]_i_30_n_0\,
      I3 => tmp24_fu_1429_p2(6),
      I4 => tmp_109_fu_1397_p2(6),
      O => \p_Result_s_reg_2479[0]_i_8_n_0\
    );
\p_Result_s_reg_2479[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB2B2B22"
    )
        port map (
      I0 => \p_Result_s_reg_2479[0]_i_31_n_0\,
      I1 => src_kernel_win_0_va_29_fu_228(6),
      I2 => \p_Result_s_reg_2479[0]_i_32_n_0\,
      I3 => tmp24_fu_1429_p2(5),
      I4 => tmp_109_fu_1397_p2(5),
      O => \p_Result_s_reg_2479[0]_i_9_n_0\
    );
\p_Result_s_reg_2479_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_0_in,
      Q => p_Result_s_reg_2479,
      R => '0'
    );
\p_Result_s_reg_2479_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_s_reg_2479_reg[0]_i_39_n_0\,
      CO(3) => \p_Result_s_reg_2479_reg[0]_i_18_n_0\,
      CO(2) => \p_Result_s_reg_2479_reg[0]_i_18_n_1\,
      CO(1) => \p_Result_s_reg_2479_reg[0]_i_18_n_2\,
      CO(0) => \p_Result_s_reg_2479_reg[0]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => src_kernel_win_0_va_34_reg_2419(7 downto 4),
      O(3 downto 0) => tmp24_fu_1429_p2(7 downto 4),
      S(3) => \p_Result_s_reg_2479[0]_i_40_n_0\,
      S(2) => \p_Result_s_reg_2479[0]_i_41_n_0\,
      S(1) => \p_Result_s_reg_2479[0]_i_42_n_0\,
      S(0) => \p_Result_s_reg_2479[0]_i_43_n_0\
    );
\p_Result_s_reg_2479_reg[0]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_s_reg_2479_reg[0]_i_18_n_0\,
      CO(3 downto 2) => \NLW_p_Result_s_reg_2479_reg[0]_i_19_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Result_s_reg_2479_reg[0]_i_19_n_2\,
      CO(0) => \NLW_p_Result_s_reg_2479_reg[0]_i_19_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => \NLW_p_Result_s_reg_2479_reg[0]_i_19_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp24_fu_1429_p2(8),
      S(3 downto 1) => B"001",
      S(0) => \p_Result_s_reg_2479_reg[0]_i_44_n_7\
    );
\p_Result_s_reg_2479_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_s_reg_2479_reg[0]_i_3_n_0\,
      CO(3 downto 1) => \NLW_p_Result_s_reg_2479_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_Result_s_reg_2479_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_Result_s_reg_2479[0]_i_4_n_0\,
      O(3 downto 2) => \NLW_p_Result_s_reg_2479_reg[0]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => p_0_in,
      O(0) => \p_Result_s_reg_2479_reg[0]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \p_Result_s_reg_2479[0]_i_5_n_0\,
      S(0) => \p_Result_s_reg_2479[0]_i_6_n_0\
    );
\p_Result_s_reg_2479_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_s_reg_2479_reg[0]_i_7_n_0\,
      CO(3) => \p_Result_s_reg_2479_reg[0]_i_3_n_0\,
      CO(2) => \p_Result_s_reg_2479_reg[0]_i_3_n_1\,
      CO(1) => \p_Result_s_reg_2479_reg[0]_i_3_n_2\,
      CO(0) => \p_Result_s_reg_2479_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \p_Result_s_reg_2479[0]_i_8_n_0\,
      DI(2) => \p_Result_s_reg_2479[0]_i_9_n_0\,
      DI(1) => \p_Result_s_reg_2479[0]_i_10_n_0\,
      DI(0) => \p_Result_s_reg_2479[0]_i_11_n_0\,
      O(3) => \p_Result_s_reg_2479_reg[0]_i_3_n_4\,
      O(2 downto 0) => \NLW_p_Result_s_reg_2479_reg[0]_i_3_O_UNCONNECTED\(2 downto 0),
      S(3) => \p_Result_s_reg_2479[0]_i_12_n_0\,
      S(2) => \p_Result_s_reg_2479[0]_i_13_n_0\,
      S(1) => \p_Result_s_reg_2479[0]_i_14_n_0\,
      S(0) => \p_Result_s_reg_2479[0]_i_15_n_0\
    );
\p_Result_s_reg_2479_reg[0]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Result_s_reg_2479_reg[0]_i_39_n_0\,
      CO(2) => \p_Result_s_reg_2479_reg[0]_i_39_n_1\,
      CO(1) => \p_Result_s_reg_2479_reg[0]_i_39_n_2\,
      CO(0) => \p_Result_s_reg_2479_reg[0]_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => src_kernel_win_0_va_34_reg_2419(3 downto 0),
      O(3 downto 0) => tmp24_fu_1429_p2(3 downto 0),
      S(3) => \p_Result_s_reg_2479[0]_i_49_n_0\,
      S(2) => \p_Result_s_reg_2479[0]_i_50_n_0\,
      S(1) => \p_Result_s_reg_2479[0]_i_51_n_0\,
      S(0) => \p_Result_s_reg_2479[0]_i_52_n_0\
    );
\p_Result_s_reg_2479_reg[0]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_s_reg_2479_reg[0]_i_53_n_0\,
      CO(3 downto 0) => \NLW_p_Result_s_reg_2479_reg[0]_i_44_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_Result_s_reg_2479_reg[0]_i_44_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_Result_s_reg_2479_reg[0]_i_44_n_7\,
      S(3 downto 0) => B"0001"
    );
\p_Result_s_reg_2479_reg[0]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_26_reg_2485_reg[3]_i_9_n_0\,
      CO(3) => \p_Result_s_reg_2479_reg[0]_i_53_n_0\,
      CO(2) => \p_Result_s_reg_2479_reg[0]_i_53_n_1\,
      CO(1) => \p_Result_s_reg_2479_reg[0]_i_53_n_2\,
      CO(0) => \p_Result_s_reg_2479_reg[0]_i_53_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => src_kernel_win_0_va_36_reg_2433(7 downto 4),
      O(3) => \p_Result_s_reg_2479_reg[0]_i_53_n_4\,
      O(2) => \p_Result_s_reg_2479_reg[0]_i_53_n_5\,
      O(1) => \p_Result_s_reg_2479_reg[0]_i_53_n_6\,
      O(0) => \p_Result_s_reg_2479_reg[0]_i_53_n_7\,
      S(3) => \p_Result_s_reg_2479[0]_i_54_n_0\,
      S(2) => \p_Result_s_reg_2479[0]_i_55_n_0\,
      S(1) => \p_Result_s_reg_2479[0]_i_56_n_0\,
      S(0) => \p_Result_s_reg_2479[0]_i_57_n_0\
    );
\p_Result_s_reg_2479_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Result_s_reg_2479_reg[0]_i_7_n_0\,
      CO(2) => \p_Result_s_reg_2479_reg[0]_i_7_n_1\,
      CO(1) => \p_Result_s_reg_2479_reg[0]_i_7_n_2\,
      CO(0) => \p_Result_s_reg_2479_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \p_Result_s_reg_2479[0]_i_22_n_0\,
      DI(2) => \p_Result_s_reg_2479[0]_i_23_n_0\,
      DI(1) => \p_Result_s_reg_2479[0]_i_24_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_p_Result_s_reg_2479_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Result_s_reg_2479[0]_i_25_n_0\,
      S(2) => \p_Result_s_reg_2479[0]_i_26_n_0\,
      S(1) => \p_Result_s_reg_2479[0]_i_27_n_0\,
      S(0) => \p_Result_s_reg_2479[0]_i_28_n_0\
    );
\p_Val2_26_reg_2485[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_36_reg_2433(3),
      I1 => src_kernel_win_0_va_33_fu_244(3),
      O => \p_Val2_26_reg_2485[3]_i_10_n_0\
    );
\p_Val2_26_reg_2485[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_36_reg_2433(2),
      I1 => src_kernel_win_0_va_33_fu_244(2),
      O => \p_Val2_26_reg_2485[3]_i_11_n_0\
    );
\p_Val2_26_reg_2485[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_36_reg_2433(1),
      I1 => src_kernel_win_0_va_33_fu_244(1),
      O => \p_Val2_26_reg_2485[3]_i_12_n_0\
    );
\p_Val2_26_reg_2485[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_36_reg_2433(0),
      I1 => src_kernel_win_0_va_33_fu_244(0),
      O => \p_Val2_26_reg_2485[3]_i_13_n_0\
    );
\p_Val2_26_reg_2485[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => src_kernel_win_0_va_34_reg_2419(2),
      I1 => \p_Val2_26_reg_2485_reg[7]_i_10_n_6\,
      I2 => src_kernel_win_0_va_29_fu_228(2),
      O => \p_Val2_26_reg_2485[3]_i_2_n_0\
    );
\p_Val2_26_reg_2485[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => src_kernel_win_0_va_34_reg_2419(1),
      I1 => \p_Val2_26_reg_2485_reg[7]_i_10_n_7\,
      I2 => src_kernel_win_0_va_29_fu_228(1),
      O => \p_Val2_26_reg_2485[3]_i_3_n_0\
    );
\p_Val2_26_reg_2485[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => src_kernel_win_0_va_34_reg_2419(0),
      I1 => \p_Val2_26_reg_2485_reg[3]_i_9_n_7\,
      I2 => src_kernel_win_0_va_29_fu_228(0),
      O => \p_Val2_26_reg_2485[3]_i_4_n_0\
    );
\p_Val2_26_reg_2485[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_kernel_win_0_va_34_reg_2419(3),
      I1 => \p_Val2_26_reg_2485_reg[7]_i_10_n_5\,
      I2 => src_kernel_win_0_va_29_fu_228(3),
      I3 => \p_Val2_26_reg_2485[3]_i_2_n_0\,
      O => \p_Val2_26_reg_2485[3]_i_5_n_0\
    );
\p_Val2_26_reg_2485[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_kernel_win_0_va_34_reg_2419(2),
      I1 => \p_Val2_26_reg_2485_reg[7]_i_10_n_6\,
      I2 => src_kernel_win_0_va_29_fu_228(2),
      I3 => \p_Val2_26_reg_2485[3]_i_3_n_0\,
      O => \p_Val2_26_reg_2485[3]_i_6_n_0\
    );
\p_Val2_26_reg_2485[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_kernel_win_0_va_34_reg_2419(1),
      I1 => \p_Val2_26_reg_2485_reg[7]_i_10_n_7\,
      I2 => src_kernel_win_0_va_29_fu_228(1),
      I3 => \p_Val2_26_reg_2485[3]_i_4_n_0\,
      O => \p_Val2_26_reg_2485[3]_i_7_n_0\
    );
\p_Val2_26_reg_2485[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_0_va_34_reg_2419(0),
      I1 => \p_Val2_26_reg_2485_reg[3]_i_9_n_7\,
      I2 => src_kernel_win_0_va_29_fu_228(0),
      O => \p_Val2_26_reg_2485[3]_i_8_n_0\
    );
\p_Val2_26_reg_2485[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \p_Result_s_reg_2479_reg[0]_i_53_n_6\,
      I1 => tmp_109_fu_1397_p2(5),
      I2 => p_shl_cast_fu_1364_p1(5),
      O => \p_Val2_26_reg_2485[7]_i_11_n_0\
    );
\p_Val2_26_reg_2485[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \p_Result_s_reg_2479_reg[0]_i_53_n_7\,
      I1 => tmp_109_fu_1397_p2(4),
      I2 => p_shl_cast_fu_1364_p1(4),
      O => \p_Val2_26_reg_2485[7]_i_12_n_0\
    );
\p_Val2_26_reg_2485[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => p_shl_cast_fu_1364_p1(6),
      I1 => tmp_109_fu_1397_p2(6),
      I2 => \p_Result_s_reg_2479_reg[0]_i_53_n_5\,
      I3 => tmp_109_fu_1397_p2(7),
      I4 => \p_Result_s_reg_2479_reg[0]_i_53_n_4\,
      I5 => p_shl_cast_fu_1364_p1(7),
      O => \p_Val2_26_reg_2485[7]_i_13_n_0\
    );
\p_Val2_26_reg_2485[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_Val2_26_reg_2485[7]_i_11_n_0\,
      I1 => tmp_109_fu_1397_p2(6),
      I2 => \p_Result_s_reg_2479_reg[0]_i_53_n_5\,
      I3 => p_shl_cast_fu_1364_p1(6),
      O => \p_Val2_26_reg_2485[7]_i_14_n_0\
    );
\p_Val2_26_reg_2485[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_Result_s_reg_2479_reg[0]_i_53_n_6\,
      I1 => tmp_109_fu_1397_p2(5),
      I2 => p_shl_cast_fu_1364_p1(5),
      I3 => \p_Val2_26_reg_2485[7]_i_12_n_0\,
      O => \p_Val2_26_reg_2485[7]_i_15_n_0\
    );
\p_Val2_26_reg_2485[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \p_Val2_26_reg_2485_reg[3]_i_9_n_4\,
      I1 => tmp_109_fu_1397_p2(3),
      I2 => p_shl_cast_fu_1364_p1(3),
      O => \p_Val2_26_reg_2485[7]_i_16_n_0\
    );
\p_Val2_26_reg_2485[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \p_Val2_26_reg_2485_reg[3]_i_9_n_5\,
      I1 => tmp_109_fu_1397_p2(2),
      I2 => p_shl_cast_fu_1364_p1(2),
      O => \p_Val2_26_reg_2485[7]_i_17_n_0\
    );
\p_Val2_26_reg_2485[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_shl_cast_fu_1364_p1(2),
      I1 => \p_Val2_26_reg_2485_reg[3]_i_9_n_5\,
      I2 => tmp_109_fu_1397_p2(2),
      O => \p_Val2_26_reg_2485[7]_i_18_n_0\
    );
\p_Val2_26_reg_2485[7]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_cast_fu_1364_p1(1),
      O => \p_Val2_26_reg_2485[7]_i_19_n_0\
    );
\p_Val2_26_reg_2485[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => src_kernel_win_0_va_29_fu_228(5),
      I1 => \p_Val2_26_reg_2485_reg[7]_i_9_n_7\,
      I2 => src_kernel_win_0_va_34_reg_2419(5),
      O => \p_Val2_26_reg_2485[7]_i_2_n_0\
    );
\p_Val2_26_reg_2485[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_Result_s_reg_2479_reg[0]_i_53_n_7\,
      I1 => tmp_109_fu_1397_p2(4),
      I2 => p_shl_cast_fu_1364_p1(4),
      I3 => \p_Val2_26_reg_2485[7]_i_16_n_0\,
      O => \p_Val2_26_reg_2485[7]_i_20_n_0\
    );
\p_Val2_26_reg_2485[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_Val2_26_reg_2485_reg[3]_i_9_n_4\,
      I1 => tmp_109_fu_1397_p2(3),
      I2 => p_shl_cast_fu_1364_p1(3),
      I3 => \p_Val2_26_reg_2485[7]_i_17_n_0\,
      O => \p_Val2_26_reg_2485[7]_i_21_n_0\
    );
\p_Val2_26_reg_2485[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696969"
    )
        port map (
      I0 => \p_Val2_26_reg_2485_reg[3]_i_9_n_5\,
      I1 => tmp_109_fu_1397_p2(2),
      I2 => p_shl_cast_fu_1364_p1(2),
      I3 => \p_Val2_26_reg_2485_reg[3]_i_9_n_6\,
      I4 => tmp_109_fu_1397_p2(1),
      O => \p_Val2_26_reg_2485[7]_i_22_n_0\
    );
\p_Val2_26_reg_2485[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \p_Val2_26_reg_2485_reg[3]_i_9_n_6\,
      I1 => tmp_109_fu_1397_p2(1),
      I2 => p_shl_cast_fu_1364_p1(1),
      O => \p_Val2_26_reg_2485[7]_i_23_n_0\
    );
\p_Val2_26_reg_2485[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => src_kernel_win_0_va_34_reg_2419(4),
      I1 => \p_Val2_26_reg_2485_reg[7]_i_10_n_4\,
      I2 => src_kernel_win_0_va_29_fu_228(4),
      O => \p_Val2_26_reg_2485[7]_i_3_n_0\
    );
\p_Val2_26_reg_2485[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => src_kernel_win_0_va_34_reg_2419(3),
      I1 => \p_Val2_26_reg_2485_reg[7]_i_10_n_5\,
      I2 => src_kernel_win_0_va_29_fu_228(3),
      O => \p_Val2_26_reg_2485[7]_i_4_n_0\
    );
\p_Val2_26_reg_2485[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => src_kernel_win_0_va_29_fu_228(6),
      I1 => src_kernel_win_0_va_34_reg_2419(6),
      I2 => \p_Val2_26_reg_2485_reg[7]_i_9_n_6\,
      I3 => src_kernel_win_0_va_29_fu_228(7),
      I4 => \p_Val2_26_reg_2485_reg[7]_i_9_n_5\,
      I5 => src_kernel_win_0_va_34_reg_2419(7),
      O => \p_Val2_26_reg_2485[7]_i_5_n_0\
    );
\p_Val2_26_reg_2485[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_Val2_26_reg_2485[7]_i_2_n_0\,
      I1 => src_kernel_win_0_va_29_fu_228(6),
      I2 => \p_Val2_26_reg_2485_reg[7]_i_9_n_6\,
      I3 => src_kernel_win_0_va_34_reg_2419(6),
      O => \p_Val2_26_reg_2485[7]_i_6_n_0\
    );
\p_Val2_26_reg_2485[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_kernel_win_0_va_29_fu_228(5),
      I1 => \p_Val2_26_reg_2485_reg[7]_i_9_n_7\,
      I2 => src_kernel_win_0_va_34_reg_2419(5),
      I3 => \p_Val2_26_reg_2485[7]_i_3_n_0\,
      O => \p_Val2_26_reg_2485[7]_i_7_n_0\
    );
\p_Val2_26_reg_2485[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_kernel_win_0_va_34_reg_2419(4),
      I1 => \p_Val2_26_reg_2485_reg[7]_i_10_n_4\,
      I2 => src_kernel_win_0_va_29_fu_228(4),
      I3 => \p_Val2_26_reg_2485[7]_i_4_n_0\,
      O => \p_Val2_26_reg_2485[7]_i_8_n_0\
    );
\p_Val2_26_reg_2485_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_26_fu_1476_p2(0),
      Q => p_Val2_26_reg_2485(0),
      R => '0'
    );
\p_Val2_26_reg_2485_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_26_fu_1476_p2(1),
      Q => p_Val2_26_reg_2485(1),
      R => '0'
    );
\p_Val2_26_reg_2485_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_26_fu_1476_p2(2),
      Q => p_Val2_26_reg_2485(2),
      R => '0'
    );
\p_Val2_26_reg_2485_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_26_fu_1476_p2(3),
      Q => p_Val2_26_reg_2485(3),
      R => '0'
    );
\p_Val2_26_reg_2485_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_26_reg_2485_reg[3]_i_1_n_0\,
      CO(2) => \p_Val2_26_reg_2485_reg[3]_i_1_n_1\,
      CO(1) => \p_Val2_26_reg_2485_reg[3]_i_1_n_2\,
      CO(0) => \p_Val2_26_reg_2485_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \p_Val2_26_reg_2485[3]_i_2_n_0\,
      DI(2) => \p_Val2_26_reg_2485[3]_i_3_n_0\,
      DI(1) => \p_Val2_26_reg_2485[3]_i_4_n_0\,
      DI(0) => '1',
      O(3 downto 0) => p_Val2_26_fu_1476_p2(3 downto 0),
      S(3) => \p_Val2_26_reg_2485[3]_i_5_n_0\,
      S(2) => \p_Val2_26_reg_2485[3]_i_6_n_0\,
      S(1) => \p_Val2_26_reg_2485[3]_i_7_n_0\,
      S(0) => \p_Val2_26_reg_2485[3]_i_8_n_0\
    );
\p_Val2_26_reg_2485_reg[3]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_26_reg_2485_reg[3]_i_9_n_0\,
      CO(2) => \p_Val2_26_reg_2485_reg[3]_i_9_n_1\,
      CO(1) => \p_Val2_26_reg_2485_reg[3]_i_9_n_2\,
      CO(0) => \p_Val2_26_reg_2485_reg[3]_i_9_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => src_kernel_win_0_va_36_reg_2433(3 downto 0),
      O(3) => \p_Val2_26_reg_2485_reg[3]_i_9_n_4\,
      O(2) => \p_Val2_26_reg_2485_reg[3]_i_9_n_5\,
      O(1) => \p_Val2_26_reg_2485_reg[3]_i_9_n_6\,
      O(0) => \p_Val2_26_reg_2485_reg[3]_i_9_n_7\,
      S(3) => \p_Val2_26_reg_2485[3]_i_10_n_0\,
      S(2) => \p_Val2_26_reg_2485[3]_i_11_n_0\,
      S(1) => \p_Val2_26_reg_2485[3]_i_12_n_0\,
      S(0) => \p_Val2_26_reg_2485[3]_i_13_n_0\
    );
\p_Val2_26_reg_2485_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_26_fu_1476_p2(4),
      Q => p_Val2_26_reg_2485(4),
      R => '0'
    );
\p_Val2_26_reg_2485_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_26_fu_1476_p2(5),
      Q => p_Val2_26_reg_2485(5),
      R => '0'
    );
\p_Val2_26_reg_2485_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_26_fu_1476_p2(6),
      Q => p_Val2_26_reg_2485(6),
      R => '0'
    );
\p_Val2_26_reg_2485_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_26_fu_1476_p2(7),
      Q => p_Val2_26_reg_2485(7),
      R => '0'
    );
\p_Val2_26_reg_2485_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_26_reg_2485_reg[3]_i_1_n_0\,
      CO(3) => \NLW_p_Val2_26_reg_2485_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_26_reg_2485_reg[7]_i_1_n_1\,
      CO(1) => \p_Val2_26_reg_2485_reg[7]_i_1_n_2\,
      CO(0) => \p_Val2_26_reg_2485_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \p_Val2_26_reg_2485[7]_i_2_n_0\,
      DI(1) => \p_Val2_26_reg_2485[7]_i_3_n_0\,
      DI(0) => \p_Val2_26_reg_2485[7]_i_4_n_0\,
      O(3 downto 0) => p_Val2_26_fu_1476_p2(7 downto 4),
      S(3) => \p_Val2_26_reg_2485[7]_i_5_n_0\,
      S(2) => \p_Val2_26_reg_2485[7]_i_6_n_0\,
      S(1) => \p_Val2_26_reg_2485[7]_i_7_n_0\,
      S(0) => \p_Val2_26_reg_2485[7]_i_8_n_0\
    );
\p_Val2_26_reg_2485_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_26_reg_2485_reg[7]_i_10_n_0\,
      CO(2) => \p_Val2_26_reg_2485_reg[7]_i_10_n_1\,
      CO(1) => \p_Val2_26_reg_2485_reg[7]_i_10_n_2\,
      CO(0) => \p_Val2_26_reg_2485_reg[7]_i_10_n_3\,
      CYINIT => \p_Val2_26_reg_2485_reg[3]_i_9_n_7\,
      DI(3) => \p_Val2_26_reg_2485[7]_i_16_n_0\,
      DI(2) => \p_Val2_26_reg_2485[7]_i_17_n_0\,
      DI(1) => \p_Val2_26_reg_2485[7]_i_18_n_0\,
      DI(0) => \p_Val2_26_reg_2485[7]_i_19_n_0\,
      O(3) => \p_Val2_26_reg_2485_reg[7]_i_10_n_4\,
      O(2) => \p_Val2_26_reg_2485_reg[7]_i_10_n_5\,
      O(1) => \p_Val2_26_reg_2485_reg[7]_i_10_n_6\,
      O(0) => \p_Val2_26_reg_2485_reg[7]_i_10_n_7\,
      S(3) => \p_Val2_26_reg_2485[7]_i_20_n_0\,
      S(2) => \p_Val2_26_reg_2485[7]_i_21_n_0\,
      S(1) => \p_Val2_26_reg_2485[7]_i_22_n_0\,
      S(0) => \p_Val2_26_reg_2485[7]_i_23_n_0\
    );
\p_Val2_26_reg_2485_reg[7]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_26_reg_2485_reg[7]_i_10_n_0\,
      CO(3 downto 2) => \NLW_p_Val2_26_reg_2485_reg[7]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Val2_26_reg_2485_reg[7]_i_9_n_2\,
      CO(0) => \p_Val2_26_reg_2485_reg[7]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \p_Val2_26_reg_2485[7]_i_11_n_0\,
      DI(0) => \p_Val2_26_reg_2485[7]_i_12_n_0\,
      O(3) => \NLW_p_Val2_26_reg_2485_reg[7]_i_9_O_UNCONNECTED\(3),
      O(2) => \p_Val2_26_reg_2485_reg[7]_i_9_n_5\,
      O(1) => \p_Val2_26_reg_2485_reg[7]_i_9_n_6\,
      O(0) => \p_Val2_26_reg_2485_reg[7]_i_9_n_7\,
      S(3) => '0',
      S(2) => \p_Val2_26_reg_2485[7]_i_13_n_0\,
      S(1) => \p_Val2_26_reg_2485[7]_i_14_n_0\,
      S(0) => \p_Val2_26_reg_2485[7]_i_15_n_0\
    );
\p_Val2_29_reg_2501[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_1_va_36_reg_2453(3),
      I1 => src_kernel_win_1_va_33_fu_268(3),
      O => \p_Val2_29_reg_2501[3]_i_10_n_0\
    );
\p_Val2_29_reg_2501[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_1_va_36_reg_2453(2),
      I1 => src_kernel_win_1_va_33_fu_268(2),
      O => \p_Val2_29_reg_2501[3]_i_11_n_0\
    );
\p_Val2_29_reg_2501[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_1_va_36_reg_2453(1),
      I1 => src_kernel_win_1_va_33_fu_268(1),
      O => \p_Val2_29_reg_2501[3]_i_12_n_0\
    );
\p_Val2_29_reg_2501[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_1_va_36_reg_2453(0),
      I1 => src_kernel_win_1_va_33_fu_268(0),
      O => \p_Val2_29_reg_2501[3]_i_13_n_0\
    );
\p_Val2_29_reg_2501[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => src_kernel_win_1_va_34_reg_2439(2),
      I1 => \p_Val2_29_reg_2501_reg[7]_i_10_n_6\,
      I2 => src_kernel_win_1_va_29_fu_252(2),
      O => \p_Val2_29_reg_2501[3]_i_2_n_0\
    );
\p_Val2_29_reg_2501[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => src_kernel_win_1_va_34_reg_2439(1),
      I1 => \p_Val2_29_reg_2501_reg[7]_i_10_n_7\,
      I2 => src_kernel_win_1_va_29_fu_252(1),
      O => \p_Val2_29_reg_2501[3]_i_3_n_0\
    );
\p_Val2_29_reg_2501[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => src_kernel_win_1_va_34_reg_2439(0),
      I1 => \p_Val2_29_reg_2501_reg[3]_i_9_n_7\,
      I2 => src_kernel_win_1_va_29_fu_252(0),
      O => \p_Val2_29_reg_2501[3]_i_4_n_0\
    );
\p_Val2_29_reg_2501[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_kernel_win_1_va_34_reg_2439(3),
      I1 => \p_Val2_29_reg_2501_reg[7]_i_10_n_5\,
      I2 => src_kernel_win_1_va_29_fu_252(3),
      I3 => \p_Val2_29_reg_2501[3]_i_2_n_0\,
      O => \p_Val2_29_reg_2501[3]_i_5_n_0\
    );
\p_Val2_29_reg_2501[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_kernel_win_1_va_34_reg_2439(2),
      I1 => \p_Val2_29_reg_2501_reg[7]_i_10_n_6\,
      I2 => src_kernel_win_1_va_29_fu_252(2),
      I3 => \p_Val2_29_reg_2501[3]_i_3_n_0\,
      O => \p_Val2_29_reg_2501[3]_i_6_n_0\
    );
\p_Val2_29_reg_2501[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_kernel_win_1_va_34_reg_2439(1),
      I1 => \p_Val2_29_reg_2501_reg[7]_i_10_n_7\,
      I2 => src_kernel_win_1_va_29_fu_252(1),
      I3 => \p_Val2_29_reg_2501[3]_i_4_n_0\,
      O => \p_Val2_29_reg_2501[3]_i_7_n_0\
    );
\p_Val2_29_reg_2501[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_1_va_34_reg_2439(0),
      I1 => \p_Val2_29_reg_2501_reg[3]_i_9_n_7\,
      I2 => src_kernel_win_1_va_29_fu_252(0),
      O => \p_Val2_29_reg_2501[3]_i_8_n_0\
    );
\p_Val2_29_reg_2501[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \p_Result_3_reg_2495_reg[0]_i_52_n_6\,
      I1 => tmp_117_fu_1565_p2(5),
      I2 => p_shl3_cast_fu_1532_p1(5),
      O => \p_Val2_29_reg_2501[7]_i_11_n_0\
    );
\p_Val2_29_reg_2501[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \p_Result_3_reg_2495_reg[0]_i_52_n_7\,
      I1 => tmp_117_fu_1565_p2(4),
      I2 => p_shl3_cast_fu_1532_p1(4),
      O => \p_Val2_29_reg_2501[7]_i_12_n_0\
    );
\p_Val2_29_reg_2501[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => p_shl3_cast_fu_1532_p1(6),
      I1 => tmp_117_fu_1565_p2(6),
      I2 => \p_Result_3_reg_2495_reg[0]_i_52_n_5\,
      I3 => tmp_117_fu_1565_p2(7),
      I4 => \p_Result_3_reg_2495_reg[0]_i_52_n_4\,
      I5 => p_shl3_cast_fu_1532_p1(7),
      O => \p_Val2_29_reg_2501[7]_i_13_n_0\
    );
\p_Val2_29_reg_2501[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_Val2_29_reg_2501[7]_i_11_n_0\,
      I1 => tmp_117_fu_1565_p2(6),
      I2 => \p_Result_3_reg_2495_reg[0]_i_52_n_5\,
      I3 => p_shl3_cast_fu_1532_p1(6),
      O => \p_Val2_29_reg_2501[7]_i_14_n_0\
    );
\p_Val2_29_reg_2501[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_Result_3_reg_2495_reg[0]_i_52_n_6\,
      I1 => tmp_117_fu_1565_p2(5),
      I2 => p_shl3_cast_fu_1532_p1(5),
      I3 => \p_Val2_29_reg_2501[7]_i_12_n_0\,
      O => \p_Val2_29_reg_2501[7]_i_15_n_0\
    );
\p_Val2_29_reg_2501[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \p_Val2_29_reg_2501_reg[3]_i_9_n_4\,
      I1 => tmp_117_fu_1565_p2(3),
      I2 => p_shl3_cast_fu_1532_p1(3),
      O => \p_Val2_29_reg_2501[7]_i_16_n_0\
    );
\p_Val2_29_reg_2501[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \p_Val2_29_reg_2501_reg[3]_i_9_n_5\,
      I1 => tmp_117_fu_1565_p2(2),
      I2 => p_shl3_cast_fu_1532_p1(2),
      O => \p_Val2_29_reg_2501[7]_i_17_n_0\
    );
\p_Val2_29_reg_2501[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_shl3_cast_fu_1532_p1(2),
      I1 => \p_Val2_29_reg_2501_reg[3]_i_9_n_5\,
      I2 => tmp_117_fu_1565_p2(2),
      O => \p_Val2_29_reg_2501[7]_i_18_n_0\
    );
\p_Val2_29_reg_2501[7]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl3_cast_fu_1532_p1(1),
      O => \p_Val2_29_reg_2501[7]_i_19_n_0\
    );
\p_Val2_29_reg_2501[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => src_kernel_win_1_va_29_fu_252(5),
      I1 => \p_Val2_29_reg_2501_reg[7]_i_9_n_7\,
      I2 => src_kernel_win_1_va_34_reg_2439(5),
      O => \p_Val2_29_reg_2501[7]_i_2_n_0\
    );
\p_Val2_29_reg_2501[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_Result_3_reg_2495_reg[0]_i_52_n_7\,
      I1 => tmp_117_fu_1565_p2(4),
      I2 => p_shl3_cast_fu_1532_p1(4),
      I3 => \p_Val2_29_reg_2501[7]_i_16_n_0\,
      O => \p_Val2_29_reg_2501[7]_i_20_n_0\
    );
\p_Val2_29_reg_2501[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_Val2_29_reg_2501_reg[3]_i_9_n_4\,
      I1 => tmp_117_fu_1565_p2(3),
      I2 => p_shl3_cast_fu_1532_p1(3),
      I3 => \p_Val2_29_reg_2501[7]_i_17_n_0\,
      O => \p_Val2_29_reg_2501[7]_i_21_n_0\
    );
\p_Val2_29_reg_2501[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696969"
    )
        port map (
      I0 => \p_Val2_29_reg_2501_reg[3]_i_9_n_5\,
      I1 => tmp_117_fu_1565_p2(2),
      I2 => p_shl3_cast_fu_1532_p1(2),
      I3 => \p_Val2_29_reg_2501_reg[3]_i_9_n_6\,
      I4 => tmp_117_fu_1565_p2(1),
      O => \p_Val2_29_reg_2501[7]_i_22_n_0\
    );
\p_Val2_29_reg_2501[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \p_Val2_29_reg_2501_reg[3]_i_9_n_6\,
      I1 => tmp_117_fu_1565_p2(1),
      I2 => p_shl3_cast_fu_1532_p1(1),
      O => \p_Val2_29_reg_2501[7]_i_23_n_0\
    );
\p_Val2_29_reg_2501[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => src_kernel_win_1_va_34_reg_2439(4),
      I1 => \p_Val2_29_reg_2501_reg[7]_i_10_n_4\,
      I2 => src_kernel_win_1_va_29_fu_252(4),
      O => \p_Val2_29_reg_2501[7]_i_3_n_0\
    );
\p_Val2_29_reg_2501[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => src_kernel_win_1_va_34_reg_2439(3),
      I1 => \p_Val2_29_reg_2501_reg[7]_i_10_n_5\,
      I2 => src_kernel_win_1_va_29_fu_252(3),
      O => \p_Val2_29_reg_2501[7]_i_4_n_0\
    );
\p_Val2_29_reg_2501[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => src_kernel_win_1_va_29_fu_252(6),
      I1 => src_kernel_win_1_va_34_reg_2439(6),
      I2 => \p_Val2_29_reg_2501_reg[7]_i_9_n_6\,
      I3 => src_kernel_win_1_va_29_fu_252(7),
      I4 => \p_Val2_29_reg_2501_reg[7]_i_9_n_5\,
      I5 => src_kernel_win_1_va_34_reg_2439(7),
      O => \p_Val2_29_reg_2501[7]_i_5_n_0\
    );
\p_Val2_29_reg_2501[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_Val2_29_reg_2501[7]_i_2_n_0\,
      I1 => src_kernel_win_1_va_29_fu_252(6),
      I2 => \p_Val2_29_reg_2501_reg[7]_i_9_n_6\,
      I3 => src_kernel_win_1_va_34_reg_2439(6),
      O => \p_Val2_29_reg_2501[7]_i_6_n_0\
    );
\p_Val2_29_reg_2501[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_kernel_win_1_va_29_fu_252(5),
      I1 => \p_Val2_29_reg_2501_reg[7]_i_9_n_7\,
      I2 => src_kernel_win_1_va_34_reg_2439(5),
      I3 => \p_Val2_29_reg_2501[7]_i_3_n_0\,
      O => \p_Val2_29_reg_2501[7]_i_7_n_0\
    );
\p_Val2_29_reg_2501[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_kernel_win_1_va_34_reg_2439(4),
      I1 => \p_Val2_29_reg_2501_reg[7]_i_10_n_4\,
      I2 => src_kernel_win_1_va_29_fu_252(4),
      I3 => \p_Val2_29_reg_2501[7]_i_4_n_0\,
      O => \p_Val2_29_reg_2501[7]_i_8_n_0\
    );
\p_Val2_29_reg_2501_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_29_fu_1644_p2(0),
      Q => p_Val2_29_reg_2501(0),
      R => '0'
    );
\p_Val2_29_reg_2501_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_29_fu_1644_p2(1),
      Q => p_Val2_29_reg_2501(1),
      R => '0'
    );
\p_Val2_29_reg_2501_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_29_fu_1644_p2(2),
      Q => p_Val2_29_reg_2501(2),
      R => '0'
    );
\p_Val2_29_reg_2501_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_29_fu_1644_p2(3),
      Q => p_Val2_29_reg_2501(3),
      R => '0'
    );
\p_Val2_29_reg_2501_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_29_reg_2501_reg[3]_i_1_n_0\,
      CO(2) => \p_Val2_29_reg_2501_reg[3]_i_1_n_1\,
      CO(1) => \p_Val2_29_reg_2501_reg[3]_i_1_n_2\,
      CO(0) => \p_Val2_29_reg_2501_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \p_Val2_29_reg_2501[3]_i_2_n_0\,
      DI(2) => \p_Val2_29_reg_2501[3]_i_3_n_0\,
      DI(1) => \p_Val2_29_reg_2501[3]_i_4_n_0\,
      DI(0) => '1',
      O(3 downto 0) => p_Val2_29_fu_1644_p2(3 downto 0),
      S(3) => \p_Val2_29_reg_2501[3]_i_5_n_0\,
      S(2) => \p_Val2_29_reg_2501[3]_i_6_n_0\,
      S(1) => \p_Val2_29_reg_2501[3]_i_7_n_0\,
      S(0) => \p_Val2_29_reg_2501[3]_i_8_n_0\
    );
\p_Val2_29_reg_2501_reg[3]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_29_reg_2501_reg[3]_i_9_n_0\,
      CO(2) => \p_Val2_29_reg_2501_reg[3]_i_9_n_1\,
      CO(1) => \p_Val2_29_reg_2501_reg[3]_i_9_n_2\,
      CO(0) => \p_Val2_29_reg_2501_reg[3]_i_9_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => src_kernel_win_1_va_36_reg_2453(3 downto 0),
      O(3) => \p_Val2_29_reg_2501_reg[3]_i_9_n_4\,
      O(2) => \p_Val2_29_reg_2501_reg[3]_i_9_n_5\,
      O(1) => \p_Val2_29_reg_2501_reg[3]_i_9_n_6\,
      O(0) => \p_Val2_29_reg_2501_reg[3]_i_9_n_7\,
      S(3) => \p_Val2_29_reg_2501[3]_i_10_n_0\,
      S(2) => \p_Val2_29_reg_2501[3]_i_11_n_0\,
      S(1) => \p_Val2_29_reg_2501[3]_i_12_n_0\,
      S(0) => \p_Val2_29_reg_2501[3]_i_13_n_0\
    );
\p_Val2_29_reg_2501_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_29_fu_1644_p2(4),
      Q => p_Val2_29_reg_2501(4),
      R => '0'
    );
\p_Val2_29_reg_2501_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_29_fu_1644_p2(5),
      Q => p_Val2_29_reg_2501(5),
      R => '0'
    );
\p_Val2_29_reg_2501_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_29_fu_1644_p2(6),
      Q => p_Val2_29_reg_2501(6),
      R => '0'
    );
\p_Val2_29_reg_2501_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_29_fu_1644_p2(7),
      Q => p_Val2_29_reg_2501(7),
      R => '0'
    );
\p_Val2_29_reg_2501_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_29_reg_2501_reg[3]_i_1_n_0\,
      CO(3) => \NLW_p_Val2_29_reg_2501_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_29_reg_2501_reg[7]_i_1_n_1\,
      CO(1) => \p_Val2_29_reg_2501_reg[7]_i_1_n_2\,
      CO(0) => \p_Val2_29_reg_2501_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \p_Val2_29_reg_2501[7]_i_2_n_0\,
      DI(1) => \p_Val2_29_reg_2501[7]_i_3_n_0\,
      DI(0) => \p_Val2_29_reg_2501[7]_i_4_n_0\,
      O(3 downto 0) => p_Val2_29_fu_1644_p2(7 downto 4),
      S(3) => \p_Val2_29_reg_2501[7]_i_5_n_0\,
      S(2) => \p_Val2_29_reg_2501[7]_i_6_n_0\,
      S(1) => \p_Val2_29_reg_2501[7]_i_7_n_0\,
      S(0) => \p_Val2_29_reg_2501[7]_i_8_n_0\
    );
\p_Val2_29_reg_2501_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_29_reg_2501_reg[7]_i_10_n_0\,
      CO(2) => \p_Val2_29_reg_2501_reg[7]_i_10_n_1\,
      CO(1) => \p_Val2_29_reg_2501_reg[7]_i_10_n_2\,
      CO(0) => \p_Val2_29_reg_2501_reg[7]_i_10_n_3\,
      CYINIT => \p_Val2_29_reg_2501_reg[3]_i_9_n_7\,
      DI(3) => \p_Val2_29_reg_2501[7]_i_16_n_0\,
      DI(2) => \p_Val2_29_reg_2501[7]_i_17_n_0\,
      DI(1) => \p_Val2_29_reg_2501[7]_i_18_n_0\,
      DI(0) => \p_Val2_29_reg_2501[7]_i_19_n_0\,
      O(3) => \p_Val2_29_reg_2501_reg[7]_i_10_n_4\,
      O(2) => \p_Val2_29_reg_2501_reg[7]_i_10_n_5\,
      O(1) => \p_Val2_29_reg_2501_reg[7]_i_10_n_6\,
      O(0) => \p_Val2_29_reg_2501_reg[7]_i_10_n_7\,
      S(3) => \p_Val2_29_reg_2501[7]_i_20_n_0\,
      S(2) => \p_Val2_29_reg_2501[7]_i_21_n_0\,
      S(1) => \p_Val2_29_reg_2501[7]_i_22_n_0\,
      S(0) => \p_Val2_29_reg_2501[7]_i_23_n_0\
    );
\p_Val2_29_reg_2501_reg[7]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_29_reg_2501_reg[7]_i_10_n_0\,
      CO(3 downto 2) => \NLW_p_Val2_29_reg_2501_reg[7]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Val2_29_reg_2501_reg[7]_i_9_n_2\,
      CO(0) => \p_Val2_29_reg_2501_reg[7]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \p_Val2_29_reg_2501[7]_i_11_n_0\,
      DI(0) => \p_Val2_29_reg_2501[7]_i_12_n_0\,
      O(3) => \NLW_p_Val2_29_reg_2501_reg[7]_i_9_O_UNCONNECTED\(3),
      O(2) => \p_Val2_29_reg_2501_reg[7]_i_9_n_5\,
      O(1) => \p_Val2_29_reg_2501_reg[7]_i_9_n_6\,
      O(0) => \p_Val2_29_reg_2501_reg[7]_i_9_n_7\,
      S(3) => '0',
      S(2) => \p_Val2_29_reg_2501[7]_i_13_n_0\,
      S(1) => \p_Val2_29_reg_2501[7]_i_14_n_0\,
      S(0) => \p_Val2_29_reg_2501[7]_i_15_n_0\
    );
\p_Val2_32_reg_2517[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_2_va_39_reg_2473(3),
      I1 => src_kernel_win_2_va_33_fu_292(3),
      O => \p_Val2_32_reg_2517[3]_i_10_n_0\
    );
\p_Val2_32_reg_2517[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_2_va_39_reg_2473(2),
      I1 => src_kernel_win_2_va_33_fu_292(2),
      O => \p_Val2_32_reg_2517[3]_i_11_n_0\
    );
\p_Val2_32_reg_2517[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_2_va_39_reg_2473(1),
      I1 => src_kernel_win_2_va_33_fu_292(1),
      O => \p_Val2_32_reg_2517[3]_i_12_n_0\
    );
\p_Val2_32_reg_2517[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_2_va_39_reg_2473(0),
      I1 => src_kernel_win_2_va_33_fu_292(0),
      O => \p_Val2_32_reg_2517[3]_i_13_n_0\
    );
\p_Val2_32_reg_2517[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => src_kernel_win_2_va_37_reg_2459(2),
      I1 => \p_Val2_32_reg_2517_reg[7]_i_10_n_6\,
      I2 => src_kernel_win_2_va_29_fu_276(2),
      O => \p_Val2_32_reg_2517[3]_i_2_n_0\
    );
\p_Val2_32_reg_2517[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => src_kernel_win_2_va_37_reg_2459(1),
      I1 => \p_Val2_32_reg_2517_reg[7]_i_10_n_7\,
      I2 => src_kernel_win_2_va_29_fu_276(1),
      O => \p_Val2_32_reg_2517[3]_i_3_n_0\
    );
\p_Val2_32_reg_2517[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => src_kernel_win_2_va_37_reg_2459(0),
      I1 => \p_Val2_32_reg_2517_reg[3]_i_9_n_7\,
      I2 => src_kernel_win_2_va_29_fu_276(0),
      O => \p_Val2_32_reg_2517[3]_i_4_n_0\
    );
\p_Val2_32_reg_2517[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_kernel_win_2_va_37_reg_2459(3),
      I1 => \p_Val2_32_reg_2517_reg[7]_i_10_n_5\,
      I2 => src_kernel_win_2_va_29_fu_276(3),
      I3 => \p_Val2_32_reg_2517[3]_i_2_n_0\,
      O => \p_Val2_32_reg_2517[3]_i_5_n_0\
    );
\p_Val2_32_reg_2517[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_kernel_win_2_va_37_reg_2459(2),
      I1 => \p_Val2_32_reg_2517_reg[7]_i_10_n_6\,
      I2 => src_kernel_win_2_va_29_fu_276(2),
      I3 => \p_Val2_32_reg_2517[3]_i_3_n_0\,
      O => \p_Val2_32_reg_2517[3]_i_6_n_0\
    );
\p_Val2_32_reg_2517[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_kernel_win_2_va_37_reg_2459(1),
      I1 => \p_Val2_32_reg_2517_reg[7]_i_10_n_7\,
      I2 => src_kernel_win_2_va_29_fu_276(1),
      I3 => \p_Val2_32_reg_2517[3]_i_4_n_0\,
      O => \p_Val2_32_reg_2517[3]_i_7_n_0\
    );
\p_Val2_32_reg_2517[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_2_va_37_reg_2459(0),
      I1 => \p_Val2_32_reg_2517_reg[3]_i_9_n_7\,
      I2 => src_kernel_win_2_va_29_fu_276(0),
      O => \p_Val2_32_reg_2517[3]_i_8_n_0\
    );
\p_Val2_32_reg_2517[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \p_Result_4_reg_2511_reg[0]_i_52_n_6\,
      I1 => tmp_125_fu_1733_p2(5),
      I2 => p_shl4_cast_fu_1700_p1(5),
      O => \p_Val2_32_reg_2517[7]_i_11_n_0\
    );
\p_Val2_32_reg_2517[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \p_Result_4_reg_2511_reg[0]_i_52_n_7\,
      I1 => tmp_125_fu_1733_p2(4),
      I2 => p_shl4_cast_fu_1700_p1(4),
      O => \p_Val2_32_reg_2517[7]_i_12_n_0\
    );
\p_Val2_32_reg_2517[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => p_shl4_cast_fu_1700_p1(6),
      I1 => tmp_125_fu_1733_p2(6),
      I2 => \p_Result_4_reg_2511_reg[0]_i_52_n_5\,
      I3 => tmp_125_fu_1733_p2(7),
      I4 => \p_Result_4_reg_2511_reg[0]_i_52_n_4\,
      I5 => p_shl4_cast_fu_1700_p1(7),
      O => \p_Val2_32_reg_2517[7]_i_13_n_0\
    );
\p_Val2_32_reg_2517[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_Val2_32_reg_2517[7]_i_11_n_0\,
      I1 => tmp_125_fu_1733_p2(6),
      I2 => \p_Result_4_reg_2511_reg[0]_i_52_n_5\,
      I3 => p_shl4_cast_fu_1700_p1(6),
      O => \p_Val2_32_reg_2517[7]_i_14_n_0\
    );
\p_Val2_32_reg_2517[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_Result_4_reg_2511_reg[0]_i_52_n_6\,
      I1 => tmp_125_fu_1733_p2(5),
      I2 => p_shl4_cast_fu_1700_p1(5),
      I3 => \p_Val2_32_reg_2517[7]_i_12_n_0\,
      O => \p_Val2_32_reg_2517[7]_i_15_n_0\
    );
\p_Val2_32_reg_2517[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \p_Val2_32_reg_2517_reg[3]_i_9_n_4\,
      I1 => tmp_125_fu_1733_p2(3),
      I2 => p_shl4_cast_fu_1700_p1(3),
      O => \p_Val2_32_reg_2517[7]_i_16_n_0\
    );
\p_Val2_32_reg_2517[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \p_Val2_32_reg_2517_reg[3]_i_9_n_5\,
      I1 => tmp_125_fu_1733_p2(2),
      I2 => p_shl4_cast_fu_1700_p1(2),
      O => \p_Val2_32_reg_2517[7]_i_17_n_0\
    );
\p_Val2_32_reg_2517[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_shl4_cast_fu_1700_p1(2),
      I1 => \p_Val2_32_reg_2517_reg[3]_i_9_n_5\,
      I2 => tmp_125_fu_1733_p2(2),
      O => \p_Val2_32_reg_2517[7]_i_18_n_0\
    );
\p_Val2_32_reg_2517[7]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl4_cast_fu_1700_p1(1),
      O => \p_Val2_32_reg_2517[7]_i_19_n_0\
    );
\p_Val2_32_reg_2517[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => src_kernel_win_2_va_29_fu_276(5),
      I1 => \p_Val2_32_reg_2517_reg[7]_i_9_n_7\,
      I2 => src_kernel_win_2_va_37_reg_2459(5),
      O => \p_Val2_32_reg_2517[7]_i_2_n_0\
    );
\p_Val2_32_reg_2517[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_Result_4_reg_2511_reg[0]_i_52_n_7\,
      I1 => tmp_125_fu_1733_p2(4),
      I2 => p_shl4_cast_fu_1700_p1(4),
      I3 => \p_Val2_32_reg_2517[7]_i_16_n_0\,
      O => \p_Val2_32_reg_2517[7]_i_20_n_0\
    );
\p_Val2_32_reg_2517[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_Val2_32_reg_2517_reg[3]_i_9_n_4\,
      I1 => tmp_125_fu_1733_p2(3),
      I2 => p_shl4_cast_fu_1700_p1(3),
      I3 => \p_Val2_32_reg_2517[7]_i_17_n_0\,
      O => \p_Val2_32_reg_2517[7]_i_21_n_0\
    );
\p_Val2_32_reg_2517[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696969"
    )
        port map (
      I0 => \p_Val2_32_reg_2517_reg[3]_i_9_n_5\,
      I1 => tmp_125_fu_1733_p2(2),
      I2 => p_shl4_cast_fu_1700_p1(2),
      I3 => \p_Val2_32_reg_2517_reg[3]_i_9_n_6\,
      I4 => tmp_125_fu_1733_p2(1),
      O => \p_Val2_32_reg_2517[7]_i_22_n_0\
    );
\p_Val2_32_reg_2517[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \p_Val2_32_reg_2517_reg[3]_i_9_n_6\,
      I1 => tmp_125_fu_1733_p2(1),
      I2 => p_shl4_cast_fu_1700_p1(1),
      O => \p_Val2_32_reg_2517[7]_i_23_n_0\
    );
\p_Val2_32_reg_2517[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => src_kernel_win_2_va_37_reg_2459(4),
      I1 => \p_Val2_32_reg_2517_reg[7]_i_10_n_4\,
      I2 => src_kernel_win_2_va_29_fu_276(4),
      O => \p_Val2_32_reg_2517[7]_i_3_n_0\
    );
\p_Val2_32_reg_2517[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => src_kernel_win_2_va_37_reg_2459(3),
      I1 => \p_Val2_32_reg_2517_reg[7]_i_10_n_5\,
      I2 => src_kernel_win_2_va_29_fu_276(3),
      O => \p_Val2_32_reg_2517[7]_i_4_n_0\
    );
\p_Val2_32_reg_2517[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => src_kernel_win_2_va_29_fu_276(6),
      I1 => src_kernel_win_2_va_37_reg_2459(6),
      I2 => \p_Val2_32_reg_2517_reg[7]_i_9_n_6\,
      I3 => src_kernel_win_2_va_29_fu_276(7),
      I4 => \p_Val2_32_reg_2517_reg[7]_i_9_n_5\,
      I5 => src_kernel_win_2_va_37_reg_2459(7),
      O => \p_Val2_32_reg_2517[7]_i_5_n_0\
    );
\p_Val2_32_reg_2517[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_Val2_32_reg_2517[7]_i_2_n_0\,
      I1 => src_kernel_win_2_va_29_fu_276(6),
      I2 => \p_Val2_32_reg_2517_reg[7]_i_9_n_6\,
      I3 => src_kernel_win_2_va_37_reg_2459(6),
      O => \p_Val2_32_reg_2517[7]_i_6_n_0\
    );
\p_Val2_32_reg_2517[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_kernel_win_2_va_29_fu_276(5),
      I1 => \p_Val2_32_reg_2517_reg[7]_i_9_n_7\,
      I2 => src_kernel_win_2_va_37_reg_2459(5),
      I3 => \p_Val2_32_reg_2517[7]_i_3_n_0\,
      O => \p_Val2_32_reg_2517[7]_i_7_n_0\
    );
\p_Val2_32_reg_2517[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_kernel_win_2_va_37_reg_2459(4),
      I1 => \p_Val2_32_reg_2517_reg[7]_i_10_n_4\,
      I2 => src_kernel_win_2_va_29_fu_276(4),
      I3 => \p_Val2_32_reg_2517[7]_i_4_n_0\,
      O => \p_Val2_32_reg_2517[7]_i_8_n_0\
    );
\p_Val2_32_reg_2517_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_32_fu_1812_p2(0),
      Q => p_Val2_32_reg_2517(0),
      R => '0'
    );
\p_Val2_32_reg_2517_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_32_fu_1812_p2(1),
      Q => p_Val2_32_reg_2517(1),
      R => '0'
    );
\p_Val2_32_reg_2517_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_32_fu_1812_p2(2),
      Q => p_Val2_32_reg_2517(2),
      R => '0'
    );
\p_Val2_32_reg_2517_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_32_fu_1812_p2(3),
      Q => p_Val2_32_reg_2517(3),
      R => '0'
    );
\p_Val2_32_reg_2517_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_32_reg_2517_reg[3]_i_1_n_0\,
      CO(2) => \p_Val2_32_reg_2517_reg[3]_i_1_n_1\,
      CO(1) => \p_Val2_32_reg_2517_reg[3]_i_1_n_2\,
      CO(0) => \p_Val2_32_reg_2517_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \p_Val2_32_reg_2517[3]_i_2_n_0\,
      DI(2) => \p_Val2_32_reg_2517[3]_i_3_n_0\,
      DI(1) => \p_Val2_32_reg_2517[3]_i_4_n_0\,
      DI(0) => '1',
      O(3 downto 0) => p_Val2_32_fu_1812_p2(3 downto 0),
      S(3) => \p_Val2_32_reg_2517[3]_i_5_n_0\,
      S(2) => \p_Val2_32_reg_2517[3]_i_6_n_0\,
      S(1) => \p_Val2_32_reg_2517[3]_i_7_n_0\,
      S(0) => \p_Val2_32_reg_2517[3]_i_8_n_0\
    );
\p_Val2_32_reg_2517_reg[3]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_32_reg_2517_reg[3]_i_9_n_0\,
      CO(2) => \p_Val2_32_reg_2517_reg[3]_i_9_n_1\,
      CO(1) => \p_Val2_32_reg_2517_reg[3]_i_9_n_2\,
      CO(0) => \p_Val2_32_reg_2517_reg[3]_i_9_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => src_kernel_win_2_va_39_reg_2473(3 downto 0),
      O(3) => \p_Val2_32_reg_2517_reg[3]_i_9_n_4\,
      O(2) => \p_Val2_32_reg_2517_reg[3]_i_9_n_5\,
      O(1) => \p_Val2_32_reg_2517_reg[3]_i_9_n_6\,
      O(0) => \p_Val2_32_reg_2517_reg[3]_i_9_n_7\,
      S(3) => \p_Val2_32_reg_2517[3]_i_10_n_0\,
      S(2) => \p_Val2_32_reg_2517[3]_i_11_n_0\,
      S(1) => \p_Val2_32_reg_2517[3]_i_12_n_0\,
      S(0) => \p_Val2_32_reg_2517[3]_i_13_n_0\
    );
\p_Val2_32_reg_2517_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_32_fu_1812_p2(4),
      Q => p_Val2_32_reg_2517(4),
      R => '0'
    );
\p_Val2_32_reg_2517_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_32_fu_1812_p2(5),
      Q => p_Val2_32_reg_2517(5),
      R => '0'
    );
\p_Val2_32_reg_2517_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_32_fu_1812_p2(6),
      Q => p_Val2_32_reg_2517(6),
      R => '0'
    );
\p_Val2_32_reg_2517_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i3_reg_25060,
      D => p_Val2_32_fu_1812_p2(7),
      Q => p_Val2_32_reg_2517(7),
      R => '0'
    );
\p_Val2_32_reg_2517_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_32_reg_2517_reg[3]_i_1_n_0\,
      CO(3) => \NLW_p_Val2_32_reg_2517_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_32_reg_2517_reg[7]_i_1_n_1\,
      CO(1) => \p_Val2_32_reg_2517_reg[7]_i_1_n_2\,
      CO(0) => \p_Val2_32_reg_2517_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \p_Val2_32_reg_2517[7]_i_2_n_0\,
      DI(1) => \p_Val2_32_reg_2517[7]_i_3_n_0\,
      DI(0) => \p_Val2_32_reg_2517[7]_i_4_n_0\,
      O(3 downto 0) => p_Val2_32_fu_1812_p2(7 downto 4),
      S(3) => \p_Val2_32_reg_2517[7]_i_5_n_0\,
      S(2) => \p_Val2_32_reg_2517[7]_i_6_n_0\,
      S(1) => \p_Val2_32_reg_2517[7]_i_7_n_0\,
      S(0) => \p_Val2_32_reg_2517[7]_i_8_n_0\
    );
\p_Val2_32_reg_2517_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_32_reg_2517_reg[7]_i_10_n_0\,
      CO(2) => \p_Val2_32_reg_2517_reg[7]_i_10_n_1\,
      CO(1) => \p_Val2_32_reg_2517_reg[7]_i_10_n_2\,
      CO(0) => \p_Val2_32_reg_2517_reg[7]_i_10_n_3\,
      CYINIT => \p_Val2_32_reg_2517_reg[3]_i_9_n_7\,
      DI(3) => \p_Val2_32_reg_2517[7]_i_16_n_0\,
      DI(2) => \p_Val2_32_reg_2517[7]_i_17_n_0\,
      DI(1) => \p_Val2_32_reg_2517[7]_i_18_n_0\,
      DI(0) => \p_Val2_32_reg_2517[7]_i_19_n_0\,
      O(3) => \p_Val2_32_reg_2517_reg[7]_i_10_n_4\,
      O(2) => \p_Val2_32_reg_2517_reg[7]_i_10_n_5\,
      O(1) => \p_Val2_32_reg_2517_reg[7]_i_10_n_6\,
      O(0) => \p_Val2_32_reg_2517_reg[7]_i_10_n_7\,
      S(3) => \p_Val2_32_reg_2517[7]_i_20_n_0\,
      S(2) => \p_Val2_32_reg_2517[7]_i_21_n_0\,
      S(1) => \p_Val2_32_reg_2517[7]_i_22_n_0\,
      S(0) => \p_Val2_32_reg_2517[7]_i_23_n_0\
    );
\p_Val2_32_reg_2517_reg[7]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_32_reg_2517_reg[7]_i_10_n_0\,
      CO(3 downto 2) => \NLW_p_Val2_32_reg_2517_reg[7]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Val2_32_reg_2517_reg[7]_i_9_n_2\,
      CO(0) => \p_Val2_32_reg_2517_reg[7]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \p_Val2_32_reg_2517[7]_i_11_n_0\,
      DI(0) => \p_Val2_32_reg_2517[7]_i_12_n_0\,
      O(3) => \NLW_p_Val2_32_reg_2517_reg[7]_i_9_O_UNCONNECTED\(3),
      O(2) => \p_Val2_32_reg_2517_reg[7]_i_9_n_5\,
      O(1) => \p_Val2_32_reg_2517_reg[7]_i_9_n_6\,
      O(0) => \p_Val2_32_reg_2517_reg[7]_i_9_n_7\,
      S(3) => '0',
      S(2) => \p_Val2_32_reg_2517[7]_i_13_n_0\,
      S(1) => \p_Val2_32_reg_2517[7]_i_14_n_0\,
      S(0) => \p_Val2_32_reg_2517[7]_i_15_n_0\
    );
\right_border_buf_0_29_fu_300_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_0_s_fu_296(0),
      Q => right_border_buf_0_29_fu_300(0),
      R => '0'
    );
\right_border_buf_0_29_fu_300_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_0_s_fu_296(1),
      Q => right_border_buf_0_29_fu_300(1),
      R => '0'
    );
\right_border_buf_0_29_fu_300_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_0_s_fu_296(2),
      Q => right_border_buf_0_29_fu_300(2),
      R => '0'
    );
\right_border_buf_0_29_fu_300_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_0_s_fu_296(3),
      Q => right_border_buf_0_29_fu_300(3),
      R => '0'
    );
\right_border_buf_0_29_fu_300_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_0_s_fu_296(4),
      Q => right_border_buf_0_29_fu_300(4),
      R => '0'
    );
\right_border_buf_0_29_fu_300_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_0_s_fu_296(5),
      Q => right_border_buf_0_29_fu_300(5),
      R => '0'
    );
\right_border_buf_0_29_fu_300_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_0_s_fu_296(6),
      Q => right_border_buf_0_29_fu_300(6),
      R => '0'
    );
\right_border_buf_0_29_fu_300_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_0_s_fu_296(7),
      Q => right_border_buf_0_29_fu_300(7),
      R => '0'
    );
\right_border_buf_0_30_fu_308_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_0_val_1_0_fu_893_p3(0),
      Q => right_border_buf_0_30_fu_308(0),
      R => '0'
    );
\right_border_buf_0_30_fu_308_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_0_val_1_0_fu_893_p3(1),
      Q => right_border_buf_0_30_fu_308(1),
      R => '0'
    );
\right_border_buf_0_30_fu_308_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_0_val_1_0_fu_893_p3(2),
      Q => right_border_buf_0_30_fu_308(2),
      R => '0'
    );
\right_border_buf_0_30_fu_308_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_0_val_1_0_fu_893_p3(3),
      Q => right_border_buf_0_30_fu_308(3),
      R => '0'
    );
\right_border_buf_0_30_fu_308_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_0_val_1_0_fu_893_p3(4),
      Q => right_border_buf_0_30_fu_308(4),
      R => '0'
    );
\right_border_buf_0_30_fu_308_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_0_val_1_0_fu_893_p3(5),
      Q => right_border_buf_0_30_fu_308(5),
      R => '0'
    );
\right_border_buf_0_30_fu_308_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_0_val_1_0_fu_893_p3(6),
      Q => right_border_buf_0_30_fu_308(6),
      R => '0'
    );
\right_border_buf_0_30_fu_308_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_0_val_1_0_fu_893_p3(7),
      Q => right_border_buf_0_30_fu_308(7),
      R => '0'
    );
\right_border_buf_0_31_fu_312_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_0_30_fu_308(0),
      Q => right_border_buf_0_31_fu_312(0),
      R => '0'
    );
\right_border_buf_0_31_fu_312_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_0_30_fu_308(1),
      Q => right_border_buf_0_31_fu_312(1),
      R => '0'
    );
\right_border_buf_0_31_fu_312_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_0_30_fu_308(2),
      Q => right_border_buf_0_31_fu_312(2),
      R => '0'
    );
\right_border_buf_0_31_fu_312_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_0_30_fu_308(3),
      Q => right_border_buf_0_31_fu_312(3),
      R => '0'
    );
\right_border_buf_0_31_fu_312_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_0_30_fu_308(4),
      Q => right_border_buf_0_31_fu_312(4),
      R => '0'
    );
\right_border_buf_0_31_fu_312_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_0_30_fu_308(5),
      Q => right_border_buf_0_31_fu_312(5),
      R => '0'
    );
\right_border_buf_0_31_fu_312_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_0_30_fu_308(6),
      Q => right_border_buf_0_31_fu_312(6),
      R => '0'
    );
\right_border_buf_0_31_fu_312_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_0_30_fu_308(7),
      Q => right_border_buf_0_31_fu_312(7),
      R => '0'
    );
\right_border_buf_0_32_fu_320_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_0_val_2_0_fu_912_p3(0),
      Q => right_border_buf_0_32_fu_320(0),
      R => '0'
    );
\right_border_buf_0_32_fu_320_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_0_val_2_0_fu_912_p3(1),
      Q => right_border_buf_0_32_fu_320(1),
      R => '0'
    );
\right_border_buf_0_32_fu_320_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_0_val_2_0_fu_912_p3(2),
      Q => right_border_buf_0_32_fu_320(2),
      R => '0'
    );
\right_border_buf_0_32_fu_320_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_0_val_2_0_fu_912_p3(3),
      Q => right_border_buf_0_32_fu_320(3),
      R => '0'
    );
\right_border_buf_0_32_fu_320_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_0_val_2_0_fu_912_p3(4),
      Q => right_border_buf_0_32_fu_320(4),
      R => '0'
    );
\right_border_buf_0_32_fu_320_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_0_val_2_0_fu_912_p3(5),
      Q => right_border_buf_0_32_fu_320(5),
      R => '0'
    );
\right_border_buf_0_32_fu_320_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_0_val_2_0_fu_912_p3(6),
      Q => right_border_buf_0_32_fu_320(6),
      R => '0'
    );
\right_border_buf_0_32_fu_320_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_0_val_2_0_fu_912_p3(7),
      Q => right_border_buf_0_32_fu_320(7),
      R => '0'
    );
\right_border_buf_0_33_fu_324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_0_32_fu_320(0),
      Q => right_border_buf_0_33_fu_324(0),
      R => '0'
    );
\right_border_buf_0_33_fu_324_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_0_32_fu_320(1),
      Q => right_border_buf_0_33_fu_324(1),
      R => '0'
    );
\right_border_buf_0_33_fu_324_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_0_32_fu_320(2),
      Q => right_border_buf_0_33_fu_324(2),
      R => '0'
    );
\right_border_buf_0_33_fu_324_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_0_32_fu_320(3),
      Q => right_border_buf_0_33_fu_324(3),
      R => '0'
    );
\right_border_buf_0_33_fu_324_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_0_32_fu_320(4),
      Q => right_border_buf_0_33_fu_324(4),
      R => '0'
    );
\right_border_buf_0_33_fu_324_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_0_32_fu_320(5),
      Q => right_border_buf_0_33_fu_324(5),
      R => '0'
    );
\right_border_buf_0_33_fu_324_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_0_32_fu_320(6),
      Q => right_border_buf_0_33_fu_324(6),
      R => '0'
    );
\right_border_buf_0_33_fu_324_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_0_32_fu_320(7),
      Q => right_border_buf_0_33_fu_324(7),
      R => '0'
    );
\right_border_buf_0_s_fu_296_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_0_val_0_0_fu_874_p3(0),
      Q => right_border_buf_0_s_fu_296(0),
      R => '0'
    );
\right_border_buf_0_s_fu_296_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_0_val_0_0_fu_874_p3(1),
      Q => right_border_buf_0_s_fu_296(1),
      R => '0'
    );
\right_border_buf_0_s_fu_296_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_0_val_0_0_fu_874_p3(2),
      Q => right_border_buf_0_s_fu_296(2),
      R => '0'
    );
\right_border_buf_0_s_fu_296_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_0_val_0_0_fu_874_p3(3),
      Q => right_border_buf_0_s_fu_296(3),
      R => '0'
    );
\right_border_buf_0_s_fu_296_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_0_val_0_0_fu_874_p3(4),
      Q => right_border_buf_0_s_fu_296(4),
      R => '0'
    );
\right_border_buf_0_s_fu_296_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_0_val_0_0_fu_874_p3(5),
      Q => right_border_buf_0_s_fu_296(5),
      R => '0'
    );
\right_border_buf_0_s_fu_296_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_0_val_0_0_fu_874_p3(6),
      Q => right_border_buf_0_s_fu_296(6),
      R => '0'
    );
\right_border_buf_0_s_fu_296_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_0_val_0_0_fu_874_p3(7),
      Q => right_border_buf_0_s_fu_296(7),
      R => '0'
    );
\right_border_buf_1_29_fu_336_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_1_s_fu_332(0),
      Q => right_border_buf_1_29_fu_336(0),
      R => '0'
    );
\right_border_buf_1_29_fu_336_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_1_s_fu_332(1),
      Q => right_border_buf_1_29_fu_336(1),
      R => '0'
    );
\right_border_buf_1_29_fu_336_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_1_s_fu_332(2),
      Q => right_border_buf_1_29_fu_336(2),
      R => '0'
    );
\right_border_buf_1_29_fu_336_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_1_s_fu_332(3),
      Q => right_border_buf_1_29_fu_336(3),
      R => '0'
    );
\right_border_buf_1_29_fu_336_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_1_s_fu_332(4),
      Q => right_border_buf_1_29_fu_336(4),
      R => '0'
    );
\right_border_buf_1_29_fu_336_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_1_s_fu_332(5),
      Q => right_border_buf_1_29_fu_336(5),
      R => '0'
    );
\right_border_buf_1_29_fu_336_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_1_s_fu_332(6),
      Q => right_border_buf_1_29_fu_336(6),
      R => '0'
    );
\right_border_buf_1_29_fu_336_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_1_s_fu_332(7),
      Q => right_border_buf_1_29_fu_336(7),
      R => '0'
    );
\right_border_buf_1_30_fu_344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_1_val_1_0_fu_1061_p3(0),
      Q => right_border_buf_1_30_fu_344(0),
      R => '0'
    );
\right_border_buf_1_30_fu_344_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_1_val_1_0_fu_1061_p3(1),
      Q => right_border_buf_1_30_fu_344(1),
      R => '0'
    );
\right_border_buf_1_30_fu_344_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_1_val_1_0_fu_1061_p3(2),
      Q => right_border_buf_1_30_fu_344(2),
      R => '0'
    );
\right_border_buf_1_30_fu_344_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_1_val_1_0_fu_1061_p3(3),
      Q => right_border_buf_1_30_fu_344(3),
      R => '0'
    );
\right_border_buf_1_30_fu_344_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_1_val_1_0_fu_1061_p3(4),
      Q => right_border_buf_1_30_fu_344(4),
      R => '0'
    );
\right_border_buf_1_30_fu_344_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_1_val_1_0_fu_1061_p3(5),
      Q => right_border_buf_1_30_fu_344(5),
      R => '0'
    );
\right_border_buf_1_30_fu_344_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_1_val_1_0_fu_1061_p3(6),
      Q => right_border_buf_1_30_fu_344(6),
      R => '0'
    );
\right_border_buf_1_30_fu_344_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_1_val_1_0_fu_1061_p3(7),
      Q => right_border_buf_1_30_fu_344(7),
      R => '0'
    );
\right_border_buf_1_31_fu_348_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_1_30_fu_344(0),
      Q => right_border_buf_1_31_fu_348(0),
      R => '0'
    );
\right_border_buf_1_31_fu_348_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_1_30_fu_344(1),
      Q => right_border_buf_1_31_fu_348(1),
      R => '0'
    );
\right_border_buf_1_31_fu_348_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_1_30_fu_344(2),
      Q => right_border_buf_1_31_fu_348(2),
      R => '0'
    );
\right_border_buf_1_31_fu_348_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_1_30_fu_344(3),
      Q => right_border_buf_1_31_fu_348(3),
      R => '0'
    );
\right_border_buf_1_31_fu_348_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_1_30_fu_344(4),
      Q => right_border_buf_1_31_fu_348(4),
      R => '0'
    );
\right_border_buf_1_31_fu_348_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_1_30_fu_344(5),
      Q => right_border_buf_1_31_fu_348(5),
      R => '0'
    );
\right_border_buf_1_31_fu_348_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_1_30_fu_344(6),
      Q => right_border_buf_1_31_fu_348(6),
      R => '0'
    );
\right_border_buf_1_31_fu_348_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_1_30_fu_344(7),
      Q => right_border_buf_1_31_fu_348(7),
      R => '0'
    );
\right_border_buf_1_32_fu_356_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_1_val_2_0_fu_1080_p3(0),
      Q => right_border_buf_1_32_fu_356(0),
      R => '0'
    );
\right_border_buf_1_32_fu_356_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_1_val_2_0_fu_1080_p3(1),
      Q => right_border_buf_1_32_fu_356(1),
      R => '0'
    );
\right_border_buf_1_32_fu_356_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_1_val_2_0_fu_1080_p3(2),
      Q => right_border_buf_1_32_fu_356(2),
      R => '0'
    );
\right_border_buf_1_32_fu_356_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_1_val_2_0_fu_1080_p3(3),
      Q => right_border_buf_1_32_fu_356(3),
      R => '0'
    );
\right_border_buf_1_32_fu_356_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_1_val_2_0_fu_1080_p3(4),
      Q => right_border_buf_1_32_fu_356(4),
      R => '0'
    );
\right_border_buf_1_32_fu_356_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_1_val_2_0_fu_1080_p3(5),
      Q => right_border_buf_1_32_fu_356(5),
      R => '0'
    );
\right_border_buf_1_32_fu_356_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_1_val_2_0_fu_1080_p3(6),
      Q => right_border_buf_1_32_fu_356(6),
      R => '0'
    );
\right_border_buf_1_32_fu_356_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_1_val_2_0_fu_1080_p3(7),
      Q => right_border_buf_1_32_fu_356(7),
      R => '0'
    );
\right_border_buf_1_33_fu_360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_1_32_fu_356(0),
      Q => right_border_buf_1_33_fu_360(0),
      R => '0'
    );
\right_border_buf_1_33_fu_360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_1_32_fu_356(1),
      Q => right_border_buf_1_33_fu_360(1),
      R => '0'
    );
\right_border_buf_1_33_fu_360_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_1_32_fu_356(2),
      Q => right_border_buf_1_33_fu_360(2),
      R => '0'
    );
\right_border_buf_1_33_fu_360_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_1_32_fu_356(3),
      Q => right_border_buf_1_33_fu_360(3),
      R => '0'
    );
\right_border_buf_1_33_fu_360_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_1_32_fu_356(4),
      Q => right_border_buf_1_33_fu_360(4),
      R => '0'
    );
\right_border_buf_1_33_fu_360_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_1_32_fu_356(5),
      Q => right_border_buf_1_33_fu_360(5),
      R => '0'
    );
\right_border_buf_1_33_fu_360_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_1_32_fu_356(6),
      Q => right_border_buf_1_33_fu_360(6),
      R => '0'
    );
\right_border_buf_1_33_fu_360_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_1_32_fu_356(7),
      Q => right_border_buf_1_33_fu_360(7),
      R => '0'
    );
\right_border_buf_1_s_fu_332_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_1_val_0_0_fu_1042_p3(0),
      Q => right_border_buf_1_s_fu_332(0),
      R => '0'
    );
\right_border_buf_1_s_fu_332_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_1_val_0_0_fu_1042_p3(1),
      Q => right_border_buf_1_s_fu_332(1),
      R => '0'
    );
\right_border_buf_1_s_fu_332_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_1_val_0_0_fu_1042_p3(2),
      Q => right_border_buf_1_s_fu_332(2),
      R => '0'
    );
\right_border_buf_1_s_fu_332_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_1_val_0_0_fu_1042_p3(3),
      Q => right_border_buf_1_s_fu_332(3),
      R => '0'
    );
\right_border_buf_1_s_fu_332_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_1_val_0_0_fu_1042_p3(4),
      Q => right_border_buf_1_s_fu_332(4),
      R => '0'
    );
\right_border_buf_1_s_fu_332_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_1_val_0_0_fu_1042_p3(5),
      Q => right_border_buf_1_s_fu_332(5),
      R => '0'
    );
\right_border_buf_1_s_fu_332_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_1_val_0_0_fu_1042_p3(6),
      Q => right_border_buf_1_s_fu_332(6),
      R => '0'
    );
\right_border_buf_1_s_fu_332_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_1_val_0_0_fu_1042_p3(7),
      Q => right_border_buf_1_s_fu_332(7),
      R => '0'
    );
\right_border_buf_2_23_fu_316_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_2_val_2_0_fu_1239_p3(0),
      Q => right_border_buf_2_23_fu_316(0),
      R => '0'
    );
\right_border_buf_2_23_fu_316_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_2_val_2_0_fu_1239_p3(1),
      Q => right_border_buf_2_23_fu_316(1),
      R => '0'
    );
\right_border_buf_2_23_fu_316_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_2_val_2_0_fu_1239_p3(2),
      Q => right_border_buf_2_23_fu_316(2),
      R => '0'
    );
\right_border_buf_2_23_fu_316_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_2_val_2_0_fu_1239_p3(3),
      Q => right_border_buf_2_23_fu_316(3),
      R => '0'
    );
\right_border_buf_2_23_fu_316_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_2_val_2_0_fu_1239_p3(4),
      Q => right_border_buf_2_23_fu_316(4),
      R => '0'
    );
\right_border_buf_2_23_fu_316_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_2_val_2_0_fu_1239_p3(5),
      Q => right_border_buf_2_23_fu_316(5),
      R => '0'
    );
\right_border_buf_2_23_fu_316_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_2_val_2_0_fu_1239_p3(6),
      Q => right_border_buf_2_23_fu_316(6),
      R => '0'
    );
\right_border_buf_2_23_fu_316_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_2_val_2_0_fu_1239_p3(7),
      Q => right_border_buf_2_23_fu_316(7),
      R => '0'
    );
\right_border_buf_2_24_fu_328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_2_25_fu_340(0),
      Q => right_border_buf_2_24_fu_328(0),
      R => '0'
    );
\right_border_buf_2_24_fu_328_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_2_25_fu_340(1),
      Q => right_border_buf_2_24_fu_328(1),
      R => '0'
    );
\right_border_buf_2_24_fu_328_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_2_25_fu_340(2),
      Q => right_border_buf_2_24_fu_328(2),
      R => '0'
    );
\right_border_buf_2_24_fu_328_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_2_25_fu_340(3),
      Q => right_border_buf_2_24_fu_328(3),
      R => '0'
    );
\right_border_buf_2_24_fu_328_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_2_25_fu_340(4),
      Q => right_border_buf_2_24_fu_328(4),
      R => '0'
    );
\right_border_buf_2_24_fu_328_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_2_25_fu_340(5),
      Q => right_border_buf_2_24_fu_328(5),
      R => '0'
    );
\right_border_buf_2_24_fu_328_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_2_25_fu_340(6),
      Q => right_border_buf_2_24_fu_328(6),
      R => '0'
    );
\right_border_buf_2_24_fu_328_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_2_25_fu_340(7),
      Q => right_border_buf_2_24_fu_328(7),
      R => '0'
    );
\right_border_buf_2_25_fu_340_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_2_val_1_0_fu_1220_p3(0),
      Q => right_border_buf_2_25_fu_340(0),
      R => '0'
    );
\right_border_buf_2_25_fu_340_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_2_val_1_0_fu_1220_p3(1),
      Q => right_border_buf_2_25_fu_340(1),
      R => '0'
    );
\right_border_buf_2_25_fu_340_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_2_val_1_0_fu_1220_p3(2),
      Q => right_border_buf_2_25_fu_340(2),
      R => '0'
    );
\right_border_buf_2_25_fu_340_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_2_val_1_0_fu_1220_p3(3),
      Q => right_border_buf_2_25_fu_340(3),
      R => '0'
    );
\right_border_buf_2_25_fu_340_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_2_val_1_0_fu_1220_p3(4),
      Q => right_border_buf_2_25_fu_340(4),
      R => '0'
    );
\right_border_buf_2_25_fu_340_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_2_val_1_0_fu_1220_p3(5),
      Q => right_border_buf_2_25_fu_340(5),
      R => '0'
    );
\right_border_buf_2_25_fu_340_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_2_val_1_0_fu_1220_p3(6),
      Q => right_border_buf_2_25_fu_340(6),
      R => '0'
    );
\right_border_buf_2_25_fu_340_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_2_val_1_0_fu_1220_p3(7),
      Q => right_border_buf_2_25_fu_340(7),
      R => '0'
    );
\right_border_buf_2_26_fu_352_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_2_27_fu_364(0),
      Q => right_border_buf_2_26_fu_352(0),
      R => '0'
    );
\right_border_buf_2_26_fu_352_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_2_27_fu_364(1),
      Q => right_border_buf_2_26_fu_352(1),
      R => '0'
    );
\right_border_buf_2_26_fu_352_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_2_27_fu_364(2),
      Q => right_border_buf_2_26_fu_352(2),
      R => '0'
    );
\right_border_buf_2_26_fu_352_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_2_27_fu_364(3),
      Q => right_border_buf_2_26_fu_352(3),
      R => '0'
    );
\right_border_buf_2_26_fu_352_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_2_27_fu_364(4),
      Q => right_border_buf_2_26_fu_352(4),
      R => '0'
    );
\right_border_buf_2_26_fu_352_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_2_27_fu_364(5),
      Q => right_border_buf_2_26_fu_352(5),
      R => '0'
    );
\right_border_buf_2_26_fu_352_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_2_27_fu_364(6),
      Q => right_border_buf_2_26_fu_352(6),
      R => '0'
    );
\right_border_buf_2_26_fu_352_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_2_27_fu_364(7),
      Q => right_border_buf_2_26_fu_352(7),
      R => '0'
    );
\right_border_buf_2_27_fu_364_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_2_val_0_0_fu_1201_p3(0),
      Q => right_border_buf_2_27_fu_364(0),
      R => '0'
    );
\right_border_buf_2_27_fu_364_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_2_val_0_0_fu_1201_p3(1),
      Q => right_border_buf_2_27_fu_364(1),
      R => '0'
    );
\right_border_buf_2_27_fu_364_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_2_val_0_0_fu_1201_p3(2),
      Q => right_border_buf_2_27_fu_364(2),
      R => '0'
    );
\right_border_buf_2_27_fu_364_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_2_val_0_0_fu_1201_p3(3),
      Q => right_border_buf_2_27_fu_364(3),
      R => '0'
    );
\right_border_buf_2_27_fu_364_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_2_val_0_0_fu_1201_p3(4),
      Q => right_border_buf_2_27_fu_364(4),
      R => '0'
    );
\right_border_buf_2_27_fu_364_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_2_val_0_0_fu_1201_p3(5),
      Q => right_border_buf_2_27_fu_364(5),
      R => '0'
    );
\right_border_buf_2_27_fu_364_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_2_val_0_0_fu_1201_p3(6),
      Q => right_border_buf_2_27_fu_364(6),
      R => '0'
    );
\right_border_buf_2_27_fu_364_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => col_buf_2_val_0_0_fu_1201_p3(7),
      Q => right_border_buf_2_27_fu_364(7),
      R => '0'
    );
\right_border_buf_2_s_fu_304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_2_23_fu_316(0),
      Q => right_border_buf_2_s_fu_304(0),
      R => '0'
    );
\right_border_buf_2_s_fu_304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_2_23_fu_316(1),
      Q => right_border_buf_2_s_fu_304(1),
      R => '0'
    );
\right_border_buf_2_s_fu_304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_2_23_fu_316(2),
      Q => right_border_buf_2_s_fu_304(2),
      R => '0'
    );
\right_border_buf_2_s_fu_304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_2_23_fu_316(3),
      Q => right_border_buf_2_s_fu_304(3),
      R => '0'
    );
\right_border_buf_2_s_fu_304_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_2_23_fu_316(4),
      Q => right_border_buf_2_s_fu_304(4),
      R => '0'
    );
\right_border_buf_2_s_fu_304_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_2_23_fu_316(5),
      Q => right_border_buf_2_s_fu_304(5),
      R => '0'
    );
\right_border_buf_2_s_fu_304_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_2_23_fu_316(6),
      Q => right_border_buf_2_s_fu_304(6),
      R => '0'
    );
\right_border_buf_2_s_fu_304_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_src_data_stream_0_V_read1,
      D => right_border_buf_2_23_fu_316(7),
      Q => right_border_buf_2_s_fu_304(7),
      R => '0'
    );
\row_assign_8_0_1_t_reg_2316_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_2283[0]_i_1_n_0\,
      D => i_V_fu_617_p2(0),
      Q => row_assign_8_0_1_t_reg_2316(0),
      R => '0'
    );
\row_assign_8_0_1_t_reg_2316_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_2283[0]_i_1_n_0\,
      D => \t_V_reg_577_reg_n_0_[1]\,
      Q => row_assign_8_0_1_t_reg_2316(1),
      R => '0'
    );
\row_assign_8_0_2_t_reg_2323[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t_V_reg_577_reg_n_0_[0]\,
      I1 => \t_V_reg_577_reg_n_0_[1]\,
      O => row_assign_8_0_2_t_fu_679_p2(1)
    );
\row_assign_8_0_2_t_reg_2323_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_2283[0]_i_1_n_0\,
      D => \t_V_reg_577_reg_n_0_[0]\,
      Q => row_assign_8_0_2_t_reg_2323(0),
      R => '0'
    );
\row_assign_8_0_2_t_reg_2323_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_2283[0]_i_1_n_0\,
      D => row_assign_8_0_2_t_fu_679_p2(1),
      Q => row_assign_8_0_2_t_reg_2323(1),
      R => '0'
    );
\src_kernel_win_0_va_29_fu_228_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_fu_224(0),
      Q => src_kernel_win_0_va_29_fu_228(0),
      R => '0'
    );
\src_kernel_win_0_va_29_fu_228_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_fu_224(1),
      Q => src_kernel_win_0_va_29_fu_228(1),
      R => '0'
    );
\src_kernel_win_0_va_29_fu_228_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_fu_224(2),
      Q => src_kernel_win_0_va_29_fu_228(2),
      R => '0'
    );
\src_kernel_win_0_va_29_fu_228_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_fu_224(3),
      Q => src_kernel_win_0_va_29_fu_228(3),
      R => '0'
    );
\src_kernel_win_0_va_29_fu_228_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_fu_224(4),
      Q => src_kernel_win_0_va_29_fu_228(4),
      R => '0'
    );
\src_kernel_win_0_va_29_fu_228_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_fu_224(5),
      Q => src_kernel_win_0_va_29_fu_228(5),
      R => '0'
    );
\src_kernel_win_0_va_29_fu_228_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_fu_224(6),
      Q => src_kernel_win_0_va_29_fu_228(6),
      R => '0'
    );
\src_kernel_win_0_va_29_fu_228_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_fu_224(7),
      Q => src_kernel_win_0_va_29_fu_228(7),
      R => '0'
    );
\src_kernel_win_0_va_30_fu_232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => tmp_109_fu_1397_p2(1),
      Q => src_kernel_win_0_va_30_fu_232(0),
      R => '0'
    );
\src_kernel_win_0_va_30_fu_232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => tmp_109_fu_1397_p2(2),
      Q => src_kernel_win_0_va_30_fu_232(1),
      R => '0'
    );
\src_kernel_win_0_va_30_fu_232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => tmp_109_fu_1397_p2(3),
      Q => src_kernel_win_0_va_30_fu_232(2),
      R => '0'
    );
\src_kernel_win_0_va_30_fu_232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => tmp_109_fu_1397_p2(4),
      Q => src_kernel_win_0_va_30_fu_232(3),
      R => '0'
    );
\src_kernel_win_0_va_30_fu_232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => tmp_109_fu_1397_p2(5),
      Q => src_kernel_win_0_va_30_fu_232(4),
      R => '0'
    );
\src_kernel_win_0_va_30_fu_232_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => tmp_109_fu_1397_p2(6),
      Q => src_kernel_win_0_va_30_fu_232(5),
      R => '0'
    );
\src_kernel_win_0_va_30_fu_232_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => tmp_109_fu_1397_p2(7),
      Q => src_kernel_win_0_va_30_fu_232(6),
      R => '0'
    );
\src_kernel_win_0_va_30_fu_232_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => \src_kernel_win_0_va_35_reg_2426_reg_n_0_[7]\,
      Q => src_kernel_win_0_va_30_fu_232(7),
      R => '0'
    );
\src_kernel_win_0_va_31_fu_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_30_fu_232(0),
      Q => p_shl_cast_fu_1364_p1(1),
      R => '0'
    );
\src_kernel_win_0_va_31_fu_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_30_fu_232(1),
      Q => p_shl_cast_fu_1364_p1(2),
      R => '0'
    );
\src_kernel_win_0_va_31_fu_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_30_fu_232(2),
      Q => p_shl_cast_fu_1364_p1(3),
      R => '0'
    );
\src_kernel_win_0_va_31_fu_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_30_fu_232(3),
      Q => p_shl_cast_fu_1364_p1(4),
      R => '0'
    );
\src_kernel_win_0_va_31_fu_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_30_fu_232(4),
      Q => p_shl_cast_fu_1364_p1(5),
      R => '0'
    );
\src_kernel_win_0_va_31_fu_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_30_fu_232(5),
      Q => p_shl_cast_fu_1364_p1(6),
      R => '0'
    );
\src_kernel_win_0_va_31_fu_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_30_fu_232(6),
      Q => p_shl_cast_fu_1364_p1(7),
      R => '0'
    );
\src_kernel_win_0_va_31_fu_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_30_fu_232(7),
      Q => p_shl_cast_fu_1364_p1(8),
      R => '0'
    );
\src_kernel_win_0_va_32_fu_240[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone0_in,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => exitcond461_i_reg_2330_pp0_iter1_reg,
      O => src_kernel_win_0_va_29_fu_2280
    );
\src_kernel_win_0_va_32_fu_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_36_reg_2433(0),
      Q => src_kernel_win_0_va_32_fu_240(0),
      R => '0'
    );
\src_kernel_win_0_va_32_fu_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_36_reg_2433(1),
      Q => src_kernel_win_0_va_32_fu_240(1),
      R => '0'
    );
\src_kernel_win_0_va_32_fu_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_36_reg_2433(2),
      Q => src_kernel_win_0_va_32_fu_240(2),
      R => '0'
    );
\src_kernel_win_0_va_32_fu_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_36_reg_2433(3),
      Q => src_kernel_win_0_va_32_fu_240(3),
      R => '0'
    );
\src_kernel_win_0_va_32_fu_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_36_reg_2433(4),
      Q => src_kernel_win_0_va_32_fu_240(4),
      R => '0'
    );
\src_kernel_win_0_va_32_fu_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_36_reg_2433(5),
      Q => src_kernel_win_0_va_32_fu_240(5),
      R => '0'
    );
\src_kernel_win_0_va_32_fu_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_36_reg_2433(6),
      Q => src_kernel_win_0_va_32_fu_240(6),
      R => '0'
    );
\src_kernel_win_0_va_32_fu_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_36_reg_2433(7),
      Q => src_kernel_win_0_va_32_fu_240(7),
      R => '0'
    );
\src_kernel_win_0_va_33_fu_244_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_32_fu_240(0),
      Q => src_kernel_win_0_va_33_fu_244(0),
      R => '0'
    );
\src_kernel_win_0_va_33_fu_244_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_32_fu_240(1),
      Q => src_kernel_win_0_va_33_fu_244(1),
      R => '0'
    );
\src_kernel_win_0_va_33_fu_244_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_32_fu_240(2),
      Q => src_kernel_win_0_va_33_fu_244(2),
      R => '0'
    );
\src_kernel_win_0_va_33_fu_244_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_32_fu_240(3),
      Q => src_kernel_win_0_va_33_fu_244(3),
      R => '0'
    );
\src_kernel_win_0_va_33_fu_244_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_32_fu_240(4),
      Q => src_kernel_win_0_va_33_fu_244(4),
      R => '0'
    );
\src_kernel_win_0_va_33_fu_244_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_32_fu_240(5),
      Q => src_kernel_win_0_va_33_fu_244(5),
      R => '0'
    );
\src_kernel_win_0_va_33_fu_244_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_32_fu_240(6),
      Q => src_kernel_win_0_va_33_fu_244(6),
      R => '0'
    );
\src_kernel_win_0_va_33_fu_244_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_32_fu_240(7),
      Q => src_kernel_win_0_va_33_fu_244(7),
      R => '0'
    );
\src_kernel_win_0_va_34_reg_2419_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_0_va_34_fu_969_p3(0),
      Q => src_kernel_win_0_va_34_reg_2419(0),
      R => '0'
    );
\src_kernel_win_0_va_34_reg_2419_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_0_va_34_fu_969_p3(1),
      Q => src_kernel_win_0_va_34_reg_2419(1),
      R => '0'
    );
\src_kernel_win_0_va_34_reg_2419_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_0_va_34_fu_969_p3(2),
      Q => src_kernel_win_0_va_34_reg_2419(2),
      R => '0'
    );
\src_kernel_win_0_va_34_reg_2419_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_0_va_34_fu_969_p3(3),
      Q => src_kernel_win_0_va_34_reg_2419(3),
      R => '0'
    );
\src_kernel_win_0_va_34_reg_2419_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_0_va_34_fu_969_p3(4),
      Q => src_kernel_win_0_va_34_reg_2419(4),
      R => '0'
    );
\src_kernel_win_0_va_34_reg_2419_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_0_va_34_fu_969_p3(5),
      Q => src_kernel_win_0_va_34_reg_2419(5),
      R => '0'
    );
\src_kernel_win_0_va_34_reg_2419_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_0_va_34_fu_969_p3(6),
      Q => src_kernel_win_0_va_34_reg_2419(6),
      R => '0'
    );
\src_kernel_win_0_va_34_reg_2419_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_0_va_34_fu_969_p3(7),
      Q => src_kernel_win_0_va_34_reg_2419(7),
      R => '0'
    );
\src_kernel_win_0_va_35_reg_2426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_0_va_35_fu_987_p3(0),
      Q => tmp_109_fu_1397_p2(1),
      R => '0'
    );
\src_kernel_win_0_va_35_reg_2426_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_0_va_35_fu_987_p3(1),
      Q => tmp_109_fu_1397_p2(2),
      R => '0'
    );
\src_kernel_win_0_va_35_reg_2426_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_0_va_35_fu_987_p3(2),
      Q => tmp_109_fu_1397_p2(3),
      R => '0'
    );
\src_kernel_win_0_va_35_reg_2426_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_0_va_35_fu_987_p3(3),
      Q => tmp_109_fu_1397_p2(4),
      R => '0'
    );
\src_kernel_win_0_va_35_reg_2426_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_0_va_35_fu_987_p3(4),
      Q => tmp_109_fu_1397_p2(5),
      R => '0'
    );
\src_kernel_win_0_va_35_reg_2426_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_0_va_35_fu_987_p3(5),
      Q => tmp_109_fu_1397_p2(6),
      R => '0'
    );
\src_kernel_win_0_va_35_reg_2426_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_0_va_35_fu_987_p3(6),
      Q => tmp_109_fu_1397_p2(7),
      R => '0'
    );
\src_kernel_win_0_va_35_reg_2426_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_0_va_35_fu_987_p3(7),
      Q => \src_kernel_win_0_va_35_reg_2426_reg_n_0_[7]\,
      R => '0'
    );
\src_kernel_win_0_va_36_reg_2433[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => exitcond461_i_reg_23300,
      I1 => \exitcond461_i_reg_2330_reg_n_0_[0]\,
      O => src_kernel_win_0_va_34_reg_24190
    );
\src_kernel_win_0_va_36_reg_2433_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_0_va_36_fu_1005_p3(0),
      Q => src_kernel_win_0_va_36_reg_2433(0),
      R => '0'
    );
\src_kernel_win_0_va_36_reg_2433_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_0_va_36_fu_1005_p3(1),
      Q => src_kernel_win_0_va_36_reg_2433(1),
      R => '0'
    );
\src_kernel_win_0_va_36_reg_2433_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_0_va_36_fu_1005_p3(2),
      Q => src_kernel_win_0_va_36_reg_2433(2),
      R => '0'
    );
\src_kernel_win_0_va_36_reg_2433_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_0_va_36_fu_1005_p3(3),
      Q => src_kernel_win_0_va_36_reg_2433(3),
      R => '0'
    );
\src_kernel_win_0_va_36_reg_2433_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_0_va_36_fu_1005_p3(4),
      Q => src_kernel_win_0_va_36_reg_2433(4),
      R => '0'
    );
\src_kernel_win_0_va_36_reg_2433_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_0_va_36_fu_1005_p3(5),
      Q => src_kernel_win_0_va_36_reg_2433(5),
      R => '0'
    );
\src_kernel_win_0_va_36_reg_2433_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_0_va_36_fu_1005_p3(6),
      Q => src_kernel_win_0_va_36_reg_2433(6),
      R => '0'
    );
\src_kernel_win_0_va_36_reg_2433_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_0_va_36_fu_1005_p3(7),
      Q => src_kernel_win_0_va_36_reg_2433(7),
      R => '0'
    );
\src_kernel_win_0_va_fu_224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_34_reg_2419(0),
      Q => src_kernel_win_0_va_fu_224(0),
      R => '0'
    );
\src_kernel_win_0_va_fu_224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_34_reg_2419(1),
      Q => src_kernel_win_0_va_fu_224(1),
      R => '0'
    );
\src_kernel_win_0_va_fu_224_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_34_reg_2419(2),
      Q => src_kernel_win_0_va_fu_224(2),
      R => '0'
    );
\src_kernel_win_0_va_fu_224_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_34_reg_2419(3),
      Q => src_kernel_win_0_va_fu_224(3),
      R => '0'
    );
\src_kernel_win_0_va_fu_224_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_34_reg_2419(4),
      Q => src_kernel_win_0_va_fu_224(4),
      R => '0'
    );
\src_kernel_win_0_va_fu_224_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_34_reg_2419(5),
      Q => src_kernel_win_0_va_fu_224(5),
      R => '0'
    );
\src_kernel_win_0_va_fu_224_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_34_reg_2419(6),
      Q => src_kernel_win_0_va_fu_224(6),
      R => '0'
    );
\src_kernel_win_0_va_fu_224_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_0_va_34_reg_2419(7),
      Q => src_kernel_win_0_va_fu_224(7),
      R => '0'
    );
\src_kernel_win_1_va_29_fu_252_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_fu_248(0),
      Q => src_kernel_win_1_va_29_fu_252(0),
      R => '0'
    );
\src_kernel_win_1_va_29_fu_252_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_fu_248(1),
      Q => src_kernel_win_1_va_29_fu_252(1),
      R => '0'
    );
\src_kernel_win_1_va_29_fu_252_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_fu_248(2),
      Q => src_kernel_win_1_va_29_fu_252(2),
      R => '0'
    );
\src_kernel_win_1_va_29_fu_252_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_fu_248(3),
      Q => src_kernel_win_1_va_29_fu_252(3),
      R => '0'
    );
\src_kernel_win_1_va_29_fu_252_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_fu_248(4),
      Q => src_kernel_win_1_va_29_fu_252(4),
      R => '0'
    );
\src_kernel_win_1_va_29_fu_252_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_fu_248(5),
      Q => src_kernel_win_1_va_29_fu_252(5),
      R => '0'
    );
\src_kernel_win_1_va_29_fu_252_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_fu_248(6),
      Q => src_kernel_win_1_va_29_fu_252(6),
      R => '0'
    );
\src_kernel_win_1_va_29_fu_252_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_fu_248(7),
      Q => src_kernel_win_1_va_29_fu_252(7),
      R => '0'
    );
\src_kernel_win_1_va_30_fu_256_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => tmp_117_fu_1565_p2(1),
      Q => src_kernel_win_1_va_30_fu_256(0),
      R => '0'
    );
\src_kernel_win_1_va_30_fu_256_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => tmp_117_fu_1565_p2(2),
      Q => src_kernel_win_1_va_30_fu_256(1),
      R => '0'
    );
\src_kernel_win_1_va_30_fu_256_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => tmp_117_fu_1565_p2(3),
      Q => src_kernel_win_1_va_30_fu_256(2),
      R => '0'
    );
\src_kernel_win_1_va_30_fu_256_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => tmp_117_fu_1565_p2(4),
      Q => src_kernel_win_1_va_30_fu_256(3),
      R => '0'
    );
\src_kernel_win_1_va_30_fu_256_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => tmp_117_fu_1565_p2(5),
      Q => src_kernel_win_1_va_30_fu_256(4),
      R => '0'
    );
\src_kernel_win_1_va_30_fu_256_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => tmp_117_fu_1565_p2(6),
      Q => src_kernel_win_1_va_30_fu_256(5),
      R => '0'
    );
\src_kernel_win_1_va_30_fu_256_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => tmp_117_fu_1565_p2(7),
      Q => src_kernel_win_1_va_30_fu_256(6),
      R => '0'
    );
\src_kernel_win_1_va_30_fu_256_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => \src_kernel_win_1_va_35_reg_2446_reg_n_0_[7]\,
      Q => src_kernel_win_1_va_30_fu_256(7),
      R => '0'
    );
\src_kernel_win_1_va_31_fu_260_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_30_fu_256(0),
      Q => p_shl3_cast_fu_1532_p1(1),
      R => '0'
    );
\src_kernel_win_1_va_31_fu_260_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_30_fu_256(1),
      Q => p_shl3_cast_fu_1532_p1(2),
      R => '0'
    );
\src_kernel_win_1_va_31_fu_260_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_30_fu_256(2),
      Q => p_shl3_cast_fu_1532_p1(3),
      R => '0'
    );
\src_kernel_win_1_va_31_fu_260_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_30_fu_256(3),
      Q => p_shl3_cast_fu_1532_p1(4),
      R => '0'
    );
\src_kernel_win_1_va_31_fu_260_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_30_fu_256(4),
      Q => p_shl3_cast_fu_1532_p1(5),
      R => '0'
    );
\src_kernel_win_1_va_31_fu_260_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_30_fu_256(5),
      Q => p_shl3_cast_fu_1532_p1(6),
      R => '0'
    );
\src_kernel_win_1_va_31_fu_260_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_30_fu_256(6),
      Q => p_shl3_cast_fu_1532_p1(7),
      R => '0'
    );
\src_kernel_win_1_va_31_fu_260_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_30_fu_256(7),
      Q => p_shl3_cast_fu_1532_p1(8),
      R => '0'
    );
\src_kernel_win_1_va_32_fu_264_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_36_reg_2453(0),
      Q => src_kernel_win_1_va_32_fu_264(0),
      R => '0'
    );
\src_kernel_win_1_va_32_fu_264_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_36_reg_2453(1),
      Q => src_kernel_win_1_va_32_fu_264(1),
      R => '0'
    );
\src_kernel_win_1_va_32_fu_264_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_36_reg_2453(2),
      Q => src_kernel_win_1_va_32_fu_264(2),
      R => '0'
    );
\src_kernel_win_1_va_32_fu_264_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_36_reg_2453(3),
      Q => src_kernel_win_1_va_32_fu_264(3),
      R => '0'
    );
\src_kernel_win_1_va_32_fu_264_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_36_reg_2453(4),
      Q => src_kernel_win_1_va_32_fu_264(4),
      R => '0'
    );
\src_kernel_win_1_va_32_fu_264_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_36_reg_2453(5),
      Q => src_kernel_win_1_va_32_fu_264(5),
      R => '0'
    );
\src_kernel_win_1_va_32_fu_264_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_36_reg_2453(6),
      Q => src_kernel_win_1_va_32_fu_264(6),
      R => '0'
    );
\src_kernel_win_1_va_32_fu_264_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_36_reg_2453(7),
      Q => src_kernel_win_1_va_32_fu_264(7),
      R => '0'
    );
\src_kernel_win_1_va_33_fu_268_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_32_fu_264(0),
      Q => src_kernel_win_1_va_33_fu_268(0),
      R => '0'
    );
\src_kernel_win_1_va_33_fu_268_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_32_fu_264(1),
      Q => src_kernel_win_1_va_33_fu_268(1),
      R => '0'
    );
\src_kernel_win_1_va_33_fu_268_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_32_fu_264(2),
      Q => src_kernel_win_1_va_33_fu_268(2),
      R => '0'
    );
\src_kernel_win_1_va_33_fu_268_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_32_fu_264(3),
      Q => src_kernel_win_1_va_33_fu_268(3),
      R => '0'
    );
\src_kernel_win_1_va_33_fu_268_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_32_fu_264(4),
      Q => src_kernel_win_1_va_33_fu_268(4),
      R => '0'
    );
\src_kernel_win_1_va_33_fu_268_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_32_fu_264(5),
      Q => src_kernel_win_1_va_33_fu_268(5),
      R => '0'
    );
\src_kernel_win_1_va_33_fu_268_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_32_fu_264(6),
      Q => src_kernel_win_1_va_33_fu_268(6),
      R => '0'
    );
\src_kernel_win_1_va_33_fu_268_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_32_fu_264(7),
      Q => src_kernel_win_1_va_33_fu_268(7),
      R => '0'
    );
\src_kernel_win_1_va_34_reg_2439_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_1_va_34_fu_1137_p3(0),
      Q => src_kernel_win_1_va_34_reg_2439(0),
      R => '0'
    );
\src_kernel_win_1_va_34_reg_2439_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_1_va_34_fu_1137_p3(1),
      Q => src_kernel_win_1_va_34_reg_2439(1),
      R => '0'
    );
\src_kernel_win_1_va_34_reg_2439_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_1_va_34_fu_1137_p3(2),
      Q => src_kernel_win_1_va_34_reg_2439(2),
      R => '0'
    );
\src_kernel_win_1_va_34_reg_2439_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_1_va_34_fu_1137_p3(3),
      Q => src_kernel_win_1_va_34_reg_2439(3),
      R => '0'
    );
\src_kernel_win_1_va_34_reg_2439_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_1_va_34_fu_1137_p3(4),
      Q => src_kernel_win_1_va_34_reg_2439(4),
      R => '0'
    );
\src_kernel_win_1_va_34_reg_2439_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_1_va_34_fu_1137_p3(5),
      Q => src_kernel_win_1_va_34_reg_2439(5),
      R => '0'
    );
\src_kernel_win_1_va_34_reg_2439_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_1_va_34_fu_1137_p3(6),
      Q => src_kernel_win_1_va_34_reg_2439(6),
      R => '0'
    );
\src_kernel_win_1_va_34_reg_2439_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_1_va_34_fu_1137_p3(7),
      Q => src_kernel_win_1_va_34_reg_2439(7),
      R => '0'
    );
\src_kernel_win_1_va_35_reg_2446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_1_va_35_fu_1155_p3(0),
      Q => tmp_117_fu_1565_p2(1),
      R => '0'
    );
\src_kernel_win_1_va_35_reg_2446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_1_va_35_fu_1155_p3(1),
      Q => tmp_117_fu_1565_p2(2),
      R => '0'
    );
\src_kernel_win_1_va_35_reg_2446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_1_va_35_fu_1155_p3(2),
      Q => tmp_117_fu_1565_p2(3),
      R => '0'
    );
\src_kernel_win_1_va_35_reg_2446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_1_va_35_fu_1155_p3(3),
      Q => tmp_117_fu_1565_p2(4),
      R => '0'
    );
\src_kernel_win_1_va_35_reg_2446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_1_va_35_fu_1155_p3(4),
      Q => tmp_117_fu_1565_p2(5),
      R => '0'
    );
\src_kernel_win_1_va_35_reg_2446_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_1_va_35_fu_1155_p3(5),
      Q => tmp_117_fu_1565_p2(6),
      R => '0'
    );
\src_kernel_win_1_va_35_reg_2446_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_1_va_35_fu_1155_p3(6),
      Q => tmp_117_fu_1565_p2(7),
      R => '0'
    );
\src_kernel_win_1_va_35_reg_2446_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_1_va_35_fu_1155_p3(7),
      Q => \src_kernel_win_1_va_35_reg_2446_reg_n_0_[7]\,
      R => '0'
    );
\src_kernel_win_1_va_36_reg_2453_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_1_va_36_fu_1173_p3(0),
      Q => src_kernel_win_1_va_36_reg_2453(0),
      R => '0'
    );
\src_kernel_win_1_va_36_reg_2453_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_1_va_36_fu_1173_p3(1),
      Q => src_kernel_win_1_va_36_reg_2453(1),
      R => '0'
    );
\src_kernel_win_1_va_36_reg_2453_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_1_va_36_fu_1173_p3(2),
      Q => src_kernel_win_1_va_36_reg_2453(2),
      R => '0'
    );
\src_kernel_win_1_va_36_reg_2453_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_1_va_36_fu_1173_p3(3),
      Q => src_kernel_win_1_va_36_reg_2453(3),
      R => '0'
    );
\src_kernel_win_1_va_36_reg_2453_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_1_va_36_fu_1173_p3(4),
      Q => src_kernel_win_1_va_36_reg_2453(4),
      R => '0'
    );
\src_kernel_win_1_va_36_reg_2453_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_1_va_36_fu_1173_p3(5),
      Q => src_kernel_win_1_va_36_reg_2453(5),
      R => '0'
    );
\src_kernel_win_1_va_36_reg_2453_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_1_va_36_fu_1173_p3(6),
      Q => src_kernel_win_1_va_36_reg_2453(6),
      R => '0'
    );
\src_kernel_win_1_va_36_reg_2453_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_1_va_36_fu_1173_p3(7),
      Q => src_kernel_win_1_va_36_reg_2453(7),
      R => '0'
    );
\src_kernel_win_1_va_fu_248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_34_reg_2439(0),
      Q => src_kernel_win_1_va_fu_248(0),
      R => '0'
    );
\src_kernel_win_1_va_fu_248_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_34_reg_2439(1),
      Q => src_kernel_win_1_va_fu_248(1),
      R => '0'
    );
\src_kernel_win_1_va_fu_248_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_34_reg_2439(2),
      Q => src_kernel_win_1_va_fu_248(2),
      R => '0'
    );
\src_kernel_win_1_va_fu_248_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_34_reg_2439(3),
      Q => src_kernel_win_1_va_fu_248(3),
      R => '0'
    );
\src_kernel_win_1_va_fu_248_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_34_reg_2439(4),
      Q => src_kernel_win_1_va_fu_248(4),
      R => '0'
    );
\src_kernel_win_1_va_fu_248_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_34_reg_2439(5),
      Q => src_kernel_win_1_va_fu_248(5),
      R => '0'
    );
\src_kernel_win_1_va_fu_248_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_34_reg_2439(6),
      Q => src_kernel_win_1_va_fu_248(6),
      R => '0'
    );
\src_kernel_win_1_va_fu_248_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_1_va_34_reg_2439(7),
      Q => src_kernel_win_1_va_fu_248(7),
      R => '0'
    );
\src_kernel_win_2_va_29_fu_276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_fu_272(0),
      Q => src_kernel_win_2_va_29_fu_276(0),
      R => '0'
    );
\src_kernel_win_2_va_29_fu_276_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_fu_272(1),
      Q => src_kernel_win_2_va_29_fu_276(1),
      R => '0'
    );
\src_kernel_win_2_va_29_fu_276_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_fu_272(2),
      Q => src_kernel_win_2_va_29_fu_276(2),
      R => '0'
    );
\src_kernel_win_2_va_29_fu_276_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_fu_272(3),
      Q => src_kernel_win_2_va_29_fu_276(3),
      R => '0'
    );
\src_kernel_win_2_va_29_fu_276_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_fu_272(4),
      Q => src_kernel_win_2_va_29_fu_276(4),
      R => '0'
    );
\src_kernel_win_2_va_29_fu_276_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_fu_272(5),
      Q => src_kernel_win_2_va_29_fu_276(5),
      R => '0'
    );
\src_kernel_win_2_va_29_fu_276_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_fu_272(6),
      Q => src_kernel_win_2_va_29_fu_276(6),
      R => '0'
    );
\src_kernel_win_2_va_29_fu_276_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_fu_272(7),
      Q => src_kernel_win_2_va_29_fu_276(7),
      R => '0'
    );
\src_kernel_win_2_va_30_fu_280_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => tmp_125_fu_1733_p2(1),
      Q => src_kernel_win_2_va_30_fu_280(0),
      R => '0'
    );
\src_kernel_win_2_va_30_fu_280_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => tmp_125_fu_1733_p2(2),
      Q => src_kernel_win_2_va_30_fu_280(1),
      R => '0'
    );
\src_kernel_win_2_va_30_fu_280_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => tmp_125_fu_1733_p2(3),
      Q => src_kernel_win_2_va_30_fu_280(2),
      R => '0'
    );
\src_kernel_win_2_va_30_fu_280_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => tmp_125_fu_1733_p2(4),
      Q => src_kernel_win_2_va_30_fu_280(3),
      R => '0'
    );
\src_kernel_win_2_va_30_fu_280_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => tmp_125_fu_1733_p2(5),
      Q => src_kernel_win_2_va_30_fu_280(4),
      R => '0'
    );
\src_kernel_win_2_va_30_fu_280_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => tmp_125_fu_1733_p2(6),
      Q => src_kernel_win_2_va_30_fu_280(5),
      R => '0'
    );
\src_kernel_win_2_va_30_fu_280_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => tmp_125_fu_1733_p2(7),
      Q => src_kernel_win_2_va_30_fu_280(6),
      R => '0'
    );
\src_kernel_win_2_va_30_fu_280_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => \src_kernel_win_2_va_38_reg_2466_reg_n_0_[7]\,
      Q => src_kernel_win_2_va_30_fu_280(7),
      R => '0'
    );
\src_kernel_win_2_va_31_fu_284_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_30_fu_280(0),
      Q => p_shl4_cast_fu_1700_p1(1),
      R => '0'
    );
\src_kernel_win_2_va_31_fu_284_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_30_fu_280(1),
      Q => p_shl4_cast_fu_1700_p1(2),
      R => '0'
    );
\src_kernel_win_2_va_31_fu_284_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_30_fu_280(2),
      Q => p_shl4_cast_fu_1700_p1(3),
      R => '0'
    );
\src_kernel_win_2_va_31_fu_284_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_30_fu_280(3),
      Q => p_shl4_cast_fu_1700_p1(4),
      R => '0'
    );
\src_kernel_win_2_va_31_fu_284_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_30_fu_280(4),
      Q => p_shl4_cast_fu_1700_p1(5),
      R => '0'
    );
\src_kernel_win_2_va_31_fu_284_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_30_fu_280(5),
      Q => p_shl4_cast_fu_1700_p1(6),
      R => '0'
    );
\src_kernel_win_2_va_31_fu_284_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_30_fu_280(6),
      Q => p_shl4_cast_fu_1700_p1(7),
      R => '0'
    );
\src_kernel_win_2_va_31_fu_284_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_30_fu_280(7),
      Q => p_shl4_cast_fu_1700_p1(8),
      R => '0'
    );
\src_kernel_win_2_va_32_fu_288_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_39_reg_2473(0),
      Q => src_kernel_win_2_va_32_fu_288(0),
      R => '0'
    );
\src_kernel_win_2_va_32_fu_288_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_39_reg_2473(1),
      Q => src_kernel_win_2_va_32_fu_288(1),
      R => '0'
    );
\src_kernel_win_2_va_32_fu_288_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_39_reg_2473(2),
      Q => src_kernel_win_2_va_32_fu_288(2),
      R => '0'
    );
\src_kernel_win_2_va_32_fu_288_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_39_reg_2473(3),
      Q => src_kernel_win_2_va_32_fu_288(3),
      R => '0'
    );
\src_kernel_win_2_va_32_fu_288_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_39_reg_2473(4),
      Q => src_kernel_win_2_va_32_fu_288(4),
      R => '0'
    );
\src_kernel_win_2_va_32_fu_288_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_39_reg_2473(5),
      Q => src_kernel_win_2_va_32_fu_288(5),
      R => '0'
    );
\src_kernel_win_2_va_32_fu_288_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_39_reg_2473(6),
      Q => src_kernel_win_2_va_32_fu_288(6),
      R => '0'
    );
\src_kernel_win_2_va_32_fu_288_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_39_reg_2473(7),
      Q => src_kernel_win_2_va_32_fu_288(7),
      R => '0'
    );
\src_kernel_win_2_va_33_fu_292_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_32_fu_288(0),
      Q => src_kernel_win_2_va_33_fu_292(0),
      R => '0'
    );
\src_kernel_win_2_va_33_fu_292_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_32_fu_288(1),
      Q => src_kernel_win_2_va_33_fu_292(1),
      R => '0'
    );
\src_kernel_win_2_va_33_fu_292_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_32_fu_288(2),
      Q => src_kernel_win_2_va_33_fu_292(2),
      R => '0'
    );
\src_kernel_win_2_va_33_fu_292_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_32_fu_288(3),
      Q => src_kernel_win_2_va_33_fu_292(3),
      R => '0'
    );
\src_kernel_win_2_va_33_fu_292_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_32_fu_288(4),
      Q => src_kernel_win_2_va_33_fu_292(4),
      R => '0'
    );
\src_kernel_win_2_va_33_fu_292_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_32_fu_288(5),
      Q => src_kernel_win_2_va_33_fu_292(5),
      R => '0'
    );
\src_kernel_win_2_va_33_fu_292_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_32_fu_288(6),
      Q => src_kernel_win_2_va_33_fu_292(6),
      R => '0'
    );
\src_kernel_win_2_va_33_fu_292_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_32_fu_288(7),
      Q => src_kernel_win_2_va_33_fu_292(7),
      R => '0'
    );
\src_kernel_win_2_va_37_reg_2459_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_2_va_37_fu_1287_p3(0),
      Q => src_kernel_win_2_va_37_reg_2459(0),
      R => '0'
    );
\src_kernel_win_2_va_37_reg_2459_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_2_va_37_fu_1287_p3(1),
      Q => src_kernel_win_2_va_37_reg_2459(1),
      R => '0'
    );
\src_kernel_win_2_va_37_reg_2459_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_2_va_37_fu_1287_p3(2),
      Q => src_kernel_win_2_va_37_reg_2459(2),
      R => '0'
    );
\src_kernel_win_2_va_37_reg_2459_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_2_va_37_fu_1287_p3(3),
      Q => src_kernel_win_2_va_37_reg_2459(3),
      R => '0'
    );
\src_kernel_win_2_va_37_reg_2459_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_2_va_37_fu_1287_p3(4),
      Q => src_kernel_win_2_va_37_reg_2459(4),
      R => '0'
    );
\src_kernel_win_2_va_37_reg_2459_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_2_va_37_fu_1287_p3(5),
      Q => src_kernel_win_2_va_37_reg_2459(5),
      R => '0'
    );
\src_kernel_win_2_va_37_reg_2459_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_2_va_37_fu_1287_p3(6),
      Q => src_kernel_win_2_va_37_reg_2459(6),
      R => '0'
    );
\src_kernel_win_2_va_37_reg_2459_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_2_va_37_fu_1287_p3(7),
      Q => src_kernel_win_2_va_37_reg_2459(7),
      R => '0'
    );
\src_kernel_win_2_va_38_reg_2466_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_2_va_38_fu_1305_p3(0),
      Q => tmp_125_fu_1733_p2(1),
      R => '0'
    );
\src_kernel_win_2_va_38_reg_2466_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_2_va_38_fu_1305_p3(1),
      Q => tmp_125_fu_1733_p2(2),
      R => '0'
    );
\src_kernel_win_2_va_38_reg_2466_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_2_va_38_fu_1305_p3(2),
      Q => tmp_125_fu_1733_p2(3),
      R => '0'
    );
\src_kernel_win_2_va_38_reg_2466_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_2_va_38_fu_1305_p3(3),
      Q => tmp_125_fu_1733_p2(4),
      R => '0'
    );
\src_kernel_win_2_va_38_reg_2466_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_2_va_38_fu_1305_p3(4),
      Q => tmp_125_fu_1733_p2(5),
      R => '0'
    );
\src_kernel_win_2_va_38_reg_2466_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_2_va_38_fu_1305_p3(5),
      Q => tmp_125_fu_1733_p2(6),
      R => '0'
    );
\src_kernel_win_2_va_38_reg_2466_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_2_va_38_fu_1305_p3(6),
      Q => tmp_125_fu_1733_p2(7),
      R => '0'
    );
\src_kernel_win_2_va_38_reg_2466_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_2_va_38_fu_1305_p3(7),
      Q => \src_kernel_win_2_va_38_reg_2466_reg_n_0_[7]\,
      R => '0'
    );
\src_kernel_win_2_va_39_reg_2473_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_2_va_39_fu_1323_p3(0),
      Q => src_kernel_win_2_va_39_reg_2473(0),
      R => '0'
    );
\src_kernel_win_2_va_39_reg_2473_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_2_va_39_fu_1323_p3(1),
      Q => src_kernel_win_2_va_39_reg_2473(1),
      R => '0'
    );
\src_kernel_win_2_va_39_reg_2473_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_2_va_39_fu_1323_p3(2),
      Q => src_kernel_win_2_va_39_reg_2473(2),
      R => '0'
    );
\src_kernel_win_2_va_39_reg_2473_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_2_va_39_fu_1323_p3(3),
      Q => src_kernel_win_2_va_39_reg_2473(3),
      R => '0'
    );
\src_kernel_win_2_va_39_reg_2473_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_2_va_39_fu_1323_p3(4),
      Q => src_kernel_win_2_va_39_reg_2473(4),
      R => '0'
    );
\src_kernel_win_2_va_39_reg_2473_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_2_va_39_fu_1323_p3(5),
      Q => src_kernel_win_2_va_39_reg_2473(5),
      R => '0'
    );
\src_kernel_win_2_va_39_reg_2473_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_2_va_39_fu_1323_p3(6),
      Q => src_kernel_win_2_va_39_reg_2473(6),
      R => '0'
    );
\src_kernel_win_2_va_39_reg_2473_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_34_reg_24190,
      D => src_kernel_win_2_va_39_fu_1323_p3(7),
      Q => src_kernel_win_2_va_39_reg_2473(7),
      R => '0'
    );
\src_kernel_win_2_va_fu_272_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_37_reg_2459(0),
      Q => src_kernel_win_2_va_fu_272(0),
      R => '0'
    );
\src_kernel_win_2_va_fu_272_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_37_reg_2459(1),
      Q => src_kernel_win_2_va_fu_272(1),
      R => '0'
    );
\src_kernel_win_2_va_fu_272_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_37_reg_2459(2),
      Q => src_kernel_win_2_va_fu_272(2),
      R => '0'
    );
\src_kernel_win_2_va_fu_272_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_37_reg_2459(3),
      Q => src_kernel_win_2_va_fu_272(3),
      R => '0'
    );
\src_kernel_win_2_va_fu_272_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_37_reg_2459(4),
      Q => src_kernel_win_2_va_fu_272(4),
      R => '0'
    );
\src_kernel_win_2_va_fu_272_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_37_reg_2459(5),
      Q => src_kernel_win_2_va_fu_272(5),
      R => '0'
    );
\src_kernel_win_2_va_fu_272_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_37_reg_2459(6),
      Q => src_kernel_win_2_va_fu_272(6),
      R => '0'
    );
\src_kernel_win_2_va_fu_272_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_29_fu_2280,
      D => src_kernel_win_2_va_37_reg_2459(7),
      Q => src_kernel_win_2_va_fu_272(7),
      R => '0'
    );
\t_V_3_reg_588[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_3_reg_588_reg__0__0\(0),
      I1 => \t_V_3_reg_588_reg__0\(1),
      O => j_V_fu_695_p2(1)
    );
\t_V_3_reg_588[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_3_reg_588_reg__0\(2),
      I1 => \t_V_3_reg_588_reg__0\(1),
      I2 => \t_V_3_reg_588_reg__0__0\(0),
      O => j_V_fu_695_p2(2)
    );
\t_V_3_reg_588[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_3_reg_588_reg__0\(3),
      I1 => \t_V_3_reg_588_reg__0\(2),
      I2 => \t_V_3_reg_588_reg__0__0\(0),
      I3 => \t_V_3_reg_588_reg__0\(1),
      O => j_V_fu_695_p2(3)
    );
\t_V_3_reg_588[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_3_reg_588_reg__0\(4),
      I1 => \t_V_3_reg_588_reg__0\(3),
      I2 => \t_V_3_reg_588_reg__0\(1),
      I3 => \t_V_3_reg_588_reg__0__0\(0),
      I4 => \t_V_3_reg_588_reg__0\(2),
      O => j_V_fu_695_p2(4)
    );
\t_V_3_reg_588[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_3_reg_588_reg__0\(5),
      I1 => \t_V_3_reg_588_reg__0\(4),
      I2 => \t_V_3_reg_588_reg__0\(2),
      I3 => \t_V_3_reg_588_reg__0__0\(0),
      I4 => \t_V_3_reg_588_reg__0\(1),
      I5 => \t_V_3_reg_588_reg__0\(3),
      O => j_V_fu_695_p2(5)
    );
\t_V_3_reg_588[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000007F000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_block_pp0_stage0_subdone0_in,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_CS_fsm_state3,
      I4 => \ap_CS_fsm[3]_i_2__3_n_0\,
      I5 => exitcond461_i_fu_689_p2,
      O => t_V_3_reg_588
    );
\t_V_3_reg_588[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_block_pp0_stage0_subdone0_in,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => exitcond461_i_fu_689_p2,
      O => t_V_3_reg_5880
    );
\t_V_3_reg_588[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_3_reg_588_reg__0\(6),
      I1 => \t_V_3_reg_588[6]_i_4_n_0\,
      I2 => \t_V_3_reg_588_reg__0\(5),
      O => j_V_fu_695_p2(6)
    );
\t_V_3_reg_588[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \t_V_3_reg_588_reg__0\(3),
      I1 => \t_V_3_reg_588_reg__0\(1),
      I2 => \t_V_3_reg_588_reg__0__0\(0),
      I3 => \t_V_3_reg_588_reg__0\(2),
      I4 => \t_V_3_reg_588_reg__0\(4),
      O => \t_V_3_reg_588[6]_i_4_n_0\
    );
\t_V_3_reg_588_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_5880,
      D => \p_2_in__0\(0),
      Q => \t_V_3_reg_588_reg__0__0\(0),
      R => t_V_3_reg_588
    );
\t_V_3_reg_588_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_5880,
      D => j_V_fu_695_p2(1),
      Q => \t_V_3_reg_588_reg__0\(1),
      R => t_V_3_reg_588
    );
\t_V_3_reg_588_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_5880,
      D => j_V_fu_695_p2(2),
      Q => \t_V_3_reg_588_reg__0\(2),
      R => t_V_3_reg_588
    );
\t_V_3_reg_588_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_5880,
      D => j_V_fu_695_p2(3),
      Q => \t_V_3_reg_588_reg__0\(3),
      R => t_V_3_reg_588
    );
\t_V_3_reg_588_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_5880,
      D => j_V_fu_695_p2(4),
      Q => \t_V_3_reg_588_reg__0\(4),
      R => t_V_3_reg_588
    );
\t_V_3_reg_588_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_5880,
      D => j_V_fu_695_p2(5),
      Q => \t_V_3_reg_588_reg__0\(5),
      R => t_V_3_reg_588
    );
\t_V_3_reg_588_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_5880,
      D => j_V_fu_695_p2(6),
      Q => \t_V_3_reg_588_reg__0\(6),
      R => t_V_3_reg_588
    );
\t_V_reg_577[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => tmp_12_reg_566(0),
      I2 => tmp_12_reg_566(1),
      O => ap_NS_fsm1
    );
\t_V_reg_577_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_2269(0),
      Q => \t_V_reg_577_reg_n_0_[0]\,
      R => ap_NS_fsm1
    );
\t_V_reg_577_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_2269(1),
      Q => \t_V_reg_577_reg_n_0_[1]\,
      R => ap_NS_fsm1
    );
\t_V_reg_577_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_2269(2),
      Q => \t_V_reg_577_reg_n_0_[2]\,
      R => ap_NS_fsm1
    );
\t_V_reg_577_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_2269(3),
      Q => \t_V_reg_577_reg_n_0_[3]\,
      R => ap_NS_fsm1
    );
\t_V_reg_577_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_2269(4),
      Q => \t_V_reg_577_reg_n_0_[4]\,
      R => ap_NS_fsm1
    );
\t_V_reg_577_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_2269(5),
      Q => \t_V_reg_577_reg_n_0_[5]\,
      R => ap_NS_fsm1
    );
\t_V_reg_577_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_2269(6),
      Q => \t_V_reg_577_reg_n_0_[6]\,
      R => ap_NS_fsm1
    );
\tmp_102_0_1_reg_2292[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"707070F8"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_2__3_n_0\,
      I2 => \tmp_102_0_1_reg_2292_reg_n_0_[0]\,
      I3 => icmp_fu_645_p2,
      I4 => \t_V_reg_577_reg_n_0_[0]\,
      O => \tmp_102_0_1_reg_2292[0]_i_1_n_0\
    );
\tmp_102_0_1_reg_2292_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_102_0_1_reg_2292[0]_i_1_n_0\,
      Q => \tmp_102_0_1_reg_2292_reg_n_0_[0]\,
      R => '0'
    );
\tmp_104_reg_2343_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_23480,
      D => \p_2_in__0\(0),
      Q => tmp_104_reg_2343(0),
      R => '0'
    );
\tmp_104_reg_2343_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_23480,
      D => addr0(1),
      Q => tmp_104_reg_2343(1),
      R => '0'
    );
\tmp_12_reg_566[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00262626"
    )
        port map (
      I0 => tmp_12_reg_566(0),
      I1 => ap_CS_fsm_state2,
      I2 => tmp_12_reg_566(1),
      I3 => Filter2D_U0_ap_start,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \tmp_12_reg_566[0]_i_1_n_0\
    );
\tmp_12_reg_566[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A6A6A"
    )
        port map (
      I0 => tmp_12_reg_566(1),
      I1 => tmp_12_reg_566(0),
      I2 => ap_CS_fsm_state2,
      I3 => Filter2D_U0_ap_start,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \tmp_12_reg_566[1]_i_1_n_0\
    );
\tmp_12_reg_566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_12_reg_566[0]_i_1_n_0\,
      Q => tmp_12_reg_566(0),
      R => '0'
    );
\tmp_12_reg_566_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_12_reg_566[1]_i_1_n_0\,
      Q => tmp_12_reg_566(1),
      R => '0'
    );
\tmp_18_reg_2274[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777777F"
    )
        port map (
      I0 => \t_V_reg_577_reg_n_0_[5]\,
      I1 => \t_V_reg_577_reg_n_0_[6]\,
      I2 => \t_V_reg_577_reg_n_0_[2]\,
      I3 => \t_V_reg_577_reg_n_0_[4]\,
      I4 => \t_V_reg_577_reg_n_0_[3]\,
      O => tmp_18_fu_623_p2
    );
\tmp_18_reg_2274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_2283[0]_i_1_n_0\,
      D => tmp_18_fu_623_p2,
      Q => tmp_18_reg_2274,
      R => '0'
    );
\tmp_20_reg_2288[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F87070"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_2__3_n_0\,
      I2 => \tmp_20_reg_2288_reg_n_0_[0]\,
      I3 => icmp_fu_645_p2,
      I4 => \t_V_reg_577_reg_n_0_[0]\,
      O => \tmp_20_reg_2288[0]_i_1_n_0\
    );
\tmp_20_reg_2288_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_20_reg_2288[0]_i_1_n_0\,
      Q => \tmp_20_reg_2288_reg_n_0_[0]\,
      R => '0'
    );
\tmp_21_reg_2296[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => tmp_58_0_0_not_fu_629_p2,
      I1 => \t_V_reg_577_reg_n_0_[3]\,
      I2 => \t_V_reg_577_reg_n_0_[4]\,
      I3 => \t_V_reg_577_reg_n_0_[1]\,
      I4 => \t_V_reg_577_reg_n_0_[0]\,
      O => tmp_21_fu_663_p2
    );
\tmp_21_reg_2296_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_2283[0]_i_1_n_0\,
      D => tmp_21_fu_663_p2,
      Q => tmp_21_reg_2296,
      R => '0'
    );
\tmp_58_0_0_not_reg_2278[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => \t_V_reg_577_reg_n_0_[3]\,
      I1 => \t_V_reg_577_reg_n_0_[4]\,
      I2 => \t_V_reg_577_reg_n_0_[2]\,
      I3 => \t_V_reg_577_reg_n_0_[6]\,
      I4 => \t_V_reg_577_reg_n_0_[5]\,
      O => tmp_58_0_0_not_fu_629_p2
    );
\tmp_58_0_0_not_reg_2278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_2283[0]_i_1_n_0\,
      D => tmp_58_0_0_not_fu_629_p2,
      Q => tmp_58_0_0_not_reg_2278,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D93 is
  port (
    start_once_reg : out STD_LOGIC;
    Filter2D93_U0_ap_ready : out STD_LOGIC;
    \icmp_reg_2202_reg[0]_0\ : out STD_LOGIC;
    Filter2D93_U0_p_src_data_stream_V2_read : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    shiftReg_ce : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_0 : out STD_LOGIC;
    shiftReg_ce_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_1 : out STD_LOGIC;
    shiftReg_ce_1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_2 : out STD_LOGIC;
    \not_i_i_reg_2388_reg[0]_0\ : out STD_LOGIC;
    \not_i_i_reg_2388_reg[0]_1\ : out STD_LOGIC;
    \not_i_i_reg_2388_reg[0]_2\ : out STD_LOGIC;
    \not_i_i_reg_2388_reg[0]_3\ : out STD_LOGIC;
    \not_i_i_reg_2388_reg[0]_4\ : out STD_LOGIC;
    \not_i_i_reg_2388_reg[0]_5\ : out STD_LOGIC;
    \not_i_i_reg_2388_reg[0]_6\ : out STD_LOGIC;
    \not_i_i_reg_2388_reg[0]_7\ : out STD_LOGIC;
    \p_Result_s_reg_2377_reg[0]_0\ : out STD_LOGIC;
    \not_i_i1_reg_2414_reg[0]_0\ : out STD_LOGIC;
    \not_i_i1_reg_2414_reg[0]_1\ : out STD_LOGIC;
    \not_i_i1_reg_2414_reg[0]_2\ : out STD_LOGIC;
    \not_i_i1_reg_2414_reg[0]_3\ : out STD_LOGIC;
    \not_i_i1_reg_2414_reg[0]_4\ : out STD_LOGIC;
    \not_i_i1_reg_2414_reg[0]_5\ : out STD_LOGIC;
    \not_i_i1_reg_2414_reg[0]_6\ : out STD_LOGIC;
    \not_i_i1_reg_2414_reg[0]_7\ : out STD_LOGIC;
    \p_Result_1_reg_2403_reg[0]_0\ : out STD_LOGIC;
    \not_i_i2_reg_2440_reg[0]_0\ : out STD_LOGIC;
    \not_i_i2_reg_2440_reg[0]_1\ : out STD_LOGIC;
    \not_i_i2_reg_2440_reg[0]_2\ : out STD_LOGIC;
    \not_i_i2_reg_2440_reg[0]_3\ : out STD_LOGIC;
    \not_i_i2_reg_2440_reg[0]_4\ : out STD_LOGIC;
    \not_i_i2_reg_2440_reg[0]_5\ : out STD_LOGIC;
    \not_i_i2_reg_2440_reg[0]_6\ : out STD_LOGIC;
    \not_i_i2_reg_2440_reg[0]_7\ : out STD_LOGIC;
    \p_Result_2_reg_2429_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Filter2D93_U0_ap_start : in STD_LOGIC;
    start_for_addSobel_U0_full_n : in STD_LOGIC;
    \tmp_5_reg_542_reg[1]_0\ : in STD_LOGIC;
    dup_1_data_stream_2_empty_n : in STD_LOGIC;
    dup_1_data_stream_1_empty_n : in STD_LOGIC;
    dup_1_data_stream_0_empty_n : in STD_LOGIC;
    dstc_data_stream_0_s_full_n : in STD_LOGIC;
    dstc_data_stream_2_s_full_n : in STD_LOGIC;
    dstc_data_stream_1_s_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_src_data_stream_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    d1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_src_data_stream_V1_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_src_data_stream_V2_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D93;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D93 is
  signal \^filter2d93_u0_ap_ready\ : STD_LOGIC;
  signal \^filter2d93_u0_p_src_data_stream_v2_read\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_3__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_3__1_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_4__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_4__1_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_4_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_5__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_5__1_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_5_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_6__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_6__1_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_6_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_7__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_7__1_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_7_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_8__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_8__1_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_8_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_9__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_9__1_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_9_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_10__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_10__1_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_10_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_11__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_11__1_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_11_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_5__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_5__1_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_5_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_6__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_6__1_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_6_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_7__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_7__1_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_7_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_8__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_8__1_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_8_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_9__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_9__1_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_9_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_2__0_n_1\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_2__0_n_2\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_2__0_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_2__1_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_2__1_n_1\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_2__1_n_2\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_2__1_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_2_n_1\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_2_n_2\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_2_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_4__0_n_1\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_4__0_n_2\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_4__0_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_4__1_n_1\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_4__1_n_2\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_4__1_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_4_n_1\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_4_n_2\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_4_n_3\ : STD_LOGIC;
  signal addr0 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \ap_CS_fsm[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5__0_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone2_in : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__2_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__1_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter3_i_1__1_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_reg_n_0 : STD_LOGIC;
  signal brmerge_reg_2257 : STD_LOGIC;
  signal brmerge_reg_22570 : STD_LOGIC;
  signal \brmerge_reg_2257[0]_i_1_n_0\ : STD_LOGIC;
  signal col_buf_0_val_0_0_fu_844_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_1_0_fu_863_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_2_0_fu_882_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_1_val_0_0_fu_994_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_1_val_1_0_fu_1013_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_1_val_2_0_fu_1032_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_2_val_0_0_fu_1135_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_2_val_1_0_fu_1154_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_2_val_2_0_fu_1173_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal exitcond461_i_fu_659_p2 : STD_LOGIC;
  signal exitcond461_i_reg_22390 : STD_LOGIC;
  signal \exitcond461_i_reg_2239[0]_i_1_n_0\ : STD_LOGIC;
  signal exitcond461_i_reg_2239_pp0_iter1_reg : STD_LOGIC;
  signal \exitcond461_i_reg_2239_pp0_iter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond461_i_reg_2239_reg_n_0_[0]\ : STD_LOGIC;
  signal i_V_fu_593_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_V_reg_2188 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \i_V_reg_2188[6]_i_2_n_0\ : STD_LOGIC;
  signal icmp_fu_621_p2 : STD_LOGIC;
  signal \icmp_reg_2202[0]_i_1_n_0\ : STD_LOGIC;
  signal \^icmp_reg_2202_reg[0]_0\ : STD_LOGIC;
  signal \icmp_reg_2202_reg_n_0_[0]\ : STD_LOGIC;
  signal j_V_fu_665_p2 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal k_buf_0_val_3_U_n_16 : STD_LOGIC;
  signal k_buf_0_val_3_ce0 : STD_LOGIC;
  signal k_buf_1_val_4_U_n_19 : STD_LOGIC;
  signal k_buf_2_val_3_U_n_16 : STD_LOGIC;
  signal k_buf_2_val_4_U_n_23 : STD_LOGIC;
  signal k_buf_2_val_4_U_n_5 : STD_LOGIC;
  signal k_buf_2_val_4_U_n_6 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_1 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_26 : STD_LOGIC;
  signal k_buf_2_val_5_addr_reg_2322 : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal not_i_i1_fu_1602_p2 : STD_LOGIC;
  signal not_i_i1_reg_2414 : STD_LOGIC;
  signal not_i_i1_reg_24140 : STD_LOGIC;
  signal not_i_i2_fu_1783_p2 : STD_LOGIC;
  signal not_i_i2_reg_2440 : STD_LOGIC;
  signal not_i_i_fu_1421_p2 : STD_LOGIC;
  signal not_i_i_reg_2388 : STD_LOGIC;
  signal or_cond_i_fu_795_p2 : STD_LOGIC;
  signal or_cond_i_i_reg_2248 : STD_LOGIC;
  signal or_cond_i_reg_2288 : STD_LOGIC;
  signal or_cond_i_reg_2288_pp0_iter1_reg : STD_LOGIC;
  signal \or_cond_i_reg_2288_pp0_iter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal or_cond_i_reg_2288_pp0_iter2_reg : STD_LOGIC;
  signal \or_cond_i_reg_2288_pp0_iter2_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in3_in__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in3_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal p_Result_1_reg_2403 : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_10_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_11_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_12_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_13_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_14_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_15_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_16_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_21_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_22_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_24_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_25_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_26_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_27_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_29_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_30_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_31_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_32_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_33_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_34_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_35_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_36_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_37_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_38_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_39_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_3_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_40_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_41_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_42_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_43_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_44_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_45_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_46_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_47_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_48_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_49_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_4_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_50_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_51_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_52_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_53_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_54_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_55_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_56_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_57_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_58_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_59_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_5_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_60_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_61_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_6_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_7_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403[0]_i_9_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_17_n_2\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_18_n_2\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_19_n_1\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_19_n_2\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_19_n_3\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_23_n_1\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_23_n_2\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_23_n_3\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_28_n_1\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_28_n_2\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_28_n_3\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \p_Result_1_reg_2403_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal p_Result_2_reg_2429 : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_10_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_11_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_12_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_13_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_14_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_15_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_16_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_21_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_22_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_24_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_25_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_26_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_27_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_29_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_30_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_31_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_32_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_33_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_34_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_35_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_36_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_37_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_38_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_39_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_3_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_40_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_41_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_42_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_43_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_44_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_45_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_46_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_47_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_48_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_49_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_4_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_50_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_51_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_52_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_53_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_54_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_55_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_56_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_57_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_58_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_59_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_5_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_60_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_61_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_6_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_7_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429[0]_i_9_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_17_n_2\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_18_n_2\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_19_n_1\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_19_n_2\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_19_n_3\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_23_n_1\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_23_n_2\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_23_n_3\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_28_n_1\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_28_n_2\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_28_n_3\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \p_Result_2_reg_2429_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal p_Result_s_reg_2377 : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_10_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_11_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_12_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_13_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_14_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_15_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_16_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_17_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_22_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_23_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_25_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_26_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_27_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_28_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_30_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_31_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_32_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_33_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_34_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_35_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_36_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_37_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_38_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_39_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_40_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_41_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_42_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_43_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_44_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_45_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_46_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_47_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_48_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_49_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_4_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_50_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_51_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_52_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_53_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_54_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_55_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_56_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_57_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_58_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_59_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_5_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_60_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_61_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_62_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_6_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_7_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377[0]_i_8_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_18_n_2\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_19_n_2\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_21_n_1\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_21_n_2\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_24_n_1\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_24_n_2\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_24_n_3\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_29_n_1\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_29_n_2\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_29_n_3\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \p_Result_s_reg_2377_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal p_Val2_1_fu_1865_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Val2_3_fu_1572_p2 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \p_Val2_3_fu_1572_p2__0\ : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal p_Val2_4_fu_1906_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Val2_6_fu_1753_p2 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \p_Val2_6_fu_1753_p2__0\ : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal p_Val2_7_fu_1947_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Val2_s_fu_1391_p2 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \p_Val2_s_fu_1391_p2__0\ : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal p_shl1_cast_fu_1521_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_shl2_cast_fu_1702_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_shl_cast_fu_1340_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal right_border_buf_0_1_fu_276 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_1_fu_2760 : STD_LOGIC;
  signal right_border_buf_0_2_fu_284 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_3_fu_288 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_4_fu_296 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_5_fu_300 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_s_fu_272 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_1_fu_312 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_2_fu_320 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_3_fu_324 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_4_fu_332 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_5_fu_336 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_s_fu_308 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_1_fu_292 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_2_fu_304 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_3_fu_316 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_4_fu_328 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_5_fu_340 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_s_fu_280 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal row_assign_8_0_2_t_fu_649_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal row_assign_8_0_2_t_reg_2232 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal src_kernel_win_0_va_1_fu_228 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_1_fu_2280 : STD_LOGIC;
  signal src_kernel_win_0_va_3_fu_236 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_4_fu_939_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_4_reg_2328 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_4_reg_23280 : STD_LOGIC;
  signal src_kernel_win_0_va_5_fu_957_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_5_reg_2334 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_fu_224_reg_n_0_[7]\ : STD_LOGIC;
  signal src_kernel_win_1_va_1_fu_244 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_3_fu_252 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_4_fu_1089_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_4_reg_2341 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_5_fu_1107_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_5_reg_2347 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_1_va_fu_240_reg_n_0_[7]\ : STD_LOGIC;
  signal src_kernel_win_2_va_1_fu_260 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_3_fu_268 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_6_fu_1221_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_6_reg_2354 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_7_fu_1239_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_7_reg_2360 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_2_va_fu_256_reg_n_0_[7]\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__3_n_0\ : STD_LOGIC;
  signal t_V_2_reg_564 : STD_LOGIC;
  signal t_V_2_reg_5640 : STD_LOGIC;
  signal \t_V_2_reg_564[2]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_564[3]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_564[4]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_564[6]_i_4_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_564_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \t_V_2_reg_564_reg__0__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \t_V_reg_553_reg_n_0_[0]\ : STD_LOGIC;
  signal \t_V_reg_553_reg_n_0_[1]\ : STD_LOGIC;
  signal \t_V_reg_553_reg_n_0_[2]\ : STD_LOGIC;
  signal \t_V_reg_553_reg_n_0_[3]\ : STD_LOGIC;
  signal \t_V_reg_553_reg_n_0_[4]\ : STD_LOGIC;
  signal \t_V_reg_553_reg_n_0_[5]\ : STD_LOGIC;
  signal \t_V_reg_553_reg_n_0_[6]\ : STD_LOGIC;
  signal tmp23_fu_1381_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp24_fu_1405_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp24_reg_2383 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp24_reg_2383[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp24_reg_2383[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp24_reg_2383[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp24_reg_2383[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp24_reg_2383[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp24_reg_2383[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp24_reg_2383[3]_i_8_n_0\ : STD_LOGIC;
  signal \tmp24_reg_2383[3]_i_9_n_0\ : STD_LOGIC;
  signal \tmp24_reg_2383[7]_i_10_n_0\ : STD_LOGIC;
  signal \tmp24_reg_2383[7]_i_11_n_0\ : STD_LOGIC;
  signal \tmp24_reg_2383[7]_i_12_n_0\ : STD_LOGIC;
  signal \tmp24_reg_2383[7]_i_13_n_0\ : STD_LOGIC;
  signal \tmp24_reg_2383[7]_i_14_n_0\ : STD_LOGIC;
  signal \tmp24_reg_2383[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp24_reg_2383[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp24_reg_2383[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp24_reg_2383[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp24_reg_2383[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp24_reg_2383[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp24_reg_2383[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp24_reg_2383[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp24_reg_2383_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp24_reg_2383_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp24_reg_2383_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp24_reg_2383_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp24_reg_2383_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp24_reg_2383_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp24_reg_2383_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp29_fu_1562_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp30_fu_1586_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp30_reg_2409 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp30_reg_2409[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp30_reg_2409[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp30_reg_2409[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp30_reg_2409[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp30_reg_2409[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp30_reg_2409[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp30_reg_2409[3]_i_8_n_0\ : STD_LOGIC;
  signal \tmp30_reg_2409[3]_i_9_n_0\ : STD_LOGIC;
  signal \tmp30_reg_2409[7]_i_10_n_0\ : STD_LOGIC;
  signal \tmp30_reg_2409[7]_i_11_n_0\ : STD_LOGIC;
  signal \tmp30_reg_2409[7]_i_12_n_0\ : STD_LOGIC;
  signal \tmp30_reg_2409[7]_i_13_n_0\ : STD_LOGIC;
  signal \tmp30_reg_2409[7]_i_14_n_0\ : STD_LOGIC;
  signal \tmp30_reg_2409[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp30_reg_2409[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp30_reg_2409[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp30_reg_2409[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp30_reg_2409[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp30_reg_2409[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp30_reg_2409[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp30_reg_2409[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp30_reg_2409_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp30_reg_2409_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp30_reg_2409_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp30_reg_2409_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp30_reg_2409_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp30_reg_2409_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp30_reg_2409_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp35_fu_1743_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp36_fu_1767_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp36_reg_2435 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp36_reg_2435[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp36_reg_2435[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp36_reg_2435[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp36_reg_2435[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp36_reg_2435[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp36_reg_2435[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp36_reg_2435[3]_i_8_n_0\ : STD_LOGIC;
  signal \tmp36_reg_2435[3]_i_9_n_0\ : STD_LOGIC;
  signal \tmp36_reg_2435[7]_i_10_n_0\ : STD_LOGIC;
  signal \tmp36_reg_2435[7]_i_11_n_0\ : STD_LOGIC;
  signal \tmp36_reg_2435[7]_i_12_n_0\ : STD_LOGIC;
  signal \tmp36_reg_2435[7]_i_13_n_0\ : STD_LOGIC;
  signal \tmp36_reg_2435[7]_i_14_n_0\ : STD_LOGIC;
  signal \tmp36_reg_2435[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp36_reg_2435[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp36_reg_2435[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp36_reg_2435[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp36_reg_2435[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp36_reg_2435[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp36_reg_2435[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp36_reg_2435[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp36_reg_2435_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp36_reg_2435_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp36_reg_2435_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp36_reg_2435_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp36_reg_2435_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp36_reg_2435_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp36_reg_2435_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_102_0_1_reg_2211[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_102_0_1_reg_2211_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp_144_0_0_cast_fu_1270_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal tmp_144_1_0_cast_fu_1451_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal tmp_144_2_0_cast_fu_1632_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal tmp_1_fu_599_p2 : STD_LOGIC;
  signal tmp_1_reg_2193 : STD_LOGIC;
  signal tmp_37_reg_2225 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_49_reg_2252 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_56_reg_2367 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \tmp_56_reg_2367[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_56_reg_2367[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_56_reg_2367[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_56_reg_2367[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_56_reg_2367[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_56_reg_2367[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_56_reg_2367[7]_i_2_n_0\ : STD_LOGIC;
  signal tmp_58_0_0_not_fu_605_p2 : STD_LOGIC;
  signal tmp_58_0_0_not_reg_2197 : STD_LOGIC;
  signal tmp_58_reg_2372 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_58_reg_2372[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_58_reg_2372[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_58_reg_2372[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_58_reg_2372[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_58_reg_2372[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_58_reg_2372[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_58_reg_2372[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_58_reg_2372[7]_i_2_n_0\ : STD_LOGIC;
  signal tmp_5_reg_542 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_5_reg_542[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_542[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_65_reg_2393[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_65_reg_2393[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_65_reg_2393[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_65_reg_2393[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_65_reg_2393[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_65_reg_2393[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_65_reg_2393[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_65_reg_2393_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_66_reg_2398 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_66_reg_2398[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_66_reg_2398[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_66_reg_2398[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_66_reg_2398[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_66_reg_2398[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_66_reg_2398[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_66_reg_2398[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_66_reg_2398[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2419[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2419[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2419[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2419[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2419[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2419[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2419[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_73_reg_2419_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_74_reg_2424 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_74_reg_2424[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_74_reg_2424[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_74_reg_2424[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_74_reg_2424[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_74_reg_2424[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_74_reg_2424[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_74_reg_2424[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_74_reg_2424[7]_i_2_n_0\ : STD_LOGIC;
  signal tmp_8_fu_639_p2 : STD_LOGIC;
  signal tmp_8_reg_2215 : STD_LOGIC;
  signal \tmp_9_reg_2207[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_2207_reg_n_0_[0]\ : STD_LOGIC;
  signal \NLW_SRL_SIG_reg[0][7]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SRL_SIG_reg[0][7]_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SRL_SIG_reg[0][7]_i_4__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Result_1_reg_2403_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Result_1_reg_2403_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Result_1_reg_2403_reg[0]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Result_1_reg_2403_reg[0]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Result_1_reg_2403_reg[0]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Result_1_reg_2403_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Result_1_reg_2403_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Result_1_reg_2403_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Result_2_reg_2429_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Result_2_reg_2429_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Result_2_reg_2429_reg[0]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Result_2_reg_2429_reg[0]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Result_2_reg_2429_reg[0]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Result_2_reg_2429_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Result_2_reg_2429_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Result_2_reg_2429_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Result_s_reg_2377_reg[0]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Result_s_reg_2377_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Result_s_reg_2377_reg[0]_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Result_s_reg_2377_reg[0]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Result_s_reg_2377_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Result_s_reg_2377_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Result_s_reg_2377_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Result_s_reg_2377_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp24_reg_2383_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp30_reg_2409_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp36_reg_2435_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__5\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__6\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__7\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__5\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__6\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__7\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__5\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__6\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__7\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__5\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__6\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__7\ : label is "soft_lutpair97";
  attribute HLUTNM : string;
  attribute HLUTNM of \SRL_SIG[0][3]_i_3\ : label is "lutpair29";
  attribute HLUTNM of \SRL_SIG[0][3]_i_3__0\ : label is "lutpair35";
  attribute HLUTNM of \SRL_SIG[0][3]_i_3__1\ : label is "lutpair41";
  attribute HLUTNM of \SRL_SIG[0][3]_i_4\ : label is "lutpair28";
  attribute HLUTNM of \SRL_SIG[0][3]_i_4__0\ : label is "lutpair34";
  attribute HLUTNM of \SRL_SIG[0][3]_i_4__1\ : label is "lutpair40";
  attribute HLUTNM of \SRL_SIG[0][3]_i_5\ : label is "lutpair27";
  attribute HLUTNM of \SRL_SIG[0][3]_i_5__0\ : label is "lutpair33";
  attribute HLUTNM of \SRL_SIG[0][3]_i_5__1\ : label is "lutpair39";
  attribute HLUTNM of \SRL_SIG[0][3]_i_6\ : label is "lutpair30";
  attribute HLUTNM of \SRL_SIG[0][3]_i_6__0\ : label is "lutpair36";
  attribute HLUTNM of \SRL_SIG[0][3]_i_6__1\ : label is "lutpair42";
  attribute HLUTNM of \SRL_SIG[0][3]_i_7\ : label is "lutpair29";
  attribute HLUTNM of \SRL_SIG[0][3]_i_7__0\ : label is "lutpair35";
  attribute HLUTNM of \SRL_SIG[0][3]_i_7__1\ : label is "lutpair41";
  attribute HLUTNM of \SRL_SIG[0][3]_i_8\ : label is "lutpair28";
  attribute HLUTNM of \SRL_SIG[0][3]_i_8__0\ : label is "lutpair34";
  attribute HLUTNM of \SRL_SIG[0][3]_i_8__1\ : label is "lutpair40";
  attribute HLUTNM of \SRL_SIG[0][3]_i_9\ : label is "lutpair27";
  attribute HLUTNM of \SRL_SIG[0][3]_i_9__0\ : label is "lutpair33";
  attribute HLUTNM of \SRL_SIG[0][3]_i_9__1\ : label is "lutpair39";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__5\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__6\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__7\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__5\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__6\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__7\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__5\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__6\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__7\ : label is "soft_lutpair99";
  attribute HLUTNM of \SRL_SIG[0][7]_i_10\ : label is "lutpair32";
  attribute HLUTNM of \SRL_SIG[0][7]_i_10__0\ : label is "lutpair38";
  attribute HLUTNM of \SRL_SIG[0][7]_i_10__1\ : label is "lutpair44";
  attribute HLUTNM of \SRL_SIG[0][7]_i_11\ : label is "lutpair31";
  attribute HLUTNM of \SRL_SIG[0][7]_i_11__0\ : label is "lutpair37";
  attribute HLUTNM of \SRL_SIG[0][7]_i_11__1\ : label is "lutpair43";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2__5\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2__6\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2__7\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_3__2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_3__3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_3__4\ : label is "soft_lutpair97";
  attribute HLUTNM of \SRL_SIG[0][7]_i_5\ : label is "lutpair32";
  attribute HLUTNM of \SRL_SIG[0][7]_i_5__0\ : label is "lutpair38";
  attribute HLUTNM of \SRL_SIG[0][7]_i_5__1\ : label is "lutpair44";
  attribute HLUTNM of \SRL_SIG[0][7]_i_6\ : label is "lutpair31";
  attribute HLUTNM of \SRL_SIG[0][7]_i_6__0\ : label is "lutpair37";
  attribute HLUTNM of \SRL_SIG[0][7]_i_6__1\ : label is "lutpair43";
  attribute HLUTNM of \SRL_SIG[0][7]_i_7\ : label is "lutpair30";
  attribute HLUTNM of \SRL_SIG[0][7]_i_7__0\ : label is "lutpair36";
  attribute HLUTNM of \SRL_SIG[0][7]_i_7__1\ : label is "lutpair42";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__4\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_5__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2__1\ : label is "soft_lutpair80";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \exitcond461_i_reg_2239[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \exitcond461_i_reg_2239_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \i_V_reg_2188[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \i_V_reg_2188[1]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \i_V_reg_2188[2]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \i_V_reg_2188[3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \i_V_reg_2188[4]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \i_V_reg_2188[6]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__6\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__7\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__8\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \or_cond_i_reg_2288_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \or_cond_i_reg_2288_pp0_iter2_reg[0]_i_1\ : label is "soft_lutpair91";
  attribute HLUTNM of \p_Result_1_reg_2403[0]_i_10\ : label is "lutpair59";
  attribute HLUTNM of \p_Result_1_reg_2403[0]_i_13\ : label is "lutpair82";
  attribute HLUTNM of \p_Result_1_reg_2403[0]_i_14\ : label is "lutpair60";
  attribute HLUTNM of \p_Result_1_reg_2403[0]_i_15\ : label is "lutpair59";
  attribute HLUTNM of \p_Result_1_reg_2403[0]_i_21\ : label is "lutpair58";
  attribute HLUTNM of \p_Result_1_reg_2403[0]_i_25\ : label is "lutpair58";
  attribute HLUTNM of \p_Result_1_reg_2403[0]_i_32\ : label is "lutpair57";
  attribute HLUTNM of \p_Result_1_reg_2403[0]_i_33\ : label is "lutpair56";
  attribute HLUTNM of \p_Result_1_reg_2403[0]_i_34\ : label is "lutpair55";
  attribute HLUTNM of \p_Result_1_reg_2403[0]_i_35\ : label is "lutpair54";
  attribute HLUTNM of \p_Result_1_reg_2403[0]_i_37\ : label is "lutpair57";
  attribute HLUTNM of \p_Result_1_reg_2403[0]_i_38\ : label is "lutpair56";
  attribute HLUTNM of \p_Result_1_reg_2403[0]_i_39\ : label is "lutpair55";
  attribute HLUTNM of \p_Result_1_reg_2403[0]_i_4\ : label is "lutpair82";
  attribute HLUTNM of \p_Result_1_reg_2403[0]_i_48\ : label is "lutpair53";
  attribute HLUTNM of \p_Result_1_reg_2403[0]_i_50\ : label is "lutpair54";
  attribute HLUTNM of \p_Result_1_reg_2403[0]_i_51\ : label is "lutpair53";
  attribute HLUTNM of \p_Result_1_reg_2403[0]_i_9\ : label is "lutpair60";
  attribute HLUTNM of \p_Result_2_reg_2429[0]_i_10\ : label is "lutpair67";
  attribute HLUTNM of \p_Result_2_reg_2429[0]_i_13\ : label is "lutpair83";
  attribute HLUTNM of \p_Result_2_reg_2429[0]_i_14\ : label is "lutpair68";
  attribute HLUTNM of \p_Result_2_reg_2429[0]_i_15\ : label is "lutpair67";
  attribute HLUTNM of \p_Result_2_reg_2429[0]_i_21\ : label is "lutpair66";
  attribute HLUTNM of \p_Result_2_reg_2429[0]_i_25\ : label is "lutpair66";
  attribute HLUTNM of \p_Result_2_reg_2429[0]_i_32\ : label is "lutpair65";
  attribute HLUTNM of \p_Result_2_reg_2429[0]_i_33\ : label is "lutpair64";
  attribute HLUTNM of \p_Result_2_reg_2429[0]_i_34\ : label is "lutpair63";
  attribute HLUTNM of \p_Result_2_reg_2429[0]_i_35\ : label is "lutpair62";
  attribute HLUTNM of \p_Result_2_reg_2429[0]_i_37\ : label is "lutpair65";
  attribute HLUTNM of \p_Result_2_reg_2429[0]_i_38\ : label is "lutpair64";
  attribute HLUTNM of \p_Result_2_reg_2429[0]_i_39\ : label is "lutpair63";
  attribute HLUTNM of \p_Result_2_reg_2429[0]_i_4\ : label is "lutpair83";
  attribute HLUTNM of \p_Result_2_reg_2429[0]_i_48\ : label is "lutpair61";
  attribute HLUTNM of \p_Result_2_reg_2429[0]_i_50\ : label is "lutpair62";
  attribute HLUTNM of \p_Result_2_reg_2429[0]_i_51\ : label is "lutpair61";
  attribute HLUTNM of \p_Result_2_reg_2429[0]_i_9\ : label is "lutpair68";
  attribute HLUTNM of \p_Result_s_reg_2377[0]_i_10\ : label is "lutpair52";
  attribute HLUTNM of \p_Result_s_reg_2377[0]_i_11\ : label is "lutpair51";
  attribute HLUTNM of \p_Result_s_reg_2377[0]_i_14\ : label is "lutpair81";
  attribute HLUTNM of \p_Result_s_reg_2377[0]_i_15\ : label is "lutpair52";
  attribute HLUTNM of \p_Result_s_reg_2377[0]_i_16\ : label is "lutpair51";
  attribute HLUTNM of \p_Result_s_reg_2377[0]_i_22\ : label is "lutpair50";
  attribute HLUTNM of \p_Result_s_reg_2377[0]_i_26\ : label is "lutpair50";
  attribute HLUTNM of \p_Result_s_reg_2377[0]_i_41\ : label is "lutpair49";
  attribute HLUTNM of \p_Result_s_reg_2377[0]_i_42\ : label is "lutpair48";
  attribute HLUTNM of \p_Result_s_reg_2377[0]_i_43\ : label is "lutpair47";
  attribute HLUTNM of \p_Result_s_reg_2377[0]_i_44\ : label is "lutpair46";
  attribute HLUTNM of \p_Result_s_reg_2377[0]_i_46\ : label is "lutpair49";
  attribute HLUTNM of \p_Result_s_reg_2377[0]_i_47\ : label is "lutpair48";
  attribute HLUTNM of \p_Result_s_reg_2377[0]_i_48\ : label is "lutpair47";
  attribute HLUTNM of \p_Result_s_reg_2377[0]_i_49\ : label is "lutpair45";
  attribute HLUTNM of \p_Result_s_reg_2377[0]_i_5\ : label is "lutpair81";
  attribute HLUTNM of \p_Result_s_reg_2377[0]_i_51\ : label is "lutpair46";
  attribute HLUTNM of \p_Result_s_reg_2377[0]_i_52\ : label is "lutpair45";
  attribute SOFT_HLUTNM of \t_V_2_reg_564[2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \t_V_2_reg_564[3]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \t_V_2_reg_564[4]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \t_V_2_reg_564[6]_i_4\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \tmp24_reg_2383[7]_i_12\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \tmp24_reg_2383[7]_i_9\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \tmp30_reg_2409[7]_i_12\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \tmp30_reg_2409[7]_i_9\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \tmp36_reg_2435[7]_i_12\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \tmp36_reg_2435[7]_i_9\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \tmp_1_reg_2193[0]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \tmp_56_reg_2367[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \tmp_56_reg_2367[3]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \tmp_56_reg_2367[4]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \tmp_56_reg_2367[5]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \tmp_58_0_0_not_reg_2197[0]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \tmp_58_reg_2372[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \tmp_58_reg_2372[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \tmp_58_reg_2372[3]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \tmp_58_reg_2372[4]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \tmp_58_reg_2372[6]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \tmp_58_reg_2372[7]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \tmp_5_reg_542[0]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \tmp_5_reg_542[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \tmp_65_reg_2393[2]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \tmp_65_reg_2393[3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \tmp_65_reg_2393[4]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \tmp_65_reg_2393[5]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \tmp_66_reg_2398[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \tmp_66_reg_2398[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \tmp_66_reg_2398[3]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \tmp_66_reg_2398[4]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \tmp_66_reg_2398[6]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \tmp_66_reg_2398[7]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \tmp_73_reg_2419[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tmp_73_reg_2419[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tmp_73_reg_2419[4]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \tmp_73_reg_2419[5]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \tmp_74_reg_2424[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \tmp_74_reg_2424[2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \tmp_74_reg_2424[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \tmp_74_reg_2424[4]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \tmp_74_reg_2424[6]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tmp_74_reg_2424[7]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tmp_8_reg_2215[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \tmp_9_reg_2207[0]_i_1\ : label is "soft_lutpair78";
begin
  Filter2D93_U0_ap_ready <= \^filter2d93_u0_ap_ready\;
  Filter2D93_U0_p_src_data_stream_V2_read <= \^filter2d93_u0_p_src_data_stream_v2_read\;
  \icmp_reg_2202_reg[0]_0\ <= \^icmp_reg_2202_reg[0]_0\;
  start_once_reg <= \^start_once_reg\;
\SRL_SIG[0][0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_1_fu_1865_p2(0),
      I1 => not_i_i_reg_2388,
      I2 => p_Result_s_reg_2377,
      O => \not_i_i_reg_2388_reg[0]_0\
    );
\SRL_SIG[0][0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_4_fu_1906_p2(0),
      I1 => not_i_i1_reg_2414,
      I2 => p_Result_1_reg_2403,
      O => \not_i_i1_reg_2414_reg[0]_0\
    );
\SRL_SIG[0][0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_7_fu_1947_p2(0),
      I1 => not_i_i2_reg_2440,
      I2 => p_Result_2_reg_2429,
      O => \not_i_i2_reg_2440_reg[0]_0\
    );
\SRL_SIG[0][1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_1_fu_1865_p2(1),
      I1 => not_i_i_reg_2388,
      I2 => p_Result_s_reg_2377,
      O => \not_i_i_reg_2388_reg[0]_1\
    );
\SRL_SIG[0][1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_4_fu_1906_p2(1),
      I1 => not_i_i1_reg_2414,
      I2 => p_Result_1_reg_2403,
      O => \not_i_i1_reg_2414_reg[0]_1\
    );
\SRL_SIG[0][1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_7_fu_1947_p2(1),
      I1 => not_i_i2_reg_2440,
      I2 => p_Result_2_reg_2429,
      O => \not_i_i2_reg_2440_reg[0]_1\
    );
\SRL_SIG[0][2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_1_fu_1865_p2(2),
      I1 => not_i_i_reg_2388,
      I2 => p_Result_s_reg_2377,
      O => \not_i_i_reg_2388_reg[0]_2\
    );
\SRL_SIG[0][2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_4_fu_1906_p2(2),
      I1 => not_i_i1_reg_2414,
      I2 => p_Result_1_reg_2403,
      O => \not_i_i1_reg_2414_reg[0]_2\
    );
\SRL_SIG[0][2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_7_fu_1947_p2(2),
      I1 => not_i_i2_reg_2440,
      I2 => p_Result_2_reg_2429,
      O => \not_i_i2_reg_2440_reg[0]_2\
    );
\SRL_SIG[0][3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_1_fu_1865_p2(3),
      I1 => not_i_i_reg_2388,
      I2 => p_Result_s_reg_2377,
      O => \not_i_i_reg_2388_reg[0]_3\
    );
\SRL_SIG[0][3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_4_fu_1906_p2(3),
      I1 => not_i_i1_reg_2414,
      I2 => p_Result_1_reg_2403,
      O => \not_i_i1_reg_2414_reg[0]_3\
    );
\SRL_SIG[0][3]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_7_fu_1947_p2(3),
      I1 => not_i_i2_reg_2440,
      I2 => p_Result_2_reg_2429,
      O => \not_i_i2_reg_2440_reg[0]_3\
    );
\SRL_SIG[0][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_56_reg_2367(2),
      I1 => tmp_58_reg_2372(2),
      I2 => tmp24_reg_2383(2),
      O => \SRL_SIG[0][3]_i_3_n_0\
    );
\SRL_SIG[0][3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_65_reg_2393_reg__0\(1),
      I1 => tmp_66_reg_2398(2),
      I2 => tmp30_reg_2409(2),
      O => \SRL_SIG[0][3]_i_3__0_n_0\
    );
\SRL_SIG[0][3]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_73_reg_2419_reg__0\(1),
      I1 => tmp_74_reg_2424(2),
      I2 => tmp36_reg_2435(2),
      O => \SRL_SIG[0][3]_i_3__1_n_0\
    );
\SRL_SIG[0][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_56_reg_2367(1),
      I1 => tmp_58_reg_2372(1),
      I2 => tmp24_reg_2383(1),
      O => \SRL_SIG[0][3]_i_4_n_0\
    );
\SRL_SIG[0][3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_65_reg_2393_reg__0\(0),
      I1 => tmp_66_reg_2398(1),
      I2 => tmp30_reg_2409(1),
      O => \SRL_SIG[0][3]_i_4__0_n_0\
    );
\SRL_SIG[0][3]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_73_reg_2419_reg__0\(0),
      I1 => tmp_74_reg_2424(1),
      I2 => tmp36_reg_2435(1),
      O => \SRL_SIG[0][3]_i_4__1_n_0\
    );
\SRL_SIG[0][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_58_reg_2372(0),
      I1 => tmp24_reg_2383(0),
      O => \SRL_SIG[0][3]_i_5_n_0\
    );
\SRL_SIG[0][3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_66_reg_2398(0),
      I1 => tmp30_reg_2409(0),
      O => \SRL_SIG[0][3]_i_5__0_n_0\
    );
\SRL_SIG[0][3]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_74_reg_2424(0),
      I1 => tmp36_reg_2435(0),
      O => \SRL_SIG[0][3]_i_5__1_n_0\
    );
\SRL_SIG[0][3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_56_reg_2367(3),
      I1 => tmp_58_reg_2372(3),
      I2 => tmp24_reg_2383(3),
      I3 => \SRL_SIG[0][3]_i_3_n_0\,
      O => \SRL_SIG[0][3]_i_6_n_0\
    );
\SRL_SIG[0][3]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_65_reg_2393_reg__0\(2),
      I1 => tmp_66_reg_2398(3),
      I2 => tmp30_reg_2409(3),
      I3 => \SRL_SIG[0][3]_i_3__0_n_0\,
      O => \SRL_SIG[0][3]_i_6__0_n_0\
    );
\SRL_SIG[0][3]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_73_reg_2419_reg__0\(2),
      I1 => tmp_74_reg_2424(3),
      I2 => tmp36_reg_2435(3),
      I3 => \SRL_SIG[0][3]_i_3__1_n_0\,
      O => \SRL_SIG[0][3]_i_6__1_n_0\
    );
\SRL_SIG[0][3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_56_reg_2367(2),
      I1 => tmp_58_reg_2372(2),
      I2 => tmp24_reg_2383(2),
      I3 => \SRL_SIG[0][3]_i_4_n_0\,
      O => \SRL_SIG[0][3]_i_7_n_0\
    );
\SRL_SIG[0][3]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_65_reg_2393_reg__0\(1),
      I1 => tmp_66_reg_2398(2),
      I2 => tmp30_reg_2409(2),
      I3 => \SRL_SIG[0][3]_i_4__0_n_0\,
      O => \SRL_SIG[0][3]_i_7__0_n_0\
    );
\SRL_SIG[0][3]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_73_reg_2419_reg__0\(1),
      I1 => tmp_74_reg_2424(2),
      I2 => tmp36_reg_2435(2),
      I3 => \SRL_SIG[0][3]_i_4__1_n_0\,
      O => \SRL_SIG[0][3]_i_7__1_n_0\
    );
\SRL_SIG[0][3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_56_reg_2367(1),
      I1 => tmp_58_reg_2372(1),
      I2 => tmp24_reg_2383(1),
      I3 => \SRL_SIG[0][3]_i_5_n_0\,
      O => \SRL_SIG[0][3]_i_8_n_0\
    );
\SRL_SIG[0][3]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_65_reg_2393_reg__0\(0),
      I1 => tmp_66_reg_2398(1),
      I2 => tmp30_reg_2409(1),
      I3 => \SRL_SIG[0][3]_i_5__0_n_0\,
      O => \SRL_SIG[0][3]_i_8__0_n_0\
    );
\SRL_SIG[0][3]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_73_reg_2419_reg__0\(0),
      I1 => tmp_74_reg_2424(1),
      I2 => tmp36_reg_2435(1),
      I3 => \SRL_SIG[0][3]_i_5__1_n_0\,
      O => \SRL_SIG[0][3]_i_8__1_n_0\
    );
\SRL_SIG[0][3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_58_reg_2372(0),
      I1 => tmp24_reg_2383(0),
      O => \SRL_SIG[0][3]_i_9_n_0\
    );
\SRL_SIG[0][3]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_66_reg_2398(0),
      I1 => tmp30_reg_2409(0),
      O => \SRL_SIG[0][3]_i_9__0_n_0\
    );
\SRL_SIG[0][3]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_74_reg_2424(0),
      I1 => tmp36_reg_2435(0),
      O => \SRL_SIG[0][3]_i_9__1_n_0\
    );
\SRL_SIG[0][4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_1_fu_1865_p2(4),
      I1 => not_i_i_reg_2388,
      I2 => p_Result_s_reg_2377,
      O => \not_i_i_reg_2388_reg[0]_4\
    );
\SRL_SIG[0][4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_4_fu_1906_p2(4),
      I1 => not_i_i1_reg_2414,
      I2 => p_Result_1_reg_2403,
      O => \not_i_i1_reg_2414_reg[0]_4\
    );
\SRL_SIG[0][4]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_7_fu_1947_p2(4),
      I1 => not_i_i2_reg_2440,
      I2 => p_Result_2_reg_2429,
      O => \not_i_i2_reg_2440_reg[0]_4\
    );
\SRL_SIG[0][5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_1_fu_1865_p2(5),
      I1 => not_i_i_reg_2388,
      I2 => p_Result_s_reg_2377,
      O => \not_i_i_reg_2388_reg[0]_5\
    );
\SRL_SIG[0][5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_4_fu_1906_p2(5),
      I1 => not_i_i1_reg_2414,
      I2 => p_Result_1_reg_2403,
      O => \not_i_i1_reg_2414_reg[0]_5\
    );
\SRL_SIG[0][5]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_7_fu_1947_p2(5),
      I1 => not_i_i2_reg_2440,
      I2 => p_Result_2_reg_2429,
      O => \not_i_i2_reg_2440_reg[0]_5\
    );
\SRL_SIG[0][6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_1_fu_1865_p2(6),
      I1 => not_i_i_reg_2388,
      I2 => p_Result_s_reg_2377,
      O => \not_i_i_reg_2388_reg[0]_6\
    );
\SRL_SIG[0][6]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_4_fu_1906_p2(6),
      I1 => not_i_i1_reg_2414,
      I2 => p_Result_1_reg_2403,
      O => \not_i_i1_reg_2414_reg[0]_6\
    );
\SRL_SIG[0][6]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_7_fu_1947_p2(6),
      I1 => not_i_i2_reg_2440,
      I2 => p_Result_2_reg_2429,
      O => \not_i_i2_reg_2440_reg[0]_6\
    );
\SRL_SIG[0][7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_56_reg_2367(5),
      I1 => tmp_58_reg_2372(5),
      I2 => tmp24_reg_2383(5),
      I3 => \SRL_SIG[0][7]_i_6_n_0\,
      O => \SRL_SIG[0][7]_i_10_n_0\
    );
\SRL_SIG[0][7]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_65_reg_2393_reg__0\(4),
      I1 => tmp_66_reg_2398(5),
      I2 => tmp30_reg_2409(5),
      I3 => \SRL_SIG[0][7]_i_6__0_n_0\,
      O => \SRL_SIG[0][7]_i_10__0_n_0\
    );
\SRL_SIG[0][7]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_73_reg_2419_reg__0\(4),
      I1 => tmp_74_reg_2424(5),
      I2 => tmp36_reg_2435(5),
      I3 => \SRL_SIG[0][7]_i_6__1_n_0\,
      O => \SRL_SIG[0][7]_i_10__1_n_0\
    );
\SRL_SIG[0][7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_56_reg_2367(4),
      I1 => tmp_58_reg_2372(4),
      I2 => tmp24_reg_2383(4),
      I3 => \SRL_SIG[0][7]_i_7_n_0\,
      O => \SRL_SIG[0][7]_i_11_n_0\
    );
\SRL_SIG[0][7]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_65_reg_2393_reg__0\(3),
      I1 => tmp_66_reg_2398(4),
      I2 => tmp30_reg_2409(4),
      I3 => \SRL_SIG[0][7]_i_7__0_n_0\,
      O => \SRL_SIG[0][7]_i_11__0_n_0\
    );
\SRL_SIG[0][7]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_73_reg_2419_reg__0\(3),
      I1 => tmp_74_reg_2424(4),
      I2 => tmp36_reg_2435(4),
      I3 => \SRL_SIG[0][7]_i_7__1_n_0\,
      O => \SRL_SIG[0][7]_i_11__1_n_0\
    );
\SRL_SIG[0][7]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => p_Result_s_reg_2377,
      I1 => not_i_i_reg_2388,
      I2 => dstc_data_stream_0_s_full_n,
      I3 => or_cond_i_reg_2288_pp0_iter2_reg,
      I4 => ap_enable_reg_pp0_iter3_reg_n_0,
      I5 => ap_block_pp0_stage0_subdone2_in,
      O => \p_Result_s_reg_2377_reg[0]_0\
    );
\SRL_SIG[0][7]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => p_Result_1_reg_2403,
      I1 => not_i_i1_reg_2414,
      I2 => dstc_data_stream_1_s_full_n,
      I3 => or_cond_i_reg_2288_pp0_iter2_reg,
      I4 => ap_enable_reg_pp0_iter3_reg_n_0,
      I5 => ap_block_pp0_stage0_subdone2_in,
      O => \p_Result_1_reg_2403_reg[0]_0\
    );
\SRL_SIG[0][7]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => p_Result_2_reg_2429,
      I1 => not_i_i2_reg_2440,
      I2 => dstc_data_stream_2_s_full_n,
      I3 => or_cond_i_reg_2288_pp0_iter2_reg,
      I4 => ap_enable_reg_pp0_iter3_reg_n_0,
      I5 => ap_block_pp0_stage0_subdone2_in,
      O => \p_Result_2_reg_2429_reg[0]_0\
    );
\SRL_SIG[0][7]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => dstc_data_stream_0_s_full_n,
      I1 => or_cond_i_reg_2288_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3_reg_n_0,
      I3 => ap_block_pp0_stage0_subdone2_in,
      O => shiftReg_ce
    );
\SRL_SIG[0][7]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => dstc_data_stream_1_s_full_n,
      I1 => or_cond_i_reg_2288_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3_reg_n_0,
      I3 => ap_block_pp0_stage0_subdone2_in,
      O => shiftReg_ce_0
    );
\SRL_SIG[0][7]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => dstc_data_stream_2_s_full_n,
      I1 => or_cond_i_reg_2288_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3_reg_n_0,
      I3 => ap_block_pp0_stage0_subdone2_in,
      O => shiftReg_ce_1
    );
\SRL_SIG[0][7]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_1_fu_1865_p2(7),
      I1 => not_i_i_reg_2388,
      I2 => p_Result_s_reg_2377,
      O => \not_i_i_reg_2388_reg[0]_7\
    );
\SRL_SIG[0][7]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_4_fu_1906_p2(7),
      I1 => not_i_i1_reg_2414,
      I2 => p_Result_1_reg_2403,
      O => \not_i_i1_reg_2414_reg[0]_7\
    );
\SRL_SIG[0][7]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_Val2_7_fu_1947_p2(7),
      I1 => not_i_i2_reg_2440,
      I2 => p_Result_2_reg_2429,
      O => \not_i_i2_reg_2440_reg[0]_7\
    );
\SRL_SIG[0][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_56_reg_2367(5),
      I1 => tmp_58_reg_2372(5),
      I2 => tmp24_reg_2383(5),
      O => \SRL_SIG[0][7]_i_5_n_0\
    );
\SRL_SIG[0][7]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_65_reg_2393_reg__0\(4),
      I1 => tmp_66_reg_2398(5),
      I2 => tmp30_reg_2409(5),
      O => \SRL_SIG[0][7]_i_5__0_n_0\
    );
\SRL_SIG[0][7]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_73_reg_2419_reg__0\(4),
      I1 => tmp_74_reg_2424(5),
      I2 => tmp36_reg_2435(5),
      O => \SRL_SIG[0][7]_i_5__1_n_0\
    );
\SRL_SIG[0][7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_56_reg_2367(4),
      I1 => tmp_58_reg_2372(4),
      I2 => tmp24_reg_2383(4),
      O => \SRL_SIG[0][7]_i_6_n_0\
    );
\SRL_SIG[0][7]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_65_reg_2393_reg__0\(3),
      I1 => tmp_66_reg_2398(4),
      I2 => tmp30_reg_2409(4),
      O => \SRL_SIG[0][7]_i_6__0_n_0\
    );
\SRL_SIG[0][7]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_73_reg_2419_reg__0\(3),
      I1 => tmp_74_reg_2424(4),
      I2 => tmp36_reg_2435(4),
      O => \SRL_SIG[0][7]_i_6__1_n_0\
    );
\SRL_SIG[0][7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_56_reg_2367(3),
      I1 => tmp_58_reg_2372(3),
      I2 => tmp24_reg_2383(3),
      O => \SRL_SIG[0][7]_i_7_n_0\
    );
\SRL_SIG[0][7]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_65_reg_2393_reg__0\(2),
      I1 => tmp_66_reg_2398(3),
      I2 => tmp30_reg_2409(3),
      O => \SRL_SIG[0][7]_i_7__0_n_0\
    );
\SRL_SIG[0][7]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_73_reg_2419_reg__0\(2),
      I1 => tmp_74_reg_2424(3),
      I2 => tmp36_reg_2435(3),
      O => \SRL_SIG[0][7]_i_7__1_n_0\
    );
\SRL_SIG[0][7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp24_reg_2383(6),
      I1 => tmp_58_reg_2372(6),
      I2 => tmp_56_reg_2367(6),
      I3 => tmp_58_reg_2372(7),
      I4 => tmp_56_reg_2367(7),
      I5 => tmp24_reg_2383(7),
      O => \SRL_SIG[0][7]_i_8_n_0\
    );
\SRL_SIG[0][7]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp30_reg_2409(6),
      I1 => tmp_66_reg_2398(6),
      I2 => \tmp_65_reg_2393_reg__0\(5),
      I3 => tmp_66_reg_2398(7),
      I4 => \tmp_65_reg_2393_reg__0\(6),
      I5 => tmp30_reg_2409(7),
      O => \SRL_SIG[0][7]_i_8__0_n_0\
    );
\SRL_SIG[0][7]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp36_reg_2435(6),
      I1 => tmp_74_reg_2424(6),
      I2 => \tmp_73_reg_2419_reg__0\(5),
      I3 => tmp_74_reg_2424(7),
      I4 => \tmp_73_reg_2419_reg__0\(6),
      I5 => tmp36_reg_2435(7),
      O => \SRL_SIG[0][7]_i_8__1_n_0\
    );
\SRL_SIG[0][7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_5_n_0\,
      I1 => tmp_58_reg_2372(6),
      I2 => tmp_56_reg_2367(6),
      I3 => tmp24_reg_2383(6),
      O => \SRL_SIG[0][7]_i_9_n_0\
    );
\SRL_SIG[0][7]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_5__0_n_0\,
      I1 => tmp_66_reg_2398(6),
      I2 => \tmp_65_reg_2393_reg__0\(5),
      I3 => tmp30_reg_2409(6),
      O => \SRL_SIG[0][7]_i_9__0_n_0\
    );
\SRL_SIG[0][7]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_5__1_n_0\,
      I1 => tmp_74_reg_2424(6),
      I2 => \tmp_73_reg_2419_reg__0\(5),
      I3 => tmp36_reg_2435(6),
      O => \SRL_SIG[0][7]_i_9__1_n_0\
    );
\SRL_SIG_reg[0][3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[0][3]_i_2_n_0\,
      CO(2) => \SRL_SIG_reg[0][3]_i_2_n_1\,
      CO(1) => \SRL_SIG_reg[0][3]_i_2_n_2\,
      CO(0) => \SRL_SIG_reg[0][3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \SRL_SIG[0][3]_i_3_n_0\,
      DI(2) => \SRL_SIG[0][3]_i_4_n_0\,
      DI(1) => \SRL_SIG[0][3]_i_5_n_0\,
      DI(0) => '0',
      O(3 downto 0) => p_Val2_1_fu_1865_p2(3 downto 0),
      S(3) => \SRL_SIG[0][3]_i_6_n_0\,
      S(2) => \SRL_SIG[0][3]_i_7_n_0\,
      S(1) => \SRL_SIG[0][3]_i_8_n_0\,
      S(0) => \SRL_SIG[0][3]_i_9_n_0\
    );
\SRL_SIG_reg[0][3]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[0][3]_i_2__0_n_0\,
      CO(2) => \SRL_SIG_reg[0][3]_i_2__0_n_1\,
      CO(1) => \SRL_SIG_reg[0][3]_i_2__0_n_2\,
      CO(0) => \SRL_SIG_reg[0][3]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \SRL_SIG[0][3]_i_3__0_n_0\,
      DI(2) => \SRL_SIG[0][3]_i_4__0_n_0\,
      DI(1) => \SRL_SIG[0][3]_i_5__0_n_0\,
      DI(0) => '0',
      O(3 downto 0) => p_Val2_4_fu_1906_p2(3 downto 0),
      S(3) => \SRL_SIG[0][3]_i_6__0_n_0\,
      S(2) => \SRL_SIG[0][3]_i_7__0_n_0\,
      S(1) => \SRL_SIG[0][3]_i_8__0_n_0\,
      S(0) => \SRL_SIG[0][3]_i_9__0_n_0\
    );
\SRL_SIG_reg[0][3]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[0][3]_i_2__1_n_0\,
      CO(2) => \SRL_SIG_reg[0][3]_i_2__1_n_1\,
      CO(1) => \SRL_SIG_reg[0][3]_i_2__1_n_2\,
      CO(0) => \SRL_SIG_reg[0][3]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \SRL_SIG[0][3]_i_3__1_n_0\,
      DI(2) => \SRL_SIG[0][3]_i_4__1_n_0\,
      DI(1) => \SRL_SIG[0][3]_i_5__1_n_0\,
      DI(0) => '0',
      O(3 downto 0) => p_Val2_7_fu_1947_p2(3 downto 0),
      S(3) => \SRL_SIG[0][3]_i_6__1_n_0\,
      S(2) => \SRL_SIG[0][3]_i_7__1_n_0\,
      S(1) => \SRL_SIG[0][3]_i_8__1_n_0\,
      S(0) => \SRL_SIG[0][3]_i_9__1_n_0\
    );
\SRL_SIG_reg[0][7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \SRL_SIG_reg[0][3]_i_2_n_0\,
      CO(3) => \NLW_SRL_SIG_reg[0][7]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \SRL_SIG_reg[0][7]_i_4_n_1\,
      CO(1) => \SRL_SIG_reg[0][7]_i_4_n_2\,
      CO(0) => \SRL_SIG_reg[0][7]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \SRL_SIG[0][7]_i_5_n_0\,
      DI(1) => \SRL_SIG[0][7]_i_6_n_0\,
      DI(0) => \SRL_SIG[0][7]_i_7_n_0\,
      O(3 downto 0) => p_Val2_1_fu_1865_p2(7 downto 4),
      S(3) => \SRL_SIG[0][7]_i_8_n_0\,
      S(2) => \SRL_SIG[0][7]_i_9_n_0\,
      S(1) => \SRL_SIG[0][7]_i_10_n_0\,
      S(0) => \SRL_SIG[0][7]_i_11_n_0\
    );
\SRL_SIG_reg[0][7]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \SRL_SIG_reg[0][3]_i_2__0_n_0\,
      CO(3) => \NLW_SRL_SIG_reg[0][7]_i_4__0_CO_UNCONNECTED\(3),
      CO(2) => \SRL_SIG_reg[0][7]_i_4__0_n_1\,
      CO(1) => \SRL_SIG_reg[0][7]_i_4__0_n_2\,
      CO(0) => \SRL_SIG_reg[0][7]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \SRL_SIG[0][7]_i_5__0_n_0\,
      DI(1) => \SRL_SIG[0][7]_i_6__0_n_0\,
      DI(0) => \SRL_SIG[0][7]_i_7__0_n_0\,
      O(3 downto 0) => p_Val2_4_fu_1906_p2(7 downto 4),
      S(3) => \SRL_SIG[0][7]_i_8__0_n_0\,
      S(2) => \SRL_SIG[0][7]_i_9__0_n_0\,
      S(1) => \SRL_SIG[0][7]_i_10__0_n_0\,
      S(0) => \SRL_SIG[0][7]_i_11__0_n_0\
    );
\SRL_SIG_reg[0][7]_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \SRL_SIG_reg[0][3]_i_2__1_n_0\,
      CO(3) => \NLW_SRL_SIG_reg[0][7]_i_4__1_CO_UNCONNECTED\(3),
      CO(2) => \SRL_SIG_reg[0][7]_i_4__1_n_1\,
      CO(1) => \SRL_SIG_reg[0][7]_i_4__1_n_2\,
      CO(0) => \SRL_SIG_reg[0][7]_i_4__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \SRL_SIG[0][7]_i_5__1_n_0\,
      DI(1) => \SRL_SIG[0][7]_i_6__1_n_0\,
      DI(0) => \SRL_SIG[0][7]_i_7__1_n_0\,
      O(3 downto 0) => p_Val2_7_fu_1947_p2(7 downto 4),
      S(3) => \SRL_SIG[0][7]_i_8__1_n_0\,
      S(2) => \SRL_SIG[0][7]_i_9__1_n_0\,
      S(1) => \SRL_SIG[0][7]_i_10__1_n_0\,
      S(0) => \SRL_SIG[0][7]_i_11__1_n_0\
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFAAAA"
    )
        port map (
      I0 => \^filter2d93_u0_ap_ready\,
      I1 => Filter2D93_U0_ap_start,
      I2 => start_for_addSobel_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_2__2_n_0\,
      O => \^filter2d93_u0_ap_ready\
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8888"
    )
        port map (
      I0 => \tmp_5_reg_542_reg[1]_0\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => tmp_5_reg_542(1),
      I3 => tmp_5_reg_542(0),
      I4 => ap_CS_fsm_state2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => tmp_5_reg_542(1),
      I2 => tmp_5_reg_542(0),
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8888"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_2__2_n_0\,
      I2 => ap_block_pp0_stage0_subdone2_in,
      I3 => \ap_CS_fsm[3]_i_4__0_n_0\,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFFFFFF"
    )
        port map (
      I0 => \t_V_reg_553_reg_n_0_[2]\,
      I1 => \t_V_reg_553_reg_n_0_[0]\,
      I2 => \t_V_reg_553_reg_n_0_[1]\,
      I3 => \t_V_reg_553_reg_n_0_[5]\,
      I4 => \t_V_reg_553_reg_n_0_[6]\,
      I5 => \ap_CS_fsm[3]_i_5__0_n_0\,
      O => \ap_CS_fsm[3]_i_2__2_n_0\
    );
\ap_CS_fsm[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBBBB"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_enable_reg_pp0_iter3_reg_n_0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_CS_fsm_pp0_stage0,
      O => \ap_CS_fsm[3]_i_4__0_n_0\
    );
\ap_CS_fsm[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \t_V_reg_553_reg_n_0_[3]\,
      I1 => \t_V_reg_553_reg_n_0_[4]\,
      O => \ap_CS_fsm[3]_i_5__0_n_0\
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA0080"
    )
        port map (
      I0 => exitcond461_i_reg_22390,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_enable_reg_pp0_iter3_reg_n_0,
      I5 => ap_enable_reg_pp0_iter2,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone2_in,
      O => exitcond461_i_reg_22390
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF088800000000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_2__2_n_0\,
      I2 => exitcond461_i_fu_659_p2,
      I3 => exitcond461_i_reg_22390,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__2_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__2_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_block_pp0_stage0_subdone2_in,
      I2 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter2_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_block_pp0_stage0_subdone2_in,
      I3 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter3_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F077F00000000000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_2__2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_block_pp0_stage0_subdone2_in,
      I4 => ap_enable_reg_pp0_iter3_reg_n_0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter3_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter3_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter3_reg_n_0,
      R => '0'
    );
\brmerge_reg_2257[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08F700FF08FF08"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone2_in,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond461_i_fu_659_p2,
      I3 => brmerge_reg_2257,
      I4 => tmp_58_0_0_not_reg_2197,
      I5 => k_buf_2_val_4_U_n_6,
      O => \brmerge_reg_2257[0]_i_1_n_0\
    );
\brmerge_reg_2257_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \brmerge_reg_2257[0]_i_1_n_0\,
      Q => brmerge_reg_2257,
      R => '0'
    );
\exitcond461_i_reg_2239[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exitcond461_i_fu_659_p2,
      I1 => exitcond461_i_reg_22390,
      I2 => \exitcond461_i_reg_2239_reg_n_0_[0]\,
      O => \exitcond461_i_reg_2239[0]_i_1_n_0\
    );
\exitcond461_i_reg_2239_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \exitcond461_i_reg_2239_reg_n_0_[0]\,
      I1 => exitcond461_i_reg_22390,
      I2 => exitcond461_i_reg_2239_pp0_iter1_reg,
      O => \exitcond461_i_reg_2239_pp0_iter1_reg[0]_i_1_n_0\
    );
\exitcond461_i_reg_2239_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond461_i_reg_2239_pp0_iter1_reg[0]_i_1_n_0\,
      Q => exitcond461_i_reg_2239_pp0_iter1_reg,
      R => '0'
    );
\exitcond461_i_reg_2239_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond461_i_reg_2239[0]_i_1_n_0\,
      Q => \exitcond461_i_reg_2239_reg_n_0_[0]\,
      R => '0'
    );
\i_V_reg_2188[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_553_reg_n_0_[0]\,
      O => i_V_fu_593_p2(0)
    );
\i_V_reg_2188[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_553_reg_n_0_[1]\,
      I1 => \t_V_reg_553_reg_n_0_[0]\,
      O => i_V_fu_593_p2(1)
    );
\i_V_reg_2188[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_553_reg_n_0_[2]\,
      I1 => \t_V_reg_553_reg_n_0_[1]\,
      I2 => \t_V_reg_553_reg_n_0_[0]\,
      O => i_V_fu_593_p2(2)
    );
\i_V_reg_2188[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_reg_553_reg_n_0_[3]\,
      I1 => \t_V_reg_553_reg_n_0_[0]\,
      I2 => \t_V_reg_553_reg_n_0_[1]\,
      I3 => \t_V_reg_553_reg_n_0_[2]\,
      O => i_V_fu_593_p2(3)
    );
\i_V_reg_2188[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \t_V_reg_553_reg_n_0_[2]\,
      I1 => \t_V_reg_553_reg_n_0_[1]\,
      I2 => \t_V_reg_553_reg_n_0_[0]\,
      I3 => \t_V_reg_553_reg_n_0_[3]\,
      I4 => \t_V_reg_553_reg_n_0_[4]\,
      O => i_V_fu_593_p2(4)
    );
\i_V_reg_2188[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_reg_553_reg_n_0_[5]\,
      I1 => \t_V_reg_553_reg_n_0_[2]\,
      I2 => \t_V_reg_553_reg_n_0_[1]\,
      I3 => \t_V_reg_553_reg_n_0_[0]\,
      I4 => \t_V_reg_553_reg_n_0_[3]\,
      I5 => \t_V_reg_553_reg_n_0_[4]\,
      O => i_V_fu_593_p2(5)
    );
\i_V_reg_2188[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_553_reg_n_0_[6]\,
      I1 => \i_V_reg_2188[6]_i_2_n_0\,
      I2 => \t_V_reg_553_reg_n_0_[5]\,
      O => i_V_fu_593_p2(6)
    );
\i_V_reg_2188[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \t_V_reg_553_reg_n_0_[4]\,
      I1 => \t_V_reg_553_reg_n_0_[3]\,
      I2 => \t_V_reg_553_reg_n_0_[0]\,
      I3 => \t_V_reg_553_reg_n_0_[1]\,
      I4 => \t_V_reg_553_reg_n_0_[2]\,
      O => \i_V_reg_2188[6]_i_2_n_0\
    );
\i_V_reg_2188_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_593_p2(0),
      Q => i_V_reg_2188(0),
      R => '0'
    );
\i_V_reg_2188_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_593_p2(1),
      Q => i_V_reg_2188(1),
      R => '0'
    );
\i_V_reg_2188_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_593_p2(2),
      Q => i_V_reg_2188(2),
      R => '0'
    );
\i_V_reg_2188_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_593_p2(3),
      Q => i_V_reg_2188(3),
      R => '0'
    );
\i_V_reg_2188_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_593_p2(4),
      Q => i_V_reg_2188(4),
      R => '0'
    );
\i_V_reg_2188_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_593_p2(5),
      Q => i_V_reg_2188(5),
      R => '0'
    );
\i_V_reg_2188_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_593_p2(6),
      Q => i_V_reg_2188(6),
      R => '0'
    );
\icmp_reg_2202[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_2__2_n_0\,
      O => \icmp_reg_2202[0]_i_1_n_0\
    );
\icmp_reg_2202[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \t_V_reg_553_reg_n_0_[3]\,
      I1 => \t_V_reg_553_reg_n_0_[4]\,
      I2 => \t_V_reg_553_reg_n_0_[2]\,
      I3 => \t_V_reg_553_reg_n_0_[1]\,
      I4 => \t_V_reg_553_reg_n_0_[5]\,
      I5 => \t_V_reg_553_reg_n_0_[6]\,
      O => icmp_fu_621_p2
    );
\icmp_reg_2202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_2202[0]_i_1_n_0\,
      D => icmp_fu_621_p2,
      Q => \icmp_reg_2202_reg_n_0_[0]\,
      R => '0'
    );
k_buf_0_val_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_80
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => k_buf_2_val_5_U_n_1,
      D(7 downto 0) => col_buf_0_val_0_0_fu_844_p3(7 downto 0),
      E(0) => k_buf_0_val_3_ce0,
      Q(7 downto 0) => right_border_buf_0_1_fu_276(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2257 => brmerge_reg_2257,
      p_src_data_stream_V_dout(7 downto 0) => p_src_data_stream_V_dout(7 downto 0),
      \q0_reg[0]\(6 downto 1) => \t_V_2_reg_564_reg__0\(6 downto 1),
      \q0_reg[0]\(0) => \t_V_2_reg_564_reg__0__0\(0),
      \q0_reg[0]_0\(3 downto 0) => k_buf_2_val_5_addr_reg_2322(5 downto 2),
      \q0_reg[0]_1\ => k_buf_2_val_5_U_n_26,
      \q0_reg[7]\(7 downto 0) => \q0_reg[7]_2\(7 downto 0),
      \q0_reg[7]_0\ => k_buf_2_val_3_U_n_16,
      \right_border_buf_0_s_fu_272_reg[7]\(7 downto 0) => right_border_buf_0_s_fu_272(7 downto 0),
      \t_V_2_reg_564_reg[4]\ => k_buf_0_val_3_U_n_16,
      tmp_49_reg_2252(1 downto 0) => tmp_49_reg_2252(1 downto 0)
    );
\k_buf_0_val_3_addr_reg_2270[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \t_V_2_reg_564_reg__0\(6),
      I1 => k_buf_0_val_3_U_n_16,
      I2 => \t_V_2_reg_564_reg__0\(5),
      O => addr0(6)
    );
\k_buf_0_val_3_addr_reg_2270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_22570,
      D => addr0(2),
      Q => k_buf_2_val_5_addr_reg_2322(2),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_2270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_22570,
      D => addr0(3),
      Q => k_buf_2_val_5_addr_reg_2322(3),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_2270_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_22570,
      D => addr0(4),
      Q => k_buf_2_val_5_addr_reg_2322(4),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_2270_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_22570,
      D => addr0(5),
      Q => k_buf_2_val_5_addr_reg_2322(5),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_2270_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_22570,
      D => addr0(6),
      Q => k_buf_2_val_5_addr_reg_2322(6),
      R => '0'
    );
k_buf_0_val_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_81
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => k_buf_2_val_5_U_n_1,
      D(7 downto 0) => col_buf_0_val_1_0_fu_863_p3(7 downto 0),
      E(0) => k_buf_0_val_3_ce0,
      Q(7 downto 0) => right_border_buf_0_3_fu_288(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2257 => brmerge_reg_2257,
      d1(7 downto 0) => d1(7 downto 0),
      \q0_reg[0]\(1 downto 0) => \t_V_2_reg_564_reg__0\(6 downto 5),
      \q0_reg[0]_0\ => k_buf_0_val_3_U_n_16,
      \q0_reg[0]_1\ => k_buf_1_val_4_U_n_19,
      \q0_reg[7]\(7 downto 0) => \q0_reg[7]_3\(7 downto 0),
      \q0_reg[7]_0\ => k_buf_2_val_4_U_n_23,
      \q0_reg[7]_1\(3 downto 0) => k_buf_2_val_5_addr_reg_2322(5 downto 2),
      \right_border_buf_0_2_fu_284_reg[7]\(7 downto 0) => right_border_buf_0_2_fu_284(7 downto 0),
      tmp_49_reg_2252(1 downto 0) => tmp_49_reg_2252(1 downto 0)
    );
k_buf_0_val_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_82
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => k_buf_2_val_5_U_n_1,
      D(7 downto 0) => src_kernel_win_0_va_5_fu_957_p3(7 downto 0),
      E(0) => k_buf_0_val_3_ce0,
      Q(7 downto 0) => right_border_buf_0_5_fu_300(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2257 => brmerge_reg_2257,
      \q0_reg[0]\(1 downto 0) => \t_V_2_reg_564_reg__0\(6 downto 5),
      \q0_reg[0]_0\ => k_buf_0_val_3_U_n_16,
      \q0_reg[0]_1\(3 downto 0) => k_buf_2_val_5_addr_reg_2322(5 downto 2),
      \q0_reg[0]_2\ => k_buf_2_val_5_U_n_26,
      \q0_reg[7]\(7 downto 0) => col_buf_0_val_2_0_fu_882_p3(7 downto 0),
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]_4\(7 downto 0),
      \q0_reg[7]_1\ => k_buf_2_val_3_U_n_16,
      \right_border_buf_0_4_fu_296_reg[7]\(7 downto 0) => right_border_buf_0_4_fu_296(7 downto 0),
      row_assign_8_0_2_t_reg_2232(0) => row_assign_8_0_2_t_reg_2232(1),
      \src_kernel_win_0_va_4_reg_2328_reg[7]\(7 downto 0) => col_buf_0_val_1_0_fu_863_p3(7 downto 0),
      \src_kernel_win_0_va_4_reg_2328_reg[7]_0\(7 downto 0) => col_buf_0_val_0_0_fu_844_p3(7 downto 0),
      tmp_37_reg_2225(1 downto 0) => tmp_37_reg_2225(1 downto 0),
      \tmp_37_reg_2225_reg[1]\(7 downto 0) => src_kernel_win_0_va_4_fu_939_p3(7 downto 0),
      tmp_49_reg_2252(1 downto 0) => tmp_49_reg_2252(1 downto 0),
      tmp_8_reg_2215 => tmp_8_reg_2215
    );
k_buf_1_val_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_83
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => k_buf_2_val_5_U_n_1,
      D(7 downto 0) => col_buf_1_val_0_0_fu_994_p3(7 downto 0),
      E(0) => k_buf_0_val_3_ce0,
      Q(7 downto 0) => right_border_buf_1_1_fu_312(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2257 => brmerge_reg_2257,
      p_src_data_stream_V1_dout(7 downto 0) => p_src_data_stream_V1_dout(7 downto 0),
      \q0_reg[0]\(1 downto 0) => \t_V_2_reg_564_reg__0\(6 downto 5),
      \q0_reg[0]_0\ => k_buf_0_val_3_U_n_16,
      \q0_reg[0]_1\ => k_buf_2_val_5_U_n_26,
      \q0_reg[7]\(7 downto 0) => \q0_reg[7]_0\(7 downto 0),
      \q0_reg[7]_0\ => k_buf_2_val_3_U_n_16,
      \q0_reg[7]_1\(3 downto 0) => k_buf_2_val_5_addr_reg_2322(5 downto 2),
      \right_border_buf_1_s_fu_308_reg[7]\(7 downto 0) => right_border_buf_1_s_fu_308(7 downto 0),
      tmp_49_reg_2252(1 downto 0) => tmp_49_reg_2252(1 downto 0)
    );
k_buf_1_val_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_84
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => k_buf_2_val_5_U_n_1,
      D(7 downto 0) => col_buf_1_val_1_0_fu_1013_p3(7 downto 0),
      E(0) => k_buf_0_val_3_ce0,
      Q(0) => ap_CS_fsm_pp0_stage0,
      \ap_CS_fsm[3]_i_3__0\ => ap_enable_reg_pp0_iter3_reg_n_0,
      \ap_CS_fsm_reg[3]\ => \^filter2d93_u0_p_src_data_stream_v2_read\,
      ap_block_pp0_stage0_subdone2_in => ap_block_pp0_stage0_subdone2_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      brmerge_reg_2257 => brmerge_reg_2257,
      dstc_data_stream_0_s_full_n => dstc_data_stream_0_s_full_n,
      dstc_data_stream_1_s_full_n => dstc_data_stream_1_s_full_n,
      dstc_data_stream_2_s_full_n => dstc_data_stream_2_s_full_n,
      dup_1_data_stream_0_empty_n => dup_1_data_stream_0_empty_n,
      dup_1_data_stream_1_empty_n => dup_1_data_stream_1_empty_n,
      dup_1_data_stream_2_empty_n => dup_1_data_stream_2_empty_n,
      \icmp_reg_2202_reg[0]\ => \^icmp_reg_2202_reg[0]_0\,
      or_cond_i_i_reg_2248 => or_cond_i_i_reg_2248,
      or_cond_i_reg_2288_pp0_iter2_reg => or_cond_i_reg_2288_pp0_iter2_reg,
      \q0_reg[0]\(1 downto 0) => \t_V_2_reg_564_reg__0\(6 downto 5),
      \q0_reg[0]_0\ => k_buf_0_val_3_U_n_16,
      \q0_reg[7]\(7 downto 0) => \q0_reg[7]_1\(7 downto 0),
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]_5\(7 downto 0),
      \q0_reg[7]_1\ => k_buf_2_val_4_U_n_23,
      ram_reg_64_127_7_7 => \exitcond461_i_reg_2239_reg_n_0_[0]\,
      ram_reg_64_127_7_7_0 => \tmp_102_0_1_reg_2211_reg_n_0_[0]\,
      ram_reg_64_127_7_7_1(4 downto 0) => k_buf_2_val_5_addr_reg_2322(6 downto 2),
      \right_border_buf_1_2_fu_320_reg[7]\(7 downto 0) => right_border_buf_1_3_fu_324(7 downto 0),
      \right_border_buf_1_2_fu_320_reg[7]_0\(7 downto 0) => right_border_buf_1_2_fu_320(7 downto 0),
      \right_border_buf_2_s_fu_280_reg[0]\ => \icmp_reg_2202_reg_n_0_[0]\,
      \tmp_102_0_1_reg_2211_reg[0]\ => k_buf_1_val_4_U_n_19,
      tmp_1_reg_2193 => tmp_1_reg_2193,
      tmp_49_reg_2252(1 downto 0) => tmp_49_reg_2252(1 downto 0)
    );
k_buf_1_val_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_85
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => k_buf_2_val_5_U_n_1,
      D(7 downto 0) => src_kernel_win_1_va_5_fu_1107_p3(7 downto 0),
      E(0) => k_buf_0_val_3_ce0,
      Q(7 downto 0) => right_border_buf_1_5_fu_336(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2257 => brmerge_reg_2257,
      \q0_reg[0]\(1 downto 0) => \t_V_2_reg_564_reg__0\(6 downto 5),
      \q0_reg[0]_0\ => k_buf_0_val_3_U_n_16,
      \q0_reg[0]_1\ => k_buf_2_val_5_U_n_26,
      \q0_reg[7]\(7 downto 0) => col_buf_1_val_2_0_fu_1032_p3(7 downto 0),
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]_6\(7 downto 0),
      \q0_reg[7]_1\ => k_buf_2_val_3_U_n_16,
      \q0_reg[7]_2\(3 downto 0) => k_buf_2_val_5_addr_reg_2322(5 downto 2),
      \right_border_buf_1_4_fu_332_reg[7]\(7 downto 0) => right_border_buf_1_4_fu_332(7 downto 0),
      row_assign_8_0_2_t_reg_2232(0) => row_assign_8_0_2_t_reg_2232(1),
      \src_kernel_win_1_va_4_reg_2341_reg[7]\(7 downto 0) => col_buf_1_val_1_0_fu_1013_p3(7 downto 0),
      \src_kernel_win_1_va_4_reg_2341_reg[7]_0\(7 downto 0) => col_buf_1_val_0_0_fu_994_p3(7 downto 0),
      tmp_37_reg_2225(1 downto 0) => tmp_37_reg_2225(1 downto 0),
      \tmp_37_reg_2225_reg[1]\(7 downto 0) => src_kernel_win_1_va_4_fu_1089_p3(7 downto 0),
      tmp_49_reg_2252(1 downto 0) => tmp_49_reg_2252(1 downto 0),
      tmp_8_reg_2215 => tmp_8_reg_2215
    );
k_buf_2_val_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_86
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => k_buf_2_val_5_U_n_1,
      D(7 downto 0) => col_buf_2_val_0_0_fu_1135_p3(7 downto 0),
      E(0) => k_buf_0_val_3_ce0,
      Q(7 downto 0) => right_border_buf_2_4_fu_328(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2257 => brmerge_reg_2257,
      or_cond_i_i_reg_2248 => or_cond_i_i_reg_2248,
      p_src_data_stream_V2_dout(7 downto 0) => p_src_data_stream_V2_dout(7 downto 0),
      q0(7 downto 0) => q0(7 downto 0),
      \q0_reg[0]\(1 downto 0) => \t_V_2_reg_564_reg__0\(6 downto 5),
      \q0_reg[0]_0\ => k_buf_0_val_3_U_n_16,
      \q0_reg[7]\ => k_buf_2_val_5_U_n_26,
      ram_reg_0_63_0_2 => \tmp_9_reg_2207_reg_n_0_[0]\,
      ram_reg_0_63_0_2_0 => \^icmp_reg_2202_reg[0]_0\,
      ram_reg_0_63_0_2_1 => \exitcond461_i_reg_2239_reg_n_0_[0]\,
      ram_reg_0_63_0_2_2 => \^filter2d93_u0_p_src_data_stream_v2_read\,
      ram_reg_0_63_0_2_3(4 downto 0) => k_buf_2_val_5_addr_reg_2322(6 downto 2),
      \right_border_buf_2_5_fu_340_reg[7]\(7 downto 0) => right_border_buf_2_5_fu_340(7 downto 0),
      tmp_49_reg_2252(1 downto 0) => tmp_49_reg_2252(1 downto 0),
      \tmp_9_reg_2207_reg[0]\ => k_buf_2_val_3_U_n_16
    );
k_buf_2_val_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_87
     port map (
      ADDRA(4 downto 0) => addr0(5 downto 1),
      D(7 downto 0) => col_buf_2_val_1_0_fu_1154_p3(7 downto 0),
      E(0) => k_buf_0_val_3_ce0,
      Q(6 downto 1) => \t_V_2_reg_564_reg__0\(6 downto 1),
      Q(0) => \t_V_2_reg_564_reg__0__0\(0),
      ap_clk => ap_clk,
      brmerge_reg_2257 => brmerge_reg_2257,
      or_cond_i_i_reg_2248 => or_cond_i_i_reg_2248,
      \q0_reg[0]\ => k_buf_0_val_3_U_n_16,
      \q0_reg[7]\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]_7\(7 downto 0),
      \q0_reg[7]_1\(0) => k_buf_2_val_5_U_n_1,
      \q0_reg[7]_2\ => k_buf_1_val_4_U_n_19,
      ram_reg_0_63_0_2 => \tmp_102_0_1_reg_2211_reg_n_0_[0]\,
      ram_reg_0_63_0_2_0 => \^icmp_reg_2202_reg[0]_0\,
      ram_reg_0_63_0_2_1 => \exitcond461_i_reg_2239_reg_n_0_[0]\,
      ram_reg_0_63_0_2_2 => \^filter2d93_u0_p_src_data_stream_v2_read\,
      ram_reg_0_63_0_2_3(4 downto 0) => k_buf_2_val_5_addr_reg_2322(6 downto 2),
      \right_border_buf_2_3_fu_316_reg[7]\(7 downto 0) => right_border_buf_2_2_fu_304(7 downto 0),
      \right_border_buf_2_3_fu_316_reg[7]_0\(7 downto 0) => right_border_buf_2_3_fu_316(7 downto 0),
      \t_V_2_reg_564_reg[3]\ => k_buf_2_val_4_U_n_5,
      \t_V_2_reg_564_reg[5]\ => k_buf_2_val_4_U_n_6,
      \tmp_102_0_1_reg_2211_reg[0]\ => k_buf_2_val_4_U_n_23,
      tmp_49_reg_2252(1 downto 0) => tmp_49_reg_2252(1 downto 0)
    );
k_buf_2_val_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_88
     port map (
      ADDRA(4 downto 0) => addr0(5 downto 1),
      D(7 downto 0) => src_kernel_win_2_va_7_fu_1239_p3(7 downto 0),
      E(0) => k_buf_0_val_3_ce0,
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_block_pp0_stage0_subdone2_in => ap_block_pp0_stage0_subdone2_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      brmerge_reg_2257 => brmerge_reg_2257,
      or_cond_i_i_reg_2248 => or_cond_i_i_reg_2248,
      \q0_reg[0]\(2 downto 1) => \t_V_2_reg_564_reg__0\(6 downto 5),
      \q0_reg[0]\(0) => \t_V_2_reg_564_reg__0__0\(0),
      \q0_reg[0]_0\ => k_buf_0_val_3_U_n_16,
      \q0_reg[7]\(7 downto 0) => col_buf_2_val_2_0_fu_1173_p3(7 downto 0),
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]_8\(7 downto 0),
      \q0_reg[7]_1\ => k_buf_2_val_3_U_n_16,
      ram_reg_64_127_7_7 => \tmp_9_reg_2207_reg_n_0_[0]\,
      ram_reg_64_127_7_7_0 => \^icmp_reg_2202_reg[0]_0\,
      ram_reg_64_127_7_7_1 => \exitcond461_i_reg_2239_reg_n_0_[0]\,
      ram_reg_64_127_7_7_2 => \^filter2d93_u0_p_src_data_stream_v2_read\,
      ram_reg_64_127_7_7_3(4 downto 0) => k_buf_2_val_5_addr_reg_2322(6 downto 2),
      \right_border_buf_2_1_fu_292_reg[7]\(7 downto 0) => right_border_buf_2_s_fu_280(7 downto 0),
      \right_border_buf_2_1_fu_292_reg[7]_0\(7 downto 0) => right_border_buf_2_1_fu_292(7 downto 0),
      row_assign_8_0_2_t_reg_2232(0) => row_assign_8_0_2_t_reg_2232(1),
      \src_kernel_win_2_va_6_reg_2354_reg[7]\(7 downto 0) => col_buf_2_val_1_0_fu_1154_p3(7 downto 0),
      \src_kernel_win_2_va_6_reg_2354_reg[7]_0\(7 downto 0) => col_buf_2_val_0_0_fu_1135_p3(7 downto 0),
      \t_V_2_reg_564_reg[0]\(0) => k_buf_2_val_5_U_n_1,
      tmp_37_reg_2225(1 downto 0) => tmp_37_reg_2225(1 downto 0),
      \tmp_37_reg_2225_reg[1]\(7 downto 0) => src_kernel_win_2_va_6_fu_1221_p3(7 downto 0),
      tmp_49_reg_2252(1 downto 0) => tmp_49_reg_2252(1 downto 0),
      tmp_8_reg_2215 => tmp_8_reg_2215,
      \tmp_9_reg_2207_reg[0]\ => k_buf_2_val_5_U_n_26
    );
\mOutPtr[1]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone2_in,
      I1 => ap_enable_reg_pp0_iter3_reg_n_0,
      I2 => or_cond_i_reg_2288_pp0_iter2_reg,
      I3 => dstc_data_stream_0_s_full_n,
      O => ap_enable_reg_pp0_iter3_reg_0
    );
\mOutPtr[1]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone2_in,
      I1 => ap_enable_reg_pp0_iter3_reg_n_0,
      I2 => or_cond_i_reg_2288_pp0_iter2_reg,
      I3 => dstc_data_stream_1_s_full_n,
      O => ap_enable_reg_pp0_iter3_reg_1
    );
\mOutPtr[1]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone2_in,
      I1 => ap_enable_reg_pp0_iter3_reg_n_0,
      I2 => or_cond_i_reg_2288_pp0_iter2_reg,
      I3 => dstc_data_stream_2_s_full_n,
      O => ap_enable_reg_pp0_iter3_reg_2
    );
\not_i_i1_reg_2414[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_Val2_3_fu_1572_p2(10),
      I1 => \p_Val2_3_fu_1572_p2__0\(9),
      I2 => \p_Val2_3_fu_1572_p2__0\(8),
      O => not_i_i1_fu_1602_p2
    );
\not_i_i1_reg_2414_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => not_i_i1_fu_1602_p2,
      Q => not_i_i1_reg_2414,
      R => '0'
    );
\not_i_i2_reg_2440[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_Val2_6_fu_1753_p2(10),
      I1 => \p_Val2_6_fu_1753_p2__0\(9),
      I2 => \p_Val2_6_fu_1753_p2__0\(8),
      O => not_i_i2_fu_1783_p2
    );
\not_i_i2_reg_2440_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => not_i_i2_fu_1783_p2,
      Q => not_i_i2_reg_2440,
      R => '0'
    );
\not_i_i_reg_2388[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_Val2_s_fu_1391_p2(10),
      I1 => \p_Val2_s_fu_1391_p2__0\(9),
      I2 => \p_Val2_s_fu_1391_p2__0\(8),
      O => not_i_i_fu_1421_p2
    );
\not_i_i_reg_2388_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => not_i_i_fu_1421_p2,
      Q => not_i_i_reg_2388,
      R => '0'
    );
\or_cond_i_i_reg_2248[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155FFFFFFFFFFFE"
    )
        port map (
      I0 => k_buf_2_val_4_U_n_5,
      I1 => \t_V_2_reg_564_reg__0__0\(0),
      I2 => \t_V_2_reg_564_reg__0\(1),
      I3 => \t_V_2_reg_564_reg__0\(2),
      I4 => \t_V_2_reg_564_reg__0\(6),
      I5 => \t_V_2_reg_564_reg__0\(5),
      O => p_1_in
    );
\or_cond_i_i_reg_2248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_22570,
      D => p_1_in,
      Q => or_cond_i_i_reg_2248,
      R => '0'
    );
\or_cond_i_reg_2288[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone2_in,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond461_i_fu_659_p2,
      O => brmerge_reg_22570
    );
\or_cond_i_reg_2288[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \icmp_reg_2202_reg_n_0_[0]\,
      I1 => \t_V_2_reg_564_reg__0\(1),
      I2 => \t_V_2_reg_564_reg__0\(2),
      I3 => k_buf_2_val_4_U_n_5,
      I4 => \t_V_2_reg_564_reg__0\(6),
      I5 => \t_V_2_reg_564_reg__0\(5),
      O => or_cond_i_fu_795_p2
    );
\or_cond_i_reg_2288[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \t_V_2_reg_564_reg__0\(5),
      I1 => \t_V_2_reg_564_reg__0\(6),
      I2 => \t_V_2_reg_564_reg__0\(2),
      I3 => k_buf_2_val_4_U_n_5,
      I4 => \t_V_2_reg_564_reg__0__0\(0),
      I5 => \t_V_2_reg_564_reg__0\(1),
      O => exitcond461_i_fu_659_p2
    );
\or_cond_i_reg_2288_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => or_cond_i_reg_2288,
      I1 => exitcond461_i_reg_22390,
      I2 => or_cond_i_reg_2288_pp0_iter1_reg,
      O => \or_cond_i_reg_2288_pp0_iter1_reg[0]_i_1_n_0\
    );
\or_cond_i_reg_2288_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \or_cond_i_reg_2288_pp0_iter1_reg[0]_i_1_n_0\,
      Q => or_cond_i_reg_2288_pp0_iter1_reg,
      R => '0'
    );
\or_cond_i_reg_2288_pp0_iter2_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => or_cond_i_reg_2288_pp0_iter1_reg,
      I1 => ap_block_pp0_stage0_subdone2_in,
      I2 => or_cond_i_reg_2288_pp0_iter2_reg,
      O => \or_cond_i_reg_2288_pp0_iter2_reg[0]_i_1_n_0\
    );
\or_cond_i_reg_2288_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \or_cond_i_reg_2288_pp0_iter2_reg[0]_i_1_n_0\,
      Q => or_cond_i_reg_2288_pp0_iter2_reg,
      R => '0'
    );
\or_cond_i_reg_2288_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_22570,
      D => or_cond_i_fu_795_p2,
      Q => or_cond_i_reg_2288,
      R => '0'
    );
\p_Result_1_reg_2403[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp29_fu_1562_p2(5),
      I1 => \tmp_65_reg_2393[5]_i_1_n_0\,
      I2 => \p_0_in3_in__0\(5),
      O => \p_Result_1_reg_2403[0]_i_10_n_0\
    );
\p_Result_1_reg_2403[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E8E8E8E8E8E8EE8"
    )
        port map (
      I0 => \p_0_in3_in__0\(4),
      I1 => tmp29_fu_1562_p2(4),
      I2 => p_shl1_cast_fu_1521_p1(4),
      I3 => p_shl1_cast_fu_1521_p1(2),
      I4 => p_shl1_cast_fu_1521_p1(1),
      I5 => p_shl1_cast_fu_1521_p1(3),
      O => \p_Result_1_reg_2403[0]_i_11_n_0\
    );
\p_Result_1_reg_2403[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE2228"
    )
        port map (
      I0 => tmp29_fu_1562_p2(3),
      I1 => p_shl1_cast_fu_1521_p1(3),
      I2 => p_shl1_cast_fu_1521_p1(1),
      I3 => p_shl1_cast_fu_1521_p1(2),
      I4 => \p_0_in3_in__0\(3),
      O => \p_Result_1_reg_2403[0]_i_12_n_0\
    );
\p_Result_1_reg_2403[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \tmp_65_reg_2393[7]_i_2_n_0\,
      I1 => p_shl1_cast_fu_1521_p1(7),
      I2 => \p_0_in3_in__0\(7),
      I3 => tmp29_fu_1562_p2(7),
      I4 => \p_Result_1_reg_2403[0]_i_9_n_0\,
      O => \p_Result_1_reg_2403[0]_i_13_n_0\
    );
\p_Result_1_reg_2403[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_0_in3_in__0\(6),
      I1 => tmp29_fu_1562_p2(6),
      I2 => \tmp_65_reg_2393[6]_i_1_n_0\,
      I3 => \p_Result_1_reg_2403[0]_i_10_n_0\,
      O => \p_Result_1_reg_2403[0]_i_14_n_0\
    );
\p_Result_1_reg_2403[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp29_fu_1562_p2(5),
      I1 => \tmp_65_reg_2393[5]_i_1_n_0\,
      I2 => \p_0_in3_in__0\(5),
      I3 => \p_Result_1_reg_2403[0]_i_11_n_0\,
      O => \p_Result_1_reg_2403[0]_i_15_n_0\
    );
\p_Result_1_reg_2403[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_Result_1_reg_2403[0]_i_12_n_0\,
      I1 => tmp29_fu_1562_p2(4),
      I2 => \tmp_65_reg_2393[4]_i_1_n_0\,
      I3 => \p_0_in3_in__0\(4),
      O => \p_Result_1_reg_2403[0]_i_16_n_0\
    );
\p_Result_1_reg_2403[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE28"
    )
        port map (
      I0 => tmp29_fu_1562_p2(2),
      I1 => p_shl1_cast_fu_1521_p1(2),
      I2 => p_shl1_cast_fu_1521_p1(1),
      I3 => \p_0_in3_in__0\(2),
      O => \p_Result_1_reg_2403[0]_i_21_n_0\
    );
\p_Result_1_reg_2403[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_0_in3_in__0\(2),
      I1 => p_shl1_cast_fu_1521_p1(1),
      I2 => p_shl1_cast_fu_1521_p1(2),
      I3 => tmp29_fu_1562_p2(2),
      O => \p_Result_1_reg_2403[0]_i_22_n_0\
    );
\p_Result_1_reg_2403[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966969696996"
    )
        port map (
      I0 => \p_Result_1_reg_2403[0]_i_21_n_0\,
      I1 => tmp29_fu_1562_p2(3),
      I2 => p_shl1_cast_fu_1521_p1(3),
      I3 => p_shl1_cast_fu_1521_p1(1),
      I4 => p_shl1_cast_fu_1521_p1(2),
      I5 => \p_0_in3_in__0\(3),
      O => \p_Result_1_reg_2403[0]_i_24_n_0\
    );
\p_Result_1_reg_2403[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99666996"
    )
        port map (
      I0 => tmp29_fu_1562_p2(2),
      I1 => p_shl1_cast_fu_1521_p1(2),
      I2 => p_shl1_cast_fu_1521_p1(1),
      I3 => \p_0_in3_in__0\(2),
      I4 => tmp29_fu_1562_p2(1),
      O => \p_Result_1_reg_2403[0]_i_25_n_0\
    );
\p_Result_1_reg_2403[0]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_shl1_cast_fu_1521_p1(1),
      I1 => tmp29_fu_1562_p2(1),
      I2 => \p_0_in3_in__0\(1),
      O => \p_Result_1_reg_2403[0]_i_26_n_0\
    );
\p_Result_1_reg_2403[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_0_in3_in__0\(0),
      I1 => tmp29_fu_1562_p2(0),
      O => \p_Result_1_reg_2403[0]_i_27_n_0\
    );
\p_Result_1_reg_2403[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => src_kernel_win_1_va_1_fu_244(5),
      I1 => src_kernel_win_1_va_1_fu_244(6),
      I2 => src_kernel_win_1_va_1_fu_244(7),
      I3 => \p_Result_1_reg_2403[0]_i_61_n_0\,
      O => \p_Result_1_reg_2403[0]_i_29_n_0\
    );
\p_Result_1_reg_2403[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1E1E00"
    )
        port map (
      I0 => p_shl1_cast_fu_1521_p1(7),
      I1 => \tmp_65_reg_2393[7]_i_2_n_0\,
      I2 => \src_kernel_win_1_va_fu_240_reg_n_0_[7]\,
      I3 => tmp29_fu_1562_p2(8),
      I4 => \p_0_in3_in__0\(8),
      O => \p_Result_1_reg_2403[0]_i_3_n_0\
    );
\p_Result_1_reg_2403[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => \p_Result_1_reg_2403[0]_i_29_n_0\,
      I1 => \tmp_66_reg_2398[7]_i_2_n_0\,
      I2 => src_kernel_win_1_va_4_reg_2341(6),
      I3 => src_kernel_win_1_va_4_reg_2341(7),
      O => \p_Result_1_reg_2403[0]_i_30_n_0\
    );
\p_Result_1_reg_2403[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => src_kernel_win_1_va_3_fu_252(7),
      I1 => tmp_144_1_0_cast_fu_1451_p1(7),
      I2 => src_kernel_win_1_va_5_reg_2347(7),
      I3 => tmp_144_1_0_cast_fu_1451_p1(8),
      O => \p_Result_1_reg_2403[0]_i_31_n_0\
    );
\p_Result_1_reg_2403[0]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => src_kernel_win_1_va_3_fu_252(6),
      I1 => tmp_144_1_0_cast_fu_1451_p1(6),
      I2 => src_kernel_win_1_va_5_reg_2347(6),
      O => \p_Result_1_reg_2403[0]_i_32_n_0\
    );
\p_Result_1_reg_2403[0]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => src_kernel_win_1_va_3_fu_252(5),
      I1 => tmp_144_1_0_cast_fu_1451_p1(5),
      I2 => src_kernel_win_1_va_5_reg_2347(5),
      O => \p_Result_1_reg_2403[0]_i_33_n_0\
    );
\p_Result_1_reg_2403[0]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => src_kernel_win_1_va_3_fu_252(4),
      I1 => tmp_144_1_0_cast_fu_1451_p1(4),
      I2 => src_kernel_win_1_va_5_reg_2347(4),
      O => \p_Result_1_reg_2403[0]_i_34_n_0\
    );
\p_Result_1_reg_2403[0]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => src_kernel_win_1_va_3_fu_252(3),
      I1 => tmp_144_1_0_cast_fu_1451_p1(3),
      I2 => src_kernel_win_1_va_5_reg_2347(3),
      O => \p_Result_1_reg_2403[0]_i_35_n_0\
    );
\p_Result_1_reg_2403[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_Result_1_reg_2403[0]_i_32_n_0\,
      I1 => src_kernel_win_1_va_5_reg_2347(7),
      I2 => src_kernel_win_1_va_3_fu_252(7),
      I3 => tmp_144_1_0_cast_fu_1451_p1(7),
      O => \p_Result_1_reg_2403[0]_i_36_n_0\
    );
\p_Result_1_reg_2403[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => src_kernel_win_1_va_3_fu_252(6),
      I1 => tmp_144_1_0_cast_fu_1451_p1(6),
      I2 => src_kernel_win_1_va_5_reg_2347(6),
      I3 => \p_Result_1_reg_2403[0]_i_33_n_0\,
      O => \p_Result_1_reg_2403[0]_i_37_n_0\
    );
\p_Result_1_reg_2403[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => src_kernel_win_1_va_3_fu_252(5),
      I1 => tmp_144_1_0_cast_fu_1451_p1(5),
      I2 => src_kernel_win_1_va_5_reg_2347(5),
      I3 => \p_Result_1_reg_2403[0]_i_34_n_0\,
      O => \p_Result_1_reg_2403[0]_i_38_n_0\
    );
\p_Result_1_reg_2403[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => src_kernel_win_1_va_3_fu_252(4),
      I1 => tmp_144_1_0_cast_fu_1451_p1(4),
      I2 => src_kernel_win_1_va_5_reg_2347(4),
      I3 => \p_Result_1_reg_2403[0]_i_35_n_0\,
      O => \p_Result_1_reg_2403[0]_i_39_n_0\
    );
\p_Result_1_reg_2403[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => \tmp_65_reg_2393[7]_i_2_n_0\,
      I1 => p_shl1_cast_fu_1521_p1(7),
      I2 => \p_0_in3_in__0\(7),
      I3 => tmp29_fu_1562_p2(7),
      O => \p_Result_1_reg_2403[0]_i_4_n_0\
    );
\p_Result_1_reg_2403[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FD"
    )
        port map (
      I0 => \p_Result_1_reg_2403[0]_i_61_n_0\,
      I1 => src_kernel_win_1_va_1_fu_244(5),
      I2 => src_kernel_win_1_va_1_fu_244(6),
      I3 => src_kernel_win_1_va_1_fu_244(7),
      O => \p_Result_1_reg_2403[0]_i_40_n_0\
    );
\p_Result_1_reg_2403[0]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => src_kernel_win_1_va_1_fu_244(5),
      I1 => \p_Result_1_reg_2403[0]_i_61_n_0\,
      I2 => src_kernel_win_1_va_1_fu_244(6),
      O => \p_Result_1_reg_2403[0]_i_41_n_0\
    );
\p_Result_1_reg_2403[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => src_kernel_win_1_va_1_fu_244(4),
      I1 => src_kernel_win_1_va_1_fu_244(2),
      I2 => src_kernel_win_1_va_1_fu_244(0),
      I3 => src_kernel_win_1_va_1_fu_244(1),
      I4 => src_kernel_win_1_va_1_fu_244(3),
      I5 => src_kernel_win_1_va_1_fu_244(5),
      O => \p_Result_1_reg_2403[0]_i_42_n_0\
    );
\p_Result_1_reg_2403[0]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => src_kernel_win_1_va_1_fu_244(3),
      I1 => src_kernel_win_1_va_1_fu_244(1),
      I2 => src_kernel_win_1_va_1_fu_244(0),
      I3 => src_kernel_win_1_va_1_fu_244(2),
      I4 => src_kernel_win_1_va_1_fu_244(4),
      O => \p_Result_1_reg_2403[0]_i_43_n_0\
    );
\p_Result_1_reg_2403[0]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9AA5655"
    )
        port map (
      I0 => src_kernel_win_1_va_1_fu_244(7),
      I1 => src_kernel_win_1_va_1_fu_244(6),
      I2 => src_kernel_win_1_va_1_fu_244(5),
      I3 => \p_Result_1_reg_2403[0]_i_61_n_0\,
      I4 => \tmp_66_reg_2398[7]_i_1_n_0\,
      O => \p_Result_1_reg_2403[0]_i_44_n_0\
    );
\p_Result_1_reg_2403[0]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => src_kernel_win_1_va_1_fu_244(6),
      I1 => \p_Result_1_reg_2403[0]_i_61_n_0\,
      I2 => src_kernel_win_1_va_1_fu_244(5),
      I3 => src_kernel_win_1_va_4_reg_2341(6),
      I4 => \tmp_66_reg_2398[7]_i_2_n_0\,
      O => \p_Result_1_reg_2403[0]_i_45_n_0\
    );
\p_Result_1_reg_2403[0]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_1_va_1_fu_244(5),
      I1 => \p_Result_1_reg_2403[0]_i_61_n_0\,
      I2 => \tmp_66_reg_2398[5]_i_1_n_0\,
      O => \p_Result_1_reg_2403[0]_i_46_n_0\
    );
\p_Result_1_reg_2403[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555556"
    )
        port map (
      I0 => src_kernel_win_1_va_1_fu_244(4),
      I1 => src_kernel_win_1_va_1_fu_244(2),
      I2 => src_kernel_win_1_va_1_fu_244(0),
      I3 => src_kernel_win_1_va_1_fu_244(1),
      I4 => src_kernel_win_1_va_1_fu_244(3),
      I5 => \tmp_66_reg_2398[4]_i_1_n_0\,
      O => \p_Result_1_reg_2403[0]_i_47_n_0\
    );
\p_Result_1_reg_2403[0]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => src_kernel_win_1_va_3_fu_252(2),
      I1 => tmp_144_1_0_cast_fu_1451_p1(2),
      I2 => src_kernel_win_1_va_5_reg_2347(2),
      O => \p_Result_1_reg_2403[0]_i_48_n_0\
    );
\p_Result_1_reg_2403[0]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_144_1_0_cast_fu_1451_p1(2),
      I1 => src_kernel_win_1_va_3_fu_252(2),
      I2 => src_kernel_win_1_va_5_reg_2347(2),
      O => \p_Result_1_reg_2403[0]_i_49_n_0\
    );
\p_Result_1_reg_2403[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777771"
    )
        port map (
      I0 => \p_Result_1_reg_2403_reg[0]_i_17_n_2\,
      I1 => \p_Result_1_reg_2403_reg[0]_i_18_n_2\,
      I2 => p_shl1_cast_fu_1521_p1(7),
      I3 => \tmp_65_reg_2393[7]_i_2_n_0\,
      I4 => \src_kernel_win_1_va_fu_240_reg_n_0_[7]\,
      O => \p_Result_1_reg_2403[0]_i_5_n_0\
    );
\p_Result_1_reg_2403[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => src_kernel_win_1_va_3_fu_252(3),
      I1 => tmp_144_1_0_cast_fu_1451_p1(3),
      I2 => src_kernel_win_1_va_5_reg_2347(3),
      I3 => \p_Result_1_reg_2403[0]_i_48_n_0\,
      O => \p_Result_1_reg_2403[0]_i_50_n_0\
    );
\p_Result_1_reg_2403[0]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => src_kernel_win_1_va_3_fu_252(2),
      I1 => tmp_144_1_0_cast_fu_1451_p1(2),
      I2 => src_kernel_win_1_va_5_reg_2347(2),
      I3 => src_kernel_win_1_va_3_fu_252(1),
      I4 => src_kernel_win_1_va_5_reg_2347(1),
      O => \p_Result_1_reg_2403[0]_i_51_n_0\
    );
\p_Result_1_reg_2403[0]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_kernel_win_1_va_3_fu_252(1),
      I1 => src_kernel_win_1_va_5_reg_2347(1),
      I2 => tmp_144_1_0_cast_fu_1451_p1(1),
      O => \p_Result_1_reg_2403[0]_i_52_n_0\
    );
\p_Result_1_reg_2403[0]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_1_va_5_reg_2347(0),
      I1 => src_kernel_win_1_va_3_fu_252(0),
      O => \p_Result_1_reg_2403[0]_i_53_n_0\
    );
\p_Result_1_reg_2403[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => src_kernel_win_1_va_1_fu_244(2),
      I1 => src_kernel_win_1_va_1_fu_244(0),
      I2 => src_kernel_win_1_va_1_fu_244(1),
      I3 => src_kernel_win_1_va_1_fu_244(3),
      O => \p_Result_1_reg_2403[0]_i_54_n_0\
    );
\p_Result_1_reg_2403[0]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => src_kernel_win_1_va_1_fu_244(1),
      I1 => src_kernel_win_1_va_1_fu_244(0),
      I2 => src_kernel_win_1_va_1_fu_244(2),
      O => \p_Result_1_reg_2403[0]_i_55_n_0\
    );
\p_Result_1_reg_2403[0]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_1_va_1_fu_244(0),
      I1 => src_kernel_win_1_va_1_fu_244(1),
      O => \p_Result_1_reg_2403[0]_i_56_n_0\
    );
\p_Result_1_reg_2403[0]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => src_kernel_win_1_va_1_fu_244(3),
      I1 => src_kernel_win_1_va_1_fu_244(1),
      I2 => src_kernel_win_1_va_1_fu_244(0),
      I3 => src_kernel_win_1_va_1_fu_244(2),
      I4 => \tmp_66_reg_2398[3]_i_1_n_0\,
      O => \p_Result_1_reg_2403[0]_i_57_n_0\
    );
\p_Result_1_reg_2403[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A956A956A9A956"
    )
        port map (
      I0 => src_kernel_win_1_va_1_fu_244(2),
      I1 => src_kernel_win_1_va_1_fu_244(0),
      I2 => src_kernel_win_1_va_1_fu_244(1),
      I3 => src_kernel_win_1_va_4_reg_2341(2),
      I4 => src_kernel_win_1_va_4_reg_2341(0),
      I5 => src_kernel_win_1_va_4_reg_2341(1),
      O => \p_Result_1_reg_2403[0]_i_58_n_0\
    );
\p_Result_1_reg_2403[0]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => src_kernel_win_1_va_1_fu_244(1),
      I1 => src_kernel_win_1_va_1_fu_244(0),
      I2 => src_kernel_win_1_va_4_reg_2341(1),
      I3 => src_kernel_win_1_va_4_reg_2341(0),
      O => \p_Result_1_reg_2403[0]_i_59_n_0\
    );
\p_Result_1_reg_2403[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999666666669"
    )
        port map (
      I0 => \p_Result_1_reg_2403[0]_i_3_n_0\,
      I1 => \p_Result_1_reg_2403_reg[0]_i_17_n_2\,
      I2 => \src_kernel_win_1_va_fu_240_reg_n_0_[7]\,
      I3 => \tmp_65_reg_2393[7]_i_2_n_0\,
      I4 => p_shl1_cast_fu_1521_p1(7),
      I5 => \p_Result_1_reg_2403_reg[0]_i_18_n_2\,
      O => \p_Result_1_reg_2403[0]_i_6_n_0\
    );
\p_Result_1_reg_2403[0]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_1_va_1_fu_244(0),
      I1 => src_kernel_win_1_va_4_reg_2341(0),
      O => \p_Result_1_reg_2403[0]_i_60_n_0\
    );
\p_Result_1_reg_2403[0]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => src_kernel_win_1_va_1_fu_244(3),
      I1 => src_kernel_win_1_va_1_fu_244(1),
      I2 => src_kernel_win_1_va_1_fu_244(0),
      I3 => src_kernel_win_1_va_1_fu_244(2),
      I4 => src_kernel_win_1_va_1_fu_244(4),
      O => \p_Result_1_reg_2403[0]_i_61_n_0\
    );
\p_Result_1_reg_2403[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE11EE1E11E"
    )
        port map (
      I0 => p_shl1_cast_fu_1521_p1(7),
      I1 => \tmp_65_reg_2393[7]_i_2_n_0\,
      I2 => \src_kernel_win_1_va_fu_240_reg_n_0_[7]\,
      I3 => \p_Result_1_reg_2403[0]_i_4_n_0\,
      I4 => tmp29_fu_1562_p2(8),
      I5 => \p_0_in3_in__0\(8),
      O => \p_Result_1_reg_2403[0]_i_7_n_0\
    );
\p_Result_1_reg_2403[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_0_in3_in__0\(6),
      I1 => tmp29_fu_1562_p2(6),
      I2 => \tmp_65_reg_2393[6]_i_1_n_0\,
      O => \p_Result_1_reg_2403[0]_i_9_n_0\
    );
\p_Result_1_reg_2403_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => p_Val2_3_fu_1572_p2(10),
      Q => p_Result_1_reg_2403,
      R => '0'
    );
\p_Result_1_reg_2403_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_1_reg_2403_reg[0]_i_2_n_0\,
      CO(3 downto 2) => \NLW_p_Result_1_reg_2403_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Result_1_reg_2403_reg[0]_i_1_n_2\,
      CO(0) => \p_Result_1_reg_2403_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \p_Result_1_reg_2403[0]_i_3_n_0\,
      DI(0) => \p_Result_1_reg_2403[0]_i_4_n_0\,
      O(3) => \NLW_p_Result_1_reg_2403_reg[0]_i_1_O_UNCONNECTED\(3),
      O(2) => p_Val2_3_fu_1572_p2(10),
      O(1 downto 0) => \p_Val2_3_fu_1572_p2__0\(9 downto 8),
      S(3) => '0',
      S(2) => \p_Result_1_reg_2403[0]_i_5_n_0\,
      S(1) => \p_Result_1_reg_2403[0]_i_6_n_0\,
      S(0) => \p_Result_1_reg_2403[0]_i_7_n_0\
    );
\p_Result_1_reg_2403_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_1_reg_2403_reg[0]_i_20_n_0\,
      CO(3 downto 2) => \NLW_p_Result_1_reg_2403_reg[0]_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Result_1_reg_2403_reg[0]_i_17_n_2\,
      CO(0) => \NLW_p_Result_1_reg_2403_reg[0]_i_17_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_Result_1_reg_2403[0]_i_29_n_0\,
      O(3 downto 1) => \NLW_p_Result_1_reg_2403_reg[0]_i_17_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp29_fu_1562_p2(8),
      S(3 downto 1) => B"001",
      S(0) => \p_Result_1_reg_2403[0]_i_30_n_0\
    );
\p_Result_1_reg_2403_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_1_reg_2403_reg[0]_i_19_n_0\,
      CO(3 downto 2) => \NLW_p_Result_1_reg_2403_reg[0]_i_18_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Result_1_reg_2403_reg[0]_i_18_n_2\,
      CO(0) => \NLW_p_Result_1_reg_2403_reg[0]_i_18_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_144_1_0_cast_fu_1451_p1(8),
      O(3 downto 1) => \NLW_p_Result_1_reg_2403_reg[0]_i_18_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_0_in3_in__0\(8),
      S(3 downto 1) => B"001",
      S(0) => \p_Result_1_reg_2403[0]_i_31_n_0\
    );
\p_Result_1_reg_2403_reg[0]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_1_reg_2403_reg[0]_i_23_n_0\,
      CO(3) => \p_Result_1_reg_2403_reg[0]_i_19_n_0\,
      CO(2) => \p_Result_1_reg_2403_reg[0]_i_19_n_1\,
      CO(1) => \p_Result_1_reg_2403_reg[0]_i_19_n_2\,
      CO(0) => \p_Result_1_reg_2403_reg[0]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \p_Result_1_reg_2403[0]_i_32_n_0\,
      DI(2) => \p_Result_1_reg_2403[0]_i_33_n_0\,
      DI(1) => \p_Result_1_reg_2403[0]_i_34_n_0\,
      DI(0) => \p_Result_1_reg_2403[0]_i_35_n_0\,
      O(3 downto 0) => \p_0_in3_in__0\(7 downto 4),
      S(3) => \p_Result_1_reg_2403[0]_i_36_n_0\,
      S(2) => \p_Result_1_reg_2403[0]_i_37_n_0\,
      S(1) => \p_Result_1_reg_2403[0]_i_38_n_0\,
      S(0) => \p_Result_1_reg_2403[0]_i_39_n_0\
    );
\p_Result_1_reg_2403_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_1_reg_2403_reg[0]_i_8_n_0\,
      CO(3) => \p_Result_1_reg_2403_reg[0]_i_2_n_0\,
      CO(2) => \p_Result_1_reg_2403_reg[0]_i_2_n_1\,
      CO(1) => \p_Result_1_reg_2403_reg[0]_i_2_n_2\,
      CO(0) => \p_Result_1_reg_2403_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \p_Result_1_reg_2403[0]_i_9_n_0\,
      DI(2) => \p_Result_1_reg_2403[0]_i_10_n_0\,
      DI(1) => \p_Result_1_reg_2403[0]_i_11_n_0\,
      DI(0) => \p_Result_1_reg_2403[0]_i_12_n_0\,
      O(3 downto 0) => \NLW_p_Result_1_reg_2403_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Result_1_reg_2403[0]_i_13_n_0\,
      S(2) => \p_Result_1_reg_2403[0]_i_14_n_0\,
      S(1) => \p_Result_1_reg_2403[0]_i_15_n_0\,
      S(0) => \p_Result_1_reg_2403[0]_i_16_n_0\
    );
\p_Result_1_reg_2403_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_1_reg_2403_reg[0]_i_28_n_0\,
      CO(3) => \p_Result_1_reg_2403_reg[0]_i_20_n_0\,
      CO(2) => \p_Result_1_reg_2403_reg[0]_i_20_n_1\,
      CO(1) => \p_Result_1_reg_2403_reg[0]_i_20_n_2\,
      CO(0) => \p_Result_1_reg_2403_reg[0]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \p_Result_1_reg_2403[0]_i_40_n_0\,
      DI(2) => \p_Result_1_reg_2403[0]_i_41_n_0\,
      DI(1) => \p_Result_1_reg_2403[0]_i_42_n_0\,
      DI(0) => \p_Result_1_reg_2403[0]_i_43_n_0\,
      O(3 downto 0) => tmp29_fu_1562_p2(7 downto 4),
      S(3) => \p_Result_1_reg_2403[0]_i_44_n_0\,
      S(2) => \p_Result_1_reg_2403[0]_i_45_n_0\,
      S(1) => \p_Result_1_reg_2403[0]_i_46_n_0\,
      S(0) => \p_Result_1_reg_2403[0]_i_47_n_0\
    );
\p_Result_1_reg_2403_reg[0]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Result_1_reg_2403_reg[0]_i_23_n_0\,
      CO(2) => \p_Result_1_reg_2403_reg[0]_i_23_n_1\,
      CO(1) => \p_Result_1_reg_2403_reg[0]_i_23_n_2\,
      CO(0) => \p_Result_1_reg_2403_reg[0]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \p_Result_1_reg_2403[0]_i_48_n_0\,
      DI(2) => \p_Result_1_reg_2403[0]_i_49_n_0\,
      DI(1) => tmp_144_1_0_cast_fu_1451_p1(1),
      DI(0) => src_kernel_win_1_va_5_reg_2347(0),
      O(3 downto 0) => \p_0_in3_in__0\(3 downto 0),
      S(3) => \p_Result_1_reg_2403[0]_i_50_n_0\,
      S(2) => \p_Result_1_reg_2403[0]_i_51_n_0\,
      S(1) => \p_Result_1_reg_2403[0]_i_52_n_0\,
      S(0) => \p_Result_1_reg_2403[0]_i_53_n_0\
    );
\p_Result_1_reg_2403_reg[0]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Result_1_reg_2403_reg[0]_i_28_n_0\,
      CO(2) => \p_Result_1_reg_2403_reg[0]_i_28_n_1\,
      CO(1) => \p_Result_1_reg_2403_reg[0]_i_28_n_2\,
      CO(0) => \p_Result_1_reg_2403_reg[0]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \p_Result_1_reg_2403[0]_i_54_n_0\,
      DI(2) => \p_Result_1_reg_2403[0]_i_55_n_0\,
      DI(1) => \p_Result_1_reg_2403[0]_i_56_n_0\,
      DI(0) => src_kernel_win_1_va_1_fu_244(0),
      O(3 downto 0) => tmp29_fu_1562_p2(3 downto 0),
      S(3) => \p_Result_1_reg_2403[0]_i_57_n_0\,
      S(2) => \p_Result_1_reg_2403[0]_i_58_n_0\,
      S(1) => \p_Result_1_reg_2403[0]_i_59_n_0\,
      S(0) => \p_Result_1_reg_2403[0]_i_60_n_0\
    );
\p_Result_1_reg_2403_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Result_1_reg_2403_reg[0]_i_8_n_0\,
      CO(2) => \p_Result_1_reg_2403_reg[0]_i_8_n_1\,
      CO(1) => \p_Result_1_reg_2403_reg[0]_i_8_n_2\,
      CO(0) => \p_Result_1_reg_2403_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \p_Result_1_reg_2403[0]_i_21_n_0\,
      DI(2) => \p_Result_1_reg_2403[0]_i_22_n_0\,
      DI(1 downto 0) => \p_0_in3_in__0\(1 downto 0),
      O(3 downto 0) => \NLW_p_Result_1_reg_2403_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Result_1_reg_2403[0]_i_24_n_0\,
      S(2) => \p_Result_1_reg_2403[0]_i_25_n_0\,
      S(1) => \p_Result_1_reg_2403[0]_i_26_n_0\,
      S(0) => \p_Result_1_reg_2403[0]_i_27_n_0\
    );
\p_Result_2_reg_2429[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp35_fu_1743_p2(5),
      I1 => \tmp_73_reg_2419[5]_i_1_n_0\,
      I2 => \p_0_in3_in__1\(5),
      O => \p_Result_2_reg_2429[0]_i_10_n_0\
    );
\p_Result_2_reg_2429[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E8E8E8E8E8E8EE8"
    )
        port map (
      I0 => \p_0_in3_in__1\(4),
      I1 => tmp35_fu_1743_p2(4),
      I2 => p_shl2_cast_fu_1702_p1(4),
      I3 => p_shl2_cast_fu_1702_p1(2),
      I4 => p_shl2_cast_fu_1702_p1(1),
      I5 => p_shl2_cast_fu_1702_p1(3),
      O => \p_Result_2_reg_2429[0]_i_11_n_0\
    );
\p_Result_2_reg_2429[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE2228"
    )
        port map (
      I0 => tmp35_fu_1743_p2(3),
      I1 => p_shl2_cast_fu_1702_p1(3),
      I2 => p_shl2_cast_fu_1702_p1(1),
      I3 => p_shl2_cast_fu_1702_p1(2),
      I4 => \p_0_in3_in__1\(3),
      O => \p_Result_2_reg_2429[0]_i_12_n_0\
    );
\p_Result_2_reg_2429[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \tmp_73_reg_2419[7]_i_2_n_0\,
      I1 => p_shl2_cast_fu_1702_p1(7),
      I2 => \p_0_in3_in__1\(7),
      I3 => tmp35_fu_1743_p2(7),
      I4 => \p_Result_2_reg_2429[0]_i_9_n_0\,
      O => \p_Result_2_reg_2429[0]_i_13_n_0\
    );
\p_Result_2_reg_2429[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_0_in3_in__1\(6),
      I1 => tmp35_fu_1743_p2(6),
      I2 => \tmp_73_reg_2419[6]_i_1_n_0\,
      I3 => \p_Result_2_reg_2429[0]_i_10_n_0\,
      O => \p_Result_2_reg_2429[0]_i_14_n_0\
    );
\p_Result_2_reg_2429[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp35_fu_1743_p2(5),
      I1 => \tmp_73_reg_2419[5]_i_1_n_0\,
      I2 => \p_0_in3_in__1\(5),
      I3 => \p_Result_2_reg_2429[0]_i_11_n_0\,
      O => \p_Result_2_reg_2429[0]_i_15_n_0\
    );
\p_Result_2_reg_2429[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_Result_2_reg_2429[0]_i_12_n_0\,
      I1 => tmp35_fu_1743_p2(4),
      I2 => \tmp_73_reg_2419[4]_i_1_n_0\,
      I3 => \p_0_in3_in__1\(4),
      O => \p_Result_2_reg_2429[0]_i_16_n_0\
    );
\p_Result_2_reg_2429[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE28"
    )
        port map (
      I0 => tmp35_fu_1743_p2(2),
      I1 => p_shl2_cast_fu_1702_p1(2),
      I2 => p_shl2_cast_fu_1702_p1(1),
      I3 => \p_0_in3_in__1\(2),
      O => \p_Result_2_reg_2429[0]_i_21_n_0\
    );
\p_Result_2_reg_2429[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_0_in3_in__1\(2),
      I1 => p_shl2_cast_fu_1702_p1(1),
      I2 => p_shl2_cast_fu_1702_p1(2),
      I3 => tmp35_fu_1743_p2(2),
      O => \p_Result_2_reg_2429[0]_i_22_n_0\
    );
\p_Result_2_reg_2429[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966969696996"
    )
        port map (
      I0 => \p_Result_2_reg_2429[0]_i_21_n_0\,
      I1 => tmp35_fu_1743_p2(3),
      I2 => p_shl2_cast_fu_1702_p1(3),
      I3 => p_shl2_cast_fu_1702_p1(1),
      I4 => p_shl2_cast_fu_1702_p1(2),
      I5 => \p_0_in3_in__1\(3),
      O => \p_Result_2_reg_2429[0]_i_24_n_0\
    );
\p_Result_2_reg_2429[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99666996"
    )
        port map (
      I0 => tmp35_fu_1743_p2(2),
      I1 => p_shl2_cast_fu_1702_p1(2),
      I2 => p_shl2_cast_fu_1702_p1(1),
      I3 => \p_0_in3_in__1\(2),
      I4 => tmp35_fu_1743_p2(1),
      O => \p_Result_2_reg_2429[0]_i_25_n_0\
    );
\p_Result_2_reg_2429[0]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_shl2_cast_fu_1702_p1(1),
      I1 => tmp35_fu_1743_p2(1),
      I2 => \p_0_in3_in__1\(1),
      O => \p_Result_2_reg_2429[0]_i_26_n_0\
    );
\p_Result_2_reg_2429[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_0_in3_in__1\(0),
      I1 => tmp35_fu_1743_p2(0),
      O => \p_Result_2_reg_2429[0]_i_27_n_0\
    );
\p_Result_2_reg_2429[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => src_kernel_win_2_va_1_fu_260(5),
      I1 => src_kernel_win_2_va_1_fu_260(6),
      I2 => src_kernel_win_2_va_1_fu_260(7),
      I3 => \p_Result_2_reg_2429[0]_i_61_n_0\,
      O => \p_Result_2_reg_2429[0]_i_29_n_0\
    );
\p_Result_2_reg_2429[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1E1E00"
    )
        port map (
      I0 => p_shl2_cast_fu_1702_p1(7),
      I1 => \tmp_73_reg_2419[7]_i_2_n_0\,
      I2 => \src_kernel_win_2_va_fu_256_reg_n_0_[7]\,
      I3 => tmp35_fu_1743_p2(8),
      I4 => \p_0_in3_in__1\(8),
      O => \p_Result_2_reg_2429[0]_i_3_n_0\
    );
\p_Result_2_reg_2429[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => \p_Result_2_reg_2429[0]_i_29_n_0\,
      I1 => \tmp_74_reg_2424[7]_i_2_n_0\,
      I2 => src_kernel_win_2_va_6_reg_2354(6),
      I3 => src_kernel_win_2_va_6_reg_2354(7),
      O => \p_Result_2_reg_2429[0]_i_30_n_0\
    );
\p_Result_2_reg_2429[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => src_kernel_win_2_va_3_fu_268(7),
      I1 => tmp_144_2_0_cast_fu_1632_p1(7),
      I2 => src_kernel_win_2_va_7_reg_2360(7),
      I3 => tmp_144_2_0_cast_fu_1632_p1(8),
      O => \p_Result_2_reg_2429[0]_i_31_n_0\
    );
\p_Result_2_reg_2429[0]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => src_kernel_win_2_va_3_fu_268(6),
      I1 => tmp_144_2_0_cast_fu_1632_p1(6),
      I2 => src_kernel_win_2_va_7_reg_2360(6),
      O => \p_Result_2_reg_2429[0]_i_32_n_0\
    );
\p_Result_2_reg_2429[0]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => src_kernel_win_2_va_3_fu_268(5),
      I1 => tmp_144_2_0_cast_fu_1632_p1(5),
      I2 => src_kernel_win_2_va_7_reg_2360(5),
      O => \p_Result_2_reg_2429[0]_i_33_n_0\
    );
\p_Result_2_reg_2429[0]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => src_kernel_win_2_va_3_fu_268(4),
      I1 => tmp_144_2_0_cast_fu_1632_p1(4),
      I2 => src_kernel_win_2_va_7_reg_2360(4),
      O => \p_Result_2_reg_2429[0]_i_34_n_0\
    );
\p_Result_2_reg_2429[0]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => src_kernel_win_2_va_3_fu_268(3),
      I1 => tmp_144_2_0_cast_fu_1632_p1(3),
      I2 => src_kernel_win_2_va_7_reg_2360(3),
      O => \p_Result_2_reg_2429[0]_i_35_n_0\
    );
\p_Result_2_reg_2429[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_Result_2_reg_2429[0]_i_32_n_0\,
      I1 => src_kernel_win_2_va_7_reg_2360(7),
      I2 => src_kernel_win_2_va_3_fu_268(7),
      I3 => tmp_144_2_0_cast_fu_1632_p1(7),
      O => \p_Result_2_reg_2429[0]_i_36_n_0\
    );
\p_Result_2_reg_2429[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => src_kernel_win_2_va_3_fu_268(6),
      I1 => tmp_144_2_0_cast_fu_1632_p1(6),
      I2 => src_kernel_win_2_va_7_reg_2360(6),
      I3 => \p_Result_2_reg_2429[0]_i_33_n_0\,
      O => \p_Result_2_reg_2429[0]_i_37_n_0\
    );
\p_Result_2_reg_2429[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => src_kernel_win_2_va_3_fu_268(5),
      I1 => tmp_144_2_0_cast_fu_1632_p1(5),
      I2 => src_kernel_win_2_va_7_reg_2360(5),
      I3 => \p_Result_2_reg_2429[0]_i_34_n_0\,
      O => \p_Result_2_reg_2429[0]_i_38_n_0\
    );
\p_Result_2_reg_2429[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => src_kernel_win_2_va_3_fu_268(4),
      I1 => tmp_144_2_0_cast_fu_1632_p1(4),
      I2 => src_kernel_win_2_va_7_reg_2360(4),
      I3 => \p_Result_2_reg_2429[0]_i_35_n_0\,
      O => \p_Result_2_reg_2429[0]_i_39_n_0\
    );
\p_Result_2_reg_2429[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => \tmp_73_reg_2419[7]_i_2_n_0\,
      I1 => p_shl2_cast_fu_1702_p1(7),
      I2 => \p_0_in3_in__1\(7),
      I3 => tmp35_fu_1743_p2(7),
      O => \p_Result_2_reg_2429[0]_i_4_n_0\
    );
\p_Result_2_reg_2429[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FD"
    )
        port map (
      I0 => \p_Result_2_reg_2429[0]_i_61_n_0\,
      I1 => src_kernel_win_2_va_1_fu_260(5),
      I2 => src_kernel_win_2_va_1_fu_260(6),
      I3 => src_kernel_win_2_va_1_fu_260(7),
      O => \p_Result_2_reg_2429[0]_i_40_n_0\
    );
\p_Result_2_reg_2429[0]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => src_kernel_win_2_va_1_fu_260(5),
      I1 => \p_Result_2_reg_2429[0]_i_61_n_0\,
      I2 => src_kernel_win_2_va_1_fu_260(6),
      O => \p_Result_2_reg_2429[0]_i_41_n_0\
    );
\p_Result_2_reg_2429[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => src_kernel_win_2_va_1_fu_260(4),
      I1 => src_kernel_win_2_va_1_fu_260(2),
      I2 => src_kernel_win_2_va_1_fu_260(0),
      I3 => src_kernel_win_2_va_1_fu_260(1),
      I4 => src_kernel_win_2_va_1_fu_260(3),
      I5 => src_kernel_win_2_va_1_fu_260(5),
      O => \p_Result_2_reg_2429[0]_i_42_n_0\
    );
\p_Result_2_reg_2429[0]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => src_kernel_win_2_va_1_fu_260(3),
      I1 => src_kernel_win_2_va_1_fu_260(1),
      I2 => src_kernel_win_2_va_1_fu_260(0),
      I3 => src_kernel_win_2_va_1_fu_260(2),
      I4 => src_kernel_win_2_va_1_fu_260(4),
      O => \p_Result_2_reg_2429[0]_i_43_n_0\
    );
\p_Result_2_reg_2429[0]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9AA5655"
    )
        port map (
      I0 => src_kernel_win_2_va_1_fu_260(7),
      I1 => src_kernel_win_2_va_1_fu_260(6),
      I2 => src_kernel_win_2_va_1_fu_260(5),
      I3 => \p_Result_2_reg_2429[0]_i_61_n_0\,
      I4 => \tmp_74_reg_2424[7]_i_1_n_0\,
      O => \p_Result_2_reg_2429[0]_i_44_n_0\
    );
\p_Result_2_reg_2429[0]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => src_kernel_win_2_va_1_fu_260(6),
      I1 => \p_Result_2_reg_2429[0]_i_61_n_0\,
      I2 => src_kernel_win_2_va_1_fu_260(5),
      I3 => src_kernel_win_2_va_6_reg_2354(6),
      I4 => \tmp_74_reg_2424[7]_i_2_n_0\,
      O => \p_Result_2_reg_2429[0]_i_45_n_0\
    );
\p_Result_2_reg_2429[0]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_2_va_1_fu_260(5),
      I1 => \p_Result_2_reg_2429[0]_i_61_n_0\,
      I2 => \tmp_74_reg_2424[5]_i_1_n_0\,
      O => \p_Result_2_reg_2429[0]_i_46_n_0\
    );
\p_Result_2_reg_2429[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555556"
    )
        port map (
      I0 => src_kernel_win_2_va_1_fu_260(4),
      I1 => src_kernel_win_2_va_1_fu_260(2),
      I2 => src_kernel_win_2_va_1_fu_260(0),
      I3 => src_kernel_win_2_va_1_fu_260(1),
      I4 => src_kernel_win_2_va_1_fu_260(3),
      I5 => \tmp_74_reg_2424[4]_i_1_n_0\,
      O => \p_Result_2_reg_2429[0]_i_47_n_0\
    );
\p_Result_2_reg_2429[0]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => src_kernel_win_2_va_3_fu_268(2),
      I1 => tmp_144_2_0_cast_fu_1632_p1(2),
      I2 => src_kernel_win_2_va_7_reg_2360(2),
      O => \p_Result_2_reg_2429[0]_i_48_n_0\
    );
\p_Result_2_reg_2429[0]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_144_2_0_cast_fu_1632_p1(2),
      I1 => src_kernel_win_2_va_3_fu_268(2),
      I2 => src_kernel_win_2_va_7_reg_2360(2),
      O => \p_Result_2_reg_2429[0]_i_49_n_0\
    );
\p_Result_2_reg_2429[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777771"
    )
        port map (
      I0 => \p_Result_2_reg_2429_reg[0]_i_17_n_2\,
      I1 => \p_Result_2_reg_2429_reg[0]_i_18_n_2\,
      I2 => p_shl2_cast_fu_1702_p1(7),
      I3 => \tmp_73_reg_2419[7]_i_2_n_0\,
      I4 => \src_kernel_win_2_va_fu_256_reg_n_0_[7]\,
      O => \p_Result_2_reg_2429[0]_i_5_n_0\
    );
\p_Result_2_reg_2429[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => src_kernel_win_2_va_3_fu_268(3),
      I1 => tmp_144_2_0_cast_fu_1632_p1(3),
      I2 => src_kernel_win_2_va_7_reg_2360(3),
      I3 => \p_Result_2_reg_2429[0]_i_48_n_0\,
      O => \p_Result_2_reg_2429[0]_i_50_n_0\
    );
\p_Result_2_reg_2429[0]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => src_kernel_win_2_va_3_fu_268(2),
      I1 => tmp_144_2_0_cast_fu_1632_p1(2),
      I2 => src_kernel_win_2_va_7_reg_2360(2),
      I3 => src_kernel_win_2_va_3_fu_268(1),
      I4 => src_kernel_win_2_va_7_reg_2360(1),
      O => \p_Result_2_reg_2429[0]_i_51_n_0\
    );
\p_Result_2_reg_2429[0]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_kernel_win_2_va_3_fu_268(1),
      I1 => src_kernel_win_2_va_7_reg_2360(1),
      I2 => tmp_144_2_0_cast_fu_1632_p1(1),
      O => \p_Result_2_reg_2429[0]_i_52_n_0\
    );
\p_Result_2_reg_2429[0]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_2_va_7_reg_2360(0),
      I1 => src_kernel_win_2_va_3_fu_268(0),
      O => \p_Result_2_reg_2429[0]_i_53_n_0\
    );
\p_Result_2_reg_2429[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => src_kernel_win_2_va_1_fu_260(2),
      I1 => src_kernel_win_2_va_1_fu_260(0),
      I2 => src_kernel_win_2_va_1_fu_260(1),
      I3 => src_kernel_win_2_va_1_fu_260(3),
      O => \p_Result_2_reg_2429[0]_i_54_n_0\
    );
\p_Result_2_reg_2429[0]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => src_kernel_win_2_va_1_fu_260(1),
      I1 => src_kernel_win_2_va_1_fu_260(0),
      I2 => src_kernel_win_2_va_1_fu_260(2),
      O => \p_Result_2_reg_2429[0]_i_55_n_0\
    );
\p_Result_2_reg_2429[0]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_2_va_1_fu_260(0),
      I1 => src_kernel_win_2_va_1_fu_260(1),
      O => \p_Result_2_reg_2429[0]_i_56_n_0\
    );
\p_Result_2_reg_2429[0]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => src_kernel_win_2_va_1_fu_260(3),
      I1 => src_kernel_win_2_va_1_fu_260(1),
      I2 => src_kernel_win_2_va_1_fu_260(0),
      I3 => src_kernel_win_2_va_1_fu_260(2),
      I4 => \tmp_74_reg_2424[3]_i_1_n_0\,
      O => \p_Result_2_reg_2429[0]_i_57_n_0\
    );
\p_Result_2_reg_2429[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A956A956A9A956"
    )
        port map (
      I0 => src_kernel_win_2_va_1_fu_260(2),
      I1 => src_kernel_win_2_va_1_fu_260(0),
      I2 => src_kernel_win_2_va_1_fu_260(1),
      I3 => src_kernel_win_2_va_6_reg_2354(2),
      I4 => src_kernel_win_2_va_6_reg_2354(0),
      I5 => src_kernel_win_2_va_6_reg_2354(1),
      O => \p_Result_2_reg_2429[0]_i_58_n_0\
    );
\p_Result_2_reg_2429[0]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => src_kernel_win_2_va_1_fu_260(1),
      I1 => src_kernel_win_2_va_1_fu_260(0),
      I2 => src_kernel_win_2_va_6_reg_2354(1),
      I3 => src_kernel_win_2_va_6_reg_2354(0),
      O => \p_Result_2_reg_2429[0]_i_59_n_0\
    );
\p_Result_2_reg_2429[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999666666669"
    )
        port map (
      I0 => \p_Result_2_reg_2429[0]_i_3_n_0\,
      I1 => \p_Result_2_reg_2429_reg[0]_i_17_n_2\,
      I2 => \src_kernel_win_2_va_fu_256_reg_n_0_[7]\,
      I3 => \tmp_73_reg_2419[7]_i_2_n_0\,
      I4 => p_shl2_cast_fu_1702_p1(7),
      I5 => \p_Result_2_reg_2429_reg[0]_i_18_n_2\,
      O => \p_Result_2_reg_2429[0]_i_6_n_0\
    );
\p_Result_2_reg_2429[0]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_2_va_1_fu_260(0),
      I1 => src_kernel_win_2_va_6_reg_2354(0),
      O => \p_Result_2_reg_2429[0]_i_60_n_0\
    );
\p_Result_2_reg_2429[0]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => src_kernel_win_2_va_1_fu_260(3),
      I1 => src_kernel_win_2_va_1_fu_260(1),
      I2 => src_kernel_win_2_va_1_fu_260(0),
      I3 => src_kernel_win_2_va_1_fu_260(2),
      I4 => src_kernel_win_2_va_1_fu_260(4),
      O => \p_Result_2_reg_2429[0]_i_61_n_0\
    );
\p_Result_2_reg_2429[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE11EE1E11E"
    )
        port map (
      I0 => p_shl2_cast_fu_1702_p1(7),
      I1 => \tmp_73_reg_2419[7]_i_2_n_0\,
      I2 => \src_kernel_win_2_va_fu_256_reg_n_0_[7]\,
      I3 => \p_Result_2_reg_2429[0]_i_4_n_0\,
      I4 => tmp35_fu_1743_p2(8),
      I5 => \p_0_in3_in__1\(8),
      O => \p_Result_2_reg_2429[0]_i_7_n_0\
    );
\p_Result_2_reg_2429[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_0_in3_in__1\(6),
      I1 => tmp35_fu_1743_p2(6),
      I2 => \tmp_73_reg_2419[6]_i_1_n_0\,
      O => \p_Result_2_reg_2429[0]_i_9_n_0\
    );
\p_Result_2_reg_2429_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => p_Val2_6_fu_1753_p2(10),
      Q => p_Result_2_reg_2429,
      R => '0'
    );
\p_Result_2_reg_2429_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_2_reg_2429_reg[0]_i_2_n_0\,
      CO(3 downto 2) => \NLW_p_Result_2_reg_2429_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Result_2_reg_2429_reg[0]_i_1_n_2\,
      CO(0) => \p_Result_2_reg_2429_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \p_Result_2_reg_2429[0]_i_3_n_0\,
      DI(0) => \p_Result_2_reg_2429[0]_i_4_n_0\,
      O(3) => \NLW_p_Result_2_reg_2429_reg[0]_i_1_O_UNCONNECTED\(3),
      O(2) => p_Val2_6_fu_1753_p2(10),
      O(1 downto 0) => \p_Val2_6_fu_1753_p2__0\(9 downto 8),
      S(3) => '0',
      S(2) => \p_Result_2_reg_2429[0]_i_5_n_0\,
      S(1) => \p_Result_2_reg_2429[0]_i_6_n_0\,
      S(0) => \p_Result_2_reg_2429[0]_i_7_n_0\
    );
\p_Result_2_reg_2429_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_2_reg_2429_reg[0]_i_20_n_0\,
      CO(3 downto 2) => \NLW_p_Result_2_reg_2429_reg[0]_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Result_2_reg_2429_reg[0]_i_17_n_2\,
      CO(0) => \NLW_p_Result_2_reg_2429_reg[0]_i_17_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_Result_2_reg_2429[0]_i_29_n_0\,
      O(3 downto 1) => \NLW_p_Result_2_reg_2429_reg[0]_i_17_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp35_fu_1743_p2(8),
      S(3 downto 1) => B"001",
      S(0) => \p_Result_2_reg_2429[0]_i_30_n_0\
    );
\p_Result_2_reg_2429_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_2_reg_2429_reg[0]_i_19_n_0\,
      CO(3 downto 2) => \NLW_p_Result_2_reg_2429_reg[0]_i_18_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Result_2_reg_2429_reg[0]_i_18_n_2\,
      CO(0) => \NLW_p_Result_2_reg_2429_reg[0]_i_18_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_144_2_0_cast_fu_1632_p1(8),
      O(3 downto 1) => \NLW_p_Result_2_reg_2429_reg[0]_i_18_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_0_in3_in__1\(8),
      S(3 downto 1) => B"001",
      S(0) => \p_Result_2_reg_2429[0]_i_31_n_0\
    );
\p_Result_2_reg_2429_reg[0]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_2_reg_2429_reg[0]_i_23_n_0\,
      CO(3) => \p_Result_2_reg_2429_reg[0]_i_19_n_0\,
      CO(2) => \p_Result_2_reg_2429_reg[0]_i_19_n_1\,
      CO(1) => \p_Result_2_reg_2429_reg[0]_i_19_n_2\,
      CO(0) => \p_Result_2_reg_2429_reg[0]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \p_Result_2_reg_2429[0]_i_32_n_0\,
      DI(2) => \p_Result_2_reg_2429[0]_i_33_n_0\,
      DI(1) => \p_Result_2_reg_2429[0]_i_34_n_0\,
      DI(0) => \p_Result_2_reg_2429[0]_i_35_n_0\,
      O(3 downto 0) => \p_0_in3_in__1\(7 downto 4),
      S(3) => \p_Result_2_reg_2429[0]_i_36_n_0\,
      S(2) => \p_Result_2_reg_2429[0]_i_37_n_0\,
      S(1) => \p_Result_2_reg_2429[0]_i_38_n_0\,
      S(0) => \p_Result_2_reg_2429[0]_i_39_n_0\
    );
\p_Result_2_reg_2429_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_2_reg_2429_reg[0]_i_8_n_0\,
      CO(3) => \p_Result_2_reg_2429_reg[0]_i_2_n_0\,
      CO(2) => \p_Result_2_reg_2429_reg[0]_i_2_n_1\,
      CO(1) => \p_Result_2_reg_2429_reg[0]_i_2_n_2\,
      CO(0) => \p_Result_2_reg_2429_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \p_Result_2_reg_2429[0]_i_9_n_0\,
      DI(2) => \p_Result_2_reg_2429[0]_i_10_n_0\,
      DI(1) => \p_Result_2_reg_2429[0]_i_11_n_0\,
      DI(0) => \p_Result_2_reg_2429[0]_i_12_n_0\,
      O(3 downto 0) => \NLW_p_Result_2_reg_2429_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Result_2_reg_2429[0]_i_13_n_0\,
      S(2) => \p_Result_2_reg_2429[0]_i_14_n_0\,
      S(1) => \p_Result_2_reg_2429[0]_i_15_n_0\,
      S(0) => \p_Result_2_reg_2429[0]_i_16_n_0\
    );
\p_Result_2_reg_2429_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_2_reg_2429_reg[0]_i_28_n_0\,
      CO(3) => \p_Result_2_reg_2429_reg[0]_i_20_n_0\,
      CO(2) => \p_Result_2_reg_2429_reg[0]_i_20_n_1\,
      CO(1) => \p_Result_2_reg_2429_reg[0]_i_20_n_2\,
      CO(0) => \p_Result_2_reg_2429_reg[0]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \p_Result_2_reg_2429[0]_i_40_n_0\,
      DI(2) => \p_Result_2_reg_2429[0]_i_41_n_0\,
      DI(1) => \p_Result_2_reg_2429[0]_i_42_n_0\,
      DI(0) => \p_Result_2_reg_2429[0]_i_43_n_0\,
      O(3 downto 0) => tmp35_fu_1743_p2(7 downto 4),
      S(3) => \p_Result_2_reg_2429[0]_i_44_n_0\,
      S(2) => \p_Result_2_reg_2429[0]_i_45_n_0\,
      S(1) => \p_Result_2_reg_2429[0]_i_46_n_0\,
      S(0) => \p_Result_2_reg_2429[0]_i_47_n_0\
    );
\p_Result_2_reg_2429_reg[0]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Result_2_reg_2429_reg[0]_i_23_n_0\,
      CO(2) => \p_Result_2_reg_2429_reg[0]_i_23_n_1\,
      CO(1) => \p_Result_2_reg_2429_reg[0]_i_23_n_2\,
      CO(0) => \p_Result_2_reg_2429_reg[0]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \p_Result_2_reg_2429[0]_i_48_n_0\,
      DI(2) => \p_Result_2_reg_2429[0]_i_49_n_0\,
      DI(1) => tmp_144_2_0_cast_fu_1632_p1(1),
      DI(0) => src_kernel_win_2_va_7_reg_2360(0),
      O(3 downto 0) => \p_0_in3_in__1\(3 downto 0),
      S(3) => \p_Result_2_reg_2429[0]_i_50_n_0\,
      S(2) => \p_Result_2_reg_2429[0]_i_51_n_0\,
      S(1) => \p_Result_2_reg_2429[0]_i_52_n_0\,
      S(0) => \p_Result_2_reg_2429[0]_i_53_n_0\
    );
\p_Result_2_reg_2429_reg[0]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Result_2_reg_2429_reg[0]_i_28_n_0\,
      CO(2) => \p_Result_2_reg_2429_reg[0]_i_28_n_1\,
      CO(1) => \p_Result_2_reg_2429_reg[0]_i_28_n_2\,
      CO(0) => \p_Result_2_reg_2429_reg[0]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \p_Result_2_reg_2429[0]_i_54_n_0\,
      DI(2) => \p_Result_2_reg_2429[0]_i_55_n_0\,
      DI(1) => \p_Result_2_reg_2429[0]_i_56_n_0\,
      DI(0) => src_kernel_win_2_va_1_fu_260(0),
      O(3 downto 0) => tmp35_fu_1743_p2(3 downto 0),
      S(3) => \p_Result_2_reg_2429[0]_i_57_n_0\,
      S(2) => \p_Result_2_reg_2429[0]_i_58_n_0\,
      S(1) => \p_Result_2_reg_2429[0]_i_59_n_0\,
      S(0) => \p_Result_2_reg_2429[0]_i_60_n_0\
    );
\p_Result_2_reg_2429_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Result_2_reg_2429_reg[0]_i_8_n_0\,
      CO(2) => \p_Result_2_reg_2429_reg[0]_i_8_n_1\,
      CO(1) => \p_Result_2_reg_2429_reg[0]_i_8_n_2\,
      CO(0) => \p_Result_2_reg_2429_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \p_Result_2_reg_2429[0]_i_21_n_0\,
      DI(2) => \p_Result_2_reg_2429[0]_i_22_n_0\,
      DI(1 downto 0) => \p_0_in3_in__1\(1 downto 0),
      O(3 downto 0) => \NLW_p_Result_2_reg_2429_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Result_2_reg_2429[0]_i_24_n_0\,
      S(2) => \p_Result_2_reg_2429[0]_i_25_n_0\,
      S(1) => \p_Result_2_reg_2429[0]_i_26_n_0\,
      S(0) => \p_Result_2_reg_2429[0]_i_27_n_0\
    );
\p_Result_s_reg_2377[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => or_cond_i_reg_2288_pp0_iter1_reg,
      I1 => ap_block_pp0_stage0_subdone2_in,
      O => not_i_i1_reg_24140
    );
\p_Result_s_reg_2377[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_56_reg_2367[6]_i_1_n_0\,
      I1 => tmp23_fu_1381_p2(6),
      I2 => p_0_in3_in(6),
      O => \p_Result_s_reg_2377[0]_i_10_n_0\
    );
\p_Result_s_reg_2377[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp23_fu_1381_p2(5),
      I1 => p_0_in3_in(5),
      I2 => \tmp_56_reg_2367[5]_i_1_n_0\,
      O => \p_Result_s_reg_2377[0]_i_11_n_0\
    );
\p_Result_s_reg_2377[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FE01FE0000"
    )
        port map (
      I0 => p_shl_cast_fu_1340_p1(3),
      I1 => p_shl_cast_fu_1340_p1(1),
      I2 => p_shl_cast_fu_1340_p1(2),
      I3 => p_shl_cast_fu_1340_p1(4),
      I4 => tmp23_fu_1381_p2(4),
      I5 => p_0_in3_in(4),
      O => \p_Result_s_reg_2377[0]_i_12_n_0\
    );
\p_Result_s_reg_2377[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE2228"
    )
        port map (
      I0 => tmp23_fu_1381_p2(3),
      I1 => p_shl_cast_fu_1340_p1(3),
      I2 => p_shl_cast_fu_1340_p1(1),
      I3 => p_shl_cast_fu_1340_p1(2),
      I4 => p_0_in3_in(3),
      O => \p_Result_s_reg_2377[0]_i_13_n_0\
    );
\p_Result_s_reg_2377[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \tmp_56_reg_2367[7]_i_2_n_0\,
      I1 => p_shl_cast_fu_1340_p1(7),
      I2 => tmp23_fu_1381_p2(7),
      I3 => p_0_in3_in(7),
      I4 => \p_Result_s_reg_2377[0]_i_10_n_0\,
      O => \p_Result_s_reg_2377[0]_i_14_n_0\
    );
\p_Result_s_reg_2377[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_56_reg_2367[6]_i_1_n_0\,
      I1 => tmp23_fu_1381_p2(6),
      I2 => p_0_in3_in(6),
      I3 => \p_Result_s_reg_2377[0]_i_11_n_0\,
      O => \p_Result_s_reg_2377[0]_i_15_n_0\
    );
\p_Result_s_reg_2377[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp23_fu_1381_p2(5),
      I1 => p_0_in3_in(5),
      I2 => \tmp_56_reg_2367[5]_i_1_n_0\,
      I3 => \p_Result_s_reg_2377[0]_i_12_n_0\,
      O => \p_Result_s_reg_2377[0]_i_16_n_0\
    );
\p_Result_s_reg_2377[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_Result_s_reg_2377[0]_i_13_n_0\,
      I1 => tmp23_fu_1381_p2(4),
      I2 => \tmp_56_reg_2367[4]_i_1_n_0\,
      I3 => p_0_in3_in(4),
      O => \p_Result_s_reg_2377[0]_i_17_n_0\
    );
\p_Result_s_reg_2377[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE28"
    )
        port map (
      I0 => tmp23_fu_1381_p2(2),
      I1 => p_shl_cast_fu_1340_p1(2),
      I2 => p_shl_cast_fu_1340_p1(1),
      I3 => p_0_in3_in(2),
      O => \p_Result_s_reg_2377[0]_i_22_n_0\
    );
\p_Result_s_reg_2377[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in3_in(2),
      I1 => p_shl_cast_fu_1340_p1(1),
      I2 => p_shl_cast_fu_1340_p1(2),
      I3 => tmp23_fu_1381_p2(2),
      O => \p_Result_s_reg_2377[0]_i_23_n_0\
    );
\p_Result_s_reg_2377[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966969696996"
    )
        port map (
      I0 => \p_Result_s_reg_2377[0]_i_22_n_0\,
      I1 => tmp23_fu_1381_p2(3),
      I2 => p_shl_cast_fu_1340_p1(3),
      I3 => p_shl_cast_fu_1340_p1(1),
      I4 => p_shl_cast_fu_1340_p1(2),
      I5 => p_0_in3_in(3),
      O => \p_Result_s_reg_2377[0]_i_25_n_0\
    );
\p_Result_s_reg_2377[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99666996"
    )
        port map (
      I0 => tmp23_fu_1381_p2(2),
      I1 => p_shl_cast_fu_1340_p1(2),
      I2 => p_shl_cast_fu_1340_p1(1),
      I3 => p_0_in3_in(2),
      I4 => tmp23_fu_1381_p2(1),
      O => \p_Result_s_reg_2377[0]_i_26_n_0\
    );
\p_Result_s_reg_2377[0]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_shl_cast_fu_1340_p1(1),
      I1 => tmp23_fu_1381_p2(1),
      I2 => p_0_in3_in(1),
      O => \p_Result_s_reg_2377[0]_i_27_n_0\
    );
\p_Result_s_reg_2377[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in3_in(0),
      I1 => tmp23_fu_1381_p2(0),
      O => \p_Result_s_reg_2377[0]_i_28_n_0\
    );
\p_Result_s_reg_2377[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_228(5),
      I1 => src_kernel_win_0_va_1_fu_228(6),
      I2 => src_kernel_win_0_va_1_fu_228(7),
      I3 => \p_Result_s_reg_2377[0]_i_62_n_0\,
      O => \p_Result_s_reg_2377[0]_i_30_n_0\
    );
\p_Result_s_reg_2377[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => \p_Result_s_reg_2377[0]_i_30_n_0\,
      I1 => \tmp_58_reg_2372[7]_i_2_n_0\,
      I2 => src_kernel_win_0_va_4_reg_2328(6),
      I3 => src_kernel_win_0_va_4_reg_2328(7),
      O => \p_Result_s_reg_2377[0]_i_31_n_0\
    );
\p_Result_s_reg_2377[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_236(7),
      I1 => tmp_144_0_0_cast_fu_1270_p1(7),
      I2 => src_kernel_win_0_va_5_reg_2334(7),
      I3 => tmp_144_0_0_cast_fu_1270_p1(8),
      O => \p_Result_s_reg_2377[0]_i_32_n_0\
    );
\p_Result_s_reg_2377[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FD"
    )
        port map (
      I0 => \p_Result_s_reg_2377[0]_i_62_n_0\,
      I1 => src_kernel_win_0_va_1_fu_228(5),
      I2 => src_kernel_win_0_va_1_fu_228(6),
      I3 => src_kernel_win_0_va_1_fu_228(7),
      O => \p_Result_s_reg_2377[0]_i_33_n_0\
    );
\p_Result_s_reg_2377[0]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_228(5),
      I1 => \p_Result_s_reg_2377[0]_i_62_n_0\,
      I2 => src_kernel_win_0_va_1_fu_228(6),
      O => \p_Result_s_reg_2377[0]_i_34_n_0\
    );
\p_Result_s_reg_2377[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_228(4),
      I1 => src_kernel_win_0_va_1_fu_228(2),
      I2 => src_kernel_win_0_va_1_fu_228(0),
      I3 => src_kernel_win_0_va_1_fu_228(1),
      I4 => src_kernel_win_0_va_1_fu_228(3),
      I5 => src_kernel_win_0_va_1_fu_228(5),
      O => \p_Result_s_reg_2377[0]_i_35_n_0\
    );
\p_Result_s_reg_2377[0]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_228(3),
      I1 => src_kernel_win_0_va_1_fu_228(1),
      I2 => src_kernel_win_0_va_1_fu_228(0),
      I3 => src_kernel_win_0_va_1_fu_228(2),
      I4 => src_kernel_win_0_va_1_fu_228(4),
      O => \p_Result_s_reg_2377[0]_i_36_n_0\
    );
\p_Result_s_reg_2377[0]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9AA5655"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_228(7),
      I1 => src_kernel_win_0_va_1_fu_228(6),
      I2 => src_kernel_win_0_va_1_fu_228(5),
      I3 => \p_Result_s_reg_2377[0]_i_62_n_0\,
      I4 => \tmp_58_reg_2372[7]_i_1_n_0\,
      O => \p_Result_s_reg_2377[0]_i_37_n_0\
    );
\p_Result_s_reg_2377[0]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_228(6),
      I1 => \p_Result_s_reg_2377[0]_i_62_n_0\,
      I2 => src_kernel_win_0_va_1_fu_228(5),
      I3 => src_kernel_win_0_va_4_reg_2328(6),
      I4 => \tmp_58_reg_2372[7]_i_2_n_0\,
      O => \p_Result_s_reg_2377[0]_i_38_n_0\
    );
\p_Result_s_reg_2377[0]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_228(5),
      I1 => \p_Result_s_reg_2377[0]_i_62_n_0\,
      I2 => \tmp_58_reg_2372[5]_i_1_n_0\,
      O => \p_Result_s_reg_2377[0]_i_39_n_0\
    );
\p_Result_s_reg_2377[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1E1E00"
    )
        port map (
      I0 => p_shl_cast_fu_1340_p1(7),
      I1 => \tmp_56_reg_2367[7]_i_2_n_0\,
      I2 => \src_kernel_win_0_va_fu_224_reg_n_0_[7]\,
      I3 => tmp23_fu_1381_p2(8),
      I4 => p_0_in3_in(8),
      O => \p_Result_s_reg_2377[0]_i_4_n_0\
    );
\p_Result_s_reg_2377[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555556"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_228(4),
      I1 => src_kernel_win_0_va_1_fu_228(2),
      I2 => src_kernel_win_0_va_1_fu_228(0),
      I3 => src_kernel_win_0_va_1_fu_228(1),
      I4 => src_kernel_win_0_va_1_fu_228(3),
      I5 => \tmp_58_reg_2372[4]_i_1_n_0\,
      O => \p_Result_s_reg_2377[0]_i_40_n_0\
    );
\p_Result_s_reg_2377[0]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_236(6),
      I1 => tmp_144_0_0_cast_fu_1270_p1(6),
      I2 => src_kernel_win_0_va_5_reg_2334(6),
      O => \p_Result_s_reg_2377[0]_i_41_n_0\
    );
\p_Result_s_reg_2377[0]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_236(5),
      I1 => tmp_144_0_0_cast_fu_1270_p1(5),
      I2 => src_kernel_win_0_va_5_reg_2334(5),
      O => \p_Result_s_reg_2377[0]_i_42_n_0\
    );
\p_Result_s_reg_2377[0]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_236(4),
      I1 => tmp_144_0_0_cast_fu_1270_p1(4),
      I2 => src_kernel_win_0_va_5_reg_2334(4),
      O => \p_Result_s_reg_2377[0]_i_43_n_0\
    );
\p_Result_s_reg_2377[0]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_236(3),
      I1 => tmp_144_0_0_cast_fu_1270_p1(3),
      I2 => src_kernel_win_0_va_5_reg_2334(3),
      O => \p_Result_s_reg_2377[0]_i_44_n_0\
    );
\p_Result_s_reg_2377[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_Result_s_reg_2377[0]_i_41_n_0\,
      I1 => src_kernel_win_0_va_5_reg_2334(7),
      I2 => src_kernel_win_0_va_3_fu_236(7),
      I3 => tmp_144_0_0_cast_fu_1270_p1(7),
      O => \p_Result_s_reg_2377[0]_i_45_n_0\
    );
\p_Result_s_reg_2377[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_236(6),
      I1 => tmp_144_0_0_cast_fu_1270_p1(6),
      I2 => src_kernel_win_0_va_5_reg_2334(6),
      I3 => \p_Result_s_reg_2377[0]_i_42_n_0\,
      O => \p_Result_s_reg_2377[0]_i_46_n_0\
    );
\p_Result_s_reg_2377[0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_236(5),
      I1 => tmp_144_0_0_cast_fu_1270_p1(5),
      I2 => src_kernel_win_0_va_5_reg_2334(5),
      I3 => \p_Result_s_reg_2377[0]_i_43_n_0\,
      O => \p_Result_s_reg_2377[0]_i_47_n_0\
    );
\p_Result_s_reg_2377[0]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_236(4),
      I1 => tmp_144_0_0_cast_fu_1270_p1(4),
      I2 => src_kernel_win_0_va_5_reg_2334(4),
      I3 => \p_Result_s_reg_2377[0]_i_44_n_0\,
      O => \p_Result_s_reg_2377[0]_i_48_n_0\
    );
\p_Result_s_reg_2377[0]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_236(2),
      I1 => tmp_144_0_0_cast_fu_1270_p1(2),
      I2 => src_kernel_win_0_va_5_reg_2334(2),
      O => \p_Result_s_reg_2377[0]_i_49_n_0\
    );
\p_Result_s_reg_2377[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => \tmp_56_reg_2367[7]_i_2_n_0\,
      I1 => p_shl_cast_fu_1340_p1(7),
      I2 => tmp23_fu_1381_p2(7),
      I3 => p_0_in3_in(7),
      O => \p_Result_s_reg_2377[0]_i_5_n_0\
    );
\p_Result_s_reg_2377[0]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_144_0_0_cast_fu_1270_p1(2),
      I1 => src_kernel_win_0_va_3_fu_236(2),
      I2 => src_kernel_win_0_va_5_reg_2334(2),
      O => \p_Result_s_reg_2377[0]_i_50_n_0\
    );
\p_Result_s_reg_2377[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_236(3),
      I1 => tmp_144_0_0_cast_fu_1270_p1(3),
      I2 => src_kernel_win_0_va_5_reg_2334(3),
      I3 => \p_Result_s_reg_2377[0]_i_49_n_0\,
      O => \p_Result_s_reg_2377[0]_i_51_n_0\
    );
\p_Result_s_reg_2377[0]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_236(2),
      I1 => tmp_144_0_0_cast_fu_1270_p1(2),
      I2 => src_kernel_win_0_va_5_reg_2334(2),
      I3 => src_kernel_win_0_va_3_fu_236(1),
      I4 => src_kernel_win_0_va_5_reg_2334(1),
      O => \p_Result_s_reg_2377[0]_i_52_n_0\
    );
\p_Result_s_reg_2377[0]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_236(1),
      I1 => src_kernel_win_0_va_5_reg_2334(1),
      I2 => tmp_144_0_0_cast_fu_1270_p1(1),
      O => \p_Result_s_reg_2377[0]_i_53_n_0\
    );
\p_Result_s_reg_2377[0]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_5_reg_2334(0),
      I1 => src_kernel_win_0_va_3_fu_236(0),
      O => \p_Result_s_reg_2377[0]_i_54_n_0\
    );
\p_Result_s_reg_2377[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_228(2),
      I1 => src_kernel_win_0_va_1_fu_228(0),
      I2 => src_kernel_win_0_va_1_fu_228(1),
      I3 => src_kernel_win_0_va_1_fu_228(3),
      O => \p_Result_s_reg_2377[0]_i_55_n_0\
    );
\p_Result_s_reg_2377[0]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_228(1),
      I1 => src_kernel_win_0_va_1_fu_228(0),
      I2 => src_kernel_win_0_va_1_fu_228(2),
      O => \p_Result_s_reg_2377[0]_i_56_n_0\
    );
\p_Result_s_reg_2377[0]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_228(0),
      I1 => src_kernel_win_0_va_1_fu_228(1),
      O => \p_Result_s_reg_2377[0]_i_57_n_0\
    );
\p_Result_s_reg_2377[0]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_228(3),
      I1 => src_kernel_win_0_va_1_fu_228(1),
      I2 => src_kernel_win_0_va_1_fu_228(0),
      I3 => src_kernel_win_0_va_1_fu_228(2),
      I4 => \tmp_58_reg_2372[3]_i_1_n_0\,
      O => \p_Result_s_reg_2377[0]_i_58_n_0\
    );
\p_Result_s_reg_2377[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A956A956A9A956"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_228(2),
      I1 => src_kernel_win_0_va_1_fu_228(0),
      I2 => src_kernel_win_0_va_1_fu_228(1),
      I3 => src_kernel_win_0_va_4_reg_2328(2),
      I4 => src_kernel_win_0_va_4_reg_2328(0),
      I5 => src_kernel_win_0_va_4_reg_2328(1),
      O => \p_Result_s_reg_2377[0]_i_59_n_0\
    );
\p_Result_s_reg_2377[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777771"
    )
        port map (
      I0 => \p_Result_s_reg_2377_reg[0]_i_18_n_2\,
      I1 => \p_Result_s_reg_2377_reg[0]_i_19_n_2\,
      I2 => p_shl_cast_fu_1340_p1(7),
      I3 => \tmp_56_reg_2367[7]_i_2_n_0\,
      I4 => \src_kernel_win_0_va_fu_224_reg_n_0_[7]\,
      O => \p_Result_s_reg_2377[0]_i_6_n_0\
    );
\p_Result_s_reg_2377[0]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_228(1),
      I1 => src_kernel_win_0_va_1_fu_228(0),
      I2 => src_kernel_win_0_va_4_reg_2328(1),
      I3 => src_kernel_win_0_va_4_reg_2328(0),
      O => \p_Result_s_reg_2377[0]_i_60_n_0\
    );
\p_Result_s_reg_2377[0]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_228(0),
      I1 => src_kernel_win_0_va_4_reg_2328(0),
      O => \p_Result_s_reg_2377[0]_i_61_n_0\
    );
\p_Result_s_reg_2377[0]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_228(3),
      I1 => src_kernel_win_0_va_1_fu_228(1),
      I2 => src_kernel_win_0_va_1_fu_228(0),
      I3 => src_kernel_win_0_va_1_fu_228(2),
      I4 => src_kernel_win_0_va_1_fu_228(4),
      O => \p_Result_s_reg_2377[0]_i_62_n_0\
    );
\p_Result_s_reg_2377[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999666666669"
    )
        port map (
      I0 => \p_Result_s_reg_2377[0]_i_4_n_0\,
      I1 => \p_Result_s_reg_2377_reg[0]_i_18_n_2\,
      I2 => \src_kernel_win_0_va_fu_224_reg_n_0_[7]\,
      I3 => \tmp_56_reg_2367[7]_i_2_n_0\,
      I4 => p_shl_cast_fu_1340_p1(7),
      I5 => \p_Result_s_reg_2377_reg[0]_i_19_n_2\,
      O => \p_Result_s_reg_2377[0]_i_7_n_0\
    );
\p_Result_s_reg_2377[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE11EE1E11E"
    )
        port map (
      I0 => p_shl_cast_fu_1340_p1(7),
      I1 => \tmp_56_reg_2367[7]_i_2_n_0\,
      I2 => \src_kernel_win_0_va_fu_224_reg_n_0_[7]\,
      I3 => \p_Result_s_reg_2377[0]_i_5_n_0\,
      I4 => tmp23_fu_1381_p2(8),
      I5 => p_0_in3_in(8),
      O => \p_Result_s_reg_2377[0]_i_8_n_0\
    );
\p_Result_s_reg_2377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => p_Val2_s_fu_1391_p2(10),
      Q => p_Result_s_reg_2377,
      R => '0'
    );
\p_Result_s_reg_2377_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_s_reg_2377_reg[0]_i_20_n_0\,
      CO(3 downto 2) => \NLW_p_Result_s_reg_2377_reg[0]_i_18_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Result_s_reg_2377_reg[0]_i_18_n_2\,
      CO(0) => \NLW_p_Result_s_reg_2377_reg[0]_i_18_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_Result_s_reg_2377[0]_i_30_n_0\,
      O(3 downto 1) => \NLW_p_Result_s_reg_2377_reg[0]_i_18_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp23_fu_1381_p2(8),
      S(3 downto 1) => B"001",
      S(0) => \p_Result_s_reg_2377[0]_i_31_n_0\
    );
\p_Result_s_reg_2377_reg[0]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_s_reg_2377_reg[0]_i_21_n_0\,
      CO(3 downto 2) => \NLW_p_Result_s_reg_2377_reg[0]_i_19_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Result_s_reg_2377_reg[0]_i_19_n_2\,
      CO(0) => \NLW_p_Result_s_reg_2377_reg[0]_i_19_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_144_0_0_cast_fu_1270_p1(8),
      O(3 downto 1) => \NLW_p_Result_s_reg_2377_reg[0]_i_19_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in3_in(8),
      S(3 downto 1) => B"001",
      S(0) => \p_Result_s_reg_2377[0]_i_32_n_0\
    );
\p_Result_s_reg_2377_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_s_reg_2377_reg[0]_i_3_n_0\,
      CO(3 downto 2) => \NLW_p_Result_s_reg_2377_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Result_s_reg_2377_reg[0]_i_2_n_2\,
      CO(0) => \p_Result_s_reg_2377_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \p_Result_s_reg_2377[0]_i_4_n_0\,
      DI(0) => \p_Result_s_reg_2377[0]_i_5_n_0\,
      O(3) => \NLW_p_Result_s_reg_2377_reg[0]_i_2_O_UNCONNECTED\(3),
      O(2) => p_Val2_s_fu_1391_p2(10),
      O(1 downto 0) => \p_Val2_s_fu_1391_p2__0\(9 downto 8),
      S(3) => '0',
      S(2) => \p_Result_s_reg_2377[0]_i_6_n_0\,
      S(1) => \p_Result_s_reg_2377[0]_i_7_n_0\,
      S(0) => \p_Result_s_reg_2377[0]_i_8_n_0\
    );
\p_Result_s_reg_2377_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_s_reg_2377_reg[0]_i_29_n_0\,
      CO(3) => \p_Result_s_reg_2377_reg[0]_i_20_n_0\,
      CO(2) => \p_Result_s_reg_2377_reg[0]_i_20_n_1\,
      CO(1) => \p_Result_s_reg_2377_reg[0]_i_20_n_2\,
      CO(0) => \p_Result_s_reg_2377_reg[0]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \p_Result_s_reg_2377[0]_i_33_n_0\,
      DI(2) => \p_Result_s_reg_2377[0]_i_34_n_0\,
      DI(1) => \p_Result_s_reg_2377[0]_i_35_n_0\,
      DI(0) => \p_Result_s_reg_2377[0]_i_36_n_0\,
      O(3 downto 0) => tmp23_fu_1381_p2(7 downto 4),
      S(3) => \p_Result_s_reg_2377[0]_i_37_n_0\,
      S(2) => \p_Result_s_reg_2377[0]_i_38_n_0\,
      S(1) => \p_Result_s_reg_2377[0]_i_39_n_0\,
      S(0) => \p_Result_s_reg_2377[0]_i_40_n_0\
    );
\p_Result_s_reg_2377_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_s_reg_2377_reg[0]_i_24_n_0\,
      CO(3) => \p_Result_s_reg_2377_reg[0]_i_21_n_0\,
      CO(2) => \p_Result_s_reg_2377_reg[0]_i_21_n_1\,
      CO(1) => \p_Result_s_reg_2377_reg[0]_i_21_n_2\,
      CO(0) => \p_Result_s_reg_2377_reg[0]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \p_Result_s_reg_2377[0]_i_41_n_0\,
      DI(2) => \p_Result_s_reg_2377[0]_i_42_n_0\,
      DI(1) => \p_Result_s_reg_2377[0]_i_43_n_0\,
      DI(0) => \p_Result_s_reg_2377[0]_i_44_n_0\,
      O(3 downto 0) => p_0_in3_in(7 downto 4),
      S(3) => \p_Result_s_reg_2377[0]_i_45_n_0\,
      S(2) => \p_Result_s_reg_2377[0]_i_46_n_0\,
      S(1) => \p_Result_s_reg_2377[0]_i_47_n_0\,
      S(0) => \p_Result_s_reg_2377[0]_i_48_n_0\
    );
\p_Result_s_reg_2377_reg[0]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Result_s_reg_2377_reg[0]_i_24_n_0\,
      CO(2) => \p_Result_s_reg_2377_reg[0]_i_24_n_1\,
      CO(1) => \p_Result_s_reg_2377_reg[0]_i_24_n_2\,
      CO(0) => \p_Result_s_reg_2377_reg[0]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \p_Result_s_reg_2377[0]_i_49_n_0\,
      DI(2) => \p_Result_s_reg_2377[0]_i_50_n_0\,
      DI(1) => tmp_144_0_0_cast_fu_1270_p1(1),
      DI(0) => src_kernel_win_0_va_5_reg_2334(0),
      O(3 downto 0) => p_0_in3_in(3 downto 0),
      S(3) => \p_Result_s_reg_2377[0]_i_51_n_0\,
      S(2) => \p_Result_s_reg_2377[0]_i_52_n_0\,
      S(1) => \p_Result_s_reg_2377[0]_i_53_n_0\,
      S(0) => \p_Result_s_reg_2377[0]_i_54_n_0\
    );
\p_Result_s_reg_2377_reg[0]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Result_s_reg_2377_reg[0]_i_29_n_0\,
      CO(2) => \p_Result_s_reg_2377_reg[0]_i_29_n_1\,
      CO(1) => \p_Result_s_reg_2377_reg[0]_i_29_n_2\,
      CO(0) => \p_Result_s_reg_2377_reg[0]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \p_Result_s_reg_2377[0]_i_55_n_0\,
      DI(2) => \p_Result_s_reg_2377[0]_i_56_n_0\,
      DI(1) => \p_Result_s_reg_2377[0]_i_57_n_0\,
      DI(0) => src_kernel_win_0_va_1_fu_228(0),
      O(3 downto 0) => tmp23_fu_1381_p2(3 downto 0),
      S(3) => \p_Result_s_reg_2377[0]_i_58_n_0\,
      S(2) => \p_Result_s_reg_2377[0]_i_59_n_0\,
      S(1) => \p_Result_s_reg_2377[0]_i_60_n_0\,
      S(0) => \p_Result_s_reg_2377[0]_i_61_n_0\
    );
\p_Result_s_reg_2377_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Result_s_reg_2377_reg[0]_i_9_n_0\,
      CO(3) => \p_Result_s_reg_2377_reg[0]_i_3_n_0\,
      CO(2) => \p_Result_s_reg_2377_reg[0]_i_3_n_1\,
      CO(1) => \p_Result_s_reg_2377_reg[0]_i_3_n_2\,
      CO(0) => \p_Result_s_reg_2377_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \p_Result_s_reg_2377[0]_i_10_n_0\,
      DI(2) => \p_Result_s_reg_2377[0]_i_11_n_0\,
      DI(1) => \p_Result_s_reg_2377[0]_i_12_n_0\,
      DI(0) => \p_Result_s_reg_2377[0]_i_13_n_0\,
      O(3 downto 0) => \NLW_p_Result_s_reg_2377_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Result_s_reg_2377[0]_i_14_n_0\,
      S(2) => \p_Result_s_reg_2377[0]_i_15_n_0\,
      S(1) => \p_Result_s_reg_2377[0]_i_16_n_0\,
      S(0) => \p_Result_s_reg_2377[0]_i_17_n_0\
    );
\p_Result_s_reg_2377_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Result_s_reg_2377_reg[0]_i_9_n_0\,
      CO(2) => \p_Result_s_reg_2377_reg[0]_i_9_n_1\,
      CO(1) => \p_Result_s_reg_2377_reg[0]_i_9_n_2\,
      CO(0) => \p_Result_s_reg_2377_reg[0]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \p_Result_s_reg_2377[0]_i_22_n_0\,
      DI(2) => \p_Result_s_reg_2377[0]_i_23_n_0\,
      DI(1 downto 0) => p_0_in3_in(1 downto 0),
      O(3 downto 0) => \NLW_p_Result_s_reg_2377_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Result_s_reg_2377[0]_i_25_n_0\,
      S(2) => \p_Result_s_reg_2377[0]_i_26_n_0\,
      S(1) => \p_Result_s_reg_2377[0]_i_27_n_0\,
      S(0) => \p_Result_s_reg_2377[0]_i_28_n_0\
    );
\right_border_buf_0_1_fu_276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_0_s_fu_272(0),
      Q => right_border_buf_0_1_fu_276(0),
      R => '0'
    );
\right_border_buf_0_1_fu_276_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_0_s_fu_272(1),
      Q => right_border_buf_0_1_fu_276(1),
      R => '0'
    );
\right_border_buf_0_1_fu_276_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_0_s_fu_272(2),
      Q => right_border_buf_0_1_fu_276(2),
      R => '0'
    );
\right_border_buf_0_1_fu_276_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_0_s_fu_272(3),
      Q => right_border_buf_0_1_fu_276(3),
      R => '0'
    );
\right_border_buf_0_1_fu_276_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_0_s_fu_272(4),
      Q => right_border_buf_0_1_fu_276(4),
      R => '0'
    );
\right_border_buf_0_1_fu_276_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_0_s_fu_272(5),
      Q => right_border_buf_0_1_fu_276(5),
      R => '0'
    );
\right_border_buf_0_1_fu_276_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_0_s_fu_272(6),
      Q => right_border_buf_0_1_fu_276(6),
      R => '0'
    );
\right_border_buf_0_1_fu_276_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_0_s_fu_272(7),
      Q => right_border_buf_0_1_fu_276(7),
      R => '0'
    );
\right_border_buf_0_2_fu_284[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^icmp_reg_2202_reg[0]_0\,
      I1 => or_cond_i_i_reg_2248,
      I2 => \exitcond461_i_reg_2239_reg_n_0_[0]\,
      I3 => ap_block_pp0_stage0_subdone2_in,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter1,
      O => right_border_buf_0_1_fu_2760
    );
\right_border_buf_0_2_fu_284_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_0_val_1_0_fu_863_p3(0),
      Q => right_border_buf_0_2_fu_284(0),
      R => '0'
    );
\right_border_buf_0_2_fu_284_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_0_val_1_0_fu_863_p3(1),
      Q => right_border_buf_0_2_fu_284(1),
      R => '0'
    );
\right_border_buf_0_2_fu_284_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_0_val_1_0_fu_863_p3(2),
      Q => right_border_buf_0_2_fu_284(2),
      R => '0'
    );
\right_border_buf_0_2_fu_284_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_0_val_1_0_fu_863_p3(3),
      Q => right_border_buf_0_2_fu_284(3),
      R => '0'
    );
\right_border_buf_0_2_fu_284_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_0_val_1_0_fu_863_p3(4),
      Q => right_border_buf_0_2_fu_284(4),
      R => '0'
    );
\right_border_buf_0_2_fu_284_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_0_val_1_0_fu_863_p3(5),
      Q => right_border_buf_0_2_fu_284(5),
      R => '0'
    );
\right_border_buf_0_2_fu_284_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_0_val_1_0_fu_863_p3(6),
      Q => right_border_buf_0_2_fu_284(6),
      R => '0'
    );
\right_border_buf_0_2_fu_284_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_0_val_1_0_fu_863_p3(7),
      Q => right_border_buf_0_2_fu_284(7),
      R => '0'
    );
\right_border_buf_0_3_fu_288_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_0_2_fu_284(0),
      Q => right_border_buf_0_3_fu_288(0),
      R => '0'
    );
\right_border_buf_0_3_fu_288_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_0_2_fu_284(1),
      Q => right_border_buf_0_3_fu_288(1),
      R => '0'
    );
\right_border_buf_0_3_fu_288_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_0_2_fu_284(2),
      Q => right_border_buf_0_3_fu_288(2),
      R => '0'
    );
\right_border_buf_0_3_fu_288_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_0_2_fu_284(3),
      Q => right_border_buf_0_3_fu_288(3),
      R => '0'
    );
\right_border_buf_0_3_fu_288_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_0_2_fu_284(4),
      Q => right_border_buf_0_3_fu_288(4),
      R => '0'
    );
\right_border_buf_0_3_fu_288_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_0_2_fu_284(5),
      Q => right_border_buf_0_3_fu_288(5),
      R => '0'
    );
\right_border_buf_0_3_fu_288_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_0_2_fu_284(6),
      Q => right_border_buf_0_3_fu_288(6),
      R => '0'
    );
\right_border_buf_0_3_fu_288_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_0_2_fu_284(7),
      Q => right_border_buf_0_3_fu_288(7),
      R => '0'
    );
\right_border_buf_0_4_fu_296_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_0_val_2_0_fu_882_p3(0),
      Q => right_border_buf_0_4_fu_296(0),
      R => '0'
    );
\right_border_buf_0_4_fu_296_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_0_val_2_0_fu_882_p3(1),
      Q => right_border_buf_0_4_fu_296(1),
      R => '0'
    );
\right_border_buf_0_4_fu_296_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_0_val_2_0_fu_882_p3(2),
      Q => right_border_buf_0_4_fu_296(2),
      R => '0'
    );
\right_border_buf_0_4_fu_296_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_0_val_2_0_fu_882_p3(3),
      Q => right_border_buf_0_4_fu_296(3),
      R => '0'
    );
\right_border_buf_0_4_fu_296_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_0_val_2_0_fu_882_p3(4),
      Q => right_border_buf_0_4_fu_296(4),
      R => '0'
    );
\right_border_buf_0_4_fu_296_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_0_val_2_0_fu_882_p3(5),
      Q => right_border_buf_0_4_fu_296(5),
      R => '0'
    );
\right_border_buf_0_4_fu_296_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_0_val_2_0_fu_882_p3(6),
      Q => right_border_buf_0_4_fu_296(6),
      R => '0'
    );
\right_border_buf_0_4_fu_296_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_0_val_2_0_fu_882_p3(7),
      Q => right_border_buf_0_4_fu_296(7),
      R => '0'
    );
\right_border_buf_0_5_fu_300_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_0_4_fu_296(0),
      Q => right_border_buf_0_5_fu_300(0),
      R => '0'
    );
\right_border_buf_0_5_fu_300_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_0_4_fu_296(1),
      Q => right_border_buf_0_5_fu_300(1),
      R => '0'
    );
\right_border_buf_0_5_fu_300_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_0_4_fu_296(2),
      Q => right_border_buf_0_5_fu_300(2),
      R => '0'
    );
\right_border_buf_0_5_fu_300_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_0_4_fu_296(3),
      Q => right_border_buf_0_5_fu_300(3),
      R => '0'
    );
\right_border_buf_0_5_fu_300_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_0_4_fu_296(4),
      Q => right_border_buf_0_5_fu_300(4),
      R => '0'
    );
\right_border_buf_0_5_fu_300_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_0_4_fu_296(5),
      Q => right_border_buf_0_5_fu_300(5),
      R => '0'
    );
\right_border_buf_0_5_fu_300_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_0_4_fu_296(6),
      Q => right_border_buf_0_5_fu_300(6),
      R => '0'
    );
\right_border_buf_0_5_fu_300_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_0_4_fu_296(7),
      Q => right_border_buf_0_5_fu_300(7),
      R => '0'
    );
\right_border_buf_0_s_fu_272_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_0_val_0_0_fu_844_p3(0),
      Q => right_border_buf_0_s_fu_272(0),
      R => '0'
    );
\right_border_buf_0_s_fu_272_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_0_val_0_0_fu_844_p3(1),
      Q => right_border_buf_0_s_fu_272(1),
      R => '0'
    );
\right_border_buf_0_s_fu_272_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_0_val_0_0_fu_844_p3(2),
      Q => right_border_buf_0_s_fu_272(2),
      R => '0'
    );
\right_border_buf_0_s_fu_272_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_0_val_0_0_fu_844_p3(3),
      Q => right_border_buf_0_s_fu_272(3),
      R => '0'
    );
\right_border_buf_0_s_fu_272_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_0_val_0_0_fu_844_p3(4),
      Q => right_border_buf_0_s_fu_272(4),
      R => '0'
    );
\right_border_buf_0_s_fu_272_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_0_val_0_0_fu_844_p3(5),
      Q => right_border_buf_0_s_fu_272(5),
      R => '0'
    );
\right_border_buf_0_s_fu_272_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_0_val_0_0_fu_844_p3(6),
      Q => right_border_buf_0_s_fu_272(6),
      R => '0'
    );
\right_border_buf_0_s_fu_272_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_0_val_0_0_fu_844_p3(7),
      Q => right_border_buf_0_s_fu_272(7),
      R => '0'
    );
\right_border_buf_1_1_fu_312_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_1_s_fu_308(0),
      Q => right_border_buf_1_1_fu_312(0),
      R => '0'
    );
\right_border_buf_1_1_fu_312_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_1_s_fu_308(1),
      Q => right_border_buf_1_1_fu_312(1),
      R => '0'
    );
\right_border_buf_1_1_fu_312_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_1_s_fu_308(2),
      Q => right_border_buf_1_1_fu_312(2),
      R => '0'
    );
\right_border_buf_1_1_fu_312_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_1_s_fu_308(3),
      Q => right_border_buf_1_1_fu_312(3),
      R => '0'
    );
\right_border_buf_1_1_fu_312_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_1_s_fu_308(4),
      Q => right_border_buf_1_1_fu_312(4),
      R => '0'
    );
\right_border_buf_1_1_fu_312_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_1_s_fu_308(5),
      Q => right_border_buf_1_1_fu_312(5),
      R => '0'
    );
\right_border_buf_1_1_fu_312_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_1_s_fu_308(6),
      Q => right_border_buf_1_1_fu_312(6),
      R => '0'
    );
\right_border_buf_1_1_fu_312_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_1_s_fu_308(7),
      Q => right_border_buf_1_1_fu_312(7),
      R => '0'
    );
\right_border_buf_1_2_fu_320_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_1_val_1_0_fu_1013_p3(0),
      Q => right_border_buf_1_2_fu_320(0),
      R => '0'
    );
\right_border_buf_1_2_fu_320_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_1_val_1_0_fu_1013_p3(1),
      Q => right_border_buf_1_2_fu_320(1),
      R => '0'
    );
\right_border_buf_1_2_fu_320_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_1_val_1_0_fu_1013_p3(2),
      Q => right_border_buf_1_2_fu_320(2),
      R => '0'
    );
\right_border_buf_1_2_fu_320_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_1_val_1_0_fu_1013_p3(3),
      Q => right_border_buf_1_2_fu_320(3),
      R => '0'
    );
\right_border_buf_1_2_fu_320_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_1_val_1_0_fu_1013_p3(4),
      Q => right_border_buf_1_2_fu_320(4),
      R => '0'
    );
\right_border_buf_1_2_fu_320_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_1_val_1_0_fu_1013_p3(5),
      Q => right_border_buf_1_2_fu_320(5),
      R => '0'
    );
\right_border_buf_1_2_fu_320_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_1_val_1_0_fu_1013_p3(6),
      Q => right_border_buf_1_2_fu_320(6),
      R => '0'
    );
\right_border_buf_1_2_fu_320_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_1_val_1_0_fu_1013_p3(7),
      Q => right_border_buf_1_2_fu_320(7),
      R => '0'
    );
\right_border_buf_1_3_fu_324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_1_2_fu_320(0),
      Q => right_border_buf_1_3_fu_324(0),
      R => '0'
    );
\right_border_buf_1_3_fu_324_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_1_2_fu_320(1),
      Q => right_border_buf_1_3_fu_324(1),
      R => '0'
    );
\right_border_buf_1_3_fu_324_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_1_2_fu_320(2),
      Q => right_border_buf_1_3_fu_324(2),
      R => '0'
    );
\right_border_buf_1_3_fu_324_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_1_2_fu_320(3),
      Q => right_border_buf_1_3_fu_324(3),
      R => '0'
    );
\right_border_buf_1_3_fu_324_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_1_2_fu_320(4),
      Q => right_border_buf_1_3_fu_324(4),
      R => '0'
    );
\right_border_buf_1_3_fu_324_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_1_2_fu_320(5),
      Q => right_border_buf_1_3_fu_324(5),
      R => '0'
    );
\right_border_buf_1_3_fu_324_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_1_2_fu_320(6),
      Q => right_border_buf_1_3_fu_324(6),
      R => '0'
    );
\right_border_buf_1_3_fu_324_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_1_2_fu_320(7),
      Q => right_border_buf_1_3_fu_324(7),
      R => '0'
    );
\right_border_buf_1_4_fu_332_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_1_val_2_0_fu_1032_p3(0),
      Q => right_border_buf_1_4_fu_332(0),
      R => '0'
    );
\right_border_buf_1_4_fu_332_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_1_val_2_0_fu_1032_p3(1),
      Q => right_border_buf_1_4_fu_332(1),
      R => '0'
    );
\right_border_buf_1_4_fu_332_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_1_val_2_0_fu_1032_p3(2),
      Q => right_border_buf_1_4_fu_332(2),
      R => '0'
    );
\right_border_buf_1_4_fu_332_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_1_val_2_0_fu_1032_p3(3),
      Q => right_border_buf_1_4_fu_332(3),
      R => '0'
    );
\right_border_buf_1_4_fu_332_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_1_val_2_0_fu_1032_p3(4),
      Q => right_border_buf_1_4_fu_332(4),
      R => '0'
    );
\right_border_buf_1_4_fu_332_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_1_val_2_0_fu_1032_p3(5),
      Q => right_border_buf_1_4_fu_332(5),
      R => '0'
    );
\right_border_buf_1_4_fu_332_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_1_val_2_0_fu_1032_p3(6),
      Q => right_border_buf_1_4_fu_332(6),
      R => '0'
    );
\right_border_buf_1_4_fu_332_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_1_val_2_0_fu_1032_p3(7),
      Q => right_border_buf_1_4_fu_332(7),
      R => '0'
    );
\right_border_buf_1_5_fu_336_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_1_4_fu_332(0),
      Q => right_border_buf_1_5_fu_336(0),
      R => '0'
    );
\right_border_buf_1_5_fu_336_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_1_4_fu_332(1),
      Q => right_border_buf_1_5_fu_336(1),
      R => '0'
    );
\right_border_buf_1_5_fu_336_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_1_4_fu_332(2),
      Q => right_border_buf_1_5_fu_336(2),
      R => '0'
    );
\right_border_buf_1_5_fu_336_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_1_4_fu_332(3),
      Q => right_border_buf_1_5_fu_336(3),
      R => '0'
    );
\right_border_buf_1_5_fu_336_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_1_4_fu_332(4),
      Q => right_border_buf_1_5_fu_336(4),
      R => '0'
    );
\right_border_buf_1_5_fu_336_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_1_4_fu_332(5),
      Q => right_border_buf_1_5_fu_336(5),
      R => '0'
    );
\right_border_buf_1_5_fu_336_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_1_4_fu_332(6),
      Q => right_border_buf_1_5_fu_336(6),
      R => '0'
    );
\right_border_buf_1_5_fu_336_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_1_4_fu_332(7),
      Q => right_border_buf_1_5_fu_336(7),
      R => '0'
    );
\right_border_buf_1_s_fu_308_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_1_val_0_0_fu_994_p3(0),
      Q => right_border_buf_1_s_fu_308(0),
      R => '0'
    );
\right_border_buf_1_s_fu_308_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_1_val_0_0_fu_994_p3(1),
      Q => right_border_buf_1_s_fu_308(1),
      R => '0'
    );
\right_border_buf_1_s_fu_308_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_1_val_0_0_fu_994_p3(2),
      Q => right_border_buf_1_s_fu_308(2),
      R => '0'
    );
\right_border_buf_1_s_fu_308_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_1_val_0_0_fu_994_p3(3),
      Q => right_border_buf_1_s_fu_308(3),
      R => '0'
    );
\right_border_buf_1_s_fu_308_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_1_val_0_0_fu_994_p3(4),
      Q => right_border_buf_1_s_fu_308(4),
      R => '0'
    );
\right_border_buf_1_s_fu_308_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_1_val_0_0_fu_994_p3(5),
      Q => right_border_buf_1_s_fu_308(5),
      R => '0'
    );
\right_border_buf_1_s_fu_308_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_1_val_0_0_fu_994_p3(6),
      Q => right_border_buf_1_s_fu_308(6),
      R => '0'
    );
\right_border_buf_1_s_fu_308_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_1_val_0_0_fu_994_p3(7),
      Q => right_border_buf_1_s_fu_308(7),
      R => '0'
    );
\right_border_buf_2_1_fu_292_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_2_val_2_0_fu_1173_p3(0),
      Q => right_border_buf_2_1_fu_292(0),
      R => '0'
    );
\right_border_buf_2_1_fu_292_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_2_val_2_0_fu_1173_p3(1),
      Q => right_border_buf_2_1_fu_292(1),
      R => '0'
    );
\right_border_buf_2_1_fu_292_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_2_val_2_0_fu_1173_p3(2),
      Q => right_border_buf_2_1_fu_292(2),
      R => '0'
    );
\right_border_buf_2_1_fu_292_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_2_val_2_0_fu_1173_p3(3),
      Q => right_border_buf_2_1_fu_292(3),
      R => '0'
    );
\right_border_buf_2_1_fu_292_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_2_val_2_0_fu_1173_p3(4),
      Q => right_border_buf_2_1_fu_292(4),
      R => '0'
    );
\right_border_buf_2_1_fu_292_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_2_val_2_0_fu_1173_p3(5),
      Q => right_border_buf_2_1_fu_292(5),
      R => '0'
    );
\right_border_buf_2_1_fu_292_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_2_val_2_0_fu_1173_p3(6),
      Q => right_border_buf_2_1_fu_292(6),
      R => '0'
    );
\right_border_buf_2_1_fu_292_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_2_val_2_0_fu_1173_p3(7),
      Q => right_border_buf_2_1_fu_292(7),
      R => '0'
    );
\right_border_buf_2_2_fu_304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_2_3_fu_316(0),
      Q => right_border_buf_2_2_fu_304(0),
      R => '0'
    );
\right_border_buf_2_2_fu_304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_2_3_fu_316(1),
      Q => right_border_buf_2_2_fu_304(1),
      R => '0'
    );
\right_border_buf_2_2_fu_304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_2_3_fu_316(2),
      Q => right_border_buf_2_2_fu_304(2),
      R => '0'
    );
\right_border_buf_2_2_fu_304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_2_3_fu_316(3),
      Q => right_border_buf_2_2_fu_304(3),
      R => '0'
    );
\right_border_buf_2_2_fu_304_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_2_3_fu_316(4),
      Q => right_border_buf_2_2_fu_304(4),
      R => '0'
    );
\right_border_buf_2_2_fu_304_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_2_3_fu_316(5),
      Q => right_border_buf_2_2_fu_304(5),
      R => '0'
    );
\right_border_buf_2_2_fu_304_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_2_3_fu_316(6),
      Q => right_border_buf_2_2_fu_304(6),
      R => '0'
    );
\right_border_buf_2_2_fu_304_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_2_3_fu_316(7),
      Q => right_border_buf_2_2_fu_304(7),
      R => '0'
    );
\right_border_buf_2_3_fu_316_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_2_val_1_0_fu_1154_p3(0),
      Q => right_border_buf_2_3_fu_316(0),
      R => '0'
    );
\right_border_buf_2_3_fu_316_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_2_val_1_0_fu_1154_p3(1),
      Q => right_border_buf_2_3_fu_316(1),
      R => '0'
    );
\right_border_buf_2_3_fu_316_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_2_val_1_0_fu_1154_p3(2),
      Q => right_border_buf_2_3_fu_316(2),
      R => '0'
    );
\right_border_buf_2_3_fu_316_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_2_val_1_0_fu_1154_p3(3),
      Q => right_border_buf_2_3_fu_316(3),
      R => '0'
    );
\right_border_buf_2_3_fu_316_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_2_val_1_0_fu_1154_p3(4),
      Q => right_border_buf_2_3_fu_316(4),
      R => '0'
    );
\right_border_buf_2_3_fu_316_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_2_val_1_0_fu_1154_p3(5),
      Q => right_border_buf_2_3_fu_316(5),
      R => '0'
    );
\right_border_buf_2_3_fu_316_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_2_val_1_0_fu_1154_p3(6),
      Q => right_border_buf_2_3_fu_316(6),
      R => '0'
    );
\right_border_buf_2_3_fu_316_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_2_val_1_0_fu_1154_p3(7),
      Q => right_border_buf_2_3_fu_316(7),
      R => '0'
    );
\right_border_buf_2_4_fu_328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_2_5_fu_340(0),
      Q => right_border_buf_2_4_fu_328(0),
      R => '0'
    );
\right_border_buf_2_4_fu_328_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_2_5_fu_340(1),
      Q => right_border_buf_2_4_fu_328(1),
      R => '0'
    );
\right_border_buf_2_4_fu_328_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_2_5_fu_340(2),
      Q => right_border_buf_2_4_fu_328(2),
      R => '0'
    );
\right_border_buf_2_4_fu_328_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_2_5_fu_340(3),
      Q => right_border_buf_2_4_fu_328(3),
      R => '0'
    );
\right_border_buf_2_4_fu_328_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_2_5_fu_340(4),
      Q => right_border_buf_2_4_fu_328(4),
      R => '0'
    );
\right_border_buf_2_4_fu_328_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_2_5_fu_340(5),
      Q => right_border_buf_2_4_fu_328(5),
      R => '0'
    );
\right_border_buf_2_4_fu_328_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_2_5_fu_340(6),
      Q => right_border_buf_2_4_fu_328(6),
      R => '0'
    );
\right_border_buf_2_4_fu_328_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_2_5_fu_340(7),
      Q => right_border_buf_2_4_fu_328(7),
      R => '0'
    );
\right_border_buf_2_5_fu_340_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_2_val_0_0_fu_1135_p3(0),
      Q => right_border_buf_2_5_fu_340(0),
      R => '0'
    );
\right_border_buf_2_5_fu_340_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_2_val_0_0_fu_1135_p3(1),
      Q => right_border_buf_2_5_fu_340(1),
      R => '0'
    );
\right_border_buf_2_5_fu_340_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_2_val_0_0_fu_1135_p3(2),
      Q => right_border_buf_2_5_fu_340(2),
      R => '0'
    );
\right_border_buf_2_5_fu_340_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_2_val_0_0_fu_1135_p3(3),
      Q => right_border_buf_2_5_fu_340(3),
      R => '0'
    );
\right_border_buf_2_5_fu_340_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_2_val_0_0_fu_1135_p3(4),
      Q => right_border_buf_2_5_fu_340(4),
      R => '0'
    );
\right_border_buf_2_5_fu_340_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_2_val_0_0_fu_1135_p3(5),
      Q => right_border_buf_2_5_fu_340(5),
      R => '0'
    );
\right_border_buf_2_5_fu_340_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_2_val_0_0_fu_1135_p3(6),
      Q => right_border_buf_2_5_fu_340(6),
      R => '0'
    );
\right_border_buf_2_5_fu_340_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => col_buf_2_val_0_0_fu_1135_p3(7),
      Q => right_border_buf_2_5_fu_340(7),
      R => '0'
    );
\right_border_buf_2_s_fu_280_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_2_1_fu_292(0),
      Q => right_border_buf_2_s_fu_280(0),
      R => '0'
    );
\right_border_buf_2_s_fu_280_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_2_1_fu_292(1),
      Q => right_border_buf_2_s_fu_280(1),
      R => '0'
    );
\right_border_buf_2_s_fu_280_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_2_1_fu_292(2),
      Q => right_border_buf_2_s_fu_280(2),
      R => '0'
    );
\right_border_buf_2_s_fu_280_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_2_1_fu_292(3),
      Q => right_border_buf_2_s_fu_280(3),
      R => '0'
    );
\right_border_buf_2_s_fu_280_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_2_1_fu_292(4),
      Q => right_border_buf_2_s_fu_280(4),
      R => '0'
    );
\right_border_buf_2_s_fu_280_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_2_1_fu_292(5),
      Q => right_border_buf_2_s_fu_280(5),
      R => '0'
    );
\right_border_buf_2_s_fu_280_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_2_1_fu_292(6),
      Q => right_border_buf_2_s_fu_280(6),
      R => '0'
    );
\right_border_buf_2_s_fu_280_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_1_fu_2760,
      D => right_border_buf_2_1_fu_292(7),
      Q => right_border_buf_2_s_fu_280(7),
      R => '0'
    );
\row_assign_8_0_2_t_reg_2232[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t_V_reg_553_reg_n_0_[0]\,
      I1 => \t_V_reg_553_reg_n_0_[1]\,
      O => row_assign_8_0_2_t_fu_649_p2(1)
    );
\row_assign_8_0_2_t_reg_2232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_2202[0]_i_1_n_0\,
      D => row_assign_8_0_2_t_fu_649_p2(1),
      Q => row_assign_8_0_2_t_reg_2232(1),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_228_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => p_shl_cast_fu_1340_p1(1),
      Q => src_kernel_win_0_va_1_fu_228(0),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_228_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => p_shl_cast_fu_1340_p1(2),
      Q => src_kernel_win_0_va_1_fu_228(1),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_228_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => p_shl_cast_fu_1340_p1(3),
      Q => src_kernel_win_0_va_1_fu_228(2),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_228_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => p_shl_cast_fu_1340_p1(4),
      Q => src_kernel_win_0_va_1_fu_228(3),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_228_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => p_shl_cast_fu_1340_p1(5),
      Q => src_kernel_win_0_va_1_fu_228(4),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_228_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => p_shl_cast_fu_1340_p1(6),
      Q => src_kernel_win_0_va_1_fu_228(5),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_228_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => p_shl_cast_fu_1340_p1(7),
      Q => src_kernel_win_0_va_1_fu_228(6),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_228_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => \src_kernel_win_0_va_fu_224_reg_n_0_[7]\,
      Q => src_kernel_win_0_va_1_fu_228(7),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_0_va_5_reg_2334(0),
      Q => tmp_144_0_0_cast_fu_1270_p1(1),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_0_va_5_reg_2334(1),
      Q => tmp_144_0_0_cast_fu_1270_p1(2),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_0_va_5_reg_2334(2),
      Q => tmp_144_0_0_cast_fu_1270_p1(3),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_0_va_5_reg_2334(3),
      Q => tmp_144_0_0_cast_fu_1270_p1(4),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_0_va_5_reg_2334(4),
      Q => tmp_144_0_0_cast_fu_1270_p1(5),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_232_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_0_va_5_reg_2334(5),
      Q => tmp_144_0_0_cast_fu_1270_p1(6),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_232_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_0_va_5_reg_2334(6),
      Q => tmp_144_0_0_cast_fu_1270_p1(7),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_232_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_0_va_5_reg_2334(7),
      Q => tmp_144_0_0_cast_fu_1270_p1(8),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => tmp_144_0_0_cast_fu_1270_p1(1),
      Q => src_kernel_win_0_va_3_fu_236(0),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => tmp_144_0_0_cast_fu_1270_p1(2),
      Q => src_kernel_win_0_va_3_fu_236(1),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => tmp_144_0_0_cast_fu_1270_p1(3),
      Q => src_kernel_win_0_va_3_fu_236(2),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => tmp_144_0_0_cast_fu_1270_p1(4),
      Q => src_kernel_win_0_va_3_fu_236(3),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => tmp_144_0_0_cast_fu_1270_p1(5),
      Q => src_kernel_win_0_va_3_fu_236(4),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => tmp_144_0_0_cast_fu_1270_p1(6),
      Q => src_kernel_win_0_va_3_fu_236(5),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => tmp_144_0_0_cast_fu_1270_p1(7),
      Q => src_kernel_win_0_va_3_fu_236(6),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => tmp_144_0_0_cast_fu_1270_p1(8),
      Q => src_kernel_win_0_va_3_fu_236(7),
      R => '0'
    );
\src_kernel_win_0_va_4_reg_2328[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => exitcond461_i_reg_22390,
      I1 => \exitcond461_i_reg_2239_reg_n_0_[0]\,
      O => src_kernel_win_0_va_4_reg_23280
    );
\src_kernel_win_0_va_4_reg_2328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_0_va_4_fu_939_p3(0),
      Q => src_kernel_win_0_va_4_reg_2328(0),
      R => '0'
    );
\src_kernel_win_0_va_4_reg_2328_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_0_va_4_fu_939_p3(1),
      Q => src_kernel_win_0_va_4_reg_2328(1),
      R => '0'
    );
\src_kernel_win_0_va_4_reg_2328_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_0_va_4_fu_939_p3(2),
      Q => src_kernel_win_0_va_4_reg_2328(2),
      R => '0'
    );
\src_kernel_win_0_va_4_reg_2328_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_0_va_4_fu_939_p3(3),
      Q => src_kernel_win_0_va_4_reg_2328(3),
      R => '0'
    );
\src_kernel_win_0_va_4_reg_2328_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_0_va_4_fu_939_p3(4),
      Q => src_kernel_win_0_va_4_reg_2328(4),
      R => '0'
    );
\src_kernel_win_0_va_4_reg_2328_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_0_va_4_fu_939_p3(5),
      Q => src_kernel_win_0_va_4_reg_2328(5),
      R => '0'
    );
\src_kernel_win_0_va_4_reg_2328_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_0_va_4_fu_939_p3(6),
      Q => src_kernel_win_0_va_4_reg_2328(6),
      R => '0'
    );
\src_kernel_win_0_va_4_reg_2328_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_0_va_4_fu_939_p3(7),
      Q => src_kernel_win_0_va_4_reg_2328(7),
      R => '0'
    );
\src_kernel_win_0_va_5_reg_2334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_0_va_5_fu_957_p3(0),
      Q => src_kernel_win_0_va_5_reg_2334(0),
      R => '0'
    );
\src_kernel_win_0_va_5_reg_2334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_0_va_5_fu_957_p3(1),
      Q => src_kernel_win_0_va_5_reg_2334(1),
      R => '0'
    );
\src_kernel_win_0_va_5_reg_2334_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_0_va_5_fu_957_p3(2),
      Q => src_kernel_win_0_va_5_reg_2334(2),
      R => '0'
    );
\src_kernel_win_0_va_5_reg_2334_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_0_va_5_fu_957_p3(3),
      Q => src_kernel_win_0_va_5_reg_2334(3),
      R => '0'
    );
\src_kernel_win_0_va_5_reg_2334_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_0_va_5_fu_957_p3(4),
      Q => src_kernel_win_0_va_5_reg_2334(4),
      R => '0'
    );
\src_kernel_win_0_va_5_reg_2334_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_0_va_5_fu_957_p3(5),
      Q => src_kernel_win_0_va_5_reg_2334(5),
      R => '0'
    );
\src_kernel_win_0_va_5_reg_2334_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_0_va_5_fu_957_p3(6),
      Q => src_kernel_win_0_va_5_reg_2334(6),
      R => '0'
    );
\src_kernel_win_0_va_5_reg_2334_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_0_va_5_fu_957_p3(7),
      Q => src_kernel_win_0_va_5_reg_2334(7),
      R => '0'
    );
\src_kernel_win_0_va_fu_224[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone2_in,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => exitcond461_i_reg_2239_pp0_iter1_reg,
      O => src_kernel_win_0_va_1_fu_2280
    );
\src_kernel_win_0_va_fu_224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_0_va_4_reg_2328(0),
      Q => p_shl_cast_fu_1340_p1(1),
      R => '0'
    );
\src_kernel_win_0_va_fu_224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_0_va_4_reg_2328(1),
      Q => p_shl_cast_fu_1340_p1(2),
      R => '0'
    );
\src_kernel_win_0_va_fu_224_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_0_va_4_reg_2328(2),
      Q => p_shl_cast_fu_1340_p1(3),
      R => '0'
    );
\src_kernel_win_0_va_fu_224_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_0_va_4_reg_2328(3),
      Q => p_shl_cast_fu_1340_p1(4),
      R => '0'
    );
\src_kernel_win_0_va_fu_224_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_0_va_4_reg_2328(4),
      Q => p_shl_cast_fu_1340_p1(5),
      R => '0'
    );
\src_kernel_win_0_va_fu_224_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_0_va_4_reg_2328(5),
      Q => p_shl_cast_fu_1340_p1(6),
      R => '0'
    );
\src_kernel_win_0_va_fu_224_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_0_va_4_reg_2328(6),
      Q => p_shl_cast_fu_1340_p1(7),
      R => '0'
    );
\src_kernel_win_0_va_fu_224_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_0_va_4_reg_2328(7),
      Q => \src_kernel_win_0_va_fu_224_reg_n_0_[7]\,
      R => '0'
    );
\src_kernel_win_1_va_1_fu_244_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => p_shl1_cast_fu_1521_p1(1),
      Q => src_kernel_win_1_va_1_fu_244(0),
      R => '0'
    );
\src_kernel_win_1_va_1_fu_244_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => p_shl1_cast_fu_1521_p1(2),
      Q => src_kernel_win_1_va_1_fu_244(1),
      R => '0'
    );
\src_kernel_win_1_va_1_fu_244_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => p_shl1_cast_fu_1521_p1(3),
      Q => src_kernel_win_1_va_1_fu_244(2),
      R => '0'
    );
\src_kernel_win_1_va_1_fu_244_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => p_shl1_cast_fu_1521_p1(4),
      Q => src_kernel_win_1_va_1_fu_244(3),
      R => '0'
    );
\src_kernel_win_1_va_1_fu_244_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => p_shl1_cast_fu_1521_p1(5),
      Q => src_kernel_win_1_va_1_fu_244(4),
      R => '0'
    );
\src_kernel_win_1_va_1_fu_244_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => p_shl1_cast_fu_1521_p1(6),
      Q => src_kernel_win_1_va_1_fu_244(5),
      R => '0'
    );
\src_kernel_win_1_va_1_fu_244_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => p_shl1_cast_fu_1521_p1(7),
      Q => src_kernel_win_1_va_1_fu_244(6),
      R => '0'
    );
\src_kernel_win_1_va_1_fu_244_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => \src_kernel_win_1_va_fu_240_reg_n_0_[7]\,
      Q => src_kernel_win_1_va_1_fu_244(7),
      R => '0'
    );
\src_kernel_win_1_va_2_fu_248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_1_va_5_reg_2347(0),
      Q => tmp_144_1_0_cast_fu_1451_p1(1),
      R => '0'
    );
\src_kernel_win_1_va_2_fu_248_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_1_va_5_reg_2347(1),
      Q => tmp_144_1_0_cast_fu_1451_p1(2),
      R => '0'
    );
\src_kernel_win_1_va_2_fu_248_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_1_va_5_reg_2347(2),
      Q => tmp_144_1_0_cast_fu_1451_p1(3),
      R => '0'
    );
\src_kernel_win_1_va_2_fu_248_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_1_va_5_reg_2347(3),
      Q => tmp_144_1_0_cast_fu_1451_p1(4),
      R => '0'
    );
\src_kernel_win_1_va_2_fu_248_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_1_va_5_reg_2347(4),
      Q => tmp_144_1_0_cast_fu_1451_p1(5),
      R => '0'
    );
\src_kernel_win_1_va_2_fu_248_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_1_va_5_reg_2347(5),
      Q => tmp_144_1_0_cast_fu_1451_p1(6),
      R => '0'
    );
\src_kernel_win_1_va_2_fu_248_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_1_va_5_reg_2347(6),
      Q => tmp_144_1_0_cast_fu_1451_p1(7),
      R => '0'
    );
\src_kernel_win_1_va_2_fu_248_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_1_va_5_reg_2347(7),
      Q => tmp_144_1_0_cast_fu_1451_p1(8),
      R => '0'
    );
\src_kernel_win_1_va_3_fu_252_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => tmp_144_1_0_cast_fu_1451_p1(1),
      Q => src_kernel_win_1_va_3_fu_252(0),
      R => '0'
    );
\src_kernel_win_1_va_3_fu_252_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => tmp_144_1_0_cast_fu_1451_p1(2),
      Q => src_kernel_win_1_va_3_fu_252(1),
      R => '0'
    );
\src_kernel_win_1_va_3_fu_252_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => tmp_144_1_0_cast_fu_1451_p1(3),
      Q => src_kernel_win_1_va_3_fu_252(2),
      R => '0'
    );
\src_kernel_win_1_va_3_fu_252_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => tmp_144_1_0_cast_fu_1451_p1(4),
      Q => src_kernel_win_1_va_3_fu_252(3),
      R => '0'
    );
\src_kernel_win_1_va_3_fu_252_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => tmp_144_1_0_cast_fu_1451_p1(5),
      Q => src_kernel_win_1_va_3_fu_252(4),
      R => '0'
    );
\src_kernel_win_1_va_3_fu_252_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => tmp_144_1_0_cast_fu_1451_p1(6),
      Q => src_kernel_win_1_va_3_fu_252(5),
      R => '0'
    );
\src_kernel_win_1_va_3_fu_252_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => tmp_144_1_0_cast_fu_1451_p1(7),
      Q => src_kernel_win_1_va_3_fu_252(6),
      R => '0'
    );
\src_kernel_win_1_va_3_fu_252_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => tmp_144_1_0_cast_fu_1451_p1(8),
      Q => src_kernel_win_1_va_3_fu_252(7),
      R => '0'
    );
\src_kernel_win_1_va_4_reg_2341_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_1_va_4_fu_1089_p3(0),
      Q => src_kernel_win_1_va_4_reg_2341(0),
      R => '0'
    );
\src_kernel_win_1_va_4_reg_2341_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_1_va_4_fu_1089_p3(1),
      Q => src_kernel_win_1_va_4_reg_2341(1),
      R => '0'
    );
\src_kernel_win_1_va_4_reg_2341_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_1_va_4_fu_1089_p3(2),
      Q => src_kernel_win_1_va_4_reg_2341(2),
      R => '0'
    );
\src_kernel_win_1_va_4_reg_2341_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_1_va_4_fu_1089_p3(3),
      Q => src_kernel_win_1_va_4_reg_2341(3),
      R => '0'
    );
\src_kernel_win_1_va_4_reg_2341_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_1_va_4_fu_1089_p3(4),
      Q => src_kernel_win_1_va_4_reg_2341(4),
      R => '0'
    );
\src_kernel_win_1_va_4_reg_2341_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_1_va_4_fu_1089_p3(5),
      Q => src_kernel_win_1_va_4_reg_2341(5),
      R => '0'
    );
\src_kernel_win_1_va_4_reg_2341_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_1_va_4_fu_1089_p3(6),
      Q => src_kernel_win_1_va_4_reg_2341(6),
      R => '0'
    );
\src_kernel_win_1_va_4_reg_2341_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_1_va_4_fu_1089_p3(7),
      Q => src_kernel_win_1_va_4_reg_2341(7),
      R => '0'
    );
\src_kernel_win_1_va_5_reg_2347_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_1_va_5_fu_1107_p3(0),
      Q => src_kernel_win_1_va_5_reg_2347(0),
      R => '0'
    );
\src_kernel_win_1_va_5_reg_2347_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_1_va_5_fu_1107_p3(1),
      Q => src_kernel_win_1_va_5_reg_2347(1),
      R => '0'
    );
\src_kernel_win_1_va_5_reg_2347_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_1_va_5_fu_1107_p3(2),
      Q => src_kernel_win_1_va_5_reg_2347(2),
      R => '0'
    );
\src_kernel_win_1_va_5_reg_2347_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_1_va_5_fu_1107_p3(3),
      Q => src_kernel_win_1_va_5_reg_2347(3),
      R => '0'
    );
\src_kernel_win_1_va_5_reg_2347_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_1_va_5_fu_1107_p3(4),
      Q => src_kernel_win_1_va_5_reg_2347(4),
      R => '0'
    );
\src_kernel_win_1_va_5_reg_2347_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_1_va_5_fu_1107_p3(5),
      Q => src_kernel_win_1_va_5_reg_2347(5),
      R => '0'
    );
\src_kernel_win_1_va_5_reg_2347_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_1_va_5_fu_1107_p3(6),
      Q => src_kernel_win_1_va_5_reg_2347(6),
      R => '0'
    );
\src_kernel_win_1_va_5_reg_2347_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_1_va_5_fu_1107_p3(7),
      Q => src_kernel_win_1_va_5_reg_2347(7),
      R => '0'
    );
\src_kernel_win_1_va_fu_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_1_va_4_reg_2341(0),
      Q => p_shl1_cast_fu_1521_p1(1),
      R => '0'
    );
\src_kernel_win_1_va_fu_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_1_va_4_reg_2341(1),
      Q => p_shl1_cast_fu_1521_p1(2),
      R => '0'
    );
\src_kernel_win_1_va_fu_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_1_va_4_reg_2341(2),
      Q => p_shl1_cast_fu_1521_p1(3),
      R => '0'
    );
\src_kernel_win_1_va_fu_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_1_va_4_reg_2341(3),
      Q => p_shl1_cast_fu_1521_p1(4),
      R => '0'
    );
\src_kernel_win_1_va_fu_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_1_va_4_reg_2341(4),
      Q => p_shl1_cast_fu_1521_p1(5),
      R => '0'
    );
\src_kernel_win_1_va_fu_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_1_va_4_reg_2341(5),
      Q => p_shl1_cast_fu_1521_p1(6),
      R => '0'
    );
\src_kernel_win_1_va_fu_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_1_va_4_reg_2341(6),
      Q => p_shl1_cast_fu_1521_p1(7),
      R => '0'
    );
\src_kernel_win_1_va_fu_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_1_va_4_reg_2341(7),
      Q => \src_kernel_win_1_va_fu_240_reg_n_0_[7]\,
      R => '0'
    );
\src_kernel_win_2_va_1_fu_260_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => p_shl2_cast_fu_1702_p1(1),
      Q => src_kernel_win_2_va_1_fu_260(0),
      R => '0'
    );
\src_kernel_win_2_va_1_fu_260_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => p_shl2_cast_fu_1702_p1(2),
      Q => src_kernel_win_2_va_1_fu_260(1),
      R => '0'
    );
\src_kernel_win_2_va_1_fu_260_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => p_shl2_cast_fu_1702_p1(3),
      Q => src_kernel_win_2_va_1_fu_260(2),
      R => '0'
    );
\src_kernel_win_2_va_1_fu_260_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => p_shl2_cast_fu_1702_p1(4),
      Q => src_kernel_win_2_va_1_fu_260(3),
      R => '0'
    );
\src_kernel_win_2_va_1_fu_260_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => p_shl2_cast_fu_1702_p1(5),
      Q => src_kernel_win_2_va_1_fu_260(4),
      R => '0'
    );
\src_kernel_win_2_va_1_fu_260_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => p_shl2_cast_fu_1702_p1(6),
      Q => src_kernel_win_2_va_1_fu_260(5),
      R => '0'
    );
\src_kernel_win_2_va_1_fu_260_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => p_shl2_cast_fu_1702_p1(7),
      Q => src_kernel_win_2_va_1_fu_260(6),
      R => '0'
    );
\src_kernel_win_2_va_1_fu_260_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => \src_kernel_win_2_va_fu_256_reg_n_0_[7]\,
      Q => src_kernel_win_2_va_1_fu_260(7),
      R => '0'
    );
\src_kernel_win_2_va_2_fu_264_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_2_va_7_reg_2360(0),
      Q => tmp_144_2_0_cast_fu_1632_p1(1),
      R => '0'
    );
\src_kernel_win_2_va_2_fu_264_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_2_va_7_reg_2360(1),
      Q => tmp_144_2_0_cast_fu_1632_p1(2),
      R => '0'
    );
\src_kernel_win_2_va_2_fu_264_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_2_va_7_reg_2360(2),
      Q => tmp_144_2_0_cast_fu_1632_p1(3),
      R => '0'
    );
\src_kernel_win_2_va_2_fu_264_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_2_va_7_reg_2360(3),
      Q => tmp_144_2_0_cast_fu_1632_p1(4),
      R => '0'
    );
\src_kernel_win_2_va_2_fu_264_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_2_va_7_reg_2360(4),
      Q => tmp_144_2_0_cast_fu_1632_p1(5),
      R => '0'
    );
\src_kernel_win_2_va_2_fu_264_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_2_va_7_reg_2360(5),
      Q => tmp_144_2_0_cast_fu_1632_p1(6),
      R => '0'
    );
\src_kernel_win_2_va_2_fu_264_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_2_va_7_reg_2360(6),
      Q => tmp_144_2_0_cast_fu_1632_p1(7),
      R => '0'
    );
\src_kernel_win_2_va_2_fu_264_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_2_va_7_reg_2360(7),
      Q => tmp_144_2_0_cast_fu_1632_p1(8),
      R => '0'
    );
\src_kernel_win_2_va_3_fu_268_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => tmp_144_2_0_cast_fu_1632_p1(1),
      Q => src_kernel_win_2_va_3_fu_268(0),
      R => '0'
    );
\src_kernel_win_2_va_3_fu_268_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => tmp_144_2_0_cast_fu_1632_p1(2),
      Q => src_kernel_win_2_va_3_fu_268(1),
      R => '0'
    );
\src_kernel_win_2_va_3_fu_268_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => tmp_144_2_0_cast_fu_1632_p1(3),
      Q => src_kernel_win_2_va_3_fu_268(2),
      R => '0'
    );
\src_kernel_win_2_va_3_fu_268_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => tmp_144_2_0_cast_fu_1632_p1(4),
      Q => src_kernel_win_2_va_3_fu_268(3),
      R => '0'
    );
\src_kernel_win_2_va_3_fu_268_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => tmp_144_2_0_cast_fu_1632_p1(5),
      Q => src_kernel_win_2_va_3_fu_268(4),
      R => '0'
    );
\src_kernel_win_2_va_3_fu_268_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => tmp_144_2_0_cast_fu_1632_p1(6),
      Q => src_kernel_win_2_va_3_fu_268(5),
      R => '0'
    );
\src_kernel_win_2_va_3_fu_268_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => tmp_144_2_0_cast_fu_1632_p1(7),
      Q => src_kernel_win_2_va_3_fu_268(6),
      R => '0'
    );
\src_kernel_win_2_va_3_fu_268_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => tmp_144_2_0_cast_fu_1632_p1(8),
      Q => src_kernel_win_2_va_3_fu_268(7),
      R => '0'
    );
\src_kernel_win_2_va_6_reg_2354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_2_va_6_fu_1221_p3(0),
      Q => src_kernel_win_2_va_6_reg_2354(0),
      R => '0'
    );
\src_kernel_win_2_va_6_reg_2354_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_2_va_6_fu_1221_p3(1),
      Q => src_kernel_win_2_va_6_reg_2354(1),
      R => '0'
    );
\src_kernel_win_2_va_6_reg_2354_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_2_va_6_fu_1221_p3(2),
      Q => src_kernel_win_2_va_6_reg_2354(2),
      R => '0'
    );
\src_kernel_win_2_va_6_reg_2354_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_2_va_6_fu_1221_p3(3),
      Q => src_kernel_win_2_va_6_reg_2354(3),
      R => '0'
    );
\src_kernel_win_2_va_6_reg_2354_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_2_va_6_fu_1221_p3(4),
      Q => src_kernel_win_2_va_6_reg_2354(4),
      R => '0'
    );
\src_kernel_win_2_va_6_reg_2354_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_2_va_6_fu_1221_p3(5),
      Q => src_kernel_win_2_va_6_reg_2354(5),
      R => '0'
    );
\src_kernel_win_2_va_6_reg_2354_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_2_va_6_fu_1221_p3(6),
      Q => src_kernel_win_2_va_6_reg_2354(6),
      R => '0'
    );
\src_kernel_win_2_va_6_reg_2354_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_2_va_6_fu_1221_p3(7),
      Q => src_kernel_win_2_va_6_reg_2354(7),
      R => '0'
    );
\src_kernel_win_2_va_7_reg_2360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_2_va_7_fu_1239_p3(0),
      Q => src_kernel_win_2_va_7_reg_2360(0),
      R => '0'
    );
\src_kernel_win_2_va_7_reg_2360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_2_va_7_fu_1239_p3(1),
      Q => src_kernel_win_2_va_7_reg_2360(1),
      R => '0'
    );
\src_kernel_win_2_va_7_reg_2360_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_2_va_7_fu_1239_p3(2),
      Q => src_kernel_win_2_va_7_reg_2360(2),
      R => '0'
    );
\src_kernel_win_2_va_7_reg_2360_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_2_va_7_fu_1239_p3(3),
      Q => src_kernel_win_2_va_7_reg_2360(3),
      R => '0'
    );
\src_kernel_win_2_va_7_reg_2360_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_2_va_7_fu_1239_p3(4),
      Q => src_kernel_win_2_va_7_reg_2360(4),
      R => '0'
    );
\src_kernel_win_2_va_7_reg_2360_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_2_va_7_fu_1239_p3(5),
      Q => src_kernel_win_2_va_7_reg_2360(5),
      R => '0'
    );
\src_kernel_win_2_va_7_reg_2360_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_2_va_7_fu_1239_p3(6),
      Q => src_kernel_win_2_va_7_reg_2360(6),
      R => '0'
    );
\src_kernel_win_2_va_7_reg_2360_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_4_reg_23280,
      D => src_kernel_win_2_va_7_fu_1239_p3(7),
      Q => src_kernel_win_2_va_7_reg_2360(7),
      R => '0'
    );
\src_kernel_win_2_va_fu_256_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_2_va_6_reg_2354(0),
      Q => p_shl2_cast_fu_1702_p1(1),
      R => '0'
    );
\src_kernel_win_2_va_fu_256_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_2_va_6_reg_2354(1),
      Q => p_shl2_cast_fu_1702_p1(2),
      R => '0'
    );
\src_kernel_win_2_va_fu_256_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_2_va_6_reg_2354(2),
      Q => p_shl2_cast_fu_1702_p1(3),
      R => '0'
    );
\src_kernel_win_2_va_fu_256_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_2_va_6_reg_2354(3),
      Q => p_shl2_cast_fu_1702_p1(4),
      R => '0'
    );
\src_kernel_win_2_va_fu_256_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_2_va_6_reg_2354(4),
      Q => p_shl2_cast_fu_1702_p1(5),
      R => '0'
    );
\src_kernel_win_2_va_fu_256_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_2_va_6_reg_2354(5),
      Q => p_shl2_cast_fu_1702_p1(6),
      R => '0'
    );
\src_kernel_win_2_va_fu_256_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_2_va_6_reg_2354(6),
      Q => p_shl2_cast_fu_1702_p1(7),
      R => '0'
    );
\src_kernel_win_2_va_fu_256_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2280,
      D => src_kernel_win_2_va_6_reg_2354(7),
      Q => \src_kernel_win_2_va_fu_256_reg_n_0_[7]\,
      R => '0'
    );
\start_once_reg_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \^filter2d93_u0_ap_ready\,
      I1 => \^start_once_reg\,
      I2 => start_for_addSobel_U0_full_n,
      I3 => Filter2D93_U0_ap_start,
      O => \start_once_reg_i_1__3_n_0\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__3_n_0\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
\t_V_2_reg_564[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_2_reg_564_reg__0__0\(0),
      I1 => \t_V_2_reg_564_reg__0\(1),
      O => j_V_fu_665_p2(1)
    );
\t_V_2_reg_564[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_2_reg_564_reg__0\(2),
      I1 => \t_V_2_reg_564_reg__0\(1),
      I2 => \t_V_2_reg_564_reg__0__0\(0),
      O => \t_V_2_reg_564[2]_i_1_n_0\
    );
\t_V_2_reg_564[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_2_reg_564_reg__0\(3),
      I1 => \t_V_2_reg_564_reg__0\(2),
      I2 => \t_V_2_reg_564_reg__0__0\(0),
      I3 => \t_V_2_reg_564_reg__0\(1),
      O => \t_V_2_reg_564[3]_i_1_n_0\
    );
\t_V_2_reg_564[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_2_reg_564_reg__0\(4),
      I1 => \t_V_2_reg_564_reg__0\(3),
      I2 => \t_V_2_reg_564_reg__0\(1),
      I3 => \t_V_2_reg_564_reg__0__0\(0),
      I4 => \t_V_2_reg_564_reg__0\(2),
      O => \t_V_2_reg_564[4]_i_1_n_0\
    );
\t_V_2_reg_564[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_2_reg_564_reg__0\(5),
      I1 => \t_V_2_reg_564_reg__0\(2),
      I2 => \t_V_2_reg_564_reg__0__0\(0),
      I3 => \t_V_2_reg_564_reg__0\(1),
      I4 => \t_V_2_reg_564_reg__0\(3),
      I5 => \t_V_2_reg_564_reg__0\(4),
      O => j_V_fu_665_p2(5)
    );
\t_V_2_reg_564[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000007F000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_block_pp0_stage0_subdone2_in,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_CS_fsm_state3,
      I4 => \ap_CS_fsm[3]_i_2__2_n_0\,
      I5 => exitcond461_i_fu_659_p2,
      O => t_V_2_reg_564
    );
\t_V_2_reg_564[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_block_pp0_stage0_subdone2_in,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => exitcond461_i_fu_659_p2,
      O => t_V_2_reg_5640
    );
\t_V_2_reg_564[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_2_reg_564_reg__0\(6),
      I1 => \t_V_2_reg_564_reg__0\(5),
      I2 => \t_V_2_reg_564[6]_i_4_n_0\,
      O => j_V_fu_665_p2(6)
    );
\t_V_2_reg_564[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \t_V_2_reg_564_reg__0\(4),
      I1 => \t_V_2_reg_564_reg__0\(3),
      I2 => \t_V_2_reg_564_reg__0\(1),
      I3 => \t_V_2_reg_564_reg__0__0\(0),
      I4 => \t_V_2_reg_564_reg__0\(2),
      O => \t_V_2_reg_564[6]_i_4_n_0\
    );
\t_V_2_reg_564_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_5640,
      D => k_buf_2_val_5_U_n_1,
      Q => \t_V_2_reg_564_reg__0__0\(0),
      R => t_V_2_reg_564
    );
\t_V_2_reg_564_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_5640,
      D => j_V_fu_665_p2(1),
      Q => \t_V_2_reg_564_reg__0\(1),
      R => t_V_2_reg_564
    );
\t_V_2_reg_564_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_5640,
      D => \t_V_2_reg_564[2]_i_1_n_0\,
      Q => \t_V_2_reg_564_reg__0\(2),
      R => t_V_2_reg_564
    );
\t_V_2_reg_564_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_5640,
      D => \t_V_2_reg_564[3]_i_1_n_0\,
      Q => \t_V_2_reg_564_reg__0\(3),
      R => t_V_2_reg_564
    );
\t_V_2_reg_564_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_5640,
      D => \t_V_2_reg_564[4]_i_1_n_0\,
      Q => \t_V_2_reg_564_reg__0\(4),
      R => t_V_2_reg_564
    );
\t_V_2_reg_564_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_5640,
      D => j_V_fu_665_p2(5),
      Q => \t_V_2_reg_564_reg__0\(5),
      R => t_V_2_reg_564
    );
\t_V_2_reg_564_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_5640,
      D => j_V_fu_665_p2(6),
      Q => \t_V_2_reg_564_reg__0\(6),
      R => t_V_2_reg_564
    );
\t_V_reg_553[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => tmp_5_reg_542(0),
      I2 => tmp_5_reg_542(1),
      O => ap_NS_fsm1
    );
\t_V_reg_553_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_2188(0),
      Q => \t_V_reg_553_reg_n_0_[0]\,
      R => ap_NS_fsm1
    );
\t_V_reg_553_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_2188(1),
      Q => \t_V_reg_553_reg_n_0_[1]\,
      R => ap_NS_fsm1
    );
\t_V_reg_553_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_2188(2),
      Q => \t_V_reg_553_reg_n_0_[2]\,
      R => ap_NS_fsm1
    );
\t_V_reg_553_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_2188(3),
      Q => \t_V_reg_553_reg_n_0_[3]\,
      R => ap_NS_fsm1
    );
\t_V_reg_553_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_2188(4),
      Q => \t_V_reg_553_reg_n_0_[4]\,
      R => ap_NS_fsm1
    );
\t_V_reg_553_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_2188(5),
      Q => \t_V_reg_553_reg_n_0_[5]\,
      R => ap_NS_fsm1
    );
\t_V_reg_553_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_2188(6),
      Q => \t_V_reg_553_reg_n_0_[6]\,
      R => ap_NS_fsm1
    );
\tmp24_reg_2383[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE8E8E88"
    )
        port map (
      I0 => \tmp24_reg_2383[3]_i_9_n_0\,
      I1 => src_kernel_win_0_va_3_fu_236(2),
      I2 => src_kernel_win_0_va_1_fu_228(1),
      I3 => src_kernel_win_0_va_5_reg_2334(1),
      I4 => tmp_144_0_0_cast_fu_1270_p1(1),
      O => \tmp24_reg_2383[3]_i_2_n_0\
    );
\tmp24_reg_2383[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E71718E"
    )
        port map (
      I0 => tmp_144_0_0_cast_fu_1270_p1(1),
      I1 => src_kernel_win_0_va_5_reg_2334(1),
      I2 => src_kernel_win_0_va_1_fu_228(1),
      I3 => src_kernel_win_0_va_3_fu_236(2),
      I4 => \tmp24_reg_2383[3]_i_9_n_0\,
      O => \tmp24_reg_2383[3]_i_3_n_0\
    );
\tmp24_reg_2383[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_144_0_0_cast_fu_1270_p1(1),
      I1 => src_kernel_win_0_va_5_reg_2334(1),
      I2 => src_kernel_win_0_va_1_fu_228(1),
      I3 => src_kernel_win_0_va_3_fu_236(1),
      O => \tmp24_reg_2383[3]_i_4_n_0\
    );
\tmp24_reg_2383[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \tmp24_reg_2383[3]_i_2_n_0\,
      I1 => \tmp24_reg_2383[7]_i_11_n_0\,
      I2 => src_kernel_win_0_va_3_fu_236(3),
      I3 => src_kernel_win_0_va_1_fu_228(2),
      I4 => src_kernel_win_0_va_5_reg_2334(2),
      I5 => tmp_144_0_0_cast_fu_1270_p1(2),
      O => \tmp24_reg_2383[3]_i_5_n_0\
    );
\tmp24_reg_2383[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699996999696966"
    )
        port map (
      I0 => \tmp24_reg_2383[3]_i_9_n_0\,
      I1 => src_kernel_win_0_va_3_fu_236(2),
      I2 => src_kernel_win_0_va_1_fu_228(1),
      I3 => src_kernel_win_0_va_5_reg_2334(1),
      I4 => tmp_144_0_0_cast_fu_1270_p1(1),
      I5 => src_kernel_win_0_va_3_fu_236(1),
      O => \tmp24_reg_2383[3]_i_6_n_0\
    );
\tmp24_reg_2383[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699696696996"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_236(1),
      I1 => src_kernel_win_0_va_1_fu_228(1),
      I2 => src_kernel_win_0_va_5_reg_2334(1),
      I3 => tmp_144_0_0_cast_fu_1270_p1(1),
      I4 => src_kernel_win_0_va_1_fu_228(0),
      I5 => src_kernel_win_0_va_5_reg_2334(0),
      O => \tmp24_reg_2383[3]_i_7_n_0\
    );
\tmp24_reg_2383[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_kernel_win_0_va_5_reg_2334(0),
      I1 => src_kernel_win_0_va_1_fu_228(0),
      I2 => src_kernel_win_0_va_3_fu_236(0),
      O => \tmp24_reg_2383[3]_i_8_n_0\
    );
\tmp24_reg_2383[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_228(2),
      I1 => src_kernel_win_0_va_5_reg_2334(2),
      I2 => tmp_144_0_0_cast_fu_1270_p1(2),
      O => \tmp24_reg_2383[3]_i_9_n_0\
    );
\tmp24_reg_2383[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_228(4),
      I1 => src_kernel_win_0_va_5_reg_2334(4),
      I2 => tmp_144_0_0_cast_fu_1270_p1(4),
      O => \tmp24_reg_2383[7]_i_10_n_0\
    );
\tmp24_reg_2383[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_228(3),
      I1 => src_kernel_win_0_va_5_reg_2334(3),
      I2 => tmp_144_0_0_cast_fu_1270_p1(3),
      O => \tmp24_reg_2383[7]_i_11_n_0\
    );
\tmp24_reg_2383[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_228(5),
      I1 => src_kernel_win_0_va_5_reg_2334(5),
      I2 => tmp_144_0_0_cast_fu_1270_p1(5),
      O => \tmp24_reg_2383[7]_i_12_n_0\
    );
\tmp24_reg_2383[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_144_0_0_cast_fu_1270_p1(7),
      I1 => src_kernel_win_0_va_5_reg_2334(7),
      I2 => src_kernel_win_0_va_1_fu_228(7),
      I3 => src_kernel_win_0_va_3_fu_236(7),
      O => \tmp24_reg_2383[7]_i_13_n_0\
    );
\tmp24_reg_2383[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_228(6),
      I1 => src_kernel_win_0_va_5_reg_2334(6),
      I2 => tmp_144_0_0_cast_fu_1270_p1(6),
      O => \tmp24_reg_2383[7]_i_14_n_0\
    );
\tmp24_reg_2383[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8E8E00"
    )
        port map (
      I0 => tmp_144_0_0_cast_fu_1270_p1(4),
      I1 => src_kernel_win_0_va_5_reg_2334(4),
      I2 => src_kernel_win_0_va_1_fu_228(4),
      I3 => src_kernel_win_0_va_3_fu_236(5),
      I4 => \tmp24_reg_2383[7]_i_9_n_0\,
      O => \tmp24_reg_2383[7]_i_2_n_0\
    );
\tmp24_reg_2383[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8E8E00"
    )
        port map (
      I0 => tmp_144_0_0_cast_fu_1270_p1(3),
      I1 => src_kernel_win_0_va_5_reg_2334(3),
      I2 => src_kernel_win_0_va_1_fu_228(3),
      I3 => src_kernel_win_0_va_3_fu_236(4),
      I4 => \tmp24_reg_2383[7]_i_10_n_0\,
      O => \tmp24_reg_2383[7]_i_3_n_0\
    );
\tmp24_reg_2383[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8E8E00"
    )
        port map (
      I0 => tmp_144_0_0_cast_fu_1270_p1(2),
      I1 => src_kernel_win_0_va_5_reg_2334(2),
      I2 => src_kernel_win_0_va_1_fu_228(2),
      I3 => src_kernel_win_0_va_3_fu_236(3),
      I4 => \tmp24_reg_2383[7]_i_11_n_0\,
      O => \tmp24_reg_2383[7]_i_4_n_0\
    );
\tmp24_reg_2383[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87E11E871E87781E"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_236(6),
      I1 => \tmp24_reg_2383[7]_i_12_n_0\,
      I2 => \tmp24_reg_2383[7]_i_13_n_0\,
      I3 => src_kernel_win_0_va_1_fu_228(6),
      I4 => src_kernel_win_0_va_5_reg_2334(6),
      I5 => tmp_144_0_0_cast_fu_1270_p1(6),
      O => \tmp24_reg_2383[7]_i_5_n_0\
    );
\tmp24_reg_2383[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \tmp24_reg_2383[7]_i_2_n_0\,
      I1 => \tmp24_reg_2383[7]_i_14_n_0\,
      I2 => src_kernel_win_0_va_3_fu_236(6),
      I3 => src_kernel_win_0_va_1_fu_228(5),
      I4 => src_kernel_win_0_va_5_reg_2334(5),
      I5 => tmp_144_0_0_cast_fu_1270_p1(5),
      O => \tmp24_reg_2383[7]_i_6_n_0\
    );
\tmp24_reg_2383[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \tmp24_reg_2383[7]_i_3_n_0\,
      I1 => \tmp24_reg_2383[7]_i_9_n_0\,
      I2 => src_kernel_win_0_va_3_fu_236(5),
      I3 => src_kernel_win_0_va_1_fu_228(4),
      I4 => src_kernel_win_0_va_5_reg_2334(4),
      I5 => tmp_144_0_0_cast_fu_1270_p1(4),
      O => \tmp24_reg_2383[7]_i_7_n_0\
    );
\tmp24_reg_2383[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \tmp24_reg_2383[7]_i_4_n_0\,
      I1 => \tmp24_reg_2383[7]_i_10_n_0\,
      I2 => src_kernel_win_0_va_3_fu_236(4),
      I3 => src_kernel_win_0_va_1_fu_228(3),
      I4 => src_kernel_win_0_va_5_reg_2334(3),
      I5 => tmp_144_0_0_cast_fu_1270_p1(3),
      O => \tmp24_reg_2383[7]_i_8_n_0\
    );
\tmp24_reg_2383[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_0_va_1_fu_228(5),
      I1 => src_kernel_win_0_va_5_reg_2334(5),
      I2 => tmp_144_0_0_cast_fu_1270_p1(5),
      O => \tmp24_reg_2383[7]_i_9_n_0\
    );
\tmp24_reg_2383_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => tmp24_fu_1405_p2(0),
      Q => tmp24_reg_2383(0),
      R => '0'
    );
\tmp24_reg_2383_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => tmp24_fu_1405_p2(1),
      Q => tmp24_reg_2383(1),
      R => '0'
    );
\tmp24_reg_2383_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => tmp24_fu_1405_p2(2),
      Q => tmp24_reg_2383(2),
      R => '0'
    );
\tmp24_reg_2383_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => tmp24_fu_1405_p2(3),
      Q => tmp24_reg_2383(3),
      R => '0'
    );
\tmp24_reg_2383_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp24_reg_2383_reg[3]_i_1_n_0\,
      CO(2) => \tmp24_reg_2383_reg[3]_i_1_n_1\,
      CO(1) => \tmp24_reg_2383_reg[3]_i_1_n_2\,
      CO(0) => \tmp24_reg_2383_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp24_reg_2383[3]_i_2_n_0\,
      DI(2) => \tmp24_reg_2383[3]_i_3_n_0\,
      DI(1) => \tmp24_reg_2383[3]_i_4_n_0\,
      DI(0) => src_kernel_win_0_va_3_fu_236(0),
      O(3 downto 0) => tmp24_fu_1405_p2(3 downto 0),
      S(3) => \tmp24_reg_2383[3]_i_5_n_0\,
      S(2) => \tmp24_reg_2383[3]_i_6_n_0\,
      S(1) => \tmp24_reg_2383[3]_i_7_n_0\,
      S(0) => \tmp24_reg_2383[3]_i_8_n_0\
    );
\tmp24_reg_2383_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => tmp24_fu_1405_p2(4),
      Q => tmp24_reg_2383(4),
      R => '0'
    );
\tmp24_reg_2383_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => tmp24_fu_1405_p2(5),
      Q => tmp24_reg_2383(5),
      R => '0'
    );
\tmp24_reg_2383_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => tmp24_fu_1405_p2(6),
      Q => tmp24_reg_2383(6),
      R => '0'
    );
\tmp24_reg_2383_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => tmp24_fu_1405_p2(7),
      Q => tmp24_reg_2383(7),
      R => '0'
    );
\tmp24_reg_2383_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp24_reg_2383_reg[3]_i_1_n_0\,
      CO(3) => \NLW_tmp24_reg_2383_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp24_reg_2383_reg[7]_i_1_n_1\,
      CO(1) => \tmp24_reg_2383_reg[7]_i_1_n_2\,
      CO(0) => \tmp24_reg_2383_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp24_reg_2383[7]_i_2_n_0\,
      DI(1) => \tmp24_reg_2383[7]_i_3_n_0\,
      DI(0) => \tmp24_reg_2383[7]_i_4_n_0\,
      O(3 downto 0) => tmp24_fu_1405_p2(7 downto 4),
      S(3) => \tmp24_reg_2383[7]_i_5_n_0\,
      S(2) => \tmp24_reg_2383[7]_i_6_n_0\,
      S(1) => \tmp24_reg_2383[7]_i_7_n_0\,
      S(0) => \tmp24_reg_2383[7]_i_8_n_0\
    );
\tmp30_reg_2409[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE8E8E88"
    )
        port map (
      I0 => \tmp30_reg_2409[3]_i_9_n_0\,
      I1 => src_kernel_win_1_va_3_fu_252(2),
      I2 => src_kernel_win_1_va_1_fu_244(1),
      I3 => src_kernel_win_1_va_5_reg_2347(1),
      I4 => tmp_144_1_0_cast_fu_1451_p1(1),
      O => \tmp30_reg_2409[3]_i_2_n_0\
    );
\tmp30_reg_2409[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E71718E"
    )
        port map (
      I0 => tmp_144_1_0_cast_fu_1451_p1(1),
      I1 => src_kernel_win_1_va_5_reg_2347(1),
      I2 => src_kernel_win_1_va_1_fu_244(1),
      I3 => src_kernel_win_1_va_3_fu_252(2),
      I4 => \tmp30_reg_2409[3]_i_9_n_0\,
      O => \tmp30_reg_2409[3]_i_3_n_0\
    );
\tmp30_reg_2409[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_144_1_0_cast_fu_1451_p1(1),
      I1 => src_kernel_win_1_va_5_reg_2347(1),
      I2 => src_kernel_win_1_va_1_fu_244(1),
      I3 => src_kernel_win_1_va_3_fu_252(1),
      O => \tmp30_reg_2409[3]_i_4_n_0\
    );
\tmp30_reg_2409[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \tmp30_reg_2409[3]_i_2_n_0\,
      I1 => \tmp30_reg_2409[7]_i_11_n_0\,
      I2 => src_kernel_win_1_va_3_fu_252(3),
      I3 => src_kernel_win_1_va_1_fu_244(2),
      I4 => src_kernel_win_1_va_5_reg_2347(2),
      I5 => tmp_144_1_0_cast_fu_1451_p1(2),
      O => \tmp30_reg_2409[3]_i_5_n_0\
    );
\tmp30_reg_2409[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699996999696966"
    )
        port map (
      I0 => \tmp30_reg_2409[3]_i_9_n_0\,
      I1 => src_kernel_win_1_va_3_fu_252(2),
      I2 => src_kernel_win_1_va_1_fu_244(1),
      I3 => src_kernel_win_1_va_5_reg_2347(1),
      I4 => tmp_144_1_0_cast_fu_1451_p1(1),
      I5 => src_kernel_win_1_va_3_fu_252(1),
      O => \tmp30_reg_2409[3]_i_6_n_0\
    );
\tmp30_reg_2409[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699696696996"
    )
        port map (
      I0 => src_kernel_win_1_va_3_fu_252(1),
      I1 => src_kernel_win_1_va_1_fu_244(1),
      I2 => src_kernel_win_1_va_5_reg_2347(1),
      I3 => tmp_144_1_0_cast_fu_1451_p1(1),
      I4 => src_kernel_win_1_va_1_fu_244(0),
      I5 => src_kernel_win_1_va_5_reg_2347(0),
      O => \tmp30_reg_2409[3]_i_7_n_0\
    );
\tmp30_reg_2409[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_kernel_win_1_va_5_reg_2347(0),
      I1 => src_kernel_win_1_va_1_fu_244(0),
      I2 => src_kernel_win_1_va_3_fu_252(0),
      O => \tmp30_reg_2409[3]_i_8_n_0\
    );
\tmp30_reg_2409[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_1_va_1_fu_244(2),
      I1 => src_kernel_win_1_va_5_reg_2347(2),
      I2 => tmp_144_1_0_cast_fu_1451_p1(2),
      O => \tmp30_reg_2409[3]_i_9_n_0\
    );
\tmp30_reg_2409[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_1_va_1_fu_244(4),
      I1 => src_kernel_win_1_va_5_reg_2347(4),
      I2 => tmp_144_1_0_cast_fu_1451_p1(4),
      O => \tmp30_reg_2409[7]_i_10_n_0\
    );
\tmp30_reg_2409[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_1_va_1_fu_244(3),
      I1 => src_kernel_win_1_va_5_reg_2347(3),
      I2 => tmp_144_1_0_cast_fu_1451_p1(3),
      O => \tmp30_reg_2409[7]_i_11_n_0\
    );
\tmp30_reg_2409[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => src_kernel_win_1_va_1_fu_244(5),
      I1 => src_kernel_win_1_va_5_reg_2347(5),
      I2 => tmp_144_1_0_cast_fu_1451_p1(5),
      O => \tmp30_reg_2409[7]_i_12_n_0\
    );
\tmp30_reg_2409[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_144_1_0_cast_fu_1451_p1(7),
      I1 => src_kernel_win_1_va_5_reg_2347(7),
      I2 => src_kernel_win_1_va_1_fu_244(7),
      I3 => src_kernel_win_1_va_3_fu_252(7),
      O => \tmp30_reg_2409[7]_i_13_n_0\
    );
\tmp30_reg_2409[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_1_va_1_fu_244(6),
      I1 => src_kernel_win_1_va_5_reg_2347(6),
      I2 => tmp_144_1_0_cast_fu_1451_p1(6),
      O => \tmp30_reg_2409[7]_i_14_n_0\
    );
\tmp30_reg_2409[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8E8E00"
    )
        port map (
      I0 => tmp_144_1_0_cast_fu_1451_p1(4),
      I1 => src_kernel_win_1_va_5_reg_2347(4),
      I2 => src_kernel_win_1_va_1_fu_244(4),
      I3 => src_kernel_win_1_va_3_fu_252(5),
      I4 => \tmp30_reg_2409[7]_i_9_n_0\,
      O => \tmp30_reg_2409[7]_i_2_n_0\
    );
\tmp30_reg_2409[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8E8E00"
    )
        port map (
      I0 => tmp_144_1_0_cast_fu_1451_p1(3),
      I1 => src_kernel_win_1_va_5_reg_2347(3),
      I2 => src_kernel_win_1_va_1_fu_244(3),
      I3 => src_kernel_win_1_va_3_fu_252(4),
      I4 => \tmp30_reg_2409[7]_i_10_n_0\,
      O => \tmp30_reg_2409[7]_i_3_n_0\
    );
\tmp30_reg_2409[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8E8E00"
    )
        port map (
      I0 => tmp_144_1_0_cast_fu_1451_p1(2),
      I1 => src_kernel_win_1_va_5_reg_2347(2),
      I2 => src_kernel_win_1_va_1_fu_244(2),
      I3 => src_kernel_win_1_va_3_fu_252(3),
      I4 => \tmp30_reg_2409[7]_i_11_n_0\,
      O => \tmp30_reg_2409[7]_i_4_n_0\
    );
\tmp30_reg_2409[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87E11E871E87781E"
    )
        port map (
      I0 => src_kernel_win_1_va_3_fu_252(6),
      I1 => \tmp30_reg_2409[7]_i_12_n_0\,
      I2 => \tmp30_reg_2409[7]_i_13_n_0\,
      I3 => src_kernel_win_1_va_1_fu_244(6),
      I4 => src_kernel_win_1_va_5_reg_2347(6),
      I5 => tmp_144_1_0_cast_fu_1451_p1(6),
      O => \tmp30_reg_2409[7]_i_5_n_0\
    );
\tmp30_reg_2409[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \tmp30_reg_2409[7]_i_2_n_0\,
      I1 => \tmp30_reg_2409[7]_i_14_n_0\,
      I2 => src_kernel_win_1_va_3_fu_252(6),
      I3 => src_kernel_win_1_va_1_fu_244(5),
      I4 => src_kernel_win_1_va_5_reg_2347(5),
      I5 => tmp_144_1_0_cast_fu_1451_p1(5),
      O => \tmp30_reg_2409[7]_i_6_n_0\
    );
\tmp30_reg_2409[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \tmp30_reg_2409[7]_i_3_n_0\,
      I1 => \tmp30_reg_2409[7]_i_9_n_0\,
      I2 => src_kernel_win_1_va_3_fu_252(5),
      I3 => src_kernel_win_1_va_1_fu_244(4),
      I4 => src_kernel_win_1_va_5_reg_2347(4),
      I5 => tmp_144_1_0_cast_fu_1451_p1(4),
      O => \tmp30_reg_2409[7]_i_7_n_0\
    );
\tmp30_reg_2409[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \tmp30_reg_2409[7]_i_4_n_0\,
      I1 => \tmp30_reg_2409[7]_i_10_n_0\,
      I2 => src_kernel_win_1_va_3_fu_252(4),
      I3 => src_kernel_win_1_va_1_fu_244(3),
      I4 => src_kernel_win_1_va_5_reg_2347(3),
      I5 => tmp_144_1_0_cast_fu_1451_p1(3),
      O => \tmp30_reg_2409[7]_i_8_n_0\
    );
\tmp30_reg_2409[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_1_va_1_fu_244(5),
      I1 => src_kernel_win_1_va_5_reg_2347(5),
      I2 => tmp_144_1_0_cast_fu_1451_p1(5),
      O => \tmp30_reg_2409[7]_i_9_n_0\
    );
\tmp30_reg_2409_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => tmp30_fu_1586_p2(0),
      Q => tmp30_reg_2409(0),
      R => '0'
    );
\tmp30_reg_2409_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => tmp30_fu_1586_p2(1),
      Q => tmp30_reg_2409(1),
      R => '0'
    );
\tmp30_reg_2409_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => tmp30_fu_1586_p2(2),
      Q => tmp30_reg_2409(2),
      R => '0'
    );
\tmp30_reg_2409_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => tmp30_fu_1586_p2(3),
      Q => tmp30_reg_2409(3),
      R => '0'
    );
\tmp30_reg_2409_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp30_reg_2409_reg[3]_i_1_n_0\,
      CO(2) => \tmp30_reg_2409_reg[3]_i_1_n_1\,
      CO(1) => \tmp30_reg_2409_reg[3]_i_1_n_2\,
      CO(0) => \tmp30_reg_2409_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp30_reg_2409[3]_i_2_n_0\,
      DI(2) => \tmp30_reg_2409[3]_i_3_n_0\,
      DI(1) => \tmp30_reg_2409[3]_i_4_n_0\,
      DI(0) => src_kernel_win_1_va_3_fu_252(0),
      O(3 downto 0) => tmp30_fu_1586_p2(3 downto 0),
      S(3) => \tmp30_reg_2409[3]_i_5_n_0\,
      S(2) => \tmp30_reg_2409[3]_i_6_n_0\,
      S(1) => \tmp30_reg_2409[3]_i_7_n_0\,
      S(0) => \tmp30_reg_2409[3]_i_8_n_0\
    );
\tmp30_reg_2409_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => tmp30_fu_1586_p2(4),
      Q => tmp30_reg_2409(4),
      R => '0'
    );
\tmp30_reg_2409_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => tmp30_fu_1586_p2(5),
      Q => tmp30_reg_2409(5),
      R => '0'
    );
\tmp30_reg_2409_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => tmp30_fu_1586_p2(6),
      Q => tmp30_reg_2409(6),
      R => '0'
    );
\tmp30_reg_2409_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => tmp30_fu_1586_p2(7),
      Q => tmp30_reg_2409(7),
      R => '0'
    );
\tmp30_reg_2409_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp30_reg_2409_reg[3]_i_1_n_0\,
      CO(3) => \NLW_tmp30_reg_2409_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp30_reg_2409_reg[7]_i_1_n_1\,
      CO(1) => \tmp30_reg_2409_reg[7]_i_1_n_2\,
      CO(0) => \tmp30_reg_2409_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp30_reg_2409[7]_i_2_n_0\,
      DI(1) => \tmp30_reg_2409[7]_i_3_n_0\,
      DI(0) => \tmp30_reg_2409[7]_i_4_n_0\,
      O(3 downto 0) => tmp30_fu_1586_p2(7 downto 4),
      S(3) => \tmp30_reg_2409[7]_i_5_n_0\,
      S(2) => \tmp30_reg_2409[7]_i_6_n_0\,
      S(1) => \tmp30_reg_2409[7]_i_7_n_0\,
      S(0) => \tmp30_reg_2409[7]_i_8_n_0\
    );
\tmp36_reg_2435[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE8E8E88"
    )
        port map (
      I0 => \tmp36_reg_2435[3]_i_9_n_0\,
      I1 => src_kernel_win_2_va_3_fu_268(2),
      I2 => src_kernel_win_2_va_1_fu_260(1),
      I3 => src_kernel_win_2_va_7_reg_2360(1),
      I4 => tmp_144_2_0_cast_fu_1632_p1(1),
      O => \tmp36_reg_2435[3]_i_2_n_0\
    );
\tmp36_reg_2435[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E71718E"
    )
        port map (
      I0 => tmp_144_2_0_cast_fu_1632_p1(1),
      I1 => src_kernel_win_2_va_7_reg_2360(1),
      I2 => src_kernel_win_2_va_1_fu_260(1),
      I3 => src_kernel_win_2_va_3_fu_268(2),
      I4 => \tmp36_reg_2435[3]_i_9_n_0\,
      O => \tmp36_reg_2435[3]_i_3_n_0\
    );
\tmp36_reg_2435[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_144_2_0_cast_fu_1632_p1(1),
      I1 => src_kernel_win_2_va_7_reg_2360(1),
      I2 => src_kernel_win_2_va_1_fu_260(1),
      I3 => src_kernel_win_2_va_3_fu_268(1),
      O => \tmp36_reg_2435[3]_i_4_n_0\
    );
\tmp36_reg_2435[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \tmp36_reg_2435[3]_i_2_n_0\,
      I1 => \tmp36_reg_2435[7]_i_11_n_0\,
      I2 => src_kernel_win_2_va_3_fu_268(3),
      I3 => src_kernel_win_2_va_1_fu_260(2),
      I4 => src_kernel_win_2_va_7_reg_2360(2),
      I5 => tmp_144_2_0_cast_fu_1632_p1(2),
      O => \tmp36_reg_2435[3]_i_5_n_0\
    );
\tmp36_reg_2435[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699996999696966"
    )
        port map (
      I0 => \tmp36_reg_2435[3]_i_9_n_0\,
      I1 => src_kernel_win_2_va_3_fu_268(2),
      I2 => src_kernel_win_2_va_1_fu_260(1),
      I3 => src_kernel_win_2_va_7_reg_2360(1),
      I4 => tmp_144_2_0_cast_fu_1632_p1(1),
      I5 => src_kernel_win_2_va_3_fu_268(1),
      O => \tmp36_reg_2435[3]_i_6_n_0\
    );
\tmp36_reg_2435[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699696696996"
    )
        port map (
      I0 => src_kernel_win_2_va_3_fu_268(1),
      I1 => src_kernel_win_2_va_1_fu_260(1),
      I2 => src_kernel_win_2_va_7_reg_2360(1),
      I3 => tmp_144_2_0_cast_fu_1632_p1(1),
      I4 => src_kernel_win_2_va_1_fu_260(0),
      I5 => src_kernel_win_2_va_7_reg_2360(0),
      O => \tmp36_reg_2435[3]_i_7_n_0\
    );
\tmp36_reg_2435[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_kernel_win_2_va_7_reg_2360(0),
      I1 => src_kernel_win_2_va_1_fu_260(0),
      I2 => src_kernel_win_2_va_3_fu_268(0),
      O => \tmp36_reg_2435[3]_i_8_n_0\
    );
\tmp36_reg_2435[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_2_va_1_fu_260(2),
      I1 => src_kernel_win_2_va_7_reg_2360(2),
      I2 => tmp_144_2_0_cast_fu_1632_p1(2),
      O => \tmp36_reg_2435[3]_i_9_n_0\
    );
\tmp36_reg_2435[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_2_va_1_fu_260(4),
      I1 => src_kernel_win_2_va_7_reg_2360(4),
      I2 => tmp_144_2_0_cast_fu_1632_p1(4),
      O => \tmp36_reg_2435[7]_i_10_n_0\
    );
\tmp36_reg_2435[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_2_va_1_fu_260(3),
      I1 => src_kernel_win_2_va_7_reg_2360(3),
      I2 => tmp_144_2_0_cast_fu_1632_p1(3),
      O => \tmp36_reg_2435[7]_i_11_n_0\
    );
\tmp36_reg_2435[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => src_kernel_win_2_va_1_fu_260(5),
      I1 => src_kernel_win_2_va_7_reg_2360(5),
      I2 => tmp_144_2_0_cast_fu_1632_p1(5),
      O => \tmp36_reg_2435[7]_i_12_n_0\
    );
\tmp36_reg_2435[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_144_2_0_cast_fu_1632_p1(7),
      I1 => src_kernel_win_2_va_7_reg_2360(7),
      I2 => src_kernel_win_2_va_1_fu_260(7),
      I3 => src_kernel_win_2_va_3_fu_268(7),
      O => \tmp36_reg_2435[7]_i_13_n_0\
    );
\tmp36_reg_2435[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_2_va_1_fu_260(6),
      I1 => src_kernel_win_2_va_7_reg_2360(6),
      I2 => tmp_144_2_0_cast_fu_1632_p1(6),
      O => \tmp36_reg_2435[7]_i_14_n_0\
    );
\tmp36_reg_2435[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8E8E00"
    )
        port map (
      I0 => tmp_144_2_0_cast_fu_1632_p1(4),
      I1 => src_kernel_win_2_va_7_reg_2360(4),
      I2 => src_kernel_win_2_va_1_fu_260(4),
      I3 => src_kernel_win_2_va_3_fu_268(5),
      I4 => \tmp36_reg_2435[7]_i_9_n_0\,
      O => \tmp36_reg_2435[7]_i_2_n_0\
    );
\tmp36_reg_2435[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8E8E00"
    )
        port map (
      I0 => tmp_144_2_0_cast_fu_1632_p1(3),
      I1 => src_kernel_win_2_va_7_reg_2360(3),
      I2 => src_kernel_win_2_va_1_fu_260(3),
      I3 => src_kernel_win_2_va_3_fu_268(4),
      I4 => \tmp36_reg_2435[7]_i_10_n_0\,
      O => \tmp36_reg_2435[7]_i_3_n_0\
    );
\tmp36_reg_2435[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8E8E00"
    )
        port map (
      I0 => tmp_144_2_0_cast_fu_1632_p1(2),
      I1 => src_kernel_win_2_va_7_reg_2360(2),
      I2 => src_kernel_win_2_va_1_fu_260(2),
      I3 => src_kernel_win_2_va_3_fu_268(3),
      I4 => \tmp36_reg_2435[7]_i_11_n_0\,
      O => \tmp36_reg_2435[7]_i_4_n_0\
    );
\tmp36_reg_2435[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87E11E871E87781E"
    )
        port map (
      I0 => src_kernel_win_2_va_3_fu_268(6),
      I1 => \tmp36_reg_2435[7]_i_12_n_0\,
      I2 => \tmp36_reg_2435[7]_i_13_n_0\,
      I3 => src_kernel_win_2_va_1_fu_260(6),
      I4 => src_kernel_win_2_va_7_reg_2360(6),
      I5 => tmp_144_2_0_cast_fu_1632_p1(6),
      O => \tmp36_reg_2435[7]_i_5_n_0\
    );
\tmp36_reg_2435[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \tmp36_reg_2435[7]_i_2_n_0\,
      I1 => \tmp36_reg_2435[7]_i_14_n_0\,
      I2 => src_kernel_win_2_va_3_fu_268(6),
      I3 => src_kernel_win_2_va_1_fu_260(5),
      I4 => src_kernel_win_2_va_7_reg_2360(5),
      I5 => tmp_144_2_0_cast_fu_1632_p1(5),
      O => \tmp36_reg_2435[7]_i_6_n_0\
    );
\tmp36_reg_2435[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \tmp36_reg_2435[7]_i_3_n_0\,
      I1 => \tmp36_reg_2435[7]_i_9_n_0\,
      I2 => src_kernel_win_2_va_3_fu_268(5),
      I3 => src_kernel_win_2_va_1_fu_260(4),
      I4 => src_kernel_win_2_va_7_reg_2360(4),
      I5 => tmp_144_2_0_cast_fu_1632_p1(4),
      O => \tmp36_reg_2435[7]_i_7_n_0\
    );
\tmp36_reg_2435[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \tmp36_reg_2435[7]_i_4_n_0\,
      I1 => \tmp36_reg_2435[7]_i_10_n_0\,
      I2 => src_kernel_win_2_va_3_fu_268(4),
      I3 => src_kernel_win_2_va_1_fu_260(3),
      I4 => src_kernel_win_2_va_7_reg_2360(3),
      I5 => tmp_144_2_0_cast_fu_1632_p1(3),
      O => \tmp36_reg_2435[7]_i_8_n_0\
    );
\tmp36_reg_2435[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_2_va_1_fu_260(5),
      I1 => src_kernel_win_2_va_7_reg_2360(5),
      I2 => tmp_144_2_0_cast_fu_1632_p1(5),
      O => \tmp36_reg_2435[7]_i_9_n_0\
    );
\tmp36_reg_2435_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => tmp36_fu_1767_p2(0),
      Q => tmp36_reg_2435(0),
      R => '0'
    );
\tmp36_reg_2435_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => tmp36_fu_1767_p2(1),
      Q => tmp36_reg_2435(1),
      R => '0'
    );
\tmp36_reg_2435_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => tmp36_fu_1767_p2(2),
      Q => tmp36_reg_2435(2),
      R => '0'
    );
\tmp36_reg_2435_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => tmp36_fu_1767_p2(3),
      Q => tmp36_reg_2435(3),
      R => '0'
    );
\tmp36_reg_2435_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp36_reg_2435_reg[3]_i_1_n_0\,
      CO(2) => \tmp36_reg_2435_reg[3]_i_1_n_1\,
      CO(1) => \tmp36_reg_2435_reg[3]_i_1_n_2\,
      CO(0) => \tmp36_reg_2435_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp36_reg_2435[3]_i_2_n_0\,
      DI(2) => \tmp36_reg_2435[3]_i_3_n_0\,
      DI(1) => \tmp36_reg_2435[3]_i_4_n_0\,
      DI(0) => src_kernel_win_2_va_3_fu_268(0),
      O(3 downto 0) => tmp36_fu_1767_p2(3 downto 0),
      S(3) => \tmp36_reg_2435[3]_i_5_n_0\,
      S(2) => \tmp36_reg_2435[3]_i_6_n_0\,
      S(1) => \tmp36_reg_2435[3]_i_7_n_0\,
      S(0) => \tmp36_reg_2435[3]_i_8_n_0\
    );
\tmp36_reg_2435_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => tmp36_fu_1767_p2(4),
      Q => tmp36_reg_2435(4),
      R => '0'
    );
\tmp36_reg_2435_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => tmp36_fu_1767_p2(5),
      Q => tmp36_reg_2435(5),
      R => '0'
    );
\tmp36_reg_2435_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => tmp36_fu_1767_p2(6),
      Q => tmp36_reg_2435(6),
      R => '0'
    );
\tmp36_reg_2435_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => tmp36_fu_1767_p2(7),
      Q => tmp36_reg_2435(7),
      R => '0'
    );
\tmp36_reg_2435_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp36_reg_2435_reg[3]_i_1_n_0\,
      CO(3) => \NLW_tmp36_reg_2435_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp36_reg_2435_reg[7]_i_1_n_1\,
      CO(1) => \tmp36_reg_2435_reg[7]_i_1_n_2\,
      CO(0) => \tmp36_reg_2435_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp36_reg_2435[7]_i_2_n_0\,
      DI(1) => \tmp36_reg_2435[7]_i_3_n_0\,
      DI(0) => \tmp36_reg_2435[7]_i_4_n_0\,
      O(3 downto 0) => tmp36_fu_1767_p2(7 downto 4),
      S(3) => \tmp36_reg_2435[7]_i_5_n_0\,
      S(2) => \tmp36_reg_2435[7]_i_6_n_0\,
      S(1) => \tmp36_reg_2435[7]_i_7_n_0\,
      S(0) => \tmp36_reg_2435[7]_i_8_n_0\
    );
\tmp_102_0_1_reg_2211[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"707070F8"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_2__2_n_0\,
      I2 => \tmp_102_0_1_reg_2211_reg_n_0_[0]\,
      I3 => icmp_fu_621_p2,
      I4 => \t_V_reg_553_reg_n_0_[0]\,
      O => \tmp_102_0_1_reg_2211[0]_i_1_n_0\
    );
\tmp_102_0_1_reg_2211_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_102_0_1_reg_2211[0]_i_1_n_0\,
      Q => \tmp_102_0_1_reg_2211_reg_n_0_[0]\,
      R => '0'
    );
\tmp_1_reg_2193[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777777F"
    )
        port map (
      I0 => \t_V_reg_553_reg_n_0_[5]\,
      I1 => \t_V_reg_553_reg_n_0_[6]\,
      I2 => \t_V_reg_553_reg_n_0_[2]\,
      I3 => \t_V_reg_553_reg_n_0_[4]\,
      I4 => \t_V_reg_553_reg_n_0_[3]\,
      O => tmp_1_fu_599_p2
    );
\tmp_1_reg_2193_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_2202[0]_i_1_n_0\,
      D => tmp_1_fu_599_p2,
      Q => tmp_1_reg_2193,
      R => '0'
    );
\tmp_37_reg_2225_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_2202[0]_i_1_n_0\,
      D => \t_V_reg_553_reg_n_0_[0]\,
      Q => tmp_37_reg_2225(0),
      R => '0'
    );
\tmp_37_reg_2225_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_2202[0]_i_1_n_0\,
      D => \t_V_reg_553_reg_n_0_[1]\,
      Q => tmp_37_reg_2225(1),
      R => '0'
    );
\tmp_49_reg_2252_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_22570,
      D => k_buf_2_val_5_U_n_1,
      Q => tmp_49_reg_2252(0),
      R => '0'
    );
\tmp_49_reg_2252_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_22570,
      D => addr0(1),
      Q => tmp_49_reg_2252(1),
      R => '0'
    );
\tmp_56_reg_2367[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl_cast_fu_1340_p1(1),
      I1 => p_shl_cast_fu_1340_p1(2),
      O => \tmp_56_reg_2367[2]_i_1_n_0\
    );
\tmp_56_reg_2367[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => p_shl_cast_fu_1340_p1(2),
      I1 => p_shl_cast_fu_1340_p1(1),
      I2 => p_shl_cast_fu_1340_p1(3),
      O => \tmp_56_reg_2367[3]_i_1_n_0\
    );
\tmp_56_reg_2367[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => p_shl_cast_fu_1340_p1(3),
      I1 => p_shl_cast_fu_1340_p1(1),
      I2 => p_shl_cast_fu_1340_p1(2),
      I3 => p_shl_cast_fu_1340_p1(4),
      O => \tmp_56_reg_2367[4]_i_1_n_0\
    );
\tmp_56_reg_2367[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => p_shl_cast_fu_1340_p1(4),
      I1 => p_shl_cast_fu_1340_p1(2),
      I2 => p_shl_cast_fu_1340_p1(1),
      I3 => p_shl_cast_fu_1340_p1(3),
      I4 => p_shl_cast_fu_1340_p1(5),
      O => \tmp_56_reg_2367[5]_i_1_n_0\
    );
\tmp_56_reg_2367[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => p_shl_cast_fu_1340_p1(5),
      I1 => p_shl_cast_fu_1340_p1(3),
      I2 => p_shl_cast_fu_1340_p1(1),
      I3 => p_shl_cast_fu_1340_p1(2),
      I4 => p_shl_cast_fu_1340_p1(4),
      I5 => p_shl_cast_fu_1340_p1(6),
      O => \tmp_56_reg_2367[6]_i_1_n_0\
    );
\tmp_56_reg_2367[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_56_reg_2367[7]_i_2_n_0\,
      I1 => p_shl_cast_fu_1340_p1(7),
      O => \tmp_56_reg_2367[7]_i_1_n_0\
    );
\tmp_56_reg_2367[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_shl_cast_fu_1340_p1(5),
      I1 => p_shl_cast_fu_1340_p1(3),
      I2 => p_shl_cast_fu_1340_p1(1),
      I3 => p_shl_cast_fu_1340_p1(2),
      I4 => p_shl_cast_fu_1340_p1(4),
      I5 => p_shl_cast_fu_1340_p1(6),
      O => \tmp_56_reg_2367[7]_i_2_n_0\
    );
\tmp_56_reg_2367_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => p_shl_cast_fu_1340_p1(1),
      Q => tmp_56_reg_2367(1),
      R => '0'
    );
\tmp_56_reg_2367_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_56_reg_2367[2]_i_1_n_0\,
      Q => tmp_56_reg_2367(2),
      R => '0'
    );
\tmp_56_reg_2367_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_56_reg_2367[3]_i_1_n_0\,
      Q => tmp_56_reg_2367(3),
      R => '0'
    );
\tmp_56_reg_2367_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_56_reg_2367[4]_i_1_n_0\,
      Q => tmp_56_reg_2367(4),
      R => '0'
    );
\tmp_56_reg_2367_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_56_reg_2367[5]_i_1_n_0\,
      Q => tmp_56_reg_2367(5),
      R => '0'
    );
\tmp_56_reg_2367_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_56_reg_2367[6]_i_1_n_0\,
      Q => tmp_56_reg_2367(6),
      R => '0'
    );
\tmp_56_reg_2367_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_56_reg_2367[7]_i_1_n_0\,
      Q => tmp_56_reg_2367(7),
      R => '0'
    );
\tmp_58_0_0_not_reg_2197[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => \t_V_reg_553_reg_n_0_[3]\,
      I1 => \t_V_reg_553_reg_n_0_[4]\,
      I2 => \t_V_reg_553_reg_n_0_[2]\,
      I3 => \t_V_reg_553_reg_n_0_[6]\,
      I4 => \t_V_reg_553_reg_n_0_[5]\,
      O => tmp_58_0_0_not_fu_605_p2
    );
\tmp_58_0_0_not_reg_2197_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_2202[0]_i_1_n_0\,
      D => tmp_58_0_0_not_fu_605_p2,
      Q => tmp_58_0_0_not_reg_2197,
      R => '0'
    );
\tmp_58_reg_2372[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_4_reg_2328(0),
      I1 => src_kernel_win_0_va_4_reg_2328(1),
      O => \tmp_58_reg_2372[1]_i_1_n_0\
    );
\tmp_58_reg_2372[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => src_kernel_win_0_va_4_reg_2328(1),
      I1 => src_kernel_win_0_va_4_reg_2328(0),
      I2 => src_kernel_win_0_va_4_reg_2328(2),
      O => \tmp_58_reg_2372[2]_i_1_n_0\
    );
\tmp_58_reg_2372[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => src_kernel_win_0_va_4_reg_2328(2),
      I1 => src_kernel_win_0_va_4_reg_2328(0),
      I2 => src_kernel_win_0_va_4_reg_2328(1),
      I3 => src_kernel_win_0_va_4_reg_2328(3),
      O => \tmp_58_reg_2372[3]_i_1_n_0\
    );
\tmp_58_reg_2372[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => src_kernel_win_0_va_4_reg_2328(3),
      I1 => src_kernel_win_0_va_4_reg_2328(1),
      I2 => src_kernel_win_0_va_4_reg_2328(0),
      I3 => src_kernel_win_0_va_4_reg_2328(2),
      I4 => src_kernel_win_0_va_4_reg_2328(4),
      O => \tmp_58_reg_2372[4]_i_1_n_0\
    );
\tmp_58_reg_2372[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => src_kernel_win_0_va_4_reg_2328(4),
      I1 => src_kernel_win_0_va_4_reg_2328(2),
      I2 => src_kernel_win_0_va_4_reg_2328(0),
      I3 => src_kernel_win_0_va_4_reg_2328(1),
      I4 => src_kernel_win_0_va_4_reg_2328(3),
      I5 => src_kernel_win_0_va_4_reg_2328(5),
      O => \tmp_58_reg_2372[5]_i_1_n_0\
    );
\tmp_58_reg_2372[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_58_reg_2372[7]_i_2_n_0\,
      I1 => src_kernel_win_0_va_4_reg_2328(6),
      O => \tmp_58_reg_2372[6]_i_1_n_0\
    );
\tmp_58_reg_2372[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => src_kernel_win_0_va_4_reg_2328(6),
      I1 => \tmp_58_reg_2372[7]_i_2_n_0\,
      I2 => src_kernel_win_0_va_4_reg_2328(7),
      O => \tmp_58_reg_2372[7]_i_1_n_0\
    );
\tmp_58_reg_2372[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => src_kernel_win_0_va_4_reg_2328(4),
      I1 => src_kernel_win_0_va_4_reg_2328(2),
      I2 => src_kernel_win_0_va_4_reg_2328(0),
      I3 => src_kernel_win_0_va_4_reg_2328(1),
      I4 => src_kernel_win_0_va_4_reg_2328(3),
      I5 => src_kernel_win_0_va_4_reg_2328(5),
      O => \tmp_58_reg_2372[7]_i_2_n_0\
    );
\tmp_58_reg_2372_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => src_kernel_win_0_va_4_reg_2328(0),
      Q => tmp_58_reg_2372(0),
      R => '0'
    );
\tmp_58_reg_2372_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_58_reg_2372[1]_i_1_n_0\,
      Q => tmp_58_reg_2372(1),
      R => '0'
    );
\tmp_58_reg_2372_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_58_reg_2372[2]_i_1_n_0\,
      Q => tmp_58_reg_2372(2),
      R => '0'
    );
\tmp_58_reg_2372_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_58_reg_2372[3]_i_1_n_0\,
      Q => tmp_58_reg_2372(3),
      R => '0'
    );
\tmp_58_reg_2372_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_58_reg_2372[4]_i_1_n_0\,
      Q => tmp_58_reg_2372(4),
      R => '0'
    );
\tmp_58_reg_2372_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_58_reg_2372[5]_i_1_n_0\,
      Q => tmp_58_reg_2372(5),
      R => '0'
    );
\tmp_58_reg_2372_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_58_reg_2372[6]_i_1_n_0\,
      Q => tmp_58_reg_2372(6),
      R => '0'
    );
\tmp_58_reg_2372_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_58_reg_2372[7]_i_1_n_0\,
      Q => tmp_58_reg_2372(7),
      R => '0'
    );
\tmp_5_reg_542[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00262626"
    )
        port map (
      I0 => tmp_5_reg_542(0),
      I1 => ap_CS_fsm_state2,
      I2 => tmp_5_reg_542(1),
      I3 => \tmp_5_reg_542_reg[1]_0\,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \tmp_5_reg_542[0]_i_1_n_0\
    );
\tmp_5_reg_542[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A6A6A"
    )
        port map (
      I0 => tmp_5_reg_542(1),
      I1 => tmp_5_reg_542(0),
      I2 => ap_CS_fsm_state2,
      I3 => \tmp_5_reg_542_reg[1]_0\,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \tmp_5_reg_542[1]_i_1_n_0\
    );
\tmp_5_reg_542_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_5_reg_542[0]_i_1_n_0\,
      Q => tmp_5_reg_542(0),
      R => '0'
    );
\tmp_5_reg_542_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_5_reg_542[1]_i_1_n_0\,
      Q => tmp_5_reg_542(1),
      R => '0'
    );
\tmp_65_reg_2393[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl1_cast_fu_1521_p1(1),
      I1 => p_shl1_cast_fu_1521_p1(2),
      O => \tmp_65_reg_2393[2]_i_1_n_0\
    );
\tmp_65_reg_2393[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => p_shl1_cast_fu_1521_p1(2),
      I1 => p_shl1_cast_fu_1521_p1(1),
      I2 => p_shl1_cast_fu_1521_p1(3),
      O => \tmp_65_reg_2393[3]_i_1_n_0\
    );
\tmp_65_reg_2393[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => p_shl1_cast_fu_1521_p1(3),
      I1 => p_shl1_cast_fu_1521_p1(1),
      I2 => p_shl1_cast_fu_1521_p1(2),
      I3 => p_shl1_cast_fu_1521_p1(4),
      O => \tmp_65_reg_2393[4]_i_1_n_0\
    );
\tmp_65_reg_2393[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => p_shl1_cast_fu_1521_p1(4),
      I1 => p_shl1_cast_fu_1521_p1(2),
      I2 => p_shl1_cast_fu_1521_p1(1),
      I3 => p_shl1_cast_fu_1521_p1(3),
      I4 => p_shl1_cast_fu_1521_p1(5),
      O => \tmp_65_reg_2393[5]_i_1_n_0\
    );
\tmp_65_reg_2393[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => p_shl1_cast_fu_1521_p1(5),
      I1 => p_shl1_cast_fu_1521_p1(3),
      I2 => p_shl1_cast_fu_1521_p1(1),
      I3 => p_shl1_cast_fu_1521_p1(2),
      I4 => p_shl1_cast_fu_1521_p1(4),
      I5 => p_shl1_cast_fu_1521_p1(6),
      O => \tmp_65_reg_2393[6]_i_1_n_0\
    );
\tmp_65_reg_2393[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_65_reg_2393[7]_i_2_n_0\,
      I1 => p_shl1_cast_fu_1521_p1(7),
      O => \tmp_65_reg_2393[7]_i_1_n_0\
    );
\tmp_65_reg_2393[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_shl1_cast_fu_1521_p1(5),
      I1 => p_shl1_cast_fu_1521_p1(3),
      I2 => p_shl1_cast_fu_1521_p1(1),
      I3 => p_shl1_cast_fu_1521_p1(2),
      I4 => p_shl1_cast_fu_1521_p1(4),
      I5 => p_shl1_cast_fu_1521_p1(6),
      O => \tmp_65_reg_2393[7]_i_2_n_0\
    );
\tmp_65_reg_2393_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => p_shl1_cast_fu_1521_p1(1),
      Q => \tmp_65_reg_2393_reg__0\(0),
      R => '0'
    );
\tmp_65_reg_2393_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_65_reg_2393[2]_i_1_n_0\,
      Q => \tmp_65_reg_2393_reg__0\(1),
      R => '0'
    );
\tmp_65_reg_2393_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_65_reg_2393[3]_i_1_n_0\,
      Q => \tmp_65_reg_2393_reg__0\(2),
      R => '0'
    );
\tmp_65_reg_2393_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_65_reg_2393[4]_i_1_n_0\,
      Q => \tmp_65_reg_2393_reg__0\(3),
      R => '0'
    );
\tmp_65_reg_2393_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_65_reg_2393[5]_i_1_n_0\,
      Q => \tmp_65_reg_2393_reg__0\(4),
      R => '0'
    );
\tmp_65_reg_2393_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_65_reg_2393[6]_i_1_n_0\,
      Q => \tmp_65_reg_2393_reg__0\(5),
      R => '0'
    );
\tmp_65_reg_2393_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_65_reg_2393[7]_i_1_n_0\,
      Q => \tmp_65_reg_2393_reg__0\(6),
      R => '0'
    );
\tmp_66_reg_2398[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_1_va_4_reg_2341(0),
      I1 => src_kernel_win_1_va_4_reg_2341(1),
      O => \tmp_66_reg_2398[1]_i_1_n_0\
    );
\tmp_66_reg_2398[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => src_kernel_win_1_va_4_reg_2341(1),
      I1 => src_kernel_win_1_va_4_reg_2341(0),
      I2 => src_kernel_win_1_va_4_reg_2341(2),
      O => \tmp_66_reg_2398[2]_i_1_n_0\
    );
\tmp_66_reg_2398[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => src_kernel_win_1_va_4_reg_2341(2),
      I1 => src_kernel_win_1_va_4_reg_2341(0),
      I2 => src_kernel_win_1_va_4_reg_2341(1),
      I3 => src_kernel_win_1_va_4_reg_2341(3),
      O => \tmp_66_reg_2398[3]_i_1_n_0\
    );
\tmp_66_reg_2398[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => src_kernel_win_1_va_4_reg_2341(3),
      I1 => src_kernel_win_1_va_4_reg_2341(1),
      I2 => src_kernel_win_1_va_4_reg_2341(0),
      I3 => src_kernel_win_1_va_4_reg_2341(2),
      I4 => src_kernel_win_1_va_4_reg_2341(4),
      O => \tmp_66_reg_2398[4]_i_1_n_0\
    );
\tmp_66_reg_2398[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => src_kernel_win_1_va_4_reg_2341(4),
      I1 => src_kernel_win_1_va_4_reg_2341(2),
      I2 => src_kernel_win_1_va_4_reg_2341(0),
      I3 => src_kernel_win_1_va_4_reg_2341(1),
      I4 => src_kernel_win_1_va_4_reg_2341(3),
      I5 => src_kernel_win_1_va_4_reg_2341(5),
      O => \tmp_66_reg_2398[5]_i_1_n_0\
    );
\tmp_66_reg_2398[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_66_reg_2398[7]_i_2_n_0\,
      I1 => src_kernel_win_1_va_4_reg_2341(6),
      O => \tmp_66_reg_2398[6]_i_1_n_0\
    );
\tmp_66_reg_2398[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => src_kernel_win_1_va_4_reg_2341(6),
      I1 => \tmp_66_reg_2398[7]_i_2_n_0\,
      I2 => src_kernel_win_1_va_4_reg_2341(7),
      O => \tmp_66_reg_2398[7]_i_1_n_0\
    );
\tmp_66_reg_2398[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => src_kernel_win_1_va_4_reg_2341(4),
      I1 => src_kernel_win_1_va_4_reg_2341(2),
      I2 => src_kernel_win_1_va_4_reg_2341(0),
      I3 => src_kernel_win_1_va_4_reg_2341(1),
      I4 => src_kernel_win_1_va_4_reg_2341(3),
      I5 => src_kernel_win_1_va_4_reg_2341(5),
      O => \tmp_66_reg_2398[7]_i_2_n_0\
    );
\tmp_66_reg_2398_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => src_kernel_win_1_va_4_reg_2341(0),
      Q => tmp_66_reg_2398(0),
      R => '0'
    );
\tmp_66_reg_2398_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_66_reg_2398[1]_i_1_n_0\,
      Q => tmp_66_reg_2398(1),
      R => '0'
    );
\tmp_66_reg_2398_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_66_reg_2398[2]_i_1_n_0\,
      Q => tmp_66_reg_2398(2),
      R => '0'
    );
\tmp_66_reg_2398_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_66_reg_2398[3]_i_1_n_0\,
      Q => tmp_66_reg_2398(3),
      R => '0'
    );
\tmp_66_reg_2398_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_66_reg_2398[4]_i_1_n_0\,
      Q => tmp_66_reg_2398(4),
      R => '0'
    );
\tmp_66_reg_2398_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_66_reg_2398[5]_i_1_n_0\,
      Q => tmp_66_reg_2398(5),
      R => '0'
    );
\tmp_66_reg_2398_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_66_reg_2398[6]_i_1_n_0\,
      Q => tmp_66_reg_2398(6),
      R => '0'
    );
\tmp_66_reg_2398_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_66_reg_2398[7]_i_1_n_0\,
      Q => tmp_66_reg_2398(7),
      R => '0'
    );
\tmp_73_reg_2419[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl2_cast_fu_1702_p1(1),
      I1 => p_shl2_cast_fu_1702_p1(2),
      O => \tmp_73_reg_2419[2]_i_1_n_0\
    );
\tmp_73_reg_2419[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => p_shl2_cast_fu_1702_p1(2),
      I1 => p_shl2_cast_fu_1702_p1(1),
      I2 => p_shl2_cast_fu_1702_p1(3),
      O => \tmp_73_reg_2419[3]_i_1_n_0\
    );
\tmp_73_reg_2419[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => p_shl2_cast_fu_1702_p1(3),
      I1 => p_shl2_cast_fu_1702_p1(1),
      I2 => p_shl2_cast_fu_1702_p1(2),
      I3 => p_shl2_cast_fu_1702_p1(4),
      O => \tmp_73_reg_2419[4]_i_1_n_0\
    );
\tmp_73_reg_2419[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => p_shl2_cast_fu_1702_p1(4),
      I1 => p_shl2_cast_fu_1702_p1(2),
      I2 => p_shl2_cast_fu_1702_p1(1),
      I3 => p_shl2_cast_fu_1702_p1(3),
      I4 => p_shl2_cast_fu_1702_p1(5),
      O => \tmp_73_reg_2419[5]_i_1_n_0\
    );
\tmp_73_reg_2419[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => p_shl2_cast_fu_1702_p1(5),
      I1 => p_shl2_cast_fu_1702_p1(3),
      I2 => p_shl2_cast_fu_1702_p1(1),
      I3 => p_shl2_cast_fu_1702_p1(2),
      I4 => p_shl2_cast_fu_1702_p1(4),
      I5 => p_shl2_cast_fu_1702_p1(6),
      O => \tmp_73_reg_2419[6]_i_1_n_0\
    );
\tmp_73_reg_2419[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_73_reg_2419[7]_i_2_n_0\,
      I1 => p_shl2_cast_fu_1702_p1(7),
      O => \tmp_73_reg_2419[7]_i_1_n_0\
    );
\tmp_73_reg_2419[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_shl2_cast_fu_1702_p1(5),
      I1 => p_shl2_cast_fu_1702_p1(3),
      I2 => p_shl2_cast_fu_1702_p1(1),
      I3 => p_shl2_cast_fu_1702_p1(2),
      I4 => p_shl2_cast_fu_1702_p1(4),
      I5 => p_shl2_cast_fu_1702_p1(6),
      O => \tmp_73_reg_2419[7]_i_2_n_0\
    );
\tmp_73_reg_2419_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => p_shl2_cast_fu_1702_p1(1),
      Q => \tmp_73_reg_2419_reg__0\(0),
      R => '0'
    );
\tmp_73_reg_2419_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_73_reg_2419[2]_i_1_n_0\,
      Q => \tmp_73_reg_2419_reg__0\(1),
      R => '0'
    );
\tmp_73_reg_2419_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_73_reg_2419[3]_i_1_n_0\,
      Q => \tmp_73_reg_2419_reg__0\(2),
      R => '0'
    );
\tmp_73_reg_2419_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_73_reg_2419[4]_i_1_n_0\,
      Q => \tmp_73_reg_2419_reg__0\(3),
      R => '0'
    );
\tmp_73_reg_2419_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_73_reg_2419[5]_i_1_n_0\,
      Q => \tmp_73_reg_2419_reg__0\(4),
      R => '0'
    );
\tmp_73_reg_2419_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_73_reg_2419[6]_i_1_n_0\,
      Q => \tmp_73_reg_2419_reg__0\(5),
      R => '0'
    );
\tmp_73_reg_2419_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_73_reg_2419[7]_i_1_n_0\,
      Q => \tmp_73_reg_2419_reg__0\(6),
      R => '0'
    );
\tmp_74_reg_2424[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_2_va_6_reg_2354(0),
      I1 => src_kernel_win_2_va_6_reg_2354(1),
      O => \tmp_74_reg_2424[1]_i_1_n_0\
    );
\tmp_74_reg_2424[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => src_kernel_win_2_va_6_reg_2354(1),
      I1 => src_kernel_win_2_va_6_reg_2354(0),
      I2 => src_kernel_win_2_va_6_reg_2354(2),
      O => \tmp_74_reg_2424[2]_i_1_n_0\
    );
\tmp_74_reg_2424[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => src_kernel_win_2_va_6_reg_2354(2),
      I1 => src_kernel_win_2_va_6_reg_2354(0),
      I2 => src_kernel_win_2_va_6_reg_2354(1),
      I3 => src_kernel_win_2_va_6_reg_2354(3),
      O => \tmp_74_reg_2424[3]_i_1_n_0\
    );
\tmp_74_reg_2424[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => src_kernel_win_2_va_6_reg_2354(3),
      I1 => src_kernel_win_2_va_6_reg_2354(1),
      I2 => src_kernel_win_2_va_6_reg_2354(0),
      I3 => src_kernel_win_2_va_6_reg_2354(2),
      I4 => src_kernel_win_2_va_6_reg_2354(4),
      O => \tmp_74_reg_2424[4]_i_1_n_0\
    );
\tmp_74_reg_2424[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => src_kernel_win_2_va_6_reg_2354(4),
      I1 => src_kernel_win_2_va_6_reg_2354(2),
      I2 => src_kernel_win_2_va_6_reg_2354(0),
      I3 => src_kernel_win_2_va_6_reg_2354(1),
      I4 => src_kernel_win_2_va_6_reg_2354(3),
      I5 => src_kernel_win_2_va_6_reg_2354(5),
      O => \tmp_74_reg_2424[5]_i_1_n_0\
    );
\tmp_74_reg_2424[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_74_reg_2424[7]_i_2_n_0\,
      I1 => src_kernel_win_2_va_6_reg_2354(6),
      O => \tmp_74_reg_2424[6]_i_1_n_0\
    );
\tmp_74_reg_2424[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => src_kernel_win_2_va_6_reg_2354(6),
      I1 => \tmp_74_reg_2424[7]_i_2_n_0\,
      I2 => src_kernel_win_2_va_6_reg_2354(7),
      O => \tmp_74_reg_2424[7]_i_1_n_0\
    );
\tmp_74_reg_2424[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => src_kernel_win_2_va_6_reg_2354(4),
      I1 => src_kernel_win_2_va_6_reg_2354(2),
      I2 => src_kernel_win_2_va_6_reg_2354(0),
      I3 => src_kernel_win_2_va_6_reg_2354(1),
      I4 => src_kernel_win_2_va_6_reg_2354(3),
      I5 => src_kernel_win_2_va_6_reg_2354(5),
      O => \tmp_74_reg_2424[7]_i_2_n_0\
    );
\tmp_74_reg_2424_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => src_kernel_win_2_va_6_reg_2354(0),
      Q => tmp_74_reg_2424(0),
      R => '0'
    );
\tmp_74_reg_2424_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_74_reg_2424[1]_i_1_n_0\,
      Q => tmp_74_reg_2424(1),
      R => '0'
    );
\tmp_74_reg_2424_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_74_reg_2424[2]_i_1_n_0\,
      Q => tmp_74_reg_2424(2),
      R => '0'
    );
\tmp_74_reg_2424_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_74_reg_2424[3]_i_1_n_0\,
      Q => tmp_74_reg_2424(3),
      R => '0'
    );
\tmp_74_reg_2424_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_74_reg_2424[4]_i_1_n_0\,
      Q => tmp_74_reg_2424(4),
      R => '0'
    );
\tmp_74_reg_2424_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_74_reg_2424[5]_i_1_n_0\,
      Q => tmp_74_reg_2424(5),
      R => '0'
    );
\tmp_74_reg_2424_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_74_reg_2424[6]_i_1_n_0\,
      Q => tmp_74_reg_2424(6),
      R => '0'
    );
\tmp_74_reg_2424_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => not_i_i1_reg_24140,
      D => \tmp_74_reg_2424[7]_i_1_n_0\,
      Q => tmp_74_reg_2424(7),
      R => '0'
    );
\tmp_8_reg_2215[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => tmp_58_0_0_not_fu_605_p2,
      I1 => \t_V_reg_553_reg_n_0_[3]\,
      I2 => \t_V_reg_553_reg_n_0_[4]\,
      I3 => \t_V_reg_553_reg_n_0_[1]\,
      I4 => \t_V_reg_553_reg_n_0_[0]\,
      O => tmp_8_fu_639_p2
    );
\tmp_8_reg_2215_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_2202[0]_i_1_n_0\,
      D => tmp_8_fu_639_p2,
      Q => tmp_8_reg_2215,
      R => '0'
    );
\tmp_9_reg_2207[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F87070"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \ap_CS_fsm[3]_i_2__2_n_0\,
      I2 => \tmp_9_reg_2207_reg_n_0_[0]\,
      I3 => icmp_fu_621_p2,
      I4 => \t_V_reg_553_reg_n_0_[0]\,
      O => \tmp_9_reg_2207[0]_i_1_n_0\
    );
\tmp_9_reg_2207_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_9_reg_2207[0]_i_1_n_0\,
      Q => \tmp_9_reg_2207_reg_n_0_[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1 is
  port (
    start_once_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_0 : out STD_LOGIC;
    Filter2D_1_U0_ap_ready : out STD_LOGIC;
    Filter2D_1_U0_p_src_data_stream_1_V_read : out STD_LOGIC;
    \icmp_reg_2460_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_1 : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter3_reg_2 : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter3_reg_3 : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter3_reg_4 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_Val2_16_reg_2690_reg[5]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_Val2_20_reg_2705_reg[5]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Filter2D_1_U0_ap_start : in STD_LOGIC;
    start_for_duplicate_U0_full_n : in STD_LOGIC;
    \tmp_25_reg_568_reg[1]_0\ : in STD_LOGIC;
    dstb_data_stream_1_s_full_n : in STD_LOGIC;
    dstb_data_stream_2_s_full_n : in STD_LOGIC;
    dstb_data_stream_0_s_full_n : in STD_LOGIC;
    dsta_data_stream_2_s_empty_n : in STD_LOGIC;
    dsta_data_stream_0_s_empty_n : in STD_LOGIC;
    dsta_data_stream_1_s_empty_n : in STD_LOGIC;
    p_src_data_stream_0_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    d1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_src_data_stream_1_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_src_data_stream_2_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1 is
  signal \^filter2d_1_u0_ap_ready\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_2__1_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_3__1_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_3_n_0\ : STD_LOGIC;
  signal addr0 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \ap_CS_fsm[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_4_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter3_i_1__0_n_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter3_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_reg_n_0 : STD_LOGIC;
  signal brmerge_fu_815_p2 : STD_LOGIC;
  signal brmerge_reg_2533 : STD_LOGIC;
  signal brmerge_reg_25330 : STD_LOGIC;
  signal col_assign_4_fu_809_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal col_assign_4_reg_2520 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal col_buf_0_val_0_0_fu_876_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_1_0_fu_894_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_2_0_fu_912_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_1_val_0_0_fu_1077_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_1_val_1_0_fu_1095_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_1_val_2_0_fu_1113_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_2_val_0_0_fu_1269_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_2_val_1_0_fu_1287_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_2_val_2_0_fu_1305_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal exitcond461_i_fu_691_p2 : STD_LOGIC;
  signal exitcond461_i_reg_25070 : STD_LOGIC;
  signal \exitcond461_i_reg_2507[0]_i_1_n_0\ : STD_LOGIC;
  signal exitcond461_i_reg_2507_pp0_iter1_reg : STD_LOGIC;
  signal \exitcond461_i_reg_2507_pp0_iter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond461_i_reg_2507_reg_n_0_[0]\ : STD_LOGIC;
  signal i_V_fu_619_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_V_reg_2446 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \i_V_reg_2446[6]_i_2_n_0\ : STD_LOGIC;
  signal icmp_fu_647_p2 : STD_LOGIC;
  signal \icmp_reg_2460[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_reg_2460[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_reg_2460[0]_i_4_n_0\ : STD_LOGIC;
  signal \^icmp_reg_2460_reg[0]_0\ : STD_LOGIC;
  signal \icmp_reg_2460_reg_n_0_[0]\ : STD_LOGIC;
  signal j_V_fu_697_p2 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal k_buf_0_val_3_U_n_25 : STD_LOGIC;
  signal k_buf_0_val_3_ce0 : STD_LOGIC;
  signal k_buf_0_val_4_U_n_18 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_32 : STD_LOGIC;
  signal k_buf_1_val_4_U_n_16 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_10 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_11 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_7 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_8 : STD_LOGIC;
  signal k_buf_2_val_5_U_n_9 : STD_LOGIC;
  signal k_buf_2_val_5_addr_reg_2598 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal or_cond_i_fu_833_p2 : STD_LOGIC;
  signal or_cond_i_i_reg_2516 : STD_LOGIC;
  signal or_cond_i_reg_2564 : STD_LOGIC;
  signal or_cond_i_reg_2564_pp0_iter1_reg : STD_LOGIC;
  signal \or_cond_i_reg_2564_pp0_iter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal or_cond_i_reg_2564_pp0_iter2_reg : STD_LOGIC;
  signal \or_cond_i_reg_2564_pp0_iter2_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_Val2_12_reg_2675 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_Val2_12_reg_26750 : STD_LOGIC;
  signal \p_Val2_12_reg_2675[3]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[3]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[3]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[3]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[3]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[3]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[3]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[3]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[3]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[3]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_15_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_16_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_17_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_18_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_19_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_20_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_21_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_22_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_23_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_24_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_25_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_26_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_27_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_28_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_29_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_30_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_31_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_32_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_33_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_34_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_35_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_36_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_37_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_38_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_39_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675[6]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_10_n_1\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_10_n_3\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_10_n_6\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_10_n_7\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_12_n_1\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_12_n_2\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_12_n_3\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_12_n_4\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_12_n_5\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_12_n_6\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_12_n_7\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_14_n_1\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_14_n_2\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_14_n_3\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_14_n_4\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_14_n_5\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_14_n_6\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_14_n_7\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_9_n_2\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_9_n_3\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_9_n_5\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_9_n_6\ : STD_LOGIC;
  signal \p_Val2_12_reg_2675_reg[6]_i_9_n_7\ : STD_LOGIC;
  signal p_Val2_15_fu_1799_p2 : STD_LOGIC_VECTOR ( 21 downto 13 );
  signal p_Val2_16_reg_2690 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_Val2_16_reg_2690[3]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[3]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[3]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[3]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[3]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[3]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[3]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[3]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[3]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[3]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_15_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_16_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_17_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_18_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_19_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_20_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_21_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_22_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_23_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_24_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_25_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_26_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_27_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_28_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_29_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_30_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_31_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_32_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_33_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_34_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_35_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_36_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_37_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_38_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_39_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690[6]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_10_n_1\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_10_n_3\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_10_n_6\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_10_n_7\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_12_n_1\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_12_n_2\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_12_n_3\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_12_n_4\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_12_n_5\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_12_n_6\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_12_n_7\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_14_n_1\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_14_n_2\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_14_n_3\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_14_n_4\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_14_n_5\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_14_n_6\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_14_n_7\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_9_n_2\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_9_n_3\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_9_n_5\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_9_n_6\ : STD_LOGIC;
  signal \p_Val2_16_reg_2690_reg[6]_i_9_n_7\ : STD_LOGIC;
  signal p_Val2_19_fu_1975_p2 : STD_LOGIC_VECTOR ( 21 downto 13 );
  signal p_Val2_20_reg_2705 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_Val2_20_reg_2705[3]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[3]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[3]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[3]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[3]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[3]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[3]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[3]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[3]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[3]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_15_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_16_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_17_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_18_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_19_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_20_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_21_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_22_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_23_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_24_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_25_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_26_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_27_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_28_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_29_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_30_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_31_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_32_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_33_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_34_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_35_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_36_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_37_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_38_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_39_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705[6]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_10_n_1\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_10_n_3\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_10_n_6\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_10_n_7\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_12_n_1\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_12_n_2\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_12_n_3\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_12_n_4\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_12_n_5\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_12_n_6\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_12_n_7\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_14_n_1\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_14_n_2\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_14_n_3\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_14_n_4\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_14_n_5\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_14_n_6\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_14_n_7\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_9_n_2\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_9_n_3\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_9_n_5\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_9_n_6\ : STD_LOGIC;
  signal \p_Val2_20_reg_2705_reg[6]_i_9_n_7\ : STD_LOGIC;
  signal p_Val2_s_fu_1623_p2 : STD_LOGIC_VECTOR ( 21 downto 13 );
  signal p_Val2_s_reg_2670 : STD_LOGIC_VECTOR ( 21 to 21 );
  signal right_border_buf_0_15_fu_302 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_15_fu_3020 : STD_LOGIC;
  signal right_border_buf_0_16_fu_310 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_17_fu_314 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_18_fu_322 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_19_fu_326 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_s_fu_298 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_15_fu_338 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_16_fu_346 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_17_fu_350 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_18_fu_358 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_19_fu_362 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_s_fu_334 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_12_fu_318 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_13_fu_330 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_14_fu_342 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_15_fu_354 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_16_fu_366 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_s_fu_306 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal row_assign_12_0_1_t_reg_2493 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal row_assign_12_0_2_t_fu_681_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal row_assign_12_0_2_t_reg_2500 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\ : STD_LOGIC;
  signal src_kernel_win_0_va_15_fu_242 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_15_fu_2420 : STD_LOGIC;
  signal src_kernel_win_0_va_17_fu_969_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_17_reg_26040 : STD_LOGIC;
  signal src_kernel_win_0_va_18_fu_987_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_19_fu_1005_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_24_reg_26160 : STD_LOGIC;
  signal src_kernel_win_1_va_15_fu_266 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_17_fu_1170_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_18_fu_1188_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_19_fu_1206_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_15_fu_290 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_20_fu_1353_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_21_fu_1371_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_22_fu_1389_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__1_n_0\ : STD_LOGIC;
  signal t_V_3_reg_590 : STD_LOGIC;
  signal t_V_3_reg_5900 : STD_LOGIC;
  signal \t_V_3_reg_590[2]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_590[3]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_590[4]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_590[6]_i_4_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_590_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \t_V_3_reg_590_reg__1\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \t_V_reg_579_reg_n_0_[0]\ : STD_LOGIC;
  signal \t_V_reg_579_reg_n_0_[1]\ : STD_LOGIC;
  signal \t_V_reg_579_reg_n_0_[2]\ : STD_LOGIC;
  signal \t_V_reg_579_reg_n_0_[3]\ : STD_LOGIC;
  signal \t_V_reg_579_reg_n_0_[4]\ : STD_LOGIC;
  signal \t_V_reg_579_reg_n_0_[5]\ : STD_LOGIC;
  signal \t_V_reg_579_reg_n_0_[6]\ : STD_LOGIC;
  signal tmp40_cast_fu_1494_p1 : STD_LOGIC_VECTOR ( 18 downto 10 );
  signal tmp40_fu_1042_p2 : STD_LOGIC_VECTOR ( 18 downto 10 );
  signal \tmp40_reg_2621[18]_i_3_n_0\ : STD_LOGIC;
  signal tmp48_fu_1243_p2 : STD_LOGIC_VECTOR ( 18 downto 10 );
  signal \tmp48_reg_2643_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp56_fu_1426_p2 : STD_LOGIC_VECTOR ( 18 downto 10 );
  signal \tmp56_reg_2665_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp_199_0_0_not_fu_631_p2 : STD_LOGIC;
  signal tmp_199_0_0_not_reg_2455 : STD_LOGIC;
  signal \tmp_243_0_1_reg_2469[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_243_0_1_reg_2469_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp_25_reg_568 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_25_reg_568[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_25_reg_568[1]_i_1_n_0\ : STD_LOGIC;
  signal tmp_285_0_0_1_cast_fu_1490_p1 : STD_LOGIC_VECTOR ( 18 downto 11 );
  signal tmp_285_0_0_cast_ca_fu_1026_p1 : STD_LOGIC_VECTOR ( 17 downto 10 );
  signal tmp_285_0_1_1_cast_c_fu_1537_p1 : STD_LOGIC_VECTOR ( 19 downto 12 );
  signal tmp_285_0_1_2_cast_c_fu_1548_p1 : STD_LOGIC_VECTOR ( 18 downto 11 );
  signal tmp_285_0_1_cast_fu_1515_p1 : STD_LOGIC_VECTOR ( 18 downto 11 );
  signal tmp_285_0_2_1_cast_c_fu_1572_p1 : STD_LOGIC_VECTOR ( 18 downto 11 );
  signal tmp_285_0_2_2_cast_c_fu_1583_p1 : STD_LOGIC_VECTOR ( 17 downto 10 );
  signal tmp_285_0_2_cast_ca_fu_1560_p1 : STD_LOGIC_VECTOR ( 17 downto 10 );
  signal tmp_285_1_0_1_cast_fu_1666_p1 : STD_LOGIC_VECTOR ( 18 downto 11 );
  signal tmp_285_1_0_cast_ca_fu_1227_p1 : STD_LOGIC_VECTOR ( 17 downto 10 );
  signal tmp_285_1_1_1_cast_c_fu_1713_p1 : STD_LOGIC_VECTOR ( 19 downto 12 );
  signal tmp_285_1_1_2_cast_c_fu_1724_p1 : STD_LOGIC_VECTOR ( 18 downto 11 );
  signal tmp_285_1_1_cast_fu_1691_p1 : STD_LOGIC_VECTOR ( 18 downto 11 );
  signal tmp_285_1_2_1_cast_c_fu_1748_p1 : STD_LOGIC_VECTOR ( 18 downto 11 );
  signal tmp_285_1_2_2_cast_c_fu_1759_p1 : STD_LOGIC_VECTOR ( 17 downto 10 );
  signal tmp_285_1_2_cast_ca_fu_1736_p1 : STD_LOGIC_VECTOR ( 17 downto 10 );
  signal tmp_285_2_0_1_cast_fu_1842_p1 : STD_LOGIC_VECTOR ( 18 downto 11 );
  signal tmp_285_2_0_cast_ca_fu_1410_p1 : STD_LOGIC_VECTOR ( 17 downto 10 );
  signal tmp_285_2_1_1_cast_c_fu_1889_p1 : STD_LOGIC_VECTOR ( 19 downto 12 );
  signal tmp_285_2_1_2_cast_c_fu_1900_p1 : STD_LOGIC_VECTOR ( 18 downto 11 );
  signal tmp_285_2_1_cast_fu_1867_p1 : STD_LOGIC_VECTOR ( 18 downto 11 );
  signal tmp_285_2_2_1_cast_c_fu_1924_p1 : STD_LOGIC_VECTOR ( 18 downto 11 );
  signal tmp_285_2_2_2_cast_c_fu_1935_p1 : STD_LOGIC_VECTOR ( 17 downto 10 );
  signal tmp_285_2_2_cast_ca_fu_1912_p1 : STD_LOGIC_VECTOR ( 17 downto 10 );
  signal tmp_29_fu_625_p2 : STD_LOGIC;
  signal tmp_29_reg_2451 : STD_LOGIC;
  signal \tmp_31_reg_2465[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_31_reg_2465_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp_32_fu_665_p2 : STD_LOGIC;
  signal tmp_32_reg_2473 : STD_LOGIC;
  signal tmp_77_reg_2486 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp_84_reg_2680 : STD_LOGIC;
  signal \tmp_84_reg_2680[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_84_reg_2680[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_84_reg_2680[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_84_reg_2680[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_84_reg_2680[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_84_reg_2680[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_84_reg_2680[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_84_reg_2680[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_84_reg_2680[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_84_reg_2680[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_84_reg_2680[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_84_reg_2680[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_84_reg_2680[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_84_reg_2680[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_84_reg_2680[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_84_reg_2680_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_84_reg_2680_reg[0]_i_10_n_1\ : STD_LOGIC;
  signal \tmp_84_reg_2680_reg[0]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_84_reg_2680_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \tmp_84_reg_2680_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \tmp_84_reg_2680_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \tmp_84_reg_2680_reg[0]_i_10_n_6\ : STD_LOGIC;
  signal \tmp_84_reg_2680_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_84_reg_2680_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_84_reg_2680_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_84_reg_2680_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_84_reg_2680_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_84_reg_2680_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \tmp_84_reg_2680_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_84_reg_2680_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_84_reg_2680_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \tmp_84_reg_2680_reg[0]_i_5_n_5\ : STD_LOGIC;
  signal \tmp_84_reg_2680_reg[0]_i_5_n_6\ : STD_LOGIC;
  signal \tmp_84_reg_2680_reg[0]_i_5_n_7\ : STD_LOGIC;
  signal tmp_90_reg_2695 : STD_LOGIC;
  signal \tmp_90_reg_2695[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_90_reg_2695[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_90_reg_2695[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_90_reg_2695[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_90_reg_2695[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_90_reg_2695[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_90_reg_2695[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_90_reg_2695[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_90_reg_2695[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_90_reg_2695[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_90_reg_2695[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_90_reg_2695[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_90_reg_2695[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_90_reg_2695[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_90_reg_2695[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_90_reg_2695_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_90_reg_2695_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_90_reg_2695_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_90_reg_2695_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_90_reg_2695_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_90_reg_2695_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \tmp_90_reg_2695_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_90_reg_2695_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_90_reg_2695_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \tmp_90_reg_2695_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \tmp_90_reg_2695_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \tmp_90_reg_2695_reg[0]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_90_reg_2695_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_90_reg_2695_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \tmp_90_reg_2695_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_90_reg_2695_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_90_reg_2695_reg[0]_i_9_n_4\ : STD_LOGIC;
  signal \tmp_90_reg_2695_reg[0]_i_9_n_5\ : STD_LOGIC;
  signal \tmp_90_reg_2695_reg[0]_i_9_n_6\ : STD_LOGIC;
  signal tmp_91_fu_2123_p3 : STD_LOGIC;
  signal tmp_96_reg_2710 : STD_LOGIC;
  signal \tmp_96_reg_2710[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_96_reg_2710[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_96_reg_2710[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_96_reg_2710[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_96_reg_2710[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_96_reg_2710[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_96_reg_2710[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_96_reg_2710[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_96_reg_2710[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_96_reg_2710[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_96_reg_2710[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_96_reg_2710[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_96_reg_2710[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_96_reg_2710[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_96_reg_2710[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_96_reg_2710_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_96_reg_2710_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_96_reg_2710_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_96_reg_2710_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_96_reg_2710_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_96_reg_2710_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \tmp_96_reg_2710_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_96_reg_2710_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_96_reg_2710_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \tmp_96_reg_2710_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \tmp_96_reg_2710_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \tmp_96_reg_2710_reg[0]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_96_reg_2710_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_96_reg_2710_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \tmp_96_reg_2710_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_96_reg_2710_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_96_reg_2710_reg[0]_i_9_n_4\ : STD_LOGIC;
  signal \tmp_96_reg_2710_reg[0]_i_9_n_5\ : STD_LOGIC;
  signal \tmp_96_reg_2710_reg[0]_i_9_n_6\ : STD_LOGIC;
  signal tmp_97_fu_2167_p3 : STD_LOGIC;
  signal \NLW_p_Val2_12_reg_2675_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_12_reg_2675_reg[6]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_12_reg_2675_reg[6]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_12_reg_2675_reg[6]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_p_Val2_12_reg_2675_reg[6]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_16_reg_2690_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_16_reg_2690_reg[6]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_16_reg_2690_reg[6]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_16_reg_2690_reg[6]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_p_Val2_16_reg_2690_reg[6]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_20_reg_2705_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_20_reg_2705_reg[6]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_20_reg_2705_reg[6]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_20_reg_2705_reg[6]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_p_Val2_20_reg_2705_reg[6]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_84_reg_2680_reg[0]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_84_reg_2680_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_tmp_90_reg_2695_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_tmp_90_reg_2695_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_96_reg_2710_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_tmp_96_reg_2710_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__5\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__6\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__7\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2__1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_4\ : label is "soft_lutpair138";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \exitcond461_i_reg_2507[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \exitcond461_i_reg_2507_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \i_V_reg_2446[0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \i_V_reg_2446[2]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \i_V_reg_2446[3]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \i_V_reg_2446[4]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \i_V_reg_2446[6]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \icmp_reg_2460[0]_i_4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \or_cond_i_reg_2564[0]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \or_cond_i_reg_2564_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \or_cond_i_reg_2564_pp0_iter2_reg[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \p_Val2_12_reg_2675[6]_i_11\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \p_Val2_12_reg_2675[6]_i_15\ : label is "soft_lutpair135";
  attribute HLUTNM : string;
  attribute HLUTNM of \p_Val2_12_reg_2675[6]_i_17\ : label is "lutpair8";
  attribute HLUTNM of \p_Val2_12_reg_2675[6]_i_24\ : label is "lutpair3";
  attribute HLUTNM of \p_Val2_12_reg_2675[6]_i_25\ : label is "lutpair2";
  attribute HLUTNM of \p_Val2_12_reg_2675[6]_i_26\ : label is "lutpair1";
  attribute HLUTNM of \p_Val2_12_reg_2675[6]_i_27\ : label is "lutpair0";
  attribute HLUTNM of \p_Val2_12_reg_2675[6]_i_29\ : label is "lutpair3";
  attribute HLUTNM of \p_Val2_12_reg_2675[6]_i_30\ : label is "lutpair2";
  attribute HLUTNM of \p_Val2_12_reg_2675[6]_i_31\ : label is "lutpair1";
  attribute HLUTNM of \p_Val2_12_reg_2675[6]_i_32\ : label is "lutpair7";
  attribute HLUTNM of \p_Val2_12_reg_2675[6]_i_33\ : label is "lutpair6";
  attribute HLUTNM of \p_Val2_12_reg_2675[6]_i_34\ : label is "lutpair5";
  attribute HLUTNM of \p_Val2_12_reg_2675[6]_i_35\ : label is "lutpair4";
  attribute HLUTNM of \p_Val2_12_reg_2675[6]_i_36\ : label is "lutpair8";
  attribute HLUTNM of \p_Val2_12_reg_2675[6]_i_37\ : label is "lutpair7";
  attribute HLUTNM of \p_Val2_12_reg_2675[6]_i_38\ : label is "lutpair6";
  attribute HLUTNM of \p_Val2_12_reg_2675[6]_i_39\ : label is "lutpair5";
  attribute SOFT_HLUTNM of \p_Val2_16_reg_2690[6]_i_11\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \p_Val2_16_reg_2690[6]_i_15\ : label is "soft_lutpair137";
  attribute HLUTNM of \p_Val2_16_reg_2690[6]_i_17\ : label is "lutpair17";
  attribute HLUTNM of \p_Val2_16_reg_2690[6]_i_24\ : label is "lutpair12";
  attribute HLUTNM of \p_Val2_16_reg_2690[6]_i_25\ : label is "lutpair11";
  attribute HLUTNM of \p_Val2_16_reg_2690[6]_i_26\ : label is "lutpair10";
  attribute HLUTNM of \p_Val2_16_reg_2690[6]_i_27\ : label is "lutpair9";
  attribute HLUTNM of \p_Val2_16_reg_2690[6]_i_29\ : label is "lutpair12";
  attribute HLUTNM of \p_Val2_16_reg_2690[6]_i_30\ : label is "lutpair11";
  attribute HLUTNM of \p_Val2_16_reg_2690[6]_i_31\ : label is "lutpair10";
  attribute HLUTNM of \p_Val2_16_reg_2690[6]_i_32\ : label is "lutpair16";
  attribute HLUTNM of \p_Val2_16_reg_2690[6]_i_33\ : label is "lutpair15";
  attribute HLUTNM of \p_Val2_16_reg_2690[6]_i_34\ : label is "lutpair14";
  attribute HLUTNM of \p_Val2_16_reg_2690[6]_i_35\ : label is "lutpair13";
  attribute HLUTNM of \p_Val2_16_reg_2690[6]_i_36\ : label is "lutpair17";
  attribute HLUTNM of \p_Val2_16_reg_2690[6]_i_37\ : label is "lutpair16";
  attribute HLUTNM of \p_Val2_16_reg_2690[6]_i_38\ : label is "lutpair15";
  attribute HLUTNM of \p_Val2_16_reg_2690[6]_i_39\ : label is "lutpair14";
  attribute SOFT_HLUTNM of \p_Val2_20_reg_2705[6]_i_11\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \p_Val2_20_reg_2705[6]_i_15\ : label is "soft_lutpair136";
  attribute HLUTNM of \p_Val2_20_reg_2705[6]_i_17\ : label is "lutpair26";
  attribute HLUTNM of \p_Val2_20_reg_2705[6]_i_24\ : label is "lutpair21";
  attribute HLUTNM of \p_Val2_20_reg_2705[6]_i_25\ : label is "lutpair20";
  attribute HLUTNM of \p_Val2_20_reg_2705[6]_i_26\ : label is "lutpair19";
  attribute HLUTNM of \p_Val2_20_reg_2705[6]_i_27\ : label is "lutpair18";
  attribute HLUTNM of \p_Val2_20_reg_2705[6]_i_29\ : label is "lutpair21";
  attribute HLUTNM of \p_Val2_20_reg_2705[6]_i_30\ : label is "lutpair20";
  attribute HLUTNM of \p_Val2_20_reg_2705[6]_i_31\ : label is "lutpair19";
  attribute HLUTNM of \p_Val2_20_reg_2705[6]_i_32\ : label is "lutpair25";
  attribute HLUTNM of \p_Val2_20_reg_2705[6]_i_33\ : label is "lutpair24";
  attribute HLUTNM of \p_Val2_20_reg_2705[6]_i_34\ : label is "lutpair23";
  attribute HLUTNM of \p_Val2_20_reg_2705[6]_i_35\ : label is "lutpair22";
  attribute HLUTNM of \p_Val2_20_reg_2705[6]_i_36\ : label is "lutpair26";
  attribute HLUTNM of \p_Val2_20_reg_2705[6]_i_37\ : label is "lutpair25";
  attribute HLUTNM of \p_Val2_20_reg_2705[6]_i_38\ : label is "lutpair24";
  attribute HLUTNM of \p_Val2_20_reg_2705[6]_i_39\ : label is "lutpair23";
  attribute SOFT_HLUTNM of \row_assign_12_0_2_t_reg_2500[1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \t_V_3_reg_590[2]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \t_V_3_reg_590[3]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \t_V_3_reg_590[4]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \t_V_3_reg_590[6]_i_4\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \tmp_199_0_0_not_reg_2455[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \tmp_243_0_1_reg_2469[0]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \tmp_25_reg_568[0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \tmp_25_reg_568[1]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \tmp_29_reg_2451[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \tmp_31_reg_2465[0]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \tmp_32_reg_2473[0]_i_1\ : label is "soft_lutpair122";
  attribute HLUTNM of \tmp_84_reg_2680[0]_i_13\ : label is "lutpair0";
  attribute HLUTNM of \tmp_84_reg_2680[0]_i_17\ : label is "lutpair4";
  attribute HLUTNM of \tmp_90_reg_2695[0]_i_12\ : label is "lutpair9";
  attribute HLUTNM of \tmp_90_reg_2695[0]_i_16\ : label is "lutpair13";
  attribute HLUTNM of \tmp_96_reg_2710[0]_i_12\ : label is "lutpair18";
  attribute HLUTNM of \tmp_96_reg_2710[0]_i_16\ : label is "lutpair22";
begin
  Filter2D_1_U0_ap_ready <= \^filter2d_1_u0_ap_ready\;
  ap_enable_reg_pp0_iter3_reg_0 <= \^ap_enable_reg_pp0_iter3_reg_0\;
  \icmp_reg_2460_reg[0]_0\ <= \^icmp_reg_2460_reg[0]_0\;
  start_once_reg <= \^start_once_reg\;
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5AA55AA55AA55AA"
    )
        port map (
      I0 => tmp_84_reg_2680,
      I1 => \SRL_SIG[0][3]_i_2_n_0\,
      I2 => p_Val2_12_reg_2675(1),
      I3 => p_Val2_12_reg_2675(0),
      I4 => p_Val2_12_reg_2675(3),
      I5 => p_Val2_12_reg_2675(2),
      O => D(0)
    );
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5AA55AA55AA55AA"
    )
        port map (
      I0 => tmp_90_reg_2695,
      I1 => \SRL_SIG[0][3]_i_2__0_n_0\,
      I2 => p_Val2_16_reg_2690(1),
      I3 => p_Val2_16_reg_2690(0),
      I4 => p_Val2_16_reg_2690(3),
      I5 => p_Val2_16_reg_2690(2),
      O => \p_Val2_16_reg_2690_reg[5]_0\(0)
    );
\SRL_SIG[0][0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5AA55AA55AA55AA"
    )
        port map (
      I0 => tmp_96_reg_2710,
      I1 => \SRL_SIG[0][3]_i_2__1_n_0\,
      I2 => p_Val2_20_reg_2705(1),
      I3 => p_Val2_20_reg_2705(0),
      I4 => p_Val2_20_reg_2705(3),
      I5 => p_Val2_20_reg_2705(2),
      O => \p_Val2_20_reg_2705_reg[5]_0\(0)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555AAAAAAAAAAAA"
    )
        port map (
      I0 => p_Val2_12_reg_2675(1),
      I1 => \SRL_SIG[0][3]_i_2_n_0\,
      I2 => p_Val2_12_reg_2675(3),
      I3 => p_Val2_12_reg_2675(2),
      I4 => p_Val2_12_reg_2675(0),
      I5 => tmp_84_reg_2680,
      O => D(1)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555AAAAAAAAAAAA"
    )
        port map (
      I0 => p_Val2_16_reg_2690(1),
      I1 => \SRL_SIG[0][3]_i_2__0_n_0\,
      I2 => p_Val2_16_reg_2690(3),
      I3 => p_Val2_16_reg_2690(2),
      I4 => p_Val2_16_reg_2690(0),
      I5 => tmp_90_reg_2695,
      O => \p_Val2_16_reg_2690_reg[5]_0\(1)
    );
\SRL_SIG[0][1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555AAAAAAAAAAAA"
    )
        port map (
      I0 => p_Val2_20_reg_2705(1),
      I1 => \SRL_SIG[0][3]_i_2__1_n_0\,
      I2 => p_Val2_20_reg_2705(3),
      I3 => p_Val2_20_reg_2705(2),
      I4 => p_Val2_20_reg_2705(0),
      I5 => tmp_96_reg_2710,
      O => \p_Val2_20_reg_2705_reg[5]_0\(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA6AAA6AAA6AAA"
    )
        port map (
      I0 => p_Val2_12_reg_2675(2),
      I1 => p_Val2_12_reg_2675(0),
      I2 => tmp_84_reg_2680,
      I3 => p_Val2_12_reg_2675(1),
      I4 => \SRL_SIG[0][3]_i_2_n_0\,
      I5 => p_Val2_12_reg_2675(3),
      O => D(2)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA6AAA6AAA6AAA"
    )
        port map (
      I0 => p_Val2_16_reg_2690(2),
      I1 => p_Val2_16_reg_2690(0),
      I2 => tmp_90_reg_2695,
      I3 => p_Val2_16_reg_2690(1),
      I4 => \SRL_SIG[0][3]_i_2__0_n_0\,
      I5 => p_Val2_16_reg_2690(3),
      O => \p_Val2_16_reg_2690_reg[5]_0\(2)
    );
\SRL_SIG[0][2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA6AAA6AAA6AAA"
    )
        port map (
      I0 => p_Val2_20_reg_2705(2),
      I1 => p_Val2_20_reg_2705(0),
      I2 => tmp_96_reg_2710,
      I3 => p_Val2_20_reg_2705(1),
      I4 => \SRL_SIG[0][3]_i_2__1_n_0\,
      I5 => p_Val2_20_reg_2705(3),
      O => \p_Val2_20_reg_2705_reg[5]_0\(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => p_Val2_12_reg_2675(3),
      I1 => p_Val2_12_reg_2675(1),
      I2 => tmp_84_reg_2680,
      I3 => p_Val2_12_reg_2675(0),
      I4 => p_Val2_12_reg_2675(2),
      I5 => \SRL_SIG[0][3]_i_2_n_0\,
      O => D(3)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => p_Val2_16_reg_2690(3),
      I1 => p_Val2_16_reg_2690(1),
      I2 => tmp_90_reg_2695,
      I3 => p_Val2_16_reg_2690(0),
      I4 => p_Val2_16_reg_2690(2),
      I5 => \SRL_SIG[0][3]_i_2__0_n_0\,
      O => \p_Val2_16_reg_2690_reg[5]_0\(3)
    );
\SRL_SIG[0][3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => p_Val2_20_reg_2705(3),
      I1 => p_Val2_20_reg_2705(1),
      I2 => tmp_96_reg_2710,
      I3 => p_Val2_20_reg_2705(0),
      I4 => p_Val2_20_reg_2705(2),
      I5 => \SRL_SIG[0][3]_i_2__1_n_0\,
      O => \p_Val2_20_reg_2705_reg[5]_0\(3)
    );
\SRL_SIG[0][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_Val2_s_reg_2670(21),
      I1 => p_Val2_12_reg_2675(6),
      I2 => p_Val2_12_reg_2675(5),
      I3 => p_Val2_12_reg_2675(4),
      O => \SRL_SIG[0][3]_i_2_n_0\
    );
\SRL_SIG[0][3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => tmp_91_fu_2123_p3,
      I1 => p_Val2_16_reg_2690(6),
      I2 => p_Val2_16_reg_2690(5),
      I3 => p_Val2_16_reg_2690(4),
      O => \SRL_SIG[0][3]_i_2__0_n_0\
    );
\SRL_SIG[0][3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => tmp_97_fu_2167_p3,
      I1 => p_Val2_20_reg_2705(6),
      I2 => p_Val2_20_reg_2705(5),
      I3 => p_Val2_20_reg_2705(4),
      O => \SRL_SIG[0][3]_i_2__1_n_0\
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B9999999"
    )
        port map (
      I0 => p_Val2_12_reg_2675(4),
      I1 => \SRL_SIG[0][7]_i_3_n_0\,
      I2 => p_Val2_s_reg_2670(21),
      I3 => p_Val2_12_reg_2675(6),
      I4 => p_Val2_12_reg_2675(5),
      O => D(4)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B9999999"
    )
        port map (
      I0 => p_Val2_16_reg_2690(4),
      I1 => \SRL_SIG[0][7]_i_3__0_n_0\,
      I2 => tmp_91_fu_2123_p3,
      I3 => p_Val2_16_reg_2690(6),
      I4 => p_Val2_16_reg_2690(5),
      O => \p_Val2_16_reg_2690_reg[5]_0\(4)
    );
\SRL_SIG[0][4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B9999999"
    )
        port map (
      I0 => p_Val2_20_reg_2705(4),
      I1 => \SRL_SIG[0][7]_i_3__1_n_0\,
      I2 => tmp_97_fu_2167_p3,
      I3 => p_Val2_20_reg_2705(6),
      I4 => p_Val2_20_reg_2705(5),
      O => \p_Val2_20_reg_2705_reg[5]_0\(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA9A9A9A"
    )
        port map (
      I0 => p_Val2_12_reg_2675(5),
      I1 => \SRL_SIG[0][7]_i_3_n_0\,
      I2 => p_Val2_12_reg_2675(4),
      I3 => p_Val2_12_reg_2675(6),
      I4 => p_Val2_s_reg_2670(21),
      O => D(5)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA9A9A9A"
    )
        port map (
      I0 => p_Val2_16_reg_2690(5),
      I1 => \SRL_SIG[0][7]_i_3__0_n_0\,
      I2 => p_Val2_16_reg_2690(4),
      I3 => p_Val2_16_reg_2690(6),
      I4 => tmp_91_fu_2123_p3,
      O => \p_Val2_16_reg_2690_reg[5]_0\(5)
    );
\SRL_SIG[0][5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA9A9A9A"
    )
        port map (
      I0 => p_Val2_20_reg_2705(5),
      I1 => \SRL_SIG[0][7]_i_3__1_n_0\,
      I2 => p_Val2_20_reg_2705(4),
      I3 => p_Val2_20_reg_2705(6),
      I4 => tmp_97_fu_2167_p3,
      O => \p_Val2_20_reg_2705_reg[5]_0\(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA6A"
    )
        port map (
      I0 => p_Val2_12_reg_2675(6),
      I1 => p_Val2_12_reg_2675(5),
      I2 => p_Val2_12_reg_2675(4),
      I3 => \SRL_SIG[0][7]_i_3_n_0\,
      I4 => p_Val2_s_reg_2670(21),
      O => D(6)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA6A"
    )
        port map (
      I0 => p_Val2_16_reg_2690(6),
      I1 => p_Val2_16_reg_2690(5),
      I2 => p_Val2_16_reg_2690(4),
      I3 => \SRL_SIG[0][7]_i_3__0_n_0\,
      I4 => tmp_91_fu_2123_p3,
      O => \p_Val2_16_reg_2690_reg[5]_0\(6)
    );
\SRL_SIG[0][6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA6A"
    )
        port map (
      I0 => p_Val2_20_reg_2705(6),
      I1 => p_Val2_20_reg_2705(5),
      I2 => p_Val2_20_reg_2705(4),
      I3 => \SRL_SIG[0][7]_i_3__1_n_0\,
      I4 => tmp_97_fu_2167_p3,
      O => \p_Val2_20_reg_2705_reg[5]_0\(6)
    );
\SRL_SIG[0][7]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => dstb_data_stream_0_s_full_n,
      I1 => or_cond_i_reg_2564_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3_reg_n_0,
      I3 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => E(0)
    );
\SRL_SIG[0][7]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => dstb_data_stream_1_s_full_n,
      I1 => or_cond_i_reg_2564_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3_reg_n_0,
      I3 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => internal_full_n_reg(0)
    );
\SRL_SIG[0][7]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => dstb_data_stream_2_s_full_n,
      I1 => or_cond_i_reg_2564_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3_reg_n_0,
      I3 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => internal_full_n_reg_0(0)
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => p_Val2_12_reg_2675(5),
      I1 => p_Val2_12_reg_2675(4),
      I2 => \SRL_SIG[0][7]_i_3_n_0\,
      I3 => p_Val2_12_reg_2675(6),
      I4 => p_Val2_s_reg_2670(21),
      O => D(7)
    );
\SRL_SIG[0][7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => p_Val2_16_reg_2690(5),
      I1 => p_Val2_16_reg_2690(4),
      I2 => \SRL_SIG[0][7]_i_3__0_n_0\,
      I3 => p_Val2_16_reg_2690(6),
      I4 => tmp_91_fu_2123_p3,
      O => \p_Val2_16_reg_2690_reg[5]_0\(7)
    );
\SRL_SIG[0][7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => p_Val2_20_reg_2705(5),
      I1 => p_Val2_20_reg_2705(4),
      I2 => \SRL_SIG[0][7]_i_3__1_n_0\,
      I3 => p_Val2_20_reg_2705(6),
      I4 => tmp_97_fu_2167_p3,
      O => \p_Val2_20_reg_2705_reg[5]_0\(7)
    );
\SRL_SIG[0][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => p_Val2_12_reg_2675(2),
      I1 => p_Val2_12_reg_2675(0),
      I2 => tmp_84_reg_2680,
      I3 => p_Val2_12_reg_2675(1),
      I4 => p_Val2_12_reg_2675(3),
      O => \SRL_SIG[0][7]_i_3_n_0\
    );
\SRL_SIG[0][7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => p_Val2_16_reg_2690(2),
      I1 => p_Val2_16_reg_2690(0),
      I2 => tmp_90_reg_2695,
      I3 => p_Val2_16_reg_2690(1),
      I4 => p_Val2_16_reg_2690(3),
      O => \SRL_SIG[0][7]_i_3__0_n_0\
    );
\SRL_SIG[0][7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => p_Val2_20_reg_2705(2),
      I1 => p_Val2_20_reg_2705(0),
      I2 => tmp_96_reg_2710,
      I3 => p_Val2_20_reg_2705(1),
      I4 => p_Val2_20_reg_2705(3),
      O => \SRL_SIG[0][7]_i_3__1_n_0\
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFAAAA"
    )
        port map (
      I0 => \^filter2d_1_u0_ap_ready\,
      I1 => Filter2D_1_U0_ap_start,
      I2 => start_for_duplicate_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \icmp_reg_2460[0]_i_3_n_0\,
      O => \^filter2d_1_u0_ap_ready\
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8888"
    )
        port map (
      I0 => \tmp_25_reg_568_reg[1]_0\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => tmp_25_reg_568(1),
      I3 => tmp_25_reg_568(0),
      I4 => ap_CS_fsm_state2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => tmp_25_reg_568(1),
      I2 => tmp_25_reg_568(0),
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \icmp_reg_2460[0]_i_1_n_0\,
      I1 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I2 => \ap_CS_fsm[3]_i_2__0_n_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBABBBBB"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_enable_reg_pp0_iter3_reg_n_0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage0,
      O => \ap_CS_fsm[3]_i_2__0_n_0\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044440400"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_enable_reg_pp0_iter3_reg_n_0,
      I5 => ap_enable_reg_pp0_iter2,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter3_reg_n_0,
      I2 => or_cond_i_reg_2564_pp0_iter2_reg,
      I3 => dstb_data_stream_1_s_full_n,
      I4 => dstb_data_stream_2_s_full_n,
      I5 => dstb_data_stream_0_s_full_n,
      O => \^ap_enable_reg_pp0_iter3_reg_0\
    );
\ap_CS_fsm[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020202020202020"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_4_n_0\,
      I1 => \exitcond461_i_reg_2507_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => dsta_data_stream_2_s_empty_n,
      I4 => dsta_data_stream_0_s_empty_n,
      I5 => dsta_data_stream_1_s_empty_n,
      O => \ap_CS_fsm[4]_i_3__0_n_0\
    );
\ap_CS_fsm[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \icmp_reg_2460_reg_n_0_[0]\,
      I1 => tmp_29_reg_2451,
      I2 => or_cond_i_i_reg_2516,
      O => \ap_CS_fsm[4]_i_4_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F70000000000"
    )
        port map (
      I0 => exitcond461_i_fu_691_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I3 => \icmp_reg_2460[0]_i_1_n_0\,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I2 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I3 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => \icmp_reg_2460[0]_i_1_n_0\,
      I1 => ap_enable_reg_pp0_iter3_reg_n_0,
      I2 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter3_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter3_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter3_reg_n_0,
      R => '0'
    );
\brmerge_reg_2533[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_199_0_0_not_reg_2455,
      I1 => k_buf_2_val_5_U_n_10,
      O => brmerge_fu_815_p2
    );
\brmerge_reg_2533_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25330,
      D => brmerge_fu_815_p2,
      Q => brmerge_reg_2533,
      R => '0'
    );
\col_assign_4_reg_2520[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC6666666666667"
    )
        port map (
      I0 => \t_V_3_reg_590_reg__0\(0),
      I1 => \t_V_3_reg_590_reg__1\(1),
      I2 => \t_V_3_reg_590_reg__1\(2),
      I3 => k_buf_2_val_5_U_n_8,
      I4 => \t_V_3_reg_590_reg__1\(5),
      I5 => \t_V_3_reg_590_reg__1\(6),
      O => col_assign_4_fu_809_p2(1)
    );
\col_assign_4_reg_2520_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25330,
      D => \t_V_3_reg_590_reg__0\(0),
      Q => col_assign_4_reg_2520(0),
      R => '0'
    );
\col_assign_4_reg_2520_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25330,
      D => col_assign_4_fu_809_p2(1),
      Q => col_assign_4_reg_2520(1),
      R => '0'
    );
\exitcond461_i_reg_2507[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => exitcond461_i_fu_691_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I3 => \exitcond461_i_reg_2507_reg_n_0_[0]\,
      O => \exitcond461_i_reg_2507[0]_i_1_n_0\
    );
\exitcond461_i_reg_2507_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \exitcond461_i_reg_2507_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I3 => exitcond461_i_reg_2507_pp0_iter1_reg,
      O => \exitcond461_i_reg_2507_pp0_iter1_reg[0]_i_1_n_0\
    );
\exitcond461_i_reg_2507_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond461_i_reg_2507_pp0_iter1_reg[0]_i_1_n_0\,
      Q => exitcond461_i_reg_2507_pp0_iter1_reg,
      R => '0'
    );
\exitcond461_i_reg_2507_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond461_i_reg_2507[0]_i_1_n_0\,
      Q => \exitcond461_i_reg_2507_reg_n_0_[0]\,
      R => '0'
    );
\i_V_reg_2446[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_579_reg_n_0_[0]\,
      O => i_V_fu_619_p2(0)
    );
\i_V_reg_2446[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_579_reg_n_0_[1]\,
      I1 => \t_V_reg_579_reg_n_0_[0]\,
      O => i_V_fu_619_p2(1)
    );
\i_V_reg_2446[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_579_reg_n_0_[2]\,
      I1 => \t_V_reg_579_reg_n_0_[1]\,
      I2 => \t_V_reg_579_reg_n_0_[0]\,
      O => i_V_fu_619_p2(2)
    );
\i_V_reg_2446[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_reg_579_reg_n_0_[3]\,
      I1 => \t_V_reg_579_reg_n_0_[0]\,
      I2 => \t_V_reg_579_reg_n_0_[1]\,
      I3 => \t_V_reg_579_reg_n_0_[2]\,
      O => i_V_fu_619_p2(3)
    );
\i_V_reg_2446[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \t_V_reg_579_reg_n_0_[2]\,
      I1 => \t_V_reg_579_reg_n_0_[1]\,
      I2 => \t_V_reg_579_reg_n_0_[0]\,
      I3 => \t_V_reg_579_reg_n_0_[3]\,
      I4 => \t_V_reg_579_reg_n_0_[4]\,
      O => i_V_fu_619_p2(4)
    );
\i_V_reg_2446[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_reg_579_reg_n_0_[5]\,
      I1 => \t_V_reg_579_reg_n_0_[2]\,
      I2 => \t_V_reg_579_reg_n_0_[1]\,
      I3 => \t_V_reg_579_reg_n_0_[0]\,
      I4 => \t_V_reg_579_reg_n_0_[3]\,
      I5 => \t_V_reg_579_reg_n_0_[4]\,
      O => i_V_fu_619_p2(5)
    );
\i_V_reg_2446[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_579_reg_n_0_[6]\,
      I1 => \i_V_reg_2446[6]_i_2_n_0\,
      I2 => \t_V_reg_579_reg_n_0_[5]\,
      O => i_V_fu_619_p2(6)
    );
\i_V_reg_2446[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \t_V_reg_579_reg_n_0_[4]\,
      I1 => \t_V_reg_579_reg_n_0_[3]\,
      I2 => \t_V_reg_579_reg_n_0_[0]\,
      I3 => \t_V_reg_579_reg_n_0_[1]\,
      I4 => \t_V_reg_579_reg_n_0_[2]\,
      O => \i_V_reg_2446[6]_i_2_n_0\
    );
\i_V_reg_2446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_619_p2(0),
      Q => i_V_reg_2446(0),
      R => '0'
    );
\i_V_reg_2446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_619_p2(1),
      Q => i_V_reg_2446(1),
      R => '0'
    );
\i_V_reg_2446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_619_p2(2),
      Q => i_V_reg_2446(2),
      R => '0'
    );
\i_V_reg_2446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_619_p2(3),
      Q => i_V_reg_2446(3),
      R => '0'
    );
\i_V_reg_2446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_619_p2(4),
      Q => i_V_reg_2446(4),
      R => '0'
    );
\i_V_reg_2446_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_619_p2(5),
      Q => i_V_reg_2446(5),
      R => '0'
    );
\i_V_reg_2446_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_619_p2(6),
      Q => i_V_reg_2446(6),
      R => '0'
    );
\icmp_reg_2460[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \icmp_reg_2460[0]_i_3_n_0\,
      O => \icmp_reg_2460[0]_i_1_n_0\
    );
\icmp_reg_2460[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \t_V_reg_579_reg_n_0_[3]\,
      I1 => \t_V_reg_579_reg_n_0_[4]\,
      I2 => \t_V_reg_579_reg_n_0_[2]\,
      I3 => \t_V_reg_579_reg_n_0_[1]\,
      I4 => \t_V_reg_579_reg_n_0_[5]\,
      I5 => \t_V_reg_579_reg_n_0_[6]\,
      O => icmp_fu_647_p2
    );
\icmp_reg_2460[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFFFFFF"
    )
        port map (
      I0 => \t_V_reg_579_reg_n_0_[2]\,
      I1 => \t_V_reg_579_reg_n_0_[0]\,
      I2 => \t_V_reg_579_reg_n_0_[1]\,
      I3 => \t_V_reg_579_reg_n_0_[5]\,
      I4 => \t_V_reg_579_reg_n_0_[6]\,
      I5 => \icmp_reg_2460[0]_i_4_n_0\,
      O => \icmp_reg_2460[0]_i_3_n_0\
    );
\icmp_reg_2460[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \t_V_reg_579_reg_n_0_[3]\,
      I1 => \t_V_reg_579_reg_n_0_[4]\,
      O => \icmp_reg_2460[0]_i_4_n_0\
    );
\icmp_reg_2460_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_2460[0]_i_1_n_0\,
      D => icmp_fu_647_p2,
      Q => \icmp_reg_2460_reg_n_0_[0]\,
      R => '0'
    );
k_buf_0_val_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_62
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => k_buf_2_val_5_U_n_7,
      D(8 downto 0) => tmp40_fu_1042_p2(18 downto 10),
      E(0) => k_buf_0_val_3_ce0,
      Q(7 downto 0) => right_border_buf_0_s_fu_298(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2533 => brmerge_reg_2533,
      col_buf_0_val_0_0_fu_876_p3(7 downto 0) => col_buf_0_val_0_0_fu_876_p3(7 downto 0),
      col_buf_0_val_1_0_fu_894_p3(7 downto 0) => col_buf_0_val_1_0_fu_894_p3(7 downto 0),
      col_buf_0_val_2_0_fu_912_p3(7 downto 0) => col_buf_0_val_2_0_fu_912_p3(7 downto 0),
      or_cond_i_i_reg_2516 => or_cond_i_i_reg_2516,
      p_src_data_stream_0_V_dout(7 downto 0) => p_src_data_stream_0_V_dout(7 downto 0),
      \q0_reg[0]\(1 downto 0) => \t_V_3_reg_590_reg__1\(6 downto 5),
      \q0_reg[0]_0\ => k_buf_2_val_5_U_n_11,
      \q0_reg[7]\(7 downto 0) => \q0_reg[7]_2\(7 downto 0),
      \q0_reg[7]_0\ => k_buf_0_val_5_U_n_32,
      ram_reg_64_127_7_7 => \tmp_31_reg_2465_reg_n_0_[0]\,
      ram_reg_64_127_7_7_0 => \icmp_reg_2460_reg_n_0_[0]\,
      ram_reg_64_127_7_7_1(6 downto 0) => k_buf_2_val_5_addr_reg_2598(6 downto 0),
      \right_border_buf_0_s_fu_298_reg[0]\(1 downto 0) => col_assign_4_reg_2520(1 downto 0),
      \right_border_buf_0_s_fu_298_reg[7]\(7 downto 0) => right_border_buf_0_15_fu_302(7 downto 0),
      row_assign_12_0_2_t_reg_2500(0) => row_assign_12_0_2_t_reg_2500(0),
      src_kernel_win_0_va_15_fu_2420 => src_kernel_win_0_va_15_fu_2420,
      \tmp40_reg_2621_reg[18]\(7 downto 0) => tmp_285_0_0_cast_ca_fu_1026_p1(17 downto 10),
      \tmp40_reg_2621_reg[18]_0\ => \tmp40_reg_2621[18]_i_3_n_0\,
      tmp_29_reg_2451 => tmp_29_reg_2451,
      \tmp_31_reg_2465_reg[0]\ => k_buf_0_val_3_U_n_25
    );
\k_buf_0_val_3_addr_reg_2546[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \t_V_3_reg_590_reg__1\(6),
      I1 => \t_V_3_reg_590_reg__1\(5),
      I2 => k_buf_2_val_5_U_n_11,
      O => addr0(6)
    );
\k_buf_0_val_3_addr_reg_2546_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25330,
      D => k_buf_2_val_5_U_n_7,
      Q => k_buf_2_val_5_addr_reg_2598(0),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_2546_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25330,
      D => addr0(1),
      Q => k_buf_2_val_5_addr_reg_2598(1),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_2546_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25330,
      D => addr0(2),
      Q => k_buf_2_val_5_addr_reg_2598(2),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_2546_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25330,
      D => addr0(3),
      Q => k_buf_2_val_5_addr_reg_2598(3),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_2546_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25330,
      D => addr0(4),
      Q => k_buf_2_val_5_addr_reg_2598(4),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_2546_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25330,
      D => addr0(5),
      Q => k_buf_2_val_5_addr_reg_2598(5),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_2546_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25330,
      D => addr0(6),
      Q => k_buf_2_val_5_addr_reg_2598(6),
      R => '0'
    );
k_buf_0_val_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_63
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => k_buf_2_val_5_U_n_7,
      E(0) => k_buf_0_val_3_ce0,
      Q(7 downto 0) => right_border_buf_0_16_fu_310(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      brmerge_reg_2533 => brmerge_reg_2533,
      col_buf_0_val_1_0_fu_894_p3(7 downto 0) => col_buf_0_val_1_0_fu_894_p3(7 downto 0),
      d1(7 downto 0) => d1(7 downto 0),
      exitcond461_i_reg_25070 => exitcond461_i_reg_25070,
      \icmp_reg_2460_reg[0]\ => \^icmp_reg_2460_reg[0]_0\,
      or_cond_i_i_reg_2516 => or_cond_i_i_reg_2516,
      \q0_reg[0]\(1 downto 0) => \t_V_3_reg_590_reg__1\(6 downto 5),
      \q0_reg[0]_0\ => k_buf_2_val_5_U_n_11,
      \q0_reg[7]\(7 downto 0) => \q0_reg[7]_3\(7 downto 0),
      \q0_reg[7]_0\ => k_buf_1_val_4_U_n_16,
      ram_reg_64_127_7_7 => \tmp_243_0_1_reg_2469_reg_n_0_[0]\,
      ram_reg_64_127_7_7_0(6 downto 0) => k_buf_2_val_5_addr_reg_2598(6 downto 0),
      \right_border_buf_0_16_fu_310_reg[0]\(1 downto 0) => col_assign_4_reg_2520(1 downto 0),
      \right_border_buf_0_16_fu_310_reg[7]\(7 downto 0) => right_border_buf_0_17_fu_314(7 downto 0),
      \right_border_buf_2_s_fu_306_reg[0]\ => \icmp_reg_2460_reg_n_0_[0]\,
      src_kernel_win_0_va_15_fu_2420 => src_kernel_win_0_va_15_fu_2420,
      \src_kernel_win_2_va_16_fu_294_reg[0]\ => \exitcond461_i_reg_2507_reg_n_0_[0]\,
      \tmp_243_0_1_reg_2469_reg[0]\ => k_buf_0_val_4_U_n_18,
      tmp_29_reg_2451 => tmp_29_reg_2451
    );
k_buf_0_val_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_64
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => k_buf_2_val_5_U_n_7,
      D(7 downto 0) => src_kernel_win_0_va_18_fu_987_p3(7 downto 0),
      E(0) => k_buf_0_val_3_ce0,
      Q(7 downto 0) => right_border_buf_0_18_fu_322(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2533 => brmerge_reg_2533,
      col_buf_0_val_0_0_fu_876_p3(7 downto 0) => col_buf_0_val_0_0_fu_876_p3(7 downto 0),
      col_buf_0_val_1_0_fu_894_p3(7 downto 0) => col_buf_0_val_1_0_fu_894_p3(7 downto 0),
      col_buf_0_val_2_0_fu_912_p3(7 downto 0) => col_buf_0_val_2_0_fu_912_p3(7 downto 0),
      or_cond_i_i_reg_2516 => or_cond_i_i_reg_2516,
      \q0_reg[0]\(1 downto 0) => \t_V_3_reg_590_reg__1\(6 downto 5),
      \q0_reg[0]_0\ => k_buf_2_val_5_U_n_11,
      \q0_reg[0]_1\ => k_buf_0_val_3_U_n_25,
      \q0_reg[7]\(7 downto 0) => \q0_reg[7]_4\(7 downto 0),
      ram_reg_0_63_0_2 => \tmp_31_reg_2465_reg_n_0_[0]\,
      ram_reg_0_63_0_2_0 => \icmp_reg_2460_reg_n_0_[0]\,
      ram_reg_0_63_0_2_1(6 downto 0) => k_buf_2_val_5_addr_reg_2598(6 downto 0),
      \right_border_buf_0_18_fu_322_reg[7]\(1 downto 0) => col_assign_4_reg_2520(1 downto 0),
      \right_border_buf_0_18_fu_322_reg[7]_0\(7 downto 0) => right_border_buf_0_19_fu_326(7 downto 0),
      row_assign_12_0_1_t_reg_2493(0) => row_assign_12_0_1_t_reg_2493(0),
      row_assign_12_0_2_t_reg_2500(1 downto 0) => row_assign_12_0_2_t_reg_2500(1 downto 0),
      \row_assign_12_0_2_t_reg_2500_reg[1]\(7 downto 0) => src_kernel_win_0_va_19_fu_1005_p3(7 downto 0),
      src_kernel_win_0_va_15_fu_2420 => src_kernel_win_0_va_15_fu_2420,
      tmp_29_reg_2451 => tmp_29_reg_2451,
      \tmp_31_reg_2465_reg[0]\ => k_buf_0_val_5_U_n_32,
      tmp_32_reg_2473 => tmp_32_reg_2473,
      tmp_77_reg_2486(0) => tmp_77_reg_2486(1),
      \tmp_77_reg_2486_reg[1]\(7 downto 0) => src_kernel_win_0_va_17_fu_969_p3(7 downto 0)
    );
k_buf_1_val_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_65
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => k_buf_2_val_5_U_n_7,
      D(8 downto 0) => tmp48_fu_1243_p2(18 downto 10),
      E(0) => k_buf_0_val_3_ce0,
      Q(7 downto 0) => right_border_buf_1_s_fu_334(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2533 => brmerge_reg_2533,
      col_buf_1_val_0_0_fu_1077_p3(7 downto 0) => col_buf_1_val_0_0_fu_1077_p3(7 downto 0),
      col_buf_1_val_1_0_fu_1095_p3(7 downto 0) => col_buf_1_val_1_0_fu_1095_p3(7 downto 0),
      col_buf_1_val_2_0_fu_1113_p3(7 downto 0) => col_buf_1_val_2_0_fu_1113_p3(7 downto 0),
      p_src_data_stream_1_V_dout(7 downto 0) => p_src_data_stream_1_V_dout(7 downto 0),
      \q0_reg[0]\(1 downto 0) => \t_V_3_reg_590_reg__1\(6 downto 5),
      \q0_reg[0]_0\ => k_buf_2_val_5_U_n_11,
      \q0_reg[0]_1\(5 downto 0) => k_buf_2_val_5_addr_reg_2598(5 downto 0),
      \q0_reg[0]_2\ => k_buf_0_val_3_U_n_25,
      \q0_reg[7]\(7 downto 0) => \q0_reg[7]_0\(7 downto 0),
      \q0_reg[7]_0\ => k_buf_0_val_5_U_n_32,
      \right_border_buf_1_s_fu_334_reg[0]\(1 downto 0) => col_assign_4_reg_2520(1 downto 0),
      \right_border_buf_1_s_fu_334_reg[7]\(7 downto 0) => right_border_buf_1_15_fu_338(7 downto 0),
      row_assign_12_0_2_t_reg_2500(0) => row_assign_12_0_2_t_reg_2500(0),
      \tmp48_reg_2643_reg[18]\(7 downto 0) => tmp_285_1_0_cast_ca_fu_1227_p1(17 downto 10),
      \tmp48_reg_2643_reg[18]_0\ => \tmp40_reg_2621[18]_i_3_n_0\
    );
k_buf_1_val_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_66
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => k_buf_2_val_5_U_n_7,
      E(0) => k_buf_0_val_3_ce0,
      Q(7 downto 0) => right_border_buf_1_16_fu_346(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2533 => brmerge_reg_2533,
      col_buf_1_val_1_0_fu_1095_p3(7 downto 0) => col_buf_1_val_1_0_fu_1095_p3(7 downto 0),
      or_cond_i_i_reg_2516 => or_cond_i_i_reg_2516,
      \q0_reg[0]\(1 downto 0) => \t_V_3_reg_590_reg__1\(6 downto 5),
      \q0_reg[0]_0\ => k_buf_2_val_5_U_n_11,
      \q0_reg[0]_1\ => k_buf_0_val_4_U_n_18,
      \q0_reg[7]\(7 downto 0) => \q0_reg[7]_1\(7 downto 0),
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]_5\(7 downto 0),
      ram_reg_0_63_0_2 => \tmp_243_0_1_reg_2469_reg_n_0_[0]\,
      ram_reg_0_63_0_2_0 => \icmp_reg_2460_reg_n_0_[0]\,
      ram_reg_0_63_0_2_1(6 downto 0) => k_buf_2_val_5_addr_reg_2598(6 downto 0),
      \right_border_buf_1_16_fu_346_reg[0]\(1 downto 0) => col_assign_4_reg_2520(1 downto 0),
      \right_border_buf_1_16_fu_346_reg[7]\(7 downto 0) => right_border_buf_1_17_fu_350(7 downto 0),
      src_kernel_win_0_va_15_fu_2420 => src_kernel_win_0_va_15_fu_2420,
      \tmp_243_0_1_reg_2469_reg[0]\ => k_buf_1_val_4_U_n_16,
      tmp_29_reg_2451 => tmp_29_reg_2451
    );
k_buf_1_val_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_67
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => k_buf_2_val_5_U_n_7,
      D(7 downto 0) => src_kernel_win_1_va_18_fu_1188_p3(7 downto 0),
      E(0) => k_buf_0_val_3_ce0,
      Q(7 downto 0) => right_border_buf_1_18_fu_358(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2533 => brmerge_reg_2533,
      col_buf_1_val_0_0_fu_1077_p3(7 downto 0) => col_buf_1_val_0_0_fu_1077_p3(7 downto 0),
      col_buf_1_val_1_0_fu_1095_p3(7 downto 0) => col_buf_1_val_1_0_fu_1095_p3(7 downto 0),
      col_buf_1_val_2_0_fu_1113_p3(7 downto 0) => col_buf_1_val_2_0_fu_1113_p3(7 downto 0),
      \q0_reg[0]\(1 downto 0) => \t_V_3_reg_590_reg__1\(6 downto 5),
      \q0_reg[0]_0\ => k_buf_2_val_5_U_n_11,
      \q0_reg[0]_1\(5 downto 0) => k_buf_2_val_5_addr_reg_2598(5 downto 0),
      \q0_reg[0]_2\ => k_buf_0_val_3_U_n_25,
      \q0_reg[7]\(7 downto 0) => \q0_reg[7]_6\(7 downto 0),
      \q0_reg[7]_0\ => k_buf_0_val_5_U_n_32,
      \right_border_buf_1_18_fu_358_reg[7]\(1 downto 0) => col_assign_4_reg_2520(1 downto 0),
      \right_border_buf_1_18_fu_358_reg[7]_0\(7 downto 0) => right_border_buf_1_19_fu_362(7 downto 0),
      row_assign_12_0_1_t_reg_2493(0) => row_assign_12_0_1_t_reg_2493(0),
      row_assign_12_0_2_t_reg_2500(1 downto 0) => row_assign_12_0_2_t_reg_2500(1 downto 0),
      \row_assign_12_0_2_t_reg_2500_reg[1]\(7 downto 0) => src_kernel_win_1_va_19_fu_1206_p3(7 downto 0),
      tmp_32_reg_2473 => tmp_32_reg_2473,
      tmp_77_reg_2486(0) => tmp_77_reg_2486(1),
      \tmp_77_reg_2486_reg[1]\(7 downto 0) => src_kernel_win_1_va_17_fu_1170_p3(7 downto 0)
    );
k_buf_2_val_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_68
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => k_buf_2_val_5_U_n_7,
      D(8 downto 0) => tmp56_fu_1426_p2(18 downto 10),
      E(0) => k_buf_0_val_3_ce0,
      Q(7 downto 0) => right_border_buf_2_16_fu_366(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2533 => brmerge_reg_2533,
      col_buf_2_val_0_0_fu_1269_p3(7 downto 0) => col_buf_2_val_0_0_fu_1269_p3(7 downto 0),
      col_buf_2_val_1_0_fu_1287_p3(7 downto 0) => col_buf_2_val_1_0_fu_1287_p3(7 downto 0),
      col_buf_2_val_2_0_fu_1305_p3(7 downto 0) => col_buf_2_val_2_0_fu_1305_p3(7 downto 0),
      p_src_data_stream_2_V_dout(7 downto 0) => p_src_data_stream_2_V_dout(7 downto 0),
      q0(7 downto 0) => q0(7 downto 0),
      \q0_reg[0]\(1 downto 0) => \t_V_3_reg_590_reg__1\(6 downto 5),
      \q0_reg[0]_0\ => k_buf_2_val_5_U_n_11,
      \q0_reg[0]_1\ => k_buf_0_val_5_U_n_32,
      \q0_reg[0]_2\(5 downto 0) => k_buf_2_val_5_addr_reg_2598(5 downto 0),
      \q0_reg[7]\ => k_buf_0_val_3_U_n_25,
      \right_border_buf_2_16_fu_366_reg[0]\(1 downto 0) => col_assign_4_reg_2520(1 downto 0),
      \right_border_buf_2_16_fu_366_reg[7]\(7 downto 0) => right_border_buf_2_15_fu_354(7 downto 0),
      row_assign_12_0_2_t_reg_2500(0) => row_assign_12_0_2_t_reg_2500(0),
      \tmp56_reg_2665_reg[18]\(7 downto 0) => tmp_285_2_0_cast_ca_fu_1410_p1(17 downto 10),
      \tmp56_reg_2665_reg[18]_0\ => \tmp40_reg_2621[18]_i_3_n_0\
    );
k_buf_2_val_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_69
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => k_buf_2_val_5_U_n_7,
      E(0) => k_buf_0_val_3_ce0,
      Q(7 downto 0) => right_border_buf_2_14_fu_342(7 downto 0),
      ap_clk => ap_clk,
      brmerge_reg_2533 => brmerge_reg_2533,
      col_buf_2_val_1_0_fu_1287_p3(7 downto 0) => col_buf_2_val_1_0_fu_1287_p3(7 downto 0),
      \q0_reg[0]\(1 downto 0) => \t_V_3_reg_590_reg__1\(6 downto 5),
      \q0_reg[0]_0\ => k_buf_2_val_5_U_n_11,
      \q0_reg[0]_1\ => k_buf_1_val_4_U_n_16,
      \q0_reg[0]_2\(5 downto 0) => k_buf_2_val_5_addr_reg_2598(5 downto 0),
      \q0_reg[7]\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]_7\(7 downto 0),
      \q0_reg[7]_1\ => k_buf_0_val_4_U_n_18,
      \right_border_buf_2_14_fu_342_reg[0]\(1 downto 0) => col_assign_4_reg_2520(1 downto 0),
      \right_border_buf_2_14_fu_342_reg[7]\(7 downto 0) => right_border_buf_2_13_fu_330(7 downto 0)
    );
k_buf_2_val_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1_k_buf_dEe_70
     port map (
      ADDRA(5 downto 1) => addr0(5 downto 1),
      ADDRA(0) => k_buf_2_val_5_U_n_7,
      D(7 downto 0) => src_kernel_win_2_va_21_fu_1371_p3(7 downto 0),
      E(0) => k_buf_0_val_3_ce0,
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      brmerge_reg_2533 => brmerge_reg_2533,
      col_buf_2_val_0_0_fu_1269_p3(7 downto 0) => col_buf_2_val_0_0_fu_1269_p3(7 downto 0),
      col_buf_2_val_1_0_fu_1287_p3(7 downto 0) => col_buf_2_val_1_0_fu_1287_p3(7 downto 0),
      col_buf_2_val_2_0_fu_1305_p3(7 downto 0) => col_buf_2_val_2_0_fu_1305_p3(7 downto 0),
      dsta_data_stream_0_s_empty_n => dsta_data_stream_0_s_empty_n,
      dsta_data_stream_1_s_empty_n => dsta_data_stream_1_s_empty_n,
      dsta_data_stream_2_s_empty_n => dsta_data_stream_2_s_empty_n,
      dstb_data_stream_0_s_full_n => dstb_data_stream_0_s_full_n,
      dstb_data_stream_1_s_full_n => dstb_data_stream_1_s_full_n,
      dstb_data_stream_2_s_full_n => dstb_data_stream_2_s_full_n,
      exitcond461_i_reg_25070 => exitcond461_i_reg_25070,
      or_cond_i_i_reg_2516 => or_cond_i_i_reg_2516,
      or_cond_i_reg_2564_pp0_iter2_reg => or_cond_i_reg_2564_pp0_iter2_reg,
      \q0_reg[0]\ => \icmp_reg_2460_reg_n_0_[0]\,
      \q0_reg[0]_0\(6 downto 1) => \t_V_3_reg_590_reg__1\(6 downto 1),
      \q0_reg[0]_0\(0) => \t_V_3_reg_590_reg__0\(0),
      \q0_reg[0]_1\(5 downto 0) => k_buf_2_val_5_addr_reg_2598(5 downto 0),
      \q0_reg[0]_2\ => k_buf_0_val_3_U_n_25,
      \q0_reg[7]\(7 downto 0) => \q0_reg[7]_8\(7 downto 0),
      \q0_reg[7]_0\ => k_buf_0_val_5_U_n_32,
      \right_border_buf_2_12_fu_318_reg[7]\(7 downto 0) => right_border_buf_2_12_fu_318(7 downto 0),
      \right_border_buf_2_12_fu_318_reg[7]_0\(1 downto 0) => col_assign_4_reg_2520(1 downto 0),
      \right_border_buf_2_12_fu_318_reg[7]_1\(7 downto 0) => right_border_buf_2_s_fu_306(7 downto 0),
      row_assign_12_0_1_t_reg_2493(0) => row_assign_12_0_1_t_reg_2493(0),
      row_assign_12_0_2_t_reg_2500(1 downto 0) => row_assign_12_0_2_t_reg_2500(1 downto 0),
      \row_assign_12_0_2_t_reg_2500_reg[1]\(7 downto 0) => src_kernel_win_2_va_22_fu_1389_p3(7 downto 0),
      \src_kernel_win_0_va_15_fu_242[7]_i_3\ => \exitcond461_i_reg_2507_reg_n_0_[0]\,
      \src_kernel_win_0_va_15_fu_242[7]_i_3_0\ => ap_enable_reg_pp0_iter3_reg_n_0,
      \t_V_3_reg_590_reg[0]\ => k_buf_2_val_5_U_n_10,
      \t_V_3_reg_590_reg[0]_0\ => k_buf_2_val_5_U_n_11,
      \t_V_3_reg_590_reg[1]\ => k_buf_2_val_5_U_n_9,
      \t_V_3_reg_590_reg[3]\ => k_buf_2_val_5_U_n_8,
      tmp_29_reg_2451 => tmp_29_reg_2451,
      tmp_32_reg_2473 => tmp_32_reg_2473,
      tmp_77_reg_2486(0) => tmp_77_reg_2486(1),
      \tmp_77_reg_2486_reg[1]\(7 downto 0) => src_kernel_win_2_va_20_fu_1353_p3(7 downto 0)
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3_reg_n_0,
      I1 => or_cond_i_reg_2564_pp0_iter2_reg,
      O => ap_enable_reg_pp0_iter3_reg_1
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter3_reg_n_0,
      I2 => or_cond_i_reg_2564_pp0_iter2_reg,
      I3 => dstb_data_stream_1_s_full_n,
      I4 => dstb_data_stream_2_s_full_n,
      I5 => dstb_data_stream_0_s_full_n,
      O => ap_enable_reg_pp0_iter3_reg_2
    );
\mOutPtr[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter3_reg_n_0,
      I2 => or_cond_i_reg_2564_pp0_iter2_reg,
      I3 => dstb_data_stream_2_s_full_n,
      I4 => dstb_data_stream_0_s_full_n,
      I5 => dstb_data_stream_1_s_full_n,
      O => ap_enable_reg_pp0_iter3_reg_3
    );
\mOutPtr[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_3__0_n_0\,
      I1 => ap_enable_reg_pp0_iter3_reg_n_0,
      I2 => or_cond_i_reg_2564_pp0_iter2_reg,
      I3 => dstb_data_stream_1_s_full_n,
      I4 => dstb_data_stream_0_s_full_n,
      I5 => dstb_data_stream_2_s_full_n,
      O => ap_enable_reg_pp0_iter3_reg_4
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A000000000000"
    )
        port map (
      I0 => or_cond_i_i_reg_2516,
      I1 => tmp_29_reg_2451,
      I2 => \icmp_reg_2460_reg_n_0_[0]\,
      I3 => \exitcond461_i_reg_2507_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => exitcond461_i_reg_25070,
      O => Filter2D_1_U0_p_src_data_stream_1_V_read
    );
\or_cond_i_i_reg_2516[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F777F777F7F7E"
    )
        port map (
      I0 => \t_V_3_reg_590_reg__1\(6),
      I1 => \t_V_3_reg_590_reg__1\(5),
      I2 => k_buf_2_val_5_U_n_8,
      I3 => \t_V_3_reg_590_reg__1\(2),
      I4 => \t_V_3_reg_590_reg__1\(1),
      I5 => \t_V_3_reg_590_reg__0\(0),
      O => p_1_in
    );
\or_cond_i_i_reg_2516_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25330,
      D => p_1_in,
      Q => or_cond_i_i_reg_2516,
      R => '0'
    );
\or_cond_i_reg_2564[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I2 => exitcond461_i_fu_691_p2,
      O => brmerge_reg_25330
    );
\or_cond_i_reg_2564[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_reg_2460_reg_n_0_[0]\,
      I1 => k_buf_2_val_5_U_n_9,
      O => or_cond_i_fu_833_p2
    );
\or_cond_i_reg_2564[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \t_V_3_reg_590_reg__1\(5),
      I1 => \t_V_3_reg_590_reg__1\(6),
      I2 => \t_V_3_reg_590_reg__1\(2),
      I3 => k_buf_2_val_5_U_n_8,
      I4 => \t_V_3_reg_590_reg__0\(0),
      I5 => \t_V_3_reg_590_reg__1\(1),
      O => exitcond461_i_fu_691_p2
    );
\or_cond_i_reg_2564_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => or_cond_i_reg_2564,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I3 => or_cond_i_reg_2564_pp0_iter1_reg,
      O => \or_cond_i_reg_2564_pp0_iter1_reg[0]_i_1_n_0\
    );
\or_cond_i_reg_2564_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \or_cond_i_reg_2564_pp0_iter1_reg[0]_i_1_n_0\,
      Q => or_cond_i_reg_2564_pp0_iter1_reg,
      R => '0'
    );
\or_cond_i_reg_2564_pp0_iter2_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => or_cond_i_reg_2564_pp0_iter1_reg,
      I1 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I2 => or_cond_i_reg_2564_pp0_iter2_reg,
      O => \or_cond_i_reg_2564_pp0_iter2_reg[0]_i_1_n_0\
    );
\or_cond_i_reg_2564_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \or_cond_i_reg_2564_pp0_iter2_reg[0]_i_1_n_0\,
      Q => or_cond_i_reg_2564_pp0_iter2_reg,
      R => '0'
    );
\or_cond_i_reg_2564_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25330,
      D => or_cond_i_fu_833_p2,
      Q => or_cond_i_reg_2564,
      R => '0'
    );
\p_Val2_12_reg_2675[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_0_0_1_cast_fu_1490_p1(16),
      I1 => \p_Val2_12_reg_2675_reg[6]_i_14_n_4\,
      I2 => \p_Val2_12_reg_2675_reg[6]_i_12_n_5\,
      O => \p_Val2_12_reg_2675[3]_i_10_n_0\
    );
\p_Val2_12_reg_2675[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_0_0_1_cast_fu_1490_p1(15),
      I1 => \p_Val2_12_reg_2675_reg[6]_i_14_n_5\,
      I2 => \p_Val2_12_reg_2675_reg[6]_i_12_n_6\,
      O => \p_Val2_12_reg_2675[3]_i_11_n_0\
    );
\p_Val2_12_reg_2675[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_0_0_1_cast_fu_1490_p1(14),
      I1 => \p_Val2_12_reg_2675_reg[6]_i_14_n_6\,
      I2 => \p_Val2_12_reg_2675_reg[6]_i_12_n_7\,
      O => \p_Val2_12_reg_2675[3]_i_12_n_0\
    );
\p_Val2_12_reg_2675[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => tmp_285_0_1_cast_fu_1515_p1(16),
      I1 => \p_Val2_12_reg_2675[3]_i_10_n_0\,
      I2 => tmp_285_0_0_1_cast_fu_1490_p1(15),
      I3 => \p_Val2_12_reg_2675_reg[6]_i_12_n_6\,
      I4 => \p_Val2_12_reg_2675_reg[6]_i_14_n_5\,
      O => \p_Val2_12_reg_2675[3]_i_2_n_0\
    );
\p_Val2_12_reg_2675[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => tmp_285_0_1_cast_fu_1515_p1(15),
      I1 => \p_Val2_12_reg_2675[3]_i_11_n_0\,
      I2 => tmp_285_0_0_1_cast_fu_1490_p1(14),
      I3 => \p_Val2_12_reg_2675_reg[6]_i_12_n_7\,
      I4 => \p_Val2_12_reg_2675_reg[6]_i_14_n_6\,
      O => \p_Val2_12_reg_2675[3]_i_3_n_0\
    );
\p_Val2_12_reg_2675[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => tmp_285_0_1_cast_fu_1515_p1(14),
      I1 => \p_Val2_12_reg_2675[3]_i_12_n_0\,
      I2 => tmp_285_0_0_1_cast_fu_1490_p1(13),
      I3 => \tmp_84_reg_2680_reg[0]_i_5_n_4\,
      I4 => \p_Val2_12_reg_2675_reg[6]_i_14_n_7\,
      O => \p_Val2_12_reg_2675[3]_i_4_n_0\
    );
\p_Val2_12_reg_2675[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => tmp_285_0_1_cast_fu_1515_p1(13),
      I1 => \tmp_84_reg_2680[0]_i_11_n_0\,
      I2 => tmp_285_0_0_1_cast_fu_1490_p1(12),
      I3 => \tmp_84_reg_2680_reg[0]_i_5_n_5\,
      I4 => \tmp_84_reg_2680_reg[0]_i_10_n_4\,
      O => \p_Val2_12_reg_2675[3]_i_5_n_0\
    );
\p_Val2_12_reg_2675[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_12_reg_2675[3]_i_2_n_0\,
      I1 => \p_Val2_12_reg_2675[6]_i_13_n_0\,
      I2 => tmp_285_0_1_cast_fu_1515_p1(17),
      I3 => \p_Val2_12_reg_2675_reg[6]_i_14_n_4\,
      I4 => \p_Val2_12_reg_2675_reg[6]_i_12_n_5\,
      I5 => tmp_285_0_0_1_cast_fu_1490_p1(16),
      O => \p_Val2_12_reg_2675[3]_i_6_n_0\
    );
\p_Val2_12_reg_2675[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_12_reg_2675[3]_i_3_n_0\,
      I1 => \p_Val2_12_reg_2675[3]_i_10_n_0\,
      I2 => tmp_285_0_1_cast_fu_1515_p1(16),
      I3 => \p_Val2_12_reg_2675_reg[6]_i_14_n_5\,
      I4 => \p_Val2_12_reg_2675_reg[6]_i_12_n_6\,
      I5 => tmp_285_0_0_1_cast_fu_1490_p1(15),
      O => \p_Val2_12_reg_2675[3]_i_7_n_0\
    );
\p_Val2_12_reg_2675[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_12_reg_2675[3]_i_4_n_0\,
      I1 => \p_Val2_12_reg_2675[3]_i_11_n_0\,
      I2 => tmp_285_0_1_cast_fu_1515_p1(15),
      I3 => \p_Val2_12_reg_2675_reg[6]_i_14_n_6\,
      I4 => \p_Val2_12_reg_2675_reg[6]_i_12_n_7\,
      I5 => tmp_285_0_0_1_cast_fu_1490_p1(14),
      O => \p_Val2_12_reg_2675[3]_i_8_n_0\
    );
\p_Val2_12_reg_2675[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_12_reg_2675[3]_i_5_n_0\,
      I1 => \p_Val2_12_reg_2675[3]_i_12_n_0\,
      I2 => tmp_285_0_1_cast_fu_1515_p1(14),
      I3 => \p_Val2_12_reg_2675_reg[6]_i_14_n_7\,
      I4 => \tmp_84_reg_2680_reg[0]_i_5_n_4\,
      I5 => tmp_285_0_0_1_cast_fu_1490_p1(13),
      O => \p_Val2_12_reg_2675[3]_i_9_n_0\
    );
\p_Val2_12_reg_2675[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_0_0_1_cast_fu_1490_p1(18),
      I1 => \p_Val2_12_reg_2675_reg[6]_i_9_n_6\,
      I2 => \p_Val2_12_reg_2675_reg[6]_i_10_n_7\,
      O => \p_Val2_12_reg_2675[6]_i_11_n_0\
    );
\p_Val2_12_reg_2675[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_0_0_1_cast_fu_1490_p1(17),
      I1 => \p_Val2_12_reg_2675_reg[6]_i_9_n_7\,
      I2 => \p_Val2_12_reg_2675_reg[6]_i_12_n_4\,
      O => \p_Val2_12_reg_2675[6]_i_13_n_0\
    );
\p_Val2_12_reg_2675[6]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_12_reg_2675_reg[6]_i_9_n_6\,
      I1 => \p_Val2_12_reg_2675_reg[6]_i_10_n_7\,
      I2 => tmp_285_0_0_1_cast_fu_1490_p1(18),
      O => \p_Val2_12_reg_2675[6]_i_15_n_0\
    );
\p_Val2_12_reg_2675[6]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_0_2_1_cast_c_fu_1572_p1(17),
      I1 => tmp40_cast_fu_1494_p1(17),
      I2 => tmp_285_0_2_2_cast_c_fu_1583_p1(17),
      O => \p_Val2_12_reg_2675[6]_i_16_n_0\
    );
\p_Val2_12_reg_2675[6]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_0_2_1_cast_c_fu_1572_p1(16),
      I1 => tmp40_cast_fu_1494_p1(16),
      I2 => tmp_285_0_2_2_cast_c_fu_1583_p1(16),
      O => \p_Val2_12_reg_2675[6]_i_17_n_0\
    );
\p_Val2_12_reg_2675[6]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_285_0_2_1_cast_c_fu_1572_p1(18),
      I1 => tmp40_cast_fu_1494_p1(18),
      O => \p_Val2_12_reg_2675[6]_i_18_n_0\
    );
\p_Val2_12_reg_2675[6]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => tmp_285_0_2_2_cast_c_fu_1583_p1(17),
      I1 => tmp40_cast_fu_1494_p1(17),
      I2 => tmp_285_0_2_1_cast_c_fu_1572_p1(17),
      I3 => tmp_285_0_2_1_cast_c_fu_1572_p1(18),
      I4 => tmp40_cast_fu_1494_p1(18),
      O => \p_Val2_12_reg_2675[6]_i_19_n_0\
    );
\p_Val2_12_reg_2675[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \p_Val2_12_reg_2675_reg[6]_i_9_n_5\,
      I1 => \p_Val2_12_reg_2675_reg[6]_i_10_n_6\,
      I2 => tmp_285_0_0_1_cast_fu_1490_p1(18),
      I3 => \p_Val2_12_reg_2675_reg[6]_i_10_n_7\,
      I4 => \p_Val2_12_reg_2675_reg[6]_i_9_n_6\,
      O => \p_Val2_12_reg_2675[6]_i_2_n_0\
    );
\p_Val2_12_reg_2675[6]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_Val2_12_reg_2675[6]_i_17_n_0\,
      I1 => tmp40_cast_fu_1494_p1(17),
      I2 => tmp_285_0_2_1_cast_c_fu_1572_p1(17),
      I3 => tmp_285_0_2_2_cast_c_fu_1583_p1(17),
      O => \p_Val2_12_reg_2675[6]_i_20_n_0\
    );
\p_Val2_12_reg_2675[6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_0_1_2_cast_c_fu_1548_p1(17),
      I1 => tmp_285_0_1_1_cast_c_fu_1537_p1(17),
      I2 => tmp_285_0_2_cast_ca_fu_1560_p1(17),
      O => \p_Val2_12_reg_2675[6]_i_21_n_0\
    );
\p_Val2_12_reg_2675[6]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_285_0_1_1_cast_c_fu_1537_p1(18),
      I1 => tmp_285_0_1_2_cast_c_fu_1548_p1(18),
      I2 => tmp_285_0_1_1_cast_c_fu_1537_p1(19),
      O => \p_Val2_12_reg_2675[6]_i_22_n_0\
    );
\p_Val2_12_reg_2675[6]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => tmp_285_0_2_cast_ca_fu_1560_p1(17),
      I1 => tmp_285_0_1_1_cast_c_fu_1537_p1(17),
      I2 => tmp_285_0_1_2_cast_c_fu_1548_p1(17),
      I3 => tmp_285_0_1_2_cast_c_fu_1548_p1(18),
      I4 => tmp_285_0_1_1_cast_c_fu_1537_p1(18),
      O => \p_Val2_12_reg_2675[6]_i_23_n_0\
    );
\p_Val2_12_reg_2675[6]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_0_1_2_cast_c_fu_1548_p1(16),
      I1 => tmp_285_0_1_1_cast_c_fu_1537_p1(16),
      I2 => tmp_285_0_2_cast_ca_fu_1560_p1(16),
      O => \p_Val2_12_reg_2675[6]_i_24_n_0\
    );
\p_Val2_12_reg_2675[6]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_0_1_2_cast_c_fu_1548_p1(15),
      I1 => tmp_285_0_1_1_cast_c_fu_1537_p1(15),
      I2 => tmp_285_0_2_cast_ca_fu_1560_p1(15),
      O => \p_Val2_12_reg_2675[6]_i_25_n_0\
    );
\p_Val2_12_reg_2675[6]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_0_1_2_cast_c_fu_1548_p1(14),
      I1 => tmp_285_0_1_1_cast_c_fu_1537_p1(14),
      I2 => tmp_285_0_2_cast_ca_fu_1560_p1(14),
      O => \p_Val2_12_reg_2675[6]_i_26_n_0\
    );
\p_Val2_12_reg_2675[6]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_0_1_2_cast_c_fu_1548_p1(13),
      I1 => tmp_285_0_1_1_cast_c_fu_1537_p1(13),
      I2 => tmp_285_0_2_cast_ca_fu_1560_p1(13),
      O => \p_Val2_12_reg_2675[6]_i_27_n_0\
    );
\p_Val2_12_reg_2675[6]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_Val2_12_reg_2675[6]_i_24_n_0\,
      I1 => tmp_285_0_1_1_cast_c_fu_1537_p1(17),
      I2 => tmp_285_0_1_2_cast_c_fu_1548_p1(17),
      I3 => tmp_285_0_2_cast_ca_fu_1560_p1(17),
      O => \p_Val2_12_reg_2675[6]_i_28_n_0\
    );
\p_Val2_12_reg_2675[6]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_285_0_1_2_cast_c_fu_1548_p1(16),
      I1 => tmp_285_0_1_1_cast_c_fu_1537_p1(16),
      I2 => tmp_285_0_2_cast_ca_fu_1560_p1(16),
      I3 => \p_Val2_12_reg_2675[6]_i_25_n_0\,
      O => \p_Val2_12_reg_2675[6]_i_29_n_0\
    );
\p_Val2_12_reg_2675[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => tmp_285_0_1_cast_fu_1515_p1(18),
      I1 => \p_Val2_12_reg_2675[6]_i_11_n_0\,
      I2 => tmp_285_0_0_1_cast_fu_1490_p1(17),
      I3 => \p_Val2_12_reg_2675_reg[6]_i_12_n_4\,
      I4 => \p_Val2_12_reg_2675_reg[6]_i_9_n_7\,
      O => \p_Val2_12_reg_2675[6]_i_3_n_0\
    );
\p_Val2_12_reg_2675[6]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_285_0_1_2_cast_c_fu_1548_p1(15),
      I1 => tmp_285_0_1_1_cast_c_fu_1537_p1(15),
      I2 => tmp_285_0_2_cast_ca_fu_1560_p1(15),
      I3 => \p_Val2_12_reg_2675[6]_i_26_n_0\,
      O => \p_Val2_12_reg_2675[6]_i_30_n_0\
    );
\p_Val2_12_reg_2675[6]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_285_0_1_2_cast_c_fu_1548_p1(14),
      I1 => tmp_285_0_1_1_cast_c_fu_1537_p1(14),
      I2 => tmp_285_0_2_cast_ca_fu_1560_p1(14),
      I3 => \p_Val2_12_reg_2675[6]_i_27_n_0\,
      O => \p_Val2_12_reg_2675[6]_i_31_n_0\
    );
\p_Val2_12_reg_2675[6]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_0_2_1_cast_c_fu_1572_p1(15),
      I1 => tmp40_cast_fu_1494_p1(15),
      I2 => tmp_285_0_2_2_cast_c_fu_1583_p1(15),
      O => \p_Val2_12_reg_2675[6]_i_32_n_0\
    );
\p_Val2_12_reg_2675[6]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_0_2_1_cast_c_fu_1572_p1(14),
      I1 => tmp40_cast_fu_1494_p1(14),
      I2 => tmp_285_0_2_2_cast_c_fu_1583_p1(14),
      O => \p_Val2_12_reg_2675[6]_i_33_n_0\
    );
\p_Val2_12_reg_2675[6]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_0_2_1_cast_c_fu_1572_p1(13),
      I1 => tmp40_cast_fu_1494_p1(13),
      I2 => tmp_285_0_2_2_cast_c_fu_1583_p1(13),
      O => \p_Val2_12_reg_2675[6]_i_34_n_0\
    );
\p_Val2_12_reg_2675[6]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_0_2_1_cast_c_fu_1572_p1(12),
      I1 => tmp40_cast_fu_1494_p1(12),
      I2 => tmp_285_0_2_2_cast_c_fu_1583_p1(12),
      O => \p_Val2_12_reg_2675[6]_i_35_n_0\
    );
\p_Val2_12_reg_2675[6]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_285_0_2_1_cast_c_fu_1572_p1(16),
      I1 => tmp40_cast_fu_1494_p1(16),
      I2 => tmp_285_0_2_2_cast_c_fu_1583_p1(16),
      I3 => \p_Val2_12_reg_2675[6]_i_32_n_0\,
      O => \p_Val2_12_reg_2675[6]_i_36_n_0\
    );
\p_Val2_12_reg_2675[6]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_285_0_2_1_cast_c_fu_1572_p1(15),
      I1 => tmp40_cast_fu_1494_p1(15),
      I2 => tmp_285_0_2_2_cast_c_fu_1583_p1(15),
      I3 => \p_Val2_12_reg_2675[6]_i_33_n_0\,
      O => \p_Val2_12_reg_2675[6]_i_37_n_0\
    );
\p_Val2_12_reg_2675[6]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_285_0_2_1_cast_c_fu_1572_p1(14),
      I1 => tmp40_cast_fu_1494_p1(14),
      I2 => tmp_285_0_2_2_cast_c_fu_1583_p1(14),
      I3 => \p_Val2_12_reg_2675[6]_i_34_n_0\,
      O => \p_Val2_12_reg_2675[6]_i_38_n_0\
    );
\p_Val2_12_reg_2675[6]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_285_0_2_1_cast_c_fu_1572_p1(13),
      I1 => tmp40_cast_fu_1494_p1(13),
      I2 => tmp_285_0_2_2_cast_c_fu_1583_p1(13),
      I3 => \p_Val2_12_reg_2675[6]_i_35_n_0\,
      O => \p_Val2_12_reg_2675[6]_i_39_n_0\
    );
\p_Val2_12_reg_2675[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => tmp_285_0_1_cast_fu_1515_p1(17),
      I1 => \p_Val2_12_reg_2675[6]_i_13_n_0\,
      I2 => tmp_285_0_0_1_cast_fu_1490_p1(16),
      I3 => \p_Val2_12_reg_2675_reg[6]_i_12_n_5\,
      I4 => \p_Val2_12_reg_2675_reg[6]_i_14_n_4\,
      O => \p_Val2_12_reg_2675[6]_i_4_n_0\
    );
\p_Val2_12_reg_2675[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_Val2_12_reg_2675_reg[6]_i_9_n_0\,
      I1 => \p_Val2_12_reg_2675_reg[6]_i_10_n_1\,
      O => \p_Val2_12_reg_2675[6]_i_5_n_0\
    );
\p_Val2_12_reg_2675[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \p_Val2_12_reg_2675[6]_i_15_n_0\,
      I1 => \p_Val2_12_reg_2675_reg[6]_i_10_n_6\,
      I2 => \p_Val2_12_reg_2675_reg[6]_i_9_n_5\,
      I3 => \p_Val2_12_reg_2675_reg[6]_i_9_n_0\,
      I4 => \p_Val2_12_reg_2675_reg[6]_i_10_n_1\,
      O => \p_Val2_12_reg_2675[6]_i_6_n_0\
    );
\p_Val2_12_reg_2675[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_12_reg_2675[6]_i_3_n_0\,
      I1 => \p_Val2_12_reg_2675_reg[6]_i_10_n_6\,
      I2 => \p_Val2_12_reg_2675_reg[6]_i_9_n_5\,
      I3 => \p_Val2_12_reg_2675_reg[6]_i_9_n_6\,
      I4 => \p_Val2_12_reg_2675_reg[6]_i_10_n_7\,
      I5 => tmp_285_0_0_1_cast_fu_1490_p1(18),
      O => \p_Val2_12_reg_2675[6]_i_7_n_0\
    );
\p_Val2_12_reg_2675[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_12_reg_2675[6]_i_4_n_0\,
      I1 => \p_Val2_12_reg_2675[6]_i_11_n_0\,
      I2 => tmp_285_0_1_cast_fu_1515_p1(18),
      I3 => \p_Val2_12_reg_2675_reg[6]_i_9_n_7\,
      I4 => \p_Val2_12_reg_2675_reg[6]_i_12_n_4\,
      I5 => tmp_285_0_0_1_cast_fu_1490_p1(17),
      O => \p_Val2_12_reg_2675[6]_i_8_n_0\
    );
\p_Val2_12_reg_2675_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_s_fu_1623_p2(14),
      Q => p_Val2_12_reg_2675(0),
      R => '0'
    );
\p_Val2_12_reg_2675_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_s_fu_1623_p2(15),
      Q => p_Val2_12_reg_2675(1),
      R => '0'
    );
\p_Val2_12_reg_2675_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_s_fu_1623_p2(16),
      Q => p_Val2_12_reg_2675(2),
      R => '0'
    );
\p_Val2_12_reg_2675_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_s_fu_1623_p2(17),
      Q => p_Val2_12_reg_2675(3),
      R => '0'
    );
\p_Val2_12_reg_2675_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_84_reg_2680_reg[0]_i_2_n_0\,
      CO(3) => \p_Val2_12_reg_2675_reg[3]_i_1_n_0\,
      CO(2) => \p_Val2_12_reg_2675_reg[3]_i_1_n_1\,
      CO(1) => \p_Val2_12_reg_2675_reg[3]_i_1_n_2\,
      CO(0) => \p_Val2_12_reg_2675_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p_Val2_12_reg_2675[3]_i_2_n_0\,
      DI(2) => \p_Val2_12_reg_2675[3]_i_3_n_0\,
      DI(1) => \p_Val2_12_reg_2675[3]_i_4_n_0\,
      DI(0) => \p_Val2_12_reg_2675[3]_i_5_n_0\,
      O(3 downto 0) => p_Val2_s_fu_1623_p2(17 downto 14),
      S(3) => \p_Val2_12_reg_2675[3]_i_6_n_0\,
      S(2) => \p_Val2_12_reg_2675[3]_i_7_n_0\,
      S(1) => \p_Val2_12_reg_2675[3]_i_8_n_0\,
      S(0) => \p_Val2_12_reg_2675[3]_i_9_n_0\
    );
\p_Val2_12_reg_2675_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_s_fu_1623_p2(18),
      Q => p_Val2_12_reg_2675(4),
      R => '0'
    );
\p_Val2_12_reg_2675_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_s_fu_1623_p2(19),
      Q => p_Val2_12_reg_2675(5),
      R => '0'
    );
\p_Val2_12_reg_2675_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_s_fu_1623_p2(20),
      Q => p_Val2_12_reg_2675(6),
      R => '0'
    );
\p_Val2_12_reg_2675_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_12_reg_2675_reg[3]_i_1_n_0\,
      CO(3) => \NLW_p_Val2_12_reg_2675_reg[6]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_12_reg_2675_reg[6]_i_1_n_1\,
      CO(1) => \p_Val2_12_reg_2675_reg[6]_i_1_n_2\,
      CO(0) => \p_Val2_12_reg_2675_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \p_Val2_12_reg_2675[6]_i_2_n_0\,
      DI(1) => \p_Val2_12_reg_2675[6]_i_3_n_0\,
      DI(0) => \p_Val2_12_reg_2675[6]_i_4_n_0\,
      O(3 downto 0) => p_Val2_s_fu_1623_p2(21 downto 18),
      S(3) => \p_Val2_12_reg_2675[6]_i_5_n_0\,
      S(2) => \p_Val2_12_reg_2675[6]_i_6_n_0\,
      S(1) => \p_Val2_12_reg_2675[6]_i_7_n_0\,
      S(0) => \p_Val2_12_reg_2675[6]_i_8_n_0\
    );
\p_Val2_12_reg_2675_reg[6]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_12_reg_2675_reg[6]_i_12_n_0\,
      CO(3) => \NLW_p_Val2_12_reg_2675_reg[6]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_12_reg_2675_reg[6]_i_10_n_1\,
      CO(1) => \NLW_p_Val2_12_reg_2675_reg[6]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \p_Val2_12_reg_2675_reg[6]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp_285_0_1_1_cast_c_fu_1537_p1(19),
      DI(0) => \p_Val2_12_reg_2675[6]_i_21_n_0\,
      O(3 downto 2) => \NLW_p_Val2_12_reg_2675_reg[6]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \p_Val2_12_reg_2675_reg[6]_i_10_n_6\,
      O(0) => \p_Val2_12_reg_2675_reg[6]_i_10_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_Val2_12_reg_2675[6]_i_22_n_0\,
      S(0) => \p_Val2_12_reg_2675[6]_i_23_n_0\
    );
\p_Val2_12_reg_2675_reg[6]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_84_reg_2680_reg[0]_i_5_n_0\,
      CO(3) => \p_Val2_12_reg_2675_reg[6]_i_12_n_0\,
      CO(2) => \p_Val2_12_reg_2675_reg[6]_i_12_n_1\,
      CO(1) => \p_Val2_12_reg_2675_reg[6]_i_12_n_2\,
      CO(0) => \p_Val2_12_reg_2675_reg[6]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \p_Val2_12_reg_2675[6]_i_24_n_0\,
      DI(2) => \p_Val2_12_reg_2675[6]_i_25_n_0\,
      DI(1) => \p_Val2_12_reg_2675[6]_i_26_n_0\,
      DI(0) => \p_Val2_12_reg_2675[6]_i_27_n_0\,
      O(3) => \p_Val2_12_reg_2675_reg[6]_i_12_n_4\,
      O(2) => \p_Val2_12_reg_2675_reg[6]_i_12_n_5\,
      O(1) => \p_Val2_12_reg_2675_reg[6]_i_12_n_6\,
      O(0) => \p_Val2_12_reg_2675_reg[6]_i_12_n_7\,
      S(3) => \p_Val2_12_reg_2675[6]_i_28_n_0\,
      S(2) => \p_Val2_12_reg_2675[6]_i_29_n_0\,
      S(1) => \p_Val2_12_reg_2675[6]_i_30_n_0\,
      S(0) => \p_Val2_12_reg_2675[6]_i_31_n_0\
    );
\p_Val2_12_reg_2675_reg[6]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_84_reg_2680_reg[0]_i_10_n_0\,
      CO(3) => \p_Val2_12_reg_2675_reg[6]_i_14_n_0\,
      CO(2) => \p_Val2_12_reg_2675_reg[6]_i_14_n_1\,
      CO(1) => \p_Val2_12_reg_2675_reg[6]_i_14_n_2\,
      CO(0) => \p_Val2_12_reg_2675_reg[6]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \p_Val2_12_reg_2675[6]_i_32_n_0\,
      DI(2) => \p_Val2_12_reg_2675[6]_i_33_n_0\,
      DI(1) => \p_Val2_12_reg_2675[6]_i_34_n_0\,
      DI(0) => \p_Val2_12_reg_2675[6]_i_35_n_0\,
      O(3) => \p_Val2_12_reg_2675_reg[6]_i_14_n_4\,
      O(2) => \p_Val2_12_reg_2675_reg[6]_i_14_n_5\,
      O(1) => \p_Val2_12_reg_2675_reg[6]_i_14_n_6\,
      O(0) => \p_Val2_12_reg_2675_reg[6]_i_14_n_7\,
      S(3) => \p_Val2_12_reg_2675[6]_i_36_n_0\,
      S(2) => \p_Val2_12_reg_2675[6]_i_37_n_0\,
      S(1) => \p_Val2_12_reg_2675[6]_i_38_n_0\,
      S(0) => \p_Val2_12_reg_2675[6]_i_39_n_0\
    );
\p_Val2_12_reg_2675_reg[6]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_12_reg_2675_reg[6]_i_14_n_0\,
      CO(3) => \p_Val2_12_reg_2675_reg[6]_i_9_n_0\,
      CO(2) => \NLW_p_Val2_12_reg_2675_reg[6]_i_9_CO_UNCONNECTED\(2),
      CO(1) => \p_Val2_12_reg_2675_reg[6]_i_9_n_2\,
      CO(0) => \p_Val2_12_reg_2675_reg[6]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \p_Val2_12_reg_2675[6]_i_16_n_0\,
      DI(0) => \p_Val2_12_reg_2675[6]_i_17_n_0\,
      O(3) => \NLW_p_Val2_12_reg_2675_reg[6]_i_9_O_UNCONNECTED\(3),
      O(2) => \p_Val2_12_reg_2675_reg[6]_i_9_n_5\,
      O(1) => \p_Val2_12_reg_2675_reg[6]_i_9_n_6\,
      O(0) => \p_Val2_12_reg_2675_reg[6]_i_9_n_7\,
      S(3) => '1',
      S(2) => \p_Val2_12_reg_2675[6]_i_18_n_0\,
      S(1) => \p_Val2_12_reg_2675[6]_i_19_n_0\,
      S(0) => \p_Val2_12_reg_2675[6]_i_20_n_0\
    );
\p_Val2_15_reg_2685_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_15_fu_1799_p2(21),
      Q => tmp_91_fu_2123_p3,
      R => '0'
    );
\p_Val2_16_reg_2690[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_1_0_1_cast_fu_1666_p1(16),
      I1 => \p_Val2_16_reg_2690_reg[6]_i_14_n_4\,
      I2 => \p_Val2_16_reg_2690_reg[6]_i_12_n_5\,
      O => \p_Val2_16_reg_2690[3]_i_10_n_0\
    );
\p_Val2_16_reg_2690[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_1_0_1_cast_fu_1666_p1(15),
      I1 => \p_Val2_16_reg_2690_reg[6]_i_14_n_5\,
      I2 => \p_Val2_16_reg_2690_reg[6]_i_12_n_6\,
      O => \p_Val2_16_reg_2690[3]_i_11_n_0\
    );
\p_Val2_16_reg_2690[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_1_0_1_cast_fu_1666_p1(14),
      I1 => \p_Val2_16_reg_2690_reg[6]_i_14_n_6\,
      I2 => \p_Val2_16_reg_2690_reg[6]_i_12_n_7\,
      O => \p_Val2_16_reg_2690[3]_i_12_n_0\
    );
\p_Val2_16_reg_2690[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => tmp_285_1_1_cast_fu_1691_p1(16),
      I1 => \p_Val2_16_reg_2690[3]_i_10_n_0\,
      I2 => tmp_285_1_0_1_cast_fu_1666_p1(15),
      I3 => \p_Val2_16_reg_2690_reg[6]_i_12_n_6\,
      I4 => \p_Val2_16_reg_2690_reg[6]_i_14_n_5\,
      O => \p_Val2_16_reg_2690[3]_i_2_n_0\
    );
\p_Val2_16_reg_2690[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => tmp_285_1_1_cast_fu_1691_p1(15),
      I1 => \p_Val2_16_reg_2690[3]_i_11_n_0\,
      I2 => tmp_285_1_0_1_cast_fu_1666_p1(14),
      I3 => \p_Val2_16_reg_2690_reg[6]_i_12_n_7\,
      I4 => \p_Val2_16_reg_2690_reg[6]_i_14_n_6\,
      O => \p_Val2_16_reg_2690[3]_i_3_n_0\
    );
\p_Val2_16_reg_2690[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => tmp_285_1_1_cast_fu_1691_p1(14),
      I1 => \p_Val2_16_reg_2690[3]_i_12_n_0\,
      I2 => tmp_285_1_0_1_cast_fu_1666_p1(13),
      I3 => \tmp_90_reg_2695_reg[0]_i_4_n_4\,
      I4 => \p_Val2_16_reg_2690_reg[6]_i_14_n_7\,
      O => \p_Val2_16_reg_2690[3]_i_4_n_0\
    );
\p_Val2_16_reg_2690[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => tmp_285_1_1_cast_fu_1691_p1(13),
      I1 => \tmp_90_reg_2695[0]_i_10_n_0\,
      I2 => tmp_285_1_0_1_cast_fu_1666_p1(12),
      I3 => \tmp_90_reg_2695_reg[0]_i_4_n_5\,
      I4 => \tmp_90_reg_2695_reg[0]_i_9_n_4\,
      O => \p_Val2_16_reg_2690[3]_i_5_n_0\
    );
\p_Val2_16_reg_2690[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_16_reg_2690[3]_i_2_n_0\,
      I1 => \p_Val2_16_reg_2690[6]_i_13_n_0\,
      I2 => tmp_285_1_1_cast_fu_1691_p1(17),
      I3 => \p_Val2_16_reg_2690_reg[6]_i_14_n_4\,
      I4 => \p_Val2_16_reg_2690_reg[6]_i_12_n_5\,
      I5 => tmp_285_1_0_1_cast_fu_1666_p1(16),
      O => \p_Val2_16_reg_2690[3]_i_6_n_0\
    );
\p_Val2_16_reg_2690[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_16_reg_2690[3]_i_3_n_0\,
      I1 => \p_Val2_16_reg_2690[3]_i_10_n_0\,
      I2 => tmp_285_1_1_cast_fu_1691_p1(16),
      I3 => \p_Val2_16_reg_2690_reg[6]_i_14_n_5\,
      I4 => \p_Val2_16_reg_2690_reg[6]_i_12_n_6\,
      I5 => tmp_285_1_0_1_cast_fu_1666_p1(15),
      O => \p_Val2_16_reg_2690[3]_i_7_n_0\
    );
\p_Val2_16_reg_2690[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_16_reg_2690[3]_i_4_n_0\,
      I1 => \p_Val2_16_reg_2690[3]_i_11_n_0\,
      I2 => tmp_285_1_1_cast_fu_1691_p1(15),
      I3 => \p_Val2_16_reg_2690_reg[6]_i_14_n_6\,
      I4 => \p_Val2_16_reg_2690_reg[6]_i_12_n_7\,
      I5 => tmp_285_1_0_1_cast_fu_1666_p1(14),
      O => \p_Val2_16_reg_2690[3]_i_8_n_0\
    );
\p_Val2_16_reg_2690[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_16_reg_2690[3]_i_5_n_0\,
      I1 => \p_Val2_16_reg_2690[3]_i_12_n_0\,
      I2 => tmp_285_1_1_cast_fu_1691_p1(14),
      I3 => \p_Val2_16_reg_2690_reg[6]_i_14_n_7\,
      I4 => \tmp_90_reg_2695_reg[0]_i_4_n_4\,
      I5 => tmp_285_1_0_1_cast_fu_1666_p1(13),
      O => \p_Val2_16_reg_2690[3]_i_9_n_0\
    );
\p_Val2_16_reg_2690[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_1_0_1_cast_fu_1666_p1(18),
      I1 => \p_Val2_16_reg_2690_reg[6]_i_9_n_6\,
      I2 => \p_Val2_16_reg_2690_reg[6]_i_10_n_7\,
      O => \p_Val2_16_reg_2690[6]_i_11_n_0\
    );
\p_Val2_16_reg_2690[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_1_0_1_cast_fu_1666_p1(17),
      I1 => \p_Val2_16_reg_2690_reg[6]_i_9_n_7\,
      I2 => \p_Val2_16_reg_2690_reg[6]_i_12_n_4\,
      O => \p_Val2_16_reg_2690[6]_i_13_n_0\
    );
\p_Val2_16_reg_2690[6]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_16_reg_2690_reg[6]_i_9_n_6\,
      I1 => \p_Val2_16_reg_2690_reg[6]_i_10_n_7\,
      I2 => tmp_285_1_0_1_cast_fu_1666_p1(18),
      O => \p_Val2_16_reg_2690[6]_i_15_n_0\
    );
\p_Val2_16_reg_2690[6]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_1_2_1_cast_c_fu_1748_p1(17),
      I1 => \tmp48_reg_2643_reg__0\(7),
      I2 => tmp_285_1_2_2_cast_c_fu_1759_p1(17),
      O => \p_Val2_16_reg_2690[6]_i_16_n_0\
    );
\p_Val2_16_reg_2690[6]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_1_2_1_cast_c_fu_1748_p1(16),
      I1 => \tmp48_reg_2643_reg__0\(6),
      I2 => tmp_285_1_2_2_cast_c_fu_1759_p1(16),
      O => \p_Val2_16_reg_2690[6]_i_17_n_0\
    );
\p_Val2_16_reg_2690[6]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_285_1_2_1_cast_c_fu_1748_p1(18),
      I1 => \tmp48_reg_2643_reg__0\(8),
      O => \p_Val2_16_reg_2690[6]_i_18_n_0\
    );
\p_Val2_16_reg_2690[6]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => tmp_285_1_2_2_cast_c_fu_1759_p1(17),
      I1 => \tmp48_reg_2643_reg__0\(7),
      I2 => tmp_285_1_2_1_cast_c_fu_1748_p1(17),
      I3 => tmp_285_1_2_1_cast_c_fu_1748_p1(18),
      I4 => \tmp48_reg_2643_reg__0\(8),
      O => \p_Val2_16_reg_2690[6]_i_19_n_0\
    );
\p_Val2_16_reg_2690[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \p_Val2_16_reg_2690_reg[6]_i_9_n_5\,
      I1 => \p_Val2_16_reg_2690_reg[6]_i_10_n_6\,
      I2 => tmp_285_1_0_1_cast_fu_1666_p1(18),
      I3 => \p_Val2_16_reg_2690_reg[6]_i_10_n_7\,
      I4 => \p_Val2_16_reg_2690_reg[6]_i_9_n_6\,
      O => \p_Val2_16_reg_2690[6]_i_2_n_0\
    );
\p_Val2_16_reg_2690[6]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_Val2_16_reg_2690[6]_i_17_n_0\,
      I1 => \tmp48_reg_2643_reg__0\(7),
      I2 => tmp_285_1_2_1_cast_c_fu_1748_p1(17),
      I3 => tmp_285_1_2_2_cast_c_fu_1759_p1(17),
      O => \p_Val2_16_reg_2690[6]_i_20_n_0\
    );
\p_Val2_16_reg_2690[6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_1_1_2_cast_c_fu_1724_p1(17),
      I1 => tmp_285_1_1_1_cast_c_fu_1713_p1(17),
      I2 => tmp_285_1_2_cast_ca_fu_1736_p1(17),
      O => \p_Val2_16_reg_2690[6]_i_21_n_0\
    );
\p_Val2_16_reg_2690[6]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_285_1_1_1_cast_c_fu_1713_p1(18),
      I1 => tmp_285_1_1_2_cast_c_fu_1724_p1(18),
      I2 => tmp_285_1_1_1_cast_c_fu_1713_p1(19),
      O => \p_Val2_16_reg_2690[6]_i_22_n_0\
    );
\p_Val2_16_reg_2690[6]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => tmp_285_1_2_cast_ca_fu_1736_p1(17),
      I1 => tmp_285_1_1_1_cast_c_fu_1713_p1(17),
      I2 => tmp_285_1_1_2_cast_c_fu_1724_p1(17),
      I3 => tmp_285_1_1_2_cast_c_fu_1724_p1(18),
      I4 => tmp_285_1_1_1_cast_c_fu_1713_p1(18),
      O => \p_Val2_16_reg_2690[6]_i_23_n_0\
    );
\p_Val2_16_reg_2690[6]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_1_1_2_cast_c_fu_1724_p1(16),
      I1 => tmp_285_1_1_1_cast_c_fu_1713_p1(16),
      I2 => tmp_285_1_2_cast_ca_fu_1736_p1(16),
      O => \p_Val2_16_reg_2690[6]_i_24_n_0\
    );
\p_Val2_16_reg_2690[6]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_1_1_2_cast_c_fu_1724_p1(15),
      I1 => tmp_285_1_1_1_cast_c_fu_1713_p1(15),
      I2 => tmp_285_1_2_cast_ca_fu_1736_p1(15),
      O => \p_Val2_16_reg_2690[6]_i_25_n_0\
    );
\p_Val2_16_reg_2690[6]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_1_1_2_cast_c_fu_1724_p1(14),
      I1 => tmp_285_1_1_1_cast_c_fu_1713_p1(14),
      I2 => tmp_285_1_2_cast_ca_fu_1736_p1(14),
      O => \p_Val2_16_reg_2690[6]_i_26_n_0\
    );
\p_Val2_16_reg_2690[6]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_1_1_2_cast_c_fu_1724_p1(13),
      I1 => tmp_285_1_1_1_cast_c_fu_1713_p1(13),
      I2 => tmp_285_1_2_cast_ca_fu_1736_p1(13),
      O => \p_Val2_16_reg_2690[6]_i_27_n_0\
    );
\p_Val2_16_reg_2690[6]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_Val2_16_reg_2690[6]_i_24_n_0\,
      I1 => tmp_285_1_1_1_cast_c_fu_1713_p1(17),
      I2 => tmp_285_1_1_2_cast_c_fu_1724_p1(17),
      I3 => tmp_285_1_2_cast_ca_fu_1736_p1(17),
      O => \p_Val2_16_reg_2690[6]_i_28_n_0\
    );
\p_Val2_16_reg_2690[6]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_285_1_1_2_cast_c_fu_1724_p1(16),
      I1 => tmp_285_1_1_1_cast_c_fu_1713_p1(16),
      I2 => tmp_285_1_2_cast_ca_fu_1736_p1(16),
      I3 => \p_Val2_16_reg_2690[6]_i_25_n_0\,
      O => \p_Val2_16_reg_2690[6]_i_29_n_0\
    );
\p_Val2_16_reg_2690[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => tmp_285_1_1_cast_fu_1691_p1(18),
      I1 => \p_Val2_16_reg_2690[6]_i_11_n_0\,
      I2 => tmp_285_1_0_1_cast_fu_1666_p1(17),
      I3 => \p_Val2_16_reg_2690_reg[6]_i_12_n_4\,
      I4 => \p_Val2_16_reg_2690_reg[6]_i_9_n_7\,
      O => \p_Val2_16_reg_2690[6]_i_3_n_0\
    );
\p_Val2_16_reg_2690[6]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_285_1_1_2_cast_c_fu_1724_p1(15),
      I1 => tmp_285_1_1_1_cast_c_fu_1713_p1(15),
      I2 => tmp_285_1_2_cast_ca_fu_1736_p1(15),
      I3 => \p_Val2_16_reg_2690[6]_i_26_n_0\,
      O => \p_Val2_16_reg_2690[6]_i_30_n_0\
    );
\p_Val2_16_reg_2690[6]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_285_1_1_2_cast_c_fu_1724_p1(14),
      I1 => tmp_285_1_1_1_cast_c_fu_1713_p1(14),
      I2 => tmp_285_1_2_cast_ca_fu_1736_p1(14),
      I3 => \p_Val2_16_reg_2690[6]_i_27_n_0\,
      O => \p_Val2_16_reg_2690[6]_i_31_n_0\
    );
\p_Val2_16_reg_2690[6]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_1_2_1_cast_c_fu_1748_p1(15),
      I1 => \tmp48_reg_2643_reg__0\(5),
      I2 => tmp_285_1_2_2_cast_c_fu_1759_p1(15),
      O => \p_Val2_16_reg_2690[6]_i_32_n_0\
    );
\p_Val2_16_reg_2690[6]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_1_2_1_cast_c_fu_1748_p1(14),
      I1 => \tmp48_reg_2643_reg__0\(4),
      I2 => tmp_285_1_2_2_cast_c_fu_1759_p1(14),
      O => \p_Val2_16_reg_2690[6]_i_33_n_0\
    );
\p_Val2_16_reg_2690[6]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_1_2_1_cast_c_fu_1748_p1(13),
      I1 => \tmp48_reg_2643_reg__0\(3),
      I2 => tmp_285_1_2_2_cast_c_fu_1759_p1(13),
      O => \p_Val2_16_reg_2690[6]_i_34_n_0\
    );
\p_Val2_16_reg_2690[6]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_1_2_1_cast_c_fu_1748_p1(12),
      I1 => \tmp48_reg_2643_reg__0\(2),
      I2 => tmp_285_1_2_2_cast_c_fu_1759_p1(12),
      O => \p_Val2_16_reg_2690[6]_i_35_n_0\
    );
\p_Val2_16_reg_2690[6]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_285_1_2_1_cast_c_fu_1748_p1(16),
      I1 => \tmp48_reg_2643_reg__0\(6),
      I2 => tmp_285_1_2_2_cast_c_fu_1759_p1(16),
      I3 => \p_Val2_16_reg_2690[6]_i_32_n_0\,
      O => \p_Val2_16_reg_2690[6]_i_36_n_0\
    );
\p_Val2_16_reg_2690[6]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_285_1_2_1_cast_c_fu_1748_p1(15),
      I1 => \tmp48_reg_2643_reg__0\(5),
      I2 => tmp_285_1_2_2_cast_c_fu_1759_p1(15),
      I3 => \p_Val2_16_reg_2690[6]_i_33_n_0\,
      O => \p_Val2_16_reg_2690[6]_i_37_n_0\
    );
\p_Val2_16_reg_2690[6]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_285_1_2_1_cast_c_fu_1748_p1(14),
      I1 => \tmp48_reg_2643_reg__0\(4),
      I2 => tmp_285_1_2_2_cast_c_fu_1759_p1(14),
      I3 => \p_Val2_16_reg_2690[6]_i_34_n_0\,
      O => \p_Val2_16_reg_2690[6]_i_38_n_0\
    );
\p_Val2_16_reg_2690[6]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_285_1_2_1_cast_c_fu_1748_p1(13),
      I1 => \tmp48_reg_2643_reg__0\(3),
      I2 => tmp_285_1_2_2_cast_c_fu_1759_p1(13),
      I3 => \p_Val2_16_reg_2690[6]_i_35_n_0\,
      O => \p_Val2_16_reg_2690[6]_i_39_n_0\
    );
\p_Val2_16_reg_2690[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => tmp_285_1_1_cast_fu_1691_p1(17),
      I1 => \p_Val2_16_reg_2690[6]_i_13_n_0\,
      I2 => tmp_285_1_0_1_cast_fu_1666_p1(16),
      I3 => \p_Val2_16_reg_2690_reg[6]_i_12_n_5\,
      I4 => \p_Val2_16_reg_2690_reg[6]_i_14_n_4\,
      O => \p_Val2_16_reg_2690[6]_i_4_n_0\
    );
\p_Val2_16_reg_2690[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_Val2_16_reg_2690_reg[6]_i_9_n_0\,
      I1 => \p_Val2_16_reg_2690_reg[6]_i_10_n_1\,
      O => \p_Val2_16_reg_2690[6]_i_5_n_0\
    );
\p_Val2_16_reg_2690[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \p_Val2_16_reg_2690[6]_i_15_n_0\,
      I1 => \p_Val2_16_reg_2690_reg[6]_i_10_n_6\,
      I2 => \p_Val2_16_reg_2690_reg[6]_i_9_n_5\,
      I3 => \p_Val2_16_reg_2690_reg[6]_i_9_n_0\,
      I4 => \p_Val2_16_reg_2690_reg[6]_i_10_n_1\,
      O => \p_Val2_16_reg_2690[6]_i_6_n_0\
    );
\p_Val2_16_reg_2690[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_16_reg_2690[6]_i_3_n_0\,
      I1 => \p_Val2_16_reg_2690_reg[6]_i_10_n_6\,
      I2 => \p_Val2_16_reg_2690_reg[6]_i_9_n_5\,
      I3 => \p_Val2_16_reg_2690_reg[6]_i_9_n_6\,
      I4 => \p_Val2_16_reg_2690_reg[6]_i_10_n_7\,
      I5 => tmp_285_1_0_1_cast_fu_1666_p1(18),
      O => \p_Val2_16_reg_2690[6]_i_7_n_0\
    );
\p_Val2_16_reg_2690[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_16_reg_2690[6]_i_4_n_0\,
      I1 => \p_Val2_16_reg_2690[6]_i_11_n_0\,
      I2 => tmp_285_1_1_cast_fu_1691_p1(18),
      I3 => \p_Val2_16_reg_2690_reg[6]_i_9_n_7\,
      I4 => \p_Val2_16_reg_2690_reg[6]_i_12_n_4\,
      I5 => tmp_285_1_0_1_cast_fu_1666_p1(17),
      O => \p_Val2_16_reg_2690[6]_i_8_n_0\
    );
\p_Val2_16_reg_2690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_15_fu_1799_p2(14),
      Q => p_Val2_16_reg_2690(0),
      R => '0'
    );
\p_Val2_16_reg_2690_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_15_fu_1799_p2(15),
      Q => p_Val2_16_reg_2690(1),
      R => '0'
    );
\p_Val2_16_reg_2690_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_15_fu_1799_p2(16),
      Q => p_Val2_16_reg_2690(2),
      R => '0'
    );
\p_Val2_16_reg_2690_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_15_fu_1799_p2(17),
      Q => p_Val2_16_reg_2690(3),
      R => '0'
    );
\p_Val2_16_reg_2690_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_90_reg_2695_reg[0]_i_1_n_0\,
      CO(3) => \p_Val2_16_reg_2690_reg[3]_i_1_n_0\,
      CO(2) => \p_Val2_16_reg_2690_reg[3]_i_1_n_1\,
      CO(1) => \p_Val2_16_reg_2690_reg[3]_i_1_n_2\,
      CO(0) => \p_Val2_16_reg_2690_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p_Val2_16_reg_2690[3]_i_2_n_0\,
      DI(2) => \p_Val2_16_reg_2690[3]_i_3_n_0\,
      DI(1) => \p_Val2_16_reg_2690[3]_i_4_n_0\,
      DI(0) => \p_Val2_16_reg_2690[3]_i_5_n_0\,
      O(3 downto 0) => p_Val2_15_fu_1799_p2(17 downto 14),
      S(3) => \p_Val2_16_reg_2690[3]_i_6_n_0\,
      S(2) => \p_Val2_16_reg_2690[3]_i_7_n_0\,
      S(1) => \p_Val2_16_reg_2690[3]_i_8_n_0\,
      S(0) => \p_Val2_16_reg_2690[3]_i_9_n_0\
    );
\p_Val2_16_reg_2690_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_15_fu_1799_p2(18),
      Q => p_Val2_16_reg_2690(4),
      R => '0'
    );
\p_Val2_16_reg_2690_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_15_fu_1799_p2(19),
      Q => p_Val2_16_reg_2690(5),
      R => '0'
    );
\p_Val2_16_reg_2690_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_15_fu_1799_p2(20),
      Q => p_Val2_16_reg_2690(6),
      R => '0'
    );
\p_Val2_16_reg_2690_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_16_reg_2690_reg[3]_i_1_n_0\,
      CO(3) => \NLW_p_Val2_16_reg_2690_reg[6]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_16_reg_2690_reg[6]_i_1_n_1\,
      CO(1) => \p_Val2_16_reg_2690_reg[6]_i_1_n_2\,
      CO(0) => \p_Val2_16_reg_2690_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \p_Val2_16_reg_2690[6]_i_2_n_0\,
      DI(1) => \p_Val2_16_reg_2690[6]_i_3_n_0\,
      DI(0) => \p_Val2_16_reg_2690[6]_i_4_n_0\,
      O(3 downto 0) => p_Val2_15_fu_1799_p2(21 downto 18),
      S(3) => \p_Val2_16_reg_2690[6]_i_5_n_0\,
      S(2) => \p_Val2_16_reg_2690[6]_i_6_n_0\,
      S(1) => \p_Val2_16_reg_2690[6]_i_7_n_0\,
      S(0) => \p_Val2_16_reg_2690[6]_i_8_n_0\
    );
\p_Val2_16_reg_2690_reg[6]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_16_reg_2690_reg[6]_i_12_n_0\,
      CO(3) => \NLW_p_Val2_16_reg_2690_reg[6]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_16_reg_2690_reg[6]_i_10_n_1\,
      CO(1) => \NLW_p_Val2_16_reg_2690_reg[6]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \p_Val2_16_reg_2690_reg[6]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp_285_1_1_1_cast_c_fu_1713_p1(19),
      DI(0) => \p_Val2_16_reg_2690[6]_i_21_n_0\,
      O(3 downto 2) => \NLW_p_Val2_16_reg_2690_reg[6]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \p_Val2_16_reg_2690_reg[6]_i_10_n_6\,
      O(0) => \p_Val2_16_reg_2690_reg[6]_i_10_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_Val2_16_reg_2690[6]_i_22_n_0\,
      S(0) => \p_Val2_16_reg_2690[6]_i_23_n_0\
    );
\p_Val2_16_reg_2690_reg[6]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_90_reg_2695_reg[0]_i_4_n_0\,
      CO(3) => \p_Val2_16_reg_2690_reg[6]_i_12_n_0\,
      CO(2) => \p_Val2_16_reg_2690_reg[6]_i_12_n_1\,
      CO(1) => \p_Val2_16_reg_2690_reg[6]_i_12_n_2\,
      CO(0) => \p_Val2_16_reg_2690_reg[6]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \p_Val2_16_reg_2690[6]_i_24_n_0\,
      DI(2) => \p_Val2_16_reg_2690[6]_i_25_n_0\,
      DI(1) => \p_Val2_16_reg_2690[6]_i_26_n_0\,
      DI(0) => \p_Val2_16_reg_2690[6]_i_27_n_0\,
      O(3) => \p_Val2_16_reg_2690_reg[6]_i_12_n_4\,
      O(2) => \p_Val2_16_reg_2690_reg[6]_i_12_n_5\,
      O(1) => \p_Val2_16_reg_2690_reg[6]_i_12_n_6\,
      O(0) => \p_Val2_16_reg_2690_reg[6]_i_12_n_7\,
      S(3) => \p_Val2_16_reg_2690[6]_i_28_n_0\,
      S(2) => \p_Val2_16_reg_2690[6]_i_29_n_0\,
      S(1) => \p_Val2_16_reg_2690[6]_i_30_n_0\,
      S(0) => \p_Val2_16_reg_2690[6]_i_31_n_0\
    );
\p_Val2_16_reg_2690_reg[6]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_90_reg_2695_reg[0]_i_9_n_0\,
      CO(3) => \p_Val2_16_reg_2690_reg[6]_i_14_n_0\,
      CO(2) => \p_Val2_16_reg_2690_reg[6]_i_14_n_1\,
      CO(1) => \p_Val2_16_reg_2690_reg[6]_i_14_n_2\,
      CO(0) => \p_Val2_16_reg_2690_reg[6]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \p_Val2_16_reg_2690[6]_i_32_n_0\,
      DI(2) => \p_Val2_16_reg_2690[6]_i_33_n_0\,
      DI(1) => \p_Val2_16_reg_2690[6]_i_34_n_0\,
      DI(0) => \p_Val2_16_reg_2690[6]_i_35_n_0\,
      O(3) => \p_Val2_16_reg_2690_reg[6]_i_14_n_4\,
      O(2) => \p_Val2_16_reg_2690_reg[6]_i_14_n_5\,
      O(1) => \p_Val2_16_reg_2690_reg[6]_i_14_n_6\,
      O(0) => \p_Val2_16_reg_2690_reg[6]_i_14_n_7\,
      S(3) => \p_Val2_16_reg_2690[6]_i_36_n_0\,
      S(2) => \p_Val2_16_reg_2690[6]_i_37_n_0\,
      S(1) => \p_Val2_16_reg_2690[6]_i_38_n_0\,
      S(0) => \p_Val2_16_reg_2690[6]_i_39_n_0\
    );
\p_Val2_16_reg_2690_reg[6]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_16_reg_2690_reg[6]_i_14_n_0\,
      CO(3) => \p_Val2_16_reg_2690_reg[6]_i_9_n_0\,
      CO(2) => \NLW_p_Val2_16_reg_2690_reg[6]_i_9_CO_UNCONNECTED\(2),
      CO(1) => \p_Val2_16_reg_2690_reg[6]_i_9_n_2\,
      CO(0) => \p_Val2_16_reg_2690_reg[6]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \p_Val2_16_reg_2690[6]_i_16_n_0\,
      DI(0) => \p_Val2_16_reg_2690[6]_i_17_n_0\,
      O(3) => \NLW_p_Val2_16_reg_2690_reg[6]_i_9_O_UNCONNECTED\(3),
      O(2) => \p_Val2_16_reg_2690_reg[6]_i_9_n_5\,
      O(1) => \p_Val2_16_reg_2690_reg[6]_i_9_n_6\,
      O(0) => \p_Val2_16_reg_2690_reg[6]_i_9_n_7\,
      S(3) => '1',
      S(2) => \p_Val2_16_reg_2690[6]_i_18_n_0\,
      S(1) => \p_Val2_16_reg_2690[6]_i_19_n_0\,
      S(0) => \p_Val2_16_reg_2690[6]_i_20_n_0\
    );
\p_Val2_19_reg_2700_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_19_fu_1975_p2(21),
      Q => tmp_97_fu_2167_p3,
      R => '0'
    );
\p_Val2_20_reg_2705[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_2_0_1_cast_fu_1842_p1(16),
      I1 => \p_Val2_20_reg_2705_reg[6]_i_14_n_4\,
      I2 => \p_Val2_20_reg_2705_reg[6]_i_12_n_5\,
      O => \p_Val2_20_reg_2705[3]_i_10_n_0\
    );
\p_Val2_20_reg_2705[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_2_0_1_cast_fu_1842_p1(15),
      I1 => \p_Val2_20_reg_2705_reg[6]_i_14_n_5\,
      I2 => \p_Val2_20_reg_2705_reg[6]_i_12_n_6\,
      O => \p_Val2_20_reg_2705[3]_i_11_n_0\
    );
\p_Val2_20_reg_2705[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_2_0_1_cast_fu_1842_p1(14),
      I1 => \p_Val2_20_reg_2705_reg[6]_i_14_n_6\,
      I2 => \p_Val2_20_reg_2705_reg[6]_i_12_n_7\,
      O => \p_Val2_20_reg_2705[3]_i_12_n_0\
    );
\p_Val2_20_reg_2705[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => tmp_285_2_1_cast_fu_1867_p1(16),
      I1 => \p_Val2_20_reg_2705[3]_i_10_n_0\,
      I2 => tmp_285_2_0_1_cast_fu_1842_p1(15),
      I3 => \p_Val2_20_reg_2705_reg[6]_i_12_n_6\,
      I4 => \p_Val2_20_reg_2705_reg[6]_i_14_n_5\,
      O => \p_Val2_20_reg_2705[3]_i_2_n_0\
    );
\p_Val2_20_reg_2705[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => tmp_285_2_1_cast_fu_1867_p1(15),
      I1 => \p_Val2_20_reg_2705[3]_i_11_n_0\,
      I2 => tmp_285_2_0_1_cast_fu_1842_p1(14),
      I3 => \p_Val2_20_reg_2705_reg[6]_i_12_n_7\,
      I4 => \p_Val2_20_reg_2705_reg[6]_i_14_n_6\,
      O => \p_Val2_20_reg_2705[3]_i_3_n_0\
    );
\p_Val2_20_reg_2705[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => tmp_285_2_1_cast_fu_1867_p1(14),
      I1 => \p_Val2_20_reg_2705[3]_i_12_n_0\,
      I2 => tmp_285_2_0_1_cast_fu_1842_p1(13),
      I3 => \tmp_96_reg_2710_reg[0]_i_4_n_4\,
      I4 => \p_Val2_20_reg_2705_reg[6]_i_14_n_7\,
      O => \p_Val2_20_reg_2705[3]_i_4_n_0\
    );
\p_Val2_20_reg_2705[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => tmp_285_2_1_cast_fu_1867_p1(13),
      I1 => \tmp_96_reg_2710[0]_i_10_n_0\,
      I2 => tmp_285_2_0_1_cast_fu_1842_p1(12),
      I3 => \tmp_96_reg_2710_reg[0]_i_4_n_5\,
      I4 => \tmp_96_reg_2710_reg[0]_i_9_n_4\,
      O => \p_Val2_20_reg_2705[3]_i_5_n_0\
    );
\p_Val2_20_reg_2705[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_20_reg_2705[3]_i_2_n_0\,
      I1 => \p_Val2_20_reg_2705[6]_i_13_n_0\,
      I2 => tmp_285_2_1_cast_fu_1867_p1(17),
      I3 => \p_Val2_20_reg_2705_reg[6]_i_14_n_4\,
      I4 => \p_Val2_20_reg_2705_reg[6]_i_12_n_5\,
      I5 => tmp_285_2_0_1_cast_fu_1842_p1(16),
      O => \p_Val2_20_reg_2705[3]_i_6_n_0\
    );
\p_Val2_20_reg_2705[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_20_reg_2705[3]_i_3_n_0\,
      I1 => \p_Val2_20_reg_2705[3]_i_10_n_0\,
      I2 => tmp_285_2_1_cast_fu_1867_p1(16),
      I3 => \p_Val2_20_reg_2705_reg[6]_i_14_n_5\,
      I4 => \p_Val2_20_reg_2705_reg[6]_i_12_n_6\,
      I5 => tmp_285_2_0_1_cast_fu_1842_p1(15),
      O => \p_Val2_20_reg_2705[3]_i_7_n_0\
    );
\p_Val2_20_reg_2705[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_20_reg_2705[3]_i_4_n_0\,
      I1 => \p_Val2_20_reg_2705[3]_i_11_n_0\,
      I2 => tmp_285_2_1_cast_fu_1867_p1(15),
      I3 => \p_Val2_20_reg_2705_reg[6]_i_14_n_6\,
      I4 => \p_Val2_20_reg_2705_reg[6]_i_12_n_7\,
      I5 => tmp_285_2_0_1_cast_fu_1842_p1(14),
      O => \p_Val2_20_reg_2705[3]_i_8_n_0\
    );
\p_Val2_20_reg_2705[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_20_reg_2705[3]_i_5_n_0\,
      I1 => \p_Val2_20_reg_2705[3]_i_12_n_0\,
      I2 => tmp_285_2_1_cast_fu_1867_p1(14),
      I3 => \p_Val2_20_reg_2705_reg[6]_i_14_n_7\,
      I4 => \tmp_96_reg_2710_reg[0]_i_4_n_4\,
      I5 => tmp_285_2_0_1_cast_fu_1842_p1(13),
      O => \p_Val2_20_reg_2705[3]_i_9_n_0\
    );
\p_Val2_20_reg_2705[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_2_0_1_cast_fu_1842_p1(18),
      I1 => \p_Val2_20_reg_2705_reg[6]_i_9_n_6\,
      I2 => \p_Val2_20_reg_2705_reg[6]_i_10_n_7\,
      O => \p_Val2_20_reg_2705[6]_i_11_n_0\
    );
\p_Val2_20_reg_2705[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_2_0_1_cast_fu_1842_p1(17),
      I1 => \p_Val2_20_reg_2705_reg[6]_i_9_n_7\,
      I2 => \p_Val2_20_reg_2705_reg[6]_i_12_n_4\,
      O => \p_Val2_20_reg_2705[6]_i_13_n_0\
    );
\p_Val2_20_reg_2705[6]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_Val2_20_reg_2705_reg[6]_i_9_n_6\,
      I1 => \p_Val2_20_reg_2705_reg[6]_i_10_n_7\,
      I2 => tmp_285_2_0_1_cast_fu_1842_p1(18),
      O => \p_Val2_20_reg_2705[6]_i_15_n_0\
    );
\p_Val2_20_reg_2705[6]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_2_2_1_cast_c_fu_1924_p1(17),
      I1 => \tmp56_reg_2665_reg__0\(7),
      I2 => tmp_285_2_2_2_cast_c_fu_1935_p1(17),
      O => \p_Val2_20_reg_2705[6]_i_16_n_0\
    );
\p_Val2_20_reg_2705[6]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_2_2_1_cast_c_fu_1924_p1(16),
      I1 => \tmp56_reg_2665_reg__0\(6),
      I2 => tmp_285_2_2_2_cast_c_fu_1935_p1(16),
      O => \p_Val2_20_reg_2705[6]_i_17_n_0\
    );
\p_Val2_20_reg_2705[6]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_285_2_2_1_cast_c_fu_1924_p1(18),
      I1 => \tmp56_reg_2665_reg__0\(8),
      O => \p_Val2_20_reg_2705[6]_i_18_n_0\
    );
\p_Val2_20_reg_2705[6]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => tmp_285_2_2_2_cast_c_fu_1935_p1(17),
      I1 => \tmp56_reg_2665_reg__0\(7),
      I2 => tmp_285_2_2_1_cast_c_fu_1924_p1(17),
      I3 => tmp_285_2_2_1_cast_c_fu_1924_p1(18),
      I4 => \tmp56_reg_2665_reg__0\(8),
      O => \p_Val2_20_reg_2705[6]_i_19_n_0\
    );
\p_Val2_20_reg_2705[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \p_Val2_20_reg_2705_reg[6]_i_9_n_5\,
      I1 => \p_Val2_20_reg_2705_reg[6]_i_10_n_6\,
      I2 => tmp_285_2_0_1_cast_fu_1842_p1(18),
      I3 => \p_Val2_20_reg_2705_reg[6]_i_10_n_7\,
      I4 => \p_Val2_20_reg_2705_reg[6]_i_9_n_6\,
      O => \p_Val2_20_reg_2705[6]_i_2_n_0\
    );
\p_Val2_20_reg_2705[6]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_Val2_20_reg_2705[6]_i_17_n_0\,
      I1 => \tmp56_reg_2665_reg__0\(7),
      I2 => tmp_285_2_2_1_cast_c_fu_1924_p1(17),
      I3 => tmp_285_2_2_2_cast_c_fu_1935_p1(17),
      O => \p_Val2_20_reg_2705[6]_i_20_n_0\
    );
\p_Val2_20_reg_2705[6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_2_1_2_cast_c_fu_1900_p1(17),
      I1 => tmp_285_2_1_1_cast_c_fu_1889_p1(17),
      I2 => tmp_285_2_2_cast_ca_fu_1912_p1(17),
      O => \p_Val2_20_reg_2705[6]_i_21_n_0\
    );
\p_Val2_20_reg_2705[6]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_285_2_1_1_cast_c_fu_1889_p1(18),
      I1 => tmp_285_2_1_2_cast_c_fu_1900_p1(18),
      I2 => tmp_285_2_1_1_cast_c_fu_1889_p1(19),
      O => \p_Val2_20_reg_2705[6]_i_22_n_0\
    );
\p_Val2_20_reg_2705[6]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => tmp_285_2_2_cast_ca_fu_1912_p1(17),
      I1 => tmp_285_2_1_1_cast_c_fu_1889_p1(17),
      I2 => tmp_285_2_1_2_cast_c_fu_1900_p1(17),
      I3 => tmp_285_2_1_2_cast_c_fu_1900_p1(18),
      I4 => tmp_285_2_1_1_cast_c_fu_1889_p1(18),
      O => \p_Val2_20_reg_2705[6]_i_23_n_0\
    );
\p_Val2_20_reg_2705[6]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_2_1_2_cast_c_fu_1900_p1(16),
      I1 => tmp_285_2_1_1_cast_c_fu_1889_p1(16),
      I2 => tmp_285_2_2_cast_ca_fu_1912_p1(16),
      O => \p_Val2_20_reg_2705[6]_i_24_n_0\
    );
\p_Val2_20_reg_2705[6]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_2_1_2_cast_c_fu_1900_p1(15),
      I1 => tmp_285_2_1_1_cast_c_fu_1889_p1(15),
      I2 => tmp_285_2_2_cast_ca_fu_1912_p1(15),
      O => \p_Val2_20_reg_2705[6]_i_25_n_0\
    );
\p_Val2_20_reg_2705[6]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_2_1_2_cast_c_fu_1900_p1(14),
      I1 => tmp_285_2_1_1_cast_c_fu_1889_p1(14),
      I2 => tmp_285_2_2_cast_ca_fu_1912_p1(14),
      O => \p_Val2_20_reg_2705[6]_i_26_n_0\
    );
\p_Val2_20_reg_2705[6]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_2_1_2_cast_c_fu_1900_p1(13),
      I1 => tmp_285_2_1_1_cast_c_fu_1889_p1(13),
      I2 => tmp_285_2_2_cast_ca_fu_1912_p1(13),
      O => \p_Val2_20_reg_2705[6]_i_27_n_0\
    );
\p_Val2_20_reg_2705[6]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_Val2_20_reg_2705[6]_i_24_n_0\,
      I1 => tmp_285_2_1_1_cast_c_fu_1889_p1(17),
      I2 => tmp_285_2_1_2_cast_c_fu_1900_p1(17),
      I3 => tmp_285_2_2_cast_ca_fu_1912_p1(17),
      O => \p_Val2_20_reg_2705[6]_i_28_n_0\
    );
\p_Val2_20_reg_2705[6]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_285_2_1_2_cast_c_fu_1900_p1(16),
      I1 => tmp_285_2_1_1_cast_c_fu_1889_p1(16),
      I2 => tmp_285_2_2_cast_ca_fu_1912_p1(16),
      I3 => \p_Val2_20_reg_2705[6]_i_25_n_0\,
      O => \p_Val2_20_reg_2705[6]_i_29_n_0\
    );
\p_Val2_20_reg_2705[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => tmp_285_2_1_cast_fu_1867_p1(18),
      I1 => \p_Val2_20_reg_2705[6]_i_11_n_0\,
      I2 => tmp_285_2_0_1_cast_fu_1842_p1(17),
      I3 => \p_Val2_20_reg_2705_reg[6]_i_12_n_4\,
      I4 => \p_Val2_20_reg_2705_reg[6]_i_9_n_7\,
      O => \p_Val2_20_reg_2705[6]_i_3_n_0\
    );
\p_Val2_20_reg_2705[6]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_285_2_1_2_cast_c_fu_1900_p1(15),
      I1 => tmp_285_2_1_1_cast_c_fu_1889_p1(15),
      I2 => tmp_285_2_2_cast_ca_fu_1912_p1(15),
      I3 => \p_Val2_20_reg_2705[6]_i_26_n_0\,
      O => \p_Val2_20_reg_2705[6]_i_30_n_0\
    );
\p_Val2_20_reg_2705[6]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_285_2_1_2_cast_c_fu_1900_p1(14),
      I1 => tmp_285_2_1_1_cast_c_fu_1889_p1(14),
      I2 => tmp_285_2_2_cast_ca_fu_1912_p1(14),
      I3 => \p_Val2_20_reg_2705[6]_i_27_n_0\,
      O => \p_Val2_20_reg_2705[6]_i_31_n_0\
    );
\p_Val2_20_reg_2705[6]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_2_2_1_cast_c_fu_1924_p1(15),
      I1 => \tmp56_reg_2665_reg__0\(5),
      I2 => tmp_285_2_2_2_cast_c_fu_1935_p1(15),
      O => \p_Val2_20_reg_2705[6]_i_32_n_0\
    );
\p_Val2_20_reg_2705[6]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_2_2_1_cast_c_fu_1924_p1(14),
      I1 => \tmp56_reg_2665_reg__0\(4),
      I2 => tmp_285_2_2_2_cast_c_fu_1935_p1(14),
      O => \p_Val2_20_reg_2705[6]_i_33_n_0\
    );
\p_Val2_20_reg_2705[6]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_2_2_1_cast_c_fu_1924_p1(13),
      I1 => \tmp56_reg_2665_reg__0\(3),
      I2 => tmp_285_2_2_2_cast_c_fu_1935_p1(13),
      O => \p_Val2_20_reg_2705[6]_i_34_n_0\
    );
\p_Val2_20_reg_2705[6]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_285_2_2_1_cast_c_fu_1924_p1(12),
      I1 => \tmp56_reg_2665_reg__0\(2),
      I2 => tmp_285_2_2_2_cast_c_fu_1935_p1(12),
      O => \p_Val2_20_reg_2705[6]_i_35_n_0\
    );
\p_Val2_20_reg_2705[6]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_285_2_2_1_cast_c_fu_1924_p1(16),
      I1 => \tmp56_reg_2665_reg__0\(6),
      I2 => tmp_285_2_2_2_cast_c_fu_1935_p1(16),
      I3 => \p_Val2_20_reg_2705[6]_i_32_n_0\,
      O => \p_Val2_20_reg_2705[6]_i_36_n_0\
    );
\p_Val2_20_reg_2705[6]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_285_2_2_1_cast_c_fu_1924_p1(15),
      I1 => \tmp56_reg_2665_reg__0\(5),
      I2 => tmp_285_2_2_2_cast_c_fu_1935_p1(15),
      I3 => \p_Val2_20_reg_2705[6]_i_33_n_0\,
      O => \p_Val2_20_reg_2705[6]_i_37_n_0\
    );
\p_Val2_20_reg_2705[6]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_285_2_2_1_cast_c_fu_1924_p1(14),
      I1 => \tmp56_reg_2665_reg__0\(4),
      I2 => tmp_285_2_2_2_cast_c_fu_1935_p1(14),
      I3 => \p_Val2_20_reg_2705[6]_i_34_n_0\,
      O => \p_Val2_20_reg_2705[6]_i_38_n_0\
    );
\p_Val2_20_reg_2705[6]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_285_2_2_1_cast_c_fu_1924_p1(13),
      I1 => \tmp56_reg_2665_reg__0\(3),
      I2 => tmp_285_2_2_2_cast_c_fu_1935_p1(13),
      I3 => \p_Val2_20_reg_2705[6]_i_35_n_0\,
      O => \p_Val2_20_reg_2705[6]_i_39_n_0\
    );
\p_Val2_20_reg_2705[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => tmp_285_2_1_cast_fu_1867_p1(17),
      I1 => \p_Val2_20_reg_2705[6]_i_13_n_0\,
      I2 => tmp_285_2_0_1_cast_fu_1842_p1(16),
      I3 => \p_Val2_20_reg_2705_reg[6]_i_12_n_5\,
      I4 => \p_Val2_20_reg_2705_reg[6]_i_14_n_4\,
      O => \p_Val2_20_reg_2705[6]_i_4_n_0\
    );
\p_Val2_20_reg_2705[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \p_Val2_20_reg_2705_reg[6]_i_9_n_0\,
      I1 => \p_Val2_20_reg_2705_reg[6]_i_10_n_1\,
      O => \p_Val2_20_reg_2705[6]_i_5_n_0\
    );
\p_Val2_20_reg_2705[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \p_Val2_20_reg_2705[6]_i_15_n_0\,
      I1 => \p_Val2_20_reg_2705_reg[6]_i_10_n_6\,
      I2 => \p_Val2_20_reg_2705_reg[6]_i_9_n_5\,
      I3 => \p_Val2_20_reg_2705_reg[6]_i_9_n_0\,
      I4 => \p_Val2_20_reg_2705_reg[6]_i_10_n_1\,
      O => \p_Val2_20_reg_2705[6]_i_6_n_0\
    );
\p_Val2_20_reg_2705[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_20_reg_2705[6]_i_3_n_0\,
      I1 => \p_Val2_20_reg_2705_reg[6]_i_10_n_6\,
      I2 => \p_Val2_20_reg_2705_reg[6]_i_9_n_5\,
      I3 => \p_Val2_20_reg_2705_reg[6]_i_9_n_6\,
      I4 => \p_Val2_20_reg_2705_reg[6]_i_10_n_7\,
      I5 => tmp_285_2_0_1_cast_fu_1842_p1(18),
      O => \p_Val2_20_reg_2705[6]_i_7_n_0\
    );
\p_Val2_20_reg_2705[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_20_reg_2705[6]_i_4_n_0\,
      I1 => \p_Val2_20_reg_2705[6]_i_11_n_0\,
      I2 => tmp_285_2_1_cast_fu_1867_p1(18),
      I3 => \p_Val2_20_reg_2705_reg[6]_i_9_n_7\,
      I4 => \p_Val2_20_reg_2705_reg[6]_i_12_n_4\,
      I5 => tmp_285_2_0_1_cast_fu_1842_p1(17),
      O => \p_Val2_20_reg_2705[6]_i_8_n_0\
    );
\p_Val2_20_reg_2705_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_19_fu_1975_p2(14),
      Q => p_Val2_20_reg_2705(0),
      R => '0'
    );
\p_Val2_20_reg_2705_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_19_fu_1975_p2(15),
      Q => p_Val2_20_reg_2705(1),
      R => '0'
    );
\p_Val2_20_reg_2705_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_19_fu_1975_p2(16),
      Q => p_Val2_20_reg_2705(2),
      R => '0'
    );
\p_Val2_20_reg_2705_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_19_fu_1975_p2(17),
      Q => p_Val2_20_reg_2705(3),
      R => '0'
    );
\p_Val2_20_reg_2705_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_96_reg_2710_reg[0]_i_1_n_0\,
      CO(3) => \p_Val2_20_reg_2705_reg[3]_i_1_n_0\,
      CO(2) => \p_Val2_20_reg_2705_reg[3]_i_1_n_1\,
      CO(1) => \p_Val2_20_reg_2705_reg[3]_i_1_n_2\,
      CO(0) => \p_Val2_20_reg_2705_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p_Val2_20_reg_2705[3]_i_2_n_0\,
      DI(2) => \p_Val2_20_reg_2705[3]_i_3_n_0\,
      DI(1) => \p_Val2_20_reg_2705[3]_i_4_n_0\,
      DI(0) => \p_Val2_20_reg_2705[3]_i_5_n_0\,
      O(3 downto 0) => p_Val2_19_fu_1975_p2(17 downto 14),
      S(3) => \p_Val2_20_reg_2705[3]_i_6_n_0\,
      S(2) => \p_Val2_20_reg_2705[3]_i_7_n_0\,
      S(1) => \p_Val2_20_reg_2705[3]_i_8_n_0\,
      S(0) => \p_Val2_20_reg_2705[3]_i_9_n_0\
    );
\p_Val2_20_reg_2705_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_19_fu_1975_p2(18),
      Q => p_Val2_20_reg_2705(4),
      R => '0'
    );
\p_Val2_20_reg_2705_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_19_fu_1975_p2(19),
      Q => p_Val2_20_reg_2705(5),
      R => '0'
    );
\p_Val2_20_reg_2705_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_19_fu_1975_p2(20),
      Q => p_Val2_20_reg_2705(6),
      R => '0'
    );
\p_Val2_20_reg_2705_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_20_reg_2705_reg[3]_i_1_n_0\,
      CO(3) => \NLW_p_Val2_20_reg_2705_reg[6]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_20_reg_2705_reg[6]_i_1_n_1\,
      CO(1) => \p_Val2_20_reg_2705_reg[6]_i_1_n_2\,
      CO(0) => \p_Val2_20_reg_2705_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \p_Val2_20_reg_2705[6]_i_2_n_0\,
      DI(1) => \p_Val2_20_reg_2705[6]_i_3_n_0\,
      DI(0) => \p_Val2_20_reg_2705[6]_i_4_n_0\,
      O(3 downto 0) => p_Val2_19_fu_1975_p2(21 downto 18),
      S(3) => \p_Val2_20_reg_2705[6]_i_5_n_0\,
      S(2) => \p_Val2_20_reg_2705[6]_i_6_n_0\,
      S(1) => \p_Val2_20_reg_2705[6]_i_7_n_0\,
      S(0) => \p_Val2_20_reg_2705[6]_i_8_n_0\
    );
\p_Val2_20_reg_2705_reg[6]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_20_reg_2705_reg[6]_i_12_n_0\,
      CO(3) => \NLW_p_Val2_20_reg_2705_reg[6]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_20_reg_2705_reg[6]_i_10_n_1\,
      CO(1) => \NLW_p_Val2_20_reg_2705_reg[6]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \p_Val2_20_reg_2705_reg[6]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp_285_2_1_1_cast_c_fu_1889_p1(19),
      DI(0) => \p_Val2_20_reg_2705[6]_i_21_n_0\,
      O(3 downto 2) => \NLW_p_Val2_20_reg_2705_reg[6]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \p_Val2_20_reg_2705_reg[6]_i_10_n_6\,
      O(0) => \p_Val2_20_reg_2705_reg[6]_i_10_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \p_Val2_20_reg_2705[6]_i_22_n_0\,
      S(0) => \p_Val2_20_reg_2705[6]_i_23_n_0\
    );
\p_Val2_20_reg_2705_reg[6]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_96_reg_2710_reg[0]_i_4_n_0\,
      CO(3) => \p_Val2_20_reg_2705_reg[6]_i_12_n_0\,
      CO(2) => \p_Val2_20_reg_2705_reg[6]_i_12_n_1\,
      CO(1) => \p_Val2_20_reg_2705_reg[6]_i_12_n_2\,
      CO(0) => \p_Val2_20_reg_2705_reg[6]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \p_Val2_20_reg_2705[6]_i_24_n_0\,
      DI(2) => \p_Val2_20_reg_2705[6]_i_25_n_0\,
      DI(1) => \p_Val2_20_reg_2705[6]_i_26_n_0\,
      DI(0) => \p_Val2_20_reg_2705[6]_i_27_n_0\,
      O(3) => \p_Val2_20_reg_2705_reg[6]_i_12_n_4\,
      O(2) => \p_Val2_20_reg_2705_reg[6]_i_12_n_5\,
      O(1) => \p_Val2_20_reg_2705_reg[6]_i_12_n_6\,
      O(0) => \p_Val2_20_reg_2705_reg[6]_i_12_n_7\,
      S(3) => \p_Val2_20_reg_2705[6]_i_28_n_0\,
      S(2) => \p_Val2_20_reg_2705[6]_i_29_n_0\,
      S(1) => \p_Val2_20_reg_2705[6]_i_30_n_0\,
      S(0) => \p_Val2_20_reg_2705[6]_i_31_n_0\
    );
\p_Val2_20_reg_2705_reg[6]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_96_reg_2710_reg[0]_i_9_n_0\,
      CO(3) => \p_Val2_20_reg_2705_reg[6]_i_14_n_0\,
      CO(2) => \p_Val2_20_reg_2705_reg[6]_i_14_n_1\,
      CO(1) => \p_Val2_20_reg_2705_reg[6]_i_14_n_2\,
      CO(0) => \p_Val2_20_reg_2705_reg[6]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \p_Val2_20_reg_2705[6]_i_32_n_0\,
      DI(2) => \p_Val2_20_reg_2705[6]_i_33_n_0\,
      DI(1) => \p_Val2_20_reg_2705[6]_i_34_n_0\,
      DI(0) => \p_Val2_20_reg_2705[6]_i_35_n_0\,
      O(3) => \p_Val2_20_reg_2705_reg[6]_i_14_n_4\,
      O(2) => \p_Val2_20_reg_2705_reg[6]_i_14_n_5\,
      O(1) => \p_Val2_20_reg_2705_reg[6]_i_14_n_6\,
      O(0) => \p_Val2_20_reg_2705_reg[6]_i_14_n_7\,
      S(3) => \p_Val2_20_reg_2705[6]_i_36_n_0\,
      S(2) => \p_Val2_20_reg_2705[6]_i_37_n_0\,
      S(1) => \p_Val2_20_reg_2705[6]_i_38_n_0\,
      S(0) => \p_Val2_20_reg_2705[6]_i_39_n_0\
    );
\p_Val2_20_reg_2705_reg[6]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_20_reg_2705_reg[6]_i_14_n_0\,
      CO(3) => \p_Val2_20_reg_2705_reg[6]_i_9_n_0\,
      CO(2) => \NLW_p_Val2_20_reg_2705_reg[6]_i_9_CO_UNCONNECTED\(2),
      CO(1) => \p_Val2_20_reg_2705_reg[6]_i_9_n_2\,
      CO(0) => \p_Val2_20_reg_2705_reg[6]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \p_Val2_20_reg_2705[6]_i_16_n_0\,
      DI(0) => \p_Val2_20_reg_2705[6]_i_17_n_0\,
      O(3) => \NLW_p_Val2_20_reg_2705_reg[6]_i_9_O_UNCONNECTED\(3),
      O(2) => \p_Val2_20_reg_2705_reg[6]_i_9_n_5\,
      O(1) => \p_Val2_20_reg_2705_reg[6]_i_9_n_6\,
      O(0) => \p_Val2_20_reg_2705_reg[6]_i_9_n_7\,
      S(3) => '1',
      S(2) => \p_Val2_20_reg_2705[6]_i_18_n_0\,
      S(1) => \p_Val2_20_reg_2705[6]_i_19_n_0\,
      S(0) => \p_Val2_20_reg_2705[6]_i_20_n_0\
    );
\p_Val2_s_reg_2670_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_s_fu_1623_p2(21),
      Q => p_Val2_s_reg_2670(21),
      R => '0'
    );
\right_border_buf_0_15_fu_302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_0_s_fu_298(0),
      Q => right_border_buf_0_15_fu_302(0),
      R => '0'
    );
\right_border_buf_0_15_fu_302_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_0_s_fu_298(1),
      Q => right_border_buf_0_15_fu_302(1),
      R => '0'
    );
\right_border_buf_0_15_fu_302_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_0_s_fu_298(2),
      Q => right_border_buf_0_15_fu_302(2),
      R => '0'
    );
\right_border_buf_0_15_fu_302_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_0_s_fu_298(3),
      Q => right_border_buf_0_15_fu_302(3),
      R => '0'
    );
\right_border_buf_0_15_fu_302_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_0_s_fu_298(4),
      Q => right_border_buf_0_15_fu_302(4),
      R => '0'
    );
\right_border_buf_0_15_fu_302_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_0_s_fu_298(5),
      Q => right_border_buf_0_15_fu_302(5),
      R => '0'
    );
\right_border_buf_0_15_fu_302_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_0_s_fu_298(6),
      Q => right_border_buf_0_15_fu_302(6),
      R => '0'
    );
\right_border_buf_0_15_fu_302_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_0_s_fu_298(7),
      Q => right_border_buf_0_15_fu_302(7),
      R => '0'
    );
\right_border_buf_0_16_fu_310[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \exitcond461_i_reg_2507_reg_n_0_[0]\,
      I1 => or_cond_i_i_reg_2516,
      I2 => \^icmp_reg_2460_reg[0]_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I5 => ap_enable_reg_pp0_iter1,
      O => right_border_buf_0_15_fu_3020
    );
\right_border_buf_0_16_fu_310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_0_val_1_0_fu_894_p3(0),
      Q => right_border_buf_0_16_fu_310(0),
      R => '0'
    );
\right_border_buf_0_16_fu_310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_0_val_1_0_fu_894_p3(1),
      Q => right_border_buf_0_16_fu_310(1),
      R => '0'
    );
\right_border_buf_0_16_fu_310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_0_val_1_0_fu_894_p3(2),
      Q => right_border_buf_0_16_fu_310(2),
      R => '0'
    );
\right_border_buf_0_16_fu_310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_0_val_1_0_fu_894_p3(3),
      Q => right_border_buf_0_16_fu_310(3),
      R => '0'
    );
\right_border_buf_0_16_fu_310_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_0_val_1_0_fu_894_p3(4),
      Q => right_border_buf_0_16_fu_310(4),
      R => '0'
    );
\right_border_buf_0_16_fu_310_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_0_val_1_0_fu_894_p3(5),
      Q => right_border_buf_0_16_fu_310(5),
      R => '0'
    );
\right_border_buf_0_16_fu_310_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_0_val_1_0_fu_894_p3(6),
      Q => right_border_buf_0_16_fu_310(6),
      R => '0'
    );
\right_border_buf_0_16_fu_310_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_0_val_1_0_fu_894_p3(7),
      Q => right_border_buf_0_16_fu_310(7),
      R => '0'
    );
\right_border_buf_0_17_fu_314_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_0_16_fu_310(0),
      Q => right_border_buf_0_17_fu_314(0),
      R => '0'
    );
\right_border_buf_0_17_fu_314_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_0_16_fu_310(1),
      Q => right_border_buf_0_17_fu_314(1),
      R => '0'
    );
\right_border_buf_0_17_fu_314_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_0_16_fu_310(2),
      Q => right_border_buf_0_17_fu_314(2),
      R => '0'
    );
\right_border_buf_0_17_fu_314_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_0_16_fu_310(3),
      Q => right_border_buf_0_17_fu_314(3),
      R => '0'
    );
\right_border_buf_0_17_fu_314_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_0_16_fu_310(4),
      Q => right_border_buf_0_17_fu_314(4),
      R => '0'
    );
\right_border_buf_0_17_fu_314_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_0_16_fu_310(5),
      Q => right_border_buf_0_17_fu_314(5),
      R => '0'
    );
\right_border_buf_0_17_fu_314_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_0_16_fu_310(6),
      Q => right_border_buf_0_17_fu_314(6),
      R => '0'
    );
\right_border_buf_0_17_fu_314_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_0_16_fu_310(7),
      Q => right_border_buf_0_17_fu_314(7),
      R => '0'
    );
\right_border_buf_0_18_fu_322_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_0_val_2_0_fu_912_p3(0),
      Q => right_border_buf_0_18_fu_322(0),
      R => '0'
    );
\right_border_buf_0_18_fu_322_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_0_val_2_0_fu_912_p3(1),
      Q => right_border_buf_0_18_fu_322(1),
      R => '0'
    );
\right_border_buf_0_18_fu_322_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_0_val_2_0_fu_912_p3(2),
      Q => right_border_buf_0_18_fu_322(2),
      R => '0'
    );
\right_border_buf_0_18_fu_322_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_0_val_2_0_fu_912_p3(3),
      Q => right_border_buf_0_18_fu_322(3),
      R => '0'
    );
\right_border_buf_0_18_fu_322_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_0_val_2_0_fu_912_p3(4),
      Q => right_border_buf_0_18_fu_322(4),
      R => '0'
    );
\right_border_buf_0_18_fu_322_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_0_val_2_0_fu_912_p3(5),
      Q => right_border_buf_0_18_fu_322(5),
      R => '0'
    );
\right_border_buf_0_18_fu_322_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_0_val_2_0_fu_912_p3(6),
      Q => right_border_buf_0_18_fu_322(6),
      R => '0'
    );
\right_border_buf_0_18_fu_322_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_0_val_2_0_fu_912_p3(7),
      Q => right_border_buf_0_18_fu_322(7),
      R => '0'
    );
\right_border_buf_0_19_fu_326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_0_18_fu_322(0),
      Q => right_border_buf_0_19_fu_326(0),
      R => '0'
    );
\right_border_buf_0_19_fu_326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_0_18_fu_322(1),
      Q => right_border_buf_0_19_fu_326(1),
      R => '0'
    );
\right_border_buf_0_19_fu_326_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_0_18_fu_322(2),
      Q => right_border_buf_0_19_fu_326(2),
      R => '0'
    );
\right_border_buf_0_19_fu_326_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_0_18_fu_322(3),
      Q => right_border_buf_0_19_fu_326(3),
      R => '0'
    );
\right_border_buf_0_19_fu_326_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_0_18_fu_322(4),
      Q => right_border_buf_0_19_fu_326(4),
      R => '0'
    );
\right_border_buf_0_19_fu_326_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_0_18_fu_322(5),
      Q => right_border_buf_0_19_fu_326(5),
      R => '0'
    );
\right_border_buf_0_19_fu_326_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_0_18_fu_322(6),
      Q => right_border_buf_0_19_fu_326(6),
      R => '0'
    );
\right_border_buf_0_19_fu_326_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_0_18_fu_322(7),
      Q => right_border_buf_0_19_fu_326(7),
      R => '0'
    );
\right_border_buf_0_s_fu_298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_0_val_0_0_fu_876_p3(0),
      Q => right_border_buf_0_s_fu_298(0),
      R => '0'
    );
\right_border_buf_0_s_fu_298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_0_val_0_0_fu_876_p3(1),
      Q => right_border_buf_0_s_fu_298(1),
      R => '0'
    );
\right_border_buf_0_s_fu_298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_0_val_0_0_fu_876_p3(2),
      Q => right_border_buf_0_s_fu_298(2),
      R => '0'
    );
\right_border_buf_0_s_fu_298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_0_val_0_0_fu_876_p3(3),
      Q => right_border_buf_0_s_fu_298(3),
      R => '0'
    );
\right_border_buf_0_s_fu_298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_0_val_0_0_fu_876_p3(4),
      Q => right_border_buf_0_s_fu_298(4),
      R => '0'
    );
\right_border_buf_0_s_fu_298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_0_val_0_0_fu_876_p3(5),
      Q => right_border_buf_0_s_fu_298(5),
      R => '0'
    );
\right_border_buf_0_s_fu_298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_0_val_0_0_fu_876_p3(6),
      Q => right_border_buf_0_s_fu_298(6),
      R => '0'
    );
\right_border_buf_0_s_fu_298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_0_val_0_0_fu_876_p3(7),
      Q => right_border_buf_0_s_fu_298(7),
      R => '0'
    );
\right_border_buf_1_15_fu_338_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_1_s_fu_334(0),
      Q => right_border_buf_1_15_fu_338(0),
      R => '0'
    );
\right_border_buf_1_15_fu_338_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_1_s_fu_334(1),
      Q => right_border_buf_1_15_fu_338(1),
      R => '0'
    );
\right_border_buf_1_15_fu_338_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_1_s_fu_334(2),
      Q => right_border_buf_1_15_fu_338(2),
      R => '0'
    );
\right_border_buf_1_15_fu_338_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_1_s_fu_334(3),
      Q => right_border_buf_1_15_fu_338(3),
      R => '0'
    );
\right_border_buf_1_15_fu_338_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_1_s_fu_334(4),
      Q => right_border_buf_1_15_fu_338(4),
      R => '0'
    );
\right_border_buf_1_15_fu_338_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_1_s_fu_334(5),
      Q => right_border_buf_1_15_fu_338(5),
      R => '0'
    );
\right_border_buf_1_15_fu_338_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_1_s_fu_334(6),
      Q => right_border_buf_1_15_fu_338(6),
      R => '0'
    );
\right_border_buf_1_15_fu_338_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_1_s_fu_334(7),
      Q => right_border_buf_1_15_fu_338(7),
      R => '0'
    );
\right_border_buf_1_16_fu_346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_1_val_1_0_fu_1095_p3(0),
      Q => right_border_buf_1_16_fu_346(0),
      R => '0'
    );
\right_border_buf_1_16_fu_346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_1_val_1_0_fu_1095_p3(1),
      Q => right_border_buf_1_16_fu_346(1),
      R => '0'
    );
\right_border_buf_1_16_fu_346_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_1_val_1_0_fu_1095_p3(2),
      Q => right_border_buf_1_16_fu_346(2),
      R => '0'
    );
\right_border_buf_1_16_fu_346_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_1_val_1_0_fu_1095_p3(3),
      Q => right_border_buf_1_16_fu_346(3),
      R => '0'
    );
\right_border_buf_1_16_fu_346_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_1_val_1_0_fu_1095_p3(4),
      Q => right_border_buf_1_16_fu_346(4),
      R => '0'
    );
\right_border_buf_1_16_fu_346_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_1_val_1_0_fu_1095_p3(5),
      Q => right_border_buf_1_16_fu_346(5),
      R => '0'
    );
\right_border_buf_1_16_fu_346_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_1_val_1_0_fu_1095_p3(6),
      Q => right_border_buf_1_16_fu_346(6),
      R => '0'
    );
\right_border_buf_1_16_fu_346_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_1_val_1_0_fu_1095_p3(7),
      Q => right_border_buf_1_16_fu_346(7),
      R => '0'
    );
\right_border_buf_1_17_fu_350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_1_16_fu_346(0),
      Q => right_border_buf_1_17_fu_350(0),
      R => '0'
    );
\right_border_buf_1_17_fu_350_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_1_16_fu_346(1),
      Q => right_border_buf_1_17_fu_350(1),
      R => '0'
    );
\right_border_buf_1_17_fu_350_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_1_16_fu_346(2),
      Q => right_border_buf_1_17_fu_350(2),
      R => '0'
    );
\right_border_buf_1_17_fu_350_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_1_16_fu_346(3),
      Q => right_border_buf_1_17_fu_350(3),
      R => '0'
    );
\right_border_buf_1_17_fu_350_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_1_16_fu_346(4),
      Q => right_border_buf_1_17_fu_350(4),
      R => '0'
    );
\right_border_buf_1_17_fu_350_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_1_16_fu_346(5),
      Q => right_border_buf_1_17_fu_350(5),
      R => '0'
    );
\right_border_buf_1_17_fu_350_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_1_16_fu_346(6),
      Q => right_border_buf_1_17_fu_350(6),
      R => '0'
    );
\right_border_buf_1_17_fu_350_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_1_16_fu_346(7),
      Q => right_border_buf_1_17_fu_350(7),
      R => '0'
    );
\right_border_buf_1_18_fu_358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_1_val_2_0_fu_1113_p3(0),
      Q => right_border_buf_1_18_fu_358(0),
      R => '0'
    );
\right_border_buf_1_18_fu_358_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_1_val_2_0_fu_1113_p3(1),
      Q => right_border_buf_1_18_fu_358(1),
      R => '0'
    );
\right_border_buf_1_18_fu_358_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_1_val_2_0_fu_1113_p3(2),
      Q => right_border_buf_1_18_fu_358(2),
      R => '0'
    );
\right_border_buf_1_18_fu_358_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_1_val_2_0_fu_1113_p3(3),
      Q => right_border_buf_1_18_fu_358(3),
      R => '0'
    );
\right_border_buf_1_18_fu_358_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_1_val_2_0_fu_1113_p3(4),
      Q => right_border_buf_1_18_fu_358(4),
      R => '0'
    );
\right_border_buf_1_18_fu_358_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_1_val_2_0_fu_1113_p3(5),
      Q => right_border_buf_1_18_fu_358(5),
      R => '0'
    );
\right_border_buf_1_18_fu_358_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_1_val_2_0_fu_1113_p3(6),
      Q => right_border_buf_1_18_fu_358(6),
      R => '0'
    );
\right_border_buf_1_18_fu_358_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_1_val_2_0_fu_1113_p3(7),
      Q => right_border_buf_1_18_fu_358(7),
      R => '0'
    );
\right_border_buf_1_19_fu_362_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_1_18_fu_358(0),
      Q => right_border_buf_1_19_fu_362(0),
      R => '0'
    );
\right_border_buf_1_19_fu_362_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_1_18_fu_358(1),
      Q => right_border_buf_1_19_fu_362(1),
      R => '0'
    );
\right_border_buf_1_19_fu_362_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_1_18_fu_358(2),
      Q => right_border_buf_1_19_fu_362(2),
      R => '0'
    );
\right_border_buf_1_19_fu_362_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_1_18_fu_358(3),
      Q => right_border_buf_1_19_fu_362(3),
      R => '0'
    );
\right_border_buf_1_19_fu_362_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_1_18_fu_358(4),
      Q => right_border_buf_1_19_fu_362(4),
      R => '0'
    );
\right_border_buf_1_19_fu_362_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_1_18_fu_358(5),
      Q => right_border_buf_1_19_fu_362(5),
      R => '0'
    );
\right_border_buf_1_19_fu_362_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_1_18_fu_358(6),
      Q => right_border_buf_1_19_fu_362(6),
      R => '0'
    );
\right_border_buf_1_19_fu_362_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_1_18_fu_358(7),
      Q => right_border_buf_1_19_fu_362(7),
      R => '0'
    );
\right_border_buf_1_s_fu_334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_1_val_0_0_fu_1077_p3(0),
      Q => right_border_buf_1_s_fu_334(0),
      R => '0'
    );
\right_border_buf_1_s_fu_334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_1_val_0_0_fu_1077_p3(1),
      Q => right_border_buf_1_s_fu_334(1),
      R => '0'
    );
\right_border_buf_1_s_fu_334_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_1_val_0_0_fu_1077_p3(2),
      Q => right_border_buf_1_s_fu_334(2),
      R => '0'
    );
\right_border_buf_1_s_fu_334_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_1_val_0_0_fu_1077_p3(3),
      Q => right_border_buf_1_s_fu_334(3),
      R => '0'
    );
\right_border_buf_1_s_fu_334_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_1_val_0_0_fu_1077_p3(4),
      Q => right_border_buf_1_s_fu_334(4),
      R => '0'
    );
\right_border_buf_1_s_fu_334_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_1_val_0_0_fu_1077_p3(5),
      Q => right_border_buf_1_s_fu_334(5),
      R => '0'
    );
\right_border_buf_1_s_fu_334_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_1_val_0_0_fu_1077_p3(6),
      Q => right_border_buf_1_s_fu_334(6),
      R => '0'
    );
\right_border_buf_1_s_fu_334_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_1_val_0_0_fu_1077_p3(7),
      Q => right_border_buf_1_s_fu_334(7),
      R => '0'
    );
\right_border_buf_2_12_fu_318_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_2_val_2_0_fu_1305_p3(0),
      Q => right_border_buf_2_12_fu_318(0),
      R => '0'
    );
\right_border_buf_2_12_fu_318_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_2_val_2_0_fu_1305_p3(1),
      Q => right_border_buf_2_12_fu_318(1),
      R => '0'
    );
\right_border_buf_2_12_fu_318_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_2_val_2_0_fu_1305_p3(2),
      Q => right_border_buf_2_12_fu_318(2),
      R => '0'
    );
\right_border_buf_2_12_fu_318_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_2_val_2_0_fu_1305_p3(3),
      Q => right_border_buf_2_12_fu_318(3),
      R => '0'
    );
\right_border_buf_2_12_fu_318_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_2_val_2_0_fu_1305_p3(4),
      Q => right_border_buf_2_12_fu_318(4),
      R => '0'
    );
\right_border_buf_2_12_fu_318_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_2_val_2_0_fu_1305_p3(5),
      Q => right_border_buf_2_12_fu_318(5),
      R => '0'
    );
\right_border_buf_2_12_fu_318_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_2_val_2_0_fu_1305_p3(6),
      Q => right_border_buf_2_12_fu_318(6),
      R => '0'
    );
\right_border_buf_2_12_fu_318_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_2_val_2_0_fu_1305_p3(7),
      Q => right_border_buf_2_12_fu_318(7),
      R => '0'
    );
\right_border_buf_2_13_fu_330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_2_14_fu_342(0),
      Q => right_border_buf_2_13_fu_330(0),
      R => '0'
    );
\right_border_buf_2_13_fu_330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_2_14_fu_342(1),
      Q => right_border_buf_2_13_fu_330(1),
      R => '0'
    );
\right_border_buf_2_13_fu_330_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_2_14_fu_342(2),
      Q => right_border_buf_2_13_fu_330(2),
      R => '0'
    );
\right_border_buf_2_13_fu_330_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_2_14_fu_342(3),
      Q => right_border_buf_2_13_fu_330(3),
      R => '0'
    );
\right_border_buf_2_13_fu_330_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_2_14_fu_342(4),
      Q => right_border_buf_2_13_fu_330(4),
      R => '0'
    );
\right_border_buf_2_13_fu_330_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_2_14_fu_342(5),
      Q => right_border_buf_2_13_fu_330(5),
      R => '0'
    );
\right_border_buf_2_13_fu_330_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_2_14_fu_342(6),
      Q => right_border_buf_2_13_fu_330(6),
      R => '0'
    );
\right_border_buf_2_13_fu_330_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_2_14_fu_342(7),
      Q => right_border_buf_2_13_fu_330(7),
      R => '0'
    );
\right_border_buf_2_14_fu_342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_2_val_1_0_fu_1287_p3(0),
      Q => right_border_buf_2_14_fu_342(0),
      R => '0'
    );
\right_border_buf_2_14_fu_342_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_2_val_1_0_fu_1287_p3(1),
      Q => right_border_buf_2_14_fu_342(1),
      R => '0'
    );
\right_border_buf_2_14_fu_342_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_2_val_1_0_fu_1287_p3(2),
      Q => right_border_buf_2_14_fu_342(2),
      R => '0'
    );
\right_border_buf_2_14_fu_342_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_2_val_1_0_fu_1287_p3(3),
      Q => right_border_buf_2_14_fu_342(3),
      R => '0'
    );
\right_border_buf_2_14_fu_342_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_2_val_1_0_fu_1287_p3(4),
      Q => right_border_buf_2_14_fu_342(4),
      R => '0'
    );
\right_border_buf_2_14_fu_342_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_2_val_1_0_fu_1287_p3(5),
      Q => right_border_buf_2_14_fu_342(5),
      R => '0'
    );
\right_border_buf_2_14_fu_342_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_2_val_1_0_fu_1287_p3(6),
      Q => right_border_buf_2_14_fu_342(6),
      R => '0'
    );
\right_border_buf_2_14_fu_342_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_2_val_1_0_fu_1287_p3(7),
      Q => right_border_buf_2_14_fu_342(7),
      R => '0'
    );
\right_border_buf_2_15_fu_354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_2_16_fu_366(0),
      Q => right_border_buf_2_15_fu_354(0),
      R => '0'
    );
\right_border_buf_2_15_fu_354_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_2_16_fu_366(1),
      Q => right_border_buf_2_15_fu_354(1),
      R => '0'
    );
\right_border_buf_2_15_fu_354_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_2_16_fu_366(2),
      Q => right_border_buf_2_15_fu_354(2),
      R => '0'
    );
\right_border_buf_2_15_fu_354_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_2_16_fu_366(3),
      Q => right_border_buf_2_15_fu_354(3),
      R => '0'
    );
\right_border_buf_2_15_fu_354_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_2_16_fu_366(4),
      Q => right_border_buf_2_15_fu_354(4),
      R => '0'
    );
\right_border_buf_2_15_fu_354_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_2_16_fu_366(5),
      Q => right_border_buf_2_15_fu_354(5),
      R => '0'
    );
\right_border_buf_2_15_fu_354_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_2_16_fu_366(6),
      Q => right_border_buf_2_15_fu_354(6),
      R => '0'
    );
\right_border_buf_2_15_fu_354_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_2_16_fu_366(7),
      Q => right_border_buf_2_15_fu_354(7),
      R => '0'
    );
\right_border_buf_2_16_fu_366_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_2_val_0_0_fu_1269_p3(0),
      Q => right_border_buf_2_16_fu_366(0),
      R => '0'
    );
\right_border_buf_2_16_fu_366_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_2_val_0_0_fu_1269_p3(1),
      Q => right_border_buf_2_16_fu_366(1),
      R => '0'
    );
\right_border_buf_2_16_fu_366_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_2_val_0_0_fu_1269_p3(2),
      Q => right_border_buf_2_16_fu_366(2),
      R => '0'
    );
\right_border_buf_2_16_fu_366_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_2_val_0_0_fu_1269_p3(3),
      Q => right_border_buf_2_16_fu_366(3),
      R => '0'
    );
\right_border_buf_2_16_fu_366_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_2_val_0_0_fu_1269_p3(4),
      Q => right_border_buf_2_16_fu_366(4),
      R => '0'
    );
\right_border_buf_2_16_fu_366_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_2_val_0_0_fu_1269_p3(5),
      Q => right_border_buf_2_16_fu_366(5),
      R => '0'
    );
\right_border_buf_2_16_fu_366_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_2_val_0_0_fu_1269_p3(6),
      Q => right_border_buf_2_16_fu_366(6),
      R => '0'
    );
\right_border_buf_2_16_fu_366_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => col_buf_2_val_0_0_fu_1269_p3(7),
      Q => right_border_buf_2_16_fu_366(7),
      R => '0'
    );
\right_border_buf_2_s_fu_306_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_2_12_fu_318(0),
      Q => right_border_buf_2_s_fu_306(0),
      R => '0'
    );
\right_border_buf_2_s_fu_306_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_2_12_fu_318(1),
      Q => right_border_buf_2_s_fu_306(1),
      R => '0'
    );
\right_border_buf_2_s_fu_306_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_2_12_fu_318(2),
      Q => right_border_buf_2_s_fu_306(2),
      R => '0'
    );
\right_border_buf_2_s_fu_306_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_2_12_fu_318(3),
      Q => right_border_buf_2_s_fu_306(3),
      R => '0'
    );
\right_border_buf_2_s_fu_306_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_2_12_fu_318(4),
      Q => right_border_buf_2_s_fu_306(4),
      R => '0'
    );
\right_border_buf_2_s_fu_306_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_2_12_fu_318(5),
      Q => right_border_buf_2_s_fu_306(5),
      R => '0'
    );
\right_border_buf_2_s_fu_306_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_2_12_fu_318(6),
      Q => right_border_buf_2_s_fu_306(6),
      R => '0'
    );
\right_border_buf_2_s_fu_306_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_15_fu_3020,
      D => right_border_buf_2_12_fu_318(7),
      Q => right_border_buf_2_s_fu_306(7),
      R => '0'
    );
\row_assign_12_0_1_t_reg_2493_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_2460[0]_i_1_n_0\,
      D => i_V_fu_619_p2(0),
      Q => row_assign_12_0_1_t_reg_2493(0),
      R => '0'
    );
\row_assign_12_0_2_t_reg_2500[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t_V_reg_579_reg_n_0_[0]\,
      I1 => \t_V_reg_579_reg_n_0_[1]\,
      O => row_assign_12_0_2_t_fu_681_p2(1)
    );
\row_assign_12_0_2_t_reg_2500_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_2460[0]_i_1_n_0\,
      D => \t_V_reg_579_reg_n_0_[0]\,
      Q => row_assign_12_0_2_t_reg_2500(0),
      R => '0'
    );
\row_assign_12_0_2_t_reg_2500_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_2460[0]_i_1_n_0\,
      D => row_assign_12_0_2_t_fu_681_p2(1),
      Q => row_assign_12_0_2_t_reg_2500(1),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_2_1_cast_c_fu_1572_p1(11),
      Q => tmp_285_0_2_cast_ca_fu_1560_p1(10),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_2_1_cast_c_fu_1572_p1(12),
      Q => tmp_285_0_2_cast_ca_fu_1560_p1(11),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_2_1_cast_c_fu_1572_p1(13),
      Q => tmp_285_0_2_cast_ca_fu_1560_p1(12),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_2_1_cast_c_fu_1572_p1(14),
      Q => tmp_285_0_2_cast_ca_fu_1560_p1(13),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_2_1_cast_c_fu_1572_p1(15),
      Q => tmp_285_0_2_cast_ca_fu_1560_p1(14),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_230_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_2_1_cast_c_fu_1572_p1(16),
      Q => tmp_285_0_2_cast_ca_fu_1560_p1(15),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_230_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_2_1_cast_c_fu_1572_p1(17),
      Q => tmp_285_0_2_cast_ca_fu_1560_p1(16),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_230_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_2_1_cast_c_fu_1572_p1(18),
      Q => tmp_285_0_2_cast_ca_fu_1560_p1(17),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_234[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => exitcond461_i_reg_2507_pp0_iter1_reg,
      O => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\
    );
\src_kernel_win_0_va_13_fu_234_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_1_2_cast_c_fu_1548_p1(11),
      Q => tmp_285_0_1_1_cast_c_fu_1537_p1(12),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_234_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_1_2_cast_c_fu_1548_p1(12),
      Q => tmp_285_0_1_1_cast_c_fu_1537_p1(13),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_234_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_1_2_cast_c_fu_1548_p1(13),
      Q => tmp_285_0_1_1_cast_c_fu_1537_p1(14),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_234_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_1_2_cast_c_fu_1548_p1(14),
      Q => tmp_285_0_1_1_cast_c_fu_1537_p1(15),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_234_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_1_2_cast_c_fu_1548_p1(15),
      Q => tmp_285_0_1_1_cast_c_fu_1537_p1(16),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_234_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_1_2_cast_c_fu_1548_p1(16),
      Q => tmp_285_0_1_1_cast_c_fu_1537_p1(17),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_234_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_1_2_cast_c_fu_1548_p1(17),
      Q => tmp_285_0_1_1_cast_c_fu_1537_p1(18),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_234_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_1_2_cast_c_fu_1548_p1(18),
      Q => tmp_285_0_1_1_cast_c_fu_1537_p1(19),
      R => '0'
    );
\src_kernel_win_0_va_14_fu_238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_1_1_cast_c_fu_1537_p1(12),
      Q => tmp_285_0_1_cast_fu_1515_p1(11),
      R => '0'
    );
\src_kernel_win_0_va_14_fu_238_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_1_1_cast_c_fu_1537_p1(13),
      Q => tmp_285_0_1_cast_fu_1515_p1(12),
      R => '0'
    );
\src_kernel_win_0_va_14_fu_238_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_1_1_cast_c_fu_1537_p1(14),
      Q => tmp_285_0_1_cast_fu_1515_p1(13),
      R => '0'
    );
\src_kernel_win_0_va_14_fu_238_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_1_1_cast_c_fu_1537_p1(15),
      Q => tmp_285_0_1_cast_fu_1515_p1(14),
      R => '0'
    );
\src_kernel_win_0_va_14_fu_238_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_1_1_cast_c_fu_1537_p1(16),
      Q => tmp_285_0_1_cast_fu_1515_p1(15),
      R => '0'
    );
\src_kernel_win_0_va_14_fu_238_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_1_1_cast_c_fu_1537_p1(17),
      Q => tmp_285_0_1_cast_fu_1515_p1(16),
      R => '0'
    );
\src_kernel_win_0_va_14_fu_238_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_1_1_cast_c_fu_1537_p1(18),
      Q => tmp_285_0_1_cast_fu_1515_p1(17),
      R => '0'
    );
\src_kernel_win_0_va_14_fu_238_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_1_1_cast_c_fu_1537_p1(19),
      Q => tmp_285_0_1_cast_fu_1515_p1(18),
      R => '0'
    );
\src_kernel_win_0_va_15_fu_242_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_0_va_19_fu_1005_p3(0),
      Q => src_kernel_win_0_va_15_fu_242(0),
      R => '0'
    );
\src_kernel_win_0_va_15_fu_242_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_0_va_19_fu_1005_p3(1),
      Q => src_kernel_win_0_va_15_fu_242(1),
      R => '0'
    );
\src_kernel_win_0_va_15_fu_242_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_0_va_19_fu_1005_p3(2),
      Q => src_kernel_win_0_va_15_fu_242(2),
      R => '0'
    );
\src_kernel_win_0_va_15_fu_242_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_0_va_19_fu_1005_p3(3),
      Q => src_kernel_win_0_va_15_fu_242(3),
      R => '0'
    );
\src_kernel_win_0_va_15_fu_242_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_0_va_19_fu_1005_p3(4),
      Q => src_kernel_win_0_va_15_fu_242(4),
      R => '0'
    );
\src_kernel_win_0_va_15_fu_242_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_0_va_19_fu_1005_p3(5),
      Q => src_kernel_win_0_va_15_fu_242(5),
      R => '0'
    );
\src_kernel_win_0_va_15_fu_242_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_0_va_19_fu_1005_p3(6),
      Q => src_kernel_win_0_va_15_fu_242(6),
      R => '0'
    );
\src_kernel_win_0_va_15_fu_242_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_0_va_19_fu_1005_p3(7),
      Q => src_kernel_win_0_va_15_fu_242(7),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_0_va_15_fu_242(0),
      Q => tmp_285_0_0_cast_ca_fu_1026_p1(10),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_246_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_0_va_15_fu_242(1),
      Q => tmp_285_0_0_cast_ca_fu_1026_p1(11),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_246_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_0_va_15_fu_242(2),
      Q => tmp_285_0_0_cast_ca_fu_1026_p1(12),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_246_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_0_va_15_fu_242(3),
      Q => tmp_285_0_0_cast_ca_fu_1026_p1(13),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_246_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_0_va_15_fu_242(4),
      Q => tmp_285_0_0_cast_ca_fu_1026_p1(14),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_246_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_0_va_15_fu_242(5),
      Q => tmp_285_0_0_cast_ca_fu_1026_p1(15),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_246_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_0_va_15_fu_242(6),
      Q => tmp_285_0_0_cast_ca_fu_1026_p1(16),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_246_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_0_va_15_fu_242(7),
      Q => tmp_285_0_0_cast_ca_fu_1026_p1(17),
      R => '0'
    );
\src_kernel_win_0_va_17_reg_2604_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_0_va_17_fu_969_p3(0),
      Q => tmp_285_0_2_2_cast_c_fu_1583_p1(10),
      R => '0'
    );
\src_kernel_win_0_va_17_reg_2604_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_0_va_17_fu_969_p3(1),
      Q => tmp_285_0_2_2_cast_c_fu_1583_p1(11),
      R => '0'
    );
\src_kernel_win_0_va_17_reg_2604_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_0_va_17_fu_969_p3(2),
      Q => tmp_285_0_2_2_cast_c_fu_1583_p1(12),
      R => '0'
    );
\src_kernel_win_0_va_17_reg_2604_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_0_va_17_fu_969_p3(3),
      Q => tmp_285_0_2_2_cast_c_fu_1583_p1(13),
      R => '0'
    );
\src_kernel_win_0_va_17_reg_2604_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_0_va_17_fu_969_p3(4),
      Q => tmp_285_0_2_2_cast_c_fu_1583_p1(14),
      R => '0'
    );
\src_kernel_win_0_va_17_reg_2604_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_0_va_17_fu_969_p3(5),
      Q => tmp_285_0_2_2_cast_c_fu_1583_p1(15),
      R => '0'
    );
\src_kernel_win_0_va_17_reg_2604_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_0_va_17_fu_969_p3(6),
      Q => tmp_285_0_2_2_cast_c_fu_1583_p1(16),
      R => '0'
    );
\src_kernel_win_0_va_17_reg_2604_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_0_va_17_fu_969_p3(7),
      Q => tmp_285_0_2_2_cast_c_fu_1583_p1(17),
      R => '0'
    );
\src_kernel_win_0_va_18_reg_2610[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond461_i_reg_2507_reg_n_0_[0]\,
      O => src_kernel_win_0_va_17_reg_26040
    );
\src_kernel_win_0_va_18_reg_2610_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_0_va_18_fu_987_p3(0),
      Q => tmp_285_0_1_2_cast_c_fu_1548_p1(11),
      R => '0'
    );
\src_kernel_win_0_va_18_reg_2610_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_0_va_18_fu_987_p3(1),
      Q => tmp_285_0_1_2_cast_c_fu_1548_p1(12),
      R => '0'
    );
\src_kernel_win_0_va_18_reg_2610_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_0_va_18_fu_987_p3(2),
      Q => tmp_285_0_1_2_cast_c_fu_1548_p1(13),
      R => '0'
    );
\src_kernel_win_0_va_18_reg_2610_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_0_va_18_fu_987_p3(3),
      Q => tmp_285_0_1_2_cast_c_fu_1548_p1(14),
      R => '0'
    );
\src_kernel_win_0_va_18_reg_2610_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_0_va_18_fu_987_p3(4),
      Q => tmp_285_0_1_2_cast_c_fu_1548_p1(15),
      R => '0'
    );
\src_kernel_win_0_va_18_reg_2610_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_0_va_18_fu_987_p3(5),
      Q => tmp_285_0_1_2_cast_c_fu_1548_p1(16),
      R => '0'
    );
\src_kernel_win_0_va_18_reg_2610_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_0_va_18_fu_987_p3(6),
      Q => tmp_285_0_1_2_cast_c_fu_1548_p1(17),
      R => '0'
    );
\src_kernel_win_0_va_18_reg_2610_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_0_va_18_fu_987_p3(7),
      Q => tmp_285_0_1_2_cast_c_fu_1548_p1(18),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_2616[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => or_cond_i_reg_2564,
      I1 => \exitcond461_i_reg_2507_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => src_kernel_win_0_va_24_reg_26160
    );
\src_kernel_win_0_va_24_reg_2616_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => src_kernel_win_0_va_15_fu_242(0),
      Q => tmp_285_0_0_1_cast_fu_1490_p1(11),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_2616_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => src_kernel_win_0_va_15_fu_242(1),
      Q => tmp_285_0_0_1_cast_fu_1490_p1(12),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_2616_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => src_kernel_win_0_va_15_fu_242(2),
      Q => tmp_285_0_0_1_cast_fu_1490_p1(13),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_2616_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => src_kernel_win_0_va_15_fu_242(3),
      Q => tmp_285_0_0_1_cast_fu_1490_p1(14),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_2616_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => src_kernel_win_0_va_15_fu_242(4),
      Q => tmp_285_0_0_1_cast_fu_1490_p1(15),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_2616_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => src_kernel_win_0_va_15_fu_242(5),
      Q => tmp_285_0_0_1_cast_fu_1490_p1(16),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_2616_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => src_kernel_win_0_va_15_fu_242(6),
      Q => tmp_285_0_0_1_cast_fu_1490_p1(17),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_2616_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => src_kernel_win_0_va_15_fu_242(7),
      Q => tmp_285_0_0_1_cast_fu_1490_p1(18),
      R => '0'
    );
\src_kernel_win_0_va_fu_226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_2_2_cast_c_fu_1583_p1(10),
      Q => tmp_285_0_2_1_cast_c_fu_1572_p1(11),
      R => '0'
    );
\src_kernel_win_0_va_fu_226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_2_2_cast_c_fu_1583_p1(11),
      Q => tmp_285_0_2_1_cast_c_fu_1572_p1(12),
      R => '0'
    );
\src_kernel_win_0_va_fu_226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_2_2_cast_c_fu_1583_p1(12),
      Q => tmp_285_0_2_1_cast_c_fu_1572_p1(13),
      R => '0'
    );
\src_kernel_win_0_va_fu_226_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_2_2_cast_c_fu_1583_p1(13),
      Q => tmp_285_0_2_1_cast_c_fu_1572_p1(14),
      R => '0'
    );
\src_kernel_win_0_va_fu_226_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_2_2_cast_c_fu_1583_p1(14),
      Q => tmp_285_0_2_1_cast_c_fu_1572_p1(15),
      R => '0'
    );
\src_kernel_win_0_va_fu_226_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_2_2_cast_c_fu_1583_p1(15),
      Q => tmp_285_0_2_1_cast_c_fu_1572_p1(16),
      R => '0'
    );
\src_kernel_win_0_va_fu_226_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_2_2_cast_c_fu_1583_p1(16),
      Q => tmp_285_0_2_1_cast_c_fu_1572_p1(17),
      R => '0'
    );
\src_kernel_win_0_va_fu_226_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_0_2_2_cast_c_fu_1583_p1(17),
      Q => tmp_285_0_2_1_cast_c_fu_1572_p1(18),
      R => '0'
    );
\src_kernel_win_1_va_12_fu_254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_2_1_cast_c_fu_1748_p1(11),
      Q => tmp_285_1_2_cast_ca_fu_1736_p1(10),
      R => '0'
    );
\src_kernel_win_1_va_12_fu_254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_2_1_cast_c_fu_1748_p1(12),
      Q => tmp_285_1_2_cast_ca_fu_1736_p1(11),
      R => '0'
    );
\src_kernel_win_1_va_12_fu_254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_2_1_cast_c_fu_1748_p1(13),
      Q => tmp_285_1_2_cast_ca_fu_1736_p1(12),
      R => '0'
    );
\src_kernel_win_1_va_12_fu_254_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_2_1_cast_c_fu_1748_p1(14),
      Q => tmp_285_1_2_cast_ca_fu_1736_p1(13),
      R => '0'
    );
\src_kernel_win_1_va_12_fu_254_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_2_1_cast_c_fu_1748_p1(15),
      Q => tmp_285_1_2_cast_ca_fu_1736_p1(14),
      R => '0'
    );
\src_kernel_win_1_va_12_fu_254_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_2_1_cast_c_fu_1748_p1(16),
      Q => tmp_285_1_2_cast_ca_fu_1736_p1(15),
      R => '0'
    );
\src_kernel_win_1_va_12_fu_254_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_2_1_cast_c_fu_1748_p1(17),
      Q => tmp_285_1_2_cast_ca_fu_1736_p1(16),
      R => '0'
    );
\src_kernel_win_1_va_12_fu_254_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_2_1_cast_c_fu_1748_p1(18),
      Q => tmp_285_1_2_cast_ca_fu_1736_p1(17),
      R => '0'
    );
\src_kernel_win_1_va_13_fu_258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_1_2_cast_c_fu_1724_p1(11),
      Q => tmp_285_1_1_1_cast_c_fu_1713_p1(12),
      R => '0'
    );
\src_kernel_win_1_va_13_fu_258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_1_2_cast_c_fu_1724_p1(12),
      Q => tmp_285_1_1_1_cast_c_fu_1713_p1(13),
      R => '0'
    );
\src_kernel_win_1_va_13_fu_258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_1_2_cast_c_fu_1724_p1(13),
      Q => tmp_285_1_1_1_cast_c_fu_1713_p1(14),
      R => '0'
    );
\src_kernel_win_1_va_13_fu_258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_1_2_cast_c_fu_1724_p1(14),
      Q => tmp_285_1_1_1_cast_c_fu_1713_p1(15),
      R => '0'
    );
\src_kernel_win_1_va_13_fu_258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_1_2_cast_c_fu_1724_p1(15),
      Q => tmp_285_1_1_1_cast_c_fu_1713_p1(16),
      R => '0'
    );
\src_kernel_win_1_va_13_fu_258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_1_2_cast_c_fu_1724_p1(16),
      Q => tmp_285_1_1_1_cast_c_fu_1713_p1(17),
      R => '0'
    );
\src_kernel_win_1_va_13_fu_258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_1_2_cast_c_fu_1724_p1(17),
      Q => tmp_285_1_1_1_cast_c_fu_1713_p1(18),
      R => '0'
    );
\src_kernel_win_1_va_13_fu_258_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_1_2_cast_c_fu_1724_p1(18),
      Q => tmp_285_1_1_1_cast_c_fu_1713_p1(19),
      R => '0'
    );
\src_kernel_win_1_va_14_fu_262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_1_1_cast_c_fu_1713_p1(12),
      Q => tmp_285_1_1_cast_fu_1691_p1(11),
      R => '0'
    );
\src_kernel_win_1_va_14_fu_262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_1_1_cast_c_fu_1713_p1(13),
      Q => tmp_285_1_1_cast_fu_1691_p1(12),
      R => '0'
    );
\src_kernel_win_1_va_14_fu_262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_1_1_cast_c_fu_1713_p1(14),
      Q => tmp_285_1_1_cast_fu_1691_p1(13),
      R => '0'
    );
\src_kernel_win_1_va_14_fu_262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_1_1_cast_c_fu_1713_p1(15),
      Q => tmp_285_1_1_cast_fu_1691_p1(14),
      R => '0'
    );
\src_kernel_win_1_va_14_fu_262_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_1_1_cast_c_fu_1713_p1(16),
      Q => tmp_285_1_1_cast_fu_1691_p1(15),
      R => '0'
    );
\src_kernel_win_1_va_14_fu_262_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_1_1_cast_c_fu_1713_p1(17),
      Q => tmp_285_1_1_cast_fu_1691_p1(16),
      R => '0'
    );
\src_kernel_win_1_va_14_fu_262_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_1_1_cast_c_fu_1713_p1(18),
      Q => tmp_285_1_1_cast_fu_1691_p1(17),
      R => '0'
    );
\src_kernel_win_1_va_14_fu_262_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_1_1_cast_c_fu_1713_p1(19),
      Q => tmp_285_1_1_cast_fu_1691_p1(18),
      R => '0'
    );
\src_kernel_win_1_va_15_fu_266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_1_va_19_fu_1206_p3(0),
      Q => src_kernel_win_1_va_15_fu_266(0),
      R => '0'
    );
\src_kernel_win_1_va_15_fu_266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_1_va_19_fu_1206_p3(1),
      Q => src_kernel_win_1_va_15_fu_266(1),
      R => '0'
    );
\src_kernel_win_1_va_15_fu_266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_1_va_19_fu_1206_p3(2),
      Q => src_kernel_win_1_va_15_fu_266(2),
      R => '0'
    );
\src_kernel_win_1_va_15_fu_266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_1_va_19_fu_1206_p3(3),
      Q => src_kernel_win_1_va_15_fu_266(3),
      R => '0'
    );
\src_kernel_win_1_va_15_fu_266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_1_va_19_fu_1206_p3(4),
      Q => src_kernel_win_1_va_15_fu_266(4),
      R => '0'
    );
\src_kernel_win_1_va_15_fu_266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_1_va_19_fu_1206_p3(5),
      Q => src_kernel_win_1_va_15_fu_266(5),
      R => '0'
    );
\src_kernel_win_1_va_15_fu_266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_1_va_19_fu_1206_p3(6),
      Q => src_kernel_win_1_va_15_fu_266(6),
      R => '0'
    );
\src_kernel_win_1_va_15_fu_266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_1_va_19_fu_1206_p3(7),
      Q => src_kernel_win_1_va_15_fu_266(7),
      R => '0'
    );
\src_kernel_win_1_va_16_fu_270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_1_va_15_fu_266(0),
      Q => tmp_285_1_0_cast_ca_fu_1227_p1(10),
      R => '0'
    );
\src_kernel_win_1_va_16_fu_270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_1_va_15_fu_266(1),
      Q => tmp_285_1_0_cast_ca_fu_1227_p1(11),
      R => '0'
    );
\src_kernel_win_1_va_16_fu_270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_1_va_15_fu_266(2),
      Q => tmp_285_1_0_cast_ca_fu_1227_p1(12),
      R => '0'
    );
\src_kernel_win_1_va_16_fu_270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_1_va_15_fu_266(3),
      Q => tmp_285_1_0_cast_ca_fu_1227_p1(13),
      R => '0'
    );
\src_kernel_win_1_va_16_fu_270_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_1_va_15_fu_266(4),
      Q => tmp_285_1_0_cast_ca_fu_1227_p1(14),
      R => '0'
    );
\src_kernel_win_1_va_16_fu_270_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_1_va_15_fu_266(5),
      Q => tmp_285_1_0_cast_ca_fu_1227_p1(15),
      R => '0'
    );
\src_kernel_win_1_va_16_fu_270_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_1_va_15_fu_266(6),
      Q => tmp_285_1_0_cast_ca_fu_1227_p1(16),
      R => '0'
    );
\src_kernel_win_1_va_16_fu_270_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_1_va_15_fu_266(7),
      Q => tmp_285_1_0_cast_ca_fu_1227_p1(17),
      R => '0'
    );
\src_kernel_win_1_va_17_reg_2626_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_1_va_17_fu_1170_p3(0),
      Q => tmp_285_1_2_2_cast_c_fu_1759_p1(10),
      R => '0'
    );
\src_kernel_win_1_va_17_reg_2626_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_1_va_17_fu_1170_p3(1),
      Q => tmp_285_1_2_2_cast_c_fu_1759_p1(11),
      R => '0'
    );
\src_kernel_win_1_va_17_reg_2626_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_1_va_17_fu_1170_p3(2),
      Q => tmp_285_1_2_2_cast_c_fu_1759_p1(12),
      R => '0'
    );
\src_kernel_win_1_va_17_reg_2626_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_1_va_17_fu_1170_p3(3),
      Q => tmp_285_1_2_2_cast_c_fu_1759_p1(13),
      R => '0'
    );
\src_kernel_win_1_va_17_reg_2626_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_1_va_17_fu_1170_p3(4),
      Q => tmp_285_1_2_2_cast_c_fu_1759_p1(14),
      R => '0'
    );
\src_kernel_win_1_va_17_reg_2626_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_1_va_17_fu_1170_p3(5),
      Q => tmp_285_1_2_2_cast_c_fu_1759_p1(15),
      R => '0'
    );
\src_kernel_win_1_va_17_reg_2626_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_1_va_17_fu_1170_p3(6),
      Q => tmp_285_1_2_2_cast_c_fu_1759_p1(16),
      R => '0'
    );
\src_kernel_win_1_va_17_reg_2626_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_1_va_17_fu_1170_p3(7),
      Q => tmp_285_1_2_2_cast_c_fu_1759_p1(17),
      R => '0'
    );
\src_kernel_win_1_va_18_reg_2632_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_1_va_18_fu_1188_p3(0),
      Q => tmp_285_1_1_2_cast_c_fu_1724_p1(11),
      R => '0'
    );
\src_kernel_win_1_va_18_reg_2632_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_1_va_18_fu_1188_p3(1),
      Q => tmp_285_1_1_2_cast_c_fu_1724_p1(12),
      R => '0'
    );
\src_kernel_win_1_va_18_reg_2632_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_1_va_18_fu_1188_p3(2),
      Q => tmp_285_1_1_2_cast_c_fu_1724_p1(13),
      R => '0'
    );
\src_kernel_win_1_va_18_reg_2632_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_1_va_18_fu_1188_p3(3),
      Q => tmp_285_1_1_2_cast_c_fu_1724_p1(14),
      R => '0'
    );
\src_kernel_win_1_va_18_reg_2632_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_1_va_18_fu_1188_p3(4),
      Q => tmp_285_1_1_2_cast_c_fu_1724_p1(15),
      R => '0'
    );
\src_kernel_win_1_va_18_reg_2632_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_1_va_18_fu_1188_p3(5),
      Q => tmp_285_1_1_2_cast_c_fu_1724_p1(16),
      R => '0'
    );
\src_kernel_win_1_va_18_reg_2632_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_1_va_18_fu_1188_p3(6),
      Q => tmp_285_1_1_2_cast_c_fu_1724_p1(17),
      R => '0'
    );
\src_kernel_win_1_va_18_reg_2632_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_1_va_18_fu_1188_p3(7),
      Q => tmp_285_1_1_2_cast_c_fu_1724_p1(18),
      R => '0'
    );
\src_kernel_win_1_va_24_reg_2638_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => src_kernel_win_1_va_15_fu_266(0),
      Q => tmp_285_1_0_1_cast_fu_1666_p1(11),
      R => '0'
    );
\src_kernel_win_1_va_24_reg_2638_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => src_kernel_win_1_va_15_fu_266(1),
      Q => tmp_285_1_0_1_cast_fu_1666_p1(12),
      R => '0'
    );
\src_kernel_win_1_va_24_reg_2638_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => src_kernel_win_1_va_15_fu_266(2),
      Q => tmp_285_1_0_1_cast_fu_1666_p1(13),
      R => '0'
    );
\src_kernel_win_1_va_24_reg_2638_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => src_kernel_win_1_va_15_fu_266(3),
      Q => tmp_285_1_0_1_cast_fu_1666_p1(14),
      R => '0'
    );
\src_kernel_win_1_va_24_reg_2638_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => src_kernel_win_1_va_15_fu_266(4),
      Q => tmp_285_1_0_1_cast_fu_1666_p1(15),
      R => '0'
    );
\src_kernel_win_1_va_24_reg_2638_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => src_kernel_win_1_va_15_fu_266(5),
      Q => tmp_285_1_0_1_cast_fu_1666_p1(16),
      R => '0'
    );
\src_kernel_win_1_va_24_reg_2638_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => src_kernel_win_1_va_15_fu_266(6),
      Q => tmp_285_1_0_1_cast_fu_1666_p1(17),
      R => '0'
    );
\src_kernel_win_1_va_24_reg_2638_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => src_kernel_win_1_va_15_fu_266(7),
      Q => tmp_285_1_0_1_cast_fu_1666_p1(18),
      R => '0'
    );
\src_kernel_win_1_va_fu_250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_2_2_cast_c_fu_1759_p1(10),
      Q => tmp_285_1_2_1_cast_c_fu_1748_p1(11),
      R => '0'
    );
\src_kernel_win_1_va_fu_250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_2_2_cast_c_fu_1759_p1(11),
      Q => tmp_285_1_2_1_cast_c_fu_1748_p1(12),
      R => '0'
    );
\src_kernel_win_1_va_fu_250_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_2_2_cast_c_fu_1759_p1(12),
      Q => tmp_285_1_2_1_cast_c_fu_1748_p1(13),
      R => '0'
    );
\src_kernel_win_1_va_fu_250_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_2_2_cast_c_fu_1759_p1(13),
      Q => tmp_285_1_2_1_cast_c_fu_1748_p1(14),
      R => '0'
    );
\src_kernel_win_1_va_fu_250_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_2_2_cast_c_fu_1759_p1(14),
      Q => tmp_285_1_2_1_cast_c_fu_1748_p1(15),
      R => '0'
    );
\src_kernel_win_1_va_fu_250_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_2_2_cast_c_fu_1759_p1(15),
      Q => tmp_285_1_2_1_cast_c_fu_1748_p1(16),
      R => '0'
    );
\src_kernel_win_1_va_fu_250_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_2_2_cast_c_fu_1759_p1(16),
      Q => tmp_285_1_2_1_cast_c_fu_1748_p1(17),
      R => '0'
    );
\src_kernel_win_1_va_fu_250_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_1_2_2_cast_c_fu_1759_p1(17),
      Q => tmp_285_1_2_1_cast_c_fu_1748_p1(18),
      R => '0'
    );
\src_kernel_win_2_va_12_fu_278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_2_1_cast_c_fu_1924_p1(11),
      Q => tmp_285_2_2_cast_ca_fu_1912_p1(10),
      R => '0'
    );
\src_kernel_win_2_va_12_fu_278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_2_1_cast_c_fu_1924_p1(12),
      Q => tmp_285_2_2_cast_ca_fu_1912_p1(11),
      R => '0'
    );
\src_kernel_win_2_va_12_fu_278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_2_1_cast_c_fu_1924_p1(13),
      Q => tmp_285_2_2_cast_ca_fu_1912_p1(12),
      R => '0'
    );
\src_kernel_win_2_va_12_fu_278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_2_1_cast_c_fu_1924_p1(14),
      Q => tmp_285_2_2_cast_ca_fu_1912_p1(13),
      R => '0'
    );
\src_kernel_win_2_va_12_fu_278_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_2_1_cast_c_fu_1924_p1(15),
      Q => tmp_285_2_2_cast_ca_fu_1912_p1(14),
      R => '0'
    );
\src_kernel_win_2_va_12_fu_278_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_2_1_cast_c_fu_1924_p1(16),
      Q => tmp_285_2_2_cast_ca_fu_1912_p1(15),
      R => '0'
    );
\src_kernel_win_2_va_12_fu_278_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_2_1_cast_c_fu_1924_p1(17),
      Q => tmp_285_2_2_cast_ca_fu_1912_p1(16),
      R => '0'
    );
\src_kernel_win_2_va_12_fu_278_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_2_1_cast_c_fu_1924_p1(18),
      Q => tmp_285_2_2_cast_ca_fu_1912_p1(17),
      R => '0'
    );
\src_kernel_win_2_va_13_fu_282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_1_2_cast_c_fu_1900_p1(11),
      Q => tmp_285_2_1_1_cast_c_fu_1889_p1(12),
      R => '0'
    );
\src_kernel_win_2_va_13_fu_282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_1_2_cast_c_fu_1900_p1(12),
      Q => tmp_285_2_1_1_cast_c_fu_1889_p1(13),
      R => '0'
    );
\src_kernel_win_2_va_13_fu_282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_1_2_cast_c_fu_1900_p1(13),
      Q => tmp_285_2_1_1_cast_c_fu_1889_p1(14),
      R => '0'
    );
\src_kernel_win_2_va_13_fu_282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_1_2_cast_c_fu_1900_p1(14),
      Q => tmp_285_2_1_1_cast_c_fu_1889_p1(15),
      R => '0'
    );
\src_kernel_win_2_va_13_fu_282_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_1_2_cast_c_fu_1900_p1(15),
      Q => tmp_285_2_1_1_cast_c_fu_1889_p1(16),
      R => '0'
    );
\src_kernel_win_2_va_13_fu_282_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_1_2_cast_c_fu_1900_p1(16),
      Q => tmp_285_2_1_1_cast_c_fu_1889_p1(17),
      R => '0'
    );
\src_kernel_win_2_va_13_fu_282_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_1_2_cast_c_fu_1900_p1(17),
      Q => tmp_285_2_1_1_cast_c_fu_1889_p1(18),
      R => '0'
    );
\src_kernel_win_2_va_13_fu_282_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_1_2_cast_c_fu_1900_p1(18),
      Q => tmp_285_2_1_1_cast_c_fu_1889_p1(19),
      R => '0'
    );
\src_kernel_win_2_va_14_fu_286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_1_1_cast_c_fu_1889_p1(12),
      Q => tmp_285_2_1_cast_fu_1867_p1(11),
      R => '0'
    );
\src_kernel_win_2_va_14_fu_286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_1_1_cast_c_fu_1889_p1(13),
      Q => tmp_285_2_1_cast_fu_1867_p1(12),
      R => '0'
    );
\src_kernel_win_2_va_14_fu_286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_1_1_cast_c_fu_1889_p1(14),
      Q => tmp_285_2_1_cast_fu_1867_p1(13),
      R => '0'
    );
\src_kernel_win_2_va_14_fu_286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_1_1_cast_c_fu_1889_p1(15),
      Q => tmp_285_2_1_cast_fu_1867_p1(14),
      R => '0'
    );
\src_kernel_win_2_va_14_fu_286_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_1_1_cast_c_fu_1889_p1(16),
      Q => tmp_285_2_1_cast_fu_1867_p1(15),
      R => '0'
    );
\src_kernel_win_2_va_14_fu_286_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_1_1_cast_c_fu_1889_p1(17),
      Q => tmp_285_2_1_cast_fu_1867_p1(16),
      R => '0'
    );
\src_kernel_win_2_va_14_fu_286_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_1_1_cast_c_fu_1889_p1(18),
      Q => tmp_285_2_1_cast_fu_1867_p1(17),
      R => '0'
    );
\src_kernel_win_2_va_14_fu_286_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_1_1_cast_c_fu_1889_p1(19),
      Q => tmp_285_2_1_cast_fu_1867_p1(18),
      R => '0'
    );
\src_kernel_win_2_va_15_fu_290_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_2_va_22_fu_1389_p3(0),
      Q => src_kernel_win_2_va_15_fu_290(0),
      R => '0'
    );
\src_kernel_win_2_va_15_fu_290_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_2_va_22_fu_1389_p3(1),
      Q => src_kernel_win_2_va_15_fu_290(1),
      R => '0'
    );
\src_kernel_win_2_va_15_fu_290_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_2_va_22_fu_1389_p3(2),
      Q => src_kernel_win_2_va_15_fu_290(2),
      R => '0'
    );
\src_kernel_win_2_va_15_fu_290_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_2_va_22_fu_1389_p3(3),
      Q => src_kernel_win_2_va_15_fu_290(3),
      R => '0'
    );
\src_kernel_win_2_va_15_fu_290_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_2_va_22_fu_1389_p3(4),
      Q => src_kernel_win_2_va_15_fu_290(4),
      R => '0'
    );
\src_kernel_win_2_va_15_fu_290_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_2_va_22_fu_1389_p3(5),
      Q => src_kernel_win_2_va_15_fu_290(5),
      R => '0'
    );
\src_kernel_win_2_va_15_fu_290_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_2_va_22_fu_1389_p3(6),
      Q => src_kernel_win_2_va_15_fu_290(6),
      R => '0'
    );
\src_kernel_win_2_va_15_fu_290_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_2_va_22_fu_1389_p3(7),
      Q => src_kernel_win_2_va_15_fu_290(7),
      R => '0'
    );
\src_kernel_win_2_va_16_fu_294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_2_va_15_fu_290(0),
      Q => tmp_285_2_0_cast_ca_fu_1410_p1(10),
      R => '0'
    );
\src_kernel_win_2_va_16_fu_294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_2_va_15_fu_290(1),
      Q => tmp_285_2_0_cast_ca_fu_1410_p1(11),
      R => '0'
    );
\src_kernel_win_2_va_16_fu_294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_2_va_15_fu_290(2),
      Q => tmp_285_2_0_cast_ca_fu_1410_p1(12),
      R => '0'
    );
\src_kernel_win_2_va_16_fu_294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_2_va_15_fu_290(3),
      Q => tmp_285_2_0_cast_ca_fu_1410_p1(13),
      R => '0'
    );
\src_kernel_win_2_va_16_fu_294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_2_va_15_fu_290(4),
      Q => tmp_285_2_0_cast_ca_fu_1410_p1(14),
      R => '0'
    );
\src_kernel_win_2_va_16_fu_294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_2_va_15_fu_290(5),
      Q => tmp_285_2_0_cast_ca_fu_1410_p1(15),
      R => '0'
    );
\src_kernel_win_2_va_16_fu_294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_2_va_15_fu_290(6),
      Q => tmp_285_2_0_cast_ca_fu_1410_p1(16),
      R => '0'
    );
\src_kernel_win_2_va_16_fu_294_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_15_fu_2420,
      D => src_kernel_win_2_va_15_fu_290(7),
      Q => tmp_285_2_0_cast_ca_fu_1410_p1(17),
      R => '0'
    );
\src_kernel_win_2_va_20_reg_2648_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_2_va_20_fu_1353_p3(0),
      Q => tmp_285_2_2_2_cast_c_fu_1935_p1(10),
      R => '0'
    );
\src_kernel_win_2_va_20_reg_2648_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_2_va_20_fu_1353_p3(1),
      Q => tmp_285_2_2_2_cast_c_fu_1935_p1(11),
      R => '0'
    );
\src_kernel_win_2_va_20_reg_2648_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_2_va_20_fu_1353_p3(2),
      Q => tmp_285_2_2_2_cast_c_fu_1935_p1(12),
      R => '0'
    );
\src_kernel_win_2_va_20_reg_2648_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_2_va_20_fu_1353_p3(3),
      Q => tmp_285_2_2_2_cast_c_fu_1935_p1(13),
      R => '0'
    );
\src_kernel_win_2_va_20_reg_2648_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_2_va_20_fu_1353_p3(4),
      Q => tmp_285_2_2_2_cast_c_fu_1935_p1(14),
      R => '0'
    );
\src_kernel_win_2_va_20_reg_2648_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_2_va_20_fu_1353_p3(5),
      Q => tmp_285_2_2_2_cast_c_fu_1935_p1(15),
      R => '0'
    );
\src_kernel_win_2_va_20_reg_2648_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_2_va_20_fu_1353_p3(6),
      Q => tmp_285_2_2_2_cast_c_fu_1935_p1(16),
      R => '0'
    );
\src_kernel_win_2_va_20_reg_2648_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_2_va_20_fu_1353_p3(7),
      Q => tmp_285_2_2_2_cast_c_fu_1935_p1(17),
      R => '0'
    );
\src_kernel_win_2_va_21_reg_2654_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_2_va_21_fu_1371_p3(0),
      Q => tmp_285_2_1_2_cast_c_fu_1900_p1(11),
      R => '0'
    );
\src_kernel_win_2_va_21_reg_2654_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_2_va_21_fu_1371_p3(1),
      Q => tmp_285_2_1_2_cast_c_fu_1900_p1(12),
      R => '0'
    );
\src_kernel_win_2_va_21_reg_2654_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_2_va_21_fu_1371_p3(2),
      Q => tmp_285_2_1_2_cast_c_fu_1900_p1(13),
      R => '0'
    );
\src_kernel_win_2_va_21_reg_2654_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_2_va_21_fu_1371_p3(3),
      Q => tmp_285_2_1_2_cast_c_fu_1900_p1(14),
      R => '0'
    );
\src_kernel_win_2_va_21_reg_2654_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_2_va_21_fu_1371_p3(4),
      Q => tmp_285_2_1_2_cast_c_fu_1900_p1(15),
      R => '0'
    );
\src_kernel_win_2_va_21_reg_2654_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_2_va_21_fu_1371_p3(5),
      Q => tmp_285_2_1_2_cast_c_fu_1900_p1(16),
      R => '0'
    );
\src_kernel_win_2_va_21_reg_2654_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_2_va_21_fu_1371_p3(6),
      Q => tmp_285_2_1_2_cast_c_fu_1900_p1(17),
      R => '0'
    );
\src_kernel_win_2_va_21_reg_2654_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_17_reg_26040,
      D => src_kernel_win_2_va_21_fu_1371_p3(7),
      Q => tmp_285_2_1_2_cast_c_fu_1900_p1(18),
      R => '0'
    );
\src_kernel_win_2_va_27_reg_2660_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => src_kernel_win_2_va_15_fu_290(0),
      Q => tmp_285_2_0_1_cast_fu_1842_p1(11),
      R => '0'
    );
\src_kernel_win_2_va_27_reg_2660_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => src_kernel_win_2_va_15_fu_290(1),
      Q => tmp_285_2_0_1_cast_fu_1842_p1(12),
      R => '0'
    );
\src_kernel_win_2_va_27_reg_2660_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => src_kernel_win_2_va_15_fu_290(2),
      Q => tmp_285_2_0_1_cast_fu_1842_p1(13),
      R => '0'
    );
\src_kernel_win_2_va_27_reg_2660_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => src_kernel_win_2_va_15_fu_290(3),
      Q => tmp_285_2_0_1_cast_fu_1842_p1(14),
      R => '0'
    );
\src_kernel_win_2_va_27_reg_2660_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => src_kernel_win_2_va_15_fu_290(4),
      Q => tmp_285_2_0_1_cast_fu_1842_p1(15),
      R => '0'
    );
\src_kernel_win_2_va_27_reg_2660_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => src_kernel_win_2_va_15_fu_290(5),
      Q => tmp_285_2_0_1_cast_fu_1842_p1(16),
      R => '0'
    );
\src_kernel_win_2_va_27_reg_2660_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => src_kernel_win_2_va_15_fu_290(6),
      Q => tmp_285_2_0_1_cast_fu_1842_p1(17),
      R => '0'
    );
\src_kernel_win_2_va_27_reg_2660_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => src_kernel_win_2_va_15_fu_290(7),
      Q => tmp_285_2_0_1_cast_fu_1842_p1(18),
      R => '0'
    );
\src_kernel_win_2_va_fu_274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_2_2_cast_c_fu_1935_p1(10),
      Q => tmp_285_2_2_1_cast_c_fu_1924_p1(11),
      R => '0'
    );
\src_kernel_win_2_va_fu_274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_2_2_cast_c_fu_1935_p1(11),
      Q => tmp_285_2_2_1_cast_c_fu_1924_p1(12),
      R => '0'
    );
\src_kernel_win_2_va_fu_274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_2_2_cast_c_fu_1935_p1(12),
      Q => tmp_285_2_2_1_cast_c_fu_1924_p1(13),
      R => '0'
    );
\src_kernel_win_2_va_fu_274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_2_2_cast_c_fu_1935_p1(13),
      Q => tmp_285_2_2_1_cast_c_fu_1924_p1(14),
      R => '0'
    );
\src_kernel_win_2_va_fu_274_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_2_2_cast_c_fu_1935_p1(14),
      Q => tmp_285_2_2_1_cast_c_fu_1924_p1(15),
      R => '0'
    );
\src_kernel_win_2_va_fu_274_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_2_2_cast_c_fu_1935_p1(15),
      Q => tmp_285_2_2_1_cast_c_fu_1924_p1(16),
      R => '0'
    );
\src_kernel_win_2_va_fu_274_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_2_2_cast_c_fu_1935_p1(16),
      Q => tmp_285_2_2_1_cast_c_fu_1924_p1(17),
      R => '0'
    );
\src_kernel_win_2_va_fu_274_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_13_fu_234[7]_i_1_n_0\,
      D => tmp_285_2_2_2_cast_c_fu_1935_p1(17),
      Q => tmp_285_2_2_1_cast_c_fu_1924_p1(18),
      R => '0'
    );
\start_once_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \^filter2d_1_u0_ap_ready\,
      I1 => \^start_once_reg\,
      I2 => start_for_duplicate_U0_full_n,
      I3 => Filter2D_1_U0_ap_start,
      O => \start_once_reg_i_1__1_n_0\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__1_n_0\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
\t_V_3_reg_590[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_3_reg_590_reg__0\(0),
      I1 => \t_V_3_reg_590_reg__1\(1),
      O => j_V_fu_697_p2(1)
    );
\t_V_3_reg_590[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_3_reg_590_reg__1\(2),
      I1 => \t_V_3_reg_590_reg__1\(1),
      I2 => \t_V_3_reg_590_reg__0\(0),
      O => \t_V_3_reg_590[2]_i_1_n_0\
    );
\t_V_3_reg_590[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_3_reg_590_reg__1\(3),
      I1 => \t_V_3_reg_590_reg__1\(2),
      I2 => \t_V_3_reg_590_reg__0\(0),
      I3 => \t_V_3_reg_590_reg__1\(1),
      O => \t_V_3_reg_590[3]_i_1_n_0\
    );
\t_V_3_reg_590[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_3_reg_590_reg__1\(4),
      I1 => \t_V_3_reg_590_reg__1\(3),
      I2 => \t_V_3_reg_590_reg__1\(1),
      I3 => \t_V_3_reg_590_reg__0\(0),
      I4 => \t_V_3_reg_590_reg__1\(2),
      O => \t_V_3_reg_590[4]_i_1_n_0\
    );
\t_V_3_reg_590[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_3_reg_590_reg__1\(5),
      I1 => \t_V_3_reg_590_reg__1\(2),
      I2 => \t_V_3_reg_590_reg__0\(0),
      I3 => \t_V_3_reg_590_reg__1\(1),
      I4 => \t_V_3_reg_590_reg__1\(3),
      I5 => \t_V_3_reg_590_reg__1\(4),
      O => j_V_fu_697_p2(5)
    );
\t_V_3_reg_590[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F070"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => exitcond461_i_reg_25070,
      I2 => \icmp_reg_2460[0]_i_1_n_0\,
      I3 => exitcond461_i_fu_691_p2,
      O => t_V_3_reg_590
    );
\t_V_3_reg_590[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => exitcond461_i_reg_25070,
      I2 => exitcond461_i_fu_691_p2,
      O => t_V_3_reg_5900
    );
\t_V_3_reg_590[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_3_reg_590_reg__1\(6),
      I1 => \t_V_3_reg_590[6]_i_4_n_0\,
      I2 => \t_V_3_reg_590_reg__1\(5),
      O => j_V_fu_697_p2(6)
    );
\t_V_3_reg_590[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \t_V_3_reg_590_reg__1\(4),
      I1 => \t_V_3_reg_590_reg__1\(3),
      I2 => \t_V_3_reg_590_reg__1\(1),
      I3 => \t_V_3_reg_590_reg__0\(0),
      I4 => \t_V_3_reg_590_reg__1\(2),
      O => \t_V_3_reg_590[6]_i_4_n_0\
    );
\t_V_3_reg_590_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_5900,
      D => k_buf_2_val_5_U_n_7,
      Q => \t_V_3_reg_590_reg__0\(0),
      R => t_V_3_reg_590
    );
\t_V_3_reg_590_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_5900,
      D => j_V_fu_697_p2(1),
      Q => \t_V_3_reg_590_reg__1\(1),
      R => t_V_3_reg_590
    );
\t_V_3_reg_590_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_5900,
      D => \t_V_3_reg_590[2]_i_1_n_0\,
      Q => \t_V_3_reg_590_reg__1\(2),
      R => t_V_3_reg_590
    );
\t_V_3_reg_590_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_5900,
      D => \t_V_3_reg_590[3]_i_1_n_0\,
      Q => \t_V_3_reg_590_reg__1\(3),
      R => t_V_3_reg_590
    );
\t_V_3_reg_590_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_5900,
      D => \t_V_3_reg_590[4]_i_1_n_0\,
      Q => \t_V_3_reg_590_reg__1\(4),
      R => t_V_3_reg_590
    );
\t_V_3_reg_590_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_5900,
      D => j_V_fu_697_p2(5),
      Q => \t_V_3_reg_590_reg__1\(5),
      R => t_V_3_reg_590
    );
\t_V_3_reg_590_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_5900,
      D => j_V_fu_697_p2(6),
      Q => \t_V_3_reg_590_reg__1\(6),
      R => t_V_3_reg_590
    );
\t_V_reg_579[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => tmp_25_reg_568(0),
      I2 => tmp_25_reg_568(1),
      O => ap_NS_fsm1
    );
\t_V_reg_579_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_2446(0),
      Q => \t_V_reg_579_reg_n_0_[0]\,
      R => ap_NS_fsm1
    );
\t_V_reg_579_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_2446(1),
      Q => \t_V_reg_579_reg_n_0_[1]\,
      R => ap_NS_fsm1
    );
\t_V_reg_579_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_2446(2),
      Q => \t_V_reg_579_reg_n_0_[2]\,
      R => ap_NS_fsm1
    );
\t_V_reg_579_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_2446(3),
      Q => \t_V_reg_579_reg_n_0_[3]\,
      R => ap_NS_fsm1
    );
\t_V_reg_579_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_2446(4),
      Q => \t_V_reg_579_reg_n_0_[4]\,
      R => ap_NS_fsm1
    );
\t_V_reg_579_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_2446(5),
      Q => \t_V_reg_579_reg_n_0_[5]\,
      R => ap_NS_fsm1
    );
\t_V_reg_579_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_2446(6),
      Q => \t_V_reg_579_reg_n_0_[6]\,
      R => ap_NS_fsm1
    );
\tmp40_reg_2621[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => row_assign_12_0_2_t_reg_2500(1),
      I1 => tmp_32_reg_2473,
      O => \tmp40_reg_2621[18]_i_3_n_0\
    );
\tmp40_reg_2621_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp40_fu_1042_p2(10),
      Q => tmp40_cast_fu_1494_p1(10),
      R => '0'
    );
\tmp40_reg_2621_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp40_fu_1042_p2(11),
      Q => tmp40_cast_fu_1494_p1(11),
      R => '0'
    );
\tmp40_reg_2621_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp40_fu_1042_p2(12),
      Q => tmp40_cast_fu_1494_p1(12),
      R => '0'
    );
\tmp40_reg_2621_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp40_fu_1042_p2(13),
      Q => tmp40_cast_fu_1494_p1(13),
      R => '0'
    );
\tmp40_reg_2621_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp40_fu_1042_p2(14),
      Q => tmp40_cast_fu_1494_p1(14),
      R => '0'
    );
\tmp40_reg_2621_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp40_fu_1042_p2(15),
      Q => tmp40_cast_fu_1494_p1(15),
      R => '0'
    );
\tmp40_reg_2621_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp40_fu_1042_p2(16),
      Q => tmp40_cast_fu_1494_p1(16),
      R => '0'
    );
\tmp40_reg_2621_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp40_fu_1042_p2(17),
      Q => tmp40_cast_fu_1494_p1(17),
      R => '0'
    );
\tmp40_reg_2621_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp40_fu_1042_p2(18),
      Q => tmp40_cast_fu_1494_p1(18),
      R => '0'
    );
\tmp48_reg_2643_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp48_fu_1243_p2(10),
      Q => \tmp48_reg_2643_reg__0\(0),
      R => '0'
    );
\tmp48_reg_2643_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp48_fu_1243_p2(11),
      Q => \tmp48_reg_2643_reg__0\(1),
      R => '0'
    );
\tmp48_reg_2643_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp48_fu_1243_p2(12),
      Q => \tmp48_reg_2643_reg__0\(2),
      R => '0'
    );
\tmp48_reg_2643_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp48_fu_1243_p2(13),
      Q => \tmp48_reg_2643_reg__0\(3),
      R => '0'
    );
\tmp48_reg_2643_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp48_fu_1243_p2(14),
      Q => \tmp48_reg_2643_reg__0\(4),
      R => '0'
    );
\tmp48_reg_2643_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp48_fu_1243_p2(15),
      Q => \tmp48_reg_2643_reg__0\(5),
      R => '0'
    );
\tmp48_reg_2643_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp48_fu_1243_p2(16),
      Q => \tmp48_reg_2643_reg__0\(6),
      R => '0'
    );
\tmp48_reg_2643_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp48_fu_1243_p2(17),
      Q => \tmp48_reg_2643_reg__0\(7),
      R => '0'
    );
\tmp48_reg_2643_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp48_fu_1243_p2(18),
      Q => \tmp48_reg_2643_reg__0\(8),
      R => '0'
    );
\tmp56_reg_2665_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp56_fu_1426_p2(10),
      Q => \tmp56_reg_2665_reg__0\(0),
      R => '0'
    );
\tmp56_reg_2665_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp56_fu_1426_p2(11),
      Q => \tmp56_reg_2665_reg__0\(1),
      R => '0'
    );
\tmp56_reg_2665_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp56_fu_1426_p2(12),
      Q => \tmp56_reg_2665_reg__0\(2),
      R => '0'
    );
\tmp56_reg_2665_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp56_fu_1426_p2(13),
      Q => \tmp56_reg_2665_reg__0\(3),
      R => '0'
    );
\tmp56_reg_2665_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp56_fu_1426_p2(14),
      Q => \tmp56_reg_2665_reg__0\(4),
      R => '0'
    );
\tmp56_reg_2665_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp56_fu_1426_p2(15),
      Q => \tmp56_reg_2665_reg__0\(5),
      R => '0'
    );
\tmp56_reg_2665_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp56_fu_1426_p2(16),
      Q => \tmp56_reg_2665_reg__0\(6),
      R => '0'
    );
\tmp56_reg_2665_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp56_fu_1426_p2(17),
      Q => \tmp56_reg_2665_reg__0\(7),
      R => '0'
    );
\tmp56_reg_2665_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_24_reg_26160,
      D => tmp56_fu_1426_p2(18),
      Q => \tmp56_reg_2665_reg__0\(8),
      R => '0'
    );
\tmp_199_0_0_not_reg_2455[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => \t_V_reg_579_reg_n_0_[3]\,
      I1 => \t_V_reg_579_reg_n_0_[4]\,
      I2 => \t_V_reg_579_reg_n_0_[2]\,
      I3 => \t_V_reg_579_reg_n_0_[6]\,
      I4 => \t_V_reg_579_reg_n_0_[5]\,
      O => tmp_199_0_0_not_fu_631_p2
    );
\tmp_199_0_0_not_reg_2455_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_2460[0]_i_1_n_0\,
      D => tmp_199_0_0_not_fu_631_p2,
      Q => tmp_199_0_0_not_reg_2455,
      R => '0'
    );
\tmp_243_0_1_reg_2469[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A3A"
    )
        port map (
      I0 => \tmp_243_0_1_reg_2469_reg_n_0_[0]\,
      I1 => icmp_fu_647_p2,
      I2 => \icmp_reg_2460[0]_i_1_n_0\,
      I3 => \t_V_reg_579_reg_n_0_[0]\,
      O => \tmp_243_0_1_reg_2469[0]_i_1_n_0\
    );
\tmp_243_0_1_reg_2469_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_243_0_1_reg_2469[0]_i_1_n_0\,
      Q => \tmp_243_0_1_reg_2469_reg_n_0_[0]\,
      R => '0'
    );
\tmp_25_reg_568[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00262626"
    )
        port map (
      I0 => tmp_25_reg_568(0),
      I1 => ap_CS_fsm_state2,
      I2 => tmp_25_reg_568(1),
      I3 => \tmp_25_reg_568_reg[1]_0\,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \tmp_25_reg_568[0]_i_1_n_0\
    );
\tmp_25_reg_568[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A6A6A"
    )
        port map (
      I0 => tmp_25_reg_568(1),
      I1 => tmp_25_reg_568(0),
      I2 => ap_CS_fsm_state2,
      I3 => \tmp_25_reg_568_reg[1]_0\,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \tmp_25_reg_568[1]_i_1_n_0\
    );
\tmp_25_reg_568_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_25_reg_568[0]_i_1_n_0\,
      Q => tmp_25_reg_568(0),
      R => '0'
    );
\tmp_25_reg_568_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_25_reg_568[1]_i_1_n_0\,
      Q => tmp_25_reg_568(1),
      R => '0'
    );
\tmp_29_reg_2451[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777777F"
    )
        port map (
      I0 => \t_V_reg_579_reg_n_0_[5]\,
      I1 => \t_V_reg_579_reg_n_0_[6]\,
      I2 => \t_V_reg_579_reg_n_0_[2]\,
      I3 => \t_V_reg_579_reg_n_0_[4]\,
      I4 => \t_V_reg_579_reg_n_0_[3]\,
      O => tmp_29_fu_625_p2
    );
\tmp_29_reg_2451_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_2460[0]_i_1_n_0\,
      D => tmp_29_fu_625_p2,
      Q => tmp_29_reg_2451,
      R => '0'
    );
\tmp_31_reg_2465[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A0A"
    )
        port map (
      I0 => \tmp_31_reg_2465_reg_n_0_[0]\,
      I1 => icmp_fu_647_p2,
      I2 => \icmp_reg_2460[0]_i_1_n_0\,
      I3 => \t_V_reg_579_reg_n_0_[0]\,
      O => \tmp_31_reg_2465[0]_i_1_n_0\
    );
\tmp_31_reg_2465_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_31_reg_2465[0]_i_1_n_0\,
      Q => \tmp_31_reg_2465_reg_n_0_[0]\,
      R => '0'
    );
\tmp_32_reg_2473[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => tmp_199_0_0_not_fu_631_p2,
      I1 => \t_V_reg_579_reg_n_0_[3]\,
      I2 => \t_V_reg_579_reg_n_0_[4]\,
      I3 => \t_V_reg_579_reg_n_0_[1]\,
      I4 => \t_V_reg_579_reg_n_0_[0]\,
      O => tmp_32_fu_665_p2
    );
\tmp_32_reg_2473_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_2460[0]_i_1_n_0\,
      D => tmp_32_fu_665_p2,
      Q => tmp_32_reg_2473,
      R => '0'
    );
\tmp_77_reg_2486_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_reg_2460[0]_i_1_n_0\,
      D => \t_V_reg_579_reg_n_0_[1]\,
      Q => tmp_77_reg_2486(1),
      R => '0'
    );
\tmp_84_reg_2680[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => or_cond_i_reg_2564_pp0_iter1_reg,
      I1 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => p_Val2_12_reg_26750
    );
\tmp_84_reg_2680[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_0_0_1_cast_fu_1490_p1(13),
      I1 => \p_Val2_12_reg_2675_reg[6]_i_14_n_7\,
      I2 => \tmp_84_reg_2680_reg[0]_i_5_n_4\,
      O => \tmp_84_reg_2680[0]_i_11_n_0\
    );
\tmp_84_reg_2680[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_0_2_cast_ca_fu_1560_p1(13),
      I1 => tmp_285_0_1_2_cast_c_fu_1548_p1(13),
      I2 => tmp_285_0_1_1_cast_c_fu_1537_p1(13),
      O => \tmp_84_reg_2680[0]_i_12_n_0\
    );
\tmp_84_reg_2680[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => tmp_285_0_1_2_cast_c_fu_1548_p1(13),
      I1 => tmp_285_0_1_1_cast_c_fu_1537_p1(13),
      I2 => tmp_285_0_2_cast_ca_fu_1560_p1(13),
      I3 => tmp_285_0_1_1_cast_c_fu_1537_p1(12),
      I4 => tmp_285_0_1_2_cast_c_fu_1548_p1(12),
      O => \tmp_84_reg_2680[0]_i_13_n_0\
    );
\tmp_84_reg_2680[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_0_1_2_cast_c_fu_1548_p1(12),
      I1 => tmp_285_0_1_1_cast_c_fu_1537_p1(12),
      I2 => tmp_285_0_2_cast_ca_fu_1560_p1(12),
      O => \tmp_84_reg_2680[0]_i_14_n_0\
    );
\tmp_84_reg_2680[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_285_0_2_cast_ca_fu_1560_p1(11),
      I1 => tmp_285_0_1_2_cast_c_fu_1548_p1(11),
      O => \tmp_84_reg_2680[0]_i_15_n_0\
    );
\tmp_84_reg_2680[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_0_2_2_cast_c_fu_1583_p1(12),
      I1 => tmp_285_0_2_1_cast_c_fu_1572_p1(12),
      I2 => tmp40_cast_fu_1494_p1(12),
      O => \tmp_84_reg_2680[0]_i_16_n_0\
    );
\tmp_84_reg_2680[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => tmp_285_0_2_1_cast_c_fu_1572_p1(12),
      I1 => tmp40_cast_fu_1494_p1(12),
      I2 => tmp_285_0_2_2_cast_c_fu_1583_p1(12),
      I3 => tmp40_cast_fu_1494_p1(11),
      I4 => tmp_285_0_2_1_cast_c_fu_1572_p1(11),
      O => \tmp_84_reg_2680[0]_i_17_n_0\
    );
\tmp_84_reg_2680[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_0_2_1_cast_c_fu_1572_p1(11),
      I1 => tmp40_cast_fu_1494_p1(11),
      I2 => tmp_285_0_2_2_cast_c_fu_1583_p1(11),
      O => \tmp_84_reg_2680[0]_i_18_n_0\
    );
\tmp_84_reg_2680[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_285_0_2_2_cast_c_fu_1583_p1(10),
      I1 => tmp40_cast_fu_1494_p1(10),
      O => \tmp_84_reg_2680[0]_i_19_n_0\
    );
\tmp_84_reg_2680[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => tmp_285_0_0_1_cast_fu_1490_p1(12),
      I1 => \tmp_84_reg_2680_reg[0]_i_5_n_5\,
      I2 => \tmp_84_reg_2680_reg[0]_i_10_n_4\,
      I3 => tmp_285_0_1_cast_fu_1515_p1(13),
      I4 => \tmp_84_reg_2680[0]_i_11_n_0\,
      O => \tmp_84_reg_2680[0]_i_3_n_0\
    );
\tmp_84_reg_2680[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_84_reg_2680_reg[0]_i_5_n_5\,
      I1 => \tmp_84_reg_2680_reg[0]_i_10_n_4\,
      I2 => tmp_285_0_0_1_cast_fu_1490_p1(12),
      I3 => tmp_285_0_1_cast_fu_1515_p1(12),
      O => \tmp_84_reg_2680[0]_i_4_n_0\
    );
\tmp_84_reg_2680[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \tmp_84_reg_2680[0]_i_11_n_0\,
      I1 => tmp_285_0_1_cast_fu_1515_p1(13),
      I2 => tmp_285_0_0_1_cast_fu_1490_p1(12),
      I3 => \tmp_84_reg_2680_reg[0]_i_10_n_4\,
      I4 => \tmp_84_reg_2680_reg[0]_i_5_n_5\,
      I5 => tmp_285_0_1_cast_fu_1515_p1(12),
      O => \tmp_84_reg_2680[0]_i_6_n_0\
    );
\tmp_84_reg_2680[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \tmp_84_reg_2680[0]_i_4_n_0\,
      I1 => tmp_285_0_0_1_cast_fu_1490_p1(11),
      I2 => \tmp_84_reg_2680_reg[0]_i_5_n_6\,
      I3 => \tmp_84_reg_2680_reg[0]_i_10_n_5\,
      O => \tmp_84_reg_2680[0]_i_7_n_0\
    );
\tmp_84_reg_2680[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_84_reg_2680_reg[0]_i_5_n_6\,
      I1 => \tmp_84_reg_2680_reg[0]_i_10_n_5\,
      I2 => tmp_285_0_0_1_cast_fu_1490_p1(11),
      I3 => tmp_285_0_1_cast_fu_1515_p1(11),
      O => \tmp_84_reg_2680[0]_i_8_n_0\
    );
\tmp_84_reg_2680[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_84_reg_2680_reg[0]_i_5_n_7\,
      I1 => \tmp_84_reg_2680_reg[0]_i_10_n_6\,
      O => \tmp_84_reg_2680[0]_i_9_n_0\
    );
\tmp_84_reg_2680_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_s_fu_1623_p2(13),
      Q => tmp_84_reg_2680,
      R => '0'
    );
\tmp_84_reg_2680_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_84_reg_2680_reg[0]_i_10_n_0\,
      CO(2) => \tmp_84_reg_2680_reg[0]_i_10_n_1\,
      CO(1) => \tmp_84_reg_2680_reg[0]_i_10_n_2\,
      CO(0) => \tmp_84_reg_2680_reg[0]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_84_reg_2680[0]_i_16_n_0\,
      DI(2 downto 1) => tmp_285_0_2_2_cast_c_fu_1583_p1(11 downto 10),
      DI(0) => '0',
      O(3) => \tmp_84_reg_2680_reg[0]_i_10_n_4\,
      O(2) => \tmp_84_reg_2680_reg[0]_i_10_n_5\,
      O(1) => \tmp_84_reg_2680_reg[0]_i_10_n_6\,
      O(0) => \NLW_tmp_84_reg_2680_reg[0]_i_10_O_UNCONNECTED\(0),
      S(3) => \tmp_84_reg_2680[0]_i_17_n_0\,
      S(2) => \tmp_84_reg_2680[0]_i_18_n_0\,
      S(1) => \tmp_84_reg_2680[0]_i_19_n_0\,
      S(0) => '0'
    );
\tmp_84_reg_2680_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_84_reg_2680_reg[0]_i_2_n_0\,
      CO(2) => \tmp_84_reg_2680_reg[0]_i_2_n_1\,
      CO(1) => \tmp_84_reg_2680_reg[0]_i_2_n_2\,
      CO(0) => \tmp_84_reg_2680_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_84_reg_2680[0]_i_3_n_0\,
      DI(2) => \tmp_84_reg_2680[0]_i_4_n_0\,
      DI(1) => tmp_285_0_1_cast_fu_1515_p1(11),
      DI(0) => \tmp_84_reg_2680_reg[0]_i_5_n_7\,
      O(3) => p_Val2_s_fu_1623_p2(13),
      O(2 downto 0) => \NLW_tmp_84_reg_2680_reg[0]_i_2_O_UNCONNECTED\(2 downto 0),
      S(3) => \tmp_84_reg_2680[0]_i_6_n_0\,
      S(2) => \tmp_84_reg_2680[0]_i_7_n_0\,
      S(1) => \tmp_84_reg_2680[0]_i_8_n_0\,
      S(0) => \tmp_84_reg_2680[0]_i_9_n_0\
    );
\tmp_84_reg_2680_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_84_reg_2680_reg[0]_i_5_n_0\,
      CO(2) => \tmp_84_reg_2680_reg[0]_i_5_n_1\,
      CO(1) => \tmp_84_reg_2680_reg[0]_i_5_n_2\,
      CO(0) => \tmp_84_reg_2680_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_84_reg_2680[0]_i_12_n_0\,
      DI(2 downto 1) => tmp_285_0_2_cast_ca_fu_1560_p1(12 downto 11),
      DI(0) => '0',
      O(3) => \tmp_84_reg_2680_reg[0]_i_5_n_4\,
      O(2) => \tmp_84_reg_2680_reg[0]_i_5_n_5\,
      O(1) => \tmp_84_reg_2680_reg[0]_i_5_n_6\,
      O(0) => \tmp_84_reg_2680_reg[0]_i_5_n_7\,
      S(3) => \tmp_84_reg_2680[0]_i_13_n_0\,
      S(2) => \tmp_84_reg_2680[0]_i_14_n_0\,
      S(1) => \tmp_84_reg_2680[0]_i_15_n_0\,
      S(0) => tmp_285_0_2_cast_ca_fu_1560_p1(10)
    );
\tmp_90_reg_2695[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_1_0_1_cast_fu_1666_p1(13),
      I1 => \p_Val2_16_reg_2690_reg[6]_i_14_n_7\,
      I2 => \tmp_90_reg_2695_reg[0]_i_4_n_4\,
      O => \tmp_90_reg_2695[0]_i_10_n_0\
    );
\tmp_90_reg_2695[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_1_2_cast_ca_fu_1736_p1(13),
      I1 => tmp_285_1_1_2_cast_c_fu_1724_p1(13),
      I2 => tmp_285_1_1_1_cast_c_fu_1713_p1(13),
      O => \tmp_90_reg_2695[0]_i_11_n_0\
    );
\tmp_90_reg_2695[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => tmp_285_1_1_2_cast_c_fu_1724_p1(13),
      I1 => tmp_285_1_1_1_cast_c_fu_1713_p1(13),
      I2 => tmp_285_1_2_cast_ca_fu_1736_p1(13),
      I3 => tmp_285_1_1_1_cast_c_fu_1713_p1(12),
      I4 => tmp_285_1_1_2_cast_c_fu_1724_p1(12),
      O => \tmp_90_reg_2695[0]_i_12_n_0\
    );
\tmp_90_reg_2695[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_1_1_2_cast_c_fu_1724_p1(12),
      I1 => tmp_285_1_1_1_cast_c_fu_1713_p1(12),
      I2 => tmp_285_1_2_cast_ca_fu_1736_p1(12),
      O => \tmp_90_reg_2695[0]_i_13_n_0\
    );
\tmp_90_reg_2695[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_285_1_2_cast_ca_fu_1736_p1(11),
      I1 => tmp_285_1_1_2_cast_c_fu_1724_p1(11),
      O => \tmp_90_reg_2695[0]_i_14_n_0\
    );
\tmp_90_reg_2695[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_1_2_2_cast_c_fu_1759_p1(12),
      I1 => tmp_285_1_2_1_cast_c_fu_1748_p1(12),
      I2 => \tmp48_reg_2643_reg__0\(2),
      O => \tmp_90_reg_2695[0]_i_15_n_0\
    );
\tmp_90_reg_2695[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => tmp_285_1_2_1_cast_c_fu_1748_p1(12),
      I1 => \tmp48_reg_2643_reg__0\(2),
      I2 => tmp_285_1_2_2_cast_c_fu_1759_p1(12),
      I3 => \tmp48_reg_2643_reg__0\(1),
      I4 => tmp_285_1_2_1_cast_c_fu_1748_p1(11),
      O => \tmp_90_reg_2695[0]_i_16_n_0\
    );
\tmp_90_reg_2695[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_1_2_1_cast_c_fu_1748_p1(11),
      I1 => \tmp48_reg_2643_reg__0\(1),
      I2 => tmp_285_1_2_2_cast_c_fu_1759_p1(11),
      O => \tmp_90_reg_2695[0]_i_17_n_0\
    );
\tmp_90_reg_2695[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_285_1_2_2_cast_c_fu_1759_p1(10),
      I1 => \tmp48_reg_2643_reg__0\(0),
      O => \tmp_90_reg_2695[0]_i_18_n_0\
    );
\tmp_90_reg_2695[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => tmp_285_1_0_1_cast_fu_1666_p1(12),
      I1 => \tmp_90_reg_2695_reg[0]_i_4_n_5\,
      I2 => \tmp_90_reg_2695_reg[0]_i_9_n_4\,
      I3 => tmp_285_1_1_cast_fu_1691_p1(13),
      I4 => \tmp_90_reg_2695[0]_i_10_n_0\,
      O => \tmp_90_reg_2695[0]_i_2_n_0\
    );
\tmp_90_reg_2695[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_90_reg_2695_reg[0]_i_4_n_5\,
      I1 => \tmp_90_reg_2695_reg[0]_i_9_n_4\,
      I2 => tmp_285_1_0_1_cast_fu_1666_p1(12),
      I3 => tmp_285_1_1_cast_fu_1691_p1(12),
      O => \tmp_90_reg_2695[0]_i_3_n_0\
    );
\tmp_90_reg_2695[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \tmp_90_reg_2695[0]_i_10_n_0\,
      I1 => tmp_285_1_1_cast_fu_1691_p1(13),
      I2 => tmp_285_1_0_1_cast_fu_1666_p1(12),
      I3 => \tmp_90_reg_2695_reg[0]_i_9_n_4\,
      I4 => \tmp_90_reg_2695_reg[0]_i_4_n_5\,
      I5 => tmp_285_1_1_cast_fu_1691_p1(12),
      O => \tmp_90_reg_2695[0]_i_5_n_0\
    );
\tmp_90_reg_2695[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \tmp_90_reg_2695[0]_i_3_n_0\,
      I1 => tmp_285_1_0_1_cast_fu_1666_p1(11),
      I2 => \tmp_90_reg_2695_reg[0]_i_4_n_6\,
      I3 => \tmp_90_reg_2695_reg[0]_i_9_n_5\,
      O => \tmp_90_reg_2695[0]_i_6_n_0\
    );
\tmp_90_reg_2695[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_90_reg_2695_reg[0]_i_4_n_6\,
      I1 => \tmp_90_reg_2695_reg[0]_i_9_n_5\,
      I2 => tmp_285_1_0_1_cast_fu_1666_p1(11),
      I3 => tmp_285_1_1_cast_fu_1691_p1(11),
      O => \tmp_90_reg_2695[0]_i_7_n_0\
    );
\tmp_90_reg_2695[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_90_reg_2695_reg[0]_i_4_n_7\,
      I1 => \tmp_90_reg_2695_reg[0]_i_9_n_6\,
      O => \tmp_90_reg_2695[0]_i_8_n_0\
    );
\tmp_90_reg_2695_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_15_fu_1799_p2(13),
      Q => tmp_90_reg_2695,
      R => '0'
    );
\tmp_90_reg_2695_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_90_reg_2695_reg[0]_i_1_n_0\,
      CO(2) => \tmp_90_reg_2695_reg[0]_i_1_n_1\,
      CO(1) => \tmp_90_reg_2695_reg[0]_i_1_n_2\,
      CO(0) => \tmp_90_reg_2695_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_90_reg_2695[0]_i_2_n_0\,
      DI(2) => \tmp_90_reg_2695[0]_i_3_n_0\,
      DI(1) => tmp_285_1_1_cast_fu_1691_p1(11),
      DI(0) => \tmp_90_reg_2695_reg[0]_i_4_n_7\,
      O(3) => p_Val2_15_fu_1799_p2(13),
      O(2 downto 0) => \NLW_tmp_90_reg_2695_reg[0]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \tmp_90_reg_2695[0]_i_5_n_0\,
      S(2) => \tmp_90_reg_2695[0]_i_6_n_0\,
      S(1) => \tmp_90_reg_2695[0]_i_7_n_0\,
      S(0) => \tmp_90_reg_2695[0]_i_8_n_0\
    );
\tmp_90_reg_2695_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_90_reg_2695_reg[0]_i_4_n_0\,
      CO(2) => \tmp_90_reg_2695_reg[0]_i_4_n_1\,
      CO(1) => \tmp_90_reg_2695_reg[0]_i_4_n_2\,
      CO(0) => \tmp_90_reg_2695_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_90_reg_2695[0]_i_11_n_0\,
      DI(2 downto 1) => tmp_285_1_2_cast_ca_fu_1736_p1(12 downto 11),
      DI(0) => '0',
      O(3) => \tmp_90_reg_2695_reg[0]_i_4_n_4\,
      O(2) => \tmp_90_reg_2695_reg[0]_i_4_n_5\,
      O(1) => \tmp_90_reg_2695_reg[0]_i_4_n_6\,
      O(0) => \tmp_90_reg_2695_reg[0]_i_4_n_7\,
      S(3) => \tmp_90_reg_2695[0]_i_12_n_0\,
      S(2) => \tmp_90_reg_2695[0]_i_13_n_0\,
      S(1) => \tmp_90_reg_2695[0]_i_14_n_0\,
      S(0) => tmp_285_1_2_cast_ca_fu_1736_p1(10)
    );
\tmp_90_reg_2695_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_90_reg_2695_reg[0]_i_9_n_0\,
      CO(2) => \tmp_90_reg_2695_reg[0]_i_9_n_1\,
      CO(1) => \tmp_90_reg_2695_reg[0]_i_9_n_2\,
      CO(0) => \tmp_90_reg_2695_reg[0]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_90_reg_2695[0]_i_15_n_0\,
      DI(2 downto 1) => tmp_285_1_2_2_cast_c_fu_1759_p1(11 downto 10),
      DI(0) => '0',
      O(3) => \tmp_90_reg_2695_reg[0]_i_9_n_4\,
      O(2) => \tmp_90_reg_2695_reg[0]_i_9_n_5\,
      O(1) => \tmp_90_reg_2695_reg[0]_i_9_n_6\,
      O(0) => \NLW_tmp_90_reg_2695_reg[0]_i_9_O_UNCONNECTED\(0),
      S(3) => \tmp_90_reg_2695[0]_i_16_n_0\,
      S(2) => \tmp_90_reg_2695[0]_i_17_n_0\,
      S(1) => \tmp_90_reg_2695[0]_i_18_n_0\,
      S(0) => '0'
    );
\tmp_96_reg_2710[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_2_0_1_cast_fu_1842_p1(13),
      I1 => \p_Val2_20_reg_2705_reg[6]_i_14_n_7\,
      I2 => \tmp_96_reg_2710_reg[0]_i_4_n_4\,
      O => \tmp_96_reg_2710[0]_i_10_n_0\
    );
\tmp_96_reg_2710[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_2_2_cast_ca_fu_1912_p1(13),
      I1 => tmp_285_2_1_2_cast_c_fu_1900_p1(13),
      I2 => tmp_285_2_1_1_cast_c_fu_1889_p1(13),
      O => \tmp_96_reg_2710[0]_i_11_n_0\
    );
\tmp_96_reg_2710[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => tmp_285_2_1_2_cast_c_fu_1900_p1(13),
      I1 => tmp_285_2_1_1_cast_c_fu_1889_p1(13),
      I2 => tmp_285_2_2_cast_ca_fu_1912_p1(13),
      I3 => tmp_285_2_1_1_cast_c_fu_1889_p1(12),
      I4 => tmp_285_2_1_2_cast_c_fu_1900_p1(12),
      O => \tmp_96_reg_2710[0]_i_12_n_0\
    );
\tmp_96_reg_2710[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_2_1_2_cast_c_fu_1900_p1(12),
      I1 => tmp_285_2_1_1_cast_c_fu_1889_p1(12),
      I2 => tmp_285_2_2_cast_ca_fu_1912_p1(12),
      O => \tmp_96_reg_2710[0]_i_13_n_0\
    );
\tmp_96_reg_2710[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_285_2_2_cast_ca_fu_1912_p1(11),
      I1 => tmp_285_2_1_2_cast_c_fu_1900_p1(11),
      O => \tmp_96_reg_2710[0]_i_14_n_0\
    );
\tmp_96_reg_2710[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_2_2_2_cast_c_fu_1935_p1(12),
      I1 => tmp_285_2_2_1_cast_c_fu_1924_p1(12),
      I2 => \tmp56_reg_2665_reg__0\(2),
      O => \tmp_96_reg_2710[0]_i_15_n_0\
    );
\tmp_96_reg_2710[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => tmp_285_2_2_1_cast_c_fu_1924_p1(12),
      I1 => \tmp56_reg_2665_reg__0\(2),
      I2 => tmp_285_2_2_2_cast_c_fu_1935_p1(12),
      I3 => \tmp56_reg_2665_reg__0\(1),
      I4 => tmp_285_2_2_1_cast_c_fu_1924_p1(11),
      O => \tmp_96_reg_2710[0]_i_16_n_0\
    );
\tmp_96_reg_2710[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_285_2_2_1_cast_c_fu_1924_p1(11),
      I1 => \tmp56_reg_2665_reg__0\(1),
      I2 => tmp_285_2_2_2_cast_c_fu_1935_p1(11),
      O => \tmp_96_reg_2710[0]_i_17_n_0\
    );
\tmp_96_reg_2710[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_285_2_2_2_cast_c_fu_1935_p1(10),
      I1 => \tmp56_reg_2665_reg__0\(0),
      O => \tmp_96_reg_2710[0]_i_18_n_0\
    );
\tmp_96_reg_2710[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => tmp_285_2_0_1_cast_fu_1842_p1(12),
      I1 => \tmp_96_reg_2710_reg[0]_i_4_n_5\,
      I2 => \tmp_96_reg_2710_reg[0]_i_9_n_4\,
      I3 => tmp_285_2_1_cast_fu_1867_p1(13),
      I4 => \tmp_96_reg_2710[0]_i_10_n_0\,
      O => \tmp_96_reg_2710[0]_i_2_n_0\
    );
\tmp_96_reg_2710[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_96_reg_2710_reg[0]_i_4_n_5\,
      I1 => \tmp_96_reg_2710_reg[0]_i_9_n_4\,
      I2 => tmp_285_2_0_1_cast_fu_1842_p1(12),
      I3 => tmp_285_2_1_cast_fu_1867_p1(12),
      O => \tmp_96_reg_2710[0]_i_3_n_0\
    );
\tmp_96_reg_2710[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \tmp_96_reg_2710[0]_i_10_n_0\,
      I1 => tmp_285_2_1_cast_fu_1867_p1(13),
      I2 => tmp_285_2_0_1_cast_fu_1842_p1(12),
      I3 => \tmp_96_reg_2710_reg[0]_i_9_n_4\,
      I4 => \tmp_96_reg_2710_reg[0]_i_4_n_5\,
      I5 => tmp_285_2_1_cast_fu_1867_p1(12),
      O => \tmp_96_reg_2710[0]_i_5_n_0\
    );
\tmp_96_reg_2710[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \tmp_96_reg_2710[0]_i_3_n_0\,
      I1 => tmp_285_2_0_1_cast_fu_1842_p1(11),
      I2 => \tmp_96_reg_2710_reg[0]_i_4_n_6\,
      I3 => \tmp_96_reg_2710_reg[0]_i_9_n_5\,
      O => \tmp_96_reg_2710[0]_i_6_n_0\
    );
\tmp_96_reg_2710[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_96_reg_2710_reg[0]_i_4_n_6\,
      I1 => \tmp_96_reg_2710_reg[0]_i_9_n_5\,
      I2 => tmp_285_2_0_1_cast_fu_1842_p1(11),
      I3 => tmp_285_2_1_cast_fu_1867_p1(11),
      O => \tmp_96_reg_2710[0]_i_7_n_0\
    );
\tmp_96_reg_2710[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_96_reg_2710_reg[0]_i_4_n_7\,
      I1 => \tmp_96_reg_2710_reg[0]_i_9_n_6\,
      O => \tmp_96_reg_2710[0]_i_8_n_0\
    );
\tmp_96_reg_2710_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_26750,
      D => p_Val2_19_fu_1975_p2(13),
      Q => tmp_96_reg_2710,
      R => '0'
    );
\tmp_96_reg_2710_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_96_reg_2710_reg[0]_i_1_n_0\,
      CO(2) => \tmp_96_reg_2710_reg[0]_i_1_n_1\,
      CO(1) => \tmp_96_reg_2710_reg[0]_i_1_n_2\,
      CO(0) => \tmp_96_reg_2710_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_96_reg_2710[0]_i_2_n_0\,
      DI(2) => \tmp_96_reg_2710[0]_i_3_n_0\,
      DI(1) => tmp_285_2_1_cast_fu_1867_p1(11),
      DI(0) => \tmp_96_reg_2710_reg[0]_i_4_n_7\,
      O(3) => p_Val2_19_fu_1975_p2(13),
      O(2 downto 0) => \NLW_tmp_96_reg_2710_reg[0]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \tmp_96_reg_2710[0]_i_5_n_0\,
      S(2) => \tmp_96_reg_2710[0]_i_6_n_0\,
      S(1) => \tmp_96_reg_2710[0]_i_7_n_0\,
      S(0) => \tmp_96_reg_2710[0]_i_8_n_0\
    );
\tmp_96_reg_2710_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_96_reg_2710_reg[0]_i_4_n_0\,
      CO(2) => \tmp_96_reg_2710_reg[0]_i_4_n_1\,
      CO(1) => \tmp_96_reg_2710_reg[0]_i_4_n_2\,
      CO(0) => \tmp_96_reg_2710_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_96_reg_2710[0]_i_11_n_0\,
      DI(2 downto 1) => tmp_285_2_2_cast_ca_fu_1912_p1(12 downto 11),
      DI(0) => '0',
      O(3) => \tmp_96_reg_2710_reg[0]_i_4_n_4\,
      O(2) => \tmp_96_reg_2710_reg[0]_i_4_n_5\,
      O(1) => \tmp_96_reg_2710_reg[0]_i_4_n_6\,
      O(0) => \tmp_96_reg_2710_reg[0]_i_4_n_7\,
      S(3) => \tmp_96_reg_2710[0]_i_12_n_0\,
      S(2) => \tmp_96_reg_2710[0]_i_13_n_0\,
      S(1) => \tmp_96_reg_2710[0]_i_14_n_0\,
      S(0) => tmp_285_2_2_cast_ca_fu_1912_p1(10)
    );
\tmp_96_reg_2710_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_96_reg_2710_reg[0]_i_9_n_0\,
      CO(2) => \tmp_96_reg_2710_reg[0]_i_9_n_1\,
      CO(1) => \tmp_96_reg_2710_reg[0]_i_9_n_2\,
      CO(0) => \tmp_96_reg_2710_reg[0]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_96_reg_2710[0]_i_15_n_0\,
      DI(2 downto 1) => tmp_285_2_2_2_cast_c_fu_1935_p1(11 downto 10),
      DI(0) => '0',
      O(3) => \tmp_96_reg_2710_reg[0]_i_9_n_4\,
      O(2) => \tmp_96_reg_2710_reg[0]_i_9_n_5\,
      O(1) => \tmp_96_reg_2710_reg[0]_i_9_n_6\,
      O(0) => \NLW_tmp_96_reg_2710_reg[0]_i_9_O_UNCONNECTED\(0),
      S(3) => \tmp_96_reg_2710[0]_i_16_n_0\,
      S(2) => \tmp_96_reg_2710[0]_i_17_n_0\,
      S(1) => \tmp_96_reg_2710[0]_i_18_n_0\,
      S(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RGB2Gray is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter3_reg_0 : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter3_reg_1 : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter3_reg_2 : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    img_out_data_stream_1_V_din : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RGB2Gray_U0_ap_ready : out STD_LOGIC;
    RGB2Gray_U0_img_in_data_stream_1_V_read : out STD_LOGIC;
    dsta_data_stream_0_s_full_n : in STD_LOGIC;
    dsta_data_stream_1_s_full_n : in STD_LOGIC;
    dsta_data_stream_2_s_full_n : in STD_LOGIC;
    RGB2Gray_U0_ap_start : in STD_LOGIC;
    start_for_Filter2D_1_U0_full_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    img_in_data_stream_2_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_in_data_stream_0_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    img_in_data_stream_1_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    src_data_stream_2_V_empty_n : in STD_LOGIC;
    src_data_stream_0_V_empty_n : in STD_LOGIC;
    src_data_stream_1_V_empty_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RGB2Gray;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RGB2Gray is
  signal \^rgb2gray_u0_ap_ready\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_reg_n_0 : STD_LOGIC;
  signal ced_mac_muladd_8nbkb_U11_n_0 : STD_LOGIC;
  signal ced_mac_muladd_8nbkb_U11_n_1 : STD_LOGIC;
  signal ced_mac_muladd_8nbkb_U11_n_10 : STD_LOGIC;
  signal ced_mac_muladd_8nbkb_U11_n_11 : STD_LOGIC;
  signal ced_mac_muladd_8nbkb_U11_n_12 : STD_LOGIC;
  signal ced_mac_muladd_8nbkb_U11_n_13 : STD_LOGIC;
  signal ced_mac_muladd_8nbkb_U11_n_14 : STD_LOGIC;
  signal ced_mac_muladd_8nbkb_U11_n_2 : STD_LOGIC;
  signal ced_mac_muladd_8nbkb_U11_n_3 : STD_LOGIC;
  signal ced_mac_muladd_8nbkb_U11_n_4 : STD_LOGIC;
  signal ced_mac_muladd_8nbkb_U11_n_5 : STD_LOGIC;
  signal ced_mac_muladd_8nbkb_U11_n_6 : STD_LOGIC;
  signal ced_mac_muladd_8nbkb_U11_n_7 : STD_LOGIC;
  signal ced_mac_muladd_8nbkb_U11_n_8 : STD_LOGIC;
  signal ced_mac_muladd_8nbkb_U11_n_9 : STD_LOGIC;
  signal col_3_fu_221_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal col_reg_192 : STD_LOGIC;
  signal col_reg_1920 : STD_LOGIC;
  signal \col_reg_192[6]_i_6_n_0\ : STD_LOGIC;
  signal \col_reg_192[6]_i_7_n_0\ : STD_LOGIC;
  signal \col_reg_192_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal exitcond_fu_215_p2 : STD_LOGIC;
  signal \exitcond_reg_281[0]_i_1_n_0\ : STD_LOGIC;
  signal exitcond_reg_281_pp0_iter1_reg : STD_LOGIC;
  signal \exitcond_reg_281_pp0_iter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_reg_281_pp0_iter2_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_reg_281_pp0_iter2_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \exitcond_reg_281_reg_n_0_[0]\ : STD_LOGIC;
  signal r_V_1_reg_3000 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_100 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_101 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_102 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_103 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_104 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_105 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_106 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_107 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_108 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_109 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_110 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_111 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_112 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_113 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_114 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_115 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_116 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_117 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_118 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_119 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_120 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_121 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_122 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_123 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_124 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_125 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_126 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_127 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_128 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_129 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_130 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_131 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_132 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_133 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_134 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_135 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_136 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_137 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_138 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_139 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_140 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_141 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_142 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_143 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_144 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_145 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_146 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_147 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_148 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_149 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_150 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_151 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_152 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_153 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_91 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_92 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_93 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_94 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_95 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_96 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_97 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_98 : STD_LOGIC;
  signal r_V_1_reg_300_reg_n_99 : STD_LOGIC;
  signal row_3_fu_209_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal row_3_reg_276 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \row_3_reg_276[6]_i_2_n_0\ : STD_LOGIC;
  signal row_reg_181 : STD_LOGIC;
  signal \row_reg_181_reg_n_0_[0]\ : STD_LOGIC;
  signal \row_reg_181_reg_n_0_[1]\ : STD_LOGIC;
  signal \row_reg_181_reg_n_0_[2]\ : STD_LOGIC;
  signal \row_reg_181_reg_n_0_[3]\ : STD_LOGIC;
  signal \row_reg_181_reg_n_0_[4]\ : STD_LOGIC;
  signal \row_reg_181_reg_n_0_[5]\ : STD_LOGIC;
  signal \row_reg_181_reg_n_0_[6]\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__0_n_0\ : STD_LOGIC;
  signal NLW_r_V_1_reg_300_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_1_reg_300_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_1_reg_300_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_1_reg_300_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_1_reg_300_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_1_reg_300_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_1_reg_300_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_V_1_reg_300_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_V_1_reg_300_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_V_1_reg_300_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__3\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__4\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair219";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \col_reg_192[1]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \col_reg_192[2]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \col_reg_192[3]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \col_reg_192[4]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \col_reg_192[6]_i_3\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \col_reg_192[6]_i_4\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \col_reg_192[6]_i_5\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \col_reg_192[6]_i_6\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \col_reg_192[6]_i_7\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \exitcond_reg_281_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__12\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__2\ : label is "soft_lutpair222";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of r_V_1_reg_300_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \row_3_reg_276[0]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \row_3_reg_276[1]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \row_3_reg_276[2]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \row_3_reg_276[3]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \row_3_reg_276[4]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \row_3_reg_276[6]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \row_3_reg_276[6]_i_2\ : label is "soft_lutpair215";
begin
  RGB2Gray_U0_ap_ready <= \^rgb2gray_u0_ap_ready\;
  start_once_reg <= \^start_once_reg\;
\SRL_SIG[0][7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => dsta_data_stream_0_s_full_n,
      I1 => \exitcond_reg_281_pp0_iter2_reg_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter3_reg_n_0,
      I3 => ap_block_pp0_stage0_subdone,
      O => E(0)
    );
\SRL_SIG[0][7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => dsta_data_stream_1_s_full_n,
      I1 => \exitcond_reg_281_pp0_iter2_reg_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter3_reg_n_0,
      I3 => ap_block_pp0_stage0_subdone,
      O => internal_full_n_reg(0)
    );
\SRL_SIG[0][7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => dsta_data_stream_2_s_full_n,
      I1 => \exitcond_reg_281_pp0_iter2_reg_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter3_reg_n_0,
      I3 => ap_block_pp0_stage0_subdone,
      O => internal_full_n_reg_0(0)
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F888F8F8F8"
    )
        port map (
      I0 => \^rgb2gray_u0_ap_ready\,
      I1 => ap_CS_fsm_state2,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => RGB2Gray_U0_ap_start,
      I4 => \^start_once_reg\,
      I5 => start_for_Filter2D_1_U0_full_n,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8880"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => RGB2Gray_U0_ap_start,
      I2 => \^start_once_reg\,
      I3 => start_for_Filter2D_1_U0_full_n,
      I4 => ap_CS_fsm_state7,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^rgb2gray_u0_ap_ready\,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \row_reg_181_reg_n_0_[1]\,
      I2 => \row_reg_181_reg_n_0_[2]\,
      I3 => \row_reg_181_reg_n_0_[0]\,
      I4 => \ap_CS_fsm[2]_i_3_n_0\,
      O => \^rgb2gray_u0_ap_ready\
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \row_reg_181_reg_n_0_[6]\,
      I1 => \row_reg_181_reg_n_0_[5]\,
      I2 => \row_reg_181_reg_n_0_[4]\,
      I3 => \row_reg_181_reg_n_0_[3]\,
      O => \ap_CS_fsm[2]_i_3_n_0\
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000FF0040"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => exitcond_fu_215_p2,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => ap_enable_reg_pp0_iter3_reg_n_0,
      I5 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm[3]_i_2_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000E0E0E0E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter00,
      I2 => ap_rst_n,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => exitcond_fu_215_p2,
      O => ap_enable_reg_pp0_iter0_i_1_n_0
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_0,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_rst_n,
      I3 => exitcond_fu_215_p2,
      I4 => ap_block_pp0_stage0_subdone,
      O => ap_enable_reg_pp0_iter1_i_1_n_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_0,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter2_i_1_n_0
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_0,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_enable_reg_pp0_iter3_reg_n_0,
      I2 => ap_rst_n,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => ap_enable_reg_pp0_iter00,
      O => ap_enable_reg_pp0_iter3_i_1_n_0
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_0,
      Q => ap_enable_reg_pp0_iter3_reg_n_0,
      R => '0'
    );
ced_mac_muladd_8nbkb_U11: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced_mac_muladd_8nbkb
     port map (
      P(14) => ced_mac_muladd_8nbkb_U11_n_0,
      P(13) => ced_mac_muladd_8nbkb_U11_n_1,
      P(12) => ced_mac_muladd_8nbkb_U11_n_2,
      P(11) => ced_mac_muladd_8nbkb_U11_n_3,
      P(10) => ced_mac_muladd_8nbkb_U11_n_4,
      P(9) => ced_mac_muladd_8nbkb_U11_n_5,
      P(8) => ced_mac_muladd_8nbkb_U11_n_6,
      P(7) => ced_mac_muladd_8nbkb_U11_n_7,
      P(6) => ced_mac_muladd_8nbkb_U11_n_8,
      P(5) => ced_mac_muladd_8nbkb_U11_n_9,
      P(4) => ced_mac_muladd_8nbkb_U11_n_10,
      P(3) => ced_mac_muladd_8nbkb_U11_n_11,
      P(2) => ced_mac_muladd_8nbkb_U11_n_12,
      P(1) => ced_mac_muladd_8nbkb_U11_n_13,
      P(0) => ced_mac_muladd_8nbkb_U11_n_14,
      PCOUT(47) => r_V_1_reg_300_reg_n_106,
      PCOUT(46) => r_V_1_reg_300_reg_n_107,
      PCOUT(45) => r_V_1_reg_300_reg_n_108,
      PCOUT(44) => r_V_1_reg_300_reg_n_109,
      PCOUT(43) => r_V_1_reg_300_reg_n_110,
      PCOUT(42) => r_V_1_reg_300_reg_n_111,
      PCOUT(41) => r_V_1_reg_300_reg_n_112,
      PCOUT(40) => r_V_1_reg_300_reg_n_113,
      PCOUT(39) => r_V_1_reg_300_reg_n_114,
      PCOUT(38) => r_V_1_reg_300_reg_n_115,
      PCOUT(37) => r_V_1_reg_300_reg_n_116,
      PCOUT(36) => r_V_1_reg_300_reg_n_117,
      PCOUT(35) => r_V_1_reg_300_reg_n_118,
      PCOUT(34) => r_V_1_reg_300_reg_n_119,
      PCOUT(33) => r_V_1_reg_300_reg_n_120,
      PCOUT(32) => r_V_1_reg_300_reg_n_121,
      PCOUT(31) => r_V_1_reg_300_reg_n_122,
      PCOUT(30) => r_V_1_reg_300_reg_n_123,
      PCOUT(29) => r_V_1_reg_300_reg_n_124,
      PCOUT(28) => r_V_1_reg_300_reg_n_125,
      PCOUT(27) => r_V_1_reg_300_reg_n_126,
      PCOUT(26) => r_V_1_reg_300_reg_n_127,
      PCOUT(25) => r_V_1_reg_300_reg_n_128,
      PCOUT(24) => r_V_1_reg_300_reg_n_129,
      PCOUT(23) => r_V_1_reg_300_reg_n_130,
      PCOUT(22) => r_V_1_reg_300_reg_n_131,
      PCOUT(21) => r_V_1_reg_300_reg_n_132,
      PCOUT(20) => r_V_1_reg_300_reg_n_133,
      PCOUT(19) => r_V_1_reg_300_reg_n_134,
      PCOUT(18) => r_V_1_reg_300_reg_n_135,
      PCOUT(17) => r_V_1_reg_300_reg_n_136,
      PCOUT(16) => r_V_1_reg_300_reg_n_137,
      PCOUT(15) => r_V_1_reg_300_reg_n_138,
      PCOUT(14) => r_V_1_reg_300_reg_n_139,
      PCOUT(13) => r_V_1_reg_300_reg_n_140,
      PCOUT(12) => r_V_1_reg_300_reg_n_141,
      PCOUT(11) => r_V_1_reg_300_reg_n_142,
      PCOUT(10) => r_V_1_reg_300_reg_n_143,
      PCOUT(9) => r_V_1_reg_300_reg_n_144,
      PCOUT(8) => r_V_1_reg_300_reg_n_145,
      PCOUT(7) => r_V_1_reg_300_reg_n_146,
      PCOUT(6) => r_V_1_reg_300_reg_n_147,
      PCOUT(5) => r_V_1_reg_300_reg_n_148,
      PCOUT(4) => r_V_1_reg_300_reg_n_149,
      PCOUT(3) => r_V_1_reg_300_reg_n_150,
      PCOUT(2) => r_V_1_reg_300_reg_n_151,
      PCOUT(1) => r_V_1_reg_300_reg_n_152,
      PCOUT(0) => r_V_1_reg_300_reg_n_153,
      ap_clk => ap_clk,
      img_in_data_stream_0_V_dout(7 downto 0) => img_in_data_stream_0_V_dout(7 downto 0),
      r_V_1_reg_3000 => r_V_1_reg_3000
    );
ced_mac_muladd_8ncud_U12: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced_mac_muladd_8ncud
     port map (
      P(14) => ced_mac_muladd_8nbkb_U11_n_0,
      P(13) => ced_mac_muladd_8nbkb_U11_n_1,
      P(12) => ced_mac_muladd_8nbkb_U11_n_2,
      P(11) => ced_mac_muladd_8nbkb_U11_n_3,
      P(10) => ced_mac_muladd_8nbkb_U11_n_4,
      P(9) => ced_mac_muladd_8nbkb_U11_n_5,
      P(8) => ced_mac_muladd_8nbkb_U11_n_6,
      P(7) => ced_mac_muladd_8nbkb_U11_n_7,
      P(6) => ced_mac_muladd_8nbkb_U11_n_8,
      P(5) => ced_mac_muladd_8nbkb_U11_n_9,
      P(4) => ced_mac_muladd_8nbkb_U11_n_10,
      P(3) => ced_mac_muladd_8nbkb_U11_n_11,
      P(2) => ced_mac_muladd_8nbkb_U11_n_12,
      P(1) => ced_mac_muladd_8nbkb_U11_n_13,
      P(0) => ced_mac_muladd_8nbkb_U11_n_14,
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      dsta_data_stream_0_s_full_n => dsta_data_stream_0_s_full_n,
      dsta_data_stream_1_s_full_n => dsta_data_stream_1_s_full_n,
      dsta_data_stream_2_s_full_n => dsta_data_stream_2_s_full_n,
      exitcond_reg_281_pp0_iter1_reg => exitcond_reg_281_pp0_iter1_reg,
      img_in_data_stream_1_V_dout(7 downto 0) => img_in_data_stream_1_V_dout(7 downto 0),
      img_out_data_stream_1_V_din(7 downto 0) => img_out_data_stream_1_V_din(7 downto 0),
      \^p\ => \exitcond_reg_281_reg_n_0_[0]\,
      p_0 => ap_enable_reg_pp0_iter1_reg_n_0,
      r_V_1_reg_3000 => r_V_1_reg_3000,
      r_V_1_reg_300_reg_i_10 => ap_enable_reg_pp0_iter3_reg_n_0,
      r_V_1_reg_300_reg_i_10_0 => \exitcond_reg_281_pp0_iter2_reg_reg_n_0_[0]\,
      src_data_stream_0_V_empty_n => src_data_stream_0_V_empty_n,
      src_data_stream_1_V_empty_n => src_data_stream_1_V_empty_n,
      src_data_stream_2_V_empty_n => src_data_stream_2_V_empty_n
    );
\col_reg_192[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \col_reg_192_reg__0\(0),
      O => col_3_fu_221_p2(0)
    );
\col_reg_192[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \col_reg_192_reg__0\(0),
      I1 => \col_reg_192_reg__0\(1),
      O => col_3_fu_221_p2(1)
    );
\col_reg_192[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \col_reg_192_reg__0\(0),
      I1 => \col_reg_192_reg__0\(1),
      I2 => \col_reg_192_reg__0\(2),
      O => col_3_fu_221_p2(2)
    );
\col_reg_192[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \col_reg_192_reg__0\(1),
      I1 => \col_reg_192_reg__0\(0),
      I2 => \col_reg_192_reg__0\(2),
      I3 => \col_reg_192_reg__0\(3),
      O => col_3_fu_221_p2(3)
    );
\col_reg_192[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \col_reg_192_reg__0\(2),
      I1 => \col_reg_192_reg__0\(0),
      I2 => \col_reg_192_reg__0\(1),
      I3 => \col_reg_192_reg__0\(3),
      I4 => \col_reg_192_reg__0\(4),
      O => col_3_fu_221_p2(4)
    );
\col_reg_192[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \col_reg_192_reg__0\(3),
      I1 => \col_reg_192_reg__0\(1),
      I2 => \col_reg_192_reg__0\(0),
      I3 => \col_reg_192_reg__0\(2),
      I4 => \col_reg_192_reg__0\(4),
      I5 => \col_reg_192_reg__0\(5),
      O => col_3_fu_221_p2(5)
    );
\col_reg_192[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0000"
    )
        port map (
      I0 => exitcond_fu_215_p2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => ap_enable_reg_pp0_iter00,
      O => col_reg_192
    );
\col_reg_192[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => exitcond_fu_215_p2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_block_pp0_stage0_subdone,
      O => col_reg_1920
    );
\col_reg_192[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \col_reg_192[6]_i_6_n_0\,
      I1 => \col_reg_192_reg__0\(5),
      I2 => \col_reg_192_reg__0\(6),
      O => col_3_fu_221_p2(6)
    );
\col_reg_192[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \col_reg_192[6]_i_7_n_0\,
      I1 => \col_reg_192_reg__0\(0),
      I2 => \col_reg_192_reg__0\(2),
      I3 => \col_reg_192_reg__0\(1),
      O => exitcond_fu_215_p2
    );
\col_reg_192[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \row_reg_181_reg_n_0_[1]\,
      I2 => \row_reg_181_reg_n_0_[2]\,
      I3 => \row_reg_181_reg_n_0_[0]\,
      I4 => \ap_CS_fsm[2]_i_3_n_0\,
      O => ap_enable_reg_pp0_iter00
    );
\col_reg_192[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \col_reg_192_reg__0\(4),
      I1 => \col_reg_192_reg__0\(2),
      I2 => \col_reg_192_reg__0\(0),
      I3 => \col_reg_192_reg__0\(1),
      I4 => \col_reg_192_reg__0\(3),
      O => \col_reg_192[6]_i_6_n_0\
    );
\col_reg_192[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \col_reg_192_reg__0\(6),
      I1 => \col_reg_192_reg__0\(5),
      I2 => \col_reg_192_reg__0\(4),
      I3 => \col_reg_192_reg__0\(3),
      O => \col_reg_192[6]_i_7_n_0\
    );
\col_reg_192_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_1920,
      D => col_3_fu_221_p2(0),
      Q => \col_reg_192_reg__0\(0),
      R => col_reg_192
    );
\col_reg_192_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_1920,
      D => col_3_fu_221_p2(1),
      Q => \col_reg_192_reg__0\(1),
      R => col_reg_192
    );
\col_reg_192_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_1920,
      D => col_3_fu_221_p2(2),
      Q => \col_reg_192_reg__0\(2),
      R => col_reg_192
    );
\col_reg_192_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_1920,
      D => col_3_fu_221_p2(3),
      Q => \col_reg_192_reg__0\(3),
      R => col_reg_192
    );
\col_reg_192_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_1920,
      D => col_3_fu_221_p2(4),
      Q => \col_reg_192_reg__0\(4),
      R => col_reg_192
    );
\col_reg_192_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_1920,
      D => col_3_fu_221_p2(5),
      Q => \col_reg_192_reg__0\(5),
      R => col_reg_192
    );
\col_reg_192_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_1920,
      D => col_3_fu_221_p2(6),
      Q => \col_reg_192_reg__0\(6),
      R => col_reg_192
    );
\exitcond_reg_281[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => exitcond_fu_215_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => \exitcond_reg_281_reg_n_0_[0]\,
      O => \exitcond_reg_281[0]_i_1_n_0\
    );
\exitcond_reg_281_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \exitcond_reg_281_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => exitcond_reg_281_pp0_iter1_reg,
      O => \exitcond_reg_281_pp0_iter1_reg[0]_i_1_n_0\
    );
\exitcond_reg_281_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_281_pp0_iter1_reg[0]_i_1_n_0\,
      Q => exitcond_reg_281_pp0_iter1_reg,
      R => '0'
    );
\exitcond_reg_281_pp0_iter2_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => exitcond_reg_281_pp0_iter1_reg,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \exitcond_reg_281_pp0_iter2_reg_reg_n_0_[0]\,
      O => \exitcond_reg_281_pp0_iter2_reg[0]_i_1_n_0\
    );
\exitcond_reg_281_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_281_pp0_iter2_reg[0]_i_1_n_0\,
      Q => \exitcond_reg_281_pp0_iter2_reg_reg_n_0_[0]\,
      R => '0'
    );
\exitcond_reg_281_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_281[0]_i_1_n_0\,
      Q => \exitcond_reg_281_reg_n_0_[0]\,
      R => '0'
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \exitcond_reg_281_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_CS_fsm_pp0_stage0,
      O => RGB2Gray_U0_img_in_data_stream_1_V_read
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_enable_reg_pp0_iter3_reg_n_0,
      I2 => \exitcond_reg_281_pp0_iter2_reg_reg_n_0_[0]\,
      I3 => dsta_data_stream_0_s_full_n,
      O => ap_enable_reg_pp0_iter3_reg_0
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_enable_reg_pp0_iter3_reg_n_0,
      I2 => \exitcond_reg_281_pp0_iter2_reg_reg_n_0_[0]\,
      I3 => dsta_data_stream_1_s_full_n,
      O => ap_enable_reg_pp0_iter3_reg_1
    );
\mOutPtr[1]_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => RGB2Gray_U0_ap_start,
      I2 => start_for_Filter2D_1_U0_full_n,
      O => start_once_reg_reg_0
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_enable_reg_pp0_iter3_reg_n_0,
      I2 => \exitcond_reg_281_pp0_iter2_reg_reg_n_0_[0]\,
      I3 => dsta_data_stream_2_s_full_n,
      O => ap_enable_reg_pp0_iter3_reg_2
    );
r_V_1_reg_300_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => img_in_data_stream_2_V_dout(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_V_1_reg_300_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001001101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_V_1_reg_300_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_V_1_reg_300_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_V_1_reg_300_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => r_V_1_reg_3000,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_V_1_reg_300_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_V_1_reg_300_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_r_V_1_reg_300_reg_P_UNCONNECTED(47 downto 15),
      P(14) => r_V_1_reg_300_reg_n_91,
      P(13) => r_V_1_reg_300_reg_n_92,
      P(12) => r_V_1_reg_300_reg_n_93,
      P(11) => r_V_1_reg_300_reg_n_94,
      P(10) => r_V_1_reg_300_reg_n_95,
      P(9) => r_V_1_reg_300_reg_n_96,
      P(8) => r_V_1_reg_300_reg_n_97,
      P(7) => r_V_1_reg_300_reg_n_98,
      P(6) => r_V_1_reg_300_reg_n_99,
      P(5) => r_V_1_reg_300_reg_n_100,
      P(4) => r_V_1_reg_300_reg_n_101,
      P(3) => r_V_1_reg_300_reg_n_102,
      P(2) => r_V_1_reg_300_reg_n_103,
      P(1) => r_V_1_reg_300_reg_n_104,
      P(0) => r_V_1_reg_300_reg_n_105,
      PATTERNBDETECT => NLW_r_V_1_reg_300_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_V_1_reg_300_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => r_V_1_reg_300_reg_n_106,
      PCOUT(46) => r_V_1_reg_300_reg_n_107,
      PCOUT(45) => r_V_1_reg_300_reg_n_108,
      PCOUT(44) => r_V_1_reg_300_reg_n_109,
      PCOUT(43) => r_V_1_reg_300_reg_n_110,
      PCOUT(42) => r_V_1_reg_300_reg_n_111,
      PCOUT(41) => r_V_1_reg_300_reg_n_112,
      PCOUT(40) => r_V_1_reg_300_reg_n_113,
      PCOUT(39) => r_V_1_reg_300_reg_n_114,
      PCOUT(38) => r_V_1_reg_300_reg_n_115,
      PCOUT(37) => r_V_1_reg_300_reg_n_116,
      PCOUT(36) => r_V_1_reg_300_reg_n_117,
      PCOUT(35) => r_V_1_reg_300_reg_n_118,
      PCOUT(34) => r_V_1_reg_300_reg_n_119,
      PCOUT(33) => r_V_1_reg_300_reg_n_120,
      PCOUT(32) => r_V_1_reg_300_reg_n_121,
      PCOUT(31) => r_V_1_reg_300_reg_n_122,
      PCOUT(30) => r_V_1_reg_300_reg_n_123,
      PCOUT(29) => r_V_1_reg_300_reg_n_124,
      PCOUT(28) => r_V_1_reg_300_reg_n_125,
      PCOUT(27) => r_V_1_reg_300_reg_n_126,
      PCOUT(26) => r_V_1_reg_300_reg_n_127,
      PCOUT(25) => r_V_1_reg_300_reg_n_128,
      PCOUT(24) => r_V_1_reg_300_reg_n_129,
      PCOUT(23) => r_V_1_reg_300_reg_n_130,
      PCOUT(22) => r_V_1_reg_300_reg_n_131,
      PCOUT(21) => r_V_1_reg_300_reg_n_132,
      PCOUT(20) => r_V_1_reg_300_reg_n_133,
      PCOUT(19) => r_V_1_reg_300_reg_n_134,
      PCOUT(18) => r_V_1_reg_300_reg_n_135,
      PCOUT(17) => r_V_1_reg_300_reg_n_136,
      PCOUT(16) => r_V_1_reg_300_reg_n_137,
      PCOUT(15) => r_V_1_reg_300_reg_n_138,
      PCOUT(14) => r_V_1_reg_300_reg_n_139,
      PCOUT(13) => r_V_1_reg_300_reg_n_140,
      PCOUT(12) => r_V_1_reg_300_reg_n_141,
      PCOUT(11) => r_V_1_reg_300_reg_n_142,
      PCOUT(10) => r_V_1_reg_300_reg_n_143,
      PCOUT(9) => r_V_1_reg_300_reg_n_144,
      PCOUT(8) => r_V_1_reg_300_reg_n_145,
      PCOUT(7) => r_V_1_reg_300_reg_n_146,
      PCOUT(6) => r_V_1_reg_300_reg_n_147,
      PCOUT(5) => r_V_1_reg_300_reg_n_148,
      PCOUT(4) => r_V_1_reg_300_reg_n_149,
      PCOUT(3) => r_V_1_reg_300_reg_n_150,
      PCOUT(2) => r_V_1_reg_300_reg_n_151,
      PCOUT(1) => r_V_1_reg_300_reg_n_152,
      PCOUT(0) => r_V_1_reg_300_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_r_V_1_reg_300_reg_UNDERFLOW_UNCONNECTED
    );
\row_3_reg_276[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \row_reg_181_reg_n_0_[0]\,
      O => row_3_fu_209_p2(0)
    );
\row_3_reg_276[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \row_reg_181_reg_n_0_[0]\,
      I1 => \row_reg_181_reg_n_0_[1]\,
      O => row_3_fu_209_p2(1)
    );
\row_3_reg_276[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \row_reg_181_reg_n_0_[0]\,
      I1 => \row_reg_181_reg_n_0_[1]\,
      I2 => \row_reg_181_reg_n_0_[2]\,
      O => row_3_fu_209_p2(2)
    );
\row_3_reg_276[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \row_reg_181_reg_n_0_[1]\,
      I1 => \row_reg_181_reg_n_0_[0]\,
      I2 => \row_reg_181_reg_n_0_[2]\,
      I3 => \row_reg_181_reg_n_0_[3]\,
      O => row_3_fu_209_p2(3)
    );
\row_3_reg_276[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \row_reg_181_reg_n_0_[2]\,
      I1 => \row_reg_181_reg_n_0_[0]\,
      I2 => \row_reg_181_reg_n_0_[1]\,
      I3 => \row_reg_181_reg_n_0_[3]\,
      I4 => \row_reg_181_reg_n_0_[4]\,
      O => row_3_fu_209_p2(4)
    );
\row_3_reg_276[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \row_reg_181_reg_n_0_[3]\,
      I1 => \row_reg_181_reg_n_0_[1]\,
      I2 => \row_reg_181_reg_n_0_[0]\,
      I3 => \row_reg_181_reg_n_0_[2]\,
      I4 => \row_reg_181_reg_n_0_[4]\,
      I5 => \row_reg_181_reg_n_0_[5]\,
      O => row_3_fu_209_p2(5)
    );
\row_3_reg_276[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \row_3_reg_276[6]_i_2_n_0\,
      I1 => \row_reg_181_reg_n_0_[5]\,
      I2 => \row_reg_181_reg_n_0_[6]\,
      O => row_3_fu_209_p2(6)
    );
\row_3_reg_276[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \row_reg_181_reg_n_0_[4]\,
      I1 => \row_reg_181_reg_n_0_[2]\,
      I2 => \row_reg_181_reg_n_0_[0]\,
      I3 => \row_reg_181_reg_n_0_[1]\,
      I4 => \row_reg_181_reg_n_0_[3]\,
      O => \row_3_reg_276[6]_i_2_n_0\
    );
\row_3_reg_276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_3_fu_209_p2(0),
      Q => row_3_reg_276(0),
      R => '0'
    );
\row_3_reg_276_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_3_fu_209_p2(1),
      Q => row_3_reg_276(1),
      R => '0'
    );
\row_3_reg_276_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_3_fu_209_p2(2),
      Q => row_3_reg_276(2),
      R => '0'
    );
\row_3_reg_276_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_3_fu_209_p2(3),
      Q => row_3_reg_276(3),
      R => '0'
    );
\row_3_reg_276_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_3_fu_209_p2(4),
      Q => row_3_reg_276(4),
      R => '0'
    );
\row_3_reg_276_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_3_fu_209_p2(5),
      Q => row_3_reg_276(5),
      R => '0'
    );
\row_3_reg_276_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_3_fu_209_p2(6),
      Q => row_3_reg_276(6),
      R => '0'
    );
\row_reg_181[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
        port map (
      I0 => start_for_Filter2D_1_U0_full_n,
      I1 => \^start_once_reg\,
      I2 => RGB2Gray_U0_ap_start,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_CS_fsm_state7,
      O => row_reg_181
    );
\row_reg_181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => row_3_reg_276(0),
      Q => \row_reg_181_reg_n_0_[0]\,
      R => row_reg_181
    );
\row_reg_181_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => row_3_reg_276(1),
      Q => \row_reg_181_reg_n_0_[1]\,
      R => row_reg_181
    );
\row_reg_181_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => row_3_reg_276(2),
      Q => \row_reg_181_reg_n_0_[2]\,
      R => row_reg_181
    );
\row_reg_181_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => row_3_reg_276(3),
      Q => \row_reg_181_reg_n_0_[3]\,
      R => row_reg_181
    );
\row_reg_181_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => row_3_reg_276(4),
      Q => \row_reg_181_reg_n_0_[4]\,
      R => row_reg_181
    );
\row_reg_181_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => row_3_reg_276(5),
      Q => \row_reg_181_reg_n_0_[5]\,
      R => row_reg_181
    );
\row_reg_181_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => row_3_reg_276(6),
      Q => \row_reg_181_reg_n_0_[6]\,
      R => row_reg_181
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5450"
    )
        port map (
      I0 => \^rgb2gray_u0_ap_ready\,
      I1 => RGB2Gray_U0_ap_start,
      I2 => \^start_once_reg\,
      I3 => start_for_Filter2D_1_U0_full_n,
      O => \start_once_reg_i_1__0_n_0\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__0_n_0\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced is
  port (
    image_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    image_in_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    image_in_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    image_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    image_out_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    image_out_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    image_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    image_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    image_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    image_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    image_in_TVALID : in STD_LOGIC;
    image_in_TREADY : out STD_LOGIC;
    image_out_TVALID : out STD_LOGIC;
    image_out_TREADY : in STD_LOGIC
  );
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AXIvideo2Mat_U0_img_data_stream_0_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXIvideo2Mat_U0_img_data_stream_1_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXIvideo2Mat_U0_img_data_stream_1_V_write : STD_LOGIC;
  signal AXIvideo2Mat_U0_img_data_stream_2_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Filter2D93_U0_ap_ready : STD_LOGIC;
  signal Filter2D93_U0_ap_start : STD_LOGIC;
  signal Filter2D93_U0_n_10 : STD_LOGIC;
  signal Filter2D93_U0_n_11 : STD_LOGIC;
  signal Filter2D93_U0_n_12 : STD_LOGIC;
  signal Filter2D93_U0_n_13 : STD_LOGIC;
  signal Filter2D93_U0_n_14 : STD_LOGIC;
  signal Filter2D93_U0_n_15 : STD_LOGIC;
  signal Filter2D93_U0_n_16 : STD_LOGIC;
  signal Filter2D93_U0_n_17 : STD_LOGIC;
  signal Filter2D93_U0_n_18 : STD_LOGIC;
  signal Filter2D93_U0_n_19 : STD_LOGIC;
  signal Filter2D93_U0_n_2 : STD_LOGIC;
  signal Filter2D93_U0_n_20 : STD_LOGIC;
  signal Filter2D93_U0_n_21 : STD_LOGIC;
  signal Filter2D93_U0_n_22 : STD_LOGIC;
  signal Filter2D93_U0_n_23 : STD_LOGIC;
  signal Filter2D93_U0_n_24 : STD_LOGIC;
  signal Filter2D93_U0_n_25 : STD_LOGIC;
  signal Filter2D93_U0_n_26 : STD_LOGIC;
  signal Filter2D93_U0_n_27 : STD_LOGIC;
  signal Filter2D93_U0_n_28 : STD_LOGIC;
  signal Filter2D93_U0_n_29 : STD_LOGIC;
  signal Filter2D93_U0_n_30 : STD_LOGIC;
  signal Filter2D93_U0_n_31 : STD_LOGIC;
  signal Filter2D93_U0_n_32 : STD_LOGIC;
  signal Filter2D93_U0_n_33 : STD_LOGIC;
  signal Filter2D93_U0_n_34 : STD_LOGIC;
  signal Filter2D93_U0_n_35 : STD_LOGIC;
  signal Filter2D93_U0_n_4 : STD_LOGIC;
  signal Filter2D93_U0_n_44 : STD_LOGIC;
  signal Filter2D93_U0_n_45 : STD_LOGIC;
  signal Filter2D93_U0_n_46 : STD_LOGIC;
  signal Filter2D93_U0_n_47 : STD_LOGIC;
  signal Filter2D93_U0_n_48 : STD_LOGIC;
  signal Filter2D93_U0_n_49 : STD_LOGIC;
  signal Filter2D93_U0_n_5 : STD_LOGIC;
  signal Filter2D93_U0_n_50 : STD_LOGIC;
  signal Filter2D93_U0_n_51 : STD_LOGIC;
  signal Filter2D93_U0_n_53 : STD_LOGIC;
  signal Filter2D93_U0_n_55 : STD_LOGIC;
  signal Filter2D93_U0_n_57 : STD_LOGIC;
  signal Filter2D93_U0_n_58 : STD_LOGIC;
  signal Filter2D93_U0_n_59 : STD_LOGIC;
  signal Filter2D93_U0_n_6 : STD_LOGIC;
  signal Filter2D93_U0_n_60 : STD_LOGIC;
  signal Filter2D93_U0_n_61 : STD_LOGIC;
  signal Filter2D93_U0_n_62 : STD_LOGIC;
  signal Filter2D93_U0_n_63 : STD_LOGIC;
  signal Filter2D93_U0_n_64 : STD_LOGIC;
  signal Filter2D93_U0_n_65 : STD_LOGIC;
  signal Filter2D93_U0_n_66 : STD_LOGIC;
  signal Filter2D93_U0_n_67 : STD_LOGIC;
  signal Filter2D93_U0_n_68 : STD_LOGIC;
  signal Filter2D93_U0_n_69 : STD_LOGIC;
  signal Filter2D93_U0_n_7 : STD_LOGIC;
  signal Filter2D93_U0_n_70 : STD_LOGIC;
  signal Filter2D93_U0_n_71 : STD_LOGIC;
  signal Filter2D93_U0_n_72 : STD_LOGIC;
  signal Filter2D93_U0_n_73 : STD_LOGIC;
  signal Filter2D93_U0_n_74 : STD_LOGIC;
  signal Filter2D93_U0_n_75 : STD_LOGIC;
  signal Filter2D93_U0_n_76 : STD_LOGIC;
  signal Filter2D93_U0_n_77 : STD_LOGIC;
  signal Filter2D93_U0_n_78 : STD_LOGIC;
  signal Filter2D93_U0_n_79 : STD_LOGIC;
  signal Filter2D93_U0_n_8 : STD_LOGIC;
  signal Filter2D93_U0_n_80 : STD_LOGIC;
  signal Filter2D93_U0_n_81 : STD_LOGIC;
  signal Filter2D93_U0_n_82 : STD_LOGIC;
  signal Filter2D93_U0_n_83 : STD_LOGIC;
  signal Filter2D93_U0_n_84 : STD_LOGIC;
  signal Filter2D93_U0_n_9 : STD_LOGIC;
  signal Filter2D93_U0_p_src_data_stream_V2_read : STD_LOGIC;
  signal Filter2D_1_U0_ap_ready : STD_LOGIC;
  signal Filter2D_1_U0_ap_start : STD_LOGIC;
  signal Filter2D_1_U0_n_1 : STD_LOGIC;
  signal Filter2D_1_U0_n_10 : STD_LOGIC;
  signal Filter2D_1_U0_n_11 : STD_LOGIC;
  signal Filter2D_1_U0_n_12 : STD_LOGIC;
  signal Filter2D_1_U0_n_13 : STD_LOGIC;
  signal Filter2D_1_U0_n_14 : STD_LOGIC;
  signal Filter2D_1_U0_n_15 : STD_LOGIC;
  signal Filter2D_1_U0_n_16 : STD_LOGIC;
  signal Filter2D_1_U0_n_17 : STD_LOGIC;
  signal Filter2D_1_U0_n_18 : STD_LOGIC;
  signal Filter2D_1_U0_n_19 : STD_LOGIC;
  signal Filter2D_1_U0_n_20 : STD_LOGIC;
  signal Filter2D_1_U0_n_21 : STD_LOGIC;
  signal Filter2D_1_U0_n_22 : STD_LOGIC;
  signal Filter2D_1_U0_n_23 : STD_LOGIC;
  signal Filter2D_1_U0_n_24 : STD_LOGIC;
  signal Filter2D_1_U0_n_25 : STD_LOGIC;
  signal Filter2D_1_U0_n_26 : STD_LOGIC;
  signal Filter2D_1_U0_n_27 : STD_LOGIC;
  signal Filter2D_1_U0_n_28 : STD_LOGIC;
  signal Filter2D_1_U0_n_29 : STD_LOGIC;
  signal Filter2D_1_U0_n_30 : STD_LOGIC;
  signal Filter2D_1_U0_n_31 : STD_LOGIC;
  signal Filter2D_1_U0_n_32 : STD_LOGIC;
  signal Filter2D_1_U0_n_33 : STD_LOGIC;
  signal Filter2D_1_U0_n_34 : STD_LOGIC;
  signal Filter2D_1_U0_n_35 : STD_LOGIC;
  signal Filter2D_1_U0_n_36 : STD_LOGIC;
  signal Filter2D_1_U0_n_37 : STD_LOGIC;
  signal Filter2D_1_U0_n_4 : STD_LOGIC;
  signal Filter2D_1_U0_n_46 : STD_LOGIC;
  signal Filter2D_1_U0_n_47 : STD_LOGIC;
  signal Filter2D_1_U0_n_48 : STD_LOGIC;
  signal Filter2D_1_U0_n_49 : STD_LOGIC;
  signal Filter2D_1_U0_n_5 : STD_LOGIC;
  signal Filter2D_1_U0_n_50 : STD_LOGIC;
  signal Filter2D_1_U0_n_51 : STD_LOGIC;
  signal Filter2D_1_U0_n_52 : STD_LOGIC;
  signal Filter2D_1_U0_n_53 : STD_LOGIC;
  signal Filter2D_1_U0_n_55 : STD_LOGIC;
  signal Filter2D_1_U0_n_57 : STD_LOGIC;
  signal Filter2D_1_U0_n_59 : STD_LOGIC;
  signal Filter2D_1_U0_n_6 : STD_LOGIC;
  signal Filter2D_1_U0_n_7 : STD_LOGIC;
  signal Filter2D_1_U0_n_8 : STD_LOGIC;
  signal Filter2D_1_U0_n_9 : STD_LOGIC;
  signal Filter2D_1_U0_p_dst_data_stream_0_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Filter2D_1_U0_p_dst_data_stream_1_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Filter2D_1_U0_p_dst_data_stream_2_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Filter2D_1_U0_p_src_data_stream_1_V_read : STD_LOGIC;
  signal Filter2D_U0_ap_ready : STD_LOGIC;
  signal Filter2D_U0_ap_start : STD_LOGIC;
  signal Filter2D_U0_n_10 : STD_LOGIC;
  signal Filter2D_U0_n_11 : STD_LOGIC;
  signal Filter2D_U0_n_12 : STD_LOGIC;
  signal Filter2D_U0_n_13 : STD_LOGIC;
  signal Filter2D_U0_n_14 : STD_LOGIC;
  signal Filter2D_U0_n_15 : STD_LOGIC;
  signal Filter2D_U0_n_16 : STD_LOGIC;
  signal Filter2D_U0_n_17 : STD_LOGIC;
  signal Filter2D_U0_n_18 : STD_LOGIC;
  signal Filter2D_U0_n_19 : STD_LOGIC;
  signal Filter2D_U0_n_2 : STD_LOGIC;
  signal Filter2D_U0_n_20 : STD_LOGIC;
  signal Filter2D_U0_n_21 : STD_LOGIC;
  signal Filter2D_U0_n_22 : STD_LOGIC;
  signal Filter2D_U0_n_23 : STD_LOGIC;
  signal Filter2D_U0_n_24 : STD_LOGIC;
  signal Filter2D_U0_n_25 : STD_LOGIC;
  signal Filter2D_U0_n_26 : STD_LOGIC;
  signal Filter2D_U0_n_27 : STD_LOGIC;
  signal Filter2D_U0_n_28 : STD_LOGIC;
  signal Filter2D_U0_n_29 : STD_LOGIC;
  signal Filter2D_U0_n_3 : STD_LOGIC;
  signal Filter2D_U0_n_30 : STD_LOGIC;
  signal Filter2D_U0_n_31 : STD_LOGIC;
  signal Filter2D_U0_n_32 : STD_LOGIC;
  signal Filter2D_U0_n_33 : STD_LOGIC;
  signal Filter2D_U0_n_34 : STD_LOGIC;
  signal Filter2D_U0_n_4 : STD_LOGIC;
  signal Filter2D_U0_n_43 : STD_LOGIC;
  signal Filter2D_U0_n_44 : STD_LOGIC;
  signal Filter2D_U0_n_45 : STD_LOGIC;
  signal Filter2D_U0_n_46 : STD_LOGIC;
  signal Filter2D_U0_n_47 : STD_LOGIC;
  signal Filter2D_U0_n_48 : STD_LOGIC;
  signal Filter2D_U0_n_49 : STD_LOGIC;
  signal Filter2D_U0_n_5 : STD_LOGIC;
  signal Filter2D_U0_n_50 : STD_LOGIC;
  signal Filter2D_U0_n_52 : STD_LOGIC;
  signal Filter2D_U0_n_54 : STD_LOGIC;
  signal Filter2D_U0_n_56 : STD_LOGIC;
  signal Filter2D_U0_n_57 : STD_LOGIC;
  signal Filter2D_U0_n_58 : STD_LOGIC;
  signal Filter2D_U0_n_59 : STD_LOGIC;
  signal Filter2D_U0_n_6 : STD_LOGIC;
  signal Filter2D_U0_n_60 : STD_LOGIC;
  signal Filter2D_U0_n_61 : STD_LOGIC;
  signal Filter2D_U0_n_62 : STD_LOGIC;
  signal Filter2D_U0_n_63 : STD_LOGIC;
  signal Filter2D_U0_n_64 : STD_LOGIC;
  signal Filter2D_U0_n_65 : STD_LOGIC;
  signal Filter2D_U0_n_66 : STD_LOGIC;
  signal Filter2D_U0_n_67 : STD_LOGIC;
  signal Filter2D_U0_n_68 : STD_LOGIC;
  signal Filter2D_U0_n_69 : STD_LOGIC;
  signal Filter2D_U0_n_7 : STD_LOGIC;
  signal Filter2D_U0_n_70 : STD_LOGIC;
  signal Filter2D_U0_n_71 : STD_LOGIC;
  signal Filter2D_U0_n_72 : STD_LOGIC;
  signal Filter2D_U0_n_73 : STD_LOGIC;
  signal Filter2D_U0_n_74 : STD_LOGIC;
  signal Filter2D_U0_n_75 : STD_LOGIC;
  signal Filter2D_U0_n_76 : STD_LOGIC;
  signal Filter2D_U0_n_77 : STD_LOGIC;
  signal Filter2D_U0_n_78 : STD_LOGIC;
  signal Filter2D_U0_n_79 : STD_LOGIC;
  signal Filter2D_U0_n_8 : STD_LOGIC;
  signal Filter2D_U0_n_80 : STD_LOGIC;
  signal Filter2D_U0_n_81 : STD_LOGIC;
  signal Filter2D_U0_n_82 : STD_LOGIC;
  signal Filter2D_U0_n_83 : STD_LOGIC;
  signal Filter2D_U0_n_9 : STD_LOGIC;
  signal Filter2D_U0_p_src_data_stream_2_V_read : STD_LOGIC;
  signal Mat2AXIvideo_U0_ap_start : STD_LOGIC;
  signal Mat2AXIvideo_U0_img_data_stream_2_V_read : STD_LOGIC;
  signal Mat2AXIvideo_U0_n_0 : STD_LOGIC;
  signal RGB2Gray_U0_ap_ready : STD_LOGIC;
  signal RGB2Gray_U0_ap_start : STD_LOGIC;
  signal RGB2Gray_U0_img_in_data_stream_1_V_read : STD_LOGIC;
  signal RGB2Gray_U0_img_out_data_stream_1_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RGB2Gray_U0_n_1 : STD_LOGIC;
  signal RGB2Gray_U0_n_3 : STD_LOGIC;
  signal RGB2Gray_U0_n_5 : STD_LOGIC;
  signal RGB2Gray_U0_n_6 : STD_LOGIC;
  signal \SRL_SIG_reg[0]_20\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[0]_23\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[0]_26\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[0]_29\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[0]_32\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[0]_35\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_21\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_24\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_27\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_28\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_31\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_34\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addSobel_U0_ap_ready : STD_LOGIC;
  signal addSobel_U0_ap_start : STD_LOGIC;
  signal addSobel_U0_img_inb_data_stream_1_V_read : STD_LOGIC;
  signal addSobel_U0_img_out_data_stream_0_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addSobel_U0_img_out_data_stream_1_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addSobel_U0_img_out_data_stream_2_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addSobel_U0_n_1 : STD_LOGIC;
  signal addSobel_U0_n_7 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d1_37 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d1_38 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dsta_data_stream_0_s_U_n_2 : STD_LOGIC;
  signal dsta_data_stream_0_s_U_n_3 : STD_LOGIC;
  signal dsta_data_stream_0_s_U_n_4 : STD_LOGIC;
  signal dsta_data_stream_0_s_U_n_5 : STD_LOGIC;
  signal dsta_data_stream_0_s_U_n_6 : STD_LOGIC;
  signal dsta_data_stream_0_s_U_n_7 : STD_LOGIC;
  signal dsta_data_stream_0_s_U_n_8 : STD_LOGIC;
  signal dsta_data_stream_0_s_U_n_9 : STD_LOGIC;
  signal dsta_data_stream_0_s_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dsta_data_stream_0_s_empty_n : STD_LOGIC;
  signal dsta_data_stream_0_s_full_n : STD_LOGIC;
  signal dsta_data_stream_1_s_U_n_10 : STD_LOGIC;
  signal dsta_data_stream_1_s_U_n_11 : STD_LOGIC;
  signal dsta_data_stream_1_s_U_n_12 : STD_LOGIC;
  signal dsta_data_stream_1_s_U_n_13 : STD_LOGIC;
  signal dsta_data_stream_1_s_U_n_14 : STD_LOGIC;
  signal dsta_data_stream_1_s_U_n_15 : STD_LOGIC;
  signal dsta_data_stream_1_s_U_n_16 : STD_LOGIC;
  signal dsta_data_stream_1_s_U_n_17 : STD_LOGIC;
  signal dsta_data_stream_1_s_U_n_2 : STD_LOGIC;
  signal dsta_data_stream_1_s_U_n_3 : STD_LOGIC;
  signal dsta_data_stream_1_s_U_n_4 : STD_LOGIC;
  signal dsta_data_stream_1_s_U_n_5 : STD_LOGIC;
  signal dsta_data_stream_1_s_U_n_6 : STD_LOGIC;
  signal dsta_data_stream_1_s_U_n_7 : STD_LOGIC;
  signal dsta_data_stream_1_s_U_n_8 : STD_LOGIC;
  signal dsta_data_stream_1_s_U_n_9 : STD_LOGIC;
  signal dsta_data_stream_1_s_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dsta_data_stream_1_s_empty_n : STD_LOGIC;
  signal dsta_data_stream_1_s_full_n : STD_LOGIC;
  signal dsta_data_stream_2_s_U_n_10 : STD_LOGIC;
  signal dsta_data_stream_2_s_U_n_11 : STD_LOGIC;
  signal dsta_data_stream_2_s_U_n_12 : STD_LOGIC;
  signal dsta_data_stream_2_s_U_n_13 : STD_LOGIC;
  signal dsta_data_stream_2_s_U_n_14 : STD_LOGIC;
  signal dsta_data_stream_2_s_U_n_15 : STD_LOGIC;
  signal dsta_data_stream_2_s_U_n_16 : STD_LOGIC;
  signal dsta_data_stream_2_s_U_n_17 : STD_LOGIC;
  signal dsta_data_stream_2_s_U_n_2 : STD_LOGIC;
  signal dsta_data_stream_2_s_U_n_3 : STD_LOGIC;
  signal dsta_data_stream_2_s_U_n_4 : STD_LOGIC;
  signal dsta_data_stream_2_s_U_n_5 : STD_LOGIC;
  signal dsta_data_stream_2_s_U_n_6 : STD_LOGIC;
  signal dsta_data_stream_2_s_U_n_7 : STD_LOGIC;
  signal dsta_data_stream_2_s_U_n_8 : STD_LOGIC;
  signal dsta_data_stream_2_s_U_n_9 : STD_LOGIC;
  signal dsta_data_stream_2_s_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dsta_data_stream_2_s_empty_n : STD_LOGIC;
  signal dsta_data_stream_2_s_full_n : STD_LOGIC;
  signal dstb_data_stream_0_s_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dstb_data_stream_0_s_empty_n : STD_LOGIC;
  signal dstb_data_stream_0_s_full_n : STD_LOGIC;
  signal dstb_data_stream_1_s_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dstb_data_stream_1_s_empty_n : STD_LOGIC;
  signal dstb_data_stream_1_s_full_n : STD_LOGIC;
  signal dstb_data_stream_2_s_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dstb_data_stream_2_s_empty_n : STD_LOGIC;
  signal dstb_data_stream_2_s_full_n : STD_LOGIC;
  signal dstc_data_stream_0_s_dout : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal dstc_data_stream_0_s_empty_n : STD_LOGIC;
  signal dstc_data_stream_0_s_full_n : STD_LOGIC;
  signal dstc_data_stream_1_s_U_n_1 : STD_LOGIC;
  signal dstc_data_stream_1_s_dout : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal dstc_data_stream_1_s_full_n : STD_LOGIC;
  signal dstc_data_stream_2_s_dout : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal dstc_data_stream_2_s_empty_n : STD_LOGIC;
  signal dstc_data_stream_2_s_full_n : STD_LOGIC;
  signal dstd_data_stream_0_s_empty_n : STD_LOGIC;
  signal dstd_data_stream_0_s_full_n : STD_LOGIC;
  signal dstd_data_stream_1_s_empty_n : STD_LOGIC;
  signal dstd_data_stream_1_s_full_n : STD_LOGIC;
  signal dstd_data_stream_2_s_empty_n : STD_LOGIC;
  signal dstd_data_stream_2_s_full_n : STD_LOGIC;
  signal dste_data_stream_0_s_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dste_data_stream_0_s_empty_n : STD_LOGIC;
  signal dste_data_stream_0_s_full_n : STD_LOGIC;
  signal dste_data_stream_1_s_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dste_data_stream_1_s_empty_n : STD_LOGIC;
  signal dste_data_stream_1_s_full_n : STD_LOGIC;
  signal dste_data_stream_2_s_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dste_data_stream_2_s_empty_n : STD_LOGIC;
  signal dste_data_stream_2_s_full_n : STD_LOGIC;
  signal dup_1_data_stream_0_U_n_0 : STD_LOGIC;
  signal dup_1_data_stream_0_U_n_1 : STD_LOGIC;
  signal dup_1_data_stream_0_U_n_2 : STD_LOGIC;
  signal dup_1_data_stream_0_U_n_3 : STD_LOGIC;
  signal dup_1_data_stream_0_U_n_4 : STD_LOGIC;
  signal dup_1_data_stream_0_U_n_5 : STD_LOGIC;
  signal dup_1_data_stream_0_U_n_6 : STD_LOGIC;
  signal dup_1_data_stream_0_U_n_7 : STD_LOGIC;
  signal dup_1_data_stream_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dup_1_data_stream_0_empty_n : STD_LOGIC;
  signal dup_1_data_stream_0_full_n : STD_LOGIC;
  signal dup_1_data_stream_1_U_n_0 : STD_LOGIC;
  signal dup_1_data_stream_1_U_n_1 : STD_LOGIC;
  signal dup_1_data_stream_1_U_n_10 : STD_LOGIC;
  signal dup_1_data_stream_1_U_n_11 : STD_LOGIC;
  signal dup_1_data_stream_1_U_n_12 : STD_LOGIC;
  signal dup_1_data_stream_1_U_n_13 : STD_LOGIC;
  signal dup_1_data_stream_1_U_n_14 : STD_LOGIC;
  signal dup_1_data_stream_1_U_n_15 : STD_LOGIC;
  signal dup_1_data_stream_1_U_n_16 : STD_LOGIC;
  signal dup_1_data_stream_1_U_n_2 : STD_LOGIC;
  signal dup_1_data_stream_1_U_n_3 : STD_LOGIC;
  signal dup_1_data_stream_1_U_n_4 : STD_LOGIC;
  signal dup_1_data_stream_1_U_n_5 : STD_LOGIC;
  signal dup_1_data_stream_1_U_n_6 : STD_LOGIC;
  signal dup_1_data_stream_1_U_n_7 : STD_LOGIC;
  signal dup_1_data_stream_1_U_n_8 : STD_LOGIC;
  signal dup_1_data_stream_1_U_n_9 : STD_LOGIC;
  signal dup_1_data_stream_1_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dup_1_data_stream_1_empty_n : STD_LOGIC;
  signal dup_1_data_stream_2_U_n_0 : STD_LOGIC;
  signal dup_1_data_stream_2_U_n_1 : STD_LOGIC;
  signal dup_1_data_stream_2_U_n_10 : STD_LOGIC;
  signal dup_1_data_stream_2_U_n_11 : STD_LOGIC;
  signal dup_1_data_stream_2_U_n_12 : STD_LOGIC;
  signal dup_1_data_stream_2_U_n_13 : STD_LOGIC;
  signal dup_1_data_stream_2_U_n_14 : STD_LOGIC;
  signal dup_1_data_stream_2_U_n_15 : STD_LOGIC;
  signal dup_1_data_stream_2_U_n_2 : STD_LOGIC;
  signal dup_1_data_stream_2_U_n_3 : STD_LOGIC;
  signal dup_1_data_stream_2_U_n_4 : STD_LOGIC;
  signal dup_1_data_stream_2_U_n_5 : STD_LOGIC;
  signal dup_1_data_stream_2_U_n_6 : STD_LOGIC;
  signal dup_1_data_stream_2_U_n_7 : STD_LOGIC;
  signal dup_1_data_stream_2_U_n_8 : STD_LOGIC;
  signal dup_1_data_stream_2_U_n_9 : STD_LOGIC;
  signal dup_1_data_stream_2_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dup_1_data_stream_2_empty_n : STD_LOGIC;
  signal dup_1_data_stream_2_full_n : STD_LOGIC;
  signal dup_2_data_stream_0_U_n_0 : STD_LOGIC;
  signal dup_2_data_stream_0_U_n_1 : STD_LOGIC;
  signal dup_2_data_stream_0_U_n_2 : STD_LOGIC;
  signal dup_2_data_stream_0_U_n_3 : STD_LOGIC;
  signal dup_2_data_stream_0_U_n_4 : STD_LOGIC;
  signal dup_2_data_stream_0_U_n_5 : STD_LOGIC;
  signal dup_2_data_stream_0_U_n_6 : STD_LOGIC;
  signal dup_2_data_stream_0_U_n_7 : STD_LOGIC;
  signal dup_2_data_stream_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dup_2_data_stream_0_empty_n : STD_LOGIC;
  signal dup_2_data_stream_0_full_n : STD_LOGIC;
  signal dup_2_data_stream_1_U_n_0 : STD_LOGIC;
  signal dup_2_data_stream_1_U_n_1 : STD_LOGIC;
  signal dup_2_data_stream_1_U_n_10 : STD_LOGIC;
  signal dup_2_data_stream_1_U_n_11 : STD_LOGIC;
  signal dup_2_data_stream_1_U_n_12 : STD_LOGIC;
  signal dup_2_data_stream_1_U_n_13 : STD_LOGIC;
  signal dup_2_data_stream_1_U_n_14 : STD_LOGIC;
  signal dup_2_data_stream_1_U_n_15 : STD_LOGIC;
  signal dup_2_data_stream_1_U_n_2 : STD_LOGIC;
  signal dup_2_data_stream_1_U_n_3 : STD_LOGIC;
  signal dup_2_data_stream_1_U_n_4 : STD_LOGIC;
  signal dup_2_data_stream_1_U_n_5 : STD_LOGIC;
  signal dup_2_data_stream_1_U_n_6 : STD_LOGIC;
  signal dup_2_data_stream_1_U_n_7 : STD_LOGIC;
  signal dup_2_data_stream_1_U_n_8 : STD_LOGIC;
  signal dup_2_data_stream_1_U_n_9 : STD_LOGIC;
  signal dup_2_data_stream_1_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dup_2_data_stream_1_empty_n : STD_LOGIC;
  signal dup_2_data_stream_1_full_n : STD_LOGIC;
  signal dup_2_data_stream_2_U_n_0 : STD_LOGIC;
  signal dup_2_data_stream_2_U_n_1 : STD_LOGIC;
  signal dup_2_data_stream_2_U_n_10 : STD_LOGIC;
  signal dup_2_data_stream_2_U_n_11 : STD_LOGIC;
  signal dup_2_data_stream_2_U_n_12 : STD_LOGIC;
  signal dup_2_data_stream_2_U_n_13 : STD_LOGIC;
  signal dup_2_data_stream_2_U_n_14 : STD_LOGIC;
  signal dup_2_data_stream_2_U_n_15 : STD_LOGIC;
  signal dup_2_data_stream_2_U_n_2 : STD_LOGIC;
  signal dup_2_data_stream_2_U_n_3 : STD_LOGIC;
  signal dup_2_data_stream_2_U_n_4 : STD_LOGIC;
  signal dup_2_data_stream_2_U_n_5 : STD_LOGIC;
  signal dup_2_data_stream_2_U_n_6 : STD_LOGIC;
  signal dup_2_data_stream_2_U_n_7 : STD_LOGIC;
  signal dup_2_data_stream_2_U_n_8 : STD_LOGIC;
  signal dup_2_data_stream_2_U_n_9 : STD_LOGIC;
  signal dup_2_data_stream_2_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dup_2_data_stream_2_empty_n : STD_LOGIC;
  signal dup_2_data_stream_2_full_n : STD_LOGIC;
  signal duplicate_U0_ap_ready : STD_LOGIC;
  signal duplicate_U0_ap_start : STD_LOGIC;
  signal duplicate_U0_img_outb_data_stream_2_V_write : STD_LOGIC;
  signal q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q0_11 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q0_6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_addr : STD_LOGIC;
  signal shiftReg_addr_22 : STD_LOGIC;
  signal shiftReg_addr_25 : STD_LOGIC;
  signal shiftReg_addr_30 : STD_LOGIC;
  signal shiftReg_addr_33 : STD_LOGIC;
  signal shiftReg_addr_36 : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_0 : STD_LOGIC;
  signal shiftReg_ce_1 : STD_LOGIC;
  signal shiftReg_ce_10 : STD_LOGIC;
  signal shiftReg_ce_13 : STD_LOGIC;
  signal shiftReg_ce_14 : STD_LOGIC;
  signal shiftReg_ce_15 : STD_LOGIC;
  signal shiftReg_ce_16 : STD_LOGIC;
  signal shiftReg_ce_17 : STD_LOGIC;
  signal shiftReg_ce_18 : STD_LOGIC;
  signal shiftReg_ce_3 : STD_LOGIC;
  signal shiftReg_ce_4 : STD_LOGIC;
  signal shiftReg_ce_5 : STD_LOGIC;
  signal shiftReg_ce_8 : STD_LOGIC;
  signal shiftReg_ce_9 : STD_LOGIC;
  signal src_data_stream_0_V_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_data_stream_0_V_empty_n : STD_LOGIC;
  signal src_data_stream_0_V_full_n : STD_LOGIC;
  signal src_data_stream_1_V_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_data_stream_1_V_empty_n : STD_LOGIC;
  signal src_data_stream_1_V_full_n : STD_LOGIC;
  signal src_data_stream_2_V_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_data_stream_2_V_empty_n : STD_LOGIC;
  signal src_data_stream_2_V_full_n : STD_LOGIC;
  signal start_for_Filter2D93_U0_full_n : STD_LOGIC;
  signal start_for_Filter2D_1_U0_full_n : STD_LOGIC;
  signal start_for_Filter2D_U0_full_n : STD_LOGIC;
  signal start_for_Filter2Ffa_U_n_2 : STD_LOGIC;
  signal start_for_Filter2Hfu_U_n_2 : STD_LOGIC;
  signal start_for_Mat2AXIvideo_U0_full_n : STD_LOGIC;
  signal start_for_RGB2Gray_U0_full_n : STD_LOGIC;
  signal start_for_addSobel_U0_full_n : STD_LOGIC;
  signal start_for_duplicaGfk_U_n_2 : STD_LOGIC;
  signal start_for_duplicaGfk_U_n_3 : STD_LOGIC;
  signal start_for_duplicaGfk_U_n_4 : STD_LOGIC;
  signal start_for_duplicate_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_12 : STD_LOGIC;
  signal start_once_reg_19 : STD_LOGIC;
  signal start_once_reg_2 : STD_LOGIC;
  signal start_once_reg_39 : STD_LOGIC;
  signal start_once_reg_7 : STD_LOGIC;
begin
  image_out_TDEST(0) <= \<const0>\;
  image_out_TID(0) <= \<const0>\;
  image_out_TKEEP(2) <= \<const1>\;
  image_out_TKEEP(1) <= \<const1>\;
  image_out_TKEEP(0) <= \<const1>\;
  image_out_TSTRB(2) <= \<const0>\;
  image_out_TSTRB(1) <= \<const0>\;
  image_out_TSTRB(0) <= \<const0>\;
AXIvideo2Mat_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat
     port map (
      AXIvideo2Mat_U0_img_data_stream_1_V_write => AXIvideo2Mat_U0_img_data_stream_1_V_write,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      image_in_TDATA(23 downto 0) => image_in_TDATA(23 downto 0),
      image_in_TLAST(0) => image_in_TLAST(0),
      image_in_TREADY => image_in_TREADY,
      image_in_TUSER(0) => image_in_TUSER(0),
      image_in_TVALID => image_in_TVALID,
      img_data_stream_0_V_din(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_0_V_din(7 downto 0),
      img_data_stream_1_V_din(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_1_V_din(7 downto 0),
      img_data_stream_2_V_din(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_2_V_din(7 downto 0),
      src_data_stream_0_V_full_n => src_data_stream_0_V_full_n,
      src_data_stream_1_V_full_n => src_data_stream_1_V_full_n,
      src_data_stream_2_V_full_n => src_data_stream_2_V_full_n,
      start_for_RGB2Gray_U0_full_n => start_for_RGB2Gray_U0_full_n,
      start_once_reg => start_once_reg
    );
Filter2D93_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D93
     port map (
      Filter2D93_U0_ap_ready => Filter2D93_U0_ap_ready,
      Filter2D93_U0_ap_start => Filter2D93_U0_ap_start,
      Filter2D93_U0_p_src_data_stream_V2_read => Filter2D93_U0_p_src_data_stream_V2_read,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3_reg_0 => Filter2D93_U0_n_53,
      ap_enable_reg_pp0_iter3_reg_1 => Filter2D93_U0_n_55,
      ap_enable_reg_pp0_iter3_reg_2 => Filter2D93_U0_n_57,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      d1(7 downto 0) => d1_37(7 downto 0),
      dstc_data_stream_0_s_full_n => dstc_data_stream_0_s_full_n,
      dstc_data_stream_1_s_full_n => dstc_data_stream_1_s_full_n,
      dstc_data_stream_2_s_full_n => dstc_data_stream_2_s_full_n,
      dup_1_data_stream_0_empty_n => dup_1_data_stream_0_empty_n,
      dup_1_data_stream_1_empty_n => dup_1_data_stream_1_empty_n,
      dup_1_data_stream_2_empty_n => dup_1_data_stream_2_empty_n,
      \icmp_reg_2202_reg[0]_0\ => Filter2D93_U0_n_2,
      \not_i_i1_reg_2414_reg[0]_0\ => Filter2D93_U0_n_67,
      \not_i_i1_reg_2414_reg[0]_1\ => Filter2D93_U0_n_68,
      \not_i_i1_reg_2414_reg[0]_2\ => Filter2D93_U0_n_69,
      \not_i_i1_reg_2414_reg[0]_3\ => Filter2D93_U0_n_70,
      \not_i_i1_reg_2414_reg[0]_4\ => Filter2D93_U0_n_71,
      \not_i_i1_reg_2414_reg[0]_5\ => Filter2D93_U0_n_72,
      \not_i_i1_reg_2414_reg[0]_6\ => Filter2D93_U0_n_73,
      \not_i_i1_reg_2414_reg[0]_7\ => Filter2D93_U0_n_74,
      \not_i_i2_reg_2440_reg[0]_0\ => Filter2D93_U0_n_76,
      \not_i_i2_reg_2440_reg[0]_1\ => Filter2D93_U0_n_77,
      \not_i_i2_reg_2440_reg[0]_2\ => Filter2D93_U0_n_78,
      \not_i_i2_reg_2440_reg[0]_3\ => Filter2D93_U0_n_79,
      \not_i_i2_reg_2440_reg[0]_4\ => Filter2D93_U0_n_80,
      \not_i_i2_reg_2440_reg[0]_5\ => Filter2D93_U0_n_81,
      \not_i_i2_reg_2440_reg[0]_6\ => Filter2D93_U0_n_82,
      \not_i_i2_reg_2440_reg[0]_7\ => Filter2D93_U0_n_83,
      \not_i_i_reg_2388_reg[0]_0\ => Filter2D93_U0_n_58,
      \not_i_i_reg_2388_reg[0]_1\ => Filter2D93_U0_n_59,
      \not_i_i_reg_2388_reg[0]_2\ => Filter2D93_U0_n_60,
      \not_i_i_reg_2388_reg[0]_3\ => Filter2D93_U0_n_61,
      \not_i_i_reg_2388_reg[0]_4\ => Filter2D93_U0_n_62,
      \not_i_i_reg_2388_reg[0]_5\ => Filter2D93_U0_n_63,
      \not_i_i_reg_2388_reg[0]_6\ => Filter2D93_U0_n_64,
      \not_i_i_reg_2388_reg[0]_7\ => Filter2D93_U0_n_65,
      \p_Result_1_reg_2403_reg[0]_0\ => Filter2D93_U0_n_75,
      \p_Result_2_reg_2429_reg[0]_0\ => Filter2D93_U0_n_84,
      \p_Result_s_reg_2377_reg[0]_0\ => Filter2D93_U0_n_66,
      p_src_data_stream_V1_dout(7 downto 0) => dup_1_data_stream_1_dout(7 downto 0),
      p_src_data_stream_V2_dout(7 downto 0) => dup_1_data_stream_2_dout(7 downto 0),
      p_src_data_stream_V_dout(7 downto 0) => dup_1_data_stream_0_dout(7 downto 0),
      q0(7) => Filter2D93_U0_n_4,
      q0(6) => Filter2D93_U0_n_5,
      q0(5) => Filter2D93_U0_n_6,
      q0(4) => Filter2D93_U0_n_7,
      q0(3) => Filter2D93_U0_n_8,
      q0(2) => Filter2D93_U0_n_9,
      q0(1) => Filter2D93_U0_n_10,
      q0(0) => Filter2D93_U0_n_11,
      \q0_reg[7]\(7) => Filter2D93_U0_n_12,
      \q0_reg[7]\(6) => Filter2D93_U0_n_13,
      \q0_reg[7]\(5) => Filter2D93_U0_n_14,
      \q0_reg[7]\(4) => Filter2D93_U0_n_15,
      \q0_reg[7]\(3) => Filter2D93_U0_n_16,
      \q0_reg[7]\(2) => Filter2D93_U0_n_17,
      \q0_reg[7]\(1) => Filter2D93_U0_n_18,
      \q0_reg[7]\(0) => Filter2D93_U0_n_19,
      \q0_reg[7]_0\(7) => Filter2D93_U0_n_20,
      \q0_reg[7]_0\(6) => Filter2D93_U0_n_21,
      \q0_reg[7]_0\(5) => Filter2D93_U0_n_22,
      \q0_reg[7]_0\(4) => Filter2D93_U0_n_23,
      \q0_reg[7]_0\(3) => Filter2D93_U0_n_24,
      \q0_reg[7]_0\(2) => Filter2D93_U0_n_25,
      \q0_reg[7]_0\(1) => Filter2D93_U0_n_26,
      \q0_reg[7]_0\(0) => Filter2D93_U0_n_27,
      \q0_reg[7]_1\(7) => Filter2D93_U0_n_28,
      \q0_reg[7]_1\(6) => Filter2D93_U0_n_29,
      \q0_reg[7]_1\(5) => Filter2D93_U0_n_30,
      \q0_reg[7]_1\(4) => Filter2D93_U0_n_31,
      \q0_reg[7]_1\(3) => Filter2D93_U0_n_32,
      \q0_reg[7]_1\(2) => Filter2D93_U0_n_33,
      \q0_reg[7]_1\(1) => Filter2D93_U0_n_34,
      \q0_reg[7]_1\(0) => Filter2D93_U0_n_35,
      \q0_reg[7]_2\(7 downto 0) => q0(7 downto 0),
      \q0_reg[7]_3\(7) => Filter2D93_U0_n_44,
      \q0_reg[7]_3\(6) => Filter2D93_U0_n_45,
      \q0_reg[7]_3\(5) => Filter2D93_U0_n_46,
      \q0_reg[7]_3\(4) => Filter2D93_U0_n_47,
      \q0_reg[7]_3\(3) => Filter2D93_U0_n_48,
      \q0_reg[7]_3\(2) => Filter2D93_U0_n_49,
      \q0_reg[7]_3\(1) => Filter2D93_U0_n_50,
      \q0_reg[7]_3\(0) => Filter2D93_U0_n_51,
      \q0_reg[7]_4\(7) => dup_1_data_stream_0_U_n_0,
      \q0_reg[7]_4\(6) => dup_1_data_stream_0_U_n_1,
      \q0_reg[7]_4\(5) => dup_1_data_stream_0_U_n_2,
      \q0_reg[7]_4\(4) => dup_1_data_stream_0_U_n_3,
      \q0_reg[7]_4\(3) => dup_1_data_stream_0_U_n_4,
      \q0_reg[7]_4\(2) => dup_1_data_stream_0_U_n_5,
      \q0_reg[7]_4\(1) => dup_1_data_stream_0_U_n_6,
      \q0_reg[7]_4\(0) => dup_1_data_stream_0_U_n_7,
      \q0_reg[7]_5\(7) => dup_1_data_stream_1_U_n_9,
      \q0_reg[7]_5\(6) => dup_1_data_stream_1_U_n_10,
      \q0_reg[7]_5\(5) => dup_1_data_stream_1_U_n_11,
      \q0_reg[7]_5\(4) => dup_1_data_stream_1_U_n_12,
      \q0_reg[7]_5\(3) => dup_1_data_stream_1_U_n_13,
      \q0_reg[7]_5\(2) => dup_1_data_stream_1_U_n_14,
      \q0_reg[7]_5\(1) => dup_1_data_stream_1_U_n_15,
      \q0_reg[7]_5\(0) => dup_1_data_stream_1_U_n_16,
      \q0_reg[7]_6\(7) => dup_1_data_stream_1_U_n_1,
      \q0_reg[7]_6\(6) => dup_1_data_stream_1_U_n_2,
      \q0_reg[7]_6\(5) => dup_1_data_stream_1_U_n_3,
      \q0_reg[7]_6\(4) => dup_1_data_stream_1_U_n_4,
      \q0_reg[7]_6\(3) => dup_1_data_stream_1_U_n_5,
      \q0_reg[7]_6\(2) => dup_1_data_stream_1_U_n_6,
      \q0_reg[7]_6\(1) => dup_1_data_stream_1_U_n_7,
      \q0_reg[7]_6\(0) => dup_1_data_stream_1_U_n_8,
      \q0_reg[7]_7\(7) => dup_1_data_stream_2_U_n_8,
      \q0_reg[7]_7\(6) => dup_1_data_stream_2_U_n_9,
      \q0_reg[7]_7\(5) => dup_1_data_stream_2_U_n_10,
      \q0_reg[7]_7\(4) => dup_1_data_stream_2_U_n_11,
      \q0_reg[7]_7\(3) => dup_1_data_stream_2_U_n_12,
      \q0_reg[7]_7\(2) => dup_1_data_stream_2_U_n_13,
      \q0_reg[7]_7\(1) => dup_1_data_stream_2_U_n_14,
      \q0_reg[7]_7\(0) => dup_1_data_stream_2_U_n_15,
      \q0_reg[7]_8\(7) => dup_1_data_stream_2_U_n_0,
      \q0_reg[7]_8\(6) => dup_1_data_stream_2_U_n_1,
      \q0_reg[7]_8\(5) => dup_1_data_stream_2_U_n_2,
      \q0_reg[7]_8\(4) => dup_1_data_stream_2_U_n_3,
      \q0_reg[7]_8\(3) => dup_1_data_stream_2_U_n_4,
      \q0_reg[7]_8\(2) => dup_1_data_stream_2_U_n_5,
      \q0_reg[7]_8\(1) => dup_1_data_stream_2_U_n_6,
      \q0_reg[7]_8\(0) => dup_1_data_stream_2_U_n_7,
      shiftReg_ce => shiftReg_ce_1,
      shiftReg_ce_0 => shiftReg_ce_0,
      shiftReg_ce_1 => shiftReg_ce,
      start_for_addSobel_U0_full_n => start_for_addSobel_U0_full_n,
      start_once_reg => start_once_reg_2,
      \tmp_5_reg_542_reg[1]_0\ => start_for_Filter2Hfu_U_n_2
    );
Filter2D_1_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_1
     port map (
      D(7 downto 0) => Filter2D_1_U0_p_dst_data_stream_0_V_din(7 downto 0),
      E(0) => shiftReg_ce_5,
      Filter2D_1_U0_ap_ready => Filter2D_1_U0_ap_ready,
      Filter2D_1_U0_ap_start => Filter2D_1_U0_ap_start,
      Filter2D_1_U0_p_src_data_stream_1_V_read => Filter2D_1_U0_p_src_data_stream_1_V_read,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3_reg_0 => Filter2D_1_U0_n_1,
      ap_enable_reg_pp0_iter3_reg_1 => Filter2D_1_U0_n_5,
      ap_enable_reg_pp0_iter3_reg_2 => Filter2D_1_U0_n_55,
      ap_enable_reg_pp0_iter3_reg_3 => Filter2D_1_U0_n_57,
      ap_enable_reg_pp0_iter3_reg_4 => Filter2D_1_U0_n_59,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      d1(7 downto 0) => d1(7 downto 0),
      dsta_data_stream_0_s_empty_n => dsta_data_stream_0_s_empty_n,
      dsta_data_stream_1_s_empty_n => dsta_data_stream_1_s_empty_n,
      dsta_data_stream_2_s_empty_n => dsta_data_stream_2_s_empty_n,
      dstb_data_stream_0_s_full_n => dstb_data_stream_0_s_full_n,
      dstb_data_stream_1_s_full_n => dstb_data_stream_1_s_full_n,
      dstb_data_stream_2_s_full_n => dstb_data_stream_2_s_full_n,
      \icmp_reg_2460_reg[0]_0\ => Filter2D_1_U0_n_4,
      internal_full_n_reg(0) => shiftReg_ce_4,
      internal_full_n_reg_0(0) => shiftReg_ce_3,
      \p_Val2_16_reg_2690_reg[5]_0\(7 downto 0) => Filter2D_1_U0_p_dst_data_stream_1_V_din(7 downto 0),
      \p_Val2_20_reg_2705_reg[5]_0\(7 downto 0) => Filter2D_1_U0_p_dst_data_stream_2_V_din(7 downto 0),
      p_src_data_stream_0_V_dout(7 downto 0) => dsta_data_stream_0_s_dout(7 downto 0),
      p_src_data_stream_1_V_dout(7 downto 0) => dsta_data_stream_1_s_dout(7 downto 0),
      p_src_data_stream_2_V_dout(7 downto 0) => dsta_data_stream_2_s_dout(7 downto 0),
      q0(7) => Filter2D_1_U0_n_6,
      q0(6) => Filter2D_1_U0_n_7,
      q0(5) => Filter2D_1_U0_n_8,
      q0(4) => Filter2D_1_U0_n_9,
      q0(3) => Filter2D_1_U0_n_10,
      q0(2) => Filter2D_1_U0_n_11,
      q0(1) => Filter2D_1_U0_n_12,
      q0(0) => Filter2D_1_U0_n_13,
      \q0_reg[7]\(7) => Filter2D_1_U0_n_14,
      \q0_reg[7]\(6) => Filter2D_1_U0_n_15,
      \q0_reg[7]\(5) => Filter2D_1_U0_n_16,
      \q0_reg[7]\(4) => Filter2D_1_U0_n_17,
      \q0_reg[7]\(3) => Filter2D_1_U0_n_18,
      \q0_reg[7]\(2) => Filter2D_1_U0_n_19,
      \q0_reg[7]\(1) => Filter2D_1_U0_n_20,
      \q0_reg[7]\(0) => Filter2D_1_U0_n_21,
      \q0_reg[7]_0\(7) => Filter2D_1_U0_n_22,
      \q0_reg[7]_0\(6) => Filter2D_1_U0_n_23,
      \q0_reg[7]_0\(5) => Filter2D_1_U0_n_24,
      \q0_reg[7]_0\(4) => Filter2D_1_U0_n_25,
      \q0_reg[7]_0\(3) => Filter2D_1_U0_n_26,
      \q0_reg[7]_0\(2) => Filter2D_1_U0_n_27,
      \q0_reg[7]_0\(1) => Filter2D_1_U0_n_28,
      \q0_reg[7]_0\(0) => Filter2D_1_U0_n_29,
      \q0_reg[7]_1\(7) => Filter2D_1_U0_n_30,
      \q0_reg[7]_1\(6) => Filter2D_1_U0_n_31,
      \q0_reg[7]_1\(5) => Filter2D_1_U0_n_32,
      \q0_reg[7]_1\(4) => Filter2D_1_U0_n_33,
      \q0_reg[7]_1\(3) => Filter2D_1_U0_n_34,
      \q0_reg[7]_1\(2) => Filter2D_1_U0_n_35,
      \q0_reg[7]_1\(1) => Filter2D_1_U0_n_36,
      \q0_reg[7]_1\(0) => Filter2D_1_U0_n_37,
      \q0_reg[7]_2\(7 downto 0) => q0_6(7 downto 0),
      \q0_reg[7]_3\(7) => Filter2D_1_U0_n_46,
      \q0_reg[7]_3\(6) => Filter2D_1_U0_n_47,
      \q0_reg[7]_3\(5) => Filter2D_1_U0_n_48,
      \q0_reg[7]_3\(4) => Filter2D_1_U0_n_49,
      \q0_reg[7]_3\(3) => Filter2D_1_U0_n_50,
      \q0_reg[7]_3\(2) => Filter2D_1_U0_n_51,
      \q0_reg[7]_3\(1) => Filter2D_1_U0_n_52,
      \q0_reg[7]_3\(0) => Filter2D_1_U0_n_53,
      \q0_reg[7]_4\(7) => dsta_data_stream_0_s_U_n_2,
      \q0_reg[7]_4\(6) => dsta_data_stream_0_s_U_n_3,
      \q0_reg[7]_4\(5) => dsta_data_stream_0_s_U_n_4,
      \q0_reg[7]_4\(4) => dsta_data_stream_0_s_U_n_5,
      \q0_reg[7]_4\(3) => dsta_data_stream_0_s_U_n_6,
      \q0_reg[7]_4\(2) => dsta_data_stream_0_s_U_n_7,
      \q0_reg[7]_4\(1) => dsta_data_stream_0_s_U_n_8,
      \q0_reg[7]_4\(0) => dsta_data_stream_0_s_U_n_9,
      \q0_reg[7]_5\(7) => dsta_data_stream_1_s_U_n_10,
      \q0_reg[7]_5\(6) => dsta_data_stream_1_s_U_n_11,
      \q0_reg[7]_5\(5) => dsta_data_stream_1_s_U_n_12,
      \q0_reg[7]_5\(4) => dsta_data_stream_1_s_U_n_13,
      \q0_reg[7]_5\(3) => dsta_data_stream_1_s_U_n_14,
      \q0_reg[7]_5\(2) => dsta_data_stream_1_s_U_n_15,
      \q0_reg[7]_5\(1) => dsta_data_stream_1_s_U_n_16,
      \q0_reg[7]_5\(0) => dsta_data_stream_1_s_U_n_17,
      \q0_reg[7]_6\(7) => dsta_data_stream_1_s_U_n_2,
      \q0_reg[7]_6\(6) => dsta_data_stream_1_s_U_n_3,
      \q0_reg[7]_6\(5) => dsta_data_stream_1_s_U_n_4,
      \q0_reg[7]_6\(4) => dsta_data_stream_1_s_U_n_5,
      \q0_reg[7]_6\(3) => dsta_data_stream_1_s_U_n_6,
      \q0_reg[7]_6\(2) => dsta_data_stream_1_s_U_n_7,
      \q0_reg[7]_6\(1) => dsta_data_stream_1_s_U_n_8,
      \q0_reg[7]_6\(0) => dsta_data_stream_1_s_U_n_9,
      \q0_reg[7]_7\(7) => dsta_data_stream_2_s_U_n_10,
      \q0_reg[7]_7\(6) => dsta_data_stream_2_s_U_n_11,
      \q0_reg[7]_7\(5) => dsta_data_stream_2_s_U_n_12,
      \q0_reg[7]_7\(4) => dsta_data_stream_2_s_U_n_13,
      \q0_reg[7]_7\(3) => dsta_data_stream_2_s_U_n_14,
      \q0_reg[7]_7\(2) => dsta_data_stream_2_s_U_n_15,
      \q0_reg[7]_7\(1) => dsta_data_stream_2_s_U_n_16,
      \q0_reg[7]_7\(0) => dsta_data_stream_2_s_U_n_17,
      \q0_reg[7]_8\(7) => dsta_data_stream_2_s_U_n_2,
      \q0_reg[7]_8\(6) => dsta_data_stream_2_s_U_n_3,
      \q0_reg[7]_8\(5) => dsta_data_stream_2_s_U_n_4,
      \q0_reg[7]_8\(4) => dsta_data_stream_2_s_U_n_5,
      \q0_reg[7]_8\(3) => dsta_data_stream_2_s_U_n_6,
      \q0_reg[7]_8\(2) => dsta_data_stream_2_s_U_n_7,
      \q0_reg[7]_8\(1) => dsta_data_stream_2_s_U_n_8,
      \q0_reg[7]_8\(0) => dsta_data_stream_2_s_U_n_9,
      start_for_duplicate_U0_full_n => start_for_duplicate_U0_full_n,
      start_once_reg => start_once_reg_7,
      \tmp_25_reg_568_reg[1]_0\ => start_for_Filter2Ffa_U_n_2
    );
Filter2D_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D
     port map (
      Filter2D_U0_ap_ready => Filter2D_U0_ap_ready,
      Filter2D_U0_ap_start => Filter2D_U0_ap_start,
      Filter2D_U0_p_src_data_stream_2_V_read => Filter2D_U0_p_src_data_stream_2_V_read,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3_reg_0 => Filter2D_U0_n_52,
      ap_enable_reg_pp0_iter3_reg_1 => Filter2D_U0_n_54,
      ap_enable_reg_pp0_iter3_reg_2 => Filter2D_U0_n_56,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      d1(7 downto 0) => d1_38(7 downto 0),
      dstd_data_stream_0_s_full_n => dstd_data_stream_0_s_full_n,
      dstd_data_stream_1_s_full_n => dstd_data_stream_1_s_full_n,
      dstd_data_stream_2_s_full_n => dstd_data_stream_2_s_full_n,
      dup_2_data_stream_0_empty_n => dup_2_data_stream_0_empty_n,
      dup_2_data_stream_1_empty_n => dup_2_data_stream_1_empty_n,
      dup_2_data_stream_2_empty_n => dup_2_data_stream_2_empty_n,
      \icmp_reg_2283_reg[0]_0\ => Filter2D_U0_n_2,
      \p_Result_3_reg_2495_reg[0]_0\ => Filter2D_U0_n_58,
      \p_Result_4_reg_2511_reg[0]_0\ => Filter2D_U0_n_57,
      \p_Result_s_reg_2479_reg[0]_0\ => Filter2D_U0_n_59,
      \p_Val2_26_reg_2485_reg[0]_0\ => Filter2D_U0_n_60,
      \p_Val2_26_reg_2485_reg[1]_0\ => Filter2D_U0_n_61,
      \p_Val2_26_reg_2485_reg[2]_0\ => Filter2D_U0_n_62,
      \p_Val2_26_reg_2485_reg[3]_0\ => Filter2D_U0_n_63,
      \p_Val2_26_reg_2485_reg[4]_0\ => Filter2D_U0_n_64,
      \p_Val2_26_reg_2485_reg[5]_0\ => Filter2D_U0_n_65,
      \p_Val2_26_reg_2485_reg[6]_0\ => Filter2D_U0_n_66,
      \p_Val2_26_reg_2485_reg[7]_0\ => Filter2D_U0_n_67,
      \p_Val2_29_reg_2501_reg[0]_0\ => Filter2D_U0_n_68,
      \p_Val2_29_reg_2501_reg[1]_0\ => Filter2D_U0_n_69,
      \p_Val2_29_reg_2501_reg[2]_0\ => Filter2D_U0_n_70,
      \p_Val2_29_reg_2501_reg[3]_0\ => Filter2D_U0_n_71,
      \p_Val2_29_reg_2501_reg[4]_0\ => Filter2D_U0_n_72,
      \p_Val2_29_reg_2501_reg[5]_0\ => Filter2D_U0_n_73,
      \p_Val2_29_reg_2501_reg[6]_0\ => Filter2D_U0_n_74,
      \p_Val2_29_reg_2501_reg[7]_0\ => Filter2D_U0_n_75,
      \p_Val2_32_reg_2517_reg[0]_0\ => Filter2D_U0_n_76,
      \p_Val2_32_reg_2517_reg[1]_0\ => Filter2D_U0_n_77,
      \p_Val2_32_reg_2517_reg[2]_0\ => Filter2D_U0_n_78,
      \p_Val2_32_reg_2517_reg[3]_0\ => Filter2D_U0_n_79,
      \p_Val2_32_reg_2517_reg[4]_0\ => Filter2D_U0_n_80,
      \p_Val2_32_reg_2517_reg[5]_0\ => Filter2D_U0_n_81,
      \p_Val2_32_reg_2517_reg[6]_0\ => Filter2D_U0_n_82,
      \p_Val2_32_reg_2517_reg[7]_0\ => Filter2D_U0_n_83,
      p_src_data_stream_0_V_dout(7 downto 0) => dup_2_data_stream_0_dout(7 downto 0),
      p_src_data_stream_1_V_dout(7 downto 0) => dup_2_data_stream_1_dout(7 downto 0),
      p_src_data_stream_2_V_dout(7 downto 0) => dup_2_data_stream_2_dout(7 downto 0),
      q0(7) => Filter2D_U0_n_3,
      q0(6) => Filter2D_U0_n_4,
      q0(5) => Filter2D_U0_n_5,
      q0(4) => Filter2D_U0_n_6,
      q0(3) => Filter2D_U0_n_7,
      q0(2) => Filter2D_U0_n_8,
      q0(1) => Filter2D_U0_n_9,
      q0(0) => Filter2D_U0_n_10,
      \q0_reg[7]\(7) => Filter2D_U0_n_11,
      \q0_reg[7]\(6) => Filter2D_U0_n_12,
      \q0_reg[7]\(5) => Filter2D_U0_n_13,
      \q0_reg[7]\(4) => Filter2D_U0_n_14,
      \q0_reg[7]\(3) => Filter2D_U0_n_15,
      \q0_reg[7]\(2) => Filter2D_U0_n_16,
      \q0_reg[7]\(1) => Filter2D_U0_n_17,
      \q0_reg[7]\(0) => Filter2D_U0_n_18,
      \q0_reg[7]_0\(7) => Filter2D_U0_n_19,
      \q0_reg[7]_0\(6) => Filter2D_U0_n_20,
      \q0_reg[7]_0\(5) => Filter2D_U0_n_21,
      \q0_reg[7]_0\(4) => Filter2D_U0_n_22,
      \q0_reg[7]_0\(3) => Filter2D_U0_n_23,
      \q0_reg[7]_0\(2) => Filter2D_U0_n_24,
      \q0_reg[7]_0\(1) => Filter2D_U0_n_25,
      \q0_reg[7]_0\(0) => Filter2D_U0_n_26,
      \q0_reg[7]_1\(7) => Filter2D_U0_n_27,
      \q0_reg[7]_1\(6) => Filter2D_U0_n_28,
      \q0_reg[7]_1\(5) => Filter2D_U0_n_29,
      \q0_reg[7]_1\(4) => Filter2D_U0_n_30,
      \q0_reg[7]_1\(3) => Filter2D_U0_n_31,
      \q0_reg[7]_1\(2) => Filter2D_U0_n_32,
      \q0_reg[7]_1\(1) => Filter2D_U0_n_33,
      \q0_reg[7]_1\(0) => Filter2D_U0_n_34,
      \q0_reg[7]_2\(7 downto 0) => q0_11(7 downto 0),
      \q0_reg[7]_3\(7) => Filter2D_U0_n_43,
      \q0_reg[7]_3\(6) => Filter2D_U0_n_44,
      \q0_reg[7]_3\(5) => Filter2D_U0_n_45,
      \q0_reg[7]_3\(4) => Filter2D_U0_n_46,
      \q0_reg[7]_3\(3) => Filter2D_U0_n_47,
      \q0_reg[7]_3\(2) => Filter2D_U0_n_48,
      \q0_reg[7]_3\(1) => Filter2D_U0_n_49,
      \q0_reg[7]_3\(0) => Filter2D_U0_n_50,
      \q0_reg[7]_4\(7) => dup_2_data_stream_0_U_n_0,
      \q0_reg[7]_4\(6) => dup_2_data_stream_0_U_n_1,
      \q0_reg[7]_4\(5) => dup_2_data_stream_0_U_n_2,
      \q0_reg[7]_4\(4) => dup_2_data_stream_0_U_n_3,
      \q0_reg[7]_4\(3) => dup_2_data_stream_0_U_n_4,
      \q0_reg[7]_4\(2) => dup_2_data_stream_0_U_n_5,
      \q0_reg[7]_4\(1) => dup_2_data_stream_0_U_n_6,
      \q0_reg[7]_4\(0) => dup_2_data_stream_0_U_n_7,
      \q0_reg[7]_5\(7) => dup_2_data_stream_1_U_n_8,
      \q0_reg[7]_5\(6) => dup_2_data_stream_1_U_n_9,
      \q0_reg[7]_5\(5) => dup_2_data_stream_1_U_n_10,
      \q0_reg[7]_5\(4) => dup_2_data_stream_1_U_n_11,
      \q0_reg[7]_5\(3) => dup_2_data_stream_1_U_n_12,
      \q0_reg[7]_5\(2) => dup_2_data_stream_1_U_n_13,
      \q0_reg[7]_5\(1) => dup_2_data_stream_1_U_n_14,
      \q0_reg[7]_5\(0) => dup_2_data_stream_1_U_n_15,
      \q0_reg[7]_6\(7) => dup_2_data_stream_1_U_n_0,
      \q0_reg[7]_6\(6) => dup_2_data_stream_1_U_n_1,
      \q0_reg[7]_6\(5) => dup_2_data_stream_1_U_n_2,
      \q0_reg[7]_6\(4) => dup_2_data_stream_1_U_n_3,
      \q0_reg[7]_6\(3) => dup_2_data_stream_1_U_n_4,
      \q0_reg[7]_6\(2) => dup_2_data_stream_1_U_n_5,
      \q0_reg[7]_6\(1) => dup_2_data_stream_1_U_n_6,
      \q0_reg[7]_6\(0) => dup_2_data_stream_1_U_n_7,
      \q0_reg[7]_7\(7) => dup_2_data_stream_2_U_n_8,
      \q0_reg[7]_7\(6) => dup_2_data_stream_2_U_n_9,
      \q0_reg[7]_7\(5) => dup_2_data_stream_2_U_n_10,
      \q0_reg[7]_7\(4) => dup_2_data_stream_2_U_n_11,
      \q0_reg[7]_7\(3) => dup_2_data_stream_2_U_n_12,
      \q0_reg[7]_7\(2) => dup_2_data_stream_2_U_n_13,
      \q0_reg[7]_7\(1) => dup_2_data_stream_2_U_n_14,
      \q0_reg[7]_7\(0) => dup_2_data_stream_2_U_n_15,
      \q0_reg[7]_8\(7) => dup_2_data_stream_2_U_n_0,
      \q0_reg[7]_8\(6) => dup_2_data_stream_2_U_n_1,
      \q0_reg[7]_8\(5) => dup_2_data_stream_2_U_n_2,
      \q0_reg[7]_8\(4) => dup_2_data_stream_2_U_n_3,
      \q0_reg[7]_8\(3) => dup_2_data_stream_2_U_n_4,
      \q0_reg[7]_8\(2) => dup_2_data_stream_2_U_n_5,
      \q0_reg[7]_8\(1) => dup_2_data_stream_2_U_n_6,
      \q0_reg[7]_8\(0) => dup_2_data_stream_2_U_n_7,
      shiftReg_ce => shiftReg_ce_10,
      shiftReg_ce_0 => shiftReg_ce_9,
      shiftReg_ce_1 => shiftReg_ce_8
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
Mat2AXIvideo_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo
     port map (
      D(23 downto 16) => dste_data_stream_2_s_dout(7 downto 0),
      D(15 downto 8) => dste_data_stream_1_s_dout(7 downto 0),
      D(7 downto 0) => dste_data_stream_0_s_dout(7 downto 0),
      Mat2AXIvideo_U0_ap_start => Mat2AXIvideo_U0_ap_start,
      Mat2AXIvideo_U0_img_data_stream_2_V_read => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dste_data_stream_0_s_empty_n => dste_data_stream_0_s_empty_n,
      dste_data_stream_1_s_empty_n => dste_data_stream_1_s_empty_n,
      dste_data_stream_2_s_empty_n => dste_data_stream_2_s_empty_n,
      image_out_TDATA(23 downto 0) => image_out_TDATA(23 downto 0),
      image_out_TLAST(0) => image_out_TLAST(0),
      image_out_TREADY => image_out_TREADY,
      image_out_TUSER(0) => image_out_TUSER(0),
      image_out_TVALID => image_out_TVALID,
      \t_V_reg_169_reg[0]_0\ => Mat2AXIvideo_U0_n_0
    );
RGB2Gray_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RGB2Gray
     port map (
      E(0) => shiftReg_ce_15,
      RGB2Gray_U0_ap_ready => RGB2Gray_U0_ap_ready,
      RGB2Gray_U0_ap_start => RGB2Gray_U0_ap_start,
      RGB2Gray_U0_img_in_data_stream_1_V_read => RGB2Gray_U0_img_in_data_stream_1_V_read,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3_reg_0 => RGB2Gray_U0_n_1,
      ap_enable_reg_pp0_iter3_reg_1 => RGB2Gray_U0_n_3,
      ap_enable_reg_pp0_iter3_reg_2 => RGB2Gray_U0_n_5,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dsta_data_stream_0_s_full_n => dsta_data_stream_0_s_full_n,
      dsta_data_stream_1_s_full_n => dsta_data_stream_1_s_full_n,
      dsta_data_stream_2_s_full_n => dsta_data_stream_2_s_full_n,
      img_in_data_stream_0_V_dout(7 downto 0) => src_data_stream_0_V_dout(7 downto 0),
      img_in_data_stream_1_V_dout(7 downto 0) => src_data_stream_1_V_dout(7 downto 0),
      img_in_data_stream_2_V_dout(7 downto 0) => src_data_stream_2_V_dout(7 downto 0),
      img_out_data_stream_1_V_din(7 downto 0) => RGB2Gray_U0_img_out_data_stream_1_V_din(7 downto 0),
      internal_full_n_reg(0) => shiftReg_ce_14,
      internal_full_n_reg_0(0) => shiftReg_ce_13,
      src_data_stream_0_V_empty_n => src_data_stream_0_V_empty_n,
      src_data_stream_1_V_empty_n => src_data_stream_1_V_empty_n,
      src_data_stream_2_V_empty_n => src_data_stream_2_V_empty_n,
      start_for_Filter2D_1_U0_full_n => start_for_Filter2D_1_U0_full_n,
      start_once_reg => start_once_reg_12,
      start_once_reg_reg_0 => RGB2Gray_U0_n_6
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
addSobel_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_addSobel
     port map (
      D(7 downto 0) => \SRL_SIG_reg[0]_20\(7 downto 0),
      Q(7 downto 0) => \SRL_SIG_reg[1]_21\(7 downto 0),
      addSobel_U0_ap_ready => addSobel_U0_ap_ready,
      addSobel_U0_ap_start => addSobel_U0_ap_start,
      addSobel_U0_img_inb_data_stream_1_V_read => addSobel_U0_img_inb_data_stream_1_V_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \col_reg_240_reg[0]_0\ => dstc_data_stream_1_s_U_n_1,
      dstd_data_stream_0_s_empty_n => dstd_data_stream_0_s_empty_n,
      dstd_data_stream_1_s_empty_n => dstd_data_stream_1_s_empty_n,
      dste_data_stream_0_s_full_n => dste_data_stream_0_s_full_n,
      dste_data_stream_1_s_full_n => dste_data_stream_1_s_full_n,
      dste_data_stream_2_s_full_n => dste_data_stream_2_s_full_n,
      \exitcond_reg_302_reg[0]_0\ => addSobel_U0_n_1,
      img_ina_data_stream_0_V_dout(6 downto 0) => dstc_data_stream_0_s_dout(6 downto 0),
      img_ina_data_stream_1_V_dout(6 downto 0) => dstc_data_stream_1_s_dout(6 downto 0),
      img_ina_data_stream_2_V_dout(6 downto 0) => dstc_data_stream_2_s_dout(6 downto 0),
      shiftReg_addr => shiftReg_addr,
      shiftReg_addr_2 => shiftReg_addr_30,
      shiftReg_addr_3 => shiftReg_addr_22,
      shiftReg_addr_4 => shiftReg_addr_33,
      shiftReg_addr_5 => shiftReg_addr_25,
      shiftReg_addr_6 => shiftReg_addr_36,
      shiftReg_ce => shiftReg_ce_18,
      shiftReg_ce_0 => shiftReg_ce_17,
      shiftReg_ce_1 => shiftReg_ce_16,
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg_19,
      start_once_reg_reg_0 => addSobel_U0_n_7,
      \tmp_2_reg_311_reg[7]_0\(7 downto 0) => addSobel_U0_img_out_data_stream_0_V_din(7 downto 0),
      \tmp_2_reg_311_reg[7]_1\(7 downto 0) => \SRL_SIG_reg[0]_29\(7 downto 0),
      \tmp_2_reg_311_reg[7]_2\(7 downto 0) => \SRL_SIG_reg[1]_28\(7 downto 0),
      \tmp_3_reg_316_reg[7]_0\(7 downto 0) => addSobel_U0_img_out_data_stream_1_V_din(7 downto 0),
      \tmp_3_reg_316_reg[7]_1\(7 downto 0) => \SRL_SIG_reg[0]_23\(7 downto 0),
      \tmp_3_reg_316_reg[7]_2\(7 downto 0) => \SRL_SIG_reg[1]_24\(7 downto 0),
      \tmp_3_reg_316_reg[7]_3\(7 downto 0) => \SRL_SIG_reg[0]_32\(7 downto 0),
      \tmp_3_reg_316_reg[7]_4\(7 downto 0) => \SRL_SIG_reg[1]_31\(7 downto 0),
      \tmp_4_reg_321_reg[7]_0\(7 downto 0) => addSobel_U0_img_out_data_stream_2_V_din(7 downto 0),
      \tmp_4_reg_321_reg[7]_1\(7 downto 0) => \SRL_SIG_reg[0]_26\(7 downto 0),
      \tmp_4_reg_321_reg[7]_2\(7 downto 0) => \SRL_SIG_reg[1]_27\(7 downto 0),
      \tmp_4_reg_321_reg[7]_3\(7 downto 0) => \SRL_SIG_reg[0]_35\(7 downto 0),
      \tmp_4_reg_321_reg[7]_4\(7 downto 0) => \SRL_SIG_reg[1]_34\(7 downto 0)
    );
dsta_data_stream_0_s_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A
     port map (
      D(7 downto 0) => RGB2Gray_U0_img_out_data_stream_1_V_din(7 downto 0),
      E(0) => shiftReg_ce_15,
      Filter2D_1_U0_p_src_data_stream_1_V_read => Filter2D_1_U0_p_src_data_stream_1_V_read,
      \SRL_SIG_reg[1][7]\(7) => dsta_data_stream_0_s_U_n_2,
      \SRL_SIG_reg[1][7]\(6) => dsta_data_stream_0_s_U_n_3,
      \SRL_SIG_reg[1][7]\(5) => dsta_data_stream_0_s_U_n_4,
      \SRL_SIG_reg[1][7]\(4) => dsta_data_stream_0_s_U_n_5,
      \SRL_SIG_reg[1][7]\(3) => dsta_data_stream_0_s_U_n_6,
      \SRL_SIG_reg[1][7]\(2) => dsta_data_stream_0_s_U_n_7,
      \SRL_SIG_reg[1][7]\(1) => dsta_data_stream_0_s_U_n_8,
      \SRL_SIG_reg[1][7]\(0) => dsta_data_stream_0_s_U_n_9,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      d1(7 downto 0) => d1(7 downto 0),
      dsta_data_stream_0_s_empty_n => dsta_data_stream_0_s_empty_n,
      dsta_data_stream_0_s_full_n => dsta_data_stream_0_s_full_n,
      \mOutPtr_reg[0]_0\ => RGB2Gray_U0_n_1,
      p_src_data_stream_0_V_dout(7 downto 0) => dsta_data_stream_0_s_dout(7 downto 0),
      ram_reg_0_63_0_2 => Filter2D_1_U0_n_4,
      ram_reg_0_63_7_7(7) => Filter2D_1_U0_n_46,
      ram_reg_0_63_7_7(6) => Filter2D_1_U0_n_47,
      ram_reg_0_63_7_7(5) => Filter2D_1_U0_n_48,
      ram_reg_0_63_7_7(4) => Filter2D_1_U0_n_49,
      ram_reg_0_63_7_7(3) => Filter2D_1_U0_n_50,
      ram_reg_0_63_7_7(2) => Filter2D_1_U0_n_51,
      ram_reg_0_63_7_7(1) => Filter2D_1_U0_n_52,
      ram_reg_0_63_7_7(0) => Filter2D_1_U0_n_53,
      ram_reg_0_63_7_7_0(7 downto 0) => q0_6(7 downto 0)
    );
dsta_data_stream_1_s_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_0
     port map (
      D(7 downto 0) => RGB2Gray_U0_img_out_data_stream_1_V_din(7 downto 0),
      E(0) => shiftReg_ce_14,
      Filter2D_1_U0_p_src_data_stream_1_V_read => Filter2D_1_U0_p_src_data_stream_1_V_read,
      \SRL_SIG_reg[1][7]\(7) => dsta_data_stream_1_s_U_n_2,
      \SRL_SIG_reg[1][7]\(6) => dsta_data_stream_1_s_U_n_3,
      \SRL_SIG_reg[1][7]\(5) => dsta_data_stream_1_s_U_n_4,
      \SRL_SIG_reg[1][7]\(4) => dsta_data_stream_1_s_U_n_5,
      \SRL_SIG_reg[1][7]\(3) => dsta_data_stream_1_s_U_n_6,
      \SRL_SIG_reg[1][7]\(2) => dsta_data_stream_1_s_U_n_7,
      \SRL_SIG_reg[1][7]\(1) => dsta_data_stream_1_s_U_n_8,
      \SRL_SIG_reg[1][7]\(0) => dsta_data_stream_1_s_U_n_9,
      \SRL_SIG_reg[1][7]_0\(7) => dsta_data_stream_1_s_U_n_10,
      \SRL_SIG_reg[1][7]_0\(6) => dsta_data_stream_1_s_U_n_11,
      \SRL_SIG_reg[1][7]_0\(5) => dsta_data_stream_1_s_U_n_12,
      \SRL_SIG_reg[1][7]_0\(4) => dsta_data_stream_1_s_U_n_13,
      \SRL_SIG_reg[1][7]_0\(3) => dsta_data_stream_1_s_U_n_14,
      \SRL_SIG_reg[1][7]_0\(2) => dsta_data_stream_1_s_U_n_15,
      \SRL_SIG_reg[1][7]_0\(1) => dsta_data_stream_1_s_U_n_16,
      \SRL_SIG_reg[1][7]_0\(0) => dsta_data_stream_1_s_U_n_17,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dsta_data_stream_1_s_empty_n => dsta_data_stream_1_s_empty_n,
      dsta_data_stream_1_s_full_n => dsta_data_stream_1_s_full_n,
      \mOutPtr_reg[0]_0\ => RGB2Gray_U0_n_3,
      p_src_data_stream_1_V_dout(7 downto 0) => dsta_data_stream_1_s_dout(7 downto 0),
      ram_reg_0_63_0_2 => Filter2D_1_U0_n_4,
      ram_reg_0_63_7_7(7) => Filter2D_1_U0_n_30,
      ram_reg_0_63_7_7(6) => Filter2D_1_U0_n_31,
      ram_reg_0_63_7_7(5) => Filter2D_1_U0_n_32,
      ram_reg_0_63_7_7(4) => Filter2D_1_U0_n_33,
      ram_reg_0_63_7_7(3) => Filter2D_1_U0_n_34,
      ram_reg_0_63_7_7(2) => Filter2D_1_U0_n_35,
      ram_reg_0_63_7_7(1) => Filter2D_1_U0_n_36,
      ram_reg_0_63_7_7(0) => Filter2D_1_U0_n_37,
      ram_reg_0_63_7_7_0(7) => Filter2D_1_U0_n_22,
      ram_reg_0_63_7_7_0(6) => Filter2D_1_U0_n_23,
      ram_reg_0_63_7_7_0(5) => Filter2D_1_U0_n_24,
      ram_reg_0_63_7_7_0(4) => Filter2D_1_U0_n_25,
      ram_reg_0_63_7_7_0(3) => Filter2D_1_U0_n_26,
      ram_reg_0_63_7_7_0(2) => Filter2D_1_U0_n_27,
      ram_reg_0_63_7_7_0(1) => Filter2D_1_U0_n_28,
      ram_reg_0_63_7_7_0(0) => Filter2D_1_U0_n_29
    );
dsta_data_stream_2_s_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_1
     port map (
      D(7 downto 0) => RGB2Gray_U0_img_out_data_stream_1_V_din(7 downto 0),
      E(0) => shiftReg_ce_13,
      Filter2D_1_U0_p_src_data_stream_1_V_read => Filter2D_1_U0_p_src_data_stream_1_V_read,
      \SRL_SIG_reg[1][7]\(7) => dsta_data_stream_2_s_U_n_2,
      \SRL_SIG_reg[1][7]\(6) => dsta_data_stream_2_s_U_n_3,
      \SRL_SIG_reg[1][7]\(5) => dsta_data_stream_2_s_U_n_4,
      \SRL_SIG_reg[1][7]\(4) => dsta_data_stream_2_s_U_n_5,
      \SRL_SIG_reg[1][7]\(3) => dsta_data_stream_2_s_U_n_6,
      \SRL_SIG_reg[1][7]\(2) => dsta_data_stream_2_s_U_n_7,
      \SRL_SIG_reg[1][7]\(1) => dsta_data_stream_2_s_U_n_8,
      \SRL_SIG_reg[1][7]\(0) => dsta_data_stream_2_s_U_n_9,
      \SRL_SIG_reg[1][7]_0\(7) => dsta_data_stream_2_s_U_n_10,
      \SRL_SIG_reg[1][7]_0\(6) => dsta_data_stream_2_s_U_n_11,
      \SRL_SIG_reg[1][7]_0\(5) => dsta_data_stream_2_s_U_n_12,
      \SRL_SIG_reg[1][7]_0\(4) => dsta_data_stream_2_s_U_n_13,
      \SRL_SIG_reg[1][7]_0\(3) => dsta_data_stream_2_s_U_n_14,
      \SRL_SIG_reg[1][7]_0\(2) => dsta_data_stream_2_s_U_n_15,
      \SRL_SIG_reg[1][7]_0\(1) => dsta_data_stream_2_s_U_n_16,
      \SRL_SIG_reg[1][7]_0\(0) => dsta_data_stream_2_s_U_n_17,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dsta_data_stream_2_s_empty_n => dsta_data_stream_2_s_empty_n,
      dsta_data_stream_2_s_full_n => dsta_data_stream_2_s_full_n,
      \mOutPtr_reg[0]_0\ => RGB2Gray_U0_n_5,
      p_src_data_stream_2_V_dout(7 downto 0) => dsta_data_stream_2_s_dout(7 downto 0),
      q0(7) => Filter2D_1_U0_n_6,
      q0(6) => Filter2D_1_U0_n_7,
      q0(5) => Filter2D_1_U0_n_8,
      q0(4) => Filter2D_1_U0_n_9,
      q0(3) => Filter2D_1_U0_n_10,
      q0(2) => Filter2D_1_U0_n_11,
      q0(1) => Filter2D_1_U0_n_12,
      q0(0) => Filter2D_1_U0_n_13,
      ram_reg_0_63_0_2 => Filter2D_1_U0_n_4,
      ram_reg_0_63_7_7(7) => Filter2D_1_U0_n_14,
      ram_reg_0_63_7_7(6) => Filter2D_1_U0_n_15,
      ram_reg_0_63_7_7(5) => Filter2D_1_U0_n_16,
      ram_reg_0_63_7_7(4) => Filter2D_1_U0_n_17,
      ram_reg_0_63_7_7(3) => Filter2D_1_U0_n_18,
      ram_reg_0_63_7_7(2) => Filter2D_1_U0_n_19,
      ram_reg_0_63_7_7(1) => Filter2D_1_U0_n_20,
      ram_reg_0_63_7_7(0) => Filter2D_1_U0_n_21
    );
dstb_data_stream_0_s_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_2
     port map (
      D(7 downto 0) => dstb_data_stream_0_s_dout(7 downto 0),
      E(0) => shiftReg_ce_5,
      \SRL_SIG_reg[0][7]\(7 downto 0) => Filter2D_1_U0_p_dst_data_stream_0_V_din(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dstb_data_stream_0_s_empty_n => dstb_data_stream_0_s_empty_n,
      dstb_data_stream_0_s_full_n => dstb_data_stream_0_s_full_n,
      duplicate_U0_img_outb_data_stream_2_V_write => duplicate_U0_img_outb_data_stream_2_V_write,
      \mOutPtr_reg[0]_0\ => Filter2D_1_U0_n_5,
      \mOutPtr_reg[0]_1\ => Filter2D_1_U0_n_1,
      \mOutPtr_reg[1]_0\ => Filter2D_1_U0_n_55
    );
dstb_data_stream_1_s_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_3
     port map (
      D(7 downto 0) => dstb_data_stream_1_s_dout(7 downto 0),
      E(0) => shiftReg_ce_4,
      \SRL_SIG_reg[0][7]\(7 downto 0) => Filter2D_1_U0_p_dst_data_stream_1_V_din(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dstb_data_stream_1_s_empty_n => dstb_data_stream_1_s_empty_n,
      dstb_data_stream_1_s_full_n => dstb_data_stream_1_s_full_n,
      duplicate_U0_img_outb_data_stream_2_V_write => duplicate_U0_img_outb_data_stream_2_V_write,
      \mOutPtr_reg[0]_0\ => Filter2D_1_U0_n_5,
      \mOutPtr_reg[0]_1\ => Filter2D_1_U0_n_1,
      \mOutPtr_reg[1]_0\ => Filter2D_1_U0_n_57
    );
dstb_data_stream_2_s_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_4
     port map (
      D(7 downto 0) => dstb_data_stream_2_s_dout(7 downto 0),
      E(0) => shiftReg_ce_3,
      \SRL_SIG_reg[0][7]\(7 downto 0) => Filter2D_1_U0_p_dst_data_stream_2_V_din(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dstb_data_stream_2_s_empty_n => dstb_data_stream_2_s_empty_n,
      dstb_data_stream_2_s_full_n => dstb_data_stream_2_s_full_n,
      duplicate_U0_img_outb_data_stream_2_V_write => duplicate_U0_img_outb_data_stream_2_V_write,
      \mOutPtr_reg[0]_0\ => Filter2D_1_U0_n_5,
      \mOutPtr_reg[0]_1\ => Filter2D_1_U0_n_1,
      \mOutPtr_reg[1]_0\ => Filter2D_1_U0_n_59
    );
dstc_data_stream_0_s_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_5
     port map (
      D(7 downto 0) => \SRL_SIG_reg[0]_20\(7 downto 0),
      Q(7 downto 0) => \SRL_SIG_reg[1]_21\(7 downto 0),
      \SRL_SIG_reg[0][0]\ => Filter2D93_U0_n_66,
      \SRL_SIG_reg[0][0]_0\ => Filter2D93_U0_n_58,
      \SRL_SIG_reg[0][1]\ => Filter2D93_U0_n_59,
      \SRL_SIG_reg[0][2]\ => Filter2D93_U0_n_60,
      \SRL_SIG_reg[0][3]\ => Filter2D93_U0_n_61,
      \SRL_SIG_reg[0][4]\ => Filter2D93_U0_n_62,
      \SRL_SIG_reg[0][5]\ => Filter2D93_U0_n_63,
      \SRL_SIG_reg[0][6]\ => Filter2D93_U0_n_64,
      \SRL_SIG_reg[0][7]\ => Filter2D93_U0_n_65,
      addSobel_U0_img_inb_data_stream_1_V_read => addSobel_U0_img_inb_data_stream_1_V_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dstc_data_stream_0_s_empty_n => dstc_data_stream_0_s_empty_n,
      dstc_data_stream_0_s_full_n => dstc_data_stream_0_s_full_n,
      img_ina_data_stream_0_V_dout(6 downto 0) => dstc_data_stream_0_s_dout(6 downto 0),
      \mOutPtr_reg[0]_0\ => Filter2D93_U0_n_53,
      shiftReg_addr => shiftReg_addr,
      shiftReg_ce => shiftReg_ce_1
    );
dstc_data_stream_1_s_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_6
     port map (
      D(7 downto 0) => \SRL_SIG_reg[0]_23\(7 downto 0),
      Q(7 downto 0) => \SRL_SIG_reg[1]_24\(7 downto 0),
      \SRL_SIG_reg[0][0]\ => Filter2D93_U0_n_75,
      \SRL_SIG_reg[0][0]_0\ => Filter2D93_U0_n_67,
      \SRL_SIG_reg[0][1]\ => Filter2D93_U0_n_68,
      \SRL_SIG_reg[0][2]\ => Filter2D93_U0_n_69,
      \SRL_SIG_reg[0][3]\ => Filter2D93_U0_n_70,
      \SRL_SIG_reg[0][4]\ => Filter2D93_U0_n_71,
      \SRL_SIG_reg[0][5]\ => Filter2D93_U0_n_72,
      \SRL_SIG_reg[0][6]\ => Filter2D93_U0_n_73,
      \SRL_SIG_reg[0][7]\ => Filter2D93_U0_n_74,
      addSobel_U0_img_inb_data_stream_1_V_read => addSobel_U0_img_inb_data_stream_1_V_read,
      \ap_CS_fsm[3]_i_3__2\ => addSobel_U0_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dstc_data_stream_0_s_empty_n => dstc_data_stream_0_s_empty_n,
      dstc_data_stream_1_s_full_n => dstc_data_stream_1_s_full_n,
      dstc_data_stream_2_s_empty_n => dstc_data_stream_2_s_empty_n,
      dstd_data_stream_2_s_empty_n => dstd_data_stream_2_s_empty_n,
      img_ina_data_stream_1_V_dout(6 downto 0) => dstc_data_stream_1_s_dout(6 downto 0),
      internal_empty_n_reg_0 => dstc_data_stream_1_s_U_n_1,
      \mOutPtr_reg[0]_0\ => Filter2D93_U0_n_55,
      shiftReg_addr => shiftReg_addr_22,
      shiftReg_ce => shiftReg_ce_0
    );
dstc_data_stream_2_s_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_7
     port map (
      D(7 downto 0) => \SRL_SIG_reg[0]_26\(7 downto 0),
      Q(7 downto 0) => \SRL_SIG_reg[1]_27\(7 downto 0),
      \SRL_SIG_reg[0][0]\ => Filter2D93_U0_n_84,
      \SRL_SIG_reg[0][0]_0\ => Filter2D93_U0_n_76,
      \SRL_SIG_reg[0][1]\ => Filter2D93_U0_n_77,
      \SRL_SIG_reg[0][2]\ => Filter2D93_U0_n_78,
      \SRL_SIG_reg[0][3]\ => Filter2D93_U0_n_79,
      \SRL_SIG_reg[0][4]\ => Filter2D93_U0_n_80,
      \SRL_SIG_reg[0][5]\ => Filter2D93_U0_n_81,
      \SRL_SIG_reg[0][6]\ => Filter2D93_U0_n_82,
      \SRL_SIG_reg[0][7]\ => Filter2D93_U0_n_83,
      addSobel_U0_img_inb_data_stream_1_V_read => addSobel_U0_img_inb_data_stream_1_V_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dstc_data_stream_2_s_empty_n => dstc_data_stream_2_s_empty_n,
      dstc_data_stream_2_s_full_n => dstc_data_stream_2_s_full_n,
      img_ina_data_stream_2_V_dout(6 downto 0) => dstc_data_stream_2_s_dout(6 downto 0),
      \mOutPtr_reg[0]_0\ => Filter2D93_U0_n_57,
      shiftReg_addr => shiftReg_addr_25,
      shiftReg_ce => shiftReg_ce
    );
dstd_data_stream_0_s_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_8
     port map (
      D(7 downto 0) => \SRL_SIG_reg[0]_29\(7 downto 0),
      Q(7 downto 0) => \SRL_SIG_reg[1]_28\(7 downto 0),
      \SRL_SIG_reg[0][0]\ => Filter2D_U0_n_59,
      \SRL_SIG_reg[0][0]_0\ => Filter2D_U0_n_60,
      \SRL_SIG_reg[0][1]\ => Filter2D_U0_n_61,
      \SRL_SIG_reg[0][2]\ => Filter2D_U0_n_62,
      \SRL_SIG_reg[0][3]\ => Filter2D_U0_n_63,
      \SRL_SIG_reg[0][4]\ => Filter2D_U0_n_64,
      \SRL_SIG_reg[0][5]\ => Filter2D_U0_n_65,
      \SRL_SIG_reg[0][6]\ => Filter2D_U0_n_66,
      \SRL_SIG_reg[0][7]\ => Filter2D_U0_n_67,
      addSobel_U0_img_inb_data_stream_1_V_read => addSobel_U0_img_inb_data_stream_1_V_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dstd_data_stream_0_s_empty_n => dstd_data_stream_0_s_empty_n,
      dstd_data_stream_0_s_full_n => dstd_data_stream_0_s_full_n,
      \mOutPtr_reg[0]_0\ => Filter2D_U0_n_52,
      shiftReg_addr => shiftReg_addr_30,
      shiftReg_ce => shiftReg_ce_10
    );
dstd_data_stream_1_s_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_9
     port map (
      D(7 downto 0) => \SRL_SIG_reg[0]_32\(7 downto 0),
      Q(7 downto 0) => \SRL_SIG_reg[1]_31\(7 downto 0),
      \SRL_SIG_reg[0][0]\ => Filter2D_U0_n_58,
      \SRL_SIG_reg[0][0]_0\ => Filter2D_U0_n_68,
      \SRL_SIG_reg[0][1]\ => Filter2D_U0_n_69,
      \SRL_SIG_reg[0][2]\ => Filter2D_U0_n_70,
      \SRL_SIG_reg[0][3]\ => Filter2D_U0_n_71,
      \SRL_SIG_reg[0][4]\ => Filter2D_U0_n_72,
      \SRL_SIG_reg[0][5]\ => Filter2D_U0_n_73,
      \SRL_SIG_reg[0][6]\ => Filter2D_U0_n_74,
      \SRL_SIG_reg[0][7]\ => Filter2D_U0_n_75,
      addSobel_U0_img_inb_data_stream_1_V_read => addSobel_U0_img_inb_data_stream_1_V_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dstd_data_stream_1_s_empty_n => dstd_data_stream_1_s_empty_n,
      dstd_data_stream_1_s_full_n => dstd_data_stream_1_s_full_n,
      \mOutPtr_reg[0]_0\ => Filter2D_U0_n_54,
      shiftReg_addr => shiftReg_addr_33,
      shiftReg_ce => shiftReg_ce_9
    );
dstd_data_stream_2_s_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_10
     port map (
      D(7 downto 0) => \SRL_SIG_reg[0]_35\(7 downto 0),
      Q(7 downto 0) => \SRL_SIG_reg[1]_34\(7 downto 0),
      \SRL_SIG_reg[0][0]\ => Filter2D_U0_n_57,
      \SRL_SIG_reg[0][0]_0\ => Filter2D_U0_n_76,
      \SRL_SIG_reg[0][1]\ => Filter2D_U0_n_77,
      \SRL_SIG_reg[0][2]\ => Filter2D_U0_n_78,
      \SRL_SIG_reg[0][3]\ => Filter2D_U0_n_79,
      \SRL_SIG_reg[0][4]\ => Filter2D_U0_n_80,
      \SRL_SIG_reg[0][5]\ => Filter2D_U0_n_81,
      \SRL_SIG_reg[0][6]\ => Filter2D_U0_n_82,
      \SRL_SIG_reg[0][7]\ => Filter2D_U0_n_83,
      addSobel_U0_img_inb_data_stream_1_V_read => addSobel_U0_img_inb_data_stream_1_V_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dstd_data_stream_2_s_empty_n => dstd_data_stream_2_s_empty_n,
      dstd_data_stream_2_s_full_n => dstd_data_stream_2_s_full_n,
      \mOutPtr_reg[0]_0\ => Filter2D_U0_n_56,
      shiftReg_addr => shiftReg_addr_36,
      shiftReg_ce => shiftReg_ce_8
    );
dste_data_stream_0_s_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_11
     port map (
      D(7 downto 0) => dste_data_stream_0_s_dout(7 downto 0),
      Mat2AXIvideo_U0_img_data_stream_2_V_read => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      \SRL_SIG_reg[0][7]\(7 downto 0) => addSobel_U0_img_out_data_stream_0_V_din(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dste_data_stream_0_s_empty_n => dste_data_stream_0_s_empty_n,
      dste_data_stream_0_s_full_n => dste_data_stream_0_s_full_n,
      shiftReg_ce => shiftReg_ce_18
    );
dste_data_stream_1_s_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_12
     port map (
      D(7 downto 0) => dste_data_stream_1_s_dout(7 downto 0),
      Mat2AXIvideo_U0_img_data_stream_2_V_read => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      \SRL_SIG_reg[0][7]\(7 downto 0) => addSobel_U0_img_out_data_stream_1_V_din(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dste_data_stream_1_s_empty_n => dste_data_stream_1_s_empty_n,
      dste_data_stream_1_s_full_n => dste_data_stream_1_s_full_n,
      shiftReg_ce => shiftReg_ce_17
    );
dste_data_stream_2_s_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_13
     port map (
      D(7 downto 0) => dste_data_stream_2_s_dout(7 downto 0),
      Mat2AXIvideo_U0_img_data_stream_2_V_read => Mat2AXIvideo_U0_img_data_stream_2_V_read,
      \SRL_SIG_reg[0][7]\(7 downto 0) => addSobel_U0_img_out_data_stream_2_V_din(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dste_data_stream_2_s_empty_n => dste_data_stream_2_s_empty_n,
      dste_data_stream_2_s_full_n => dste_data_stream_2_s_full_n,
      shiftReg_ce => shiftReg_ce_16
    );
dup_1_data_stream_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_14
     port map (
      D(7 downto 0) => dstb_data_stream_0_s_dout(7 downto 0),
      Filter2D93_U0_p_src_data_stream_V2_read => Filter2D93_U0_p_src_data_stream_V2_read,
      \SRL_SIG_reg[1][7]\(7) => dup_1_data_stream_0_U_n_0,
      \SRL_SIG_reg[1][7]\(6) => dup_1_data_stream_0_U_n_1,
      \SRL_SIG_reg[1][7]\(5) => dup_1_data_stream_0_U_n_2,
      \SRL_SIG_reg[1][7]\(4) => dup_1_data_stream_0_U_n_3,
      \SRL_SIG_reg[1][7]\(3) => dup_1_data_stream_0_U_n_4,
      \SRL_SIG_reg[1][7]\(2) => dup_1_data_stream_0_U_n_5,
      \SRL_SIG_reg[1][7]\(1) => dup_1_data_stream_0_U_n_6,
      \SRL_SIG_reg[1][7]\(0) => dup_1_data_stream_0_U_n_7,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      d1(7 downto 0) => d1_37(7 downto 0),
      dup_1_data_stream_0_empty_n => dup_1_data_stream_0_empty_n,
      dup_1_data_stream_0_full_n => dup_1_data_stream_0_full_n,
      duplicate_U0_img_outb_data_stream_2_V_write => duplicate_U0_img_outb_data_stream_2_V_write,
      p_src_data_stream_V_dout(7 downto 0) => dup_1_data_stream_0_dout(7 downto 0),
      ram_reg_0_63_0_2 => Filter2D93_U0_n_2,
      ram_reg_0_63_7_7(7) => Filter2D93_U0_n_44,
      ram_reg_0_63_7_7(6) => Filter2D93_U0_n_45,
      ram_reg_0_63_7_7(5) => Filter2D93_U0_n_46,
      ram_reg_0_63_7_7(4) => Filter2D93_U0_n_47,
      ram_reg_0_63_7_7(3) => Filter2D93_U0_n_48,
      ram_reg_0_63_7_7(2) => Filter2D93_U0_n_49,
      ram_reg_0_63_7_7(1) => Filter2D93_U0_n_50,
      ram_reg_0_63_7_7(0) => Filter2D93_U0_n_51,
      ram_reg_0_63_7_7_0(7 downto 0) => q0(7 downto 0)
    );
dup_1_data_stream_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_15
     port map (
      D(7 downto 0) => dstb_data_stream_1_s_dout(7 downto 0),
      Filter2D93_U0_p_src_data_stream_V2_read => Filter2D93_U0_p_src_data_stream_V2_read,
      \SRL_SIG_reg[1][7]\(7) => dup_1_data_stream_1_U_n_1,
      \SRL_SIG_reg[1][7]\(6) => dup_1_data_stream_1_U_n_2,
      \SRL_SIG_reg[1][7]\(5) => dup_1_data_stream_1_U_n_3,
      \SRL_SIG_reg[1][7]\(4) => dup_1_data_stream_1_U_n_4,
      \SRL_SIG_reg[1][7]\(3) => dup_1_data_stream_1_U_n_5,
      \SRL_SIG_reg[1][7]\(2) => dup_1_data_stream_1_U_n_6,
      \SRL_SIG_reg[1][7]\(1) => dup_1_data_stream_1_U_n_7,
      \SRL_SIG_reg[1][7]\(0) => dup_1_data_stream_1_U_n_8,
      \SRL_SIG_reg[1][7]_0\(7) => dup_1_data_stream_1_U_n_9,
      \SRL_SIG_reg[1][7]_0\(6) => dup_1_data_stream_1_U_n_10,
      \SRL_SIG_reg[1][7]_0\(5) => dup_1_data_stream_1_U_n_11,
      \SRL_SIG_reg[1][7]_0\(4) => dup_1_data_stream_1_U_n_12,
      \SRL_SIG_reg[1][7]_0\(3) => dup_1_data_stream_1_U_n_13,
      \SRL_SIG_reg[1][7]_0\(2) => dup_1_data_stream_1_U_n_14,
      \SRL_SIG_reg[1][7]_0\(1) => dup_1_data_stream_1_U_n_15,
      \SRL_SIG_reg[1][7]_0\(0) => dup_1_data_stream_1_U_n_16,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dstb_data_stream_0_s_empty_n => dstb_data_stream_0_s_empty_n,
      dstb_data_stream_1_s_empty_n => dstb_data_stream_1_s_empty_n,
      dup_1_data_stream_1_empty_n => dup_1_data_stream_1_empty_n,
      dup_2_data_stream_0_full_n => dup_2_data_stream_0_full_n,
      dup_2_data_stream_1_full_n => dup_2_data_stream_1_full_n,
      dup_2_data_stream_2_full_n => dup_2_data_stream_2_full_n,
      duplicate_U0_img_outb_data_stream_2_V_write => duplicate_U0_img_outb_data_stream_2_V_write,
      internal_full_n_reg_0 => dup_1_data_stream_1_U_n_0,
      p_src_data_stream_V1_dout(7 downto 0) => dup_1_data_stream_1_dout(7 downto 0),
      ram_reg_0_63_0_2 => Filter2D93_U0_n_2,
      ram_reg_0_63_7_7(7) => Filter2D93_U0_n_28,
      ram_reg_0_63_7_7(6) => Filter2D93_U0_n_29,
      ram_reg_0_63_7_7(5) => Filter2D93_U0_n_30,
      ram_reg_0_63_7_7(4) => Filter2D93_U0_n_31,
      ram_reg_0_63_7_7(3) => Filter2D93_U0_n_32,
      ram_reg_0_63_7_7(2) => Filter2D93_U0_n_33,
      ram_reg_0_63_7_7(1) => Filter2D93_U0_n_34,
      ram_reg_0_63_7_7(0) => Filter2D93_U0_n_35,
      ram_reg_0_63_7_7_0(7) => Filter2D93_U0_n_20,
      ram_reg_0_63_7_7_0(6) => Filter2D93_U0_n_21,
      ram_reg_0_63_7_7_0(5) => Filter2D93_U0_n_22,
      ram_reg_0_63_7_7_0(4) => Filter2D93_U0_n_23,
      ram_reg_0_63_7_7_0(3) => Filter2D93_U0_n_24,
      ram_reg_0_63_7_7_0(2) => Filter2D93_U0_n_25,
      ram_reg_0_63_7_7_0(1) => Filter2D93_U0_n_26,
      ram_reg_0_63_7_7_0(0) => Filter2D93_U0_n_27
    );
dup_1_data_stream_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_16
     port map (
      D(7 downto 0) => dstb_data_stream_2_s_dout(7 downto 0),
      Filter2D93_U0_p_src_data_stream_V2_read => Filter2D93_U0_p_src_data_stream_V2_read,
      \SRL_SIG_reg[1][7]\(7) => dup_1_data_stream_2_U_n_0,
      \SRL_SIG_reg[1][7]\(6) => dup_1_data_stream_2_U_n_1,
      \SRL_SIG_reg[1][7]\(5) => dup_1_data_stream_2_U_n_2,
      \SRL_SIG_reg[1][7]\(4) => dup_1_data_stream_2_U_n_3,
      \SRL_SIG_reg[1][7]\(3) => dup_1_data_stream_2_U_n_4,
      \SRL_SIG_reg[1][7]\(2) => dup_1_data_stream_2_U_n_5,
      \SRL_SIG_reg[1][7]\(1) => dup_1_data_stream_2_U_n_6,
      \SRL_SIG_reg[1][7]\(0) => dup_1_data_stream_2_U_n_7,
      \SRL_SIG_reg[1][7]_0\(7) => dup_1_data_stream_2_U_n_8,
      \SRL_SIG_reg[1][7]_0\(6) => dup_1_data_stream_2_U_n_9,
      \SRL_SIG_reg[1][7]_0\(5) => dup_1_data_stream_2_U_n_10,
      \SRL_SIG_reg[1][7]_0\(4) => dup_1_data_stream_2_U_n_11,
      \SRL_SIG_reg[1][7]_0\(3) => dup_1_data_stream_2_U_n_12,
      \SRL_SIG_reg[1][7]_0\(2) => dup_1_data_stream_2_U_n_13,
      \SRL_SIG_reg[1][7]_0\(1) => dup_1_data_stream_2_U_n_14,
      \SRL_SIG_reg[1][7]_0\(0) => dup_1_data_stream_2_U_n_15,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dup_1_data_stream_2_empty_n => dup_1_data_stream_2_empty_n,
      dup_1_data_stream_2_full_n => dup_1_data_stream_2_full_n,
      duplicate_U0_img_outb_data_stream_2_V_write => duplicate_U0_img_outb_data_stream_2_V_write,
      p_src_data_stream_V2_dout(7 downto 0) => dup_1_data_stream_2_dout(7 downto 0),
      q0(7) => Filter2D93_U0_n_4,
      q0(6) => Filter2D93_U0_n_5,
      q0(5) => Filter2D93_U0_n_6,
      q0(4) => Filter2D93_U0_n_7,
      q0(3) => Filter2D93_U0_n_8,
      q0(2) => Filter2D93_U0_n_9,
      q0(1) => Filter2D93_U0_n_10,
      q0(0) => Filter2D93_U0_n_11,
      ram_reg_0_63_0_2 => Filter2D93_U0_n_2,
      ram_reg_0_63_7_7(7) => Filter2D93_U0_n_12,
      ram_reg_0_63_7_7(6) => Filter2D93_U0_n_13,
      ram_reg_0_63_7_7(5) => Filter2D93_U0_n_14,
      ram_reg_0_63_7_7(4) => Filter2D93_U0_n_15,
      ram_reg_0_63_7_7(3) => Filter2D93_U0_n_16,
      ram_reg_0_63_7_7(2) => Filter2D93_U0_n_17,
      ram_reg_0_63_7_7(1) => Filter2D93_U0_n_18,
      ram_reg_0_63_7_7(0) => Filter2D93_U0_n_19
    );
dup_2_data_stream_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_17
     port map (
      Filter2D_U0_p_src_data_stream_2_V_read => Filter2D_U0_p_src_data_stream_2_V_read,
      \SRL_SIG_reg[1][7]\(7) => dup_2_data_stream_0_U_n_0,
      \SRL_SIG_reg[1][7]\(6) => dup_2_data_stream_0_U_n_1,
      \SRL_SIG_reg[1][7]\(5) => dup_2_data_stream_0_U_n_2,
      \SRL_SIG_reg[1][7]\(4) => dup_2_data_stream_0_U_n_3,
      \SRL_SIG_reg[1][7]\(3) => dup_2_data_stream_0_U_n_4,
      \SRL_SIG_reg[1][7]\(2) => dup_2_data_stream_0_U_n_5,
      \SRL_SIG_reg[1][7]\(1) => dup_2_data_stream_0_U_n_6,
      \SRL_SIG_reg[1][7]\(0) => dup_2_data_stream_0_U_n_7,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      d1(7 downto 0) => d1_38(7 downto 0),
      dup_2_data_stream_0_empty_n => dup_2_data_stream_0_empty_n,
      dup_2_data_stream_0_full_n => dup_2_data_stream_0_full_n,
      duplicate_U0_img_outb_data_stream_2_V_write => duplicate_U0_img_outb_data_stream_2_V_write,
      if_din(7 downto 0) => dstb_data_stream_0_s_dout(7 downto 0),
      p_src_data_stream_0_V_dout(7 downto 0) => dup_2_data_stream_0_dout(7 downto 0),
      ram_reg_0_63_0_2 => Filter2D_U0_n_2,
      ram_reg_0_63_7_7(7) => Filter2D_U0_n_43,
      ram_reg_0_63_7_7(6) => Filter2D_U0_n_44,
      ram_reg_0_63_7_7(5) => Filter2D_U0_n_45,
      ram_reg_0_63_7_7(4) => Filter2D_U0_n_46,
      ram_reg_0_63_7_7(3) => Filter2D_U0_n_47,
      ram_reg_0_63_7_7(2) => Filter2D_U0_n_48,
      ram_reg_0_63_7_7(1) => Filter2D_U0_n_49,
      ram_reg_0_63_7_7(0) => Filter2D_U0_n_50,
      ram_reg_0_63_7_7_0(7 downto 0) => q0_11(7 downto 0)
    );
dup_2_data_stream_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_18
     port map (
      Filter2D_U0_p_src_data_stream_2_V_read => Filter2D_U0_p_src_data_stream_2_V_read,
      \SRL_SIG_reg[1][7]\(7) => dup_2_data_stream_1_U_n_0,
      \SRL_SIG_reg[1][7]\(6) => dup_2_data_stream_1_U_n_1,
      \SRL_SIG_reg[1][7]\(5) => dup_2_data_stream_1_U_n_2,
      \SRL_SIG_reg[1][7]\(4) => dup_2_data_stream_1_U_n_3,
      \SRL_SIG_reg[1][7]\(3) => dup_2_data_stream_1_U_n_4,
      \SRL_SIG_reg[1][7]\(2) => dup_2_data_stream_1_U_n_5,
      \SRL_SIG_reg[1][7]\(1) => dup_2_data_stream_1_U_n_6,
      \SRL_SIG_reg[1][7]\(0) => dup_2_data_stream_1_U_n_7,
      \SRL_SIG_reg[1][7]_0\(7) => dup_2_data_stream_1_U_n_8,
      \SRL_SIG_reg[1][7]_0\(6) => dup_2_data_stream_1_U_n_9,
      \SRL_SIG_reg[1][7]_0\(5) => dup_2_data_stream_1_U_n_10,
      \SRL_SIG_reg[1][7]_0\(4) => dup_2_data_stream_1_U_n_11,
      \SRL_SIG_reg[1][7]_0\(3) => dup_2_data_stream_1_U_n_12,
      \SRL_SIG_reg[1][7]_0\(2) => dup_2_data_stream_1_U_n_13,
      \SRL_SIG_reg[1][7]_0\(1) => dup_2_data_stream_1_U_n_14,
      \SRL_SIG_reg[1][7]_0\(0) => dup_2_data_stream_1_U_n_15,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dup_2_data_stream_1_empty_n => dup_2_data_stream_1_empty_n,
      dup_2_data_stream_1_full_n => dup_2_data_stream_1_full_n,
      duplicate_U0_img_outb_data_stream_2_V_write => duplicate_U0_img_outb_data_stream_2_V_write,
      if_din(7 downto 0) => dstb_data_stream_1_s_dout(7 downto 0),
      p_src_data_stream_1_V_dout(7 downto 0) => dup_2_data_stream_1_dout(7 downto 0),
      ram_reg_0_63_0_2 => Filter2D_U0_n_2,
      ram_reg_0_63_7_7(7) => Filter2D_U0_n_27,
      ram_reg_0_63_7_7(6) => Filter2D_U0_n_28,
      ram_reg_0_63_7_7(5) => Filter2D_U0_n_29,
      ram_reg_0_63_7_7(4) => Filter2D_U0_n_30,
      ram_reg_0_63_7_7(3) => Filter2D_U0_n_31,
      ram_reg_0_63_7_7(2) => Filter2D_U0_n_32,
      ram_reg_0_63_7_7(1) => Filter2D_U0_n_33,
      ram_reg_0_63_7_7(0) => Filter2D_U0_n_34,
      ram_reg_0_63_7_7_0(7) => Filter2D_U0_n_19,
      ram_reg_0_63_7_7_0(6) => Filter2D_U0_n_20,
      ram_reg_0_63_7_7_0(5) => Filter2D_U0_n_21,
      ram_reg_0_63_7_7_0(4) => Filter2D_U0_n_22,
      ram_reg_0_63_7_7_0(3) => Filter2D_U0_n_23,
      ram_reg_0_63_7_7_0(2) => Filter2D_U0_n_24,
      ram_reg_0_63_7_7_0(1) => Filter2D_U0_n_25,
      ram_reg_0_63_7_7_0(0) => Filter2D_U0_n_26
    );
dup_2_data_stream_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_19
     port map (
      Filter2D_U0_p_src_data_stream_2_V_read => Filter2D_U0_p_src_data_stream_2_V_read,
      \SRL_SIG_reg[1][7]\(7) => dup_2_data_stream_2_U_n_0,
      \SRL_SIG_reg[1][7]\(6) => dup_2_data_stream_2_U_n_1,
      \SRL_SIG_reg[1][7]\(5) => dup_2_data_stream_2_U_n_2,
      \SRL_SIG_reg[1][7]\(4) => dup_2_data_stream_2_U_n_3,
      \SRL_SIG_reg[1][7]\(3) => dup_2_data_stream_2_U_n_4,
      \SRL_SIG_reg[1][7]\(2) => dup_2_data_stream_2_U_n_5,
      \SRL_SIG_reg[1][7]\(1) => dup_2_data_stream_2_U_n_6,
      \SRL_SIG_reg[1][7]\(0) => dup_2_data_stream_2_U_n_7,
      \SRL_SIG_reg[1][7]_0\(7) => dup_2_data_stream_2_U_n_8,
      \SRL_SIG_reg[1][7]_0\(6) => dup_2_data_stream_2_U_n_9,
      \SRL_SIG_reg[1][7]_0\(5) => dup_2_data_stream_2_U_n_10,
      \SRL_SIG_reg[1][7]_0\(4) => dup_2_data_stream_2_U_n_11,
      \SRL_SIG_reg[1][7]_0\(3) => dup_2_data_stream_2_U_n_12,
      \SRL_SIG_reg[1][7]_0\(2) => dup_2_data_stream_2_U_n_13,
      \SRL_SIG_reg[1][7]_0\(1) => dup_2_data_stream_2_U_n_14,
      \SRL_SIG_reg[1][7]_0\(0) => dup_2_data_stream_2_U_n_15,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dup_2_data_stream_2_empty_n => dup_2_data_stream_2_empty_n,
      dup_2_data_stream_2_full_n => dup_2_data_stream_2_full_n,
      duplicate_U0_img_outb_data_stream_2_V_write => duplicate_U0_img_outb_data_stream_2_V_write,
      if_din(7 downto 0) => dstb_data_stream_2_s_dout(7 downto 0),
      p_src_data_stream_2_V_dout(7 downto 0) => dup_2_data_stream_2_dout(7 downto 0),
      q0(7) => Filter2D_U0_n_3,
      q0(6) => Filter2D_U0_n_4,
      q0(5) => Filter2D_U0_n_5,
      q0(4) => Filter2D_U0_n_6,
      q0(3) => Filter2D_U0_n_7,
      q0(2) => Filter2D_U0_n_8,
      q0(1) => Filter2D_U0_n_9,
      q0(0) => Filter2D_U0_n_10,
      ram_reg_0_63_0_2 => Filter2D_U0_n_2,
      ram_reg_0_63_7_7(7) => Filter2D_U0_n_11,
      ram_reg_0_63_7_7(6) => Filter2D_U0_n_12,
      ram_reg_0_63_7_7(5) => Filter2D_U0_n_13,
      ram_reg_0_63_7_7(4) => Filter2D_U0_n_14,
      ram_reg_0_63_7_7(3) => Filter2D_U0_n_15,
      ram_reg_0_63_7_7(2) => Filter2D_U0_n_16,
      ram_reg_0_63_7_7(1) => Filter2D_U0_n_17,
      ram_reg_0_63_7_7(0) => Filter2D_U0_n_18
    );
duplicate_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_duplicate
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \col_reg_251_reg[0]_0\ => dup_1_data_stream_1_U_n_0,
      dstb_data_stream_2_s_empty_n => dstb_data_stream_2_s_empty_n,
      dup_1_data_stream_0_full_n => dup_1_data_stream_0_full_n,
      dup_1_data_stream_2_full_n => dup_1_data_stream_2_full_n,
      duplicate_U0_ap_ready => duplicate_U0_ap_ready,
      duplicate_U0_ap_start => duplicate_U0_ap_start,
      duplicate_U0_img_outb_data_stream_2_V_write => duplicate_U0_img_outb_data_stream_2_V_write,
      start_for_Filter2D93_U0_full_n => start_for_Filter2D93_U0_full_n,
      start_for_Filter2D_U0_full_n => start_for_Filter2D_U0_full_n,
      start_once_reg => start_once_reg_39
    );
src_data_stream_0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_20
     port map (
      AXIvideo2Mat_U0_img_data_stream_1_V_write => AXIvideo2Mat_U0_img_data_stream_1_V_write,
      RGB2Gray_U0_img_in_data_stream_1_V_read => RGB2Gray_U0_img_in_data_stream_1_V_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_0_V_din(7 downto 0),
      img_in_data_stream_0_V_dout(7 downto 0) => src_data_stream_0_V_dout(7 downto 0),
      src_data_stream_0_V_empty_n => src_data_stream_0_V_empty_n,
      src_data_stream_0_V_full_n => src_data_stream_0_V_full_n
    );
src_data_stream_1_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_21
     port map (
      AXIvideo2Mat_U0_img_data_stream_1_V_write => AXIvideo2Mat_U0_img_data_stream_1_V_write,
      RGB2Gray_U0_img_in_data_stream_1_V_read => RGB2Gray_U0_img_in_data_stream_1_V_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_1_V_din(7 downto 0),
      img_in_data_stream_1_V_dout(7 downto 0) => src_data_stream_1_V_dout(7 downto 0),
      src_data_stream_1_V_empty_n => src_data_stream_1_V_empty_n,
      src_data_stream_1_V_full_n => src_data_stream_1_V_full_n
    );
src_data_stream_2_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_22
     port map (
      AXIvideo2Mat_U0_img_data_stream_1_V_write => AXIvideo2Mat_U0_img_data_stream_1_V_write,
      RGB2Gray_U0_img_in_data_stream_1_V_read => RGB2Gray_U0_img_in_data_stream_1_V_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_2_V_din(7 downto 0),
      img_in_data_stream_2_V_dout(7 downto 0) => src_data_stream_2_V_dout(7 downto 0),
      src_data_stream_2_V_empty_n => src_data_stream_2_V_empty_n,
      src_data_stream_2_V_full_n => src_data_stream_2_V_full_n
    );
start_for_Filter2Ffa_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Filter2Ffa
     port map (
      Filter2D_1_U0_ap_ready => Filter2D_1_U0_ap_ready,
      Filter2D_1_U0_ap_start => Filter2D_1_U0_ap_start,
      RGB2Gray_U0_ap_start => RGB2Gray_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_empty_n_reg_0 => start_for_Filter2Ffa_U_n_2,
      \mOutPtr_reg[1]_0\ => RGB2Gray_U0_n_6,
      start_for_Filter2D_1_U0_full_n => start_for_Filter2D_1_U0_full_n,
      start_for_duplicate_U0_full_n => start_for_duplicate_U0_full_n,
      start_once_reg => start_once_reg_7,
      start_once_reg_0 => start_once_reg_12
    );
start_for_Filter2Hfu_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Filter2Hfu
     port map (
      Filter2D93_U0_ap_ready => Filter2D93_U0_ap_ready,
      Filter2D93_U0_ap_start => Filter2D93_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_empty_n_reg_0 => start_for_Filter2Hfu_U_n_2,
      \mOutPtr_reg[0]_0\ => start_for_duplicaGfk_U_n_2,
      \mOutPtr_reg[1]_0\ => start_for_duplicaGfk_U_n_4,
      start_for_Filter2D93_U0_full_n => start_for_Filter2D93_U0_full_n,
      start_for_addSobel_U0_full_n => start_for_addSobel_U0_full_n,
      start_once_reg => start_once_reg_2,
      start_once_reg_0 => start_once_reg_39
    );
start_for_Filter2IfE_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Filter2IfE
     port map (
      Filter2D_U0_ap_ready => Filter2D_U0_ap_ready,
      Filter2D_U0_ap_start => Filter2D_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \mOutPtr_reg[0]_0\ => start_for_duplicaGfk_U_n_2,
      \mOutPtr_reg[1]_0\ => start_for_duplicaGfk_U_n_3,
      start_for_Filter2D_U0_full_n => start_for_Filter2D_U0_full_n,
      start_once_reg => start_once_reg_39
    );
start_for_Mat2AXIKfY_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Mat2AXIKfY
     port map (
      Mat2AXIvideo_U0_ap_start => Mat2AXIvideo_U0_ap_start,
      addSobel_U0_ap_start => addSobel_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \mOutPtr_reg[0]_0\ => Mat2AXIvideo_U0_n_0,
      \mOutPtr_reg[1]_0\ => addSobel_U0_n_7,
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg_19
    );
start_for_RGB2GraEe0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_RGB2GraEe0
     port map (
      RGB2Gray_U0_ap_ready => RGB2Gray_U0_ap_ready,
      RGB2Gray_U0_ap_start => RGB2Gray_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      start_for_RGB2Gray_U0_full_n => start_for_RGB2Gray_U0_full_n,
      start_once_reg => start_once_reg
    );
start_for_addSobeJfO_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_addSobeJfO
     port map (
      Filter2D93_U0_ap_start => Filter2D93_U0_ap_start,
      addSobel_U0_ap_ready => addSobel_U0_ap_ready,
      addSobel_U0_ap_start => addSobel_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      start_for_addSobel_U0_full_n => start_for_addSobel_U0_full_n,
      start_once_reg => start_once_reg_2
    );
start_for_duplicaGfk_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_duplicaGfk
     port map (
      Filter2D_1_U0_ap_start => Filter2D_1_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      duplicate_U0_ap_ready => duplicate_U0_ap_ready,
      duplicate_U0_ap_start => duplicate_U0_ap_start,
      internal_empty_n_reg_0 => start_for_duplicaGfk_U_n_2,
      internal_empty_n_reg_1 => start_for_duplicaGfk_U_n_3,
      internal_empty_n_reg_2 => start_for_duplicaGfk_U_n_4,
      start_for_Filter2D93_U0_full_n => start_for_Filter2D93_U0_full_n,
      start_for_Filter2D_U0_full_n => start_for_Filter2D_U0_full_n,
      start_for_duplicate_U0_full_n => start_for_duplicate_U0_full_n,
      start_once_reg => start_once_reg_39,
      start_once_reg_0 => start_once_reg_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    image_in_TVALID : in STD_LOGIC;
    image_in_TREADY : out STD_LOGIC;
    image_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    image_in_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    image_in_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    image_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_out_TVALID : out STD_LOGIC;
    image_out_TREADY : in STD_LOGIC;
    image_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    image_out_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    image_out_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    image_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    image_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    image_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    image_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_ced_0_0,ced,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "ced,Vivado 2018.3";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF image_in:image_out, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of image_in_TREADY : signal is "xilinx.com:interface:axis:1.0 image_in TREADY";
  attribute X_INTERFACE_INFO of image_in_TVALID : signal is "xilinx.com:interface:axis:1.0 image_in TVALID";
  attribute X_INTERFACE_INFO of image_out_TREADY : signal is "xilinx.com:interface:axis:1.0 image_out TREADY";
  attribute X_INTERFACE_INFO of image_out_TVALID : signal is "xilinx.com:interface:axis:1.0 image_out TVALID";
  attribute X_INTERFACE_INFO of image_in_TDATA : signal is "xilinx.com:interface:axis:1.0 image_in TDATA";
  attribute X_INTERFACE_INFO of image_in_TDEST : signal is "xilinx.com:interface:axis:1.0 image_in TDEST";
  attribute X_INTERFACE_PARAMETER of image_in_TDEST : signal is "XIL_INTERFACENAME image_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of image_in_TID : signal is "xilinx.com:interface:axis:1.0 image_in TID";
  attribute X_INTERFACE_INFO of image_in_TKEEP : signal is "xilinx.com:interface:axis:1.0 image_in TKEEP";
  attribute X_INTERFACE_INFO of image_in_TLAST : signal is "xilinx.com:interface:axis:1.0 image_in TLAST";
  attribute X_INTERFACE_INFO of image_in_TSTRB : signal is "xilinx.com:interface:axis:1.0 image_in TSTRB";
  attribute X_INTERFACE_INFO of image_in_TUSER : signal is "xilinx.com:interface:axis:1.0 image_in TUSER";
  attribute X_INTERFACE_INFO of image_out_TDATA : signal is "xilinx.com:interface:axis:1.0 image_out TDATA";
  attribute X_INTERFACE_INFO of image_out_TDEST : signal is "xilinx.com:interface:axis:1.0 image_out TDEST";
  attribute X_INTERFACE_PARAMETER of image_out_TDEST : signal is "XIL_INTERFACENAME image_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of image_out_TID : signal is "xilinx.com:interface:axis:1.0 image_out TID";
  attribute X_INTERFACE_INFO of image_out_TKEEP : signal is "xilinx.com:interface:axis:1.0 image_out TKEEP";
  attribute X_INTERFACE_INFO of image_out_TLAST : signal is "xilinx.com:interface:axis:1.0 image_out TLAST";
  attribute X_INTERFACE_INFO of image_out_TSTRB : signal is "xilinx.com:interface:axis:1.0 image_out TSTRB";
  attribute X_INTERFACE_INFO of image_out_TUSER : signal is "xilinx.com:interface:axis:1.0 image_out TUSER";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ced
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      image_in_TDATA(23 downto 0) => image_in_TDATA(23 downto 0),
      image_in_TDEST(0) => image_in_TDEST(0),
      image_in_TID(0) => image_in_TID(0),
      image_in_TKEEP(2 downto 0) => image_in_TKEEP(2 downto 0),
      image_in_TLAST(0) => image_in_TLAST(0),
      image_in_TREADY => image_in_TREADY,
      image_in_TSTRB(2 downto 0) => image_in_TSTRB(2 downto 0),
      image_in_TUSER(0) => image_in_TUSER(0),
      image_in_TVALID => image_in_TVALID,
      image_out_TDATA(23 downto 0) => image_out_TDATA(23 downto 0),
      image_out_TDEST(0) => image_out_TDEST(0),
      image_out_TID(0) => image_out_TID(0),
      image_out_TKEEP(2 downto 0) => image_out_TKEEP(2 downto 0),
      image_out_TLAST(0) => image_out_TLAST(0),
      image_out_TREADY => image_out_TREADY,
      image_out_TSTRB(2 downto 0) => image_out_TSTRB(2 downto 0),
      image_out_TUSER(0) => image_out_TUSER(0),
      image_out_TVALID => image_out_TVALID
    );
end STRUCTURE;
