Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/gina/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decode_stage_tb_behav xil_defaultlib.decode_stage_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gina/Facultad/Arqui/MIPS/project_1.srcs/sources_1/imports/Downloads/ID_stage.v" Line 1. Module ID_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gina/Facultad/Arqui/MIPS/project_1.srcs/sources_1/imports/Downloads/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gina/Facultad/Arqui/MIPS/project_1.srcs/sources_1/imports/Downloads/ID_stage.v" Line 1. Module ID_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gina/Facultad/Arqui/MIPS/project_1.srcs/sources_1/imports/Downloads/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.word_extender
Compiling module xil_defaultlib.mux_aluSrc
Compiling module xil_defaultlib.shift2left(BUS_WIDTH=26)
Compiling module xil_defaultlib.sign_extend(BUS_WIDTH=28)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ID_stage
Compiling module xil_defaultlib.decode_stage_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decode_stage_tb_behav
