Simulator report for AZ1
Wed Mar 01 14:27:01 2023
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 213 nodes    ;
; Simulation Coverage         ;      64.32 % ;
; Total Number of Transitions ; 726          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                            ;
+--------------------------------------------------------------------------------------------+------------------+---------------+
; Option                                                                                     ; Setting          ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------+---------------+
; Simulation mode                                                                            ; Functional       ; Timing        ;
; Start time                                                                                 ; 0 ns             ; 0 ns          ;
; Simulation results format                                                                  ; CVWF             ;               ;
; Vector input source                                                                        ; AZ1FinalTest.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On               ; On            ;
; Check outputs                                                                              ; Off              ; Off           ;
; Report simulation coverage                                                                 ; On               ; On            ;
; Display complete 1/0 value coverage report                                                 ; On               ; On            ;
; Display missing 1-value coverage report                                                    ; On               ; On            ;
; Display missing 0-value coverage report                                                    ; On               ; On            ;
; Detect setup and hold time violations                                                      ; Off              ; Off           ;
; Detect glitches                                                                            ; Off              ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off              ; Off           ;
; Generate Signal Activity File                                                              ; Off              ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off              ; Off           ;
; Group bus channels in simulation results                                                   ; Off              ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On               ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE       ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off              ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off              ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto             ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      64.32 % ;
; Total nodes checked                                 ; 213          ;
; Total output ports checked                          ; 213          ;
; Total output ports with complete 1/0-value coverage ; 137          ;
; Total output ports with no 1/0-value coverage       ; 56           ;
; Total output ports with no 1-value coverage         ; 59           ;
; Total output ports with no 0-value coverage         ; 73           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                          ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+
; Node Name                                                               ; Output Port Name                                                        ; Output Port Type ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+
; |AZ1FINAL|eleven                                                        ; |AZ1FINAL|eleven                                                        ; pin_out          ;
; |AZ1FINAL|D0[3]                                                         ; |AZ1FINAL|D0[3]                                                         ; out              ;
; |AZ1FINAL|D0[2]                                                         ; |AZ1FINAL|D0[2]                                                         ; out              ;
; |AZ1FINAL|D0[1]                                                         ; |AZ1FINAL|D0[1]                                                         ; out              ;
; |AZ1FINAL|D0[0]                                                         ; |AZ1FINAL|D0[0]                                                         ; out              ;
; |AZ1FINAL|D1[1]                                                         ; |AZ1FINAL|D1[1]                                                         ; out              ;
; |AZ1FINAL|D1[0]                                                         ; |AZ1FINAL|D1[0]                                                         ; out              ;
; |AZ1FINAL|D2[0]                                                         ; |AZ1FINAL|D2[0]                                                         ; out              ;
; |AZ1FINAL|D3[2]                                                         ; |AZ1FINAL|D3[2]                                                         ; out              ;
; |AZ1FINAL|D3[1]                                                         ; |AZ1FINAL|D3[1]                                                         ; out              ;
; |AZ1FINAL|D3[0]                                                         ; |AZ1FINAL|D3[0]                                                         ; out              ;
; |AZ1FINAL|three                                                         ; |AZ1FINAL|three                                                         ; pin_out          ;
; |AZ1FINAL|3_final:inst1|inst15                                          ; |AZ1FINAL|3_final:inst1|inst15                                          ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst7                       ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst7                       ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst16                      ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst16                      ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst                        ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst                        ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst11                      ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst11                      ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst7                       ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst7                       ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst15                      ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst15                      ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst2|FA:inst|HA:inst1|inst2          ; |AZ1FINAL|3_final:inst1|4BitAdder:inst2|FA:inst|HA:inst1|inst2          ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst2|FA:inst6|inst                   ; |AZ1FINAL|3_final:inst1|4BitAdder:inst2|FA:inst6|inst                   ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst2|FA:inst6|HA:inst1|inst          ; |AZ1FINAL|3_final:inst1|4BitAdder:inst2|FA:inst6|HA:inst1|inst          ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst2|FA:inst6|HA:inst1|inst2         ; |AZ1FINAL|3_final:inst1|4BitAdder:inst2|FA:inst6|HA:inst1|inst2         ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst2|FA:inst6|HA:inst2|inst2         ; |AZ1FINAL|3_final:inst1|4BitAdder:inst2|FA:inst6|HA:inst2|inst2         ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst7                       ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst7                       ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst16                      ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst16                      ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst7                        ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst7                        ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst16                       ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst16                       ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst                         ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst                         ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst11                       ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst11                       ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst1|FA:inst|HA:inst1|inst2          ; |AZ1FINAL|3_final:inst1|4BitAdder:inst1|FA:inst|HA:inst1|inst2          ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst1|FA:inst6|inst                   ; |AZ1FINAL|3_final:inst1|4BitAdder:inst1|FA:inst6|inst                   ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst1|FA:inst6|HA:inst1|inst          ; |AZ1FINAL|3_final:inst1|4BitAdder:inst1|FA:inst6|HA:inst1|inst          ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst|HA:inst1|inst2          ; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst|HA:inst1|inst2          ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst6|HA:inst1|inst2         ; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst6|HA:inst1|inst2         ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst6|HA:inst2|inst2         ; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst6|HA:inst2|inst2         ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst7|inst                   ; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst7|inst                   ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst7|HA:inst1|inst          ; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst7|HA:inst1|inst          ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst7                      ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst7                      ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst16                     ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst16                     ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst14                     ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst14                     ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst                       ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst                       ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst13                     ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst13                     ; out0             ;
; |AZ1FINAL|myMain11:inst|inst21                                          ; |AZ1FINAL|myMain11:inst|inst21                                          ; out0             ;
; |AZ1FINAL|myMain11:inst|inst20                                          ; |AZ1FINAL|myMain11:inst|inst20                                          ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst25|FA:inst6|HA:inst2|inst         ; |AZ1FINAL|myMain11:inst|4BitAdder:inst25|FA:inst6|HA:inst2|inst         ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst25|FA:inst6|HA:inst2|inst2        ; |AZ1FINAL|myMain11:inst|4BitAdder:inst25|FA:inst6|HA:inst2|inst2        ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst25|FA:inst7|inst                  ; |AZ1FINAL|myMain11:inst|4BitAdder:inst25|FA:inst7|inst                  ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst25|FA:inst7|HA:inst2|inst2        ; |AZ1FINAL|myMain11:inst|4BitAdder:inst25|FA:inst7|HA:inst2|inst2        ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst25|FA:inst8|HA:inst2|inst2        ; |AZ1FINAL|myMain11:inst|4BitAdder:inst25|FA:inst8|HA:inst2|inst2        ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst22|FA:inst6|HA:inst2|inst2        ; |AZ1FINAL|myMain11:inst|4BitAdder:inst22|FA:inst6|HA:inst2|inst2        ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst22|FA:inst7|inst                  ; |AZ1FINAL|myMain11:inst|4BitAdder:inst22|FA:inst7|inst                  ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst22|FA:inst7|HA:inst2|inst2        ; |AZ1FINAL|myMain11:inst|4BitAdder:inst22|FA:inst7|HA:inst2|inst2        ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst22|FA:inst8|HA:inst2|inst2        ; |AZ1FINAL|myMain11:inst|4BitAdder:inst22|FA:inst8|HA:inst2|inst2        ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst|HA:inst1|inst          ; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst|HA:inst1|inst          ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst|HA:inst1|inst2         ; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst|HA:inst1|inst2         ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst6|inst                  ; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst6|inst                  ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst6|HA:inst1|inst         ; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst6|HA:inst1|inst         ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst6|HA:inst1|inst2        ; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst6|HA:inst1|inst2        ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst6|HA:inst2|inst         ; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst6|HA:inst2|inst         ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst7|inst                  ; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst7|inst                  ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst7|HA:inst1|inst2        ; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst7|HA:inst1|inst2        ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst7|HA:inst2|inst         ; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst7|HA:inst2|inst         ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst7|HA:inst2|inst2        ; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst7|HA:inst2|inst2        ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst8|inst                  ; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst8|inst                  ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst8|HA:inst1|inst2        ; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst8|HA:inst1|inst2        ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst8|HA:inst2|inst         ; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst8|HA:inst2|inst         ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst8|HA:inst2|inst2        ; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst8|HA:inst2|inst2        ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst22                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst22                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst23                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst23                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst26                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst26                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst28                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst28                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst27                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst27                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst30                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst30                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst31                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst31                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst34                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst34                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst35                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst35                             ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitCMP:inst26|2BitCMP:inst2|inst3              ; |AZ1FINAL|myMain11:inst|4BitCMP:inst26|2BitCMP:inst2|inst3              ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitCMP:inst26|2BitCMP:inst|inst3               ; |AZ1FINAL|myMain11:inst|4BitCMP:inst26|2BitCMP:inst|inst3               ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitCMP:inst26|2BitCMP:inst|inst5               ; |AZ1FINAL|myMain11:inst|4BitCMP:inst26|2BitCMP:inst|inst5               ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst17|inst22                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst17|inst22                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst17|inst24                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst17|inst24                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst17|inst23                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst17|inst23                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst17|inst26                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst17|inst26                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst17|inst28                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst17|inst28                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst17|inst27                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst17|inst27                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst17|inst30                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst17|inst30                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst17|inst32                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst17|inst32                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst17|inst31                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst17|inst31                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst17|inst34                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst17|inst34                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst17|inst36                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst17|inst36                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst17|inst35                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst17|inst35                             ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst24|FA:inst6|HA:inst2|inst2        ; |AZ1FINAL|myMain11:inst|4BitAdder:inst24|FA:inst6|HA:inst2|inst2        ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst24|FA:inst7|inst                  ; |AZ1FINAL|myMain11:inst|4BitAdder:inst24|FA:inst7|inst                  ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst24|FA:inst7|HA:inst2|inst2        ; |AZ1FINAL|myMain11:inst|4BitAdder:inst24|FA:inst7|HA:inst2|inst2        ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst24|FA:inst8|HA:inst2|inst2        ; |AZ1FINAL|myMain11:inst|4BitAdder:inst24|FA:inst8|HA:inst2|inst2        ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst19|FA:inst6|HA:inst2|inst2        ; |AZ1FINAL|myMain11:inst|4BitAdder:inst19|FA:inst6|HA:inst2|inst2        ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst19|FA:inst7|inst                  ; |AZ1FINAL|myMain11:inst|4BitAdder:inst19|FA:inst7|inst                  ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst19|FA:inst7|HA:inst2|inst2        ; |AZ1FINAL|myMain11:inst|4BitAdder:inst19|FA:inst7|HA:inst2|inst2        ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst19|FA:inst8|HA:inst2|inst2        ; |AZ1FINAL|myMain11:inst|4BitAdder:inst19|FA:inst8|HA:inst2|inst2        ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst|HA:inst1|inst            ; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst|HA:inst1|inst            ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst|HA:inst1|inst2           ; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst|HA:inst1|inst2           ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst6|inst                    ; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst6|inst                    ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst6|HA:inst1|inst           ; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst6|HA:inst1|inst           ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst6|HA:inst1|inst2          ; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst6|HA:inst1|inst2          ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst6|HA:inst2|inst           ; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst6|HA:inst2|inst           ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst7|inst                    ; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst7|inst                    ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst7|HA:inst1|inst           ; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst7|HA:inst1|inst           ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst7|HA:inst2|inst           ; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst7|HA:inst2|inst           ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst7|HA:inst2|inst2          ; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst7|HA:inst2|inst2          ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst8|HA:inst2|inst2          ; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst8|HA:inst2|inst2          ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst22                              ; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst22                              ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst23                              ; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst23                              ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst26                              ; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst26                              ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst27                              ; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst27                              ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst34                              ; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst34                              ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst35                              ; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst35                              ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitCMP:inst27|2BitCMP:inst|inst3               ; |AZ1FINAL|myMain11:inst|4BitCMP:inst27|2BitCMP:inst|inst3               ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitCMP:inst27|2BitCMP:inst|inst5               ; |AZ1FINAL|myMain11:inst|4BitCMP:inst27|2BitCMP:inst|inst5               ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst16|inst22                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst16|inst22                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst16|inst24                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst16|inst24                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst16|inst23                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst16|inst23                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst16|inst26                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst16|inst26                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst16|inst28                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst16|inst28                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst16|inst27                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst16|inst27                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst16|inst30                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst16|inst30                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst16|inst32                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst16|inst32                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst16|inst34                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst16|inst34                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst16|inst36                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst16|inst36                             ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst16|inst35                             ; |AZ1FINAL|myMain11:inst|2MUX1:inst16|inst35                             ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitCMP:inst28|inst5                            ; |AZ1FINAL|myMain11:inst|4BitCMP:inst28|inst5                            ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitCMP:inst28|2BitCMP:inst2|inst3              ; |AZ1FINAL|myMain11:inst|4BitCMP:inst28|2BitCMP:inst2|inst3              ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitCMP:inst28|2BitCMP:inst2|1BitCMP:inst8|inst ; |AZ1FINAL|myMain11:inst|4BitCMP:inst28|2BitCMP:inst2|1BitCMP:inst8|inst ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitCMP:inst28|2BitCMP:inst2|1BitCMP:inst|inst  ; |AZ1FINAL|myMain11:inst|4BitCMP:inst28|2BitCMP:inst2|1BitCMP:inst|inst  ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitCMP:inst28|2BitCMP:inst|inst3               ; |AZ1FINAL|myMain11:inst|4BitCMP:inst28|2BitCMP:inst|inst3               ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitCMP:inst28|2BitCMP:inst|1BitCMP:inst8|inst  ; |AZ1FINAL|myMain11:inst|4BitCMP:inst28|2BitCMP:inst|1BitCMP:inst8|inst  ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitCMP:inst28|2BitCMP:inst|1BitCMP:inst|inst   ; |AZ1FINAL|myMain11:inst|4BitCMP:inst28|2BitCMP:inst|1BitCMP:inst|inst   ; out0             ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; Node Name                                                       ; Output Port Name                                                ; Output Port Type ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; |AZ1FINAL|D1[3]                                                 ; |AZ1FINAL|D1[3]                                                 ; out              ;
; |AZ1FINAL|D2[3]                                                 ; |AZ1FINAL|D2[3]                                                 ; out              ;
; |AZ1FINAL|D2[2]                                                 ; |AZ1FINAL|D2[2]                                                 ; out              ;
; |AZ1FINAL|D3[3]                                                 ; |AZ1FINAL|D3[3]                                                 ; out              ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst15              ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst15              ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst14              ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst14              ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst10              ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst10              ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst12              ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst12              ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst13              ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst13              ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst16              ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst16              ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst14              ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst14              ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst                ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst                ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst10              ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst10              ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst12              ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst12              ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst13              ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst13              ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst11              ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst11              ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst2|FA:inst|HA:inst1|inst   ; |AZ1FINAL|3_final:inst1|4BitAdder:inst2|FA:inst|HA:inst1|inst   ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst2|FA:inst6|HA:inst2|inst  ; |AZ1FINAL|3_final:inst1|4BitAdder:inst2|FA:inst6|HA:inst2|inst  ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst15              ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst15              ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst14              ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst14              ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst                ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst                ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst10              ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst10              ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst12              ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst12              ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst13              ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst13              ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst11              ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst11              ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst15               ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst15               ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst14               ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst14               ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst10               ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst10               ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst12               ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst12               ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst13               ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst13               ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst1|FA:inst|HA:inst1|inst   ; |AZ1FINAL|3_final:inst1|4BitAdder:inst1|FA:inst|HA:inst1|inst   ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst1|FA:inst6|HA:inst1|inst2 ; |AZ1FINAL|3_final:inst1|4BitAdder:inst1|FA:inst6|HA:inst1|inst2 ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst1|FA:inst6|HA:inst2|inst  ; |AZ1FINAL|3_final:inst1|4BitAdder:inst1|FA:inst6|HA:inst2|inst  ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst1|FA:inst6|HA:inst2|inst2 ; |AZ1FINAL|3_final:inst1|4BitAdder:inst1|FA:inst6|HA:inst2|inst2 ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst|HA:inst1|inst   ; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst|HA:inst1|inst   ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst6|inst           ; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst6|inst           ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst6|HA:inst1|inst  ; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst6|HA:inst1|inst  ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst6|HA:inst2|inst  ; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst6|HA:inst2|inst  ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst7|HA:inst2|inst  ; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst7|HA:inst2|inst  ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst15             ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst15             ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst10             ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst10             ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst12             ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst12             ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst11             ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst11             ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst7|HA:inst1|inst ; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst7|HA:inst1|inst ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst8|HA:inst1|inst ; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst8|HA:inst1|inst ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst24                     ; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst24                     ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst32                     ; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst32                     ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst36                     ; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst36                     ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst24|FA:inst7|HA:inst2|inst ; |AZ1FINAL|myMain11:inst|4BitAdder:inst24|FA:inst7|HA:inst2|inst ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst19|FA:inst7|HA:inst2|inst ; |AZ1FINAL|myMain11:inst|4BitAdder:inst19|FA:inst7|HA:inst2|inst ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst8|inst            ; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst8|inst            ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst8|HA:inst1|inst   ; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst8|HA:inst1|inst   ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst8|HA:inst1|inst2  ; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst8|HA:inst1|inst2  ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst8|HA:inst2|inst   ; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst8|HA:inst2|inst   ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst24                      ; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst24                      ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst28                      ; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst28                      ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst32                      ; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst32                      ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst36                      ; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst36                      ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitCMP:inst27|inst5                    ; |AZ1FINAL|myMain11:inst|4BitCMP:inst27|inst5                    ; out0             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                               ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; Node Name                                                        ; Output Port Name                                                 ; Output Port Type ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; |AZ1FINAL|D1[3]                                                  ; |AZ1FINAL|D1[3]                                                  ; out              ;
; |AZ1FINAL|D1[2]                                                  ; |AZ1FINAL|D1[2]                                                  ; out              ;
; |AZ1FINAL|D2[2]                                                  ; |AZ1FINAL|D2[2]                                                  ; out              ;
; |AZ1FINAL|D2[1]                                                  ; |AZ1FINAL|D2[1]                                                  ; out              ;
; |AZ1FINAL|D3[3]                                                  ; |AZ1FINAL|D3[3]                                                  ; out              ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst15               ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst15               ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst14               ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst14               ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst10               ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst10               ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst12               ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst12               ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst13               ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst6|inst13               ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst14               ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst14               ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst                 ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst                 ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst10               ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst10               ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst12               ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst12               ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst13               ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst13               ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst11               ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst5|inst11               ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst2|FA:inst|HA:inst1|inst    ; |AZ1FINAL|3_final:inst1|4BitAdder:inst2|FA:inst|HA:inst1|inst    ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst2|FA:inst6|HA:inst2|inst   ; |AZ1FINAL|3_final:inst1|4BitAdder:inst2|FA:inst6|HA:inst2|inst   ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst15               ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst15               ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst14               ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst14               ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst                 ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst                 ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst10               ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst10               ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst12               ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst12               ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst13               ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst13               ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst11               ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst4|inst11               ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst15                ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst15                ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst14                ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst14                ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst10                ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst10                ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst12                ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst12                ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst13                ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst|inst13                ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst1|FA:inst|HA:inst1|inst    ; |AZ1FINAL|3_final:inst1|4BitAdder:inst1|FA:inst|HA:inst1|inst    ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst1|FA:inst6|HA:inst1|inst2  ; |AZ1FINAL|3_final:inst1|4BitAdder:inst1|FA:inst6|HA:inst1|inst2  ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst1|FA:inst6|HA:inst2|inst   ; |AZ1FINAL|3_final:inst1|4BitAdder:inst1|FA:inst6|HA:inst2|inst   ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst1|FA:inst6|HA:inst2|inst2  ; |AZ1FINAL|3_final:inst1|4BitAdder:inst1|FA:inst6|HA:inst2|inst2  ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst|HA:inst1|inst    ; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst|HA:inst1|inst    ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst6|inst            ; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst6|inst            ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst6|HA:inst1|inst   ; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst6|HA:inst1|inst   ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst6|HA:inst2|inst   ; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst6|HA:inst2|inst   ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst7|HA:inst1|inst2  ; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst7|HA:inst1|inst2  ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst7|HA:inst2|inst   ; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst7|HA:inst2|inst   ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst7|HA:inst2|inst2  ; |AZ1FINAL|3_final:inst1|4BitAdder:inst3|FA:inst7|HA:inst2|inst2  ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst15              ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst15              ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst10              ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst10              ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst12              ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst12              ; out0             ;
; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst11              ; |AZ1FINAL|3_final:inst1|4BitRemainder:inst11|inst11              ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst25|FA:inst7|HA:inst2|inst  ; |AZ1FINAL|myMain11:inst|4BitAdder:inst25|FA:inst7|HA:inst2|inst  ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst22|FA:inst6|HA:inst2|inst  ; |AZ1FINAL|myMain11:inst|4BitAdder:inst22|FA:inst6|HA:inst2|inst  ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst22|FA:inst7|HA:inst2|inst  ; |AZ1FINAL|myMain11:inst|4BitAdder:inst22|FA:inst7|HA:inst2|inst  ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst6|HA:inst2|inst2 ; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst6|HA:inst2|inst2 ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst7|HA:inst1|inst  ; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst7|HA:inst1|inst  ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst8|HA:inst1|inst  ; |AZ1FINAL|myMain11:inst|4BitAdder:inst23|FA:inst8|HA:inst1|inst  ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst24                      ; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst24                      ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst32                      ; |AZ1FINAL|myMain11:inst|2MUX1:inst12|inst32                      ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitCMP:inst26|inst5                     ; |AZ1FINAL|myMain11:inst|4BitCMP:inst26|inst5                     ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst24|FA:inst6|HA:inst2|inst  ; |AZ1FINAL|myMain11:inst|4BitAdder:inst24|FA:inst6|HA:inst2|inst  ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst24|FA:inst7|HA:inst2|inst  ; |AZ1FINAL|myMain11:inst|4BitAdder:inst24|FA:inst7|HA:inst2|inst  ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst19|FA:inst6|HA:inst2|inst  ; |AZ1FINAL|myMain11:inst|4BitAdder:inst19|FA:inst6|HA:inst2|inst  ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst19|FA:inst7|HA:inst2|inst  ; |AZ1FINAL|myMain11:inst|4BitAdder:inst19|FA:inst7|HA:inst2|inst  ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst6|HA:inst2|inst2   ; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst6|HA:inst2|inst2   ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst7|HA:inst1|inst2   ; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst7|HA:inst1|inst2   ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst8|inst             ; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst8|inst             ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst8|HA:inst1|inst    ; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst8|HA:inst1|inst    ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst8|HA:inst1|inst2   ; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst8|HA:inst1|inst2   ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst8|HA:inst2|inst    ; |AZ1FINAL|myMain11:inst|4BitAdder:inst|FA:inst8|HA:inst2|inst    ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst24                       ; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst24                       ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst28                       ; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst28                       ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst30                       ; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst30                       ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst32                       ; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst32                       ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst31                       ; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst31                       ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst36                       ; |AZ1FINAL|myMain11:inst|2MUX1:inst5|inst36                       ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitCMP:inst27|inst5                     ; |AZ1FINAL|myMain11:inst|4BitCMP:inst27|inst5                     ; out0             ;
; |AZ1FINAL|myMain11:inst|4BitCMP:inst27|2BitCMP:inst2|inst3       ; |AZ1FINAL|myMain11:inst|4BitCMP:inst27|2BitCMP:inst2|inst3       ; out0             ;
; |AZ1FINAL|myMain11:inst|2MUX1:inst16|inst31                      ; |AZ1FINAL|myMain11:inst|2MUX1:inst16|inst31                      ; out0             ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Wed Mar 01 14:27:00 2023
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off AZ1 -c AZ1
Info: Using vector source file "C:/Users/user/Desktop/DSD LAB/AZ1/AZ1FinalTest.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      64.32 %
Info: Number of transitions in simulation is 726
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 155 megabytes
    Info: Processing ended: Wed Mar 01 14:27:01 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


