---
layout: default
title: Appendix 2.1 - Glossary of 2.5D/3D Packaging Terms
---

---

# ğŸ“˜ Appendix 2.1ï¼š2.5D/3Dãƒ‘ãƒƒã‚±ãƒ¼ã‚¸é–¢é€£ç”¨èªé›†  
**Appendix 2.1: Glossary of Terms for 2.5D/3D Packaging**

---

## ğŸ“Œ ã¯ã˜ã‚ã« / Introduction

æœ¬è£œè¶³è³‡æ–™ã§ã¯ã€**ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆæŠ€è¡“ã‚„å…ˆç«¯ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸**ã«é–¢ã™ã‚‹å®Ÿè·µçš„ãªç”¨èªãƒ»ç•¥èªã‚’  
**ç°¡æ½”ã‹ã¤è‹±èªä½µè¨˜**ã§ã¾ã¨ã‚ã¦ã„ã¾ã™ã€‚  
*This appendix provides concise definitions of key terms and acronyms used in chiplet and advanced packaging domains.*

---

## ğŸ”¤ ç”¨èªä¸€è¦§ï¼ˆã‚¢ãƒ«ãƒ•ã‚¡ãƒ™ãƒƒãƒˆé †ï¼‰  
**Glossary (Alphabetical Order)**

| ğŸ§© ç”¨èª / Term | ğŸ“˜ æ„å‘³ãƒ»èª¬æ˜ / Definition |
|----------------|-----------------------------|
| **2.5D** | ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶ã‚„RDLä¸Šã«è¤‡æ•°ãƒ€ã‚¤ã‚’æ°´å¹³é…ç½®ã™ã‚‹æ–¹å¼<br>*Horizontal die placement using interposers or RDLs* |
| **3D IC** | TSVã‚„Hybrid Bondingã‚’ç”¨ã„ãŸå‚ç›´ç©å±¤ICæ§‹é€ <br>*ICs stacked vertically via TSVs or hybrid bonding* |
| **Bump** | ãƒãƒƒãƒ—é–“ã®é‡‘å±æ¥ç¶šçªèµ·<br>*Metal protrusions enabling inter-die connectivity* |
| **CoWoS** | TSMCã®2.5Då®Ÿè£…æŠ€è¡“ã€ŒChip-on-Wafer-on-Substrateã€<br>*TSMC's 2.5D technology for wafer-level chip integration* |
| **DBI** | ãƒãƒ³ãƒ—ä¸è¦ã®æ¥åˆæ–¹å¼ï¼ˆDirect Bond Interconnectï¼‰<br>*Bumpless direct bonding developed by Xperi* |
| **EMIB** | Intelã®éƒ¨åˆ†ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶æ¥ç¶šæŠ€è¡“<br>*Intelâ€™s Embedded Multi-die Interconnect Bridge* |
| **FOWLP** | å†é…ç·šå±¤ï¼ˆRDLï¼‰ã‚’æ´»ç”¨ã—ãŸè–„å‹ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸<br>*Fan-Out Wafer-Level Packaging with redistribution layers* |
| **Foveros** | Intelã®TSVãƒ™ãƒ¼ã‚¹3Dãƒ­ã‚¸ãƒƒã‚¯ç©å±¤æŠ€è¡“<br>*Intelâ€™s TSV-based 3D stacking for logic dies* |
| **KGD** | Known-Good Dieï¼šè‰¯å“ã®ã¿ã‚’ä½¿ç”¨ã™ã‚‹æ–¹å¼<br>*Use of pre-tested "known good" dies* |
| **HBM** | é«˜å¸¯åŸŸå¹…ãƒ¡ãƒ¢ãƒªã€‚3Dç©å±¤å‹DRAMæŠ€è¡“<br>*High Bandwidth Memory â€“ stacked DRAM modules* |
| **Hybrid Bonding** | é‡‘å±ã¨çµ¶ç¸ä½“ã®ç›´æ¥æ¥åˆæ–¹å¼<br>*Direct metal-dielectric bonding for 3D integration* |
| **Interposer** | ãƒ€ã‚¤é–“ã®é«˜å¯†åº¦æ¥ç¶šã‚’æ‹…ã†ä¸­é–“å±¤<br>*Intermediate substrate for high-density die connections* |
| **Î¼-bump** | ãƒã‚¤ã‚¯ãƒ­ãƒãƒ³ãƒ—ã€‚å¾®ç´°ãªæ¥ç¶šç”¨é‡‘å±çªèµ·<br>*Micron-scale bumps for fine-pitch die bonding* |
| **RDL** | Redistribution Layerã€‚å†é…ç·šç”¨ã®è–„è†œå±¤<br>*Thin metal layers used to re-route IO pads* |
| **SoIC** | TSMCã®3Dãƒ€ã‚¤ç©å±¤æŠ€è¡“ï¼ˆSystem on Integrated Chipsï¼‰<br>*TSMCâ€™s direct die-to-die 3D bonding platform* |
| **TSV** | Through-Silicon Viaï¼šã‚·ãƒªã‚³ãƒ³è²«é€šãƒ“ã‚¢<br>*Vertical vias through silicon substrates* |
| **UBM** | Under Bump Metallizationï¼šãƒãƒ³ãƒ—ä¸‹ã®é‡‘å±å±¤<br>*Metallic layer beneath bumps for adhesion and conductivity* |
| **UCIe** | Universal Chiplet Interconnect Express<br>*Industry standard for chiplet interconnects*

---

## ğŸ“ å‚™è€ƒ / Notes

- æœ¬ç”¨èªé›†ã¯**ä»Šå¾Œã®æŠ€è¡“é€²å±•ã‚„ç« å†…å®¹ã«å¿œã˜ã¦æ‹¡å¼µå¯èƒ½**ã§ã™ã€‚  
  *This glossary can be extended as new technologies emerge.*
- è©³ç´°ãªæŠ€è¡“èƒŒæ™¯ã«ã¤ã„ã¦ã¯ã€**å„ç« ã‚„åˆ¥ã®è£œè¶³è³‡æ–™**ã‚’å‚ç…§ã—ã¦ãã ã•ã„ã€‚  
  *For deeper understanding, refer to individual chapters or related appendices.*

---

## ğŸ”— ç‰¹åˆ¥ç·¨ ç¬¬2ç«  ãƒˆãƒƒãƒ—ã¸æˆ»ã‚‹  
[ğŸ“ æˆ»ã‚‹ï½œBack to Chapter 2 Top](./README.md)
