#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Sep 21 15:50:21 2018
# Process ID: 13725
# Current directory: /home/trevor/mylab/exp/20180921-test-suse15/project_1.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/trevor/mylab/exp/20180921-test-suse15/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/trevor/mylab/exp/20180921-test-suse15/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 248 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2087.227 ; gain = 539.531 ; free physical = 5595 ; free virtual = 25203
Finished Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/trevor/mylab/exp/20180921-test-suse15/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 2224.293 ; gain = 1028.961 ; free physical = 5600 ; free virtual = 25208
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.293 ; gain = 0.000 ; free physical = 5589 ; free virtual = 25197
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 29abcfa59

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2224.293 ; gain = 0.000 ; free physical = 5588 ; free virtual = 25197
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c095f540

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2224.293 ; gain = 0.000 ; free physical = 5593 ; free virtual = 25201
INFO: [Opt 31-389] Phase Constant propagation created 28 cells and removed 133 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ff7f5988

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.293 ; gain = 0.000 ; free physical = 5590 ; free virtual = 25199
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 660 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ff7f5988

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.293 ; gain = 0.000 ; free physical = 5597 ; free virtual = 25205
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1ff7f5988

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.293 ; gain = 0.000 ; free physical = 5594 ; free virtual = 25202
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 270fafee2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.293 ; gain = 0.000 ; free physical = 5586 ; free virtual = 25194
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2224.293 ; gain = 0.000 ; free physical = 5596 ; free virtual = 25204
Ending Logic Optimization Task | Checksum: 270fafee2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.293 ; gain = 0.000 ; free physical = 5595 ; free virtual = 25203

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.532 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: fb121bde

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2456.590 ; gain = 0.000 ; free physical = 5575 ; free virtual = 25185
Ending Power Optimization Task | Checksum: fb121bde

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2456.590 ; gain = 232.297 ; free physical = 5590 ; free virtual = 25200
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2456.590 ; gain = 0.000 ; free physical = 5586 ; free virtual = 25196
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/exp/20180921-test-suse15/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2456.590 ; gain = 0.000 ; free physical = 5571 ; free virtual = 25183
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b99e64d1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2456.590 ; gain = 0.000 ; free physical = 5571 ; free virtual = 25183
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2456.590 ; gain = 0.000 ; free physical = 5578 ; free virtual = 25190

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1bcdc0712

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2456.590 ; gain = 0.000 ; free physical = 5546 ; free virtual = 25168

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 166136648

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2456.590 ; gain = 0.000 ; free physical = 5545 ; free virtual = 25166

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 166136648

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2456.590 ; gain = 0.000 ; free physical = 5546 ; free virtual = 25167
Phase 1 Placer Initialization | Checksum: 166136648

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2456.590 ; gain = 0.000 ; free physical = 5545 ; free virtual = 25167

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 7e8e1ff3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2464.594 ; gain = 8.004 ; free physical = 5540 ; free virtual = 25162

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 7e8e1ff3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2464.594 ; gain = 8.004 ; free physical = 5532 ; free virtual = 25154

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 58f88a2b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2464.594 ; gain = 8.004 ; free physical = 5546 ; free virtual = 25167

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 4fa1c144

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2464.594 ; gain = 8.004 ; free physical = 5546 ; free virtual = 25167

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: cec45690

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2464.594 ; gain = 8.004 ; free physical = 5546 ; free virtual = 25167

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 8be4b21b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2464.594 ; gain = 8.004 ; free physical = 5538 ; free virtual = 25160

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: dc7c3bc3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2464.594 ; gain = 8.004 ; free physical = 5545 ; free virtual = 25166

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: dc7c3bc3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2464.594 ; gain = 8.004 ; free physical = 5536 ; free virtual = 25158
Phase 3 Detail Placement | Checksum: dc7c3bc3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2464.594 ; gain = 8.004 ; free physical = 5545 ; free virtual = 25167

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15f18acfc

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 15f18acfc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2464.594 ; gain = 8.004 ; free physical = 5546 ; free virtual = 25168
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.124. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e6605df1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2464.594 ; gain = 8.004 ; free physical = 5546 ; free virtual = 25168
Phase 4.1 Post Commit Optimization | Checksum: 1e6605df1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2464.594 ; gain = 8.004 ; free physical = 5543 ; free virtual = 25165

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e6605df1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2464.594 ; gain = 8.004 ; free physical = 5546 ; free virtual = 25167

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e6605df1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2464.594 ; gain = 8.004 ; free physical = 5546 ; free virtual = 25167

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1922853dd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2464.594 ; gain = 8.004 ; free physical = 5546 ; free virtual = 25167
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1922853dd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2464.594 ; gain = 8.004 ; free physical = 5546 ; free virtual = 25167
Ending Placer Task | Checksum: 10a1a277f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2464.594 ; gain = 8.004 ; free physical = 5555 ; free virtual = 25177
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2464.594 ; gain = 8.004 ; free physical = 5548 ; free virtual = 25170
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5544 ; free virtual = 25169
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5548 ; free virtual = 25171
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5545 ; free virtual = 25168
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5553 ; free virtual = 25177
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a391ccdd ConstDB: 0 ShapeSum: 66885aa2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8d410f33

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5352 ; free virtual = 24994
Post Restoration Checksum: NetGraph: 590cec74 NumContArr: 343422bf Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8d410f33

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5338 ; free virtual = 24980

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8d410f33

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5299 ; free virtual = 24947

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8d410f33

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5309 ; free virtual = 24956
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d1f9adef

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5282 ; free virtual = 24922
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.178  | TNS=0.000  | WHS=-0.171 | THS=-35.032|

Phase 2 Router Initialization | Checksum: 175e59d40

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5273 ; free virtual = 24912

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13107df4c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5276 ; free virtual = 24916

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 264
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.701  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d51a0cc2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5282 ; free virtual = 24922
Phase 4 Rip-up And Reroute | Checksum: 1d51a0cc2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5282 ; free virtual = 24922

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 162dad111

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5282 ; free virtual = 24921
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.708  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 162dad111

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5282 ; free virtual = 24921

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 162dad111

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5282 ; free virtual = 24921
Phase 5 Delay and Skew Optimization | Checksum: 162dad111

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5282 ; free virtual = 24921

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e8560a64

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5282 ; free virtual = 24922
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.708  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 248c18c40

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5282 ; free virtual = 24922
Phase 6 Post Hold Fix | Checksum: 248c18c40

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5282 ; free virtual = 24921

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.683569 %
  Global Horizontal Routing Utilization  = 0.91671 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 21e02bbb4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5282 ; free virtual = 24922

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 21e02bbb4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5281 ; free virtual = 24921

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 27aaad19c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5271 ; free virtual = 24911

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.708  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 27aaad19c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5277 ; free virtual = 24917
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5300 ; free virtual = 24940

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5300 ; free virtual = 24940
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2464.594 ; gain = 0.000 ; free physical = 5295 ; free virtual = 24940
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/exp/20180921-test-suse15/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/exp/20180921-test-suse15/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/trevor/mylab/exp/20180921-test-suse15/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
95 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Sep 21 15:51:42 2018...
