// Seed: 4207362085
module module_0 (
    input tri id_0,
    input wire id_1,
    input wand id_2,
    input supply0 id_3,
    input wor id_4,
    output wand id_5,
    output supply1 id_6,
    output tri0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    input supply0 id_10
);
  assign id_7 = 1 + -1;
  wire id_12, id_13;
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    input supply0 id_2,
    input wand id_3,
    id_36,
    input wire id_4,
    input wor id_5,
    output uwire id_6,
    output wire id_7,
    input supply1 id_8,
    output tri id_9,
    input tri id_10,
    input supply1 id_11,
    input tri0 id_12,
    output wor id_13,
    input tri1 id_14,
    input uwire id_15,
    input wand id_16,
    id_37,
    input tri1 id_17,
    input tri1 id_18,
    output tri1 id_19,
    input tri1 id_20,
    inout tri id_21,
    output tri0 id_22,
    input supply0 id_23,
    output wand id_24,
    output uwire id_25,
    input tri1 id_26,
    input wire id_27,
    input supply1 id_28,
    input tri id_29,
    input supply0 id_30,
    input tri0 id_31,
    output tri1 id_32,
    input supply1 id_33,
    input wire id_34
);
  wire id_38;
  module_0 modCall_1 (
      id_34,
      id_28,
      id_17,
      id_8,
      id_10,
      id_21,
      id_19,
      id_9,
      id_15,
      id_11,
      id_30
  );
  assign modCall_1.type_6 = 0;
  wire id_39;
  xor primCall (
      id_21,
      id_17,
      id_38,
      id_5,
      id_28,
      id_34,
      id_37,
      id_33,
      id_18,
      id_14,
      id_27,
      id_26,
      id_8,
      id_29,
      id_23,
      id_3,
      id_15,
      id_36,
      id_2,
      id_31,
      id_20,
      id_4,
      id_12,
      id_10
  );
endmodule
