../Src/TinyEngine/src/kernels/fp_requantize_op/mat_mul_kernels_fpreq.c:23:7:mat_mult_kernel_s8_s16_reordered_ch48_fpreq	72	static,ignoring_inline_asm
../Src/TinyEngine/src/kernels/fp_requantize_op/mat_mul_kernels_fpreq.c:330:7:mat_mult_kernel_s8_s16_reordered_ch16_fpreq	72	static,ignoring_inline_asm
../Src/TinyEngine/src/kernels/fp_requantize_op/mat_mul_kernels_fpreq.c:477:7:mat_mult_kernel_s8_s16_reordered_ch8_fpreq	72	static,ignoring_inline_asm
../Src/TinyEngine/src/kernels/fp_requantize_op/mat_mul_kernels_fpreq.c:585:7:mat_mult_kernel_s8_s16_reordered_ch24_fpreq	72	static,ignoring_inline_asm
../Src/TinyEngine/src/kernels/fp_requantize_op/mat_mul_kernels_fpreq.c:773:7:mat_mult_kernel_s8_s16_reordered_fpreq	80	static,ignoring_inline_asm
../Src/TinyEngine/src/kernels/fp_requantize_op/mat_mul_kernels_fpreq.c:905:7:mat_mult_kernel_s8_s16_reordered_fpreq_bitmask	88	static,ignoring_inline_asm
../Src/TinyEngine/src/kernels/fp_requantize_op/mat_mul_kernels_fpreq.c:1049:7:mat_mult_kernel_s8_s16_reordered_fpreq_mask	88	static,ignoring_inline_asm
../Src/TinyEngine/src/kernels/fp_requantize_op/mat_mul_kernels_fpreq.c:1174:7:mat_mult_kernel_s8_s16_reordered_fpreq_mask_partialCH	96	static,ignoring_inline_asm
../Src/TinyEngine/src/kernels/fp_requantize_op/mat_mul_kernels_fpreq.c:1333:7:mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH	104	static,ignoring_inline_asm
../Src/TinyEngine/src/kernels/fp_requantize_op/mat_mul_kernels_fpreq.c:1514:7:mat_mult_kernel_s8_s16_reordered_fpreq_mask_partialCH_Multiple2	96	static
../Src/TinyEngine/src/kernels/fp_requantize_op/mat_mul_kernels_fpreq.c:1664:7:mat_mult_kernel_s8_s16_reordered_fpreq_bitmask_partialCH_Multiple2	96	static
../Src/TinyEngine/src/kernels/fp_requantize_op/mat_mul_kernels_fpreq.c:1835:7:mat_mult_kernel3_input3_s8_s16_fpreq	64	static,ignoring_inline_asm
