/****************************************************************************
 * arch/arm64/src/bcm2711/bcm2711_timer.c
 *
 * Licensed to the Apache Software Foundation (ASF) under one or more
 * contributor license agreements.  See the NOTICE file distributed with
 * this work for additional information regarding copyright ownership.  The
 * ASF licenses this file to you under the Apache License, Version 2.0 (the
 * "License"); you may not use this file except in compliance with the
 * License.  You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.  See the
 * License for the specific language governing permissions and limitations
 * under the License.
 *
 ****************************************************************************/

/****************************************************************************
 * Included Files
 ****************************************************************************/

#include <nuttx/timers/arch_alarm.h>

#include "arm64_arch_timer.h"
#include "debug.h"

/****************************************************************************
 * Public Functions
 ****************************************************************************/

#define MRS(reg) ({\
    uint64_t _temp;\
    asm volatile("mrs %0, " #reg "\n\r" : "=r"(_temp));\
    _temp;\
})

#define STR(str) #str
#define MSR(reg, var) __asm__ volatile("msr " STR(reg)  ", %0\n\r" ::"r"(var))
#define DMB(shdmn) __asm__ volatile("dmb " #shdmn "\n\t" ::: "memory")
#define DSB(shdmn) __asm__ volatile("dsb " #shdmn "\n\t" ::: "memory")
#define ISB() __asm__ volatile("isb\n\t" ::: "memory")

static inline void pmu_counter_enable(size_t counter) {
    MSR(PMCNTENSET_EL0, 1UL << counter);
}

static inline void fence_sync_write()
{
    DSB(ishst);
}

static inline unsigned long pmu_counter_get(size_t counter)
{
    MSR(PMSELR_EL0, counter);
    //barrier?
    return MRS(PMXEVCNTR_EL0);
}


#define COUNTER_L1_CACHE_MISS  0
#define COUNTER_L2_CACHE_MISS  1
#define COUNTER_L3_CACHE_MISS  2
#define COUNTER_STALL_FRONTEND 3
#define COUNTER_STALL_BACKEND  4

unsigned long get_l1_cache_misses ()
{
  return pmu_counter_get(COUNTER_L1_CACHE_MISS);
}

unsigned long get_l2_cache_misses ()
{
  return pmu_counter_get(COUNTER_L2_CACHE_MISS);
}

unsigned long get_l3_cache_misses ()
{
  return pmu_counter_get(COUNTER_L3_CACHE_MISS);
}

unsigned long get_stall_frontend ()
{
  return pmu_counter_get(COUNTER_STALL_FRONTEND);
}

unsigned long get_stall_backend ()
{
  return pmu_counter_get(COUNTER_STALL_BACKEND);
}

unsigned long get_tlb_d_misses ()
{
  return pmu_counter_get(3);
}

unsigned long get_tlb_i_misses ()
{
  return pmu_counter_get(4);
}

static inline uint64_t arm64_arch_get_cpu_counter(void)
{
  return MRS(PMCCNTR_EL0);
}

static uint64_t frequency;
uint64_t arm_arch_timer_count(void)
{
  return MRS(CNTVCT_EL0);
}

static inline uint64_t arm_arch_timer_get_cntfrq(void)
{
  return MRS(CNTFRQ_EL0);
}

extern void reboot(void);
void reboot_test_finished(void);
void reboot_test_finished()
{
#ifdef CONFIG_RUNNING_ON_XEN
  // we need to do the syscall
  register uint64_t x0 asm("x0") = 44;
  register uint64_t x16 asm("x16") = 44;

  asm volatile ("hvc #0xEA1" : "=r"(x0) : "r" (x0), "r" (x16));
#else
  _alert("\n\n\nreboot now\n\n\n");
  reboot();
#endif
}

#include <stdio.h>

unsigned long get_current_nanosecond(void);
unsigned long get_current_nanosecond()
{
  const unsigned old = 0;
  if (old) {
    unsigned long ticks = arm_arch_timer_count();
    unsigned long ret = (double) ticks * ((double) 1000000000.0 / (double)frequency);
    //printf("ticks: %lu; frequency: %lu; ret: %lu\n", ticks, frequency, ret);
    return ret;
  } else {
    //printf("returning arm64_arch_get_cpu_counter(): %lu\n", arm64_arch_get_cpu_counter());
    const double m = 1. / 2.4;
    return ((double) arm64_arch_get_cpu_counter()) * m;
  }
}

unsigned long get_affinity(void);
unsigned long get_affinity(void)
{
  return MRS(MPIDR_EL1);
}

int get_current_timer_nanoseconds(clockid_t, struct timespec *time)
{
  uint64_t nanoseconds = get_current_nanosecond();
  time->tv_sec = 0;
  time->tv_nsec = nanoseconds;

  //printf("nanoseconds: %ld; time->tv_sec: %ld; time->tv_nsec: %ld\n", nanoseconds, time->tv_sec, time->tv_nsec);

  return 0;
}

static inline void pmu_counter_set_event(size_t counter, size_t event)
{
    MSR(PMSELR_EL0, counter);
    fence_sync_write();
    MSR(PMXEVTYPER_EL0, event);
}

void up_timer_initialize(void)
{
  frequency = arm_arch_timer_get_cntfrq();

  uint64_t val = 0;

  // 1. Consenti accesso a PMU anche a EL0 (facoltativo se sei in EL1)
  val = 1;
  asm volatile("msr PMUSERENR_EL0, %0" :: "r"(val));

  // 2. Abilita la PMU: reset contatori, reset ciclo, enable
  val = (1 << 0) | (1 << 1) | (1 << 2);
  asm volatile("msr PMCR_EL0, %0" :: "r"(val));

  // 3. Abilita il contatore cicli PMCCNTR_EL0 (bit 31 in PMCNTENSET_EL0)
  val = (1 << 31);
  asm volatile("msr PMCNTENSET_EL0, %0" :: "r"(val));

  // 4. Pulisce eventuali flag di overflow
  asm volatile("msr PMOVSCLR_EL0, %0" :: "r"(val));

  // 5. (Opzionale) ISB per sincronizzare scritture dei registri di sistema
  asm volatile("isb");

#define CACHE_L1 0x3
#define CACHE_L2 0x17
#define CACHE_L3 0x2a
#define DTLB_WALKa 52
#define ITLB_WALKa 53
#define STALL_FRONTEND  0x23
#define STALL_BACKEND   0x24

#define WITH_EL2 (1 << 27)

  pmu_counter_set_event(COUNTER_L1_CACHE_MISS, CACHE_L1);
  pmu_counter_set_event(COUNTER_L2_CACHE_MISS, CACHE_L2);
  pmu_counter_set_event(COUNTER_L3_CACHE_MISS, CACHE_L3);
  pmu_counter_set_event(COUNTER_STALL_FRONTEND, STALL_FRONTEND);
  pmu_counter_set_event(COUNTER_STALL_BACKEND, STALL_BACKEND);
  
  pmu_counter_enable(0);
  pmu_counter_enable(1);
  pmu_counter_enable(2);
  pmu_counter_enable(3);
  pmu_counter_enable(4);


  up_alarm_set_lowerhalf(arm64_oneshot_initialize());
}

void arm64_timer_secondary_init(void)
{
  arm64_oneshot_secondary_init();
}
