2022-04-03 05:15:40.884 [main] INFO  LSRuntimeObject - Executing Stage: logicSynthesis
2022-04-03 05:15:40.906 [main] INFO  LSRuntimeObject - Executing Algorithm: Yosys
2022-04-03 05:15:41.236 [main] INFO  Yosys - +-----------------------------------------------------
2022-04-03 05:15:41.237 [main] INFO  Yosys - |			    RESULTS
2022-04-03 05:15:41.238 [main] INFO  Yosys - +-----------------------------------------------------
2022-04-03 05:15:41.242 [main] INFO  Yosys - :               NOR cells:        1
2022-04-03 05:15:41.247 [main] INFO  Yosys - :               NOT cells:        2
2022-04-03 05:15:41.248 [main] INFO  Yosys - :        internal signals:        0
2022-04-03 05:15:41.250 [main] INFO  Yosys - :           input signals:        2
2022-04-03 05:15:41.251 [main] INFO  Yosys - :          output signals:        1
2022-04-03 05:15:41.252 [main] INFO  Yosys - +-----------------------------------------------------
2022-04-03 05:15:41.253 [main] INFO  Yosys - 
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Executing script file `/root/output/and.ys' --

1. Executing Verilog-2005 frontend: /root/input/and.v
Parsing Verilog input from `/root/input/and.v' to AST representation.
Generating RTLIL representation for module `\and_gate'.
Successfully finished Verilog frontend.

2. Executing FLATTEN pass (flatten design).
No more expansions possible.

3. Executing SPLITNETS pass (splitting up multi-bit signals).

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Finding top of design hierarchy..
root of   0 design levels: and_gate            
Automatically selected and_gate as design top module.

4.2. Analyzing design hierarchy..
Top module:  \and_gate

4.3. Analyzing design hierarchy..
Top module:  \and_gate
Removed 0 unused modules.

5. Executing PROC pass (convert processes to netlists).

5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.3. Executing PROC_INIT pass (extract init attributes).

5.4. Executing PROC_ARST pass (detect async resets in processes).

5.5. Executing PROC_MUX pass (convert decision trees to multiplexers).

5.6. Executing PROC_DLATCH pass (convert process syncs to latches).

5.7. Executing PROC_DFF pass (convert process syncs to FFs).

5.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6. Executing TECHMAP pass (map to technology primitives).

6.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
No more expansions possible.
<suppressed ~1 debug messages>

7. Executing OPT pass (performing simple optimizations).

7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module and_gate.

7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\and_gate'.
Removed a total of 0 cells.

7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \and_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \and_gate.
Performed a total of 0 changes.

7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\and_gate'.
Removed a total of 0 cells.

7.6. Executing OPT_RMDFF pass (remove dff with constant values).

7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \and_gate..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module and_gate.

7.9. Finished OPT passes. (There is nothing left to do.)

8. Executing ABC pass (technology mapping using ABC).

8.1. Extracting gate netlist of module `\and_gate' to `<abc-temp-dir>/input.blif'..
Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.

8.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 5 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.1.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        1
Removing temp directory.

9. Executing OPT pass (performing simple optimizations).

9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module and_gate.

9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\and_gate'.
Removed a total of 0 cells.

9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \and_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \and_gate.
Performed a total of 0 changes.

9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\and_gate'.
Removed a total of 0 cells.

9.6. Executing OPT_RMDFF pass (remove dff with constant values).

9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \and_gate..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module and_gate.

9.9. Finished OPT passes. (There is nothing left to do.)

10. Executing HIERARCHY pass (managing design hierarchy).

10.1. Analyzing design hierarchy..
Top module:  \and_gate

10.2. Analyzing design hierarchy..
Top module:  \and_gate
Removed 0 unused modules.

11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \and_gate..

12. Generating Graphviz representation of design.
Writing dot description to `/root/output/and_yosys.dot'.
Dumping module and_gate to page 1.
Exec: dot -Tpdf '/root/output/and_yosys.dot' > '/root/output/and_yosys.pdf.new' && mv '/root/output/and_yosys.pdf.new' '/root/output/and_yosys.pdf'

13. Executing EDIF backend.

14. Executing JSON backend.

End of script. Logfile hash: a81cc2802a
CPU: user 0.03s system 0.03s, MEM: 19.64 MB total, 10.39 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 47% 3x read_verilog (0 sec), 7% 4x opt_expr (0 sec), ...

2022-04-03 05:15:41.263 [main] INFO  Yosys - 
2022-04-03 05:15:44.991 [main] INFO  Main - 
--------------------------------------------
LogicSynthesisStats
--------------------------------------------
Netlist name: and_gate
--------------------------------------------
Total number of inputs: 2
Number of primary inputs: 2
Number of inputs: 0
--------------------------------------------
Total number of outputs: 1
Number of primary outputs: 1
Number of outputs: 0
--------------------------------------------
Number of gates : 3
Number of PRIMARY_INPUT gates: 2
Number of PRIMARY_OUTPUT gates: 1
Number of NOT gates: 2
Number of NOR gates: 1

2022-04-03 05:15:44.997 [main] INFO  TMRuntimeObject - Executing Stage: technologyMapping
2022-04-03 05:15:45.014 [main] INFO  TMRuntimeObject - Executing Algorithm: SimulatedAnnealing
2022-04-03 05:15:45.048 [main] INFO  SimulatedAnnealing - 
--------------------------------------------
LSLogicEvaluation
--------------------------------------------
out            	false	false	false	true	
$2             	true	true	false	false	
b              	false	true	false	true	
a              	false	false	true	true	
$3             	true	false	true	false	
$1             	false	false	false	true	
--------------------------------------------

2022-04-03 05:17:38.790 [main] INFO  SimulatedAnnealing - 
--------------------------------------------
TMToxicityEvaluation
--------------------------------------------
$2             	1.00	1.00	1.00	1.00	
$3             	1.00	0.89	1.00	0.89	
$1             	1.00	1.00	1.00	1.00	
--------------------------------------------
               	1.00	0.89	1.00	0.89	
--------------------------------------------

2022-04-03 05:17:38.816 [main] INFO  SimulatedAnnealing - 
--------------------------------------------
TMActivityEvaluation
--------------------------------------------
out            	0.0080	0.0082	0.0081	2.6470	
$2             	2.0812	2.0812	0.0272	0.0272	
b              	0.0013	4.4000	0.0013	4.4000	
a              	0.0250	0.0250	0.3100	0.3100	
$3             	2.5000	0.0707	2.5000	0.0707	
$1             	0.0200	0.0206	0.0203	6.6175	
--------------------------------------------

2022-04-03 05:17:38.818 [main] INFO  SimulatedAnnealing - Node: $1   	Type: NOR       	Gate: P3_PhlF   	
2022-04-03 05:17:38.820 [main] INFO  SimulatedAnnealing - Node: out  	Type: PRIMARY_OUTPUT	Gate: YFP_reporter	
2022-04-03 05:17:38.821 [main] INFO  SimulatedAnnealing - Node: $2   	Type: NOT       	Gate: Q1_QacR   	
2022-04-03 05:17:38.822 [main] INFO  SimulatedAnnealing - Node: $3   	Type: NOT       	Gate: H1_HlyIIR 	
2022-04-03 05:17:38.824 [main] INFO  SimulatedAnnealing - Node: b    	Type: PRIMARY_INPUT	Gate: TetR_sensor	
2022-04-03 05:17:38.825 [main] INFO  SimulatedAnnealing - Node: a    	Type: PRIMARY_INPUT	Gate: LuxR_sensor	
2022-04-03 05:17:38.826 [main] INFO  SimulatedAnnealing - Score: 321.77
2022-04-03 05:17:38.827 [main] INFO  SimulatedAnnealing - Generating plots
2022-04-03 05:18:09.222 [main] INFO  PLRuntimeObject - Executing Stage: placing
2022-04-03 05:18:09.244 [main] INFO  PLRuntimeObject - Executing Algorithm: Eugene
2022-04-03 05:18:09.343 [main] INFO  Eugene - building Eugene input script
2022-04-03 05:18:09.365 [main] INFO  Eugene - running Eugene
2022-04-03 05:18:13.899 [main] INFO  Eugene - processing Eugene output
2022-04-03 05:18:13.908 [main] INFO  Eugene - generating dnaplotlib figures
2022-04-03 05:18:17.043 [main] INFO  EXRuntimeObject - Executing Stage: export
2022-04-03 05:18:17.056 [main] INFO  EXRuntimeObject - Executing Algorithm: SBOL
2022-04-03 05:18:17.471 [main] INFO  SBOL - creating SBOL document
2022-04-03 05:18:17.651 [main] INFO  SBOL - grouping inserts
2022-04-03 05:18:17.662 [main] INFO  SBOL - adding design modules
2022-04-03 05:18:17.669 [main] INFO  SBOL - Writing SBOL document.
