{
	"route__net": 3306,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 1402,
	"route__wirelength__iter:1": 77661,
	"route__drc_errors__iter:2": 775,
	"route__wirelength__iter:2": 77248,
	"route__drc_errors__iter:3": 604,
	"route__wirelength__iter:3": 77065,
	"route__drc_errors__iter:4": 40,
	"route__wirelength__iter:4": 76996,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 76976,
	"route__drc_errors": 0,
	"route__wirelength": 76976,
	"route__vias": 23087,
	"route__vias__singlecut": 23087,
	"route__vias__multicut": 0,
	"design__io": 52,
	"design__die__area": 68769.9,
	"design__core__area": 60132.7,
	"design__instance__count": 4109,
	"design__instance__area": 24967.7,
	"design__instance__count__stdcell": 4109,
	"design__instance__area__stdcell": 24967.7,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.41521,
	"design__instance__utilization__stdcell": 0.41521,
	"design__instance__count__class:fill_cell": 180,
	"design__instance__count__class:tap_cell": 828,
	"design__instance__count__class:antenna_cell": 8,
	"design__instance__count__class:clock_buffer": 4,
	"design__instance__count__class:timing_repair_buffer": 275,
	"design__instance__count__class:inverter": 68,
	"design__instance__count__class:sequential_cell": 16,
	"design__instance__count__class:multi_input_combinational_cell": 2910,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}