
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.93

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rf_wr_data_mem[3] (input port clocked by clk)
Endpoint: srcb_byp[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
     1    0.02    0.00    0.00    4.00 ^ rf_wr_data_mem[3] (in)
                                         rf_wr_data_mem[3] (net)
                  0.00    0.00    4.00 ^ input165/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.05    0.22    0.19    4.19 ^ input165/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net165 (net)
                  0.22    0.00    4.19 ^ _2763_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.05    0.16    4.36 ^ _2763_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net869 (net)
                  0.05    0.00    4.36 ^ output869/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.08    0.55    4.91 ^ output869/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         srcb_byp[3] (net)
                  0.08    0.00    4.91 ^ srcb_byp[3] (out)
                                  4.91   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -4.00   -4.00   output external delay
                                 -4.00   data required time
-----------------------------------------------------------------------------
                                 -4.00   data required time
                                 -4.91   data arrival time
-----------------------------------------------------------------------------
                                  8.91   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rf_rd_addr_srca_exe[4] (input port clocked by clk)
Endpoint: srca_byp[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.04    0.00    0.00    4.00 v rf_rd_addr_srca_exe[4] (in)
                                         rf_rd_addr_srca_exe[4] (net)
                  0.00    0.00    4.00 v input88/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.23    0.75    4.75 v input88/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net88 (net)
                  0.23    0.00    4.75 v _1405_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.04    0.17    0.40    5.15 ^ _1405_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _0017_ (net)
                  0.17    0.00    5.15 ^ _1424_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
    42    0.89    1.65    1.09    6.24 ^ _1424_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _0036_ (net)
                  1.65    0.00    6.24 ^ _1551_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
    10    0.28    0.79    0.47    6.71 v _1551_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _0158_ (net)
                  0.79    0.00    6.71 v _1711_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai33_4)
     3    0.09    0.91    0.69    7.40 ^ _1711_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai33_4)
                                         _0314_ (net)
                  0.91    0.00    7.40 ^ _1712_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
     4    0.12    0.38    0.21    7.61 v _1712_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
                                         _0315_ (net)
                  0.38    0.00    7.61 v _2114_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.42    0.29    7.90 ^ _2114_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0695_ (net)
                  0.42    0.00    7.90 ^ _2115_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     1    0.15    0.39    0.27    8.17 v _2115_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         net711 (net)
                  0.39    0.00    8.17 v output711/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.03    0.25    0.90    9.07 v output711/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         srca_byp[12] (net)
                  0.25    0.00    9.07 v srca_byp[12] (out)
                                  9.07   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -9.07   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rf_rd_addr_srca_exe[4] (input port clocked by clk)
Endpoint: srca_byp[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.04    0.00    0.00    4.00 v rf_rd_addr_srca_exe[4] (in)
                                         rf_rd_addr_srca_exe[4] (net)
                  0.00    0.00    4.00 v input88/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.23    0.75    4.75 v input88/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net88 (net)
                  0.23    0.00    4.75 v _1405_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.04    0.17    0.40    5.15 ^ _1405_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _0017_ (net)
                  0.17    0.00    5.15 ^ _1424_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
    42    0.89    1.65    1.09    6.24 ^ _1424_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _0036_ (net)
                  1.65    0.00    6.24 ^ _1551_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
    10    0.28    0.79    0.47    6.71 v _1551_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _0158_ (net)
                  0.79    0.00    6.71 v _1711_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai33_4)
     3    0.09    0.91    0.69    7.40 ^ _1711_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai33_4)
                                         _0314_ (net)
                  0.91    0.00    7.40 ^ _1712_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
     4    0.12    0.38    0.21    7.61 v _1712_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
                                         _0315_ (net)
                  0.38    0.00    7.61 v _2114_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.42    0.29    7.90 ^ _2114_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0695_ (net)
                  0.42    0.00    7.90 ^ _2115_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     1    0.15    0.39    0.27    8.17 v _2115_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         net711 (net)
                  0.39    0.00    8.17 v output711/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.03    0.25    0.90    9.07 v output711/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         srca_byp[12] (net)
                  0.25    0.00    9.07 v srca_byp[12] (out)
                                  9.07   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -9.07   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.0215648412704468

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3648

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.21549677848815918

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.5913000106811523

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.3644

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
9.0746

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
6.9254

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
76.316311

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.45e-02   1.03e-02   6.12e-07   2.49e-02 100.0%
Clock                  0.00e+00   0.00e+00   1.33e-07   1.33e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.45e-02   1.03e-02   7.45e-07   2.49e-02 100.0%
                          58.4%      41.6%       0.0%
