

================================================================
== Vivado HLS Report for 'fft_stage81'
================================================================
* Date:           Thu Jul 13 07:37:40 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_stages.proj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.635 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      546|      554| 5.460 us | 5.540 us |  546|  554|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_287  |sin_or_cos_double_s  |       27|       35| 0.270 us | 0.350 us |   27|   35|   none  |
        |grp_sin_or_cos_double_s_fu_306  |sin_or_cos_double_s  |       27|       35| 0.270 us | 0.350 us |   27|   35|   none  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- butterfly_loop  |      545|      553| 545 ~ 553 |          -|          -|     1|    no    |
        | + dft_loop       |      512|      512|          2|          1|          1|   512|    yes   |
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      8|      40|    2483|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       16|     52|    4028|   11358|    0|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      83|    -|
|Register         |        -|      -|     331|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       16|     60|    4399|   13924|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        5|      4|       1|      11|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+-------+------+------+-----+
    |            Instance            |        Module       | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------------+---------------------+---------+-------+------+------+-----+
    |grp_sin_or_cos_double_s_fu_287  |sin_or_cos_double_s  |        8|     26|  2014|  5679|    0|
    |grp_sin_or_cos_double_s_fu_306  |sin_or_cos_double_s  |        8|     26|  2014|  5679|    0|
    +--------------------------------+---------------------+---------+-------+------+------+-----+
    |Total                           |                     |       16|     52|  4028| 11358|    0|
    +--------------------------------+---------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+----+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+----+-----+------------+------------+
    |mul_ln1192_fu_1268_p2            |     *    |      2|   0|   23|          22|          22|
    |mul_ln1193_fu_1242_p2            |     *    |      2|   0|   23|          22|          22|
    |mul_ln700_10_fu_1263_p2          |     *    |      2|   0|   23|          22|          22|
    |mul_ln700_fu_1237_p2             |     *    |      2|   0|   23|          22|          22|
    |Out_I_V_d1                       |     +    |      0|   0|   29|          22|          22|
    |Out_R_V_d1                       |     +    |      0|   0|   29|          22|          22|
    |a_V_fu_621_p2                    |     +    |      0|   0|   21|          14|          14|
    |add_ln581_1_fu_704_p2            |     +    |      0|   0|   19|           5|          12|
    |add_ln581_fu_983_p2              |     +    |      0|   0|   19|           5|          12|
    |add_ln899_fu_445_p2              |     +    |      0|   0|   29|           7|          22|
    |add_ln908_fu_493_p2              |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_583_p2              |     +    |      0|   0|   21|          11|          11|
    |i_12_fu_1223_p2                  |     +    |      0|   0|   18|          11|           2|
    |lsb_index_fu_371_p2              |     +    |      0|   0|   39|           7|          32|
    |m_48_fu_537_p2                   |     +    |      0|   0|   71|          64|          64|
    |ret_V_22_fu_1273_p2              |     +    |      0|   0|   40|          33|          33|
    |F2_10_fu_971_p2                  |     -    |      0|   0|   19|          11|          12|
    |F2_fu_692_p2                     |     -    |      0|   0|   19|          11|          12|
    |Out_I_V_d0                       |     -    |      0|   0|   29|          22|          22|
    |Out_R_V_d0                       |     -    |      0|   0|   29|          22|          22|
    |man_V_46_fu_672_p2               |     -    |      0|   0|   61|           1|          54|
    |man_V_49_fu_951_p2               |     -    |      0|   0|   61|           1|          54|
    |ret_V_fu_1247_p2                 |     -    |      0|   0|   40|          33|          33|
    |sub_ln581_1_fu_710_p2            |     -    |      0|   0|   19|           4|          12|
    |sub_ln581_fu_989_p2              |     -    |      0|   0|   19|           4|          12|
    |sub_ln894_fu_361_p2              |     -    |      0|   0|   39|           5|          32|
    |sub_ln897_fu_397_p2              |     -    |      0|   0|   15|           4|           5|
    |sub_ln908_fu_509_p2              |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_577_p2              |     -    |      0|   0|   21|           4|          11|
    |a_fu_425_p2                      |    and   |      0|   0|    2|           1|           1|
    |and_ln581_10_fu_1093_p2          |    and   |      0|   0|    2|           1|           1|
    |and_ln581_fu_814_p2              |    and   |      0|   0|    2|           1|           1|
    |and_ln582_10_fu_1075_p2          |    and   |      0|   0|    2|           1|           1|
    |and_ln582_fu_796_p2              |    and   |      0|   0|    2|           1|           1|
    |and_ln585_28_fu_832_p2           |    and   |      0|   0|    2|           1|           1|
    |and_ln585_29_fu_1105_p2          |    and   |      0|   0|    2|           1|           1|
    |and_ln585_30_fu_1111_p2          |    and   |      0|   0|    2|           1|           1|
    |and_ln585_fu_826_p2              |    and   |      0|   0|    2|           1|           1|
    |and_ln603_10_fu_1129_p2          |    and   |      0|   0|    2|           1|           1|
    |and_ln603_fu_850_p2              |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_459_p2              |    and   |      0|   0|    2|           1|           1|
    |p_Result_152_fu_413_p2           |    and   |      0|   0|   22|          22|          22|
    |ashr_ln586_1_fu_758_p2           |   ashr   |      0|   0|  167|          54|          54|
    |ashr_ln586_fu_1037_p2            |   ashr   |      0|   0|  167|          54|          54|
    |l_fu_353_p3                      |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln571_1_fu_686_p2           |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln571_fu_965_p2             |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln581_1_fu_698_p2           |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln581_fu_977_p2             |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln582_1_fu_732_p2           |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln582_fu_1011_p2            |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln585_1_fu_742_p2           |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln585_fu_1021_p2            |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln603_1_fu_748_p2           |   icmp   |      0|   0|   13|          12|           5|
    |icmp_ln603_fu_1027_p2            |   icmp   |      0|   0|   13|          12|           5|
    |icmp_ln885_fu_329_p2             |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_1_fu_419_p2           |   icmp   |      0|   0|   20|          22|           1|
    |icmp_ln897_fu_387_p2             |   icmp   |      0|   0|   20|          31|           1|
    |icmp_ln908_fu_487_p2             |   icmp   |      0|   0|   20|          32|           1|
    |lshr_ln897_fu_407_p2             |   lshr   |      0|   0|   61|           2|          22|
    |lshr_ln908_fu_499_p2             |   lshr   |      0|   0|  101|          32|          32|
    |ap_block_state1                  |    or    |      0|   0|    2|           1|           1|
    |ap_block_state4_on_subcall_done  |    or    |      0|   0|    2|           1|           1|
    |i_lower_fu_1205_p2               |    or    |      0|   0|   10|          10|           1|
    |or_ln581_10_fu_1117_p2           |    or    |      0|   0|    2|           1|           1|
    |or_ln581_fu_838_p2               |    or    |      0|   0|    2|           1|           1|
    |or_ln582_10_fu_1081_p2           |    or    |      0|   0|    2|           1|           1|
    |or_ln582_fu_802_p2               |    or    |      0|   0|    2|           1|           1|
    |or_ln603_46_fu_878_p2            |    or    |      0|   0|    2|           1|           1|
    |or_ln603_47_fu_892_p2            |    or    |      0|   0|    2|           1|           1|
    |or_ln603_48_fu_1143_p2           |    or    |      0|   0|    2|           1|           1|
    |or_ln603_49_fu_1157_p2           |    or    |      0|   0|    2|           1|           1|
    |or_ln603_50_fu_1171_p2           |    or    |      0|   0|    2|           1|           1|
    |or_ln603_fu_864_p2               |    or    |      0|   0|    2|           1|           1|
    |or_ln899_fu_465_p2               |    or    |      0|   0|    2|           1|           1|
    |c_V_fu_898_p3                    |  select  |      0|   0|   22|           1|          22|
    |m_47_fu_525_p3                   |  select  |      0|   0|   56|           1|          64|
    |man_V_47_fu_678_p3               |  select  |      0|   0|   55|           1|          54|
    |man_V_50_fu_957_p3               |  select  |      0|   0|   55|           1|          54|
    |s_V_fu_1177_p3                   |  select  |      0|   0|   22|           1|          22|
    |select_ln588_10_fu_1055_p3       |  select  |      0|   0|    2|           1|           2|
    |select_ln588_fu_776_p3           |  select  |      0|   0|    2|           1|           2|
    |select_ln603_64_fu_870_p3        |  select  |      0|   0|   22|           1|          22|
    |select_ln603_65_fu_884_p3        |  select  |      0|   0|   22|           1|          22|
    |select_ln603_67_fu_1135_p3       |  select  |      0|   0|   22|           1|          22|
    |select_ln603_68_fu_1149_p3       |  select  |      0|   0|   22|           1|          22|
    |select_ln603_69_fu_1163_p3       |  select  |      0|   0|   22|           1|          22|
    |select_ln603_fu_856_p3           |  select  |      0|   0|   22|           1|          22|
    |select_ln885_fu_613_p3           |  select  |      0|   0|   56|           1|           1|
    |select_ln915_fu_565_p3           |  select  |      0|   0|    9|           1|          10|
    |sh_amt_10_fu_995_p3              |  select  |      0|   0|   12|           1|          12|
    |sh_amt_fu_716_p3                 |  select  |      0|   0|   12|           1|          12|
    |shl_ln604_1_fu_784_p2            |    shl   |      0|   0|   61|          22|          22|
    |shl_ln604_fu_1063_p2             |    shl   |      0|   0|   61|          22|          22|
    |shl_ln908_fu_519_p2              |    shl   |      0|   0|  179|          64|          64|
    |ap_enable_pp0                    |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1          |    xor   |      0|   0|    2|           2|           1|
    |xor_ln571_10_fu_1069_p2          |    xor   |      0|   0|    2|           1|           2|
    |xor_ln571_fu_790_p2              |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_10_fu_1123_p2          |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_fu_844_p2              |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_10_fu_1087_p2          |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_fu_808_p2              |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_10_fu_1099_p2          |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_fu_820_p2              |    xor   |      0|   0|    2|           1|           2|
    |xor_ln899_fu_439_p2              |    xor   |      0|   0|    2|           1|           2|
    +---------------------------------+----------+-------+----+-----+------------+------------+
    |Total                            |          |      8|  40| 2483|        1113|        1449|
    +---------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  41|          8|    1|          8|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_0_reg_276              |   9|          2|   11|         22|
    |tmp_V_reg_252            |   9|          2|   14|         28|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  83|         17|   28|         63|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |a_V_reg_1323                                 |  14|   0|   14|          0|
    |ap_CS_fsm                                    |   7|   0|    7|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_287_ap_start_reg  |   1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_306_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_276                                  |  11|   0|   11|          0|
    |i_reg_263                                    |   1|   0|    1|          0|
    |select_ln885_reg_1317                        |  64|   0|   64|          0|
    |sext_ln1118_28_reg_1344                      |  33|   0|   33|          0|
    |sext_ln1118_reg_1338                         |  33|   0|   33|          0|
    |tmp_80_reg_1350                              |   1|   0|    1|          0|
    |tmp_V_reg_252                                |  14|   0|   14|          0|
    |v_assign_reg_1328                            |  64|   0|   64|          0|
    |v_assign_s_reg_1333                          |  64|   0|   64|          0|
    |zext_ln55_reg_1354                           |   9|   0|   64|         55|
    |zext_ln57_reg_1370                           |  11|   0|   64|         53|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 331|   0|  439|        108|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  fft_stage81 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  fft_stage81 | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  fft_stage81 | return value |
|ap_done           | out |    1| ap_ctrl_hs |  fft_stage81 | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |  fft_stage81 | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  fft_stage81 | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  fft_stage81 | return value |
|X_R_V_address0    | out |   10|  ap_memory |     X_R_V    |     array    |
|X_R_V_ce0         | out |    1|  ap_memory |     X_R_V    |     array    |
|X_R_V_q0          |  in |   22|  ap_memory |     X_R_V    |     array    |
|X_R_V_address1    | out |   10|  ap_memory |     X_R_V    |     array    |
|X_R_V_ce1         | out |    1|  ap_memory |     X_R_V    |     array    |
|X_R_V_q1          |  in |   22|  ap_memory |     X_R_V    |     array    |
|X_I_V_address0    | out |   10|  ap_memory |     X_I_V    |     array    |
|X_I_V_ce0         | out |    1|  ap_memory |     X_I_V    |     array    |
|X_I_V_q0          |  in |   22|  ap_memory |     X_I_V    |     array    |
|X_I_V_address1    | out |   10|  ap_memory |     X_I_V    |     array    |
|X_I_V_ce1         | out |    1|  ap_memory |     X_I_V    |     array    |
|X_I_V_q1          |  in |   22|  ap_memory |     X_I_V    |     array    |
|Out_R_V_address0  | out |   10|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_ce0       | out |    1|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_we0       | out |    1|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_d0        | out |   22|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_address1  | out |   10|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_ce1       | out |    1|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_we1       | out |    1|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_d1        | out |   22|  ap_memory |    Out_R_V   |     array    |
|Out_I_V_address0  | out |   10|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_ce0       | out |    1|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_we0       | out |    1|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_d0        | out |   22|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_address1  | out |   10|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_ce1       | out |    1|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_we1       | out |    1|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_d1        | out |   22|  ap_memory |    Out_I_V   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 9 [1/1] (0.75ns)   --->   "br label %0" [fft_stages.cpp:47]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 8.61>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_V = phi i14 [ 0, %ap_fixed_base.exit852 ], [ %a_V, %butterfly_loop_end ]"   --->   Operation 10 'phi' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i = phi i1 [ false, %ap_fixed_base.exit852 ], [ true, %butterfly_loop_end ]"   --->   Operation 11 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 12 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %i, label %2, label %butterfly_loop_begin" [fft_stages.cpp:47]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln891 = sext i14 %tmp_V to i22" [fft_stages.cpp:49]   --->   Operation 14 'sext' 'sext_ln891' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.86ns)   --->   "%icmp_ln885 = icmp eq i14 %tmp_V, 0" [fft_stages.cpp:48]   --->   Operation 15 'icmp' 'icmp_ln885' <Predicate = (!i)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_s = call i22 @llvm.part.select.i22(i22 %sext_ln891, i32 21, i32 0) nounwind" [fft_stages.cpp:48]   --->   Operation 16 'partselect' 'p_Result_s' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_159 = call i32 @_ssdm_op_BitConcatenate.i32.i10.i22(i10 -1, i22 %p_Result_s)" [fft_stages.cpp:48]   --->   Operation 17 'bitconcatenate' 'p_Result_159' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.28ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_159, i1 true) nounwind" [fft_stages.cpp:48]   --->   Operation 18 'cttz' 'l' <Predicate = (!i)> <Delay = 1.28> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.20ns)   --->   "%sub_ln894 = sub nsw i32 22, %l" [fft_stages.cpp:48]   --->   Operation 19 'sub' 'sub_ln894' <Predicate = (!i)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i22" [fft_stages.cpp:48]   --->   Operation 20 'trunc' 'trunc_ln894' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.20ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [fft_stages.cpp:48]   --->   Operation 21 'add' 'lsb_index' <Predicate = (!i)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [fft_stages.cpp:48]   --->   Operation 22 'partselect' 'tmp' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.09ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp, 0" [fft_stages.cpp:48]   --->   Operation 23 'icmp' 'icmp_ln897' <Predicate = (!i)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i5" [fft_stages.cpp:48]   --->   Operation 24 'trunc' 'trunc_ln897' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.87ns)   --->   "%sub_ln897 = sub i5 12, %trunc_ln897" [fft_stages.cpp:48]   --->   Operation 25 'sub' 'sub_ln897' <Predicate = (!i)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i5 %sub_ln897 to i22" [fft_stages.cpp:48]   --->   Operation 26 'zext' 'zext_ln897' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i22 -1, %zext_ln897" [fft_stages.cpp:48]   --->   Operation 27 'lshr' 'lshr_ln897' <Predicate = (!i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%p_Result_152 = and i22 %sext_ln891, %lshr_ln897" [fft_stages.cpp:48]   --->   Operation 28 'and' 'p_Result_152' <Predicate = (!i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.95ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i22 %p_Result_152, 0" [fft_stages.cpp:48]   --->   Operation 29 'icmp' 'icmp_ln897_1' <Predicate = (!i)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_1" [fft_stages.cpp:48]   --->   Operation 30 'and' 'a' <Predicate = (!i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [fft_stages.cpp:48]   --->   Operation 31 'bitselect' 'tmp_74' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_74, true" [fft_stages.cpp:48]   --->   Operation 32 'xor' 'xor_ln899' <Predicate = (!i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.08ns)   --->   "%add_ln899 = add i22 -53, %trunc_ln894" [fft_stages.cpp:48]   --->   Operation 33 'add' 'add_ln899' <Predicate = (!i)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_153 = call i1 @_ssdm_op_BitSelect.i1.i22.i22(i22 %sext_ln891, i22 %add_ln899)" [fft_stages.cpp:48]   --->   Operation 34 'bitselect' 'p_Result_153' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_153, %xor_ln899" [fft_stages.cpp:48]   --->   Operation 35 'and' 'and_ln899' <Predicate = (!i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [fft_stages.cpp:48]   --->   Operation 36 'or' 'or_ln899' <Predicate = (!i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [fft_stages.cpp:48]   --->   Operation 37 'bitconcatenate' 'or_ln' <Predicate = (!i)> <Delay = 0.33>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%m = zext i22 %sext_ln891 to i64" [fft_stages.cpp:48]   --->   Operation 38 'zext' 'm' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%zext_ln907_10 = zext i22 %sext_ln891 to i32" [fft_stages.cpp:48]   --->   Operation 39 'zext' 'zext_ln907_10' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.11ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [fft_stages.cpp:48]   --->   Operation 40 'icmp' 'icmp_ln908' <Predicate = (!i)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.20ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [fft_stages.cpp:48]   --->   Operation 41 'add' 'add_ln908' <Predicate = (!i)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_10, %add_ln908" [fft_stages.cpp:48]   --->   Operation 42 'lshr' 'lshr_ln908' <Predicate = (!i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [fft_stages.cpp:48]   --->   Operation 43 'zext' 'zext_ln908' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.20ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [fft_stages.cpp:48]   --->   Operation 44 'sub' 'sub_ln908' <Predicate = (!i)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [fft_stages.cpp:48]   --->   Operation 45 'zext' 'zext_ln908_1' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_1" [fft_stages.cpp:48]   --->   Operation 46 'shl' 'shl_ln908' <Predicate = (!i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%m_47 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [fft_stages.cpp:48]   --->   Operation 47 'select' 'm_47' <Predicate = (!i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [fft_stages.cpp:48]   --->   Operation 48 'zext' 'zext_ln911' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_48 = add i64 %zext_ln911, %m_47" [fft_stages.cpp:48]   --->   Operation 49 'add' 'm_48' <Predicate = (!i)> <Delay = 1.47> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_48, i32 1, i32 63)" [fft_stages.cpp:48]   --->   Operation 50 'partselect' 'm_s' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%m_51 = zext i63 %m_s to i64" [fft_stages.cpp:48]   --->   Operation 51 'zext' 'm_51' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_48, i32 54)" [fft_stages.cpp:48]   --->   Operation 52 'bitselect' 'tmp_75' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.45ns)   --->   "%select_ln915 = select i1 %tmp_75, i11 1023, i11 1022" [fft_stages.cpp:48]   --->   Operation 53 'select' 'select_ln915' <Predicate = (!i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [fft_stages.cpp:48]   --->   Operation 54 'trunc' 'trunc_ln893' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 11, %trunc_ln893" [fft_stages.cpp:48]   --->   Operation 55 'sub' 'sub_ln915' <Predicate = (!i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [fft_stages.cpp:48]   --->   Operation 56 'add' 'add_ln915' <Predicate = (!i)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_12 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %add_ln915)" [fft_stages.cpp:48]   --->   Operation 57 'bitconcatenate' 'tmp_12' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_160 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_51, i12 %tmp_12, i32 52, i32 63)" [fft_stages.cpp:48]   --->   Operation 58 'partset' 'p_Result_160' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_160 to double" [fft_stages.cpp:48]   --->   Operation 59 'bitcast' 'bitcast_ln729' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.49ns)   --->   "%select_ln885 = select i1 %icmp_ln885, double 0.000000e+00, double %bitcast_ln729" [fft_stages.cpp:48]   --->   Operation 60 'select' 'select_ln885' <Predicate = (!i)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.98ns)   --->   "%a_V = add i14 -6434, %tmp_V" [fft_stages.cpp:50]   --->   Operation 61 'add' 'a_V' <Predicate = (!i)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "ret void" [fft_stages.cpp:63]   --->   Operation 62 'ret' <Predicate = (i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.50>
ST_3 : Operation 63 [2/2] (3.50ns)   --->   "%v_assign = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_stages.cpp:48]   --->   Operation 63 'call' 'v_assign' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 64 [2/2] (3.50ns)   --->   "%v_assign_s = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->fft_stages.cpp:49]   --->   Operation 64 'call' 'v_assign_s' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.87>
ST_4 : Operation 65 [1/2] (7.87ns)   --->   "%v_assign = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_stages.cpp:48]   --->   Operation 65 'call' 'v_assign' <Predicate = true> <Delay = 7.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 66 [1/2] (7.87ns)   --->   "%v_assign_s = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->fft_stages.cpp:49]   --->   Operation 66 'call' 'v_assign_s' <Predicate = true> <Delay = 7.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.68>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind" [fft_stages.cpp:47]   --->   Operation 67 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3)" [fft_stages.cpp:47]   --->   Operation 68 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %v_assign to i64" [fft_stages.cpp:48]   --->   Operation 69 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [fft_stages.cpp:48]   --->   Operation 70 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_161 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [fft_stages.cpp:48]   --->   Operation 71 'bitselect' 'p_Result_161' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [fft_stages.cpp:48]   --->   Operation 72 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln461_1 = zext i11 %exp_tmp_V to i12" [fft_stages.cpp:48]   --->   Operation 73 'zext' 'zext_ln461_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [fft_stages.cpp:48]   --->   Operation 74 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_13 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [fft_stages.cpp:48]   --->   Operation 75 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_162 = zext i53 %tmp_13 to i54" [fft_stages.cpp:48]   --->   Operation 76 'zext' 'p_Result_162' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.31ns)   --->   "%man_V_46 = sub i54 0, %p_Result_162" [fft_stages.cpp:48]   --->   Operation 77 'sub' 'man_V_46' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.41ns)   --->   "%man_V_47 = select i1 %p_Result_161, i54 %man_V_46, i54 %p_Result_162" [fft_stages.cpp:48]   --->   Operation 78 'select' 'man_V_47' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (1.46ns)   --->   "%icmp_ln571_1 = icmp eq i63 %trunc_ln556, 0" [fft_stages.cpp:48]   --->   Operation 79 'icmp' 'icmp_ln571_1' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.96ns)   --->   "%F2 = sub i12 1075, %zext_ln461_1" [fft_stages.cpp:48]   --->   Operation 80 'sub' 'F2' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.86ns)   --->   "%icmp_ln581_1 = icmp sgt i12 %F2, 11" [fft_stages.cpp:48]   --->   Operation 81 'icmp' 'icmp_ln581_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.96ns)   --->   "%add_ln581_1 = add i12 -11, %F2" [fft_stages.cpp:48]   --->   Operation 82 'add' 'add_ln581_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.96ns)   --->   "%sub_ln581_1 = sub i12 11, %F2" [fft_stages.cpp:48]   --->   Operation 83 'sub' 'sub_ln581_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.43ns)   --->   "%sh_amt = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1" [fft_stages.cpp:48]   --->   Operation 84 'select' 'sh_amt' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [fft_stages.cpp:48]   --->   Operation 85 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581_28 = sext i12 %sh_amt to i22" [fft_stages.cpp:48]   --->   Operation 86 'sext' 'sext_ln581_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.86ns)   --->   "%icmp_ln582_1 = icmp eq i12 %F2, 11" [fft_stages.cpp:48]   --->   Operation 87 'icmp' 'icmp_ln582_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_47 to i22" [fft_stages.cpp:48]   --->   Operation 88 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.86ns)   --->   "%icmp_ln585_1 = icmp ult i12 %sh_amt, 54" [fft_stages.cpp:48]   --->   Operation 89 'icmp' 'icmp_ln585_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.86ns)   --->   "%icmp_ln603_1 = icmp ult i12 %sh_amt, 22" [fft_stages.cpp:48]   --->   Operation 90 'icmp' 'icmp_ln603_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586_1 = zext i32 %sext_ln581 to i54" [fft_stages.cpp:48]   --->   Operation 91 'zext' 'zext_ln586_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586_1 = ashr i54 %man_V_47, %zext_ln586_1" [fft_stages.cpp:48]   --->   Operation 92 'ashr' 'ashr_ln586_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586_1 to i22" [fft_stages.cpp:48]   --->   Operation 93 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_64)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [fft_stages.cpp:48]   --->   Operation 94 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_64)   --->   "%select_ln588 = select i1 %tmp_77, i22 -1, i22 0" [fft_stages.cpp:48]   --->   Operation 95 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604_1 = shl i22 %trunc_ln583, %sext_ln581_28" [fft_stages.cpp:48]   --->   Operation 96 'shl' 'shl_ln604_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_47)   --->   "%xor_ln571 = xor i1 %icmp_ln571_1, true" [fft_stages.cpp:48]   --->   Operation 97 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_47)   --->   "%and_ln582 = and i1 %icmp_ln582_1, %xor_ln571" [fft_stages.cpp:48]   --->   Operation 98 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.33ns)   --->   "%or_ln582 = or i1 %icmp_ln571_1, %icmp_ln582_1" [fft_stages.cpp:48]   --->   Operation 99 'or' 'or_ln582' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [fft_stages.cpp:48]   --->   Operation 100 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581_1, %xor_ln582" [fft_stages.cpp:48]   --->   Operation 101 'and' 'and_ln581' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585_1, true" [fft_stages.cpp:48]   --->   Operation 102 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [fft_stages.cpp:48]   --->   Operation 103 'and' 'and_ln585' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_28 = and i1 %and_ln581, %icmp_ln585_1" [fft_stages.cpp:48]   --->   Operation 104 'and' 'and_ln585_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581_1" [fft_stages.cpp:48]   --->   Operation 105 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [fft_stages.cpp:48]   --->   Operation 106 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603_1, %xor_ln581" [fft_stages.cpp:48]   --->   Operation 107 'and' 'and_ln603' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i22 %shl_ln604_1, i22 %trunc_ln586" [fft_stages.cpp:48]   --->   Operation 108 'select' 'select_ln603' <Predicate = true> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_28" [fft_stages.cpp:48]   --->   Operation 109 'or' 'or_ln603' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln603_64 = select i1 %and_ln585, i22 %select_ln588, i22 %trunc_ln583" [fft_stages.cpp:48]   --->   Operation 110 'select' 'select_ln603_64' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_47)   --->   "%or_ln603_46 = or i1 %and_ln585, %and_ln582" [fft_stages.cpp:48]   --->   Operation 111 'or' 'or_ln603_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node c_V)   --->   "%select_ln603_65 = select i1 %or_ln603, i22 %select_ln603, i22 %select_ln603_64" [fft_stages.cpp:48]   --->   Operation 112 'select' 'select_ln603_65' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_47 = or i1 %or_ln603, %or_ln603_46" [fft_stages.cpp:48]   --->   Operation 113 'or' 'or_ln603_47' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.43ns) (out node of the LUT)   --->   "%c_V = select i1 %or_ln603_47, i22 %select_ln603_65, i22 0" [fft_stages.cpp:48]   --->   Operation 114 'select' 'c_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%ireg_V_10 = bitcast double %v_assign_s to i64" [fft_stages.cpp:49]   --->   Operation 115 'bitcast' 'ireg_V_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln556_10 = trunc i64 %ireg_V_10 to i63" [fft_stages.cpp:49]   --->   Operation 116 'trunc' 'trunc_ln556_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_163 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_10, i32 63)" [fft_stages.cpp:49]   --->   Operation 117 'bitselect' 'p_Result_163' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%exp_tmp_V_10 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_10, i32 52, i32 62)" [fft_stages.cpp:49]   --->   Operation 118 'partselect' 'exp_tmp_V_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V_10 to i12" [fft_stages.cpp:49]   --->   Operation 119 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln565_10 = trunc i64 %ireg_V_10 to i52" [fft_stages.cpp:49]   --->   Operation 120 'trunc' 'trunc_ln565_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_14 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_10)" [fft_stages.cpp:49]   --->   Operation 121 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_164 = zext i53 %tmp_14 to i54" [fft_stages.cpp:49]   --->   Operation 122 'zext' 'p_Result_164' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (1.31ns)   --->   "%man_V_49 = sub i54 0, %p_Result_164" [fft_stages.cpp:49]   --->   Operation 123 'sub' 'man_V_49' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.41ns)   --->   "%man_V_50 = select i1 %p_Result_163, i54 %man_V_49, i54 %p_Result_164" [fft_stages.cpp:49]   --->   Operation 124 'select' 'man_V_50' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (1.46ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556_10, 0" [fft_stages.cpp:49]   --->   Operation 125 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.96ns)   --->   "%F2_10 = sub i12 1075, %zext_ln461" [fft_stages.cpp:49]   --->   Operation 126 'sub' 'F2_10' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.86ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2_10, 11" [fft_stages.cpp:49]   --->   Operation 127 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.96ns)   --->   "%add_ln581 = add i12 -11, %F2_10" [fft_stages.cpp:49]   --->   Operation 128 'add' 'add_ln581' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.96ns)   --->   "%sub_ln581 = sub i12 11, %F2_10" [fft_stages.cpp:49]   --->   Operation 129 'sub' 'sub_ln581' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.43ns)   --->   "%sh_amt_10 = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [fft_stages.cpp:49]   --->   Operation 130 'select' 'sh_amt_10' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_67)   --->   "%sext_ln581_29 = sext i12 %sh_amt_10 to i32" [fft_stages.cpp:49]   --->   Operation 131 'sext' 'sext_ln581_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_67)   --->   "%sext_ln581_30 = sext i12 %sh_amt_10 to i22" [fft_stages.cpp:49]   --->   Operation 132 'sext' 'sext_ln581_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.86ns)   --->   "%icmp_ln582 = icmp eq i12 %F2_10, 11" [fft_stages.cpp:49]   --->   Operation 133 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln583_10 = trunc i54 %man_V_50 to i22" [fft_stages.cpp:49]   --->   Operation 134 'trunc' 'trunc_ln583_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.86ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt_10, 54" [fft_stages.cpp:49]   --->   Operation 135 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.86ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt_10, 22" [fft_stages.cpp:49]   --->   Operation 136 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_67)   --->   "%zext_ln586 = zext i32 %sext_ln581_29 to i54" [fft_stages.cpp:49]   --->   Operation 137 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_67)   --->   "%ashr_ln586 = ashr i54 %man_V_50, %zext_ln586" [fft_stages.cpp:49]   --->   Operation 138 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_67)   --->   "%trunc_ln586_10 = trunc i54 %ashr_ln586 to i22" [fft_stages.cpp:49]   --->   Operation 139 'trunc' 'trunc_ln586_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_68)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_10, i32 63)" [fft_stages.cpp:49]   --->   Operation 140 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_68)   --->   "%select_ln588_10 = select i1 %tmp_79, i22 -1, i22 0" [fft_stages.cpp:49]   --->   Operation 141 'select' 'select_ln588_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_67)   --->   "%shl_ln604 = shl i22 %trunc_ln583_10, %sext_ln581_30" [fft_stages.cpp:49]   --->   Operation 142 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_50)   --->   "%xor_ln571_10 = xor i1 %icmp_ln571, true" [fft_stages.cpp:49]   --->   Operation 143 'xor' 'xor_ln571_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_50)   --->   "%and_ln582_10 = and i1 %icmp_ln582, %xor_ln571_10" [fft_stages.cpp:49]   --->   Operation 144 'and' 'and_ln582_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.33ns)   --->   "%or_ln582_10 = or i1 %icmp_ln571, %icmp_ln582" [fft_stages.cpp:49]   --->   Operation 145 'or' 'or_ln582_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_10)   --->   "%xor_ln582_10 = xor i1 %or_ln582_10, true" [fft_stages.cpp:49]   --->   Operation 146 'xor' 'xor_ln582_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581_10 = and i1 %icmp_ln581, %xor_ln582_10" [fft_stages.cpp:49]   --->   Operation 147 'and' 'and_ln581_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln585_29)   --->   "%xor_ln585_10 = xor i1 %icmp_ln585, true" [fft_stages.cpp:49]   --->   Operation 148 'xor' 'xor_ln585_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln585_29 = and i1 %and_ln581_10, %xor_ln585_10" [fft_stages.cpp:49]   --->   Operation 149 'and' 'and_ln585_29' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_48)   --->   "%and_ln585_30 = and i1 %and_ln581_10, %icmp_ln585" [fft_stages.cpp:49]   --->   Operation 150 'and' 'and_ln585_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_10)   --->   "%or_ln581_10 = or i1 %or_ln582_10, %icmp_ln581" [fft_stages.cpp:49]   --->   Operation 151 'or' 'or_ln581_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_10)   --->   "%xor_ln581_10 = xor i1 %or_ln581_10, true" [fft_stages.cpp:49]   --->   Operation 152 'xor' 'xor_ln581_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln603_10 = and i1 %icmp_ln603, %xor_ln581_10" [fft_stages.cpp:49]   --->   Operation 153 'and' 'and_ln603_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln603_67 = select i1 %and_ln603_10, i22 %shl_ln604, i22 %trunc_ln586_10" [fft_stages.cpp:49]   --->   Operation 154 'select' 'select_ln603_67' <Predicate = true> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_48 = or i1 %and_ln603_10, %and_ln585_30" [fft_stages.cpp:49]   --->   Operation 155 'or' 'or_ln603_48' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln603_68 = select i1 %and_ln585_29, i22 %select_ln588_10, i22 %trunc_ln583_10" [fft_stages.cpp:49]   --->   Operation 156 'select' 'select_ln603_68' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_50)   --->   "%or_ln603_49 = or i1 %and_ln585_29, %and_ln582_10" [fft_stages.cpp:49]   --->   Operation 157 'or' 'or_ln603_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node s_V)   --->   "%select_ln603_69 = select i1 %or_ln603_48, i22 %select_ln603_67, i22 %select_ln603_68" [fft_stages.cpp:49]   --->   Operation 158 'select' 'select_ln603_69' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_50 = or i1 %or_ln603_48, %or_ln603_49" [fft_stages.cpp:49]   --->   Operation 159 'or' 'or_ln603_50' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.43ns) (out node of the LUT)   --->   "%s_V = select i1 %or_ln603_50, i22 %select_ln603_69, i22 0" [fft_stages.cpp:49]   --->   Operation 160 'select' 's_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i22 %c_V to i33" [fft_stages.cpp:55]   --->   Operation 161 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i22 %s_V to i33" [fft_stages.cpp:55]   --->   Operation 162 'sext' 'sext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.75ns)   --->   "br label %1" [fft_stages.cpp:53]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.75>

State 6 <SV = 5> <Delay = 1.35>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 0, %butterfly_loop_begin ], [ %i_12, %dft_loop ]"   --->   Operation 164 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i11 %i_0 to i10" [fft_stages.cpp:53]   --->   Operation 165 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %i_0, i32 10)" [fft_stages.cpp:53]   --->   Operation 166 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %tmp_80, label %butterfly_loop_end, label %dft_loop" [fft_stages.cpp:53]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%i_lower = or i10 %trunc_ln53, 1" [fft_stages.cpp:54]   --->   Operation 168 'or' 'i_lower' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i10 %i_lower to i64" [fft_stages.cpp:55]   --->   Operation 169 'zext' 'zext_ln55' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%X_R_V_addr = getelementptr [1024 x i22]* %X_R_V, i64 0, i64 %zext_ln55" [fft_stages.cpp:55]   --->   Operation 170 'getelementptr' 'X_R_V_addr' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_6 : Operation 171 [2/2] (1.35ns)   --->   "%X_R_V_load = load i22* %X_R_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 171 'load' 'X_R_V_load' <Predicate = (!tmp_80)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%X_I_V_addr = getelementptr [1024 x i22]* %X_I_V, i64 0, i64 %zext_ln55" [fft_stages.cpp:55]   --->   Operation 172 'getelementptr' 'X_I_V_addr' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_6 : Operation 173 [2/2] (1.35ns)   --->   "%X_I_V_load = load i22* %X_I_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 173 'load' 'X_I_V_load' <Predicate = (!tmp_80)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i11 %i_0 to i64" [fft_stages.cpp:57]   --->   Operation 174 'zext' 'zext_ln57' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%X_R_V_addr_10 = getelementptr [1024 x i22]* %X_R_V, i64 0, i64 %zext_ln57" [fft_stages.cpp:57]   --->   Operation 175 'getelementptr' 'X_R_V_addr_10' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_6 : Operation 176 [2/2] (1.35ns)   --->   "%p_Val2_127 = load i22* %X_R_V_addr_10, align 4" [fft_stages.cpp:57]   --->   Operation 176 'load' 'p_Val2_127' <Predicate = (!tmp_80)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%X_I_V_addr_10 = getelementptr [1024 x i22]* %X_I_V, i64 0, i64 %zext_ln57" [fft_stages.cpp:58]   --->   Operation 177 'getelementptr' 'X_I_V_addr_10' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_6 : Operation 178 [2/2] (1.35ns)   --->   "%p_Val2_129 = load i22* %X_I_V_addr_10, align 4" [fft_stages.cpp:58]   --->   Operation 178 'load' 'p_Val2_129' <Predicate = (!tmp_80)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 179 [1/1] (0.94ns)   --->   "%i_12 = add i11 %i_0, 2" [fft_stages.cpp:53]   --->   Operation 179 'add' 'i_12' <Predicate = (!tmp_80)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.23>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [fft_stages.cpp:53]   --->   Operation 180 'specloopname' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4)" [fft_stages.cpp:53]   --->   Operation 181 'specregionbegin' 'tmp_15' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 512, i32 512, i32 512, [1 x i8]* @p_str1) nounwind" [fft_stages.cpp:54]   --->   Operation 182 'speclooptripcount' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [fft_stages.cpp:54]   --->   Operation 183 'specpipeline' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 184 [1/2] (1.35ns)   --->   "%X_R_V_load = load i22* %X_R_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 184 'load' 'X_R_V_load' <Predicate = (!tmp_80)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i22 %X_R_V_load to i33" [fft_stages.cpp:55]   --->   Operation 185 'sext' 'sext_ln1118_29' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 186 [1/2] (1.35ns)   --->   "%X_I_V_load = load i22* %X_I_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 186 'load' 'X_I_V_load' <Predicate = (!tmp_80)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i22 %X_I_V_load to i33" [fft_stages.cpp:55]   --->   Operation 187 'sext' 'sext_ln1118_30' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (3.24ns)   --->   "%mul_ln700 = mul i33 %sext_ln1118_29, %sext_ln1118" [fft_stages.cpp:55]   --->   Operation 188 'mul' 'mul_ln700' <Predicate = (!tmp_80)> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [1/1] (3.24ns)   --->   "%mul_ln1193 = mul i33 %sext_ln1118_30, %sext_ln1118_28" [fft_stages.cpp:55]   --->   Operation 189 'mul' 'mul_ln1193' <Predicate = (!tmp_80)> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (1.20ns)   --->   "%ret_V = sub i33 %mul_ln700, %mul_ln1193" [fft_stages.cpp:55]   --->   Operation 190 'sub' 'ret_V' <Predicate = (!tmp_80)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%temp_R_V = call i22 @_ssdm_op_PartSelect.i22.i33.i32.i32(i33 %ret_V, i32 11, i32 32)" [fft_stages.cpp:55]   --->   Operation 191 'partselect' 'temp_R_V' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (3.24ns)   --->   "%mul_ln700_10 = mul i33 %sext_ln1118, %sext_ln1118_30" [fft_stages.cpp:56]   --->   Operation 192 'mul' 'mul_ln700_10' <Predicate = (!tmp_80)> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (3.24ns)   --->   "%mul_ln1192 = mul i33 %sext_ln1118_29, %sext_ln1118_28" [fft_stages.cpp:56]   --->   Operation 193 'mul' 'mul_ln1192' <Predicate = (!tmp_80)> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (1.20ns)   --->   "%ret_V_22 = add i33 %mul_ln700_10, %mul_ln1192" [fft_stages.cpp:56]   --->   Operation 194 'add' 'ret_V_22' <Predicate = (!tmp_80)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%temp_I_V = call i22 @_ssdm_op_PartSelect.i22.i33.i32.i32(i33 %ret_V_22, i32 11, i32 32)" [fft_stages.cpp:56]   --->   Operation 195 'partselect' 'temp_I_V' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 196 [1/2] (1.35ns)   --->   "%p_Val2_127 = load i22* %X_R_V_addr_10, align 4" [fft_stages.cpp:57]   --->   Operation 196 'load' 'p_Val2_127' <Predicate = (!tmp_80)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 197 [1/1] (1.08ns)   --->   "%sub_ln703 = sub i22 %p_Val2_127, %temp_R_V" [fft_stages.cpp:57]   --->   Operation 197 'sub' 'sub_ln703' <Predicate = (!tmp_80)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%Out_R_V_addr11 = getelementptr [1024 x i22]* %Out_R_V, i64 0, i64 %zext_ln55" [fft_stages.cpp:57]   --->   Operation 198 'getelementptr' 'Out_R_V_addr11' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (1.35ns)   --->   "store i22 %sub_ln703, i22* %Out_R_V_addr11, align 4" [fft_stages.cpp:57]   --->   Operation 199 'store' <Predicate = (!tmp_80)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 200 [1/2] (1.35ns)   --->   "%p_Val2_129 = load i22* %X_I_V_addr_10, align 4" [fft_stages.cpp:58]   --->   Operation 200 'load' 'p_Val2_129' <Predicate = (!tmp_80)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 201 [1/1] (1.08ns)   --->   "%sub_ln703_1 = sub i22 %p_Val2_129, %temp_I_V" [fft_stages.cpp:58]   --->   Operation 201 'sub' 'sub_ln703_1' <Predicate = (!tmp_80)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%Out_I_V_addr16 = getelementptr [1024 x i22]* %Out_I_V, i64 0, i64 %zext_ln55" [fft_stages.cpp:58]   --->   Operation 202 'getelementptr' 'Out_I_V_addr16' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (1.35ns)   --->   "store i22 %sub_ln703_1, i22* %Out_I_V_addr16, align 4" [fft_stages.cpp:58]   --->   Operation 203 'store' <Predicate = (!tmp_80)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 204 [1/1] (1.08ns)   --->   "%add_ln703 = add i22 %temp_R_V, %p_Val2_127" [fft_stages.cpp:59]   --->   Operation 204 'add' 'add_ln703' <Predicate = (!tmp_80)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%Out_R_V_addr = getelementptr [1024 x i22]* %Out_R_V, i64 0, i64 %zext_ln57" [fft_stages.cpp:59]   --->   Operation 205 'getelementptr' 'Out_R_V_addr' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (1.35ns)   --->   "store i22 %add_ln703, i22* %Out_R_V_addr, align 4" [fft_stages.cpp:59]   --->   Operation 206 'store' <Predicate = (!tmp_80)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 207 [1/1] (1.08ns)   --->   "%add_ln703_1 = add i22 %temp_I_V, %p_Val2_129" [fft_stages.cpp:60]   --->   Operation 207 'add' 'add_ln703_1' <Predicate = (!tmp_80)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%Out_I_V_addr = getelementptr [1024 x i22]* %Out_I_V, i64 0, i64 %zext_ln57" [fft_stages.cpp:60]   --->   Operation 208 'getelementptr' 'Out_I_V_addr' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (1.35ns)   --->   "store i22 %add_ln703_1, i22* %Out_I_V_addr, align 4" [fft_stages.cpp:60]   --->   Operation 209 'store' <Predicate = (!tmp_80)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_15)" [fft_stages.cpp:61]   --->   Operation 210 'specregionend' 'empty' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "br label %1" [fft_stages.cpp:53]   --->   Operation 211 'br' <Predicate = (!tmp_80)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_s)" [fft_stages.cpp:62]   --->   Operation 212 'specregionend' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "br label %0" [fft_stages.cpp:47]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Out_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Out_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln47                (br               ) [ 011111111]
tmp_V                  (phi              ) [ 001000000]
i                      (phi              ) [ 001111111]
speclooptripcount_ln0  (speclooptripcount) [ 000000000]
br_ln47                (br               ) [ 000000000]
sext_ln891             (sext             ) [ 000000000]
icmp_ln885             (icmp             ) [ 000000000]
p_Result_s             (partselect       ) [ 000000000]
p_Result_159           (bitconcatenate   ) [ 000000000]
l                      (cttz             ) [ 000000000]
sub_ln894              (sub              ) [ 000000000]
trunc_ln894            (trunc            ) [ 000000000]
lsb_index              (add              ) [ 000000000]
tmp                    (partselect       ) [ 000000000]
icmp_ln897             (icmp             ) [ 000000000]
trunc_ln897            (trunc            ) [ 000000000]
sub_ln897              (sub              ) [ 000000000]
zext_ln897             (zext             ) [ 000000000]
lshr_ln897             (lshr             ) [ 000000000]
p_Result_152           (and              ) [ 000000000]
icmp_ln897_1           (icmp             ) [ 000000000]
a                      (and              ) [ 000000000]
tmp_74                 (bitselect        ) [ 000000000]
xor_ln899              (xor              ) [ 000000000]
add_ln899              (add              ) [ 000000000]
p_Result_153           (bitselect        ) [ 000000000]
and_ln899              (and              ) [ 000000000]
or_ln899               (or               ) [ 000000000]
or_ln                  (bitconcatenate   ) [ 000000000]
m                      (zext             ) [ 000000000]
zext_ln907_10          (zext             ) [ 000000000]
icmp_ln908             (icmp             ) [ 000000000]
add_ln908              (add              ) [ 000000000]
lshr_ln908             (lshr             ) [ 000000000]
zext_ln908             (zext             ) [ 000000000]
sub_ln908              (sub              ) [ 000000000]
zext_ln908_1           (zext             ) [ 000000000]
shl_ln908              (shl              ) [ 000000000]
m_47                   (select           ) [ 000000000]
zext_ln911             (zext             ) [ 000000000]
m_48                   (add              ) [ 000000000]
m_s                    (partselect       ) [ 000000000]
m_51                   (zext             ) [ 000000000]
tmp_75                 (bitselect        ) [ 000000000]
select_ln915           (select           ) [ 000000000]
trunc_ln893            (trunc            ) [ 000000000]
sub_ln915              (sub              ) [ 000000000]
add_ln915              (add              ) [ 000000000]
tmp_12                 (bitconcatenate   ) [ 000000000]
p_Result_160           (partset          ) [ 000000000]
bitcast_ln729          (bitcast          ) [ 000000000]
select_ln885           (select           ) [ 000110000]
a_V                    (add              ) [ 011111111]
ret_ln63               (ret              ) [ 000000000]
v_assign               (call             ) [ 000001000]
v_assign_s             (call             ) [ 000001000]
specloopname_ln47      (specloopname     ) [ 000000000]
tmp_s                  (specregionbegin  ) [ 000000111]
ireg_V                 (bitcast          ) [ 000000000]
trunc_ln556            (trunc            ) [ 000000000]
p_Result_161           (bitselect        ) [ 000000000]
exp_tmp_V              (partselect       ) [ 000000000]
zext_ln461_1           (zext             ) [ 000000000]
trunc_ln565            (trunc            ) [ 000000000]
tmp_13                 (bitconcatenate   ) [ 000000000]
p_Result_162           (zext             ) [ 000000000]
man_V_46               (sub              ) [ 000000000]
man_V_47               (select           ) [ 000000000]
icmp_ln571_1           (icmp             ) [ 000000000]
F2                     (sub              ) [ 000000000]
icmp_ln581_1           (icmp             ) [ 000000000]
add_ln581_1            (add              ) [ 000000000]
sub_ln581_1            (sub              ) [ 000000000]
sh_amt                 (select           ) [ 000000000]
sext_ln581             (sext             ) [ 000000000]
sext_ln581_28          (sext             ) [ 000000000]
icmp_ln582_1           (icmp             ) [ 000000000]
trunc_ln583            (trunc            ) [ 000000000]
icmp_ln585_1           (icmp             ) [ 000000000]
icmp_ln603_1           (icmp             ) [ 000000000]
zext_ln586_1           (zext             ) [ 000000000]
ashr_ln586_1           (ashr             ) [ 000000000]
trunc_ln586            (trunc            ) [ 000000000]
tmp_77                 (bitselect        ) [ 000000000]
select_ln588           (select           ) [ 000000000]
shl_ln604_1            (shl              ) [ 000000000]
xor_ln571              (xor              ) [ 000000000]
and_ln582              (and              ) [ 000000000]
or_ln582               (or               ) [ 000000000]
xor_ln582              (xor              ) [ 000000000]
and_ln581              (and              ) [ 000000000]
xor_ln585              (xor              ) [ 000000000]
and_ln585              (and              ) [ 000000000]
and_ln585_28           (and              ) [ 000000000]
or_ln581               (or               ) [ 000000000]
xor_ln581              (xor              ) [ 000000000]
and_ln603              (and              ) [ 000000000]
select_ln603           (select           ) [ 000000000]
or_ln603               (or               ) [ 000000000]
select_ln603_64        (select           ) [ 000000000]
or_ln603_46            (or               ) [ 000000000]
select_ln603_65        (select           ) [ 000000000]
or_ln603_47            (or               ) [ 000000000]
c_V                    (select           ) [ 000000000]
ireg_V_10              (bitcast          ) [ 000000000]
trunc_ln556_10         (trunc            ) [ 000000000]
p_Result_163           (bitselect        ) [ 000000000]
exp_tmp_V_10           (partselect       ) [ 000000000]
zext_ln461             (zext             ) [ 000000000]
trunc_ln565_10         (trunc            ) [ 000000000]
tmp_14                 (bitconcatenate   ) [ 000000000]
p_Result_164           (zext             ) [ 000000000]
man_V_49               (sub              ) [ 000000000]
man_V_50               (select           ) [ 000000000]
icmp_ln571             (icmp             ) [ 000000000]
F2_10                  (sub              ) [ 000000000]
icmp_ln581             (icmp             ) [ 000000000]
add_ln581              (add              ) [ 000000000]
sub_ln581              (sub              ) [ 000000000]
sh_amt_10              (select           ) [ 000000000]
sext_ln581_29          (sext             ) [ 000000000]
sext_ln581_30          (sext             ) [ 000000000]
icmp_ln582             (icmp             ) [ 000000000]
trunc_ln583_10         (trunc            ) [ 000000000]
icmp_ln585             (icmp             ) [ 000000000]
icmp_ln603             (icmp             ) [ 000000000]
zext_ln586             (zext             ) [ 000000000]
ashr_ln586             (ashr             ) [ 000000000]
trunc_ln586_10         (trunc            ) [ 000000000]
tmp_79                 (bitselect        ) [ 000000000]
select_ln588_10        (select           ) [ 000000000]
shl_ln604              (shl              ) [ 000000000]
xor_ln571_10           (xor              ) [ 000000000]
and_ln582_10           (and              ) [ 000000000]
or_ln582_10            (or               ) [ 000000000]
xor_ln582_10           (xor              ) [ 000000000]
and_ln581_10           (and              ) [ 000000000]
xor_ln585_10           (xor              ) [ 000000000]
and_ln585_29           (and              ) [ 000000000]
and_ln585_30           (and              ) [ 000000000]
or_ln581_10            (or               ) [ 000000000]
xor_ln581_10           (xor              ) [ 000000000]
and_ln603_10           (and              ) [ 000000000]
select_ln603_67        (select           ) [ 000000000]
or_ln603_48            (or               ) [ 000000000]
select_ln603_68        (select           ) [ 000000000]
or_ln603_49            (or               ) [ 000000000]
select_ln603_69        (select           ) [ 000000000]
or_ln603_50            (or               ) [ 000000000]
s_V                    (select           ) [ 000000000]
sext_ln1118            (sext             ) [ 000000110]
sext_ln1118_28         (sext             ) [ 000000110]
br_ln53                (br               ) [ 001111111]
i_0                    (phi              ) [ 000000100]
trunc_ln53             (trunc            ) [ 000000000]
tmp_80                 (bitselect        ) [ 001111111]
br_ln53                (br               ) [ 000000000]
i_lower                (or               ) [ 000000000]
zext_ln55              (zext             ) [ 000000110]
X_R_V_addr             (getelementptr    ) [ 000000110]
X_I_V_addr             (getelementptr    ) [ 000000110]
zext_ln57              (zext             ) [ 000000110]
X_R_V_addr_10          (getelementptr    ) [ 000000110]
X_I_V_addr_10          (getelementptr    ) [ 000000110]
i_12                   (add              ) [ 001111111]
specloopname_ln53      (specloopname     ) [ 000000000]
tmp_15                 (specregionbegin  ) [ 000000000]
speclooptripcount_ln54 (speclooptripcount) [ 000000000]
specpipeline_ln54      (specpipeline     ) [ 000000000]
X_R_V_load             (load             ) [ 000000000]
sext_ln1118_29         (sext             ) [ 000000000]
X_I_V_load             (load             ) [ 000000000]
sext_ln1118_30         (sext             ) [ 000000000]
mul_ln700              (mul              ) [ 000000000]
mul_ln1193             (mul              ) [ 000000000]
ret_V                  (sub              ) [ 000000000]
temp_R_V               (partselect       ) [ 000000000]
mul_ln700_10           (mul              ) [ 000000000]
mul_ln1192             (mul              ) [ 000000000]
ret_V_22               (add              ) [ 000000000]
temp_I_V               (partselect       ) [ 000000000]
p_Val2_127             (load             ) [ 000000000]
sub_ln703              (sub              ) [ 000000000]
Out_R_V_addr11         (getelementptr    ) [ 000000000]
store_ln57             (store            ) [ 000000000]
p_Val2_129             (load             ) [ 000000000]
sub_ln703_1            (sub              ) [ 000000000]
Out_I_V_addr16         (getelementptr    ) [ 000000000]
store_ln58             (store            ) [ 000000000]
add_ln703              (add              ) [ 000000000]
Out_R_V_addr           (getelementptr    ) [ 000000000]
store_ln59             (store            ) [ 000000000]
add_ln703_1            (add              ) [ 000000000]
Out_I_V_addr           (getelementptr    ) [ 000000000]
store_ln60             (store            ) [ 000000000]
empty                  (specregionend    ) [ 000000000]
br_ln53                (br               ) [ 001111111]
empty_56               (specregionend    ) [ 000000000]
br_ln47                (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_R_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_R_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_I_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_I_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fourth_order_double_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fourth_order_double_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fourth_order_double_s">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i22"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i10.i22"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i22"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="152" class="1004" name="X_R_V_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="22" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="10" slack="0"/>
<pin id="156" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_V_addr/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="0"/>
<pin id="185" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="186" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="187" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="22" slack="0"/>
<pin id="188" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_V_load/6 p_Val2_127/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="X_I_V_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="22" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="10" slack="0"/>
<pin id="169" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_V_addr/6 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="0"/>
<pin id="197" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="198" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="199" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="22" slack="0"/>
<pin id="200" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_V_load/6 p_Val2_129/6 "/>
</bind>
</comp>

<comp id="178" class="1004" name="X_R_V_addr_10_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="22" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="11" slack="0"/>
<pin id="182" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_V_addr_10/6 "/>
</bind>
</comp>

<comp id="190" class="1004" name="X_I_V_addr_10_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="22" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="11" slack="0"/>
<pin id="194" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_V_addr_10/6 "/>
</bind>
</comp>

<comp id="202" class="1004" name="Out_R_V_addr11_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="22" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="10" slack="1"/>
<pin id="206" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_V_addr11/7 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="0" index="1" bw="22" slack="0"/>
<pin id="212" dir="0" index="2" bw="0" slack="0"/>
<pin id="235" dir="0" index="4" bw="10" slack="0"/>
<pin id="236" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="237" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="238" dir="1" index="7" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/7 store_ln59/7 "/>
</bind>
</comp>

<comp id="215" class="1004" name="Out_I_V_addr16_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="22" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="10" slack="1"/>
<pin id="219" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_V_addr16/7 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="0" index="1" bw="22" slack="0"/>
<pin id="225" dir="0" index="2" bw="0" slack="0"/>
<pin id="247" dir="0" index="4" bw="10" slack="0"/>
<pin id="248" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="249" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="250" dir="1" index="7" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/7 store_ln60/7 "/>
</bind>
</comp>

<comp id="228" class="1004" name="Out_R_V_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="22" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="11" slack="1"/>
<pin id="232" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_V_addr/7 "/>
</bind>
</comp>

<comp id="240" class="1004" name="Out_I_V_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="22" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="11" slack="1"/>
<pin id="244" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_V_addr/7 "/>
</bind>
</comp>

<comp id="252" class="1005" name="tmp_V_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="14" slack="1"/>
<pin id="254" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_V_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="14" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="263" class="1005" name="i_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="i_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="1" slack="1"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="276" class="1005" name="i_0_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="1"/>
<pin id="278" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="i_0_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="11" slack="0"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_sin_or_cos_double_s_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="0"/>
<pin id="289" dir="0" index="1" bw="64" slack="1"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="0" index="3" bw="256" slack="0"/>
<pin id="292" dir="0" index="4" bw="59" slack="0"/>
<pin id="293" dir="0" index="5" bw="52" slack="0"/>
<pin id="294" dir="0" index="6" bw="44" slack="0"/>
<pin id="295" dir="0" index="7" bw="33" slack="0"/>
<pin id="296" dir="0" index="8" bw="25" slack="0"/>
<pin id="297" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="v_assign/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_sin_or_cos_double_s_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="1"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="0" index="3" bw="256" slack="0"/>
<pin id="311" dir="0" index="4" bw="59" slack="0"/>
<pin id="312" dir="0" index="5" bw="52" slack="0"/>
<pin id="313" dir="0" index="6" bw="44" slack="0"/>
<pin id="314" dir="0" index="7" bw="33" slack="0"/>
<pin id="315" dir="0" index="8" bw="25" slack="0"/>
<pin id="316" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="v_assign_s/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="sext_ln891_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="14" slack="0"/>
<pin id="327" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln891/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln885_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="14" slack="0"/>
<pin id="331" dir="0" index="1" bw="14" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_Result_s_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="22" slack="0"/>
<pin id="337" dir="0" index="1" bw="14" slack="0"/>
<pin id="338" dir="0" index="2" bw="6" slack="0"/>
<pin id="339" dir="0" index="3" bw="1" slack="0"/>
<pin id="340" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_Result_159_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="22" slack="0"/>
<pin id="349" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_159/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="l_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sub_ln894_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="6" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="trunc_ln894_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln894/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="lsb_index_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="31" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="0" index="3" bw="6" slack="0"/>
<pin id="382" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln897_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="31" slack="0"/>
<pin id="389" dir="0" index="1" bw="31" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="trunc_ln897_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sub_ln897_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="0" index="1" bw="5" slack="0"/>
<pin id="400" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln897_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="lshr_ln897_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="5" slack="0"/>
<pin id="410" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_Result_152_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="22" slack="0"/>
<pin id="415" dir="0" index="1" bw="22" slack="0"/>
<pin id="416" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_152/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln897_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="22" slack="0"/>
<pin id="421" dir="0" index="1" bw="22" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897_1/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="a_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_74_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="0" index="2" bw="6" slack="0"/>
<pin id="435" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_74/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="xor_ln899_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln899_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="7" slack="0"/>
<pin id="447" dir="0" index="1" bw="22" slack="0"/>
<pin id="448" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="p_Result_153_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="14" slack="0"/>
<pin id="454" dir="0" index="2" bw="22" slack="0"/>
<pin id="455" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_153/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="and_ln899_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="or_ln899_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="or_ln_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="m_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="14" slack="0"/>
<pin id="481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln907_10_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="14" slack="0"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907_10/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="icmp_ln908_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="add_ln908_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="7" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="lshr_ln908_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="22" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln908_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="sub_ln908_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="7" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln908/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln908_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_1/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="shl_ln908_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="22" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="0"/>
<pin id="522" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln908/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="m_47_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="64" slack="0"/>
<pin id="528" dir="0" index="2" bw="64" slack="0"/>
<pin id="529" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_47/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln911_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="m_48_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="64" slack="0"/>
<pin id="540" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_48/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="m_s_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="63" slack="0"/>
<pin id="545" dir="0" index="1" bw="64" slack="0"/>
<pin id="546" dir="0" index="2" bw="1" slack="0"/>
<pin id="547" dir="0" index="3" bw="7" slack="0"/>
<pin id="548" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="m_51_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="63" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_51/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_75_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="64" slack="0"/>
<pin id="560" dir="0" index="2" bw="7" slack="0"/>
<pin id="561" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_75/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="select_ln915_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="11" slack="0"/>
<pin id="568" dir="0" index="2" bw="11" slack="0"/>
<pin id="569" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln915/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="trunc_ln893_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sub_ln915_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="0"/>
<pin id="579" dir="0" index="1" bw="11" slack="0"/>
<pin id="580" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln915_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="11" slack="0"/>
<pin id="585" dir="0" index="1" bw="11" slack="0"/>
<pin id="586" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_12_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="12" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="0" index="2" bw="11" slack="0"/>
<pin id="593" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="p_Result_160_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="64" slack="0"/>
<pin id="599" dir="0" index="1" bw="63" slack="0"/>
<pin id="600" dir="0" index="2" bw="12" slack="0"/>
<pin id="601" dir="0" index="3" bw="7" slack="0"/>
<pin id="602" dir="0" index="4" bw="7" slack="0"/>
<pin id="603" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_160/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="bitcast_ln729_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="64" slack="0"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln729/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="select_ln885_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="64" slack="0"/>
<pin id="616" dir="0" index="2" bw="64" slack="0"/>
<pin id="617" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln885/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="a_V_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="14" slack="0"/>
<pin id="623" dir="0" index="1" bw="14" slack="0"/>
<pin id="624" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_V/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="ireg_V_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="64" slack="1"/>
<pin id="629" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="trunc_ln556_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="0"/>
<pin id="632" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="p_Result_161_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="64" slack="0"/>
<pin id="637" dir="0" index="2" bw="7" slack="0"/>
<pin id="638" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_161/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="exp_tmp_V_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="11" slack="0"/>
<pin id="644" dir="0" index="1" bw="64" slack="0"/>
<pin id="645" dir="0" index="2" bw="7" slack="0"/>
<pin id="646" dir="0" index="3" bw="7" slack="0"/>
<pin id="647" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln461_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="11" slack="0"/>
<pin id="654" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461_1/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="trunc_ln565_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="64" slack="0"/>
<pin id="658" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_13_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="53" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="0" index="2" bw="52" slack="0"/>
<pin id="664" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="p_Result_162_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="53" slack="0"/>
<pin id="670" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_162/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="man_V_46_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="53" slack="0"/>
<pin id="675" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_46/5 "/>
</bind>
</comp>

<comp id="678" class="1004" name="man_V_47_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="54" slack="0"/>
<pin id="681" dir="0" index="2" bw="54" slack="0"/>
<pin id="682" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_47/5 "/>
</bind>
</comp>

<comp id="686" class="1004" name="icmp_ln571_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="63" slack="0"/>
<pin id="688" dir="0" index="1" bw="63" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571_1/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="F2_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="12" slack="0"/>
<pin id="694" dir="0" index="1" bw="11" slack="0"/>
<pin id="695" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="icmp_ln581_1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="12" slack="0"/>
<pin id="700" dir="0" index="1" bw="12" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581_1/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="add_ln581_1_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="5" slack="0"/>
<pin id="706" dir="0" index="1" bw="12" slack="0"/>
<pin id="707" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581_1/5 "/>
</bind>
</comp>

<comp id="710" class="1004" name="sub_ln581_1_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="5" slack="0"/>
<pin id="712" dir="0" index="1" bw="12" slack="0"/>
<pin id="713" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581_1/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="sh_amt_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="12" slack="0"/>
<pin id="719" dir="0" index="2" bw="12" slack="0"/>
<pin id="720" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/5 "/>
</bind>
</comp>

<comp id="724" class="1004" name="sext_ln581_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="12" slack="0"/>
<pin id="726" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/5 "/>
</bind>
</comp>

<comp id="728" class="1004" name="sext_ln581_28_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="12" slack="0"/>
<pin id="730" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_28/5 "/>
</bind>
</comp>

<comp id="732" class="1004" name="icmp_ln582_1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="12" slack="0"/>
<pin id="734" dir="0" index="1" bw="12" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582_1/5 "/>
</bind>
</comp>

<comp id="738" class="1004" name="trunc_ln583_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="54" slack="0"/>
<pin id="740" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/5 "/>
</bind>
</comp>

<comp id="742" class="1004" name="icmp_ln585_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="12" slack="0"/>
<pin id="744" dir="0" index="1" bw="12" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585_1/5 "/>
</bind>
</comp>

<comp id="748" class="1004" name="icmp_ln603_1_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="12" slack="0"/>
<pin id="750" dir="0" index="1" bw="12" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603_1/5 "/>
</bind>
</comp>

<comp id="754" class="1004" name="zext_ln586_1_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="12" slack="0"/>
<pin id="756" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586_1/5 "/>
</bind>
</comp>

<comp id="758" class="1004" name="ashr_ln586_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="54" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586_1/5 "/>
</bind>
</comp>

<comp id="764" class="1004" name="trunc_ln586_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="54" slack="0"/>
<pin id="766" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_77_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="64" slack="0"/>
<pin id="771" dir="0" index="2" bw="7" slack="0"/>
<pin id="772" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_77/5 "/>
</bind>
</comp>

<comp id="776" class="1004" name="select_ln588_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="22" slack="0"/>
<pin id="779" dir="0" index="2" bw="22" slack="0"/>
<pin id="780" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/5 "/>
</bind>
</comp>

<comp id="784" class="1004" name="shl_ln604_1_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="22" slack="0"/>
<pin id="786" dir="0" index="1" bw="12" slack="0"/>
<pin id="787" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604_1/5 "/>
</bind>
</comp>

<comp id="790" class="1004" name="xor_ln571_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/5 "/>
</bind>
</comp>

<comp id="796" class="1004" name="and_ln582_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/5 "/>
</bind>
</comp>

<comp id="802" class="1004" name="or_ln582_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/5 "/>
</bind>
</comp>

<comp id="808" class="1004" name="xor_ln582_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/5 "/>
</bind>
</comp>

<comp id="814" class="1004" name="and_ln581_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/5 "/>
</bind>
</comp>

<comp id="820" class="1004" name="xor_ln585_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/5 "/>
</bind>
</comp>

<comp id="826" class="1004" name="and_ln585_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/5 "/>
</bind>
</comp>

<comp id="832" class="1004" name="and_ln585_28_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_28/5 "/>
</bind>
</comp>

<comp id="838" class="1004" name="or_ln581_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="xor_ln581_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/5 "/>
</bind>
</comp>

<comp id="850" class="1004" name="and_ln603_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/5 "/>
</bind>
</comp>

<comp id="856" class="1004" name="select_ln603_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="22" slack="0"/>
<pin id="859" dir="0" index="2" bw="22" slack="0"/>
<pin id="860" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/5 "/>
</bind>
</comp>

<comp id="864" class="1004" name="or_ln603_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/5 "/>
</bind>
</comp>

<comp id="870" class="1004" name="select_ln603_64_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="22" slack="0"/>
<pin id="873" dir="0" index="2" bw="22" slack="0"/>
<pin id="874" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_64/5 "/>
</bind>
</comp>

<comp id="878" class="1004" name="or_ln603_46_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_46/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="select_ln603_65_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="0" index="1" bw="22" slack="0"/>
<pin id="887" dir="0" index="2" bw="22" slack="0"/>
<pin id="888" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_65/5 "/>
</bind>
</comp>

<comp id="892" class="1004" name="or_ln603_47_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="0"/>
<pin id="894" dir="0" index="1" bw="1" slack="0"/>
<pin id="895" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_47/5 "/>
</bind>
</comp>

<comp id="898" class="1004" name="c_V_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="22" slack="0"/>
<pin id="901" dir="0" index="2" bw="22" slack="0"/>
<pin id="902" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_V/5 "/>
</bind>
</comp>

<comp id="906" class="1004" name="ireg_V_10_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="64" slack="1"/>
<pin id="908" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V_10/5 "/>
</bind>
</comp>

<comp id="909" class="1004" name="trunc_ln556_10_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="64" slack="0"/>
<pin id="911" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556_10/5 "/>
</bind>
</comp>

<comp id="913" class="1004" name="p_Result_163_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="0"/>
<pin id="915" dir="0" index="1" bw="64" slack="0"/>
<pin id="916" dir="0" index="2" bw="7" slack="0"/>
<pin id="917" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_163/5 "/>
</bind>
</comp>

<comp id="921" class="1004" name="exp_tmp_V_10_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="11" slack="0"/>
<pin id="923" dir="0" index="1" bw="64" slack="0"/>
<pin id="924" dir="0" index="2" bw="7" slack="0"/>
<pin id="925" dir="0" index="3" bw="7" slack="0"/>
<pin id="926" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V_10/5 "/>
</bind>
</comp>

<comp id="931" class="1004" name="zext_ln461_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="11" slack="0"/>
<pin id="933" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/5 "/>
</bind>
</comp>

<comp id="935" class="1004" name="trunc_ln565_10_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="64" slack="0"/>
<pin id="937" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565_10/5 "/>
</bind>
</comp>

<comp id="939" class="1004" name="tmp_14_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="53" slack="0"/>
<pin id="941" dir="0" index="1" bw="1" slack="0"/>
<pin id="942" dir="0" index="2" bw="52" slack="0"/>
<pin id="943" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="947" class="1004" name="p_Result_164_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="53" slack="0"/>
<pin id="949" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_164/5 "/>
</bind>
</comp>

<comp id="951" class="1004" name="man_V_49_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="0"/>
<pin id="953" dir="0" index="1" bw="53" slack="0"/>
<pin id="954" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_49/5 "/>
</bind>
</comp>

<comp id="957" class="1004" name="man_V_50_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="54" slack="0"/>
<pin id="960" dir="0" index="2" bw="54" slack="0"/>
<pin id="961" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_50/5 "/>
</bind>
</comp>

<comp id="965" class="1004" name="icmp_ln571_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="63" slack="0"/>
<pin id="967" dir="0" index="1" bw="63" slack="0"/>
<pin id="968" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/5 "/>
</bind>
</comp>

<comp id="971" class="1004" name="F2_10_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="12" slack="0"/>
<pin id="973" dir="0" index="1" bw="11" slack="0"/>
<pin id="974" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2_10/5 "/>
</bind>
</comp>

<comp id="977" class="1004" name="icmp_ln581_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="12" slack="0"/>
<pin id="979" dir="0" index="1" bw="12" slack="0"/>
<pin id="980" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/5 "/>
</bind>
</comp>

<comp id="983" class="1004" name="add_ln581_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="5" slack="0"/>
<pin id="985" dir="0" index="1" bw="12" slack="0"/>
<pin id="986" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/5 "/>
</bind>
</comp>

<comp id="989" class="1004" name="sub_ln581_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="5" slack="0"/>
<pin id="991" dir="0" index="1" bw="12" slack="0"/>
<pin id="992" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/5 "/>
</bind>
</comp>

<comp id="995" class="1004" name="sh_amt_10_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="0"/>
<pin id="997" dir="0" index="1" bw="12" slack="0"/>
<pin id="998" dir="0" index="2" bw="12" slack="0"/>
<pin id="999" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt_10/5 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="sext_ln581_29_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="12" slack="0"/>
<pin id="1005" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_29/5 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="sext_ln581_30_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="12" slack="0"/>
<pin id="1009" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_30/5 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="icmp_ln582_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="12" slack="0"/>
<pin id="1013" dir="0" index="1" bw="12" slack="0"/>
<pin id="1014" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/5 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="trunc_ln583_10_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="54" slack="0"/>
<pin id="1019" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583_10/5 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="icmp_ln585_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="12" slack="0"/>
<pin id="1023" dir="0" index="1" bw="12" slack="0"/>
<pin id="1024" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/5 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="icmp_ln603_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="12" slack="0"/>
<pin id="1029" dir="0" index="1" bw="12" slack="0"/>
<pin id="1030" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/5 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="zext_ln586_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="12" slack="0"/>
<pin id="1035" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/5 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="ashr_ln586_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="54" slack="0"/>
<pin id="1039" dir="0" index="1" bw="32" slack="0"/>
<pin id="1040" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/5 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="trunc_ln586_10_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="54" slack="0"/>
<pin id="1045" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586_10/5 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="tmp_79_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="0"/>
<pin id="1049" dir="0" index="1" bw="64" slack="0"/>
<pin id="1050" dir="0" index="2" bw="7" slack="0"/>
<pin id="1051" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_79/5 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="select_ln588_10_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="0"/>
<pin id="1057" dir="0" index="1" bw="22" slack="0"/>
<pin id="1058" dir="0" index="2" bw="22" slack="0"/>
<pin id="1059" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588_10/5 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="shl_ln604_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="22" slack="0"/>
<pin id="1065" dir="0" index="1" bw="12" slack="0"/>
<pin id="1066" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/5 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="xor_ln571_10_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="0"/>
<pin id="1071" dir="0" index="1" bw="1" slack="0"/>
<pin id="1072" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571_10/5 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="and_ln582_10_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="0"/>
<pin id="1077" dir="0" index="1" bw="1" slack="0"/>
<pin id="1078" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582_10/5 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="or_ln582_10_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="0"/>
<pin id="1083" dir="0" index="1" bw="1" slack="0"/>
<pin id="1084" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582_10/5 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="xor_ln582_10_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="0"/>
<pin id="1089" dir="0" index="1" bw="1" slack="0"/>
<pin id="1090" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582_10/5 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="and_ln581_10_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="0"/>
<pin id="1095" dir="0" index="1" bw="1" slack="0"/>
<pin id="1096" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581_10/5 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="xor_ln585_10_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="0"/>
<pin id="1101" dir="0" index="1" bw="1" slack="0"/>
<pin id="1102" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585_10/5 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="and_ln585_29_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1" slack="0"/>
<pin id="1107" dir="0" index="1" bw="1" slack="0"/>
<pin id="1108" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_29/5 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="and_ln585_30_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="0"/>
<pin id="1113" dir="0" index="1" bw="1" slack="0"/>
<pin id="1114" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_30/5 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="or_ln581_10_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="0"/>
<pin id="1119" dir="0" index="1" bw="1" slack="0"/>
<pin id="1120" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581_10/5 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="xor_ln581_10_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="0"/>
<pin id="1125" dir="0" index="1" bw="1" slack="0"/>
<pin id="1126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581_10/5 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="and_ln603_10_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131" dir="0" index="1" bw="1" slack="0"/>
<pin id="1132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603_10/5 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="select_ln603_67_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="0"/>
<pin id="1137" dir="0" index="1" bw="22" slack="0"/>
<pin id="1138" dir="0" index="2" bw="22" slack="0"/>
<pin id="1139" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_67/5 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="or_ln603_48_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="0"/>
<pin id="1145" dir="0" index="1" bw="1" slack="0"/>
<pin id="1146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_48/5 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="select_ln603_68_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="0"/>
<pin id="1151" dir="0" index="1" bw="22" slack="0"/>
<pin id="1152" dir="0" index="2" bw="22" slack="0"/>
<pin id="1153" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_68/5 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="or_ln603_49_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="0"/>
<pin id="1159" dir="0" index="1" bw="1" slack="0"/>
<pin id="1160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_49/5 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="select_ln603_69_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="0"/>
<pin id="1165" dir="0" index="1" bw="22" slack="0"/>
<pin id="1166" dir="0" index="2" bw="22" slack="0"/>
<pin id="1167" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_69/5 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="or_ln603_50_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="0"/>
<pin id="1173" dir="0" index="1" bw="1" slack="0"/>
<pin id="1174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_50/5 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="s_V_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="0"/>
<pin id="1179" dir="0" index="1" bw="22" slack="0"/>
<pin id="1180" dir="0" index="2" bw="22" slack="0"/>
<pin id="1181" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_V/5 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="sext_ln1118_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="22" slack="0"/>
<pin id="1187" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/5 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="sext_ln1118_28_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="22" slack="0"/>
<pin id="1191" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_28/5 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="trunc_ln53_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="11" slack="0"/>
<pin id="1195" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/6 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="tmp_80_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="0"/>
<pin id="1199" dir="0" index="1" bw="11" slack="0"/>
<pin id="1200" dir="0" index="2" bw="5" slack="0"/>
<pin id="1201" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_80/6 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="i_lower_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="10" slack="0"/>
<pin id="1207" dir="0" index="1" bw="10" slack="0"/>
<pin id="1208" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="i_lower/6 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="zext_ln55_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="10" slack="0"/>
<pin id="1213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/6 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="zext_ln57_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="11" slack="0"/>
<pin id="1219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/6 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="i_12_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="11" slack="0"/>
<pin id="1225" dir="0" index="1" bw="3" slack="0"/>
<pin id="1226" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/6 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="sext_ln1118_29_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="22" slack="0"/>
<pin id="1231" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_29/7 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="sext_ln1118_30_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="22" slack="0"/>
<pin id="1235" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_30/7 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="mul_ln700_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="22" slack="0"/>
<pin id="1239" dir="0" index="1" bw="22" slack="2"/>
<pin id="1240" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/7 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="mul_ln1193_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="22" slack="0"/>
<pin id="1244" dir="0" index="1" bw="22" slack="2"/>
<pin id="1245" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1193/7 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="ret_V_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="33" slack="0"/>
<pin id="1249" dir="0" index="1" bw="33" slack="0"/>
<pin id="1250" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/7 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="temp_R_V_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="22" slack="0"/>
<pin id="1255" dir="0" index="1" bw="33" slack="0"/>
<pin id="1256" dir="0" index="2" bw="5" slack="0"/>
<pin id="1257" dir="0" index="3" bw="7" slack="0"/>
<pin id="1258" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_R_V/7 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="mul_ln700_10_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="22" slack="2"/>
<pin id="1265" dir="0" index="1" bw="22" slack="0"/>
<pin id="1266" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_10/7 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="mul_ln1192_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="22" slack="0"/>
<pin id="1270" dir="0" index="1" bw="22" slack="2"/>
<pin id="1271" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/7 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="ret_V_22_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="33" slack="0"/>
<pin id="1275" dir="0" index="1" bw="33" slack="0"/>
<pin id="1276" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_22/7 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="temp_I_V_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="22" slack="0"/>
<pin id="1281" dir="0" index="1" bw="33" slack="0"/>
<pin id="1282" dir="0" index="2" bw="5" slack="0"/>
<pin id="1283" dir="0" index="3" bw="7" slack="0"/>
<pin id="1284" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_I_V/7 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="sub_ln703_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="22" slack="0"/>
<pin id="1291" dir="0" index="1" bw="22" slack="0"/>
<pin id="1292" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/7 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="sub_ln703_1_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="22" slack="0"/>
<pin id="1298" dir="0" index="1" bw="22" slack="0"/>
<pin id="1299" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/7 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="add_ln703_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="22" slack="0"/>
<pin id="1305" dir="0" index="1" bw="22" slack="0"/>
<pin id="1306" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/7 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="add_ln703_1_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="22" slack="0"/>
<pin id="1312" dir="0" index="1" bw="22" slack="0"/>
<pin id="1313" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/7 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="select_ln885_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="64" slack="1"/>
<pin id="1319" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln885 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="a_V_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="14" slack="0"/>
<pin id="1325" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="1328" class="1005" name="v_assign_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="64" slack="1"/>
<pin id="1330" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign "/>
</bind>
</comp>

<comp id="1333" class="1005" name="v_assign_s_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="64" slack="1"/>
<pin id="1335" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign_s "/>
</bind>
</comp>

<comp id="1338" class="1005" name="sext_ln1118_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="33" slack="2"/>
<pin id="1340" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="sext_ln1118_28_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="33" slack="2"/>
<pin id="1346" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1118_28 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="tmp_80_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="1" slack="1"/>
<pin id="1352" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="zext_ln55_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="64" slack="1"/>
<pin id="1356" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="X_R_V_addr_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="10" slack="1"/>
<pin id="1362" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_V_addr "/>
</bind>
</comp>

<comp id="1365" class="1005" name="X_I_V_addr_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="10" slack="1"/>
<pin id="1367" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_V_addr "/>
</bind>
</comp>

<comp id="1370" class="1005" name="zext_ln57_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="64" slack="1"/>
<pin id="1372" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln57 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="X_R_V_addr_10_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="10" slack="1"/>
<pin id="1378" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_V_addr_10 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="X_I_V_addr_10_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="10" slack="1"/>
<pin id="1383" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_V_addr_10 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="i_12_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="11" slack="0"/>
<pin id="1388" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="130" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="130" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="130" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="178" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="130" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="190" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="130" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="6" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="130" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="130" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="228" pin="3"/><net_sink comp="209" pin=2"/></net>

<net id="245"><net_src comp="6" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="130" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="240" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="22" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="24" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="274"><net_src comp="263" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="263" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="122" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="298"><net_src comp="94" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="299"><net_src comp="24" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="8" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="301"><net_src comp="10" pin="0"/><net_sink comp="287" pin=4"/></net>

<net id="302"><net_src comp="12" pin="0"/><net_sink comp="287" pin=5"/></net>

<net id="303"><net_src comp="14" pin="0"/><net_sink comp="287" pin=6"/></net>

<net id="304"><net_src comp="16" pin="0"/><net_sink comp="287" pin=7"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="287" pin=8"/></net>

<net id="317"><net_src comp="94" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="318"><net_src comp="22" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="8" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="320"><net_src comp="10" pin="0"/><net_sink comp="306" pin=4"/></net>

<net id="321"><net_src comp="12" pin="0"/><net_sink comp="306" pin=5"/></net>

<net id="322"><net_src comp="14" pin="0"/><net_sink comp="306" pin=6"/></net>

<net id="323"><net_src comp="16" pin="0"/><net_sink comp="306" pin=7"/></net>

<net id="324"><net_src comp="18" pin="0"/><net_sink comp="306" pin=8"/></net>

<net id="328"><net_src comp="256" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="256" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="20" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="30" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="325" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="32" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="34" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="350"><net_src comp="36" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="38" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="335" pin="4"/><net_sink comp="345" pin=2"/></net>

<net id="358"><net_src comp="40" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="345" pin="3"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="24" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="42" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="353" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="44" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="361" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="46" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="371" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="48" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="50" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="391"><net_src comp="377" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="52" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="361" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="54" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="393" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="56" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="325" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="407" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="58" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="387" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="419" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="60" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="371" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="50" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="443"><net_src comp="431" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="24" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="62" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="367" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="456"><net_src comp="64" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="325" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="445" pin="2"/><net_sink comp="451" pin=2"/></net>

<net id="463"><net_src comp="451" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="439" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="425" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="66" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="52" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="465" pin="2"/><net_sink comp="471" pin=2"/></net>

<net id="482"><net_src comp="325" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="325" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="371" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="34" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="68" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="361" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="483" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="493" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="70" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="361" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="479" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="515" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="530"><net_src comp="487" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="505" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="519" pin="2"/><net_sink comp="525" pin=2"/></net>

<net id="536"><net_src comp="471" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="525" pin="3"/><net_sink comp="537" pin=1"/></net>

<net id="549"><net_src comp="72" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="537" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="48" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="552"><net_src comp="74" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="556"><net_src comp="543" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="76" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="537" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="70" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="570"><net_src comp="557" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="78" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="80" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="576"><net_src comp="353" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="82" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="573" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="565" pin="3"/><net_sink comp="583" pin=1"/></net>

<net id="594"><net_src comp="84" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="22" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="583" pin="2"/><net_sink comp="589" pin=2"/></net>

<net id="604"><net_src comp="86" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="553" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="606"><net_src comp="589" pin="3"/><net_sink comp="597" pin=2"/></net>

<net id="607"><net_src comp="88" pin="0"/><net_sink comp="597" pin=3"/></net>

<net id="608"><net_src comp="74" pin="0"/><net_sink comp="597" pin=4"/></net>

<net id="612"><net_src comp="597" pin="5"/><net_sink comp="609" pin=0"/></net>

<net id="618"><net_src comp="329" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="90" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="609" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="625"><net_src comp="92" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="256" pin="4"/><net_sink comp="621" pin=1"/></net>

<net id="633"><net_src comp="627" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="76" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="627" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="74" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="648"><net_src comp="102" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="627" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="650"><net_src comp="88" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="651"><net_src comp="104" pin="0"/><net_sink comp="642" pin=3"/></net>

<net id="655"><net_src comp="642" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="627" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="106" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="24" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="656" pin="1"/><net_sink comp="660" pin=2"/></net>

<net id="671"><net_src comp="660" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="108" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="668" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="683"><net_src comp="634" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="672" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="668" pin="1"/><net_sink comp="678" pin=2"/></net>

<net id="690"><net_src comp="630" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="110" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="112" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="652" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="692" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="114" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="116" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="692" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="114" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="692" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="721"><net_src comp="698" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="704" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="710" pin="2"/><net_sink comp="716" pin=2"/></net>

<net id="727"><net_src comp="716" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="716" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="736"><net_src comp="692" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="114" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="678" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="716" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="118" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="716" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="120" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="757"><net_src comp="724" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="678" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="754" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="758" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="773"><net_src comp="76" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="627" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="74" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="781"><net_src comp="768" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="56" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="58" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="788"><net_src comp="738" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="728" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="686" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="24" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="732" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="790" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="686" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="732" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="802" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="24" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="698" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="808" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="742" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="24" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="814" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="820" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="814" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="742" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="802" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="698" pin="2"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="838" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="24" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="748" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="844" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="861"><net_src comp="850" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="784" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="764" pin="1"/><net_sink comp="856" pin=2"/></net>

<net id="868"><net_src comp="850" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="832" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="875"><net_src comp="826" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="776" pin="3"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="738" pin="1"/><net_sink comp="870" pin=2"/></net>

<net id="882"><net_src comp="826" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="796" pin="2"/><net_sink comp="878" pin=1"/></net>

<net id="889"><net_src comp="864" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="890"><net_src comp="856" pin="3"/><net_sink comp="884" pin=1"/></net>

<net id="891"><net_src comp="870" pin="3"/><net_sink comp="884" pin=2"/></net>

<net id="896"><net_src comp="864" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="878" pin="2"/><net_sink comp="892" pin=1"/></net>

<net id="903"><net_src comp="892" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="904"><net_src comp="884" pin="3"/><net_sink comp="898" pin=1"/></net>

<net id="905"><net_src comp="58" pin="0"/><net_sink comp="898" pin=2"/></net>

<net id="912"><net_src comp="906" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="918"><net_src comp="76" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="919"><net_src comp="906" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="920"><net_src comp="74" pin="0"/><net_sink comp="913" pin=2"/></net>

<net id="927"><net_src comp="102" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="928"><net_src comp="906" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="929"><net_src comp="88" pin="0"/><net_sink comp="921" pin=2"/></net>

<net id="930"><net_src comp="104" pin="0"/><net_sink comp="921" pin=3"/></net>

<net id="934"><net_src comp="921" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="906" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="944"><net_src comp="106" pin="0"/><net_sink comp="939" pin=0"/></net>

<net id="945"><net_src comp="24" pin="0"/><net_sink comp="939" pin=1"/></net>

<net id="946"><net_src comp="935" pin="1"/><net_sink comp="939" pin=2"/></net>

<net id="950"><net_src comp="939" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="955"><net_src comp="108" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="947" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="962"><net_src comp="913" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="951" pin="2"/><net_sink comp="957" pin=1"/></net>

<net id="964"><net_src comp="947" pin="1"/><net_sink comp="957" pin=2"/></net>

<net id="969"><net_src comp="909" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="110" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="975"><net_src comp="112" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="931" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="981"><net_src comp="971" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="114" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="987"><net_src comp="116" pin="0"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="971" pin="2"/><net_sink comp="983" pin=1"/></net>

<net id="993"><net_src comp="114" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="971" pin="2"/><net_sink comp="989" pin=1"/></net>

<net id="1000"><net_src comp="977" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1001"><net_src comp="983" pin="2"/><net_sink comp="995" pin=1"/></net>

<net id="1002"><net_src comp="989" pin="2"/><net_sink comp="995" pin=2"/></net>

<net id="1006"><net_src comp="995" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1010"><net_src comp="995" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1015"><net_src comp="971" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="114" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1020"><net_src comp="957" pin="3"/><net_sink comp="1017" pin=0"/></net>

<net id="1025"><net_src comp="995" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="118" pin="0"/><net_sink comp="1021" pin=1"/></net>

<net id="1031"><net_src comp="995" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="120" pin="0"/><net_sink comp="1027" pin=1"/></net>

<net id="1036"><net_src comp="1003" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1041"><net_src comp="957" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="1033" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1046"><net_src comp="1037" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1052"><net_src comp="76" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1053"><net_src comp="906" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1054"><net_src comp="74" pin="0"/><net_sink comp="1047" pin=2"/></net>

<net id="1060"><net_src comp="1047" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1061"><net_src comp="56" pin="0"/><net_sink comp="1055" pin=1"/></net>

<net id="1062"><net_src comp="58" pin="0"/><net_sink comp="1055" pin=2"/></net>

<net id="1067"><net_src comp="1017" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="1007" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1073"><net_src comp="965" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1074"><net_src comp="24" pin="0"/><net_sink comp="1069" pin=1"/></net>

<net id="1079"><net_src comp="1011" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="1069" pin="2"/><net_sink comp="1075" pin=1"/></net>

<net id="1085"><net_src comp="965" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="1011" pin="2"/><net_sink comp="1081" pin=1"/></net>

<net id="1091"><net_src comp="1081" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1092"><net_src comp="24" pin="0"/><net_sink comp="1087" pin=1"/></net>

<net id="1097"><net_src comp="977" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1098"><net_src comp="1087" pin="2"/><net_sink comp="1093" pin=1"/></net>

<net id="1103"><net_src comp="1021" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="24" pin="0"/><net_sink comp="1099" pin=1"/></net>

<net id="1109"><net_src comp="1093" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1110"><net_src comp="1099" pin="2"/><net_sink comp="1105" pin=1"/></net>

<net id="1115"><net_src comp="1093" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1116"><net_src comp="1021" pin="2"/><net_sink comp="1111" pin=1"/></net>

<net id="1121"><net_src comp="1081" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1122"><net_src comp="977" pin="2"/><net_sink comp="1117" pin=1"/></net>

<net id="1127"><net_src comp="1117" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1128"><net_src comp="24" pin="0"/><net_sink comp="1123" pin=1"/></net>

<net id="1133"><net_src comp="1027" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1134"><net_src comp="1123" pin="2"/><net_sink comp="1129" pin=1"/></net>

<net id="1140"><net_src comp="1129" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1141"><net_src comp="1063" pin="2"/><net_sink comp="1135" pin=1"/></net>

<net id="1142"><net_src comp="1043" pin="1"/><net_sink comp="1135" pin=2"/></net>

<net id="1147"><net_src comp="1129" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1148"><net_src comp="1111" pin="2"/><net_sink comp="1143" pin=1"/></net>

<net id="1154"><net_src comp="1105" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1155"><net_src comp="1055" pin="3"/><net_sink comp="1149" pin=1"/></net>

<net id="1156"><net_src comp="1017" pin="1"/><net_sink comp="1149" pin=2"/></net>

<net id="1161"><net_src comp="1105" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1162"><net_src comp="1075" pin="2"/><net_sink comp="1157" pin=1"/></net>

<net id="1168"><net_src comp="1143" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1169"><net_src comp="1135" pin="3"/><net_sink comp="1163" pin=1"/></net>

<net id="1170"><net_src comp="1149" pin="3"/><net_sink comp="1163" pin=2"/></net>

<net id="1175"><net_src comp="1143" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1176"><net_src comp="1157" pin="2"/><net_sink comp="1171" pin=1"/></net>

<net id="1182"><net_src comp="1171" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1183"><net_src comp="1163" pin="3"/><net_sink comp="1177" pin=1"/></net>

<net id="1184"><net_src comp="58" pin="0"/><net_sink comp="1177" pin=2"/></net>

<net id="1188"><net_src comp="898" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1192"><net_src comp="1177" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1196"><net_src comp="280" pin="4"/><net_sink comp="1193" pin=0"/></net>

<net id="1202"><net_src comp="124" pin="0"/><net_sink comp="1197" pin=0"/></net>

<net id="1203"><net_src comp="280" pin="4"/><net_sink comp="1197" pin=1"/></net>

<net id="1204"><net_src comp="126" pin="0"/><net_sink comp="1197" pin=2"/></net>

<net id="1209"><net_src comp="1193" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1210"><net_src comp="128" pin="0"/><net_sink comp="1205" pin=1"/></net>

<net id="1214"><net_src comp="1205" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="1216"><net_src comp="1211" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="1220"><net_src comp="280" pin="4"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="1222"><net_src comp="1217" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="1227"><net_src comp="280" pin="4"/><net_sink comp="1223" pin=0"/></net>

<net id="1228"><net_src comp="132" pin="0"/><net_sink comp="1223" pin=1"/></net>

<net id="1232"><net_src comp="159" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1236"><net_src comp="172" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1241"><net_src comp="1229" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1246"><net_src comp="1233" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1251"><net_src comp="1237" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1252"><net_src comp="1242" pin="2"/><net_sink comp="1247" pin=1"/></net>

<net id="1259"><net_src comp="144" pin="0"/><net_sink comp="1253" pin=0"/></net>

<net id="1260"><net_src comp="1247" pin="2"/><net_sink comp="1253" pin=1"/></net>

<net id="1261"><net_src comp="146" pin="0"/><net_sink comp="1253" pin=2"/></net>

<net id="1262"><net_src comp="148" pin="0"/><net_sink comp="1253" pin=3"/></net>

<net id="1267"><net_src comp="1233" pin="1"/><net_sink comp="1263" pin=1"/></net>

<net id="1272"><net_src comp="1229" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1277"><net_src comp="1263" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1278"><net_src comp="1268" pin="2"/><net_sink comp="1273" pin=1"/></net>

<net id="1285"><net_src comp="144" pin="0"/><net_sink comp="1279" pin=0"/></net>

<net id="1286"><net_src comp="1273" pin="2"/><net_sink comp="1279" pin=1"/></net>

<net id="1287"><net_src comp="146" pin="0"/><net_sink comp="1279" pin=2"/></net>

<net id="1288"><net_src comp="148" pin="0"/><net_sink comp="1279" pin=3"/></net>

<net id="1293"><net_src comp="159" pin="7"/><net_sink comp="1289" pin=0"/></net>

<net id="1294"><net_src comp="1253" pin="4"/><net_sink comp="1289" pin=1"/></net>

<net id="1295"><net_src comp="1289" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="1300"><net_src comp="172" pin="7"/><net_sink comp="1296" pin=0"/></net>

<net id="1301"><net_src comp="1279" pin="4"/><net_sink comp="1296" pin=1"/></net>

<net id="1302"><net_src comp="1296" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="1307"><net_src comp="1253" pin="4"/><net_sink comp="1303" pin=0"/></net>

<net id="1308"><net_src comp="159" pin="7"/><net_sink comp="1303" pin=1"/></net>

<net id="1309"><net_src comp="1303" pin="2"/><net_sink comp="209" pin=4"/></net>

<net id="1314"><net_src comp="1279" pin="4"/><net_sink comp="1310" pin=0"/></net>

<net id="1315"><net_src comp="172" pin="7"/><net_sink comp="1310" pin=1"/></net>

<net id="1316"><net_src comp="1310" pin="2"/><net_sink comp="222" pin=4"/></net>

<net id="1320"><net_src comp="613" pin="3"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="1322"><net_src comp="1317" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="1326"><net_src comp="621" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1331"><net_src comp="287" pin="9"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1336"><net_src comp="306" pin="9"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1341"><net_src comp="1185" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="1237" pin=1"/></net>

<net id="1343"><net_src comp="1338" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1347"><net_src comp="1189" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="1242" pin=1"/></net>

<net id="1349"><net_src comp="1344" pin="1"/><net_sink comp="1268" pin=1"/></net>

<net id="1353"><net_src comp="1197" pin="3"/><net_sink comp="1350" pin=0"/></net>

<net id="1357"><net_src comp="1211" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1359"><net_src comp="1354" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="1363"><net_src comp="152" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1368"><net_src comp="165" pin="3"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1373"><net_src comp="1217" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="1375"><net_src comp="1370" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="1379"><net_src comp="178" pin="3"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1384"><net_src comp="190" pin="3"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="1389"><net_src comp="1223" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="280" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_R_V | {7 }
	Port: Out_I_V | {7 }
	Port: ref_4oPi_table_256_V | {}
	Port: fourth_order_double_4 | {}
	Port: fourth_order_double_5 | {}
	Port: fourth_order_double_6 | {}
	Port: fourth_order_double_7 | {}
	Port: fourth_order_double_s | {}
 - Input state : 
	Port: fft_stage81 : X_R_V | {6 7 }
	Port: fft_stage81 : X_I_V | {6 7 }
	Port: fft_stage81 : ref_4oPi_table_256_V | {3 4 }
	Port: fft_stage81 : fourth_order_double_4 | {3 4 }
	Port: fft_stage81 : fourth_order_double_5 | {3 4 }
	Port: fft_stage81 : fourth_order_double_6 | {3 4 }
	Port: fft_stage81 : fourth_order_double_7 | {3 4 }
	Port: fft_stage81 : fourth_order_double_s | {3 4 }
  - Chain level:
	State 1
	State 2
		br_ln47 : 1
		sext_ln891 : 1
		icmp_ln885 : 1
		p_Result_s : 2
		p_Result_159 : 3
		l : 4
		sub_ln894 : 5
		trunc_ln894 : 6
		lsb_index : 6
		tmp : 7
		icmp_ln897 : 8
		trunc_ln897 : 6
		sub_ln897 : 7
		zext_ln897 : 8
		lshr_ln897 : 9
		p_Result_152 : 10
		icmp_ln897_1 : 10
		a : 11
		tmp_74 : 7
		xor_ln899 : 8
		add_ln899 : 7
		p_Result_153 : 8
		and_ln899 : 8
		or_ln899 : 11
		or_ln : 11
		m : 2
		zext_ln907_10 : 2
		icmp_ln908 : 7
		add_ln908 : 6
		lshr_ln908 : 7
		zext_ln908 : 8
		sub_ln908 : 6
		zext_ln908_1 : 7
		shl_ln908 : 8
		m_47 : 9
		zext_ln911 : 12
		m_48 : 13
		m_s : 14
		m_51 : 15
		tmp_75 : 14
		select_ln915 : 15
		trunc_ln893 : 5
		sub_ln915 : 6
		add_ln915 : 16
		tmp_12 : 17
		p_Result_160 : 18
		bitcast_ln729 : 19
		select_ln885 : 20
		a_V : 1
	State 3
	State 4
	State 5
		trunc_ln556 : 1
		p_Result_161 : 1
		exp_tmp_V : 1
		zext_ln461_1 : 2
		trunc_ln565 : 1
		tmp_13 : 2
		p_Result_162 : 3
		man_V_46 : 4
		man_V_47 : 5
		icmp_ln571_1 : 2
		F2 : 3
		icmp_ln581_1 : 4
		add_ln581_1 : 4
		sub_ln581_1 : 4
		sh_amt : 5
		sext_ln581 : 6
		sext_ln581_28 : 6
		icmp_ln582_1 : 4
		trunc_ln583 : 6
		icmp_ln585_1 : 6
		icmp_ln603_1 : 6
		zext_ln586_1 : 7
		ashr_ln586_1 : 8
		trunc_ln586 : 9
		tmp_77 : 1
		select_ln588 : 2
		shl_ln604_1 : 7
		xor_ln571 : 3
		and_ln582 : 5
		or_ln582 : 5
		xor_ln582 : 5
		and_ln581 : 5
		xor_ln585 : 7
		and_ln585 : 5
		and_ln585_28 : 5
		or_ln581 : 5
		xor_ln581 : 5
		and_ln603 : 5
		select_ln603 : 10
		or_ln603 : 5
		select_ln603_64 : 5
		or_ln603_46 : 5
		select_ln603_65 : 11
		or_ln603_47 : 5
		c_V : 12
		trunc_ln556_10 : 1
		p_Result_163 : 1
		exp_tmp_V_10 : 1
		zext_ln461 : 2
		trunc_ln565_10 : 1
		tmp_14 : 2
		p_Result_164 : 3
		man_V_49 : 4
		man_V_50 : 5
		icmp_ln571 : 2
		F2_10 : 3
		icmp_ln581 : 4
		add_ln581 : 4
		sub_ln581 : 4
		sh_amt_10 : 5
		sext_ln581_29 : 6
		sext_ln581_30 : 6
		icmp_ln582 : 4
		trunc_ln583_10 : 6
		icmp_ln585 : 6
		icmp_ln603 : 6
		zext_ln586 : 7
		ashr_ln586 : 8
		trunc_ln586_10 : 9
		tmp_79 : 1
		select_ln588_10 : 2
		shl_ln604 : 7
		xor_ln571_10 : 3
		and_ln582_10 : 5
		or_ln582_10 : 5
		xor_ln582_10 : 5
		and_ln581_10 : 5
		xor_ln585_10 : 7
		and_ln585_29 : 5
		and_ln585_30 : 5
		or_ln581_10 : 5
		xor_ln581_10 : 5
		and_ln603_10 : 5
		select_ln603_67 : 10
		or_ln603_48 : 5
		select_ln603_68 : 5
		or_ln603_49 : 5
		select_ln603_69 : 11
		or_ln603_50 : 5
		s_V : 12
		sext_ln1118 : 13
		sext_ln1118_28 : 13
	State 6
		trunc_ln53 : 1
		tmp_80 : 1
		br_ln53 : 2
		i_lower : 2
		zext_ln55 : 2
		X_R_V_addr : 3
		X_R_V_load : 4
		X_I_V_addr : 3
		X_I_V_load : 4
		zext_ln57 : 1
		X_R_V_addr_10 : 2
		p_Val2_127 : 3
		X_I_V_addr_10 : 2
		p_Val2_129 : 3
		i_12 : 1
	State 7
		sext_ln1118_29 : 1
		sext_ln1118_30 : 1
		mul_ln700 : 2
		mul_ln1193 : 2
		ret_V : 3
		temp_R_V : 4
		mul_ln700_10 : 2
		mul_ln1192 : 2
		ret_V_22 : 3
		temp_I_V : 4
		sub_ln703 : 5
		store_ln57 : 6
		sub_ln703_1 : 5
		store_ln58 : 6
		add_ln703 : 5
		store_ln59 : 6
		add_ln703_1 : 5
		store_ln60 : 6
		empty : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_sin_or_cos_double_s_fu_287 |    0    |    26   | 12.6143 |   2432  |   4609  |    0    |
|          | grp_sin_or_cos_double_s_fu_306 |    0    |    26   | 12.6143 |   2432  |   4609  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |           m_47_fu_525          |    0    |    0    |    0    |    0    |    56   |    0    |
|          |       select_ln915_fu_565      |    0    |    0    |    0    |    0    |    11   |    0    |
|          |       select_ln885_fu_613      |    0    |    0    |    0    |    0    |    56   |    0    |
|          |         man_V_47_fu_678        |    0    |    0    |    0    |    0    |    55   |    0    |
|          |          sh_amt_fu_716         |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       select_ln588_fu_776      |    0    |    0    |    0    |    0    |    22   |    0    |
|          |       select_ln603_fu_856      |    0    |    0    |    0    |    0    |    22   |    0    |
|          |     select_ln603_64_fu_870     |    0    |    0    |    0    |    0    |    22   |    0    |
|  select  |     select_ln603_65_fu_884     |    0    |    0    |    0    |    0    |    22   |    0    |
|          |           c_V_fu_898           |    0    |    0    |    0    |    0    |    22   |    0    |
|          |         man_V_50_fu_957        |    0    |    0    |    0    |    0    |    55   |    0    |
|          |        sh_amt_10_fu_995        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |     select_ln588_10_fu_1055    |    0    |    0    |    0    |    0    |    22   |    0    |
|          |     select_ln603_67_fu_1135    |    0    |    0    |    0    |    0    |    22   |    0    |
|          |     select_ln603_68_fu_1149    |    0    |    0    |    0    |    0    |    22   |    0    |
|          |     select_ln603_69_fu_1163    |    0    |    0    |    0    |    0    |    22   |    0    |
|          |           s_V_fu_1177          |    0    |    0    |    0    |    0    |    22   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        sub_ln894_fu_361        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |        sub_ln897_fu_397        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        sub_ln908_fu_509        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |        sub_ln915_fu_577        |    0    |    0    |    0    |    0    |    21   |    0    |
|          |         man_V_46_fu_672        |    0    |    0    |    0    |    0    |    60   |    0    |
|          |            F2_fu_692           |    0    |    0    |    0    |    0    |    19   |    0    |
|    sub   |       sub_ln581_1_fu_710       |    0    |    0    |    0    |    0    |    19   |    0    |
|          |         man_V_49_fu_951        |    0    |    0    |    0    |    0    |    60   |    0    |
|          |          F2_10_fu_971          |    0    |    0    |    0    |    0    |    19   |    0    |
|          |        sub_ln581_fu_989        |    0    |    0    |    0    |    0    |    19   |    0    |
|          |          ret_V_fu_1247         |    0    |    0    |    0    |    0    |    40   |    0    |
|          |        sub_ln703_fu_1289       |    0    |    0    |    0    |    0    |    29   |    0    |
|          |       sub_ln703_1_fu_1296      |    0    |    0    |    0    |    0    |    29   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        lsb_index_fu_371        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |        add_ln899_fu_445        |    0    |    0    |    0    |    0    |    29   |    0    |
|          |        add_ln908_fu_493        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |           m_48_fu_537          |    0    |    0    |    0    |    0    |    71   |    0    |
|          |        add_ln915_fu_583        |    0    |    0    |    0    |    0    |    21   |    0    |
|    add   |           a_V_fu_621           |    0    |    0    |    0    |    0    |    21   |    0    |
|          |       add_ln581_1_fu_704       |    0    |    0    |    0    |    0    |    19   |    0    |
|          |        add_ln581_fu_983        |    0    |    0    |    0    |    0    |    19   |    0    |
|          |          i_12_fu_1223          |    0    |    0    |    0    |    0    |    18   |    0    |
|          |        ret_V_22_fu_1273        |    0    |    0    |    0    |    0    |    40   |    0    |
|          |        add_ln703_fu_1303       |    0    |    0    |    0    |    0    |    29   |    0    |
|          |       add_ln703_1_fu_1310      |    0    |    0    |    0    |    0    |    29   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   ashr   |       ashr_ln586_1_fu_758      |    0    |    0    |    0    |    0    |   167   |    0    |
|          |       ashr_ln586_fu_1037       |    0    |    0    |    0    |    0    |   167   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        icmp_ln885_fu_329       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln897_fu_387       |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       icmp_ln897_1_fu_419      |    0    |    0    |    0    |    0    |    20   |    0    |
|          |        icmp_ln908_fu_487       |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       icmp_ln571_1_fu_686      |    0    |    0    |    0    |    0    |    29   |    0    |
|          |       icmp_ln581_1_fu_698      |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |       icmp_ln582_1_fu_732      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln585_1_fu_742      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln603_1_fu_748      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln571_fu_965       |    0    |    0    |    0    |    0    |    29   |    0    |
|          |        icmp_ln581_fu_977       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln582_fu_1011       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln585_fu_1021       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln603_fu_1027       |    0    |    0    |    0    |    0    |    13   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        shl_ln908_fu_519        |    0    |    0    |    0    |    0    |   101   |    0    |
|    shl   |       shl_ln604_1_fu_784       |    0    |    0    |    0    |    0    |    61   |    0    |
|          |        shl_ln604_fu_1063       |    0    |    0    |    0    |    0    |    61   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   lshr   |        lshr_ln897_fu_407       |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        lshr_ln908_fu_499       |    0    |    0    |    0    |    0    |   101   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        mul_ln700_fu_1237       |    0    |    2    |    0    |    0    |    23   |    0    |
|    mul   |       mul_ln1193_fu_1242       |    0    |    2    |    0    |    0    |    23   |    0    |
|          |      mul_ln700_10_fu_1263      |    0    |    2    |    0    |    0    |    23   |    0    |
|          |       mul_ln1192_fu_1268       |    0    |    2    |    0    |    0    |    23   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   cttz   |            l_fu_353            |    0    |    0    |    0    |    40   |    36   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |       p_Result_152_fu_413      |    0    |    0    |    0    |    0    |    22   |    0    |
|          |            a_fu_425            |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln899_fu_459        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln582_fu_796        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln581_fu_814        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln585_fu_826        |    0    |    0    |    0    |    0    |    2    |    0    |
|    and   |       and_ln585_28_fu_832      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln603_fu_850        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      and_ln582_10_fu_1075      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      and_ln581_10_fu_1093      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      and_ln585_29_fu_1105      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      and_ln585_30_fu_1111      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      and_ln603_10_fu_1129      |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |         or_ln899_fu_465        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |         or_ln582_fu_802        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |         or_ln581_fu_838        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |         or_ln603_fu_864        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln603_46_fu_878       |    0    |    0    |    0    |    0    |    2    |    0    |
|    or    |       or_ln603_47_fu_892       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln582_10_fu_1081      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln581_10_fu_1117      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln603_48_fu_1143      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln603_49_fu_1157      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln603_50_fu_1171      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |         i_lower_fu_1205        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        xor_ln899_fu_439        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        xor_ln571_fu_790        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        xor_ln582_fu_808        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        xor_ln585_fu_820        |    0    |    0    |    0    |    0    |    2    |    0    |
|    xor   |        xor_ln581_fu_844        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      xor_ln571_10_fu_1069      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      xor_ln582_10_fu_1087      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      xor_ln585_10_fu_1099      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      xor_ln581_10_fu_1123      |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        sext_ln891_fu_325       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln581_fu_724       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln581_28_fu_728      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln581_29_fu_1003     |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |      sext_ln581_30_fu_1007     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       sext_ln1118_fu_1185      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     sext_ln1118_28_fu_1189     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     sext_ln1118_29_fu_1229     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     sext_ln1118_30_fu_1233     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        p_Result_s_fu_335       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_fu_377           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           m_s_fu_543           |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|        exp_tmp_V_fu_642        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       exp_tmp_V_10_fu_921      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        temp_R_V_fu_1253        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        temp_I_V_fu_1279        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |       p_Result_159_fu_345      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          or_ln_fu_471          |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_12_fu_589         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_13_fu_660         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_14_fu_939         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |       trunc_ln894_fu_367       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln897_fu_393       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln893_fu_573       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln556_fu_630       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln565_fu_656       |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |       trunc_ln583_fu_738       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln586_fu_764       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln556_10_fu_909     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln565_10_fu_935     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     trunc_ln583_10_fu_1017     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     trunc_ln586_10_fu_1043     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln53_fu_1193       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        zext_ln897_fu_403       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            m_fu_479            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln907_10_fu_483      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln908_fu_505       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln908_1_fu_515      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln911_fu_533       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           m_51_fu_553          |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln461_1_fu_652      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_162_fu_668      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln586_1_fu_754      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln461_fu_931       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_164_fu_947      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln586_fu_1033       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln55_fu_1211       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln57_fu_1217       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |          tmp_74_fu_431         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_153_fu_451      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_75_fu_557         |    0    |    0    |    0    |    0    |    0    |    0    |
| bitselect|       p_Result_161_fu_634      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_77_fu_768         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_163_fu_913      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_79_fu_1047         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_80_fu_1197         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|  partset |       p_Result_160_fu_597      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                |    0    |    60   | 25.2285 |   4904  |  11595  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| X_I_V_addr_10_reg_1381|   10   |
|  X_I_V_addr_reg_1365  |   10   |
| X_R_V_addr_10_reg_1376|   10   |
|  X_R_V_addr_reg_1360  |   10   |
|      a_V_reg_1323     |   14   |
|      i_0_reg_276      |   11   |
|     i_12_reg_1386     |   11   |
|       i_reg_263       |    1   |
| select_ln885_reg_1317 |   64   |
|sext_ln1118_28_reg_1344|   33   |
|  sext_ln1118_reg_1338 |   33   |
|    tmp_80_reg_1350    |    1   |
|     tmp_V_reg_252     |   14   |
|   v_assign_reg_1328   |   64   |
|  v_assign_s_reg_1333  |   64   |
|   zext_ln55_reg_1354  |   64   |
|   zext_ln57_reg_1370  |   64   |
+-----------------------+--------+
|         Total         |   478  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_159 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_159 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_172 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_172 |  p2  |   2  |   0  |    0   ||    9    |
|     i_reg_263     |  p0  |   2  |   1  |    2   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   42   ||  3.775  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   60   |   25   |  4904  |  11595 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    3   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   478  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   60   |   29   |  5382  |  11631 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
