// Seed: 3628004713
`timescale 1 ps / 1ps `timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input logic id_3
);
  logic id_4;
  logic id_5;
  logic id_6;
  type_15(
      id_5, id_0, id_0
  );
  logic id_7;
  assign id_7 = 1;
  logic id_8;
  logic id_9;
  assign id_7 = ~id_1[1 : 1];
  assign id_7 = 1;
  assign id_8 = 1;
endmodule
