

================================================================
== Vitis HLS Report for 'SMM_CIF_0_3'
================================================================
* Date:           Mon Oct 28 14:38:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SMM_CIF_0_3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_128_3_VITIS_LOOP_136_4  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 19 24 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 27 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 13 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 27 
24 --> 25 
25 --> 26 
26 --> 13 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%in_stream_a_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:52]   --->   Operation 28 'read' 'in_stream_a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%valIn_a_data = trunc i64 %in_stream_a_read" [fixed_point_stream_convolution.cpp:52]   --->   Operation 29 'trunc' 'valIn_a_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read" [fixed_point_stream_convolution.cpp:54]   --->   Operation 30 'write' 'write_ln54' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 2.00>
ST_2 : Operation 31 [1/2] (1.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read" [fixed_point_stream_convolution.cpp:54]   --->   Operation 31 'write' 'write_ln54' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 32 [1/1] (1.00ns)   --->   "%in_stream_a_read_1 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:56]   --->   Operation 32 'read' 'in_stream_a_read_1' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%valIn_a_data_1 = trunc i64 %in_stream_a_read_1" [fixed_point_stream_convolution.cpp:56]   --->   Operation 33 'trunc' 'valIn_a_data_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.00ns)   --->   "%write_ln58 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_1" [fixed_point_stream_convolution.cpp:58]   --->   Operation 34 'write' 'write_ln58' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 2.00>
ST_3 : Operation 35 [1/2] (1.00ns)   --->   "%write_ln58 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_1" [fixed_point_stream_convolution.cpp:58]   --->   Operation 35 'write' 'write_ln58' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 36 [1/1] (1.00ns)   --->   "%in_stream_a_read_2 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:60]   --->   Operation 36 'read' 'in_stream_a_read_2' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%valIn_a_data_2 = trunc i64 %in_stream_a_read_2" [fixed_point_stream_convolution.cpp:60]   --->   Operation 37 'trunc' 'valIn_a_data_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (1.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_2" [fixed_point_stream_convolution.cpp:62]   --->   Operation 38 'write' 'write_ln62' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 2.00>
ST_4 : Operation 39 [1/2] (1.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_2" [fixed_point_stream_convolution.cpp:62]   --->   Operation 39 'write' 'write_ln62' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 40 [1/1] (1.00ns)   --->   "%in_stream_a_read_3 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:64]   --->   Operation 40 'read' 'in_stream_a_read_3' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%valIn_a_data_3 = trunc i64 %in_stream_a_read_3" [fixed_point_stream_convolution.cpp:64]   --->   Operation 41 'trunc' 'valIn_a_data_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (1.00ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_3" [fixed_point_stream_convolution.cpp:66]   --->   Operation 42 'write' 'write_ln66' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 2.00>
ST_5 : Operation 43 [1/2] (1.00ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_3" [fixed_point_stream_convolution.cpp:66]   --->   Operation 43 'write' 'write_ln66' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 44 [1/1] (1.00ns)   --->   "%in_stream_a_read_4 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:68]   --->   Operation 44 'read' 'in_stream_a_read_4' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 45 [2/2] (1.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_4" [fixed_point_stream_convolution.cpp:70]   --->   Operation 45 'write' 'write_ln70' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 2.00>
ST_6 : Operation 46 [1/2] (1.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_4" [fixed_point_stream_convolution.cpp:70]   --->   Operation 46 'write' 'write_ln70' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 47 [1/1] (1.00ns)   --->   "%in_stream_a_read_5 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:72]   --->   Operation 47 'read' 'in_stream_a_read_5' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%valIn_a_data_4 = trunc i64 %in_stream_a_read_5" [fixed_point_stream_convolution.cpp:72]   --->   Operation 48 'trunc' 'valIn_a_data_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [2/2] (1.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_5" [fixed_point_stream_convolution.cpp:74]   --->   Operation 49 'write' 'write_ln74' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 2.00>
ST_7 : Operation 50 [1/2] (1.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_5" [fixed_point_stream_convolution.cpp:74]   --->   Operation 50 'write' 'write_ln74' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 51 [1/1] (1.00ns)   --->   "%in_stream_a_read_6 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:76]   --->   Operation 51 'read' 'in_stream_a_read_6' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%valIn_a_data_5 = trunc i64 %in_stream_a_read_6" [fixed_point_stream_convolution.cpp:76]   --->   Operation 52 'trunc' 'valIn_a_data_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [2/2] (1.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_6" [fixed_point_stream_convolution.cpp:78]   --->   Operation 53 'write' 'write_ln78' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 2.00>
ST_8 : Operation 54 [1/2] (1.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_6" [fixed_point_stream_convolution.cpp:78]   --->   Operation 54 'write' 'write_ln78' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 55 [1/1] (1.00ns)   --->   "%in_stream_a_read_7 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:80]   --->   Operation 55 'read' 'in_stream_a_read_7' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 56 [2/2] (1.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_7" [fixed_point_stream_convolution.cpp:82]   --->   Operation 56 'write' 'write_ln82' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 12.5>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%spectopmodule_ln35 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [fixed_point_stream_convolution.cpp:35]   --->   Operation 57 'spectopmodule' 'spectopmodule_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln35 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0" [fixed_point_stream_convolution.cpp:35]   --->   Operation 58 'specinterface' 'specinterface_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_stream_a, void @empty_8, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_stream_a"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_stream, void @empty_8, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_stream"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/2] (1.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_7" [fixed_point_stream_convolution.cpp:82]   --->   Operation 63 'write' 'write_ln82' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 64 [1/1] (2.23ns)   --->   "%switch_ln98 = switch i32 %valIn_a_data, void %fpga_resource_hint.if.else174.2, i32 3, void %if.then, i32 0, void %VITIS_LOOP_128_3" [fixed_point_stream_convolution.cpp:98]   --->   Operation 64 'switch' 'switch_ln98' <Predicate = true> <Delay = 2.23>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%iter = alloca i32 1" [fixed_point_stream_convolution.cpp:136]   --->   Operation 65 'alloca' 'iter' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%num_imag = alloca i32 1" [fixed_point_stream_convolution.cpp:128]   --->   Operation 66 'alloca' 'num_imag' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 67 'alloca' 'indvar_flatten13' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%OFMDim_current_load = load i32 %OFMDim_current"   --->   Operation 68 'load' 'OFMDim_current_load' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_9 : Operation 69 [2/2] (6.91ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_load, i32 %OFMDim_current_load"   --->   Operation 69 'mul' 'A_COL_ITER' <Predicate = (valIn_a_data == 0)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten13"   --->   Operation 70 'store' 'store_ln0' <Predicate = (valIn_a_data == 0)> <Delay = 1.58>
ST_9 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln128 = store i32 0, i32 %num_imag" [fixed_point_stream_convolution.cpp:128]   --->   Operation 71 'store' 'store_ln128' <Predicate = (valIn_a_data == 0)> <Delay = 1.58>
ST_9 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln136 = store i31 0, i31 %iter" [fixed_point_stream_convolution.cpp:136]   --->   Operation 72 'store' 'store_ln136' <Predicate = (valIn_a_data == 0)> <Delay = 1.58>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln100 = store i32 %valIn_a_data_4, i32 %B_COL" [fixed_point_stream_convolution.cpp:100]   --->   Operation 73 'store' 'store_ln100' <Predicate = (valIn_a_data == 3)> <Delay = 0.00>
ST_9 : Operation 74 [2/2] (6.91ns)   --->   "%mul_ln101 = mul i32 %valIn_a_data_2, i32 %valIn_a_data_3" [fixed_point_stream_convolution.cpp:101]   --->   Operation 74 'mul' 'mul_ln101' <Predicate = (valIn_a_data == 3)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln102 = store i32 %valIn_a_data_5, i32 %OFMDim_current" [fixed_point_stream_convolution.cpp:102]   --->   Operation 75 'store' 'store_ln102' <Predicate = (valIn_a_data == 3)> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 76 'wait' 'empty' <Predicate = (valIn_a_data == 3)> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_a_data_4, i32 %valIn_a_data_2" [fixed_point_stream_convolution.cpp:181]   --->   Operation 77 'mul' 'KER_size_0' <Predicate = (valIn_a_data != 3 & valIn_a_data != 0)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%specfucore_ln184 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:184]   --->   Operation 78 'specfucore' 'specfucore_ln184' <Predicate = (valIn_a_data != 3 & valIn_a_data != 0)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%empty_65 = wait i32 @_ssdm_op_Wait"   --->   Operation 79 'wait' 'empty_65' <Predicate = (valIn_a_data != 3 & valIn_a_data != 0)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 80 [1/2] (6.91ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_load, i32 %OFMDim_current_load"   --->   Operation 80 'mul' 'A_COL_ITER' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%cast9 = zext i32 %valIn_a_data_1" [fixed_point_stream_convolution.cpp:56]   --->   Operation 81 'zext' 'cast9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%cast10 = zext i32 %A_COL_ITER"   --->   Operation 82 'zext' 'cast10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [2/2] (6.91ns)   --->   "%bound11 = mul i64 %cast9, i64 %cast10" [fixed_point_stream_convolution.cpp:56]   --->   Operation 83 'mul' 'bound11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%B_ROW_load = load i32 %B_ROW"   --->   Operation 84 'load' 'B_ROW_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%B_COL_load = load i32 %B_COL"   --->   Operation 85 'load' 'B_COL_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (2.55ns)   --->   "%sub149 = add i32 %A_COL_ITER, i32 4294967295"   --->   Operation 86 'add' 'sub149' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (2.55ns)   --->   "%sub152 = add i32 %B_COL_load, i32 4294967295"   --->   Operation 87 'add' 'sub152' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (2.55ns)   --->   "%sub155 = add i32 %valIn_a_data_1, i32 4294967295" [fixed_point_stream_convolution.cpp:56]   --->   Operation 88 'add' 'sub155' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %B_COL_load, i5 0"   --->   Operation 89 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/2] (6.91ns)   --->   "%bound11 = mul i64 %cast9, i64 %cast10" [fixed_point_stream_convolution.cpp:56]   --->   Operation 90 'mul' 'bound11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln128 = br void %VITIS_LOOP_139_5" [fixed_point_stream_convolution.cpp:128]   --->   Operation 91 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.09>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%iter_2 = load i31 %iter" [fixed_point_stream_convolution.cpp:136]   --->   Operation 92 'load' 'iter_2' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i64 %indvar_flatten13" [fixed_point_stream_convolution.cpp:128]   --->   Operation 93 'load' 'indvar_flatten13_load' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i31 %iter_2" [fixed_point_stream_convolution.cpp:136]   --->   Operation 94 'zext' 'zext_ln136' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (2.55ns)   --->   "%icmp_ln136 = icmp_slt  i32 %zext_ln136, i32 %A_COL_ITER" [fixed_point_stream_convolution.cpp:136]   --->   Operation 95 'icmp' 'icmp_ln136' <Predicate = (valIn_a_data == 0)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 96 [1/1] (3.52ns)   --->   "%icmp_ln128 = icmp_eq  i64 %indvar_flatten13_load, i64 %bound11" [fixed_point_stream_convolution.cpp:128]   --->   Operation 96 'icmp' 'icmp_ln128' <Predicate = (valIn_a_data == 0)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/1] (3.52ns)   --->   "%add_ln128 = add i64 %indvar_flatten13_load, i64 1" [fixed_point_stream_convolution.cpp:128]   --->   Operation 97 'add' 'add_ln128' <Predicate = (valIn_a_data == 0)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %for.inc171.loopexit, void %if.end187.loopexit" [fixed_point_stream_convolution.cpp:128]   --->   Operation 98 'br' 'br_ln128' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%num_imag_load = load i32 %num_imag" [fixed_point_stream_convolution.cpp:128]   --->   Operation 99 'load' 'num_imag_load' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (2.55ns)   --->   "%num_imag_2 = add i32 %num_imag_load, i32 1" [fixed_point_stream_convolution.cpp:128]   --->   Operation 100 'add' 'num_imag_2' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (2.55ns)   --->   "%cmp156_not_mid1 = icmp_ne  i32 %num_imag_2, i32 %sub155" [fixed_point_stream_convolution.cpp:128]   --->   Operation 101 'icmp' 'cmp156_not_mid1' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (2.55ns)   --->   "%cmp156_not23 = icmp_ne  i32 %num_imag_load, i32 %sub155" [fixed_point_stream_convolution.cpp:128]   --->   Operation 102 'icmp' 'cmp156_not23' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln168)   --->   "%select_ln128 = select i1 %icmp_ln136, i1 %cmp156_not23, i1 %cmp156_not_mid1" [fixed_point_stream_convolution.cpp:128]   --->   Operation 103 'select' 'select_ln128' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln168)   --->   "%select_ln128_1 = select i1 %icmp_ln136, i31 %iter_2, i31 0" [fixed_point_stream_convolution.cpp:128]   --->   Operation 104 'select' 'select_ln128_1' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln168)   --->   "%zext_ln128 = zext i31 %select_ln128_1" [fixed_point_stream_convolution.cpp:128]   --->   Operation 105 'zext' 'zext_ln128' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.69ns)   --->   "%select_ln128_2 = select i1 %icmp_ln136, i32 %num_imag_load, i32 %num_imag_2" [fixed_point_stream_convolution.cpp:128]   --->   Operation 106 'select' 'select_ln128_2' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%empty_62 = wait i32 @_ssdm_op_Wait"   --->   Operation 107 'wait' 'empty_62' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (2.55ns) (out node of the LUT)   --->   "%icmp_ln168 = icmp_ne  i32 %zext_ln128, i32 %sub149" [fixed_point_stream_convolution.cpp:168]   --->   Operation 108 'icmp' 'icmp_ln168' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln168 = or i1 %icmp_ln168, i1 %select_ln128" [fixed_point_stream_convolution.cpp:168]   --->   Operation 109 'or' 'or_ln168' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (2.52ns)   --->   "%add_ln136 = add i31 %iter_2, i31 1" [fixed_point_stream_convolution.cpp:136]   --->   Operation 110 'add' 'add_ln136' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.73ns)   --->   "%iter_3 = select i1 %icmp_ln136, i31 %add_ln136, i31 1" [fixed_point_stream_convolution.cpp:136]   --->   Operation 111 'select' 'iter_3' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln128 = store i64 %add_ln128, i64 %indvar_flatten13" [fixed_point_stream_convolution.cpp:128]   --->   Operation 112 'store' 'store_ln128' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 1.58>
ST_13 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln128 = store i32 %select_ln128_2, i32 %num_imag" [fixed_point_stream_convolution.cpp:128]   --->   Operation 113 'store' 'store_ln128' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 1.58>
ST_13 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln136 = store i31 %iter_3, i31 %iter" [fixed_point_stream_convolution.cpp:136]   --->   Operation 114 'store' 'store_ln136' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 1.58>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end187"   --->   Operation 115 'br' 'br_ln0' <Predicate = (valIn_a_data == 0 & icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [fixed_point_stream_convolution.cpp:181]   --->   Operation 116 'specregionbegin' 'rbegin8' <Predicate = (valIn_a_data != 3 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin8" [fixed_point_stream_convolution.cpp:181]   --->   Operation 117 'specregionend' 'rend9' <Predicate = (valIn_a_data != 3 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [fixed_point_stream_convolution.cpp:182]   --->   Operation 118 'specregionbegin' 'rbegin6' <Predicate = (valIn_a_data != 3 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin6" [fixed_point_stream_convolution.cpp:182]   --->   Operation 119 'specregionend' 'rend7' <Predicate = (valIn_a_data != 3 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [fixed_point_stream_convolution.cpp:183]   --->   Operation 120 'specregionbegin' 'rbegin' <Predicate = (valIn_a_data != 3 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin" [fixed_point_stream_convolution.cpp:183]   --->   Operation 121 'specregionend' 'rend' <Predicate = (valIn_a_data != 3 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln183 = call void @SMM_CIF_0_3_Pipeline_VITIS_LOOP_187_7, i32 %KER_bound, i64 %in_stream_a, i64 %out_stream" [fixed_point_stream_convolution.cpp:183]   --->   Operation 122 'call' 'call_ln183' <Predicate = (valIn_a_data != 3 & valIn_a_data != 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end187"   --->   Operation 123 'br' 'br_ln0' <Predicate = (valIn_a_data != 3 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end188"   --->   Operation 124 'br' 'br_ln0' <Predicate = (valIn_a_data != 3 & icmp_ln128) | (valIn_a_data != 3 & valIn_a_data != 0)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.87>
ST_14 : Operation 125 [2/2] (5.87ns)   --->   "%call_ln0 = call void @SMM_CIF_0_3_Pipeline_VITIS_LOOP_140_6, i64 %in_stream_a, i32 %B_ROW_load, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0, i16 %SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0, i16 %SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0"   --->   Operation 125 'call' 'call_ln0' <Predicate = true> <Delay = 5.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 126 [1/2] (0.00ns)   --->   "%call_ln0 = call void @SMM_CIF_0_3_Pipeline_VITIS_LOOP_140_6, i64 %in_stream_a, i32 %B_ROW_load, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0, i16 %SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0, i16 %SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0"   --->   Operation 126 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%empty_63 = wait i32 @_ssdm_op_Wait"   --->   Operation 127 'wait' 'empty_63' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%empty_64 = wait i32 @_ssdm_op_Wait"   --->   Operation 128 'wait' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [2/2] (0.00ns)   --->   "%call_ln168 = call void @SMM_CIF_0_3_Pipeline_L2_L3, i37 %tmp_2, i64 %out_stream, i32 %sub152, i1 %or_ln168, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i16 %SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i16 %SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24" [fixed_point_stream_convolution.cpp:168]   --->   Operation 129 'call' 'call_ln168' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.19>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_128_3_VITIS_LOOP_136_4_str"   --->   Operation 130 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 131 [1/2] (7.19ns)   --->   "%call_ln168 = call void @SMM_CIF_0_3_Pipeline_L2_L3, i37 %tmp_2, i64 %out_stream, i32 %sub152, i1 %or_ln168, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i16 %SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i16 %SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24" [fixed_point_stream_convolution.cpp:168]   --->   Operation 131 'call' 'call_ln168' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln136 = br void %VITIS_LOOP_139_5" [fixed_point_stream_convolution.cpp:136]   --->   Operation 132 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>

State 19 <SV = 9> <Delay = 6.91>
ST_19 : Operation 133 [1/2] (6.91ns)   --->   "%mul_ln101 = mul i32 %valIn_a_data_2, i32 %valIn_a_data_3" [fixed_point_stream_convolution.cpp:101]   --->   Operation 133 'mul' 'mul_ln101' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 6.91>
ST_20 : Operation 134 [2/2] (6.91ns)   --->   "%mul_ln101_1 = mul i32 %mul_ln101, i32 %valIn_a_data_2" [fixed_point_stream_convolution.cpp:101]   --->   Operation 134 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 6.91>
ST_21 : Operation 135 [1/2] (6.91ns)   --->   "%mul_ln101_1 = mul i32 %mul_ln101, i32 %valIn_a_data_2" [fixed_point_stream_convolution.cpp:101]   --->   Operation 135 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln101 = store i32 %mul_ln101_1, i32 %B_ROW" [fixed_point_stream_convolution.cpp:101]   --->   Operation 136 'store' 'store_ln101' <Predicate = true> <Delay = 0.00>

State 22 <SV = 12> <Delay = 3.55>
ST_22 : Operation 137 [1/1] (2.55ns)   --->   "%sub = add i32 %valIn_a_data_4, i32 4294967295" [fixed_point_stream_convolution.cpp:72]   --->   Operation 137 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 138 [1/1] (2.55ns)   --->   "%sub47 = add i32 %mul_ln101_1, i32 4294967295" [fixed_point_stream_convolution.cpp:101]   --->   Operation 138 'add' 'sub47' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 139 [2/2] (1.00ns)   --->   "%call_ln101 = call void @SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, i32 %sub47, i64 %out_stream, i64 %in_stream_a, i32 %sub, i32 %valIn_a_data_4, i32 %mul_ln101_1, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24" [fixed_point_stream_convolution.cpp:101]   --->   Operation 139 'call' 'call_ln101' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 13> <Delay = 4.53>
ST_23 : Operation 140 [1/2] (4.53ns)   --->   "%call_ln101 = call void @SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, i32 %sub47, i64 %out_stream, i64 %in_stream_a, i32 %sub, i32 %valIn_a_data_4, i32 %mul_ln101_1, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24" [fixed_point_stream_convolution.cpp:101]   --->   Operation 140 'call' 'call_ln101' <Predicate = true> <Delay = 4.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end188"   --->   Operation 141 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 24 <SV = 9> <Delay = 12.5>
ST_24 : Operation 142 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %KER_size_0, i32 %valIn_a_data_2" [fixed_point_stream_convolution.cpp:182]   --->   Operation 142 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 143 [1/1] (0.00ns)   --->   "%specfucore_ln185 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:185]   --->   Operation 143 'specfucore' 'specfucore_ln185' <Predicate = true> <Delay = 0.00>

State 25 <SV = 10> <Delay = 12.5>
ST_25 : Operation 144 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %KER_size_1, i32 %valIn_a_data_3" [fixed_point_stream_convolution.cpp:183]   --->   Operation 144 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%specfucore_ln186 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:186]   --->   Operation 145 'specfucore' 'specfucore_ln186' <Predicate = true> <Delay = 0.00>

State 26 <SV = 11> <Delay = 4.14>
ST_26 : Operation 146 [2/2] (4.14ns)   --->   "%call_ln183 = call void @SMM_CIF_0_3_Pipeline_VITIS_LOOP_187_7, i32 %KER_bound, i64 %in_stream_a, i64 %out_stream" [fixed_point_stream_convolution.cpp:183]   --->   Operation 146 'call' 'call_ln183' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 18> <Delay = 0.00>
ST_27 : Operation 147 [1/1] (0.00ns)   --->   "%ret_ln194 = ret" [fixed_point_stream_convolution.cpp:194]   --->   Operation 147 'ret' 'ret_ln194' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_stream_a_read', fixed_point_stream_convolution.cpp:52) on port 'in_stream_a' (fixed_point_stream_convolution.cpp:52) [62]  (1.000 ns)
	axis write operation ('write_ln54', fixed_point_stream_convolution.cpp:54) on port 'out_stream' (fixed_point_stream_convolution.cpp:54) [64]  (1.000 ns)

 <State 2>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_stream_a_read_1', fixed_point_stream_convolution.cpp:56) on port 'in_stream_a' (fixed_point_stream_convolution.cpp:56) [65]  (1.000 ns)
	axis write operation ('write_ln58', fixed_point_stream_convolution.cpp:58) on port 'out_stream' (fixed_point_stream_convolution.cpp:58) [67]  (1.000 ns)

 <State 3>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_stream_a_read_2', fixed_point_stream_convolution.cpp:60) on port 'in_stream_a' (fixed_point_stream_convolution.cpp:60) [68]  (1.000 ns)
	axis write operation ('write_ln62', fixed_point_stream_convolution.cpp:62) on port 'out_stream' (fixed_point_stream_convolution.cpp:62) [70]  (1.000 ns)

 <State 4>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_stream_a_read_3', fixed_point_stream_convolution.cpp:64) on port 'in_stream_a' (fixed_point_stream_convolution.cpp:64) [71]  (1.000 ns)
	axis write operation ('write_ln66', fixed_point_stream_convolution.cpp:66) on port 'out_stream' (fixed_point_stream_convolution.cpp:66) [73]  (1.000 ns)

 <State 5>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_stream_a_read_4', fixed_point_stream_convolution.cpp:68) on port 'in_stream_a' (fixed_point_stream_convolution.cpp:68) [74]  (1.000 ns)
	axis write operation ('write_ln70', fixed_point_stream_convolution.cpp:70) on port 'out_stream' (fixed_point_stream_convolution.cpp:70) [75]  (1.000 ns)

 <State 6>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_stream_a_read_5', fixed_point_stream_convolution.cpp:72) on port 'in_stream_a' (fixed_point_stream_convolution.cpp:72) [76]  (1.000 ns)
	axis write operation ('write_ln74', fixed_point_stream_convolution.cpp:74) on port 'out_stream' (fixed_point_stream_convolution.cpp:74) [78]  (1.000 ns)

 <State 7>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_stream_a_read_6', fixed_point_stream_convolution.cpp:76) on port 'in_stream_a' (fixed_point_stream_convolution.cpp:76) [79]  (1.000 ns)
	axis write operation ('write_ln78', fixed_point_stream_convolution.cpp:78) on port 'out_stream' (fixed_point_stream_convolution.cpp:78) [81]  (1.000 ns)

 <State 8>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_stream_a_read_7', fixed_point_stream_convolution.cpp:80) on port 'in_stream_a' (fixed_point_stream_convolution.cpp:80) [82]  (1.000 ns)
	axis write operation ('write_ln82', fixed_point_stream_convolution.cpp:82) on port 'out_stream' (fixed_point_stream_convolution.cpp:82) [83]  (1.000 ns)

 <State 9>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_size_0', fixed_point_stream_convolution.cpp:181) [150]  (12.592 ns)

 <State 10>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('A_COL_ITER') [90]  (6.912 ns)

 <State 11>: 6.912ns
The critical path consists of the following:
	'mul' operation 64 bit ('bound11', fixed_point_stream_convolution.cpp:56) [99]  (6.912 ns)

 <State 12>: 6.912ns
The critical path consists of the following:
	'mul' operation 64 bit ('bound11', fixed_point_stream_convolution.cpp:56) [99]  (6.912 ns)

 <State 13>: 6.097ns
The critical path consists of the following:
	'load' operation 31 bit ('iter', fixed_point_stream_convolution.cpp:136) on local variable 'iter', fixed_point_stream_convolution.cpp:136 [105]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln136', fixed_point_stream_convolution.cpp:136) [108]  (2.552 ns)
	'select' operation 31 bit ('select_ln128_1', fixed_point_stream_convolution.cpp:128) [119]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln168', fixed_point_stream_convolution.cpp:168) [125]  (2.552 ns)
	'or' operation 1 bit ('or_ln168', fixed_point_stream_convolution.cpp:168) [126]  (0.993 ns)

 <State 14>: 5.874ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'SMM_CIF_0_3_Pipeline_VITIS_LOOP_140_6' [123]  (5.874 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 7.196ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln168', fixed_point_stream_convolution.cpp:168) to 'SMM_CIF_0_3_Pipeline_L2_L3' [128]  (7.196 ns)

 <State 19>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln101', fixed_point_stream_convolution.cpp:101) [139]  (6.912 ns)

 <State 20>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln101_1', fixed_point_stream_convolution.cpp:101) [140]  (6.912 ns)

 <State 21>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln101_1', fixed_point_stream_convolution.cpp:101) [140]  (6.912 ns)

 <State 22>: 3.552ns
The critical path consists of the following:
	'add' operation 32 bit ('sub', fixed_point_stream_convolution.cpp:72) [143]  (2.552 ns)
	'call' operation 0 bit ('call_ln101', fixed_point_stream_convolution.cpp:101) to 'SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' [146]  (1.000 ns)

 <State 23>: 4.530ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln101', fixed_point_stream_convolution.cpp:101) to 'SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' [146]  (4.530 ns)

 <State 24>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_size_1', fixed_point_stream_convolution.cpp:182) [154]  (12.592 ns)

 <State 25>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_bound', fixed_point_stream_convolution.cpp:183) [158]  (12.592 ns)

 <State 26>: 4.140ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln183', fixed_point_stream_convolution.cpp:183) to 'SMM_CIF_0_3_Pipeline_VITIS_LOOP_187_7' [162]  (4.140 ns)

 <State 27>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
