Command: /SCRATCH/srivats/vs/IEEE_Book/Practical-UVM-IEEE-Edition/UVM_Building_Blocks/Config_DB_NewFeatures/run/simv +UVM_TESTNAME=wb_env_slave_test -sml=verdi +UVM_VERDI_TRACE=UVM_AWARE +fsdb+gate=off -ucli2Proc -ucli -l /SCRATCH/srivats/vs/IEEE_Book/Practical-UVM-IEEE-Edition/UVM_Building_Blocks/Config_DB_NewFeatures/run/verdiLog/sim.log
Chronologic VCS simulator copyright 1991-2019
Contains Synopsys proprietary information.
Compiler version P-2019.06; Runtime version P-2019.06;  Jul  2 22:01 2019
<slp!&*()_+>
UVM_INFO /global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_root.svh(460) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************
  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.
----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0.Synopsys
All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------
      (Specify +UVM_NO_RELNOTES to turn off this notice)
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: /global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_root.svh<sls!&*()_+>line: 460<sls!&*()_+>time: 0<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>

ucli% synUtils::getArch
linux
ucli% loaddl -simv /global/apps/verdi_2019.06/share/PLI/VCS/LINUX/libnovas.so LoadFSDBDumpCmd;LoadFSDBDumpCmd
LoadFSDBDumpCmd success
ucli% config ckptfsdbcheck off;config endofsim noexit;config onfail {enable all};config followactivescope on;catch {setUcliVerdiConnected};set watch::resultTagsForVerdiBP {<ucli_break_bp_status_begin> <ucli_break_bp_status_end>};cbug::config pretty_print auto;fsdbDumpfile {/SCRATCH/srivats/vs/IEEE_Book/Practical-UVM-IEEE-Edition/UVM_Building_Blocks/Config_DB_NewFeatures/run/inter.fsdb} ;fsdbDumpflush ; 
*Verdi* Loading libsscore_vcs201906.so
FSDB Dumper for VCS, Release Verdi_P-2019.06, Linux, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* : Create FSDB file '/SCRATCH/srivats/vs/IEEE_Book/Practical-UVM-IEEE-Edition/UVM_Building_Blocks/Config_DB_NewFeatures/run/inter.fsdb'
*Verdi* : Flush all FSDB Files at 0 s.

ucli% synEnv::hasFataled
0
ucli% ucliCore::getToolPID
11490
ucli% sps_interactive
*Verdi* : Enable RPC Server(11490)

ucli% ucliCore::getToolPID
11490
ucli% ucliCore::getToolPID
11490
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% puts $ucliCore::nativeUcliMode
0

ucli% ucliCore::getToolTopPID
11490
ucli% pid
11503
ucli% synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.srivats.11490 }

ucli% if { [info vars watch::vcbp_str_len_limit_of_get_value] != ""} {set watch::vcbp_str_len_limit_of_get_value 1024}
1024
ucli% info command stateVerdiChangeCB

ucli% proc stateVerdiChangeCB args { if {$ucliGUI::state eq "terminated"} {puts "\nVERDI_SIM_Terminated\n";catch {setVerdiSimTerminated}}}

ucli% trace variable ucliGUI::state wu stateVerdiChangeCB

ucli% if {[catch {rename synopsys::restore verdiHack::restore} ]} {puts "0"}

ucli% proc synopsys::restore {args} { verdiHack::restore $args; puts "\nVERDI_SIM_RESTORE\n"}

ucli% if {[catch {rename quit verdiHack::quit} ]} {puts "0"}

ucli% proc quit {args} { if {[string length $args] == 0} { verdiHack::quit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n quit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::quit $args; } }

ucli% if {[catch {rename exit verdiHack::exit} ]} {puts "0"}

ucli% proc exit {args} { if {[string length $args] == 0} { verdiHack::exit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n exit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::exit $args; } }

ucli% proc checkpoint::beforeRecreate {} { sps_interactive }

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% save::getUserdefinedProcs
::stateVerdiChangeCB ::LoadFSDBDumpCmd
ucli% info procs
ipi_get_str fsdbDumpMDAByFile fsdbDumpMDA echo fsdbDumpMemNow fsdbAutoSwitchDumpfile unknown sps_interactive auto_import stat fsdbDumpfile setenv auto_execok pkg_mkIndex stateVerdiChangeCB fsdbDumpSingle proc_body ipi_begin fsdbDumpoff getenv fsdbDumplimit fsdbDumpPattern ipi_handle fsdbDumpvarsByFile fsdbDumpMDAInScope lminus ipi_sim_get interp ls auto_load_index proc_args fsdbAddRuntimeSignal fsdbDumpSC print_message_info ridbDump fsdbDumpSVAoff fsdbSuppress fsdbDumpvars help fsdbDumpMDAOnChange ipi_control auto_qualify fsdbDumpMem tclPkgUnknown printenv ipi_handle_by_name helpdoc fsdbDumpMemInScope fsdbDumpFinish is_true fsdbDumpon sh fsdbQueryInfo puts LoadFSDBDumpCmd fsdbDumpPSL fsdbDumpSVA ipi_end wrapperSpecmanSn fsdbDumpSVAon fsdbDumpClassObjectByFile is_false auto_load fsdbDumpPSLon ipi_get_int64 fsdbSubstituteHier ipi_get_value ipi_iterate exit fsdbDumpMemInFile tclLog fsdbDumpflush get_unix_variable mem_debug ipi_scan fsdbDumpPSLoff fsdbDumpClassObject fsdbDumpvarsToFile set_unix_variable bgerror fsdbDumpStrength clock add_group fsdbSwitchDumpfile source add_wave unsetenv fsdbDumpvarsES readline fsdbDisplay ipi_handle_free set_group ipi_get quit define_proc_attributes tclPkgSetup fsdbDumpMDANow ipi_init_play_tcl fsdbDumpIO
ucli% lappend ucliCore::resultTagsForVerdi <?special_verdi_begin?> <?special_verdi_end?>
<?special_verdi_begin?> <?special_verdi_end?>
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi* : Flush all FSDB Files at 0 s.

ucli% senv
activeDomain: Verilog
activeFile: ../src/wb_slave_agent_sequence_library.sv
activeFrame: -1
activeLine: 42
activeScope: wb_env_top_mod.test
activeThread: 0
endCol: 0
file: ../src/wb_slave_agent_sequence_library.sv
frame: -1
fsdbFilename: 
hasTB: 1
inputFilename: 
keyFilename: ucli.key
line: 42
logFilename: /SCRATCH/srivats/vs/IEEE_Book/Practical-UVM-IEEE-Edition/UVM_Building_Blocks/Config_DB_NewFeatures/run/verdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 11490
scope: wb_env_top_mod.test
startCol: 0
state: stopped
thread: 0
time: 0
timePrecision: 1 s
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename ../src/wb_slave_agent_sequence_library.sv
../src/wb_slave_agent_sequence_library.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% run
<slp!&*()_+>
*Verdi* Enable Verdi Message Catcher.
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: /global/apps/vcs_2019.06/etc/uvm-ieee/verdi/uvm_verdi_message_catcher.svh<sls!&*()_+>line: 350<sls!&*()_+>time: 0<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
*Verdi* Enable Verdi Factory Dumping.
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: /global/apps/vcs_2019.06/etc/uvm-ieee/verdi/uvm_verdi_factory.svh<sls!&*()_+>line: 166<sls!&*()_+>time: 0<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
UVM_INFO @ 0: reporter [RNTST] Running test wb_env_slave_test...
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: /global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_root.svh<sls!&*()_+>line: 567<sls!&*()_+>time: 0<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
UVM_INFO ../src/wb_slave_seqr.sv(42) @ 0: uvm_test_top.env.slave_agent.slv_seqr [WB_SLAVE_SEQR] Initializing memory
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: ../src/wb_slave_seqr.sv<sls!&*()_+>line: 42<sls!&*()_+>time: 0<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
----------------------------------------------
Name             Type           Size  Value   
----------------------------------------------
wb_slave_config  wb_config      -     @286    
  port_size      sizes_e        32    BYTE    
  granularity    sizes_e        32    BYTE    
  cycles         cycle_types_e  32    CLASSIC 
  max_n_wss      integral       32    'ha     
  min_addr       integral       64    'h0     
  max_addr       integral       64    'h989680
----------------------------------------------
<slp!&*()_+>
UVM_INFO ../src/wb_master.sv(177) @ 35: uvm_test_top.env.master_agent.mast_drv [wb_env_DRIVER] Starting transaction...
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: ../src/wb_master.sv<sls!&*()_+>line: 177<sls!&*()_+>time: 35<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
UVM_INFO ../src/wb_master.sv(254) @ 45: uvm_test_top.env.master_agent.mast_drv [Wb master] Got a write transaction
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: ../src/wb_master.sv<sls!&*()_+>line: 254<sls!&*()_+>time: 45<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
<slp!&*()_+>

Error-[NOA] Null object access
../src/wb_master.sv, 269
  The object at dereference depth 1 is being used before it was 
  constructed/allocated.
  Please make sure that the object is allocated before using it. 
  
  #0 in \wb_master::write  at ../src/wb_master.sv:269
  #1 in \wb_master::main_driver  at ../src/wb_master.sv:189
  #2 in \wb_master::main_phase  at ../src/wb_master.sv:152
  #3 in \uvm_task_phase::execute  at 
  /global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_task_phase.svh:144
  #4 in \uvm_phase::execute_phase  at 
  /global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_phase.svh:1433
  #5 in \uvm_phase::m_run_phases  at 
  /global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_phase.svh:2264
  #6 in \uvm_root::run_test  at 
  /global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_root.svh:576
  #7 in run_test at 
  /global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_globals.svh:57
  #8 in wb_env_tb_mod at ../tests/wb_env_tb_mod.sv:36
  

<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: ../tests/wb_env_tb_mod.sv<sls!&*()_+>line: 36<sls!&*()_+>time: 45<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: ../src/wb_master.sv<sls!&*()_+>line: 269<sls!&*()_+>length: 938<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
*** FATAL: Simulation stopped due to an error (please see above in the log for more details)
The simulation cannot be continued. The current simulation state can be observed in GUI/UCLI.
wb_master.sv, 269 :       repeat (this.mstr_drv_cfg.max_n_wss + 1) begin

ucli% synEnv::hasFataled
0
ucli% ucliCore::getToolPID
11490
ucli% save::getUserdefinedProcs
::stateVerdiChangeCB ::LoadFSDBDumpCmd
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi* : Flush all FSDB Files at 45 s.

ucli% senv
activeDomain: TB
activeFile: ../src/wb_master.sv
activeFrame: 3
activeLine: 269
activeScope: wb_env_top_mod.test.\wb_master::write 
activeThread: 678
endCol: 0
file: ../src/wb_master.sv
frame: 3
fsdbFilename: 
hasTB: 1
inputFilename: 
keyFilename: ucli.key
line: 269
logFilename: /SCRATCH/srivats/vs/IEEE_Book/Practical-UVM-IEEE-Edition/UVM_Building_Blocks/Config_DB_NewFeatures/run/verdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 11490
scope: wb_env_top_mod.test.\wb_master::write 
startCol: 0
state: stopped
thread: 678
time: 45
timePrecision: 1 s
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename ../src/wb_master.sv
../src/wb_master.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% finish; quit
           V C S   S i m u l a t i o n   R e p o r t 
Time: 45
CPU Time:      0.530 seconds;       Data structure size:   0.4Mb
Tue Jul  2 22:02:40 2019

VERDI_SIM_Terminated

