\hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{}\doxysection{v8\+::internal\+::compiler\+::turboshaft\+::Wasm\+Revec\+Reducer$<$ Next $>$ Class Template Reference}
\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}


{\ttfamily \#include $<$wasm-\/revec-\/reducer.\+h$>$}



Inheritance diagram for v8\+::internal\+::compiler\+::turboshaft\+::Wasm\+Revec\+Reducer$<$ Next $>$\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for v8\+::internal\+::compiler\+::turboshaft\+::Wasm\+Revec\+Reducer$<$ Next $>$\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
using \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_af5b5827bde5e5f21ce7f3debf3b43a13}{Adapter}} = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1UniformReducerAdapter}{Uniform\+Reducer\+Adapter}}$<$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{Wasm\+Revec\+Reducer}}, Next $>$
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a88576f583f883949a4fd50eba4852eb5}{Get\+Extract\+Op\+If\+Needed}} (const \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1PackNode}{Pack\+Node}} $\ast$pnode, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} ig\+\_\+index, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} og\+\_\+index)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$ REDUCE\+\_\+\+INPUT\+\_\+\+GRAPH() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a80867bc5974758d2bb668ee91c8e5ed4}{Simd128\+Constant}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$ ig\+\_\+index, const Simd128\+Constant\+Op \&constant\+\_\+op)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$ REDUCE\+\_\+\+INPUT\+\_\+\+GRAPH() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a81e6cb7dbc0167a68c0d677c273e35e1}{Simd128\+Load\+Transform}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$ ig\+\_\+index, const Simd128\+Load\+Transform\+Op \&load\+\_\+transform)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} REDUCE\+\_\+\+INPUT\+\_\+\+GRAPH() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_af34b984518c8a7f788a7f0fbb4409c9a}{Load}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} ig\+\_\+index, const \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1LoadOp}{Load\+Op}} \&load)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} REDUCE\+\_\+\+INPUT\+\_\+\+GRAPH() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ae7de885f3c9a2e099bab7c017033d901}{Store}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} ig\+\_\+index, const \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1StoreOp}{Store\+Op}} \&\mbox{\hyperlink{flag-definitions_8h_a88efda0d30f0789fdb73665260750735}{store}})
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} REDUCE\+\_\+\+INPUT\+\_\+\+GRAPH() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a5f6f5edbf1409674243f1b900f9a6473}{Phi}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} ig\+\_\+index, const \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1PhiOp}{Phi\+Op}} \&phi)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ab2ea1538ff9c1e7f842d16ffc0c98f74}{Fix\+Loop\+Phi}} (const \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1PhiOp}{Phi\+Op}} \&input\+\_\+phi, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} output\+\_\+index, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Block}{Block}} $\ast$output\+\_\+graph\+\_\+loop)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$ REDUCE\+\_\+\+INPUT\+\_\+\+GRAPH() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a3e549af8037b14db5e8d3671b67e5b60}{Simd128\+Unary}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$ ig\+\_\+index, const Simd128\+Unary\+Op \&unary)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$ REDUCE\+\_\+\+INPUT\+\_\+\+GRAPH() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a79f32283b501b26880bbc311147bd68a}{Simd128\+Binop}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$ ig\+\_\+index, const Simd128\+Binop\+Op \&op)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$ REDUCE\+\_\+\+INPUT\+\_\+\+GRAPH() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ac40de44c210285b763edad1e2a2f52c9}{Simd128\+Shift}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$ ig\+\_\+index, const Simd128\+Shift\+Op \&op)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$ REDUCE\+\_\+\+INPUT\+\_\+\+GRAPH() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a57d7fec3e01165c9f1639a249f97cc1e}{Simd128\+Ternary}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$ ig\+\_\+index, const Simd128\+Ternary\+Op \&ternary)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$ REDUCE\+\_\+\+INPUT\+\_\+\+GRAPH() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ac8bee8d9b0b5660d25b14cc49fc5aa15}{Simd128\+Splat}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$ ig\+\_\+index, const Simd128\+Splat\+Op \&op)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$ REDUCE\+\_\+\+INPUT\+\_\+\+GRAPH() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a36b379b12d306e4264b10858c4a1064c}{Simd128\+Shuffle}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$ ig\+\_\+index, const Simd128\+Shuffle\+Op \&op)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} REDUCE\+\_\+\+INPUT\+\_\+\+GRAPH() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a24cb76f6fc4be3fa3d0b1ec13f6e54ae}{Simd128\+Replace\+Lane}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} ig\+\_\+index, const Simd128\+Replace\+Lane\+Op \&replace)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a0016f3181766867f85295444862f8ec8}{Reduce\+Inputs\+Of\+Op}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} cur\+\_\+index, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} op\+\_\+index)
\item 
{\footnotesize template$<$typename Op , typename Continuation $>$ }\\void \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a900ad7073488ec15024c431bdedd56d3}{Reduce\+Force\+Or\+Intersect\+Pack\+Node}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1PackNode}{Pack\+Node}} $\ast$pnode, const \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} ig\+\_\+index, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} $\ast$og\+\_\+index)
\item 
{\footnotesize template$<$typename Op , typename Continuation $>$ }\\\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a1c2e968f138f251b56a8f7169ff95792}{Reduce\+Input\+Graph\+Operation}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} ig\+\_\+index, const Op \&op)
\end{DoxyCompactItemize}
\doxysubsection*{Static Private Member Functions}
\begin{DoxyCompactItemize}
\item 
static Simd256\+Unary\+Op\+::\+Kind \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_aeeb493cd54379c23baa74ca1534271c5}{Get\+Simd256\+Unary\+Kind}} (Simd128\+Unary\+Op\+::\+Kind simd128\+\_\+kind)
\item 
static Simd256\+Binop\+Op\+::\+Kind \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_af31932e393691c6080a85a1ad295836f}{Get\+Simd256\+Bin\+Op\+Kind}} (Simd128\+Binop\+Op\+::\+Kind kind)
\item 
static Simd256\+Shift\+Op\+::\+Kind \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a76695e889625d46acffadbfaaf22bb6f}{Get\+Simd256\+Shift\+Op\+Kind}} (Simd128\+Shift\+Op\+::\+Kind kind)
\item 
static Simd256\+Ternary\+Op\+::\+Kind \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a2335dfc61a00a114b5b52b2cdfb0a4df}{Get\+Simd256\+Ternary\+Kind}} (Simd128\+Ternary\+Op\+::\+Kind simd128\+\_\+kind)
\item 
static Simd256\+Load\+Transform\+Op\+::\+Transform\+Kind \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a45e31bec87dcf48776b1a99f177dd8db}{Get256\+Load\+Transform\+Kind\+From128}} (Simd128\+Load\+Transform\+Op\+::\+Transform\+Kind simd128\+\_\+kind)
\item 
static Simd256\+Splat\+Op\+::\+Kind \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_aa5d22efcc74c923d35d1de972ef79d06}{Get256\+Splat\+Op\+Kind\+From128}} (Simd128\+Splat\+Op\+::\+Kind kind)
\end{DoxyCompactItemize}
\doxysubsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
const \mbox{\hyperlink{structv8_1_1internal_1_1wasm_1_1WasmModule}{wasm\+::\+Wasm\+Module}} $\ast$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ab65139a0b8ab50c3acd17fbf7383ae3c}{module\+\_\+}} = \mbox{\hyperlink{interpreter-builtins-x64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\+\_\+\+\_\+}} data() -\/$>$ wasm\+\_\+module()
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer}{Wasm\+Revec\+Analyzer}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\+\_\+}} = $\ast$\mbox{\hyperlink{interpreter-builtins-x64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\+\_\+\+\_\+}} data() -\/$>$ wasm\+\_\+revec\+\_\+analyzer()
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
\subsubsection*{template$<$class Next$>$\newline
class v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$}



Definition at line 660 of file wasm-\/revec-\/reducer.\+h.



\doxysubsection{Member Typedef Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_af5b5827bde5e5f21ce7f3debf3b43a13}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_af5b5827bde5e5f21ce7f3debf3b43a13}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!Adapter@{Adapter}}
\index{Adapter@{Adapter}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Adapter}{Adapter}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
using \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_af5b5827bde5e5f21ce7f3debf3b43a13}{Adapter}} =  \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1UniformReducerAdapter}{Uniform\+Reducer\+Adapter}}$<$\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{Wasm\+Revec\+Reducer}}, Next$>$}



Definition at line 663 of file wasm-\/revec-\/reducer.\+h.



\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ab2ea1538ff9c1e7f842d16ffc0c98f74}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ab2ea1538ff9c1e7f842d16ffc0c98f74}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!FixLoopPhi@{FixLoopPhi}}
\index{FixLoopPhi@{FixLoopPhi}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{FixLoopPhi()}{FixLoopPhi()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::Fix\+Loop\+Phi (\begin{DoxyParamCaption}\item[{const \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1PhiOp}{Phi\+Op}} \&}]{input\+\_\+phi,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}}}]{output\+\_\+index,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Block}{Block}} $\ast$}]{output\+\_\+graph\+\_\+loop }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 854 of file wasm-\/revec-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{855                                             \{}
\DoxyCodeLine{856     \textcolor{keywordflow}{if} (input\_phi.rep == \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_a49ef31a09de67cdeb2a1babcafca9170}{RegisterRepresentation::Simd128}}()) \{}
\DoxyCodeLine{857       \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a0a87c55b6d909048c3f4b6e8ec76f3e4}{OpIndex}} phi\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} input\_graph().Index(input\_phi);}
\DoxyCodeLine{858       \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(phi\_index.valid());}
\DoxyCodeLine{859       \textcolor{keywordflow}{if} (\textcolor{keyword}{auto}* pnode = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad4a6ff17103f70ad1a292a1cf77be43a}{GetPackNode}}(phi\_index)) \{}
\DoxyCodeLine{860         \textcolor{keyword}{auto} pending\_index = pnode-\/>RevectorizedNode();}
\DoxyCodeLine{861         \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(pending\_index.valid());}
\DoxyCodeLine{862         \textcolor{keywordflow}{if} (pending\_index.valid() \&\&}
\DoxyCodeLine{863             output\_graph\_loop-\/>Contains(pending\_index)) \{}
\DoxyCodeLine{864           \textcolor{comment}{// Need skip replaced op}}
\DoxyCodeLine{865           \textcolor{keywordflow}{if} (\textcolor{keyword}{auto}* pending\_phi = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} output\_graph()}
\DoxyCodeLine{866                                       .\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a2b5e79bd829824237e784a6cde29309e}{Get}}(pending\_index)}
\DoxyCodeLine{867                                       .\textcolor{keyword}{template} TryCast<PendingLoopPhiOp>()) \{}
\DoxyCodeLine{868             \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} output\_graph().template Replace<PhiOp>(}
\DoxyCodeLine{869                 pending\_index,}
\DoxyCodeLine{870                 \mbox{\hyperlink{namespacev8_1_1base_a5bfc65f27076e49eb7752a4fb4d45acb}{base::VectorOf}}(\{pending\_phi -\/> first(),}
\DoxyCodeLine{871                                 \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad3ccb7b2b9b6ffe1c4ccddd175edc86d}{GetReducedInput}}(pnode, 1)\}),}
\DoxyCodeLine{872                 \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_a8dd7178edb523753da107b08c2199988}{RegisterRepresentation::Simd256}}());}
\DoxyCodeLine{873             \textcolor{keywordflow}{return};}
\DoxyCodeLine{874           \}}
\DoxyCodeLine{875         \}}
\DoxyCodeLine{876       \}}
\DoxyCodeLine{877     \}}
\DoxyCodeLine{878 }
\DoxyCodeLine{879     \textcolor{keywordflow}{return} Adapter::FixLoopPhi(input\_phi, output\_index, output\_graph\_loop);}
\DoxyCodeLine{880   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::analyzer\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Block\+::\+Contains(), v8\+::internal\+::\+DCHECK(), v8\+::internal\+::compiler\+::turboshaft\+::\+Get(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Pack\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Reduced\+Input(), v8\+::internal\+::compiler\+::turboshaft\+::\+Phi\+Op\+::rep, v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+Simd128(), v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+Simd256(), v8\+::internal\+::compiler\+::turboshaft\+::\+Op\+Index\+::valid(), and v8\+::base\+::\+Vector\+Of().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ab2ea1538ff9c1e7f842d16ffc0c98f74_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a45e31bec87dcf48776b1a99f177dd8db}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a45e31bec87dcf48776b1a99f177dd8db}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!Get256LoadTransformKindFrom128@{Get256LoadTransformKindFrom128}}
\index{Get256LoadTransformKindFrom128@{Get256LoadTransformKindFrom128}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Get256LoadTransformKindFrom128()}{Get256LoadTransformKindFrom128()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
static Simd256\+Load\+Transform\+Op\+::\+Transform\+Kind \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::Get256\+Load\+Transform\+Kind\+From128 (\begin{DoxyParamCaption}\item[{Simd128\+Load\+Transform\+Op\+::\+Transform\+Kind}]{simd128\+\_\+kind }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}, {\ttfamily [private]}}



Definition at line 1350 of file wasm-\/revec-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1351                                                         \{}
\DoxyCodeLine{1352     \textcolor{keywordflow}{switch} (simd128\_kind) \{}
\DoxyCodeLine{1353 \textcolor{preprocessor}{\#define TRANSFORM\_KIND\_MAPPING(from, to)               \(\backslash\)}}
\DoxyCodeLine{1354 \textcolor{preprocessor}{  case Simd128LoadTransformOp::TransformKind::k\#\#from: \(\backslash\)}}
\DoxyCodeLine{1355 \textcolor{preprocessor}{    return Simd256LoadTransformOp::TransformKind::k\#\#to;}}
\DoxyCodeLine{1356       \mbox{\hyperlink{wasm-revec-reducer_8h_a412fc772d88256557175e171de0ae60d}{SIMD256\_LOADTRANSFORM\_OP}}(\mbox{\hyperlink{wasm-revec-reducer_8h_a914701109c4030f7e25df7c450f3f99f}{TRANSFORM\_KIND\_MAPPING}})}
\DoxyCodeLine{1357 \textcolor{preprocessor}{\#undef TRANSFORM\_KIND\_MAPPING}}
\DoxyCodeLine{1358       \textcolor{keywordflow}{default}:}
\DoxyCodeLine{1359         \mbox{\hyperlink{namespacev8_1_1internal_acdec713c25068019f935e35976f5b666}{UNREACHABLE}}();}
\DoxyCodeLine{1360     \}}
\DoxyCodeLine{1361   \}}

\end{DoxyCode}


References SIMD256\+\_\+\+LOADTRANSFORM\+\_\+\+OP, TRANSFORM\+\_\+\+KIND\+\_\+\+MAPPING, and v8\+::internal\+::\+UNREACHABLE().



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Load\+Transform().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a45e31bec87dcf48776b1a99f177dd8db_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a45e31bec87dcf48776b1a99f177dd8db_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_aa5d22efcc74c923d35d1de972ef79d06}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_aa5d22efcc74c923d35d1de972ef79d06}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!Get256SplatOpKindFrom128@{Get256SplatOpKindFrom128}}
\index{Get256SplatOpKindFrom128@{Get256SplatOpKindFrom128}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Get256SplatOpKindFrom128()}{Get256SplatOpKindFrom128()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
static Simd256\+Splat\+Op\+::\+Kind \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::Get256\+Splat\+Op\+Kind\+From128 (\begin{DoxyParamCaption}\item[{Simd128\+Splat\+Op\+::\+Kind}]{kind }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}, {\ttfamily [private]}}



Definition at line 1363 of file wasm-\/revec-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1364                                \{}
\DoxyCodeLine{1365     \textcolor{keywordflow}{switch} (kind) \{}
\DoxyCodeLine{1366 \textcolor{preprocessor}{\#define SPLAT\_KIND\_MAPPING(from, to)  \(\backslash\)}}
\DoxyCodeLine{1367 \textcolor{preprocessor}{  case Simd128SplatOp::Kind::k\#\#from: \(\backslash\)}}
\DoxyCodeLine{1368 \textcolor{preprocessor}{    return Simd256SplatOp::Kind::k\#\#to;}}
\DoxyCodeLine{1369       \mbox{\hyperlink{wasm-revec-reducer_8h_a45530bc767c97c7110f43992e374976c}{SIMD256\_SPLAT\_OP}}(\mbox{\hyperlink{wasm-revec-reducer_8h_a80a7eb7157530355c5954606aa0e9cd3}{SPLAT\_KIND\_MAPPING}})}
\DoxyCodeLine{1370       \textcolor{keywordflow}{default}:}
\DoxyCodeLine{1371         \mbox{\hyperlink{namespacev8_1_1internal_acdec713c25068019f935e35976f5b666}{UNREACHABLE}}();}
\DoxyCodeLine{1372     \}}
\DoxyCodeLine{1373   \}}

\end{DoxyCode}


References SIMD256\+\_\+\+SPLAT\+\_\+\+OP, SPLAT\+\_\+\+KIND\+\_\+\+MAPPING, and v8\+::internal\+::\+UNREACHABLE().



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Splat().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_aa5d22efcc74c923d35d1de972ef79d06_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_aa5d22efcc74c923d35d1de972ef79d06_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a88576f583f883949a4fd50eba4852eb5}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a88576f583f883949a4fd50eba4852eb5}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!GetExtractOpIfNeeded@{GetExtractOpIfNeeded}}
\index{GetExtractOpIfNeeded@{GetExtractOpIfNeeded}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{GetExtractOpIfNeeded()}{GetExtractOpIfNeeded()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::Get\+Extract\+Op\+If\+Needed (\begin{DoxyParamCaption}\item[{const \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1PackNode}{Pack\+Node}} $\ast$}]{pnode,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}}}]{ig\+\_\+index,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}}}]{og\+\_\+index }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 665 of file wasm-\/revec-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{666                                                  \{}
\DoxyCodeLine{667     \textcolor{keywordflow}{if} (\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \textcolor{keyword}{template} MapToNewGraph<true>(ig\_index).valid()) \{}
\DoxyCodeLine{668       \textcolor{comment}{// The op is already emitted during emitting force pack node input trees.}}
\DoxyCodeLine{669       \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex_a19b67749ed68fc8a4883e936589372cc}{OpIndex::Invalid}}();}
\DoxyCodeLine{670     \}}
\DoxyCodeLine{671     \textcolor{keyword}{const} \textcolor{keyword}{auto} lane = base::checked\_cast<uint8\_t>(}
\DoxyCodeLine{672         std::find(pnode-\/>nodes().begin(), pnode-\/>nodes().end(), ig\_index) -\/}
\DoxyCodeLine{673         pnode-\/>nodes().begin());}
\DoxyCodeLine{674 }
\DoxyCodeLine{675     \textcolor{comment}{// Force PackNode has a dedicated use in SimdPack128To256Op.}}
\DoxyCodeLine{676     \textcolor{keywordflow}{if} (pnode-\/>is\_force\_packing()) \{}
\DoxyCodeLine{677       SimdPack128To256Op\& op = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} output\_graph()}
\DoxyCodeLine{678                                    .Get(pnode -\/> RevectorizedNode())}
\DoxyCodeLine{679                                    .template Cast<SimdPack128To256Op>();}
\DoxyCodeLine{680       \textcolor{keywordflow}{return} lane == 0 ? op.left() : op.right();}
\DoxyCodeLine{681     \}}
\DoxyCodeLine{682 }
\DoxyCodeLine{683     \textcolor{keywordflow}{for} (\textcolor{keyword}{auto} \mbox{\hyperlink{flag-definitions_8h_a2e89dcc15f540da766f7767b13e377e1}{use}} : \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_aedb62d0169216dcda6cebdf989ec46cf}{uses}}(ig\_index)) \{}
\DoxyCodeLine{684       \textcolor{comment}{// Extract128 is needed for the additional Simd128 store before}}
\DoxyCodeLine{685       \textcolor{comment}{// Simd256 store in case of OOB trap at the higher 128-\/bit}}
\DoxyCodeLine{686       \textcolor{comment}{// address.}}
\DoxyCodeLine{687       \textcolor{keyword}{auto} use\_pnode = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad4a6ff17103f70ad1a292a1cf77be43a}{GetPackNode}}(\mbox{\hyperlink{flag-definitions_8h_a2e89dcc15f540da766f7767b13e377e1}{use}});}
\DoxyCodeLine{688       \textcolor{keywordflow}{if} (use\_pnode != \textcolor{keyword}{nullptr} \&\& !use\_pnode-\/>is\_force\_packing()) \{}
\DoxyCodeLine{689         \mbox{\hyperlink{src_2base_2logging_8h_aabec5c3b7a8628298a25f044dcf89c25}{DCHECK\_GE}}(use\_pnode-\/>nodes().size(), 2);}
\DoxyCodeLine{690         \textcolor{keywordflow}{if} (\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} input\_graph().\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a2b5e79bd829824237e784a6cde29309e}{Get}}(\mbox{\hyperlink{flag-definitions_8h_a2e89dcc15f540da766f7767b13e377e1}{use}}).opcode != Opcode::kStore ||}
\DoxyCodeLine{691             use\_pnode-\/>nodes()[0] != \mbox{\hyperlink{flag-definitions_8h_a2e89dcc15f540da766f7767b13e377e1}{use}} ||}
\DoxyCodeLine{692             use\_pnode-\/>nodes()[0] > use\_pnode-\/>nodes()[1])}
\DoxyCodeLine{693           \textcolor{keywordflow}{continue};}
\DoxyCodeLine{694       \}}
\DoxyCodeLine{695 }
\DoxyCodeLine{696       \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Simd256Extract128Lane(og\_index, lane);}
\DoxyCodeLine{697     \}}
\DoxyCodeLine{698 }
\DoxyCodeLine{699     \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex_a19b67749ed68fc8a4883e936589372cc}{OpIndex::Invalid}}();}
\DoxyCodeLine{700   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::analyzer\+\_\+, DCHECK\+\_\+\+GE, v8\+::internal\+::compiler\+::turboshaft\+::\+Get(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Pack\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Op\+Index\+::\+Invalid(), use(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::uses().



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Load(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Phi(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Binop(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Constant(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Load\+Transform(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Replace\+Lane(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Shift(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Shuffle(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Splat(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Ternary(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Unary().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a88576f583f883949a4fd50eba4852eb5_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a88576f583f883949a4fd50eba4852eb5_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_af31932e393691c6080a85a1ad295836f}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_af31932e393691c6080a85a1ad295836f}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!GetSimd256BinOpKind@{GetSimd256BinOpKind}}
\index{GetSimd256BinOpKind@{GetSimd256BinOpKind}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{GetSimd256BinOpKind()}{GetSimd256BinOpKind()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
static Simd256\+Binop\+Op\+::\+Kind \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::Get\+Simd256\+Bin\+Op\+Kind (\begin{DoxyParamCaption}\item[{Simd128\+Binop\+Op\+::\+Kind}]{kind }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}, {\ttfamily [private]}}



Definition at line 1305 of file wasm-\/revec-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1305                                                                          \{}
\DoxyCodeLine{1306     \textcolor{keywordflow}{switch} (kind) \{}
\DoxyCodeLine{1307 \textcolor{preprocessor}{\#define BINOP\_KIND\_MAPPING(from, to)  \(\backslash\)}}
\DoxyCodeLine{1308 \textcolor{preprocessor}{  case Simd128BinopOp::Kind::k\#\#from: \(\backslash\)}}
\DoxyCodeLine{1309 \textcolor{preprocessor}{    return Simd256BinopOp::Kind::k\#\#to;}}
\DoxyCodeLine{1310       \mbox{\hyperlink{wasm-revec-reducer_8h_af88eb592f22d720c505d0a948051297c}{SIMD256\_BINOP\_SIMPLE\_OP}}(\mbox{\hyperlink{wasm-revec-reducer_8h_ab59bf0ac7942dada6387a5cd3bef576c}{BINOP\_KIND\_MAPPING}})}
\DoxyCodeLine{1311 \textcolor{preprocessor}{\#undef BINOP\_KIND\_MAPPING}}
\DoxyCodeLine{1312 }
\DoxyCodeLine{1313 \textcolor{preprocessor}{\#define SIGN\_EXTENSION\_BINOP\_KIND\_MAPPING(from\_1, to, from\_2) \(\backslash\)}}
\DoxyCodeLine{1314 \textcolor{preprocessor}{  case Simd128BinopOp::Kind::k\#\#from\_1:                       \(\backslash\)}}
\DoxyCodeLine{1315 \textcolor{preprocessor}{    return Simd256BinopOp::Kind::k\#\#to;                       \(\backslash\)}}
\DoxyCodeLine{1316 \textcolor{preprocessor}{  case Simd128BinopOp::Kind::k\#\#from\_2:                       \(\backslash\)}}
\DoxyCodeLine{1317 \textcolor{preprocessor}{    return Simd256BinopOp::Kind::k\#\#to;}}
\DoxyCodeLine{1318       \mbox{\hyperlink{wasm-revec-reducer_8h_a23a407893c3db08d0a8a1484e776446a}{SIMD256\_BINOP\_SIGN\_EXTENSION\_OP}}(\mbox{\hyperlink{wasm-revec-reducer_8h_a008e7115ff44a51e175242c1565a846d}{SIGN\_EXTENSION\_BINOP\_KIND\_MAPPING}})}
\DoxyCodeLine{1319 \textcolor{preprocessor}{\#undef SIGN\_EXTENSION\_UNOP\_KIND\_MAPPING}}
\DoxyCodeLine{1320       \textcolor{keywordflow}{default}:}
\DoxyCodeLine{1321         \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_af413822112d238aed70b6b1eee0feac7}{UNIMPLEMENTED}}();}
\DoxyCodeLine{1322     \}}
\DoxyCodeLine{1323   \}}

\end{DoxyCode}


References BINOP\+\_\+\+KIND\+\_\+\+MAPPING, SIGN\+\_\+\+EXTENSION\+\_\+\+BINOP\+\_\+\+KIND\+\_\+\+MAPPING, SIMD256\+\_\+\+BINOP\+\_\+\+SIGN\+\_\+\+EXTENSION\+\_\+\+OP, SIMD256\+\_\+\+BINOP\+\_\+\+SIMPLE\+\_\+\+OP, and v8\+::internal\+::compiler\+::\+UNIMPLEMENTED().



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Binop().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_af31932e393691c6080a85a1ad295836f_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_af31932e393691c6080a85a1ad295836f_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a76695e889625d46acffadbfaaf22bb6f}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a76695e889625d46acffadbfaaf22bb6f}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!GetSimd256ShiftOpKind@{GetSimd256ShiftOpKind}}
\index{GetSimd256ShiftOpKind@{GetSimd256ShiftOpKind}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{GetSimd256ShiftOpKind()}{GetSimd256ShiftOpKind()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
static Simd256\+Shift\+Op\+::\+Kind \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::Get\+Simd256\+Shift\+Op\+Kind (\begin{DoxyParamCaption}\item[{Simd128\+Shift\+Op\+::\+Kind}]{kind }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}, {\ttfamily [private]}}



Definition at line 1325 of file wasm-\/revec-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1325                                                                            \{}
\DoxyCodeLine{1326     \textcolor{keywordflow}{switch} (kind) \{}
\DoxyCodeLine{1327 \textcolor{preprocessor}{\#define SHIFT\_KIND\_MAPPING(from, to)  \(\backslash\)}}
\DoxyCodeLine{1328 \textcolor{preprocessor}{  case Simd128ShiftOp::Kind::k\#\#from: \(\backslash\)}}
\DoxyCodeLine{1329 \textcolor{preprocessor}{    return Simd256ShiftOp::Kind::k\#\#to;}}
\DoxyCodeLine{1330       \mbox{\hyperlink{wasm-revec-reducer_8h_ad72c0787d5e0cb9f87cd1b46fa96633d}{SIMD256\_SHIFT\_OP}}(\mbox{\hyperlink{wasm-revec-reducer_8h_a0538861961a4ad31d033903becd1f0dd}{SHIFT\_KIND\_MAPPING}})}
\DoxyCodeLine{1331 \textcolor{preprocessor}{\#undef SHIFT\_KIND\_MAPPING}}
\DoxyCodeLine{1332       \textcolor{keywordflow}{default}:}
\DoxyCodeLine{1333         \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_af413822112d238aed70b6b1eee0feac7}{UNIMPLEMENTED}}();}
\DoxyCodeLine{1334     \}}
\DoxyCodeLine{1335   \}}

\end{DoxyCode}


References SHIFT\+\_\+\+KIND\+\_\+\+MAPPING, SIMD256\+\_\+\+SHIFT\+\_\+\+OP, and v8\+::internal\+::compiler\+::\+UNIMPLEMENTED().



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Shift().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a76695e889625d46acffadbfaaf22bb6f_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a76695e889625d46acffadbfaaf22bb6f_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a2335dfc61a00a114b5b52b2cdfb0a4df}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a2335dfc61a00a114b5b52b2cdfb0a4df}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!GetSimd256TernaryKind@{GetSimd256TernaryKind}}
\index{GetSimd256TernaryKind@{GetSimd256TernaryKind}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{GetSimd256TernaryKind()}{GetSimd256TernaryKind()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
static Simd256\+Ternary\+Op\+::\+Kind \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::Get\+Simd256\+Ternary\+Kind (\begin{DoxyParamCaption}\item[{Simd128\+Ternary\+Op\+::\+Kind}]{simd128\+\_\+kind }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}, {\ttfamily [private]}}



Definition at line 1337 of file wasm-\/revec-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1338                                          \{}
\DoxyCodeLine{1339     \textcolor{keywordflow}{switch} (simd128\_kind) \{}
\DoxyCodeLine{1340 \textcolor{preprocessor}{\#define TERNARY\_KIND\_MAPPING(from, to)  \(\backslash\)}}
\DoxyCodeLine{1341 \textcolor{preprocessor}{  case Simd128TernaryOp::Kind::k\#\#from: \(\backslash\)}}
\DoxyCodeLine{1342 \textcolor{preprocessor}{    return Simd256TernaryOp::Kind::k\#\#to;}}
\DoxyCodeLine{1343       \mbox{\hyperlink{wasm-revec-reducer_8h_ad8491453e917b318176ebf0f9512c6c0}{SIMD256\_TERNARY\_OP}}(\mbox{\hyperlink{wasm-revec-reducer_8h_aeb4be1b0f92d319e406bd6c7e498ae8f}{TERNARY\_KIND\_MAPPING}})}
\DoxyCodeLine{1344 \textcolor{preprocessor}{\#undef TERNARY\_KIND\_MAPPING}}
\DoxyCodeLine{1345       \textcolor{keywordflow}{default}:}
\DoxyCodeLine{1346         \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_af413822112d238aed70b6b1eee0feac7}{UNIMPLEMENTED}}();}
\DoxyCodeLine{1347     \}}
\DoxyCodeLine{1348   \}}

\end{DoxyCode}


References SIMD256\+\_\+\+TERNARY\+\_\+\+OP, TERNARY\+\_\+\+KIND\+\_\+\+MAPPING, and v8\+::internal\+::compiler\+::\+UNIMPLEMENTED().



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Ternary().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a2335dfc61a00a114b5b52b2cdfb0a4df_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a2335dfc61a00a114b5b52b2cdfb0a4df_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_aeeb493cd54379c23baa74ca1534271c5}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_aeeb493cd54379c23baa74ca1534271c5}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!GetSimd256UnaryKind@{GetSimd256UnaryKind}}
\index{GetSimd256UnaryKind@{GetSimd256UnaryKind}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{GetSimd256UnaryKind()}{GetSimd256UnaryKind()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
static Simd256\+Unary\+Op\+::\+Kind \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::Get\+Simd256\+Unary\+Kind (\begin{DoxyParamCaption}\item[{Simd128\+Unary\+Op\+::\+Kind}]{simd128\+\_\+kind }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}, {\ttfamily [private]}}



Definition at line 1284 of file wasm-\/revec-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1285                                        \{}
\DoxyCodeLine{1286     \textcolor{keywordflow}{switch} (simd128\_kind) \{}
\DoxyCodeLine{1287 \textcolor{preprocessor}{\#define UNOP\_KIND\_MAPPING(from, to)   \(\backslash\)}}
\DoxyCodeLine{1288 \textcolor{preprocessor}{  case Simd128UnaryOp::Kind::k\#\#from: \(\backslash\)}}
\DoxyCodeLine{1289 \textcolor{preprocessor}{    return Simd256UnaryOp::Kind::k\#\#to;}}
\DoxyCodeLine{1290       \mbox{\hyperlink{wasm-revec-reducer_8h_affc244d0a243990c77e584373ddb488c}{SIMD256\_UNARY\_SIMPLE\_OP}}(\mbox{\hyperlink{wasm-revec-reducer_8h_adab0fa38eeb17d6b702ea5add173adb5}{UNOP\_KIND\_MAPPING}})}
\DoxyCodeLine{1291 \textcolor{preprocessor}{\#undef UNOP\_KIND\_MAPPING}}
\DoxyCodeLine{1292 }
\DoxyCodeLine{1293 \textcolor{preprocessor}{\#define SIGN\_EXTENSION\_UNOP\_KIND\_MAPPING(from\_1, to, from\_2) \(\backslash\)}}
\DoxyCodeLine{1294 \textcolor{preprocessor}{  case Simd128UnaryOp::Kind::k\#\#from\_1:                      \(\backslash\)}}
\DoxyCodeLine{1295 \textcolor{preprocessor}{    return Simd256UnaryOp::Kind::k\#\#to;                      \(\backslash\)}}
\DoxyCodeLine{1296 \textcolor{preprocessor}{  case Simd128UnaryOp::Kind::k\#\#from\_2:                      \(\backslash\)}}
\DoxyCodeLine{1297 \textcolor{preprocessor}{    return Simd256UnaryOp::Kind::k\#\#to;}}
\DoxyCodeLine{1298       \mbox{\hyperlink{wasm-revec-reducer_8h_a6ce57bd0f05b5416461a85e17eb943fe}{SIMD256\_UNARY\_SIGN\_EXTENSION\_OP}}(\mbox{\hyperlink{wasm-revec-reducer_8h_a2af80ece63cb1071482e6fd3ad8e764a}{SIGN\_EXTENSION\_UNOP\_KIND\_MAPPING}})}
\DoxyCodeLine{1299 \textcolor{preprocessor}{\#undef SIGN\_EXTENSION\_UNOP\_KIND\_MAPPING}}
\DoxyCodeLine{1300       \textcolor{keywordflow}{default}:}
\DoxyCodeLine{1301         \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_af413822112d238aed70b6b1eee0feac7}{UNIMPLEMENTED}}();}
\DoxyCodeLine{1302     \}}
\DoxyCodeLine{1303   \}}

\end{DoxyCode}


References SIGN\+\_\+\+EXTENSION\+\_\+\+UNOP\+\_\+\+KIND\+\_\+\+MAPPING, SIMD256\+\_\+\+UNARY\+\_\+\+SIGN\+\_\+\+EXTENSION\+\_\+\+OP, SIMD256\+\_\+\+UNARY\+\_\+\+SIMPLE\+\_\+\+OP, v8\+::internal\+::compiler\+::\+UNIMPLEMENTED(), and UNOP\+\_\+\+KIND\+\_\+\+MAPPING.



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Unary().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_aeeb493cd54379c23baa74ca1534271c5_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_aeeb493cd54379c23baa74ca1534271c5_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_af34b984518c8a7f788a7f0fbb4409c9a}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_af34b984518c8a7f788a7f0fbb4409c9a}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!Load@{Load}}
\index{Load@{Load}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Load()}{Load()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} REDUCE\+\_\+\+INPUT\+\_\+\+GRAPH() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::Load (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}}}]{ig\+\_\+index,  }\item[{const \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1LoadOp}{Load\+Op}} \&}]{load }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 753 of file wasm-\/revec-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{753                                                                          \{}
\DoxyCodeLine{754     PackNode* pnode = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad4a6ff17103f70ad1a292a1cf77be43a}{GetPackNode}}(ig\_index);}
\DoxyCodeLine{755     \textcolor{keywordflow}{if} (!pnode || !pnode-\/>IsDefaultPackNode()) \{}
\DoxyCodeLine{756       \textcolor{keywordflow}{return} Adapter::ReduceInputGraphLoad(ig\_index, load);}
\DoxyCodeLine{757     \}}
\DoxyCodeLine{758 }
\DoxyCodeLine{759     \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a0a87c55b6d909048c3f4b6e8ec76f3e4}{OpIndex}} og\_index = pnode-\/>RevectorizedNode();}
\DoxyCodeLine{760     \textcolor{comment}{// Skip revectorized node.}}
\DoxyCodeLine{761     \textcolor{keywordflow}{if} (!og\_index.valid()) \{}
\DoxyCodeLine{762       \textcolor{keyword}{const} LoadOp\& start = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_a1f39c55b26d589db120a1f5cfb93b243}{GetStartOperation}}(pnode, ig\_index, load)}
\DoxyCodeLine{763                                 .template Cast<LoadOp>();}
\DoxyCodeLine{764       \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(start.base(), load.base());}
\DoxyCodeLine{765 }
\DoxyCodeLine{766       \textcolor{keyword}{auto} base = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} MapToNewGraph(load.base());}
\DoxyCodeLine{767       \textcolor{comment}{// We need to use load's index here due to there would be different}}
\DoxyCodeLine{768       \textcolor{comment}{// ChangeOps from the same index. If start is not load, it's possible}}
\DoxyCodeLine{769       \textcolor{comment}{// that the ChangeOp of start index is not visited yet.}}
\DoxyCodeLine{770       \textcolor{keyword}{auto} \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}} = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} MapToNewGraph(load.index());}
\DoxyCodeLine{771       og\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_af34b984518c8a7f788a7f0fbb4409c9a}{Load}}(base, \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}, load.kind,}
\DoxyCodeLine{772                          \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1MemoryRepresentation_adeecd1e77b423ebac0362fe8aa8dd89d}{MemoryRepresentation::Simd256}}(), start.offset);}
\DoxyCodeLine{773       pnode-\/>SetRevectorizedNode(og\_index);}
\DoxyCodeLine{774     \}}
\DoxyCodeLine{775 }
\DoxyCodeLine{776     \textcolor{comment}{// Emit extract op if needed.}}
\DoxyCodeLine{777     \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a88576f583f883949a4fd50eba4852eb5}{GetExtractOpIfNeeded}}(pnode, ig\_index, og\_index);}
\DoxyCodeLine{778   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::analyzer\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Load\+Op\+::base(), DCHECK\+\_\+\+EQ, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Get\+Extract\+Op\+If\+Needed(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Pack\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Start\+Operation(), v8\+::internal\+::index, v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Is\+Default\+Pack\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Load\+Op\+::offset, v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Revectorized\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Set\+Revectorized\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Memory\+Representation\+::\+Simd256(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Op\+Index\+::valid().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_af34b984518c8a7f788a7f0fbb4409c9a_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a5f6f5edbf1409674243f1b900f9a6473}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a5f6f5edbf1409674243f1b900f9a6473}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!Phi@{Phi}}
\index{Phi@{Phi}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Phi()}{Phi()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} REDUCE\+\_\+\+INPUT\+\_\+\+GRAPH() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::Phi (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}}}]{ig\+\_\+index,  }\item[{const \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1PhiOp}{Phi\+Op}} \&}]{phi }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 821 of file wasm-\/revec-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{821                                                                       \{}
\DoxyCodeLine{822     \textcolor{keywordflow}{if} (phi.rep == \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_a49ef31a09de67cdeb2a1babcafca9170}{RegisterRepresentation::Simd128}}()) \{}
\DoxyCodeLine{823       \textcolor{keywordflow}{if} (\textcolor{keyword}{auto} pnode = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad4a6ff17103f70ad1a292a1cf77be43a}{GetPackNode}}(ig\_index)) \{}
\DoxyCodeLine{824         \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a0a87c55b6d909048c3f4b6e8ec76f3e4}{OpIndex}} og\_index = pnode-\/>RevectorizedNode();}
\DoxyCodeLine{825 }
\DoxyCodeLine{826         \textcolor{comment}{// Don't reduce revectorized node.}}
\DoxyCodeLine{827         \textcolor{keywordflow}{if} (!og\_index.valid()) \{}
\DoxyCodeLine{828           base::SmallVector<OpIndex, 16> elements;}
\DoxyCodeLine{829           og\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ResolvePhi(}
\DoxyCodeLine{830               phi,}
\DoxyCodeLine{831               [\&](\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a0a87c55b6d909048c3f4b6e8ec76f3e4}{OpIndex}} ind, \textcolor{keywordtype}{int} block\_id, \textcolor{keywordtype}{int} old\_block\_id = 0) \{}
\DoxyCodeLine{832                 \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad3ccb7b2b9b6ffe1c4ccddd175edc86d}{GetReducedInput}}(pnode, old\_block\_id);}
\DoxyCodeLine{833               \},}
\DoxyCodeLine{834               \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_a8dd7178edb523753da107b08c2199988}{RegisterRepresentation::Simd256}}());}
\DoxyCodeLine{835           pnode-\/>SetRevectorizedNode(og\_index);}
\DoxyCodeLine{836         \}}
\DoxyCodeLine{837 }
\DoxyCodeLine{838         \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a0a87c55b6d909048c3f4b6e8ec76f3e4}{OpIndex}} extract\_op\_index =}
\DoxyCodeLine{839             \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a88576f583f883949a4fd50eba4852eb5}{GetExtractOpIfNeeded}}(pnode, ig\_index, og\_index);}
\DoxyCodeLine{840         \textcolor{comment}{// If phis are not be mapped to anything in the new graph,}}
\DoxyCodeLine{841         \textcolor{comment}{// they will be skipped in FixLoopPhis in copying-\/phase.}}
\DoxyCodeLine{842         \textcolor{comment}{// return og\_index to create the mapping.}}
\DoxyCodeLine{843         \textcolor{keywordflow}{if} (extract\_op\_index == \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex_a19b67749ed68fc8a4883e936589372cc}{OpIndex::Invalid}}()) \{}
\DoxyCodeLine{844           \textcolor{keywordflow}{return} og\_index;}
\DoxyCodeLine{845         \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{846           \textcolor{keywordflow}{return} extract\_op\_index;}
\DoxyCodeLine{847         \}}
\DoxyCodeLine{848       \}}
\DoxyCodeLine{849     \}}
\DoxyCodeLine{850 }
\DoxyCodeLine{851     \textcolor{keywordflow}{return} Adapter::ReduceInputGraphPhi(ig\_index, phi);}
\DoxyCodeLine{852   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::analyzer\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Get\+Extract\+Op\+If\+Needed(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Pack\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Reduced\+Input(), v8\+::internal\+::compiler\+::turboshaft\+::\+Op\+Index\+::\+Invalid(), v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+Simd128(), v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+Simd256(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Op\+Index\+::valid().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a5f6f5edbf1409674243f1b900f9a6473_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a900ad7073488ec15024c431bdedd56d3}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a900ad7073488ec15024c431bdedd56d3}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!ReduceForceOrIntersectPackNode@{ReduceForceOrIntersectPackNode}}
\index{ReduceForceOrIntersectPackNode@{ReduceForceOrIntersectPackNode}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{ReduceForceOrIntersectPackNode()}{ReduceForceOrIntersectPackNode()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
template$<$typename Op , typename Continuation $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::Reduce\+Force\+Or\+Intersect\+Pack\+Node (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1PackNode}{Pack\+Node}} $\ast$}]{pnode,  }\item[{const \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}}}]{ig\+\_\+index,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} $\ast$}]{og\+\_\+index }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1190 of file wasm-\/revec-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1191                                                          \{}
\DoxyCodeLine{1192     std::array<OpIndex, 2> v;}
\DoxyCodeLine{1193     \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(pnode-\/>nodes().size(), 2);}
\DoxyCodeLine{1194     \textcolor{comment}{// The operation order in pnode is determined by the store or reduce}}
\DoxyCodeLine{1195     \textcolor{comment}{// seed when build the SLPTree. It is not quaranteed to align with}}
\DoxyCodeLine{1196     \textcolor{comment}{// the visiting order in each basic block from input graph. E.g. we}}
\DoxyCodeLine{1197     \textcolor{comment}{// can have a block including \{a1, a2, b1, b2\} operations, and the}}
\DoxyCodeLine{1198     \textcolor{comment}{// SLPTree can be pnode1: (a2, a1), pnode2: (b1, b2) if a2 is input}}
\DoxyCodeLine{1199     \textcolor{comment}{// of b1, and a1 is input of b2.}}
\DoxyCodeLine{1200     \textcolor{keywordflow}{for} (\textcolor{keywordtype}{int} \mbox{\hyperlink{namespacev8_1_1internal}{i}} = 0; i < static\_cast<int>(pnode-\/>nodes().size()); \mbox{\hyperlink{namespacev8_1_1internal}{i}}++) \{}
\DoxyCodeLine{1201       \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a0a87c55b6d909048c3f4b6e8ec76f3e4}{OpIndex}} cur\_index = pnode-\/>nodes()[\mbox{\hyperlink{namespacev8_1_1internal_1_1anonymous__namespace_02json-stringifier_8cc_03_ad86b3cf21e19e97ce484f32b894d548c}{i}}];}
\DoxyCodeLine{1202       \textcolor{keywordflow}{if} ((*og\_index).valid() \&\& cur\_index == ig\_index) \{}
\DoxyCodeLine{1203         v[\mbox{\hyperlink{namespacev8_1_1internal_1_1anonymous__namespace_02json-stringifier_8cc_03_ad86b3cf21e19e97ce484f32b894d548c}{i}}] = *og\_index;}
\DoxyCodeLine{1204       \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1205         \textcolor{comment}{// The current index maybe already reduced by the IntersectPackNode.}}
\DoxyCodeLine{1206         v[\mbox{\hyperlink{namespacev8_1_1internal_1_1anonymous__namespace_02json-stringifier_8cc_03_ad86b3cf21e19e97ce484f32b894d548c}{i}}] = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \textcolor{keyword}{template} MapToNewGraph<true>(cur\_index);}
\DoxyCodeLine{1207       \}}
\DoxyCodeLine{1208 }
\DoxyCodeLine{1209       \textcolor{keywordflow}{if} (v[\mbox{\hyperlink{namespacev8_1_1internal}{i}}].valid()) \textcolor{keywordflow}{continue};}
\DoxyCodeLine{1210 }
\DoxyCodeLine{1211       \textcolor{keywordflow}{if} (cur\_index != ig\_index) \{}
\DoxyCodeLine{1212         \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a0016f3181766867f85295444862f8ec8}{ReduceInputsOfOp}}(ig\_index, cur\_index);}
\DoxyCodeLine{1213       \}}
\DoxyCodeLine{1214       \textcolor{keyword}{const} Op\& op = Asm().input\_graph().Get(cur\_index).template Cast<Op>();}
\DoxyCodeLine{1215       v[\mbox{\hyperlink{namespacev8_1_1internal_1_1anonymous__namespace_02json-stringifier_8cc_03_ad86b3cf21e19e97ce484f32b894d548c}{i}}] = Continuation\{\textcolor{keyword}{this}\}.ReduceInputGraph(cur\_index, op);}
\DoxyCodeLine{1216 }
\DoxyCodeLine{1217       \textcolor{keywordflow}{if} (cur\_index == ig\_index) \{}
\DoxyCodeLine{1218         *og\_index = v[\mbox{\hyperlink{namespacev8_1_1internal_1_1anonymous__namespace_02json-stringifier_8cc_03_ad86b3cf21e19e97ce484f32b894d548c}{i}}];}
\DoxyCodeLine{1219       \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1220         \textcolor{comment}{// We have to create the mapping as cur\_index may exist in other}}
\DoxyCodeLine{1221         \textcolor{comment}{// IntersectPackNode and reduce again.}}
\DoxyCodeLine{1222         \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} CreateOldToNewMapping(cur\_index, v[\mbox{\hyperlink{namespacev8_1_1internal}{i}}]);}
\DoxyCodeLine{1223       \}}
\DoxyCodeLine{1224     \}}
\DoxyCodeLine{1225 }
\DoxyCodeLine{1226     \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a0a87c55b6d909048c3f4b6e8ec76f3e4}{OpIndex}} revec\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} SimdPack128To256(v[0], v[1]);}
\DoxyCodeLine{1227     pnode-\/>SetRevectorizedNode(revec\_index);}
\DoxyCodeLine{1228   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, DCHECK\+\_\+\+EQ, v8\+::internal\+::anonymous\+\_\+namespace\{json-\/stringifier.\+cc\}\+::i, v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::nodes(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Reduce\+Inputs\+Of\+Op(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Set\+Revectorized\+Node(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Node\+Group\+::size().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a900ad7073488ec15024c431bdedd56d3_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a1c2e968f138f251b56a8f7169ff95792}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a1c2e968f138f251b56a8f7169ff95792}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!ReduceInputGraphOperation@{ReduceInputGraphOperation}}
\index{ReduceInputGraphOperation@{ReduceInputGraphOperation}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{ReduceInputGraphOperation()}{ReduceInputGraphOperation()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
template$<$typename Op , typename Continuation $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::Reduce\+Input\+Graph\+Operation (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}}}]{ig\+\_\+index,  }\item[{const Op \&}]{op }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1231 of file wasm-\/revec-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1231                                                                     \{}
\DoxyCodeLine{1232     \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a0a87c55b6d909048c3f4b6e8ec76f3e4}{OpIndex}} og\_index;}
\DoxyCodeLine{1233     \textcolor{comment}{// Reduce ForcePackNode}}
\DoxyCodeLine{1234     \textcolor{keywordflow}{if} (PackNode* p = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad4a6ff17103f70ad1a292a1cf77be43a}{GetPackNode}}(ig\_index);}
\DoxyCodeLine{1235         p \&\& p-\/>\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1PackNode_a36268bc1e7527f98e8b19920870ffed1}{IsForcePackNode}}()) \{}
\DoxyCodeLine{1236       \textcolor{comment}{// Handle force packing nodes.}}
\DoxyCodeLine{1237       ForcePackNode* pnode = p-\/>AsForcePackNode();}
\DoxyCodeLine{1238       \textcolor{keywordflow}{if} (!pnode-\/>RevectorizedNode().valid()) \{}
\DoxyCodeLine{1239         \textcolor{keywordflow}{switch} (pnode-\/>force\_pack\_type()) \{}
\DoxyCodeLine{1240           \textcolor{keywordflow}{case} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1ForcePackNode_af2a8f39c287a7b2328730137e145eaeea4fc55f855cdb219a7d92f47019f46ea2}{ForcePackNode::kSplat}}: \{}
\DoxyCodeLine{1241             \textcolor{comment}{// The og\_index maybe already reduced by the IntersectPackNode.}}
\DoxyCodeLine{1242             \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a0a87c55b6d909048c3f4b6e8ec76f3e4}{OpIndex}} reduced\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \textcolor{keyword}{template} MapToNewGraph<true>(ig\_index);}
\DoxyCodeLine{1243             \textcolor{keywordflow}{if} (!reduced\_index.valid()) \{}
\DoxyCodeLine{1244               og\_index = reduced\_index =}
\DoxyCodeLine{1245                   Continuation\{\textcolor{keyword}{this}\}.ReduceInputGraph(ig\_index, op);}
\DoxyCodeLine{1246             \}}
\DoxyCodeLine{1247             \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a0a87c55b6d909048c3f4b6e8ec76f3e4}{OpIndex}} revec\_index =}
\DoxyCodeLine{1248                 \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} SimdPack128To256(reduced\_index, reduced\_index);}
\DoxyCodeLine{1249             pnode-\/>SetRevectorizedNode(revec\_index);}
\DoxyCodeLine{1250             \textcolor{keywordflow}{break};}
\DoxyCodeLine{1251           \}}
\DoxyCodeLine{1252           \textcolor{keywordflow}{case} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1ForcePackNode_af2a8f39c287a7b2328730137e145eaeeaa2e33b85782020d1642f5129259a8953}{ForcePackNode::kGeneral}}: \{}
\DoxyCodeLine{1253             ReduceForceOrIntersectPackNode<Op, Continuation>(pnode, ig\_index,}
\DoxyCodeLine{1254                                                              \&og\_index);}
\DoxyCodeLine{1255             \textcolor{keywordflow}{break};}
\DoxyCodeLine{1256           \}}
\DoxyCodeLine{1257         \}}
\DoxyCodeLine{1258       \}}
\DoxyCodeLine{1259     \}}
\DoxyCodeLine{1260 }
\DoxyCodeLine{1261     \textcolor{comment}{// Reduce IntersectPackNode}}
\DoxyCodeLine{1262     \textcolor{keywordflow}{if} (\textcolor{keyword}{auto} intersect\_packnodes = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_a75d3ca21f55e7ab651b4925690d72d7e}{GetIntersectPackNodes}}(ig\_index)) \{}
\DoxyCodeLine{1263       \textcolor{keywordflow}{for} (PackNode* pnode : *intersect\_packnodes) \{}
\DoxyCodeLine{1264         \textcolor{keywordflow}{if} (!(pnode-\/>RevectorizedNode()).valid()) \{}
\DoxyCodeLine{1265           ReduceForceOrIntersectPackNode<Op, Continuation>(pnode, ig\_index,}
\DoxyCodeLine{1266                                                            \&og\_index);}
\DoxyCodeLine{1267         \}}
\DoxyCodeLine{1268       \}}
\DoxyCodeLine{1269     \}}
\DoxyCodeLine{1270 }
\DoxyCodeLine{1271     \textcolor{keywordflow}{if} (og\_index.valid()) \{}
\DoxyCodeLine{1272       \textcolor{keywordflow}{return} og\_index;}
\DoxyCodeLine{1273     \}}
\DoxyCodeLine{1274 }
\DoxyCodeLine{1275     \textcolor{keywordflow}{if} (\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \textcolor{keyword}{template} MapToNewGraph<true>(ig\_index).valid()) \{}
\DoxyCodeLine{1276       \textcolor{comment}{// The op is already emitted during emitting force pack node input trees.}}
\DoxyCodeLine{1277       \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex_a19b67749ed68fc8a4883e936589372cc}{OpIndex::Invalid}}();}
\DoxyCodeLine{1278     \}}
\DoxyCodeLine{1279 }
\DoxyCodeLine{1280     \textcolor{keywordflow}{return} Continuation\{\textcolor{keyword}{this}\}.ReduceInputGraph(ig\_index, op);}
\DoxyCodeLine{1281   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::analyzer\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+As\+Force\+Pack\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Force\+Pack\+Node\+::force\+\_\+pack\+\_\+type(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Intersect\+Pack\+Nodes(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Pack\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Op\+Index\+::\+Invalid(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Is\+Force\+Pack\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Force\+Pack\+Node\+::k\+General, v8\+::internal\+::compiler\+::turboshaft\+::\+Force\+Pack\+Node\+::k\+Splat, v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Revectorized\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Set\+Revectorized\+Node(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Op\+Index\+::valid().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a1c2e968f138f251b56a8f7169ff95792_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a0016f3181766867f85295444862f8ec8}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a0016f3181766867f85295444862f8ec8}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!ReduceInputsOfOp@{ReduceInputsOfOp}}
\index{ReduceInputsOfOp@{ReduceInputsOfOp}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{ReduceInputsOfOp()}{ReduceInputsOfOp()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::Reduce\+Inputs\+Of\+Op (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}}}]{cur\+\_\+index,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}}}]{op\+\_\+index }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1151 of file wasm-\/revec-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1151                                                              \{}
\DoxyCodeLine{1152     \textcolor{comment}{// Reduce all the operations of op\_index's input tree, which should be}}
\DoxyCodeLine{1153     \textcolor{comment}{// bigger than the cur\_index. The traversal is done in a DFS manner}}
\DoxyCodeLine{1154     \textcolor{comment}{// to make sure all inputs are emitted before the use.}}
\DoxyCodeLine{1155     \textcolor{keyword}{const} Block* current\_input\_block = Asm().current\_input\_block();}
\DoxyCodeLine{1156     std::stack<OpIndex> inputs;}
\DoxyCodeLine{1157     ZoneUnorderedSet<OpIndex> visited(Asm().phase\_zone());}
\DoxyCodeLine{1158     inputs.push(op\_index);}
\DoxyCodeLine{1159 }
\DoxyCodeLine{1160     \textcolor{keywordflow}{while} (!inputs.empty()) \{}
\DoxyCodeLine{1161       \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a0a87c55b6d909048c3f4b6e8ec76f3e4}{OpIndex}} idx = inputs.top();}
\DoxyCodeLine{1162       \textcolor{keywordflow}{if} (visited.find(idx) != visited.end()) \{}
\DoxyCodeLine{1163         inputs.pop();}
\DoxyCodeLine{1164         \textcolor{keywordflow}{continue};}
\DoxyCodeLine{1165       \}}
\DoxyCodeLine{1166 }
\DoxyCodeLine{1167       \textcolor{keyword}{const} \mbox{\hyperlink{operation_8h_a06c4955b824eb9d03ace9eca764f59b4}{Operation}}\& op = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} input\_graph().Get(idx);}
\DoxyCodeLine{1168       \textcolor{keywordtype}{bool} has\_unvisited\_inputs = \textcolor{keyword}{false};}
\DoxyCodeLine{1169       \textcolor{keywordflow}{for} (\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a0a87c55b6d909048c3f4b6e8ec76f3e4}{OpIndex}} input : op.inputs()) \{}
\DoxyCodeLine{1170         \textcolor{keywordflow}{if} (input > cur\_index \&\& visited.find(input) == visited.end()) \{}
\DoxyCodeLine{1171           inputs.push(input);}
\DoxyCodeLine{1172           has\_unvisited\_inputs = \textcolor{keyword}{true};}
\DoxyCodeLine{1173         \}}
\DoxyCodeLine{1174       \}}
\DoxyCodeLine{1175 }
\DoxyCodeLine{1176       \textcolor{keywordflow}{if} (!has\_unvisited\_inputs) \{}
\DoxyCodeLine{1177         inputs.pop();}
\DoxyCodeLine{1178         visited.insert(idx);}
\DoxyCodeLine{1179 }
\DoxyCodeLine{1180         \textcolor{comment}{// op\_index will be reduced later.}}
\DoxyCodeLine{1181         \textcolor{keywordflow}{if} (idx == op\_index) \textcolor{keywordflow}{continue};}
\DoxyCodeLine{1182 }
\DoxyCodeLine{1183         \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(!Asm().input\_graph().\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a2b5e79bd829824237e784a6cde29309e}{Get}}(idx).\textcolor{keyword}{template} Is<PhiOp>());}
\DoxyCodeLine{1184         Asm().template VisitOpAndUpdateMapping<false>(idx, current\_input\_block);}
\DoxyCodeLine{1185       \}}
\DoxyCodeLine{1186     \}}
\DoxyCodeLine{1187   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::\+DCHECK(), v8\+::internal\+::compiler\+::turboshaft\+::\+Get(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Operation\+::inputs().



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Reduce\+Force\+Or\+Intersect\+Pack\+Node().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a0016f3181766867f85295444862f8ec8_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a0016f3181766867f85295444862f8ec8_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a79f32283b501b26880bbc311147bd68a}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a79f32283b501b26880bbc311147bd68a}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!Simd128Binop@{Simd128Binop}}
\index{Simd128Binop@{Simd128Binop}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Simd128Binop()}{Simd128Binop()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}}$>$ REDUCE\+\_\+\+INPUT\+\_\+\+GRAPH() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::Simd128\+Binop (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$}]{ig\+\_\+index,  }\item[{const Simd128\+Binop\+Op \&}]{op }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 904 of file wasm-\/revec-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{905                                                                         \{}
\DoxyCodeLine{906     PackNode* pnode = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad4a6ff17103f70ad1a292a1cf77be43a}{GetPackNode}}(ig\_index);}
\DoxyCodeLine{907     \textcolor{keywordflow}{if} (!pnode || !pnode-\/>IsDefaultPackNode()) \{}
\DoxyCodeLine{908       \textcolor{keywordflow}{return} Adapter::ReduceInputGraphSimd128Binop(ig\_index, op);}
\DoxyCodeLine{909     \}}
\DoxyCodeLine{910 }
\DoxyCodeLine{911     V<Simd256> og\_index = pnode-\/>RevectorizedNode();}
\DoxyCodeLine{912     \textcolor{comment}{// Skip revectorized node.}}
\DoxyCodeLine{913     \textcolor{keywordflow}{if} (!og\_index.valid()) \{}
\DoxyCodeLine{914       \textcolor{keywordflow}{if} (pnode-\/>GetOperandsSize() < 2) \{}
\DoxyCodeLine{915         V<Simd128> left = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} MapToNewGraph(op.left());}
\DoxyCodeLine{916         V<Simd128> right = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} MapToNewGraph(op.right());}
\DoxyCodeLine{917         og\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Simd256Binop(left, right, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_af31932e393691c6080a85a1ad295836f}{GetSimd256BinOpKind}}(op.kind));}
\DoxyCodeLine{918       \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{919         V<Simd256> left = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad3ccb7b2b9b6ffe1c4ccddd175edc86d}{GetReducedInput}}(pnode, 0);}
\DoxyCodeLine{920         V<Simd256> right = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad3ccb7b2b9b6ffe1c4ccddd175edc86d}{GetReducedInput}}(pnode, 1);}
\DoxyCodeLine{921         og\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Simd256Binop(left, right, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_af31932e393691c6080a85a1ad295836f}{GetSimd256BinOpKind}}(op.kind));}
\DoxyCodeLine{922       \}}
\DoxyCodeLine{923       pnode-\/>SetRevectorizedNode(og\_index);}
\DoxyCodeLine{924     \}}
\DoxyCodeLine{925     \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a88576f583f883949a4fd50eba4852eb5}{GetExtractOpIfNeeded}}(pnode, ig\_index, og\_index);}
\DoxyCodeLine{926   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::analyzer\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Get\+Extract\+Op\+If\+Needed(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Get\+Operands\+Size(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Pack\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Reduced\+Input(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Get\+Simd256\+Bin\+Op\+Kind(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Is\+Default\+Pack\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Revectorized\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Set\+Revectorized\+Node(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Op\+Index\+::valid().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a79f32283b501b26880bbc311147bd68a_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a80867bc5974758d2bb668ee91c8e5ed4}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a80867bc5974758d2bb668ee91c8e5ed4}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!Simd128Constant@{Simd128Constant}}
\index{Simd128Constant@{Simd128Constant}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Simd128Constant()}{Simd128Constant()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}}$>$ REDUCE\+\_\+\+INPUT\+\_\+\+GRAPH() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::Simd128\+Constant (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$}]{ig\+\_\+index,  }\item[{const Simd128\+Constant\+Op \&}]{constant\+\_\+op }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 702 of file wasm-\/revec-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{703                                                                  \{}
\DoxyCodeLine{704     PackNode* pnode = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad4a6ff17103f70ad1a292a1cf77be43a}{GetPackNode}}(ig\_index);}
\DoxyCodeLine{705     \textcolor{keywordflow}{if} (!pnode) \{}
\DoxyCodeLine{706       \textcolor{keywordflow}{return} Adapter::ReduceInputGraphSimd128Constant(ig\_index, constant\_op);}
\DoxyCodeLine{707     \}}
\DoxyCodeLine{708 }
\DoxyCodeLine{709     V<Simd256> og\_index = pnode-\/>RevectorizedNode();}
\DoxyCodeLine{710     \textcolor{comment}{// Skip revectorized node.}}
\DoxyCodeLine{711     \textcolor{keywordflow}{if} (!og\_index.valid()) \{}
\DoxyCodeLine{712       NodeGroup inputs = pnode-\/>nodes();}
\DoxyCodeLine{713       \textcolor{keyword}{const} Simd128ConstantOp\& op0 =}
\DoxyCodeLine{714           \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} input\_graph().Get(inputs[0]).template Cast<Simd128ConstantOp>();}
\DoxyCodeLine{715       \textcolor{keyword}{const} Simd128ConstantOp\& op1 =}
\DoxyCodeLine{716           \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} input\_graph().Get(inputs[1]).template Cast<Simd128ConstantOp>();}
\DoxyCodeLine{717       uint8\_t \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}[\mbox{\hyperlink{namespacev8_1_1internal_a7207c41213bfea8819570b9835874437}{kSimd256Size}}] = \{\};}
\DoxyCodeLine{718       memcpy(\mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}, op0.value, \mbox{\hyperlink{namespacev8_1_1internal_a1ac5aaec8d986abe45d958e665beb21a}{kSimd128Size}});}
\DoxyCodeLine{719       memcpy(\mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}} + \mbox{\hyperlink{namespacev8_1_1internal_a1ac5aaec8d986abe45d958e665beb21a}{kSimd128Size}}, op1.value, \mbox{\hyperlink{namespacev8_1_1internal_a1ac5aaec8d986abe45d958e665beb21a}{kSimd128Size}});}
\DoxyCodeLine{720 }
\DoxyCodeLine{721       og\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Simd256Constant(\mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}});}
\DoxyCodeLine{722 }
\DoxyCodeLine{723       pnode-\/>SetRevectorizedNode(og\_index);}
\DoxyCodeLine{724     \}}
\DoxyCodeLine{725     \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a88576f583f883949a4fd50eba4852eb5}{GetExtractOpIfNeeded}}(pnode, ig\_index, og\_index);}
\DoxyCodeLine{726   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::analyzer\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Get\+Extract\+Op\+If\+Needed(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Pack\+Node(), v8\+::internal\+::k\+Simd128\+Size, v8\+::internal\+::k\+Simd256\+Size, v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::nodes(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Revectorized\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Set\+Revectorized\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Op\+Index\+::valid(), and v8\+::internal\+::value.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a80867bc5974758d2bb668ee91c8e5ed4_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a81e6cb7dbc0167a68c0d677c273e35e1}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a81e6cb7dbc0167a68c0d677c273e35e1}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!Simd128LoadTransform@{Simd128LoadTransform}}
\index{Simd128LoadTransform@{Simd128LoadTransform}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Simd128LoadTransform()}{Simd128LoadTransform()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}}$>$ REDUCE\+\_\+\+INPUT\+\_\+\+GRAPH() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::Simd128\+Load\+Transform (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$}]{ig\+\_\+index,  }\item[{const Simd128\+Load\+Transform\+Op \&}]{load\+\_\+transform }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 728 of file wasm-\/revec-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{729                                                                          \{}
\DoxyCodeLine{730     PackNode* pnode = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad4a6ff17103f70ad1a292a1cf77be43a}{GetPackNode}}(ig\_index);}
\DoxyCodeLine{731     \textcolor{keywordflow}{if} (!pnode || !pnode-\/>IsDefaultPackNode()) \{}
\DoxyCodeLine{732       \textcolor{keywordflow}{return} Adapter::ReduceInputGraphSimd128LoadTransform(ig\_index,}
\DoxyCodeLine{733                                                            load\_transform);}
\DoxyCodeLine{734     \}}
\DoxyCodeLine{735 }
\DoxyCodeLine{736     V<Simd256> og\_index = pnode-\/>RevectorizedNode();}
\DoxyCodeLine{737     \textcolor{comment}{// Skip revectorized node.}}
\DoxyCodeLine{738     \textcolor{keywordflow}{if} (!og\_index.valid()) \{}
\DoxyCodeLine{739       \textcolor{keyword}{auto} base = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} MapToNewGraph(load\_transform.base());}
\DoxyCodeLine{740       \textcolor{keyword}{auto} \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}} = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} MapToNewGraph(load\_transform.index());}
\DoxyCodeLine{741       \textcolor{keyword}{auto} offset = load\_transform.offset;}
\DoxyCodeLine{742       \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(load\_transform.offset, 0);}
\DoxyCodeLine{743 }
\DoxyCodeLine{744       og\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Simd256LoadTransform(}
\DoxyCodeLine{745           base, \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}, load\_transform.load\_kind,}
\DoxyCodeLine{746           \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a45e31bec87dcf48776b1a99f177dd8db}{Get256LoadTransformKindFrom128}}(load\_transform.transform\_kind),}
\DoxyCodeLine{747           offset);}
\DoxyCodeLine{748       pnode-\/>SetRevectorizedNode(og\_index);}
\DoxyCodeLine{749     \}}
\DoxyCodeLine{750     \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a88576f583f883949a4fd50eba4852eb5}{GetExtractOpIfNeeded}}(pnode, ig\_index, og\_index);}
\DoxyCodeLine{751   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::analyzer\+\_\+, DCHECK\+\_\+\+EQ, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Get256\+Load\+Transform\+Kind\+From128(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Get\+Extract\+Op\+If\+Needed(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Pack\+Node(), v8\+::internal\+::index, v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Is\+Default\+Pack\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Revectorized\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Set\+Revectorized\+Node(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Op\+Index\+::valid().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a81e6cb7dbc0167a68c0d677c273e35e1_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a24cb76f6fc4be3fa3d0b1ec13f6e54ae}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a24cb76f6fc4be3fa3d0b1ec13f6e54ae}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!Simd128ReplaceLane@{Simd128ReplaceLane}}
\index{Simd128ReplaceLane@{Simd128ReplaceLane}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Simd128ReplaceLane()}{Simd128ReplaceLane()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} REDUCE\+\_\+\+INPUT\+\_\+\+GRAPH() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::Simd128\+Replace\+Lane (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}}}]{ig\+\_\+index,  }\item[{const Simd128\+Replace\+Lane\+Op \&}]{replace }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 1096 of file wasm-\/revec-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{1097                                                              \{}
\DoxyCodeLine{1098     PackNode* pnode = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad4a6ff17103f70ad1a292a1cf77be43a}{GetPackNode}}(ig\_index);}
\DoxyCodeLine{1099     \textcolor{keywordflow}{if} (!pnode || !pnode-\/>IsBundlePackNode()) \{}
\DoxyCodeLine{1100       \textcolor{keywordflow}{return} Adapter::ReduceInputGraphSimd128ReplaceLane(ig\_index, replace);}
\DoxyCodeLine{1101     \}}
\DoxyCodeLine{1102 }
\DoxyCodeLine{1103     V<Simd256> og\_index = pnode-\/>RevectorizedNode();}
\DoxyCodeLine{1104     \textcolor{comment}{// Don't reduce revectorized node.}}
\DoxyCodeLine{1105     \textcolor{keywordflow}{if} (!og\_index.valid()) \{}
\DoxyCodeLine{1106       \textcolor{keyword}{const} BundlePackNode* bundle\_pnode = pnode-\/>AsBundlePackNode();}
\DoxyCodeLine{1107       V<Simd128> base\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} MapToNewGraph(bundle\_pnode-\/>base());}
\DoxyCodeLine{1108       V<Simd128> i16x8\_index = base\_index;}
\DoxyCodeLine{1109       V<Simd256> i32x8\_index;}
\DoxyCodeLine{1110       \textcolor{keywordflow}{if} (bundle\_pnode-\/>is\_sign\_extract()) \{}
\DoxyCodeLine{1111         \textcolor{keywordflow}{if} (bundle\_pnode-\/>lane\_size() == 1) \{}
\DoxyCodeLine{1112           \textcolor{keywordflow}{if} (bundle\_pnode-\/>offset() == 0) \{}
\DoxyCodeLine{1113             i16x8\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a3e549af8037b14db5e8d3671b67e5b60}{Simd128Unary}}(}
\DoxyCodeLine{1114                 base\_index, Simd128UnaryOp::Kind::kI16x8SConvertI8x16Low);}
\DoxyCodeLine{1115           \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1116             \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(bundle\_pnode-\/>offset(), 8);}
\DoxyCodeLine{1117             i16x8\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a3e549af8037b14db5e8d3671b67e5b60}{Simd128Unary}}(}
\DoxyCodeLine{1118                 base\_index, Simd128UnaryOp::Kind::kI16x8SConvertI8x16High);}
\DoxyCodeLine{1119           \}}
\DoxyCodeLine{1120         \}}
\DoxyCodeLine{1121         i32x8\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Simd256Unary(}
\DoxyCodeLine{1122             i16x8\_index, Simd256UnaryOp::Kind::kI32x8SConvertI16x8);}
\DoxyCodeLine{1123       \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1124         \textcolor{keywordflow}{if} (bundle\_pnode-\/>lane\_size() == 1) \{}
\DoxyCodeLine{1125           \textcolor{keywordflow}{if} (bundle\_pnode-\/>offset() == 0) \{}
\DoxyCodeLine{1126             i16x8\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a3e549af8037b14db5e8d3671b67e5b60}{Simd128Unary}}(}
\DoxyCodeLine{1127                 base\_index, Simd128UnaryOp::Kind::kI16x8UConvertI8x16Low);}
\DoxyCodeLine{1128           \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1129             \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(bundle\_pnode-\/>offset(), 8);}
\DoxyCodeLine{1130             i16x8\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a3e549af8037b14db5e8d3671b67e5b60}{Simd128Unary}}(}
\DoxyCodeLine{1131                 base\_index, Simd128UnaryOp::Kind::kI16x8UConvertI8x16High);}
\DoxyCodeLine{1132           \}}
\DoxyCodeLine{1133         \}}
\DoxyCodeLine{1134         i32x8\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Simd256Unary(}
\DoxyCodeLine{1135             i16x8\_index, Simd256UnaryOp::Kind::kI32x8UConvertI16x8);}
\DoxyCodeLine{1136       \}}
\DoxyCodeLine{1137 }
\DoxyCodeLine{1138       \textcolor{keywordflow}{if} (bundle\_pnode-\/>is\_sign\_convert()) \{}
\DoxyCodeLine{1139         og\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Simd256Unary(i32x8\_index,}
\DoxyCodeLine{1140                                    Simd256UnaryOp::Kind::kF32x8SConvertI32x8);}
\DoxyCodeLine{1141       \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1142         og\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Simd256Unary(i32x8\_index,}
\DoxyCodeLine{1143                                    Simd256UnaryOp::Kind::kF32x8UConvertI32x8);}
\DoxyCodeLine{1144       \}}
\DoxyCodeLine{1145 }
\DoxyCodeLine{1146       pnode-\/>SetRevectorizedNode(og\_index);}
\DoxyCodeLine{1147     \}}
\DoxyCodeLine{1148     \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a88576f583f883949a4fd50eba4852eb5}{GetExtractOpIfNeeded}}(pnode, ig\_index, og\_index);}
\DoxyCodeLine{1149   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::analyzer\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+As\+Bundle\+Pack\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Bundle\+Pack\+Node\+::base(), DCHECK\+\_\+\+EQ, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Get\+Extract\+Op\+If\+Needed(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Pack\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Bundle\+Pack\+Node\+::is\+\_\+sign\+\_\+convert(), v8\+::internal\+::compiler\+::turboshaft\+::\+Bundle\+Pack\+Node\+::is\+\_\+sign\+\_\+extract(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Is\+Bundle\+Pack\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Bundle\+Pack\+Node\+::lane\+\_\+size(), v8\+::internal\+::compiler\+::turboshaft\+::\+Bundle\+Pack\+Node\+::offset(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Revectorized\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Set\+Revectorized\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Unary(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Op\+Index\+::valid().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a24cb76f6fc4be3fa3d0b1ec13f6e54ae_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ac40de44c210285b763edad1e2a2f52c9}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ac40de44c210285b763edad1e2a2f52c9}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!Simd128Shift@{Simd128Shift}}
\index{Simd128Shift@{Simd128Shift}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Simd128Shift()}{Simd128Shift()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}}$>$ REDUCE\+\_\+\+INPUT\+\_\+\+GRAPH() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::Simd128\+Shift (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$}]{ig\+\_\+index,  }\item[{const Simd128\+Shift\+Op \&}]{op }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 928 of file wasm-\/revec-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{929                                                                         \{}
\DoxyCodeLine{930     PackNode* pnode = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad4a6ff17103f70ad1a292a1cf77be43a}{GetPackNode}}(ig\_index);}
\DoxyCodeLine{931     \textcolor{keywordflow}{if} (!pnode) \{}
\DoxyCodeLine{932       \textcolor{keywordflow}{return} Adapter::ReduceInputGraphSimd128Shift(ig\_index, op);}
\DoxyCodeLine{933     \}}
\DoxyCodeLine{934 }
\DoxyCodeLine{935     V<Simd256> og\_index = pnode-\/>RevectorizedNode();}
\DoxyCodeLine{936     \textcolor{comment}{// Skip revectorized node.}}
\DoxyCodeLine{937     \textcolor{keywordflow}{if} (!og\_index.valid()) \{}
\DoxyCodeLine{938       V<Simd256> input = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad3ccb7b2b9b6ffe1c4ccddd175edc86d}{GetReducedInput}}(pnode);}
\DoxyCodeLine{939       \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(input.valid());}
\DoxyCodeLine{940       V<Word32> shift = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} MapToNewGraph(op.shift());}
\DoxyCodeLine{941       og\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Simd256Shift(input, shift, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a76695e889625d46acffadbfaaf22bb6f}{GetSimd256ShiftOpKind}}(op.kind));}
\DoxyCodeLine{942       pnode-\/>SetRevectorizedNode(og\_index);}
\DoxyCodeLine{943     \}}
\DoxyCodeLine{944     \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a88576f583f883949a4fd50eba4852eb5}{GetExtractOpIfNeeded}}(pnode, ig\_index, og\_index);}
\DoxyCodeLine{945   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::analyzer\+\_\+, v8\+::internal\+::\+DCHECK(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Get\+Extract\+Op\+If\+Needed(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Pack\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Reduced\+Input(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Get\+Simd256\+Shift\+Op\+Kind(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Revectorized\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Set\+Revectorized\+Node(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Op\+Index\+::valid().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ac40de44c210285b763edad1e2a2f52c9_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a36b379b12d306e4264b10858c4a1064c}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a36b379b12d306e4264b10858c4a1064c}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!Simd128Shuffle@{Simd128Shuffle}}
\index{Simd128Shuffle@{Simd128Shuffle}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Simd128Shuffle()}{Simd128Shuffle()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}}$>$ REDUCE\+\_\+\+INPUT\+\_\+\+GRAPH() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::Simd128\+Shuffle (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$}]{ig\+\_\+index,  }\item[{const Simd128\+Shuffle\+Op \&}]{op }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 987 of file wasm-\/revec-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{988                                                                             \{}
\DoxyCodeLine{989     PackNode* p = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad4a6ff17103f70ad1a292a1cf77be43a}{GetPackNode}}(ig\_index);}
\DoxyCodeLine{990     \textcolor{keywordflow}{if} (!p) \{}
\DoxyCodeLine{991       \textcolor{keywordflow}{return} Adapter::ReduceInputGraphSimd128Shuffle(ig\_index, op);}
\DoxyCodeLine{992     \}}
\DoxyCodeLine{993     \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(op.kind, Simd128ShuffleOp::Kind::kI8x16);}
\DoxyCodeLine{994 }
\DoxyCodeLine{995     ShufflePackNode* pnode = p-\/>AsShufflePackNode();}
\DoxyCodeLine{996     V<Simd256> og\_index = pnode-\/>RevectorizedNode();}
\DoxyCodeLine{997     \textcolor{comment}{// Skip revectorized node.}}
\DoxyCodeLine{998     \textcolor{keywordflow}{if} (!og\_index.valid()) \{}
\DoxyCodeLine{999       \textcolor{keyword}{const} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1ShufflePackNode_1_1SpecificInfo_a514bc82ede61f7e9df1e5c47956210a4}{ShufflePackNode::SpecificInfo::Kind}} kind = pnode-\/>info().kind();}
\DoxyCodeLine{1000       \textcolor{keywordflow}{switch} (kind) \{}
\DoxyCodeLine{1001         \textcolor{keywordflow}{case} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1ShufflePackNode_1_1SpecificInfo_a514bc82ede61f7e9df1e5c47956210a4a903bb053064ef810e446deae72be5a62}{ShufflePackNode::SpecificInfo::Kind::kS256Load32Transform}}:}
\DoxyCodeLine{1002         \textcolor{keywordflow}{case} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1ShufflePackNode_1_1SpecificInfo_a514bc82ede61f7e9df1e5c47956210a4a3a54bba7bfb4570cbf8246095d194097}{ShufflePackNode::SpecificInfo::Kind::kS256Load64Transform}}: \{}
\DoxyCodeLine{1003           \textcolor{keyword}{const} \textcolor{keywordtype}{bool} is\_32 =}
\DoxyCodeLine{1004               kind == \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1ShufflePackNode_1_1SpecificInfo_a514bc82ede61f7e9df1e5c47956210a4a903bb053064ef810e446deae72be5a62}{ShufflePackNode::SpecificInfo::Kind::kS256Load32Transform}};}
\DoxyCodeLine{1005 }
\DoxyCodeLine{1006           \textcolor{keyword}{const} \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a0a87c55b6d909048c3f4b6e8ec76f3e4}{OpIndex}} load\_index =}
\DoxyCodeLine{1007               op.input(pnode-\/>info().splat\_index() >> (is\_32 ? 2 : 1));}
\DoxyCodeLine{1008           \textcolor{keyword}{const} LoadOp\& load =}
\DoxyCodeLine{1009               \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} input\_graph().Get(load\_index).template Cast<LoadOp>();}
\DoxyCodeLine{1010 }
\DoxyCodeLine{1011           \textcolor{keyword}{const} \textcolor{keywordtype}{int} bytes\_per\_lane = is\_32 ? 4 : 8;}
\DoxyCodeLine{1012           \textcolor{keyword}{const} \textcolor{keywordtype}{int} splat\_index = pnode-\/>info().splat\_index() * bytes\_per\_lane;}
\DoxyCodeLine{1013           \textcolor{keyword}{const} \textcolor{keywordtype}{int} offset = splat\_index + load.offset;}
\DoxyCodeLine{1014 }
\DoxyCodeLine{1015           V<WordPtr> base = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} WordPtrAdd(\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} MapToNewGraph(load.base()),}
\DoxyCodeLine{1016                                           \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a364c1534fdf1073625e22f3283e46994}{IntPtrConstant}}(offset));}
\DoxyCodeLine{1017 }
\DoxyCodeLine{1018           V<WordPtr> \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}} = load.index().has\_value()}
\DoxyCodeLine{1019                                  ? \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} MapToNewGraph(load.index().value())}
\DoxyCodeLine{1020                                  : \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a364c1534fdf1073625e22f3283e46994}{IntPtrConstant}}(0);}
\DoxyCodeLine{1021 }
\DoxyCodeLine{1022           \textcolor{keyword}{const} Simd256LoadTransformOp::TransformKind transform\_kind =}
\DoxyCodeLine{1023               is\_32 ? Simd256LoadTransformOp::TransformKind::k32Splat}
\DoxyCodeLine{1024                     : Simd256LoadTransformOp::TransformKind::k64Splat;}
\DoxyCodeLine{1025           og\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Simd256LoadTransform(base, \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}, load.kind,}
\DoxyCodeLine{1026                                              transform\_kind, 0);}
\DoxyCodeLine{1027           pnode-\/>SetRevectorizedNode(og\_index);}
\DoxyCodeLine{1028           \textcolor{keywordflow}{break};}
\DoxyCodeLine{1029         \}}
\DoxyCodeLine{1030         \textcolor{keywordflow}{case} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1ShufflePackNode_1_1SpecificInfo_a514bc82ede61f7e9df1e5c47956210a4aee4f2e93d507cc91972c42e049352798}{ShufflePackNode::SpecificInfo::Kind::kS256Load8x8U}}: \{}
\DoxyCodeLine{1031           \textcolor{keyword}{const} Simd128ShuffleOp\& op0 = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} input\_graph()}
\DoxyCodeLine{1032                                             .Get(pnode -\/> nodes()[0])}
\DoxyCodeLine{1033                                             .template Cast<Simd128ShuffleOp>();}
\DoxyCodeLine{1034 }
\DoxyCodeLine{1035           V<Simd128> load\_transform\_idx =}
\DoxyCodeLine{1036               \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} input\_graph()}
\DoxyCodeLine{1037                       .Get(op0.left())}
\DoxyCodeLine{1038                       .template Is<Simd128LoadTransformOp>()}
\DoxyCodeLine{1039                   ? op0.left()}
\DoxyCodeLine{1040                   : op0.right();}
\DoxyCodeLine{1041           \textcolor{keyword}{const} Simd128LoadTransformOp\& load\_transform =}
\DoxyCodeLine{1042               \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} input\_graph()}
\DoxyCodeLine{1043                   .Get(load\_transform\_idx)}
\DoxyCodeLine{1044                   .template Cast<Simd128LoadTransformOp>();}
\DoxyCodeLine{1045           \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(load\_transform.transform\_kind,}
\DoxyCodeLine{1046                     Simd128LoadTransformOp::TransformKind::k64Zero);}
\DoxyCodeLine{1047           V<WordPtr> base = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} MapToNewGraph(load\_transform.base());}
\DoxyCodeLine{1048           V<WordPtr> \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}} = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} MapToNewGraph(load\_transform.index());}
\DoxyCodeLine{1049           og\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Simd256LoadTransform(}
\DoxyCodeLine{1050               base, \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}, load\_transform.load\_kind,}
\DoxyCodeLine{1051               Simd256LoadTransformOp::TransformKind::k8x8U,}
\DoxyCodeLine{1052               load\_transform.offset);}
\DoxyCodeLine{1053           pnode-\/>SetRevectorizedNode(og\_index);}
\DoxyCodeLine{1054           \textcolor{keywordflow}{break};}
\DoxyCodeLine{1055         \}}
\DoxyCodeLine{1056 \textcolor{preprocessor}{\#ifdef V8\_TARGET\_ARCH\_X64}}
\DoxyCodeLine{1057         \textcolor{keywordflow}{case} ShufflePackNode::SpecificInfo::Kind::kShufd: \{}
\DoxyCodeLine{1058           V<Simd256> og\_left = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad3ccb7b2b9b6ffe1c4ccddd175edc86d}{GetReducedInput}}(pnode, 0);}
\DoxyCodeLine{1059           \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(og\_left, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad3ccb7b2b9b6ffe1c4ccddd175edc86d}{GetReducedInput}}(pnode, 1));}
\DoxyCodeLine{1060           og\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Simd256Shufd(og\_left, pnode-\/>info().shufd\_control());}
\DoxyCodeLine{1061           pnode-\/>SetRevectorizedNode(og\_index);}
\DoxyCodeLine{1062           \textcolor{keywordflow}{break};}
\DoxyCodeLine{1063         \}}
\DoxyCodeLine{1064         \textcolor{keywordflow}{case} ShufflePackNode::SpecificInfo::Kind::kShufps: \{}
\DoxyCodeLine{1065           V<Simd256> og\_left = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad3ccb7b2b9b6ffe1c4ccddd175edc86d}{GetReducedInput}}(pnode, 0);}
\DoxyCodeLine{1066           V<Simd256> og\_right = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad3ccb7b2b9b6ffe1c4ccddd175edc86d}{GetReducedInput}}(pnode, 1);}
\DoxyCodeLine{1067           og\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Simd256Shufps(og\_left, og\_right,}
\DoxyCodeLine{1068                                       pnode-\/>info().shufps\_control());}
\DoxyCodeLine{1069           pnode-\/>SetRevectorizedNode(og\_index);}
\DoxyCodeLine{1070           \textcolor{keywordflow}{break};}
\DoxyCodeLine{1071         \}}
\DoxyCodeLine{1072         \textcolor{keywordflow}{case} ShufflePackNode::SpecificInfo::Kind::kS32x8UnpackLow: \{}
\DoxyCodeLine{1073           V<Simd256> og\_left = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad3ccb7b2b9b6ffe1c4ccddd175edc86d}{GetReducedInput}}(pnode, 0);}
\DoxyCodeLine{1074           V<Simd256> og\_right = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad3ccb7b2b9b6ffe1c4ccddd175edc86d}{GetReducedInput}}(pnode, 1);}
\DoxyCodeLine{1075           og\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Simd256Unpack(og\_left, og\_right,}
\DoxyCodeLine{1076                                       Simd256UnpackOp::Kind::k32x8Low);}
\DoxyCodeLine{1077           pnode-\/>SetRevectorizedNode(og\_index);}
\DoxyCodeLine{1078           \textcolor{keywordflow}{break};}
\DoxyCodeLine{1079         \}}
\DoxyCodeLine{1080         \textcolor{keywordflow}{case} ShufflePackNode::SpecificInfo::Kind::kS32x8UnpackHigh: \{}
\DoxyCodeLine{1081           V<Simd256> og\_left = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad3ccb7b2b9b6ffe1c4ccddd175edc86d}{GetReducedInput}}(pnode, 0);}
\DoxyCodeLine{1082           V<Simd256> og\_right = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad3ccb7b2b9b6ffe1c4ccddd175edc86d}{GetReducedInput}}(pnode, 1);}
\DoxyCodeLine{1083           og\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Simd256Unpack(og\_left, og\_right,}
\DoxyCodeLine{1084                                       Simd256UnpackOp::Kind::k32x8High);}
\DoxyCodeLine{1085           pnode-\/>SetRevectorizedNode(og\_index);}
\DoxyCodeLine{1086           \textcolor{keywordflow}{break};}
\DoxyCodeLine{1087         \}}
\DoxyCodeLine{1088 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{// V8\_TARGET\_ARCH\_X64}}
\DoxyCodeLine{1089         \textcolor{keywordflow}{default}:}
\DoxyCodeLine{1090           \mbox{\hyperlink{namespacev8_1_1internal_acdec713c25068019f935e35976f5b666}{UNREACHABLE}}();}
\DoxyCodeLine{1091       \}}
\DoxyCodeLine{1092     \}}
\DoxyCodeLine{1093     \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a88576f583f883949a4fd50eba4852eb5}{GetExtractOpIfNeeded}}(pnode, ig\_index, og\_index);}
\DoxyCodeLine{1094   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::analyzer\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+As\+Shuffle\+Pack\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Load\+Op\+::base(), DCHECK\+\_\+\+EQ, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Get\+Extract\+Op\+If\+Needed(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Pack\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Reduced\+Input(), v8\+::internal\+::compiler\+::turboshaft\+::\+Optional\+Op\+Index\+::has\+\_\+value(), v8\+::internal\+::compiler\+::turboshaft\+::\+Load\+Op\+::index(), v8\+::internal\+::index, v8\+::internal\+::compiler\+::turboshaft\+::\+Shuffle\+Pack\+Node\+::info(), v8\+::internal\+::compiler\+::\+Int\+Ptr\+Constant(), v8\+::internal\+::compiler\+::turboshaft\+::\+Load\+Op\+::kind, v8\+::internal\+::compiler\+::turboshaft\+::\+Shuffle\+Pack\+Node\+::\+Specific\+Info\+::kind(), v8\+::internal\+::compiler\+::turboshaft\+::\+Shuffle\+Pack\+Node\+::\+Specific\+Info\+::k\+S256\+Load32\+Transform, v8\+::internal\+::compiler\+::turboshaft\+::\+Shuffle\+Pack\+Node\+::\+Specific\+Info\+::k\+S256\+Load64\+Transform, v8\+::internal\+::compiler\+::turboshaft\+::\+Shuffle\+Pack\+Node\+::\+Specific\+Info\+::k\+S256\+Load8x8U, v8\+::internal\+::compiler\+::turboshaft\+::\+Load\+Op\+::offset, v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Revectorized\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Set\+Revectorized\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Shuffle\+Pack\+Node\+::\+Specific\+Info\+::splat\+\_\+index(), v8\+::internal\+::\+UNREACHABLE(), v8\+::internal\+::compiler\+::turboshaft\+::\+Op\+Index\+::valid(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Optional\+Op\+Index\+::value().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a36b379b12d306e4264b10858c4a1064c_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ac8bee8d9b0b5660d25b14cc49fc5aa15}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ac8bee8d9b0b5660d25b14cc49fc5aa15}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!Simd128Splat@{Simd128Splat}}
\index{Simd128Splat@{Simd128Splat}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Simd128Splat()}{Simd128Splat()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}}$>$ REDUCE\+\_\+\+INPUT\+\_\+\+GRAPH() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::Simd128\+Splat (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$}]{ig\+\_\+index,  }\item[{const Simd128\+Splat\+Op \&}]{op }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 969 of file wasm-\/revec-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{970                                                                         \{}
\DoxyCodeLine{971     PackNode* pnode = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad4a6ff17103f70ad1a292a1cf77be43a}{GetPackNode}}(ig\_index);}
\DoxyCodeLine{972     \textcolor{keywordflow}{if} (!pnode) \{}
\DoxyCodeLine{973       \textcolor{keywordflow}{return} Adapter::ReduceInputGraphSimd128Splat(ig\_index, op);}
\DoxyCodeLine{974     \}}
\DoxyCodeLine{975 }
\DoxyCodeLine{976     V<Simd256> og\_index = pnode-\/>RevectorizedNode();}
\DoxyCodeLine{977     \textcolor{comment}{// Skip revectorized node.}}
\DoxyCodeLine{978     \textcolor{keywordflow}{if} (!og\_index.valid()) \{}
\DoxyCodeLine{979       og\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Simd256Splat(\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} MapToNewGraph(op.input()),}
\DoxyCodeLine{980                                  \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_aa5d22efcc74c923d35d1de972ef79d06}{Get256SplatOpKindFrom128}}(op.kind));}
\DoxyCodeLine{981 }
\DoxyCodeLine{982       pnode-\/>SetRevectorizedNode(og\_index);}
\DoxyCodeLine{983     \}}
\DoxyCodeLine{984     \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a88576f583f883949a4fd50eba4852eb5}{GetExtractOpIfNeeded}}(pnode, ig\_index, og\_index);}
\DoxyCodeLine{985   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::analyzer\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Get256\+Splat\+Op\+Kind\+From128(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Get\+Extract\+Op\+If\+Needed(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Pack\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Revectorized\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Set\+Revectorized\+Node(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Op\+Index\+::valid().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ac8bee8d9b0b5660d25b14cc49fc5aa15_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a57d7fec3e01165c9f1639a249f97cc1e}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a57d7fec3e01165c9f1639a249f97cc1e}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!Simd128Ternary@{Simd128Ternary}}
\index{Simd128Ternary@{Simd128Ternary}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Simd128Ternary()}{Simd128Ternary()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}}$>$ REDUCE\+\_\+\+INPUT\+\_\+\+GRAPH() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::Simd128\+Ternary (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$}]{ig\+\_\+index,  }\item[{const Simd128\+Ternary\+Op \&}]{ternary }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 947 of file wasm-\/revec-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{948                                                             \{}
\DoxyCodeLine{949     PackNode* pnode = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad4a6ff17103f70ad1a292a1cf77be43a}{GetPackNode}}(ig\_index);}
\DoxyCodeLine{950     \textcolor{keywordflow}{if} (!pnode) \{}
\DoxyCodeLine{951       \textcolor{keywordflow}{return} Adapter::ReduceInputGraphSimd128Ternary(ig\_index, ternary);}
\DoxyCodeLine{952     \}}
\DoxyCodeLine{953 }
\DoxyCodeLine{954     V<Simd256> og\_index = pnode-\/>RevectorizedNode();}
\DoxyCodeLine{955     \textcolor{comment}{// Skip revectorized node.}}
\DoxyCodeLine{956     \textcolor{keywordflow}{if} (!og\_index.valid()) \{}
\DoxyCodeLine{957       V<Simd256> first = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad3ccb7b2b9b6ffe1c4ccddd175edc86d}{GetReducedInput}}(pnode, 0);}
\DoxyCodeLine{958       V<Simd256> second = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad3ccb7b2b9b6ffe1c4ccddd175edc86d}{GetReducedInput}}(pnode, 1);}
\DoxyCodeLine{959       V<Simd256> third = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad3ccb7b2b9b6ffe1c4ccddd175edc86d}{GetReducedInput}}(pnode, 2);}
\DoxyCodeLine{960 }
\DoxyCodeLine{961       og\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Simd256Ternary(first, second, third,}
\DoxyCodeLine{962                                    \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a2335dfc61a00a114b5b52b2cdfb0a4df}{GetSimd256TernaryKind}}(ternary.kind));}
\DoxyCodeLine{963 }
\DoxyCodeLine{964       pnode-\/>SetRevectorizedNode(og\_index);}
\DoxyCodeLine{965     \}}
\DoxyCodeLine{966     \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a88576f583f883949a4fd50eba4852eb5}{GetExtractOpIfNeeded}}(pnode, ig\_index, og\_index);}
\DoxyCodeLine{967   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::analyzer\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Get\+Extract\+Op\+If\+Needed(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Pack\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Reduced\+Input(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Get\+Simd256\+Ternary\+Kind(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Revectorized\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Set\+Revectorized\+Node(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Op\+Index\+::valid().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a57d7fec3e01165c9f1639a249f97cc1e_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a3e549af8037b14db5e8d3671b67e5b60}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a3e549af8037b14db5e8d3671b67e5b60}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!Simd128Unary@{Simd128Unary}}
\index{Simd128Unary@{Simd128Unary}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Simd128Unary()}{Simd128Unary()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}}$>$ REDUCE\+\_\+\+INPUT\+\_\+\+GRAPH() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::Simd128\+Unary (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$}]{ig\+\_\+index,  }\item[{const Simd128\+Unary\+Op \&}]{unary }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 882 of file wasm-\/revec-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{883                                                                            \{}
\DoxyCodeLine{884     PackNode* pnode = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad4a6ff17103f70ad1a292a1cf77be43a}{GetPackNode}}(ig\_index);}
\DoxyCodeLine{885     \textcolor{keywordflow}{if} (!pnode || !pnode-\/>IsDefaultPackNode()) \{}
\DoxyCodeLine{886       \textcolor{keywordflow}{return} Adapter::ReduceInputGraphSimd128Unary(ig\_index, unary);}
\DoxyCodeLine{887     \}}
\DoxyCodeLine{888 }
\DoxyCodeLine{889     V<Simd256> og\_index = pnode-\/>RevectorizedNode();}
\DoxyCodeLine{890     \textcolor{comment}{// Skip revectorized node.}}
\DoxyCodeLine{891     \textcolor{keywordflow}{if} (!og\_index.valid()) \{}
\DoxyCodeLine{892       V<Simd256> input = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad3ccb7b2b9b6ffe1c4ccddd175edc86d}{GetReducedInput}}(pnode);}
\DoxyCodeLine{893       \textcolor{keywordflow}{if} (!input.valid()) \{}
\DoxyCodeLine{894         V<Simd128> input\_128 = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} MapToNewGraph(unary.input());}
\DoxyCodeLine{895         og\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Simd256Unary(input\_128, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_aeeb493cd54379c23baa74ca1534271c5}{GetSimd256UnaryKind}}(unary.kind));}
\DoxyCodeLine{896       \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{897         og\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Simd256Unary(input, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_aeeb493cd54379c23baa74ca1534271c5}{GetSimd256UnaryKind}}(unary.kind));}
\DoxyCodeLine{898       \}}
\DoxyCodeLine{899       pnode-\/>SetRevectorizedNode(og\_index);}
\DoxyCodeLine{900     \}}
\DoxyCodeLine{901     \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a88576f583f883949a4fd50eba4852eb5}{GetExtractOpIfNeeded}}(pnode, ig\_index, og\_index);}
\DoxyCodeLine{902   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::analyzer\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Get\+Extract\+Op\+If\+Needed(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Pack\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Reduced\+Input(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Get\+Simd256\+Unary\+Kind(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Is\+Default\+Pack\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Revectorized\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Set\+Revectorized\+Node(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Op\+Index\+::valid().



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Replace\+Lane().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a3e549af8037b14db5e8d3671b67e5b60_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_a3e549af8037b14db5e8d3671b67e5b60_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ae7de885f3c9a2e099bab7c017033d901}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ae7de885f3c9a2e099bab7c017033d901}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!Store@{Store}}
\index{Store@{Store}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Store()}{Store()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} REDUCE\+\_\+\+INPUT\+\_\+\+GRAPH() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::Store (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}}}]{ig\+\_\+index,  }\item[{const \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1StoreOp}{Store\+Op}} \&}]{store }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 780 of file wasm-\/revec-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{780                                                                             \{}
\DoxyCodeLine{781     PackNode* pnode = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad4a6ff17103f70ad1a292a1cf77be43a}{GetPackNode}}(ig\_index);}
\DoxyCodeLine{782     \textcolor{keywordflow}{if} (!pnode) \{}
\DoxyCodeLine{783       \textcolor{keywordflow}{return} Adapter::ReduceInputGraphStore(ig\_index, \mbox{\hyperlink{flag-definitions_8h_a88efda0d30f0789fdb73665260750735}{store}});}
\DoxyCodeLine{784     \}}
\DoxyCodeLine{785 }
\DoxyCodeLine{786     \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a0a87c55b6d909048c3f4b6e8ec76f3e4}{OpIndex}} og\_index = pnode-\/>RevectorizedNode();}
\DoxyCodeLine{787     \textcolor{comment}{// Skip revectorized node.}}
\DoxyCodeLine{788     \textcolor{keywordflow}{if} (!og\_index.valid()) \{}
\DoxyCodeLine{789       \textcolor{keyword}{const} StoreOp\& start =}
\DoxyCodeLine{790           (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_a1f39c55b26d589db120a1f5cfb93b243}{GetStartOperation}}(pnode, ig\_index, \mbox{\hyperlink{flag-definitions_8h_a88efda0d30f0789fdb73665260750735}{store}}))}
\DoxyCodeLine{791               .\textcolor{keyword}{template} Cast<StoreOp>();}
\DoxyCodeLine{792       \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(start.base(), \mbox{\hyperlink{flag-definitions_8h_a88efda0d30f0789fdb73665260750735}{store}}.base());}
\DoxyCodeLine{793 }
\DoxyCodeLine{794       \textcolor{comment}{// It's possible that an OOB is trapped at the higher 128-\/bit address}}
\DoxyCodeLine{795       \textcolor{comment}{// after the lower 128-\/bit store is executed. To ensure a consistent}}
\DoxyCodeLine{796       \textcolor{comment}{// memory state before and after revectorization, emit the first 128-\/bit}}
\DoxyCodeLine{797       \textcolor{comment}{// store before the 256-\/bit revectorized store.}}
\DoxyCodeLine{798       \textcolor{keywordflow}{if} (ig\_index == pnode-\/>nodes()[0]) \{}
\DoxyCodeLine{799         Adapter::ReduceInputGraphStore(ig\_index, \mbox{\hyperlink{flag-definitions_8h_a88efda0d30f0789fdb73665260750735}{store}});}
\DoxyCodeLine{800       \}}
\DoxyCodeLine{801 }
\DoxyCodeLine{802       \textcolor{keyword}{auto} base = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} MapToNewGraph(\mbox{\hyperlink{flag-definitions_8h_a88efda0d30f0789fdb73665260750735}{store}}.base());}
\DoxyCodeLine{803       \textcolor{comment}{// We need to use store's index here due to there would be different}}
\DoxyCodeLine{804       \textcolor{comment}{// ChangeOps from the same index. If start is not store, it's possible}}
\DoxyCodeLine{805       \textcolor{comment}{// that the ChangeOp of start index is not visited yet.}}
\DoxyCodeLine{806       \textcolor{keyword}{auto} \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}} = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} MapToNewGraph(\mbox{\hyperlink{flag-definitions_8h_a88efda0d30f0789fdb73665260750735}{store}}.index());}
\DoxyCodeLine{807       V<Simd256> \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}} = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}{analyzer\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer_ad3ccb7b2b9b6ffe1c4ccddd175edc86d}{GetReducedInput}}(pnode);}
\DoxyCodeLine{808       \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(\mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.valid());}
\DoxyCodeLine{809 }
\DoxyCodeLine{810       \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ae7de885f3c9a2e099bab7c017033d901}{Store}}(base, \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}, \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}, \mbox{\hyperlink{flag-definitions_8h_a88efda0d30f0789fdb73665260750735}{store}}.kind, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1MemoryRepresentation_adeecd1e77b423ebac0362fe8aa8dd89d}{MemoryRepresentation::Simd256}}(),}
\DoxyCodeLine{811                \mbox{\hyperlink{flag-definitions_8h_a88efda0d30f0789fdb73665260750735}{store}}.write\_barrier, start.offset);}
\DoxyCodeLine{812 }
\DoxyCodeLine{813       \textcolor{comment}{// Set an arbitrary valid opindex here to skip reduce later.}}
\DoxyCodeLine{814       pnode-\/>SetRevectorizedNode(ig\_index);}
\DoxyCodeLine{815     \}}
\DoxyCodeLine{816 }
\DoxyCodeLine{817     \textcolor{comment}{// No extract op needed for Store.}}
\DoxyCodeLine{818     \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex_a19b67749ed68fc8a4883e936589372cc}{OpIndex::Invalid}}();}
\DoxyCodeLine{819   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::analyzer\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Store\+Op\+::base(), v8\+::internal\+::\+DCHECK(), DCHECK\+\_\+\+EQ, v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Pack\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Reduced\+Input(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Analyzer\+::\+Get\+Start\+Operation(), v8\+::internal\+::index, v8\+::internal\+::compiler\+::turboshaft\+::\+Op\+Index\+::\+Invalid(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::nodes(), v8\+::internal\+::compiler\+::turboshaft\+::\+Store\+Op\+::offset, v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Revectorized\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Pack\+Node\+::\+Set\+Revectorized\+Node(), v8\+::internal\+::compiler\+::turboshaft\+::\+Memory\+Representation\+::\+Simd256(), store(), v8\+::internal\+::compiler\+::turboshaft\+::\+Op\+Index\+::valid(), and v8\+::internal\+::value.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ae7de885f3c9a2e099bab7c017033d901_cgraph}
\end{center}
\end{figure}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ade42bfe6399d18dee4f77b4ec28f317a}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!analyzer\_@{analyzer\_}}
\index{analyzer\_@{analyzer\_}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{analyzer\_}{analyzer\_}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecAnalyzer}{Wasm\+Revec\+Analyzer}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::analyzer\+\_\+ = $\ast$\mbox{\hyperlink{interpreter-builtins-x64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\+\_\+\+\_\+}} data() -\/$>$ wasm\+\_\+revec\+\_\+analyzer()\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 1376 of file wasm-\/revec-\/reducer.\+h.



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Fix\+Loop\+Phi(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Get\+Extract\+Op\+If\+Needed(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Load(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Phi(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Reduce\+Input\+Graph\+Operation(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Binop(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Constant(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Load\+Transform(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Replace\+Lane(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Shift(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Shuffle(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Splat(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Ternary(), v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Simd128\+Unary(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer$<$ Next $>$\+::\+Store().

\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ab65139a0b8ab50c3acd17fbf7383ae3c}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer_ab65139a0b8ab50c3acd17fbf7383ae3c}} 
\index{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}!module\_@{module\_}}
\index{module\_@{module\_}!v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::WasmRevecReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{module\_}{module\_}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
const \mbox{\hyperlink{structv8_1_1internal_1_1wasm_1_1WasmModule}{wasm\+::\+Wasm\+Module}}$\ast$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WasmRevecReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Wasm\+Revec\+Reducer}}$<$ Next $>$\+::module\+\_\+ = \mbox{\hyperlink{interpreter-builtins-x64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\+\_\+\+\_\+}} data() -\/$>$ wasm\+\_\+module()\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 1375 of file wasm-\/revec-\/reducer.\+h.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/mnt/\+V8\+Source\+Code/src/compiler/turboshaft/\mbox{\hyperlink{copying-phase_8h}{copying-\/phase.\+h}}\item 
/mnt/\+V8\+Source\+Code/src/compiler/turboshaft/\mbox{\hyperlink{wasm-revec-reducer_8h}{wasm-\/revec-\/reducer.\+h}}\end{DoxyCompactItemize}
