$date
	Fri Dec 03 16:38:22 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_counter $end
$var wire 4 ! hipass_in [3:0] $end
$var wire 4 " count [3:0] $end
$var reg 1 # clk $end
$var reg 2 $ en [1:0] $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 2 % en [1:0] $end
$var wire 4 & hipass_in [3:0] $end
$var reg 4 ' count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
0#
b0 "
b0 !
$end
#5000
1#
#10000
0#
#15000
1#
#20000
b10 $
b10 %
0#
#25000
1#
#30000
0#
#35000
1#
#38000
b1 "
b1 '
b11 $
b11 %
#40000
0#
#45000
b10 "
b10 '
1#
#50000
0#
#55000
b11 "
b11 '
1#
#60000
0#
#65000
b100 "
b100 '
1#
#70000
0#
#75000
b101 "
b101 '
1#
#80000
0#
#85000
b110 "
b110 '
1#
#88000
b0 "
b0 '
b0 $
b0 %
#90000
0#
#95000
1#
#100000
0#
#105000
1#
#110000
0#
#115000
1#
#118000
