{"vcs1":{"timestamp_begin":1696224628.529321128, "rt":3.93, "ut":2.55, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696224627.720752196}
{"VCS_COMP_START_TIME": 1696224627.720752196}
{"VCS_COMP_END_TIME": 1696224632.556352810}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 341716}}
