// Seed: 3605290589
module module_0 (
    output tri0 id_0
    , id_2
);
  logic id_3;
endmodule
module module_1 (
    inout  logic id_0,
    output wand  id_1,
    input  wand  id_2,
    output tri0  id_3
);
  wire id_5;
  wire id_6;
  ;
  module_0 modCall_1 (id_3);
  assign id_0 = -1;
  for (id_7 = 1 ==? -1; 1; id_0 = -1) begin : LABEL_0
    logic id_8;
    ;
  end
  wire id_9;
endmodule
module module_2 (
    input tri id_0,
    input uwire id_1,
    output supply0 id_2,
    output tri1 id_3,
    output uwire id_4,
    output tri1 id_5,
    input tri1 id_6
);
  module_0 modCall_1 (id_3);
  wire id_8;
  ;
  wire id_9;
endmodule
