\hypertarget{struct_m_t_b_d_w_t___type}{}\section{M\+T\+B\+D\+W\+T\+\_\+\+Type Struct Reference}
\label{struct_m_t_b_d_w_t___type}\index{MTBDWT\_Type@{MTBDWT\_Type}}


{\ttfamily \#include $<$K32\+L2\+B31\+A.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b_d_w_t___type_a9549c4cef02a58746721348d670e4672}{C\+T\+RL}}
\item 
\mbox{\Hypertarget{struct_m_t_b_d_w_t___type_ac8c74521f9046fb165e5340648fde167}\label{struct_m_t_b_d_w_t___type_ac8c74521f9046fb165e5340648fde167}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}28\mbox{]}
\item 
\mbox{\Hypertarget{struct_m_t_b_d_w_t___type_a36d89e7985c7f5e05d83bbaba5694dd6}\label{struct_m_t_b_d_w_t___type_a36d89e7985c7f5e05d83bbaba5694dd6}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_m_t_b_d_w_t___type_a0c446648987aaee5bb2cd7c8a2e95519}{COMP}}\\
\>\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_m_t_b_d_w_t___type_a5c955643593b4aedbe9f84f054d26522}{MASK}}\\
\>\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_m_t_b_d_w_t___type_afd5a884a462a6723edaced63ba23ba4e}{FCT}}\\
\>uint8\_t {\bfseries RESERVED\_0} \mbox{[}4\mbox{]}\\
\} {\bfseries COMPARATOR} \mbox{[}2\mbox{]}\\

\end{tabbing}\item 
\mbox{\Hypertarget{struct_m_t_b_d_w_t___type_a58f4945ef26d5e7445535c45a4b9a41c}\label{struct_m_t_b_d_w_t___type_a58f4945ef26d5e7445535c45a4b9a41c}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}448\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b_d_w_t___type_a2ccafb211d059f7673357ae5bd2c6f18}{T\+B\+C\+T\+RL}}
\item 
\mbox{\Hypertarget{struct_m_t_b_d_w_t___type_ab94602d1d19ef947e697256be9e503ea}\label{struct_m_t_b_d_w_t___type_ab94602d1d19ef947e697256be9e503ea}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}3524\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b_d_w_t___type_af02c1de4dc7a10addebde14fb6e4fa40}{D\+E\+V\+I\+C\+E\+C\+FG}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b_d_w_t___type_afbfc4df5e76d5106a7e22475e477a468}{D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b_d_w_t___type_a6d57dd25c691557286930237edb832ab}{P\+E\+R\+I\+P\+H\+I\+D4}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b_d_w_t___type_a97fbe48fa2f04fa8bd5f27b255d5e0ab}{P\+E\+R\+I\+P\+H\+I\+D5}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b_d_w_t___type_acd8505982b40f4478a3d82c4e0c884b4}{P\+E\+R\+I\+P\+H\+I\+D6}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b_d_w_t___type_ace00880bb4cdd91134d59cd85324c681}{P\+E\+R\+I\+P\+H\+I\+D7}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b_d_w_t___type_abccabeeb775d571ffd814f5d21937eab}{P\+E\+R\+I\+P\+H\+I\+D0}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b_d_w_t___type_a16ec4a15479493f070d74c29f4e244c5}{P\+E\+R\+I\+P\+H\+I\+D1}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b_d_w_t___type_a94da77c610b86d788d32cc8cb6871d23}{P\+E\+R\+I\+P\+H\+I\+D2}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b_d_w_t___type_a9ebff4a243ecc983d7f4de875b7669d6}{P\+E\+R\+I\+P\+H\+I\+D3}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_m_t_b_d_w_t___type_af0ce339042860625e784ddae3ef2e2b7}{C\+O\+M\+P\+ID}} \mbox{[}4\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
M\+T\+B\+D\+WT -\/ Register Layout Typedef 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_m_t_b_d_w_t___type_a0c446648987aaee5bb2cd7c8a2e95519}\label{struct_m_t_b_d_w_t___type_a0c446648987aaee5bb2cd7c8a2e95519}} 
\index{MTBDWT\_Type@{MTBDWT\_Type}!COMP@{COMP}}
\index{COMP@{COMP}!MTBDWT\_Type@{MTBDWT\_Type}}
\subsubsection{\texorpdfstring{COMP}{COMP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+O\+MP}

M\+T\+B\+\_\+\+D\+WT Comparator Register, array offset\+: 0x20, array step\+: 0x10 \mbox{\Hypertarget{struct_m_t_b_d_w_t___type_af0ce339042860625e784ddae3ef2e2b7}\label{struct_m_t_b_d_w_t___type_af0ce339042860625e784ddae3ef2e2b7}} 
\index{MTBDWT\_Type@{MTBDWT\_Type}!COMPID@{COMPID}}
\index{COMPID@{COMPID}!MTBDWT\_Type@{MTBDWT\_Type}}
\subsubsection{\texorpdfstring{COMPID}{COMPID}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t C\+O\+M\+P\+ID\mbox{[}4\mbox{]}}

Component ID Register, array offset\+: 0x\+F\+F0, array step\+: 0x4 \mbox{\Hypertarget{struct_m_t_b_d_w_t___type_a9549c4cef02a58746721348d670e4672}\label{struct_m_t_b_d_w_t___type_a9549c4cef02a58746721348d670e4672}} 
\index{MTBDWT\_Type@{MTBDWT\_Type}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!MTBDWT\_Type@{MTBDWT\_Type}}
\subsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t C\+T\+RL}

M\+TB D\+WT Control Register, offset\+: 0x0 \mbox{\Hypertarget{struct_m_t_b_d_w_t___type_af02c1de4dc7a10addebde14fb6e4fa40}\label{struct_m_t_b_d_w_t___type_af02c1de4dc7a10addebde14fb6e4fa40}} 
\index{MTBDWT\_Type@{MTBDWT\_Type}!DEVICECFG@{DEVICECFG}}
\index{DEVICECFG@{DEVICECFG}!MTBDWT\_Type@{MTBDWT\_Type}}
\subsubsection{\texorpdfstring{DEVICECFG}{DEVICECFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t D\+E\+V\+I\+C\+E\+C\+FG}

Device Configuration Register, offset\+: 0x\+F\+C8 \mbox{\Hypertarget{struct_m_t_b_d_w_t___type_afbfc4df5e76d5106a7e22475e477a468}\label{struct_m_t_b_d_w_t___type_afbfc4df5e76d5106a7e22475e477a468}} 
\index{MTBDWT\_Type@{MTBDWT\_Type}!DEVICETYPID@{DEVICETYPID}}
\index{DEVICETYPID@{DEVICETYPID}!MTBDWT\_Type@{MTBDWT\_Type}}
\subsubsection{\texorpdfstring{DEVICETYPID}{DEVICETYPID}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID}

Device Type Identifier Register, offset\+: 0x\+F\+CC \mbox{\Hypertarget{struct_m_t_b_d_w_t___type_afd5a884a462a6723edaced63ba23ba4e}\label{struct_m_t_b_d_w_t___type_afd5a884a462a6723edaced63ba23ba4e}} 
\index{MTBDWT\_Type@{MTBDWT\_Type}!FCT@{FCT}}
\index{FCT@{FCT}!MTBDWT\_Type@{MTBDWT\_Type}}
\subsubsection{\texorpdfstring{FCT}{FCT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+CT}

M\+T\+B\+\_\+\+D\+WT Comparator Function Register 0..M\+T\+B\+\_\+\+D\+WT Comparator Function Register 1, array offset\+: 0x28, array step\+: 0x10 \mbox{\Hypertarget{struct_m_t_b_d_w_t___type_a5c955643593b4aedbe9f84f054d26522}\label{struct_m_t_b_d_w_t___type_a5c955643593b4aedbe9f84f054d26522}} 
\index{MTBDWT\_Type@{MTBDWT\_Type}!MASK@{MASK}}
\index{MASK@{MASK}!MTBDWT\_Type@{MTBDWT\_Type}}
\subsubsection{\texorpdfstring{MASK}{MASK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+A\+SK}

M\+T\+B\+\_\+\+D\+WT Comparator Mask Register, array offset\+: 0x24, array step\+: 0x10 \mbox{\Hypertarget{struct_m_t_b_d_w_t___type_abccabeeb775d571ffd814f5d21937eab}\label{struct_m_t_b_d_w_t___type_abccabeeb775d571ffd814f5d21937eab}} 
\index{MTBDWT\_Type@{MTBDWT\_Type}!PERIPHID0@{PERIPHID0}}
\index{PERIPHID0@{PERIPHID0}!MTBDWT\_Type@{MTBDWT\_Type}}
\subsubsection{\texorpdfstring{PERIPHID0}{PERIPHID0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+E\+R\+I\+P\+H\+I\+D0}

Peripheral ID Register, offset\+: 0x\+F\+E0 \mbox{\Hypertarget{struct_m_t_b_d_w_t___type_a16ec4a15479493f070d74c29f4e244c5}\label{struct_m_t_b_d_w_t___type_a16ec4a15479493f070d74c29f4e244c5}} 
\index{MTBDWT\_Type@{MTBDWT\_Type}!PERIPHID1@{PERIPHID1}}
\index{PERIPHID1@{PERIPHID1}!MTBDWT\_Type@{MTBDWT\_Type}}
\subsubsection{\texorpdfstring{PERIPHID1}{PERIPHID1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+E\+R\+I\+P\+H\+I\+D1}

Peripheral ID Register, offset\+: 0x\+F\+E4 \mbox{\Hypertarget{struct_m_t_b_d_w_t___type_a94da77c610b86d788d32cc8cb6871d23}\label{struct_m_t_b_d_w_t___type_a94da77c610b86d788d32cc8cb6871d23}} 
\index{MTBDWT\_Type@{MTBDWT\_Type}!PERIPHID2@{PERIPHID2}}
\index{PERIPHID2@{PERIPHID2}!MTBDWT\_Type@{MTBDWT\_Type}}
\subsubsection{\texorpdfstring{PERIPHID2}{PERIPHID2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+E\+R\+I\+P\+H\+I\+D2}

Peripheral ID Register, offset\+: 0x\+F\+E8 \mbox{\Hypertarget{struct_m_t_b_d_w_t___type_a9ebff4a243ecc983d7f4de875b7669d6}\label{struct_m_t_b_d_w_t___type_a9ebff4a243ecc983d7f4de875b7669d6}} 
\index{MTBDWT\_Type@{MTBDWT\_Type}!PERIPHID3@{PERIPHID3}}
\index{PERIPHID3@{PERIPHID3}!MTBDWT\_Type@{MTBDWT\_Type}}
\subsubsection{\texorpdfstring{PERIPHID3}{PERIPHID3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+E\+R\+I\+P\+H\+I\+D3}

Peripheral ID Register, offset\+: 0x\+F\+EC \mbox{\Hypertarget{struct_m_t_b_d_w_t___type_a6d57dd25c691557286930237edb832ab}\label{struct_m_t_b_d_w_t___type_a6d57dd25c691557286930237edb832ab}} 
\index{MTBDWT\_Type@{MTBDWT\_Type}!PERIPHID4@{PERIPHID4}}
\index{PERIPHID4@{PERIPHID4}!MTBDWT\_Type@{MTBDWT\_Type}}
\subsubsection{\texorpdfstring{PERIPHID4}{PERIPHID4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+E\+R\+I\+P\+H\+I\+D4}

Peripheral ID Register, offset\+: 0x\+F\+D0 \mbox{\Hypertarget{struct_m_t_b_d_w_t___type_a97fbe48fa2f04fa8bd5f27b255d5e0ab}\label{struct_m_t_b_d_w_t___type_a97fbe48fa2f04fa8bd5f27b255d5e0ab}} 
\index{MTBDWT\_Type@{MTBDWT\_Type}!PERIPHID5@{PERIPHID5}}
\index{PERIPHID5@{PERIPHID5}!MTBDWT\_Type@{MTBDWT\_Type}}
\subsubsection{\texorpdfstring{PERIPHID5}{PERIPHID5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+E\+R\+I\+P\+H\+I\+D5}

Peripheral ID Register, offset\+: 0x\+F\+D4 \mbox{\Hypertarget{struct_m_t_b_d_w_t___type_acd8505982b40f4478a3d82c4e0c884b4}\label{struct_m_t_b_d_w_t___type_acd8505982b40f4478a3d82c4e0c884b4}} 
\index{MTBDWT\_Type@{MTBDWT\_Type}!PERIPHID6@{PERIPHID6}}
\index{PERIPHID6@{PERIPHID6}!MTBDWT\_Type@{MTBDWT\_Type}}
\subsubsection{\texorpdfstring{PERIPHID6}{PERIPHID6}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+E\+R\+I\+P\+H\+I\+D6}

Peripheral ID Register, offset\+: 0x\+F\+D8 \mbox{\Hypertarget{struct_m_t_b_d_w_t___type_ace00880bb4cdd91134d59cd85324c681}\label{struct_m_t_b_d_w_t___type_ace00880bb4cdd91134d59cd85324c681}} 
\index{MTBDWT\_Type@{MTBDWT\_Type}!PERIPHID7@{PERIPHID7}}
\index{PERIPHID7@{PERIPHID7}!MTBDWT\_Type@{MTBDWT\_Type}}
\subsubsection{\texorpdfstring{PERIPHID7}{PERIPHID7}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+E\+R\+I\+P\+H\+I\+D7}

Peripheral ID Register, offset\+: 0x\+F\+DC \mbox{\Hypertarget{struct_m_t_b_d_w_t___type_a2ccafb211d059f7673357ae5bd2c6f18}\label{struct_m_t_b_d_w_t___type_a2ccafb211d059f7673357ae5bd2c6f18}} 
\index{MTBDWT\_Type@{MTBDWT\_Type}!TBCTRL@{TBCTRL}}
\index{TBCTRL@{TBCTRL}!MTBDWT\_Type@{MTBDWT\_Type}}
\subsubsection{\texorpdfstring{TBCTRL}{TBCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+B\+C\+T\+RL}

M\+T\+B\+\_\+\+D\+WT Trace Buffer Control Register, offset\+: 0x200 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
device/\mbox{\hyperlink{_k32_l2_b31_a_8h}{K32\+L2\+B31\+A.\+h}}\end{DoxyCompactItemize}
