{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766678306645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766678306645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 25 22:58:26 2025 " "Processing started: Thu Dec 25 22:58:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766678306645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1766678306645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V_Red-Mackerel_Core -c Core --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V_Red-Mackerel_Core -c Core --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1766678306645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1766678307025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1766678307025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vscode_files/risc-v_project/risc-v_core_2.0/src/state_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vscode_files/risc-v_project/risc-v_core_2.0/src/state_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Fetch-rtl " "Found design unit 1: State_Fetch-rtl" {  } { { "../SRC/State_Fetch.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/State_Fetch.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766678322632 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Fetch " "Found entity 1: State_Fetch" {  } { { "../SRC/State_Fetch.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/State_Fetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766678322632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766678322632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vscode_files/risc-v_project/risc-v_core_2.0/src/state_execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vscode_files/risc-v_project/risc-v_core_2.0/src/state_execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Execute-rtl " "Found design unit 1: State_Execute-rtl" {  } { { "../SRC/State_Execute.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/State_Execute.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766678322634 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Execute " "Found entity 1: State_Execute" {  } { { "../SRC/State_Execute.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/State_Execute.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766678322634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766678322634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vscode_files/risc-v_project/risc-v_core_2.0/src/state_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vscode_files/risc-v_project/risc-v_core_2.0/src/state_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Decode-rtl " "Found design unit 1: State_Decode-rtl" {  } { { "../SRC/State_Decode.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/State_Decode.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766678322635 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Decode " "Found entity 1: State_Decode" {  } { { "../SRC/State_Decode.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/State_Decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766678322635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766678322635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vscode_files/risc-v_project/risc-v_core_2.0/src/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vscode_files/risc-v_project/risc-v_core_2.0/src/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-rtl " "Found design unit 1: Register_File-rtl" {  } { { "../SRC/Register_File.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/Register_File.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766678322636 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "../SRC/Register_File.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/Register_File.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766678322636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766678322636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vscode_files/risc-v_project/risc-v_core_2.0/src/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vscode_files/risc-v_project/risc-v_core_2.0/src/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2to1-rtl " "Found design unit 1: Mux_2to1-rtl" {  } { { "../SRC/Mux_2to1.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/Mux_2to1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766678322638 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1 " "Found entity 1: Mux_2to1" {  } { { "../SRC/Mux_2to1.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/Mux_2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766678322638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766678322638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vscode_files/risc-v_project/risc-v_core_2.0/src/hazard_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vscode_files/risc-v_project/risc-v_core_2.0/src/hazard_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hazard_Unit-rtl " "Found design unit 1: Hazard_Unit-rtl" {  } { { "../SRC/Hazard_Unit.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/Hazard_Unit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766678322639 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Unit " "Found entity 1: Hazard_Unit" {  } { { "../SRC/Hazard_Unit.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/Hazard_Unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766678322639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766678322639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vscode_files/risc-v_project/risc-v_core_2.0/src/decoder_rv32i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vscode_files/risc-v_project/risc-v_core_2.0/src/decoder_rv32i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_RV32I-rtl " "Found design unit 1: Decoder_RV32I-rtl" {  } { { "../SRC/Decoder_RV32I.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/Decoder_RV32I.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766678322640 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_RV32I " "Found entity 1: Decoder_RV32I" {  } { { "../SRC/Decoder_RV32I.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/Decoder_RV32I.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766678322640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766678322640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vscode_files/risc-v_project/risc-v_core_2.0/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vscode_files/risc-v_project/risc-v_core_2.0/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "../SRC/ALU.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766678322641 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../SRC/ALU.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766678322641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766678322641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.bdf 1 1 " "Found 1 design units, including 1 entities, in source file core.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Core " "Found entity 1: Core" {  } { { "Core.bdf" "" { Schematic "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/Quartus/Core.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766678322642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766678322642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Core " "Elaborating entity \"Core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1766678322695 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Decoder_RV32I inst " "Port \"clk\" of type Decoder_RV32I and instance \"inst\" is missing source signal" {  } { { "Core.bdf" "" { Schematic "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/Quartus/Core.bdf" { { 160 472 696 336 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Design Software" 0 -1 1766678322702 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk State_Fetch inst3 " "Port \"clk\" of type State_Fetch and instance \"inst3\" is missing source signal" {  } { { "Core.bdf" "" { Schematic "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/Quartus/Core.bdf" { { 104 24 328 248 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Design Software" 0 -1 1766678322702 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Register_File inst2 " "Port \"clk\" of type Register_File and instance \"inst2\" is missing source signal" {  } { { "Core.bdf" "" { Schematic "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/Quartus/Core.bdf" { { 440 904 1120 616 "inst2" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Design Software" 0 -1 1766678322702 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk State_Decode inst4 " "Port \"clk\" of type State_Decode and instance \"inst4\" is missing source signal" {  } { { "Core.bdf" "" { Schematic "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/Quartus/Core.bdf" { { 144 1400 1656 416 "inst4" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Design Software" 0 -1 1766678322703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_RV32I Decoder_RV32I:inst " "Elaborating entity \"Decoder_RV32I\" for hierarchy \"Decoder_RV32I:inst\"" {  } { { "Core.bdf" "inst" { Schematic "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/Quartus/Core.bdf" { { 160 472 696 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766678322707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_Fetch State_Fetch:inst3 " "Elaborating entity \"State_Fetch\" for hierarchy \"State_Fetch:inst3\"" {  } { { "Core.bdf" "inst3" { Schematic "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/Quartus/Core.bdf" { { 104 24 328 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766678322727 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction State_Fetch.vhd(35) " "VHDL Process Statement warning at State_Fetch.vhd(35): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/State_Fetch.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/State_Fetch.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1766678322728 "|Core|State_Fetch:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction_addr State_Fetch.vhd(36) " "VHDL Process Statement warning at State_Fetch.vhd(36): signal \"instruction_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/State_Fetch.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/State_Fetch.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1766678322728 "|Core|State_Fetch:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:inst2 " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:inst2\"" {  } { { "Core.bdf" "inst2" { Schematic "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/Quartus/Core.bdf" { { 440 904 1120 616 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766678322761 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x Register_File.vhd(39) " "VHDL Process Statement warning at Register_File.vhd(39): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/Register_File.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/Register_File.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1766678322770 "|Core|Register_File:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs1_addr Register_File.vhd(39) " "VHDL Process Statement warning at Register_File.vhd(39): signal \"rs1_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/Register_File.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/Register_File.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1766678322770 "|Core|Register_File:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x Register_File.vhd(40) " "VHDL Process Statement warning at Register_File.vhd(40): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/Register_File.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/Register_File.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1766678322770 "|Core|Register_File:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs2_addr Register_File.vhd(40) " "VHDL Process Statement warning at Register_File.vhd(40): signal \"rs2_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/Register_File.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/Register_File.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1766678322771 "|Core|Register_File:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_Decode State_Decode:inst4 " "Elaborating entity \"State_Decode\" for hierarchy \"State_Decode:inst4\"" {  } { { "Core.bdf" "inst4" { Schematic "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/Quartus/Core.bdf" { { 144 1400 1656 416 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1766678322859 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction State_Decode.vhd(84) " "VHDL Process Statement warning at State_Decode.vhd(84): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/State_Decode.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/State_Decode.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1766678322860 "|Core|State_Decode:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct_3 State_Decode.vhd(85) " "VHDL Process Statement warning at State_Decode.vhd(85): signal \"funct_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/State_Decode.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/State_Decode.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1766678322860 "|Core|State_Decode:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct_7 State_Decode.vhd(86) " "VHDL Process Statement warning at State_Decode.vhd(86): signal \"funct_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/State_Decode.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/State_Decode.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1766678322860 "|Core|State_Decode:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate State_Decode.vhd(87) " "VHDL Process Statement warning at State_Decode.vhd(87): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/State_Decode.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/State_Decode.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1766678322860 "|Core|State_Decode:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs1_addr State_Decode.vhd(88) " "VHDL Process Statement warning at State_Decode.vhd(88): signal \"rs1_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/State_Decode.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/State_Decode.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1766678322860 "|Core|State_Decode:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs2_addr State_Decode.vhd(89) " "VHDL Process Statement warning at State_Decode.vhd(89): signal \"rs2_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/State_Decode.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/State_Decode.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1766678322860 "|Core|State_Decode:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs1_data State_Decode.vhd(90) " "VHDL Process Statement warning at State_Decode.vhd(90): signal \"rs1_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/State_Decode.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/State_Decode.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1766678322860 "|Core|State_Decode:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs2_data State_Decode.vhd(91) " "VHDL Process Statement warning at State_Decode.vhd(91): signal \"rs2_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/State_Decode.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/State_Decode.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1766678322860 "|Core|State_Decode:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_addr State_Decode.vhd(92) " "VHDL Process Statement warning at State_Decode.vhd(92): signal \"rd_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/State_Decode.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/State_Decode.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1766678322860 "|Core|State_Decode:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_write_en State_Decode.vhd(93) " "VHDL Process Statement warning at State_Decode.vhd(93): signal \"rd_write_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/State_Decode.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/State_Decode.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1766678322860 "|Core|State_Decode:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_mux_exe State_Decode.vhd(94) " "VHDL Process Statement warning at State_Decode.vhd(94): signal \"sel_mux_exe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../SRC/State_Decode.vhd" "" { Text "D:/VsCode_Files/RISC-V_Project/RISC-V_CORE_2.0/SRC/State_Decode.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1766678322860 "|Core|State_Decode:inst4"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766678323092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 25 22:58:43 2025 " "Processing ended: Thu Dec 25 22:58:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766678323092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766678323092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766678323092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1766678323092 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766678329495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766678329495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 25 22:58:49 2025 " "Processing started: Thu Dec 25 22:58:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766678329495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1766678329495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp RISC-V_Red-Mackerel_Core -c Core --netlist_type=sgate " "Command: quartus_npp RISC-V_Red-Mackerel_Core -c Core --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1766678329495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1766678329667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4587 " "Peak virtual memory: 4587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766678329786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 25 22:58:49 2025 " "Processing ended: Thu Dec 25 22:58:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766678329786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766678329786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766678329786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1766678329786 ""}
