Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb  4 11:09:51 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DESERIALIZER_B_wrapp_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_DESERIALIZER_B_wrapp_0_0 (cri.nz:user:DESERIALIZER_B_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb  4 11:03:52 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DESERIALIZER_B_wrapp_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_DESERIALIZER_B_wrapp_0_0 (cri.nz:user:DESERIALIZER_B_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb  4 09:05:52 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_SDDR_TT_AXI_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_SDDR_TT_AXI_wrapper_0_0 (cri.nz:user:SDDR_TT_AXI_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb  3 11:49:38 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_SDDR_CT_AXI_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_SDDR_CT_AXI_wrapper_0_0 (cri.nz:user:SDDR_CT_AXI_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb  3 09:34:39 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_SDDR_AXI_ST_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_SDDR_AXI_ST_wrapper_0_0 (cri.nz:user:SDDR_AXI_ST_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan 22 12:09:11 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DESERIALIZER_B_wrapp_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_DESERIALIZER_B_wrapp_0_0 (cri.nz:user:DESERIALIZER_B_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan 22 11:25:32 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DESERIALIZER_B_wrapp_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_DESERIALIZER_B_wrapp_0_0 (cri.nz:user:DESERIALIZER_B_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan 22 10:46:35 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DESERIALIZER_B_wrapp_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of SP_OV_DESERIALIZER_B_wrapp_0_0 (cri.nz:user:DESERIALIZER_B_wrapper:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'SP_OV_DESERIALIZER_B_wrapp_0_0'.


-Upgrade has added interface 'SET_CLK' (xilinx.com:signal:clock:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'SP_OV_DESERIALIZER_B_wrapp_0_0'. These changes may impact your design.


-Upgrade has added port 'SET_CLK'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan 22 10:07:48 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DESERIALIZER_B_wrapp_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_DESERIALIZER_B_wrapp_0_0 (cri.nz:user:DESERIALIZER_B_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan 22 09:53:20 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DESERIALIZER_B_wrapp_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of SP_OV_DESERIALIZER_B_wrapp_0_0 (cri.nz:user:DESERIALIZER_B_wrapper:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'SP_OV_DESERIALIZER_B_wrapp_0_0'.


-Upgrade has added interface 'IDELAY_DEBUG' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'SP_OV_DESERIALIZER_B_wrapp_0_0'. These changes may impact your design.


-Upgrade has added port 'IDELAY_DEBUG_araddr'

-Upgrade has added port 'IDELAY_DEBUG_arready'

-Upgrade has added port 'IDELAY_DEBUG_arvalid'

-Upgrade has added port 'IDELAY_DEBUG_awaddr'

-Upgrade has added port 'IDELAY_DEBUG_awready'

-Upgrade has added port 'IDELAY_DEBUG_awvalid'

-Upgrade has added port 'IDELAY_DEBUG_bready'

-Upgrade has added port 'IDELAY_DEBUG_bresp'

-Upgrade has added port 'IDELAY_DEBUG_bvalid'

-Upgrade has added port 'IDELAY_DEBUG_rdata'

-Upgrade has added port 'IDELAY_DEBUG_rready'

-Upgrade has added port 'IDELAY_DEBUG_rresp'

-Upgrade has added port 'IDELAY_DEBUG_rvalid'

-Upgrade has added port 'IDELAY_DEBUG_wdata'

-Upgrade has added port 'IDELAY_DEBUG_wready'

-Upgrade has added port 'IDELAY_DEBUG_wstrb'

-Upgrade has added port 'IDELAY_DEBUG_wvalid'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan 22 09:29:17 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DESERIALIZER_B_wrapp_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_DESERIALIZER_B_wrapp_0_0 (cri.nz:user:DESERIALIZER_B_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan 22 08:46:49 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DESERIALIZER_B_wrapp_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_DESERIALIZER_B_wrapp_0_0 (cri.nz:user:DESERIALIZER_B_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan 21 16:31:25 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DESERIALIZER_B_wrapp_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_DESERIALIZER_B_wrapp_0_0 (cri.nz:user:DESERIALIZER_B_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan 21 13:37:20 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DESERIALIZER_B_wrapp_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_DESERIALIZER_B_wrapp_0_0 (cri.nz:user:DESERIALIZER_B_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan 21 12:29:04 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_SDDR_CT_AXI_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_SDDR_CT_AXI_wrapper_0_0 (cri.nz:user:SDDR_CT_AXI_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan 21 11:00:30 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_SDDR_TT_AXI_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_SDDR_TT_AXI_wrapper_0_0 (cri.nz:user:SDDR_TT_AXI_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan 21 10:14:37 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_SDDR_AXI_ST_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_SDDR_AXI_ST_wrapper_0_0 (cri.nz:user:SDDR_AXI_ST_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan 21 10:07:44 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_SDDR_TT_AXI_wrapper_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of SP_OV_SDDR_TT_AXI_wrapper_0_0 (cri.nz:user:SDDR_TT_AXI_wrapper:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'SP_OV_SDDR_TT_AXI_wrapper_0_0'. These changes may impact your design.


-Upgraded port 'T0' width 8 differs from original width 4

-Upgraded port 'T1' width 8 differs from original width 4

-Upgraded port 'T2' width 8 differs from original width 4

-Upgraded port 'T3' width 8 differs from original width 4

-Upgraded port 'T4' width 8 differs from original width 4







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan 21 10:07:44 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_SDDR_CT_AXI_wrapper_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of SP_OV_SDDR_CT_AXI_wrapper_0_0 (cri.nz:user:SDDR_CT_AXI_wrapper:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'SP_OV_SDDR_CT_AXI_wrapper_0_0'. These changes may impact your design.


-Upgraded port 'T1' width 8 differs from original width 4

-Upgraded port 'T2' width 8 differs from original width 4







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan 21 10:07:44 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_SDDR_AXI_ST_wrapper_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of SP_OV_SDDR_AXI_ST_wrapper_0_0 (cri.nz:user:SDDR_AXI_ST_wrapper:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'SP_OV_SDDR_AXI_ST_wrapper_0_0'. These changes may impact your design.


-Upgraded port 'T1' width 8 differs from original width 4







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan 21 10:01:43 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_SDDR_TT_AXI_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_SDDR_TT_AXI_wrapper_0_0 (cri.nz:user:SDDR_TT_AXI_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan 21 10:01:43 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_SDDR_CT_AXI_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_SDDR_CT_AXI_wrapper_0_0 (cri.nz:user:SDDR_CT_AXI_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan 21 10:01:43 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_SDDR_AXI_ST_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_SDDR_AXI_ST_wrapper_0_0 (cri.nz:user:SDDR_AXI_ST_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan 21 09:54:34 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DESERIALIZER_B_wrapp_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of SP_OV_DESERIALIZER_B_wrapp_0_0 (cri.nz:user:DESERIALIZER_B_wrapper:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'SP_OV_DESERIALIZER_B_wrapp_0_0'. These changes may impact your design.


-Upgraded port 'OT0' width 8 differs from original width 4

-Upgraded port 'OT1' width 8 differs from original width 4

-Upgraded port 'OT2' width 8 differs from original width 4

-Upgraded port 'OT3' width 8 differs from original width 4

-Upgraded port 'OT4' width 8 differs from original width 4







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan 16 10:37:17 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_SDDR_CT_AXI_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_SDDR_CT_AXI_wrapper_0_0 (cri.nz:user:SDDR_CT_AXI_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan 16 08:53:52 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DESERIALIZER_B_wrapp_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_DESERIALIZER_B_wrapp_0_0 (cri.nz:user:DESERIALIZER_B_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan 15 12:40:47 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DESERIALIZER_B_wrapp_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_DESERIALIZER_B_wrapp_0_0 (cri.nz:user:DESERIALIZER_B_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan 15 12:18:37 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DESERIALIZER_B_wrapp_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_DESERIALIZER_B_wrapp_0_0 (cri.nz:user:DESERIALIZER_B_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan 15 11:48:03 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DESERIALIZER_B_wrapp_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_DESERIALIZER_B_wrapp_0_0 (cri.nz:user:DESERIALIZER_B_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan  9 10:59:50 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_SCS_ST_AXI_PERIPH_wr_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_SCS_ST_AXI_PERIPH_wr_0_0 (cri.nz:user:SCS_ST_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan  9 10:59:50 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_SCS_CT_AXI_PERIPH_wr_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_SCS_CT_AXI_PERIPH_wr_0_0 (cri.nz:user:SCS_CT_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan  9 10:14:45 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_SCS_TT_AXI_PERIPH_wr_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of SP_OV_SCS_TT_AXI_PERIPH_wr_0_0 (cri.nz:user:SCS_TT_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'SP_OV_SCS_TT_AXI_PERIPH_wr_0_0'. These changes may impact your design.


-Upgraded port 'SCS_CLKS' width 16 differs from original width 8







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan  9 10:14:45 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_SCS_ST_AXI_PERIPH_wr_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of SP_OV_SCS_ST_AXI_PERIPH_wr_0_0 (cri.nz:user:SCS_ST_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'SP_OV_SCS_ST_AXI_PERIPH_wr_0_0'. These changes may impact your design.


-Upgraded port 'SCS_CLKS' width 16 differs from original width 8







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan  9 10:14:45 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_SCS_CT_AXI_PERIPH_wr_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of SP_OV_SCS_CT_AXI_PERIPH_wr_0_0 (cri.nz:user:SCS_CT_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'SP_OV_SCS_CT_AXI_PERIPH_wr_0_0'. These changes may impact your design.


-Upgraded port 'SCS_CLKS' width 16 differs from original width 8







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan  8 11:47:05 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_SCS_TT_AXI_PERIPH_wr_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_SCS_TT_AXI_PERIPH_wr_0_0 (cri.nz:user:SCS_TT_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan  8 09:20:44 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_SCS_TT_AXI_PERIPH_wr_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_SCS_TT_AXI_PERIPH_wr_0_0 (cri.nz:user:SCS_TT_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan  8 09:20:44 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_SCS_ST_AXI_PERIPH_wr_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_SCS_ST_AXI_PERIPH_wr_0_0 (cri.nz:user:SCS_ST_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan  8 09:20:44 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_SCS_CT_AXI_PERIPH_wr_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_SCS_CT_AXI_PERIPH_wr_0_0 (cri.nz:user:SCS_CT_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 13 16:09:36 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_TT_AXI_PERIPH_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_TT_AXI_PERIPH_wrapper_0_0 (cri.nz:user:TT_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 13 14:38:04 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_TT_AXI_PERIPH_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_TT_AXI_PERIPH_wrapper_0_0 (cri.nz:user:TT_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 13 10:53:09 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_TT_AXI_PERIPH_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_TT_AXI_PERIPH_wrapper_0_0 (cri.nz:user:TT_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 13 10:18:52 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_TT_AXI_PERIPH_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_TT_AXI_PERIPH_wrapper_0_0 (cri.nz:user:TT_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 13 09:27:19 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_TT_AXI_PERIPH_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_TT_AXI_PERIPH_wrapper_0_0 (cri.nz:user:TT_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 13 09:04:37 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_TT_AXI_PERIPH_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_TT_AXI_PERIPH_wrapper_0_0 (cri.nz:user:TT_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 12 16:42:12 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_TT_AXI_PERIPH_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_TT_AXI_PERIPH_wrapper_0_0 (cri.nz:user:TT_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 12 16:16:23 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_TT_AXI_PERIPH_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_TT_AXI_PERIPH_wrapper_0_0 (cri.nz:user:TT_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 12 16:04:42 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_TT_AXI_PERIPH_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_TT_AXI_PERIPH_wrapper_0_0 (cri.nz:user:TT_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 12 12:27:09 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_TT_AXI_PERIPH_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_TT_AXI_PERIPH_wrapper_0_0 (cri.nz:user:TT_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 12 12:12:17 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_TT_AXI_PERIPH_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_TT_AXI_PERIPH_wrapper_0_0 (cri.nz:user:TT_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 12 11:56:47 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_TT_AXI_PERIPH_wrapper_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of SP_OV_TT_AXI_PERIPH_wrapper_0_0 (cri.nz:user:TT_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'SP_OV_TT_AXI_PERIPH_wrapper_0_0'. These changes may impact your design.


-Upgrade has added port 'DEBUG1'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 12 11:34:05 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_TT_AXI_PERIPH_wrapper_0_0'

1. Summary
----------

SUCCESS in the upgrade of SP_OV_TT_AXI_PERIPH_wrapper_0_0 (cri.nz:user:TT_AXI_PERIPH_wrapper:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 12 11:02:17 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_TT_AXI_PERIPH_wrapper_0_0'

1. Summary
----------

SUCCESS in the upgrade of SP_OV_TT_AXI_PERIPH_wrapper_0_0 (cri.nz:user:TT_AXI_PERIPH_wrapper:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 12 10:43:19 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_TT_AXI_PERIPH_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_TT_AXI_PERIPH_wrapper_0_0 (cri.nz:user:TT_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 12 10:07:26 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_TT_AXI_PERIPH_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_TT_AXI_PERIPH_wrapper_0_0 (cri.nz:user:TT_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 11 15:38:02 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_TT_AXI_PERIPH_wrapper_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of SP_OV_TT_AXI_PERIPH_wrapper_0_0 (cri.nz:user:TT_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'SP_OV_TT_AXI_PERIPH_wrapper_0_0'. These changes may impact your design.


-Upgrade has added port 'DEBUG0'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 11 15:04:02 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_TT_AXI_PERIPH_wrapper_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of SP_OV_TT_AXI_PERIPH_wrapper_0_0 (cri.nz:user:TT_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'SP_OV_TT_AXI_PERIPH_wrapper_0_0'. These changes may impact your design.


-Upgrade has added port 'ACTIVE'

-Upgrade has added port 'D_RDY'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 10 12:38:03 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DDS_AXI_PERIPH_wrapp_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_DDS_AXI_PERIPH_wrapp_0_0 (cri.nz:user:DDS_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 10 12:03:52 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DDS_AXI_PERIPH_wrapp_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_DDS_AXI_PERIPH_wrapp_0_0 (cri.nz:user:DDS_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 10 11:29:38 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_P_COUNTER_wrapper_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of SP_OV_P_COUNTER_wrapper_0_0 (cri.nz:user:P_COUNTER_wrapper:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'SP_OV_P_COUNTER_wrapper_0_0'. These changes may impact your design.


-Upgrade has added port 'EX_STOP_RDY'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 10 11:17:59 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_P_COUNTER_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_P_COUNTER_wrapper_0_0 (cri.nz:user:P_COUNTER_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 10 10:56:22 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_P_COUNTER_wrapper_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of SP_OV_P_COUNTER_wrapper_0_0 (cri.nz:user:P_COUNTER_wrapper:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'SP_OV_P_COUNTER_wrapper_0_0'.


-Upgrade has added interface 'TRIG_RST' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'SP_OV_P_COUNTER_wrapper_0_0'. These changes may impact your design.


-Upgrade has added port 'MCLK'

-Upgrade has added port 'TRIG'

-Upgrade has added port 'TRIG_RST'

-Upgrade has added port 'ex_stop'

-Upgrade has added port 'ex_stop_en'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 10 09:14:50 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DDS_AXI_PERIPH_wrapp_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_DDS_AXI_PERIPH_wrapp_0_0 (cri.nz:user:DDS_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec  9 16:45:21 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DDS_AXI_PERIPH_wrapp_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_DDS_AXI_PERIPH_wrapp_0_0 (cri.nz:user:DDS_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec  9 16:23:01 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DDS_AXI_PERIPH_wrapp_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of SP_OV_DDS_AXI_PERIPH_wrapp_0_0 (cri.nz:user:DDS_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'SP_OV_DDS_AXI_PERIPH_wrapp_0_0'. These changes may impact your design.


-Upgrade has added port 'DEBUG2'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec  9 16:06:41 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DDS_AXI_PERIPH_wrapp_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_DDS_AXI_PERIPH_wrapp_0_0 (cri.nz:user:DDS_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec  9 15:53:03 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DDS_AXI_PERIPH_wrapp_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of SP_OV_DDS_AXI_PERIPH_wrapp_0_0 (cri.nz:user:DDS_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'SP_OV_DDS_AXI_PERIPH_wrapp_0_0'. These changes may impact your design.


-Upgrade has added port 'DEBUG'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec  9 14:38:13 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DDS_AXI_PERIPH_wrapp_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_DDS_AXI_PERIPH_wrapp_0_0 (cri.nz:user:DDS_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec  9 13:17:37 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_DDS_AXI_PERIPH_wrapp_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_DDS_AXI_PERIPH_wrapp_0_0 (cri.nz:user:DDS_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec  5 10:28:07 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_PG_AXI_PERIPH_wrapper_0_0'

1. Summary
----------

SUCCESS in the upgrade of SP_OV_PG_AXI_PERIPH_wrapper_0_0 (cri.nz:user:PG_AXI_PERIPH_wrapper:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec  5 10:10:55 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_PG_AXI_PERIPH_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_PG_AXI_PERIPH_wrapper_0_0 (cri.nz:user:PG_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec  4 16:29:32 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_CT_AXI_PERIPH_wrapper_0_0'

1. Summary
----------

SUCCESS in the upgrade of SP_OV_CT_AXI_PERIPH_wrapper_0_0 (cri.nz:user:CT_AXI_PERIPH_wrapper:1.0) from (Rev. 2) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec  4 16:19:54 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_CT_AXI_PERIPH_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_CT_AXI_PERIPH_wrapper_0_0 (cri.nz:user:CT_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec  4 15:52:09 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'SP_OV_CT_AXI_PERIPH_wrapper_0_0'

1. Summary
----------

SUCCESS in the conversion of SP_OV_CT_AXI_PERIPH_wrapper_0_0 (cri.nz:user:CT_AXI_PERIPH_wrapper:1.0 (Rev. 2)) to Vivado generation flows.

