#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000123ab30 .scope module, "tb_vga" "tb_vga" 2 3;
 .timescale -9 -12;
v00000000008a1d40_0 .var "clk", 0 0;
v00000000008a1e80_0 .net "display_on", 0 0, v0000000000872e60_0;  1 drivers
v00000000008a1340_0 .net "hsync", 0 0, v00000000008f4840_0;  1 drivers
v00000000008a10c0_0 .net "vsync", 0 0, v00000000008a1700_0;  1 drivers
v00000000008a18e0_0 .net "x_pos", 9 0, v00000000008a1b60_0;  1 drivers
v00000000008a1840_0 .net "y_pos", 9 0, v00000000008a1200_0;  1 drivers
S_000000000123b2f0 .scope module, "dut" "vga_controller" 2 8, 3 1 0, S_000000000123ab30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hsync";
    .port_info 2 /OUTPUT 1 "vsync";
    .port_info 3 /OUTPUT 10 "x_pos";
    .port_info 4 /OUTPUT 10 "y_pos";
    .port_info 5 /OUTPUT 1 "display_on";
P_000000000123b480 .param/l "H_BACK" 0 3 13, +C4<00000000000000000000000000110000>;
P_000000000123b4b8 .param/l "H_DISPLAY" 0 3 10, +C4<00000000000000000000001010000000>;
P_000000000123b4f0 .param/l "H_FRONT" 0 3 11, +C4<00000000000000000000000000010000>;
P_000000000123b528 .param/l "H_SYNC" 0 3 12, +C4<00000000000000000000000001100000>;
P_000000000123b560 .param/l "H_TOTAL" 0 3 14, +C4<00000000000000000000001100100000>;
P_000000000123b598 .param/l "V_BACK" 0 3 19, +C4<00000000000000000000000000100001>;
P_000000000123b5d0 .param/l "V_DISPLAY" 0 3 16, +C4<00000000000000000000000111100000>;
P_000000000123b608 .param/l "V_FRONT" 0 3 17, +C4<00000000000000000000000000001010>;
P_000000000123b640 .param/l "V_SYNC" 0 3 18, +C4<00000000000000000000000000000010>;
P_000000000123b678 .param/l "V_TOTAL" 0 3 20, +C4<00000000000000000000001000001101>;
v00000000008a5080_0 .net "clk", 0 0, v00000000008a1d40_0;  1 drivers
v0000000000872e60_0 .var "display_on", 0 0;
v000000000123b6c0_0 .var "h_count", 9 0;
v00000000008f4840_0 .var "hsync", 0 0;
v00000000008f48e0_0 .var "v_count", 9 0;
v00000000008a1700_0 .var "vsync", 0 0;
v00000000008a1b60_0 .var "x_pos", 9 0;
v00000000008a1200_0 .var "y_pos", 9 0;
E_0000000000896bb0 .event edge, v000000000123b6c0_0, v00000000008f48e0_0;
E_00000000008962b0 .event posedge, v00000000008a5080_0;
    .scope S_000000000123b2f0;
T_0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000000000123b6c0_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v00000000008f48e0_0, 0, 10;
    %end;
    .thread T_0;
    .scope S_000000000123b2f0;
T_1 ;
    %wait E_00000000008962b0;
    %load/vec4 v000000000123b6c0_0;
    %pad/u 32;
    %cmpi/u 799, 0, 32;
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v000000000123b6c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v000000000123b6c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000000000123b6c0_0, 0;
    %load/vec4 v00000000008f48e0_0;
    %pad/u 32;
    %cmpi/u 524, 0, 32;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v00000000008f48e0_0;
    %addi 1, 0, 10;
    %assign/vec4 v00000000008f48e0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000000008f48e0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000123b2f0;
T_2 ;
    %wait E_0000000000896bb0;
    %pushi/vec4 656, 0, 32;
    %load/vec4 v000000000123b6c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000000000123b6c0_0;
    %pad/u 32;
    %cmpi/u 752, 0, 32;
    %flag_get/vec4 5;
    %and;
    %inv;
    %store/vec4 v00000000008f4840_0, 0, 1;
    %pushi/vec4 490, 0, 32;
    %load/vec4 v00000000008f48e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v00000000008f48e0_0;
    %pad/u 32;
    %cmpi/u 492, 0, 32;
    %flag_get/vec4 5;
    %and;
    %inv;
    %store/vec4 v00000000008a1700_0, 0, 1;
    %load/vec4 v000000000123b6c0_0;
    %pad/u 32;
    %cmpi/u 640, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v00000000008f48e0_0;
    %pad/u 32;
    %cmpi/u 480, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0000000000872e60_0, 0, 1;
    %load/vec4 v000000000123b6c0_0;
    %pad/u 32;
    %cmpi/u 640, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_2.0, 8;
    %load/vec4 v000000000123b6c0_0;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v00000000008a1b60_0, 0, 10;
    %load/vec4 v00000000008f48e0_0;
    %pad/u 32;
    %cmpi/u 480, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_2.2, 8;
    %load/vec4 v00000000008f48e0_0;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %store/vec4 v00000000008a1200_0, 0, 10;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000000000123ab30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008a1d40_0, 0, 1;
T_3.0 ;
    %delay 10000, 0;
    %load/vec4 v00000000008a1d40_0;
    %inv;
    %store/vec4 v00000000008a1d40_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000000000123ab30;
T_4 ;
    %vpi_call 2 23 "$dumpfile", "vga_wave.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000123ab30 {0 0 0};
    %delay 1000000000, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sim/tb_vga.v";
    "rtl/vga_controller.v";
