$date
	Mon Oct 26 15:23:55 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module BancoPruebas $end
$var wire 1 ! write $end
$var wire 1 " reset $end
$var wire 1 # read $end
$var wire 3 $ ptr_write [2:0] $end
$var wire 3 % ptr_read [2:0] $end
$var wire 10 & data_out [9:0] $end
$var wire 10 ' data_in [9:0] $end
$var wire 1 ( clk $end
$scope module memoria $end
$var wire 1 ! write $end
$var wire 1 " reset $end
$var wire 1 # read $end
$var wire 3 ) ptr_write [2:0] $end
$var wire 3 * ptr_read [2:0] $end
$var wire 10 + data_in [9:0] $end
$var wire 1 ( clk $end
$var reg 10 , data_out [9:0] $end
$var integer 32 - k [31:0] $end
$upscope $end
$scope module probador $end
$var wire 10 . data_out [9:0] $end
$var reg 1 ( clk $end
$var reg 10 / data_in [9:0] $end
$var reg 3 0 ptr_read [2:0] $end
$var reg 3 1 ptr_write [2:0] $end
$var reg 1 # read $end
$var reg 1 " reset $end
$var reg 1 ! write $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 1
b0 0
b0 /
b0 .
bx -
b0 ,
b0 +
b0 *
b0 )
0(
b0 '
b0 &
b0 %
b0 $
0#
0"
0!
$end
#40
b1000 -
1(
#80
0(
#120
1"
b1000 -
1(
#160
0(
#200
1!
b1 $
b1 )
b1 1
b1 '
b1 +
b1 /
1(
#240
0(
#280
b10 $
b10 )
b10 1
1#
b10 '
b10 +
b10 /
1(
#320
0(
#360
b1 &
b1 ,
b1 .
b11 $
b11 )
b11 1
b1 %
b1 *
b1 0
b11 '
b11 +
b11 /
1(
#400
0(
#440
b10 &
b10 ,
b10 .
b1 $
b1 )
b1 1
b10 %
b10 *
b10 0
b100 '
b100 +
b100 /
1(
#480
0(
#520
b11 &
b11 ,
b11 .
b11 %
b11 *
b11 0
b101 '
b101 +
b101 /
1(
#560
0(
#600
b0 &
b0 ,
b0 .
b10 $
b10 )
b10 1
b100 %
b100 *
b100 0
b110 '
b110 +
b110 /
1(
#640
0(
#680
0!
b0 $
b0 )
b0 1
b101 %
b101 *
b101 0
b111 '
b111 +
b111 /
1(
#720
0(
#760
b10 $
b10 )
b10 1
b110 %
b110 *
b110 0
b1000 '
b1000 +
b1000 /
1(
#800
0(
#840
1(
#880
0(
#920
1(
