Bit numbers         Description
===============================
0                   global readout enable
1-2                 shift register DO load
3                   NCout2
4                   count_hits_not
5                   count_enable
6                   count_clear_not
7                   S0
8                   S1
9-10                config mode
11-18               LD_IN0_7
19                  LD enable sel
20                  shift register clear sel
21                  HITLD in
22-26               NCout21_25
27-31               column address

End of control pattern

32-39               DisVbn
40-47               empty
48-55               empty
56-63               empty
64-71               empty
72-79               empty
80-87               empty
88-95               VbpThStep
96-103              PrmpVbp
104-111             PrmpVbnFol
112-119             vth
120-127             PrmpVbf
128-135             empty
136-143             empty
