$date
	Sun Oct 23 08:45:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#116800
b10 !
1"
#116802
b10 &
b10 %
1$
#116803
0"
#116806
b1 &
1#
b1 %
#116810
b0 &
b0 %
0#
0$
#1168953
b10000 !
1"
#1168954
b10000 &
b10000 %
1$
#1168955
0"
#1168958
b1000 &
b1000 %
#1168962
b100 &
b100 %
#1168966
b10 &
b10 %
#1168970
b1 &
b1 %
1#
#1168974
b0 &
0#
b0 %
0$
#2198581
b111 !
1"
#2198582
b111 &
b111 %
1$
#2198583
0"
#2198586
b10110 &
b10110 %
#2198590
b1011 &
b1011 %
#2198594
b100010 &
b100010 %
#2198598
b10001 &
b10001 %
#2198602
b110100 &
b110100 %
#2198606
b11010 &
b11010 %
#2198610
b1101 &
b1101 %
#2198614
b101000 &
b101000 %
#2198618
b10100 &
b10100 %
#2198622
b1010 &
b1010 %
#2198626
b101 &
b101 %
#2198630
b10000 &
b10000 %
#2198634
b1000 &
b1000 %
#2198638
b100 &
b100 %
#2198642
b10 &
b10 %
#2198646
b1 &
1#
b1 %
#2198650
b0 &
b0 %
0#
0$
#4500012
