<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1875866b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1875866b.v</a>
defines: 
time_elapsed: 1.464s
ram usage: 40704 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp5r904o6d/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1875866b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1875866b.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1875866b.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1875866b.v:3</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1875866b.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1875866b.v:3</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp5r904o6d/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp5r904o6d/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp5r904o6d/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1875866b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1875866b.v</a>, line:3, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:14
       |vpiFullName:work@test
       |vpiStmt:
       \_delay_control: , line:15
         |#2000
         |vpiStmt:
         \_sys_func_call: ($display), line:15
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:15
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
       |vpiStmt:
       \_sys_func_call: ($finish), line:16
         |vpiName:$finish
   |vpiProcess:
   \_always: , line:19
     |vpiAlwaysType:1
     |vpiStmt:
     \_delay_control: , line:19
       |#20
       |vpiStmt:
       \_assignment: , line:19
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (CLK), line:19
           |vpiName:CLK
           |vpiFullName:work@test.CLK
         |vpiRhs:
         \_operation: , line:19
           |vpiOpType:3
           |vpiOperand:
           \_ref_obj: (CLK), line:19
             |vpiName:CLK
             |vpiFullName:work@test.CLK
   |vpiProcess:
   \_always: , line:21
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:21
       |vpiCondition:
       \_operation: , line:21
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (CLK), line:21
           |vpiName:CLK
           |vpiFullName:work@test.CLK
       |vpiStmt:
       \_for_stmt: , line:22
         |vpiFullName:work@test
         |vpiCondition:
         \_operation: , line:22
           |vpiOpType:21
           |vpiOperand:
           \_ref_obj: (pipe), line:22
             |vpiName:pipe
             |vpiFullName:work@test.pipe
           |vpiOperand:
           \_operation: , line:22
             |vpiOpType:11
             |vpiOperand:
             \_ref_obj: (stages), line:22
               |vpiName:stages
               |vpiFullName:work@test.stages
             |vpiOperand:
             \_constant: , line:22
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:22
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiLhs:
           \_logic_var: , line:22
             |vpiFullName:work@test
         |vpiForIncStmt:
         \_operation: , line:22
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (pipe), line:22
             |vpiName:pipe
         |vpiStmt:
         \_begin: , line:22
           |vpiFullName:work@test
           |vpiStmt:
           \_sys_func_call: ($display), line:23
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:23
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED&#34;
               |vpiSize:8
               |STRING:&#34;FAILED&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:24
             |vpiName:$finish
           |vpiStmt:
           \_assignment: , line:25
             |vpiOpType:82
             |vpiLhs:
             \_ref_obj: (A), line:25
               |vpiName:A
               |vpiFullName:work@test.A
             |vpiRhs:
             \_operation: , line:25
               |vpiOpType:24
               |vpiOperand:
               \_ref_obj: (A), line:25
                 |vpiName:A
                 |vpiFullName:work@test.A
               |vpiOperand:
               \_constant: , line:25
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
   |vpiNet:
   \_logic_net: (A), line:5
     |vpiName:A
     |vpiFullName:work@test.A
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (CLK), line:6
     |vpiName:CLK
     |vpiFullName:work@test.CLK
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (pipe), line:10
     |vpiName:pipe
     |vpiFullName:work@test.pipe
   |vpiParamAssign:
   \_param_assign: , line:8
     |vpiRhs:
     \_constant: , line:8
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_parameter: (stages), line:8
       |vpiName:stages
   |vpiParameter:
   \_parameter: (stages), line:8
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1875866b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1875866b.v</a>, line:3
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiNet:
   \_logic_net: (A), line:5, parent:work@test
     |vpiName:A
     |vpiFullName:work@test.A
     |vpiNetType:48
     |vpiRange:
     \_range: , line:5
       |vpiLeftRange:
       \_constant: , line:5
         |vpiConstType:7
         |vpiDecompile:4
         |vpiSize:32
         |INT:4
       |vpiRightRange:
       \_constant: , line:5
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (CLK), line:6, parent:work@test
     |vpiName:CLK
     |vpiFullName:work@test.CLK
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (pipe), line:10, parent:work@test
     |vpiName:pipe
     |vpiFullName:work@test.pipe
   |vpiParameter:
   \_parameter: (stages), line:8
     |vpiName:stages
     |INT:0
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \stages of type 41
Object: \A of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \CLK of type 36
Object: \pipe of type 36
Object: \work_test of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>