/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [22:0] _00_;
  reg [23:0] _01_;
  reg [18:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [13:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [22:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_1z | celloutsig_0_1z);
  assign celloutsig_1_9z = ~(celloutsig_1_2z[12] | celloutsig_1_2z[13]);
  assign celloutsig_0_18z = { celloutsig_0_9z[6:0], celloutsig_0_3z } + celloutsig_0_9z;
  assign celloutsig_1_4z = celloutsig_1_2z[2:0] + celloutsig_1_1z;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 23'h000000;
    else _00_ <= { in_data[49:31], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 24'h000000;
    else _01_ <= { celloutsig_0_2z[0], _00_ };
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _02_ <= 19'h00000;
    else _02_ <= { celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_1_14z = { celloutsig_1_2z[10:0], celloutsig_1_7z, celloutsig_1_9z } & { celloutsig_1_2z[14:0], celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_1_19z = celloutsig_1_2z[13:10] & { celloutsig_1_8z[1], celloutsig_1_4z };
  assign celloutsig_0_14z = _00_[18:14] & celloutsig_0_9z[6:2];
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z } & { celloutsig_1_2z[14:8], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z } === _00_[10:4];
  assign celloutsig_1_3z = in_data[119:115] === { in_data[147:144], celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[169:150], celloutsig_1_1z, celloutsig_1_4z } === in_data[158:133];
  assign celloutsig_1_17z = ! { celloutsig_1_4z[1], celloutsig_1_4z };
  assign celloutsig_0_1z = ! { in_data[73:72], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_17z = ! { _01_[15:9], celloutsig_0_8z };
  assign celloutsig_0_21z = ! in_data[6:4];
  assign celloutsig_1_0z = ! in_data[183:177];
  assign celloutsig_1_18z = { celloutsig_1_14z[3:1], celloutsig_1_8z, celloutsig_1_10z } != { celloutsig_1_14z[2:0], celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_1z };
  assign celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z } != in_data[53:51];
  assign celloutsig_0_11z = in_data[13:5] != { _01_[12:6], celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_15z = _01_[22:1] != { in_data[45:26], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_16z = { in_data[92:78], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_15z } != { _01_[17:4], celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_0_22z = { _02_[10:6], celloutsig_0_6z, celloutsig_0_8z } != { celloutsig_0_13z[5:0], celloutsig_0_21z };
  assign celloutsig_0_0z = | in_data[53:51];
  assign celloutsig_0_5z = | in_data[74:54];
  assign celloutsig_0_7z = | { celloutsig_0_2z[2], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_10z = | { in_data[182:180], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z } >>> { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_13z = { _00_[19:8], celloutsig_0_0z, celloutsig_0_11z } >>> { _01_[13:1], celloutsig_0_1z };
  assign celloutsig_0_2z = { in_data[60], celloutsig_0_1z, celloutsig_0_1z } - { in_data[91:90], celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[163:161] - in_data[170:168];
  assign celloutsig_1_2z = in_data[179:164] - { celloutsig_1_1z[2:1], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_2z[14:11], celloutsig_1_4z } - { celloutsig_1_4z[1:0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
