From f825f869e3ecbbc39e2717e6052b8d206b7a0d89 Mon Sep 17 00:00:00 2001
From: Ivar Holmqvist <ivarholmqvist@gmail.com>
Date: Mon, 16 Jul 2012 16:57:50 +0200
Subject: [PATCH 04/22] qsp-ppc: Initial support for qsp-ppc platform.

[Original patch is from simics-pkg-12514-4.8.1-linux64.tar]

Signed-off-by: Ruan Zhengwang <zhengwang.ruan@windriver.com>
---
 arch/powerpc/Kconfig                  |    3 +-
 arch/powerpc/boot/dts/qsp.dts         | 3264 +++++++++++++++++++++++++++++++++
 arch/powerpc/configs/qsp_defconfig    | 1365 ++++++++++++++
 arch/powerpc/platforms/Kconfig        |    1 +
 arch/powerpc/platforms/Makefile       |    1 +
 arch/powerpc/platforms/qsp/Kconfig    |   18 +
 arch/powerpc/platforms/qsp/Makefile   |    4 +
 arch/powerpc/platforms/qsp/head_smp.S |   26 +
 arch/powerpc/platforms/qsp/setup.c    |   68 +
 arch/powerpc/platforms/qsp/smp.c      |  103 ++
 arch/powerpc/platforms/qsp/smp.h      |   17 +
 11 files changed, 4869 insertions(+), 1 deletions(-)
 create mode 100644 arch/powerpc/boot/dts/qsp.dts
 create mode 100644 arch/powerpc/configs/qsp_defconfig
 create mode 100644 arch/powerpc/platforms/qsp/Kconfig
 create mode 100644 arch/powerpc/platforms/qsp/Makefile
 create mode 100644 arch/powerpc/platforms/qsp/head_smp.S
 create mode 100644 arch/powerpc/platforms/qsp/setup.c
 create mode 100644 arch/powerpc/platforms/qsp/smp.c
 create mode 100644 arch/powerpc/platforms/qsp/smp.h

diff --git a/arch/powerpc/Kconfig b/arch/powerpc/Kconfig
index 85c060c..d4ba39f 100644
--- a/arch/powerpc/Kconfig
+++ b/arch/powerpc/Kconfig
@@ -759,7 +759,8 @@ config PPC_PCI_CHOICE
 config PCI
 	bool "PCI support" if PPC_PCI_CHOICE
 	default y if !40x && !CPM2 && !8xx && !PPC_83xx \
-		&& !PPC_85xx && !PPC_86xx && !GAMECUBE_COMMON
+		&& !PPC_85xx && !PPC_86xx && !GAMECUBE_COMMON \
+		&& !PPC_QSP
 	default PCI_PERMEDIA if !4xx && !CPM2 && !8xx
 	default PCI_QSPAN if !4xx && !CPM2 && 8xx
 	select ARCH_SUPPORTS_MSI
diff --git a/arch/powerpc/boot/dts/qsp.dts b/arch/powerpc/boot/dts/qsp.dts
new file mode 100644
index 0000000..ca396a6
--- /dev/null
+++ b/arch/powerpc/boot/dts/qsp.dts
@@ -0,0 +1,3264 @@
+
+/*
+ * Copyright 2012, Wind River
+ *
+ * This file is licensed under
+ * the terms of the GNU General Public License version 2.  This program
+ * is licensed "as is" without any warranty of any kind, whether express
+ * or implied.
+ */
+
+/* This is a fully populated dts file for a QSP PPC board. The
+ * actual number of cpus and devices can controlled from simics
+ * and we expect to silently fail probing of non-existant devices.
+ */
+
+/dts-v1/;
+
+/ {
+	model = "QSP PPC Simple";
+	compatible = "simics,qsp-ppc";
+	#address-cells = <1>;
+	#size-cells = <1>;
+	chosen {
+		bootargs = "rw root=0x6300 console=ttyAM0";
+	};
+
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		PowerPC,e600@0 {
+			device_type = "cpu";
+			reg = <0x0>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@1 {
+			device_type = "cpu";
+			reg = <0x1>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@2 {
+			device_type = "cpu";
+			reg = <0x2>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@3 {
+			device_type = "cpu";
+			reg = <0x3>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@4 {
+			device_type = "cpu";
+			reg = <0x4>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@5 {
+			device_type = "cpu";
+			reg = <0x5>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@6 {
+			device_type = "cpu";
+			reg = <0x6>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@7 {
+			device_type = "cpu";
+			reg = <0x7>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@8 {
+			device_type = "cpu";
+			reg = <0x8>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@9 {
+			device_type = "cpu";
+			reg = <0x9>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@10 {
+			device_type = "cpu";
+			reg = <0xa>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@11 {
+			device_type = "cpu";
+			reg = <0xb>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@12 {
+			device_type = "cpu";
+			reg = <0xc>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@13 {
+			device_type = "cpu";
+			reg = <0xd>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@14 {
+			device_type = "cpu";
+			reg = <0xe>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@15 {
+			device_type = "cpu";
+			reg = <0xf>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@16 {
+			device_type = "cpu";
+			reg = <0x10>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@17 {
+			device_type = "cpu";
+			reg = <0x11>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@18 {
+			device_type = "cpu";
+			reg = <0x12>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@19 {
+			device_type = "cpu";
+			reg = <0x13>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@20 {
+			device_type = "cpu";
+			reg = <0x14>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@21 {
+			device_type = "cpu";
+			reg = <0x15>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@22 {
+			device_type = "cpu";
+			reg = <0x16>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@23 {
+			device_type = "cpu";
+			reg = <0x17>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@24 {
+			device_type = "cpu";
+			reg = <0x18>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@25 {
+			device_type = "cpu";
+			reg = <0x19>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@26 {
+			device_type = "cpu";
+			reg = <0x1a>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@27 {
+			device_type = "cpu";
+			reg = <0x1b>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@28 {
+			device_type = "cpu";
+			reg = <0x1c>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@29 {
+			device_type = "cpu";
+			reg = <0x1d>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@30 {
+			device_type = "cpu";
+			reg = <0x1e>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@31 {
+			device_type = "cpu";
+			reg = <0x1f>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@32 {
+			device_type = "cpu";
+			reg = <0x20>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@33 {
+			device_type = "cpu";
+			reg = <0x21>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@34 {
+			device_type = "cpu";
+			reg = <0x22>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@35 {
+			device_type = "cpu";
+			reg = <0x23>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@36 {
+			device_type = "cpu";
+			reg = <0x24>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@37 {
+			device_type = "cpu";
+			reg = <0x25>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@38 {
+			device_type = "cpu";
+			reg = <0x26>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@39 {
+			device_type = "cpu";
+			reg = <0x27>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@40 {
+			device_type = "cpu";
+			reg = <0x28>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@41 {
+			device_type = "cpu";
+			reg = <0x29>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@42 {
+			device_type = "cpu";
+			reg = <0x2a>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@43 {
+			device_type = "cpu";
+			reg = <0x2b>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@44 {
+			device_type = "cpu";
+			reg = <0x2c>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@45 {
+			device_type = "cpu";
+			reg = <0x2d>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@46 {
+			device_type = "cpu";
+			reg = <0x2e>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@47 {
+			device_type = "cpu";
+			reg = <0x2f>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@48 {
+			device_type = "cpu";
+			reg = <0x30>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@49 {
+			device_type = "cpu";
+			reg = <0x31>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@50 {
+			device_type = "cpu";
+			reg = <0x32>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@51 {
+			device_type = "cpu";
+			reg = <0x33>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@52 {
+			device_type = "cpu";
+			reg = <0x34>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@53 {
+			device_type = "cpu";
+			reg = <0x35>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@54 {
+			device_type = "cpu";
+			reg = <0x36>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@55 {
+			device_type = "cpu";
+			reg = <0x37>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@56 {
+			device_type = "cpu";
+			reg = <0x38>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@57 {
+			device_type = "cpu";
+			reg = <0x39>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@58 {
+			device_type = "cpu";
+			reg = <0x3a>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@59 {
+			device_type = "cpu";
+			reg = <0x3b>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@60 {
+			device_type = "cpu";
+			reg = <0x3c>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@61 {
+			device_type = "cpu";
+			reg = <0x3d>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@62 {
+			device_type = "cpu";
+			reg = <0x3e>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@63 {
+			device_type = "cpu";
+			reg = <0x3f>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@64 {
+			device_type = "cpu";
+			reg = <0x40>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@65 {
+			device_type = "cpu";
+			reg = <0x41>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@66 {
+			device_type = "cpu";
+			reg = <0x42>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@67 {
+			device_type = "cpu";
+			reg = <0x43>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@68 {
+			device_type = "cpu";
+			reg = <0x44>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@69 {
+			device_type = "cpu";
+			reg = <0x45>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@70 {
+			device_type = "cpu";
+			reg = <0x46>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@71 {
+			device_type = "cpu";
+			reg = <0x47>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@72 {
+			device_type = "cpu";
+			reg = <0x48>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@73 {
+			device_type = "cpu";
+			reg = <0x49>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@74 {
+			device_type = "cpu";
+			reg = <0x4a>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@75 {
+			device_type = "cpu";
+			reg = <0x4b>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@76 {
+			device_type = "cpu";
+			reg = <0x4c>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@77 {
+			device_type = "cpu";
+			reg = <0x4d>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@78 {
+			device_type = "cpu";
+			reg = <0x4e>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@79 {
+			device_type = "cpu";
+			reg = <0x4f>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@80 {
+			device_type = "cpu";
+			reg = <0x50>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@81 {
+			device_type = "cpu";
+			reg = <0x51>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@82 {
+			device_type = "cpu";
+			reg = <0x52>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@83 {
+			device_type = "cpu";
+			reg = <0x53>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@84 {
+			device_type = "cpu";
+			reg = <0x54>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@85 {
+			device_type = "cpu";
+			reg = <0x55>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@86 {
+			device_type = "cpu";
+			reg = <0x56>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@87 {
+			device_type = "cpu";
+			reg = <0x57>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@88 {
+			device_type = "cpu";
+			reg = <0x58>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@89 {
+			device_type = "cpu";
+			reg = <0x59>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@90 {
+			device_type = "cpu";
+			reg = <0x5a>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@91 {
+			device_type = "cpu";
+			reg = <0x5b>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@92 {
+			device_type = "cpu";
+			reg = <0x5c>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@93 {
+			device_type = "cpu";
+			reg = <0x5d>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@94 {
+			device_type = "cpu";
+			reg = <0x5e>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@95 {
+			device_type = "cpu";
+			reg = <0x5f>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@96 {
+			device_type = "cpu";
+			reg = <0x60>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@97 {
+			device_type = "cpu";
+			reg = <0x61>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@98 {
+			device_type = "cpu";
+			reg = <0x62>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@99 {
+			device_type = "cpu";
+			reg = <0x63>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@100 {
+			device_type = "cpu";
+			reg = <0x64>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@101 {
+			device_type = "cpu";
+			reg = <0x65>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@102 {
+			device_type = "cpu";
+			reg = <0x66>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@103 {
+			device_type = "cpu";
+			reg = <0x67>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@104 {
+			device_type = "cpu";
+			reg = <0x68>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@105 {
+			device_type = "cpu";
+			reg = <0x69>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@106 {
+			device_type = "cpu";
+			reg = <0x6a>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@107 {
+			device_type = "cpu";
+			reg = <0x6b>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@108 {
+			device_type = "cpu";
+			reg = <0x6c>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@109 {
+			device_type = "cpu";
+			reg = <0x6d>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@110 {
+			device_type = "cpu";
+			reg = <0x6e>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@111 {
+			device_type = "cpu";
+			reg = <0x6f>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@112 {
+			device_type = "cpu";
+			reg = <0x70>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@113 {
+			device_type = "cpu";
+			reg = <0x71>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@114 {
+			device_type = "cpu";
+			reg = <0x72>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@115 {
+			device_type = "cpu";
+			reg = <0x73>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@116 {
+			device_type = "cpu";
+			reg = <0x74>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@117 {
+			device_type = "cpu";
+			reg = <0x75>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@118 {
+			device_type = "cpu";
+			reg = <0x76>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@119 {
+			device_type = "cpu";
+			reg = <0x77>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@120 {
+			device_type = "cpu";
+			reg = <0x78>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@121 {
+			device_type = "cpu";
+			reg = <0x79>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@122 {
+			device_type = "cpu";
+			reg = <0x7a>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@123 {
+			device_type = "cpu";
+			reg = <0x7b>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@124 {
+			device_type = "cpu";
+			reg = <0x7c>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@125 {
+			device_type = "cpu";
+			reg = <0x7d>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@126 {
+			device_type = "cpu";
+			reg = <0x7e>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+		PowerPC,e600@127 {
+			device_type = "cpu";
+			reg = <0x7f>;
+			clock-frequency =   <1000000000>;
+			timebase-frequency = <125000000>;
+			bus-frequency = <0>;
+			/* Following required by dtc but not used */
+			i-cache-size = <0x4000>;
+			d-cache-size = <0x4000>;
+		};
+
+	};
+
+	memory {
+		device_type = "memory";
+		reg = <0x0 0x20000000>;
+	};
+
+	soc@0xe0000000 {
+		#address-cells = <2>;
+		#size-cells = <1>;
+		device_type = "soc";
+		compatible = "simple-bus";
+		ranges = <		0 0 0xe0000000 0x1000 //pic0
+		1 0 0xe0001000 0x1000 //sysregs0
+		2 0 0xe0002000 0x1000 //rtc0
+		3 0 0xe0010000 0x1000 //uart0
+		4 0 0xe0011000 0x1000 //uart1
+		5 0 0xe0012000 0x1000 //uart2
+		6 0 0xe0013000 0x1000 //uart3
+		7 0 0xe0014000 0x1000 //uart4
+		8 0 0xe0015000 0x1000 //uart5
+		9 0 0xe0016000 0x1000 //uart6
+		10 0 0xe0017000 0x1000 //uart7
+		11 0 0xe0018000 0x1000 //uart8
+		12 0 0xe0019000 0x1000 //uart9
+		13 0 0xe001a000 0x1000 //uart10
+		14 0 0xe001b000 0x1000 //uart11
+		15 0 0xe001c000 0x1000 //uart12
+		16 0 0xe001d000 0x1000 //uart13
+		17 0 0xe001e000 0x1000 //uart14
+		18 0 0xe001f000 0x1000 //uart15
+		19 0 0xe0020000 0x1000 //timer0
+		20 0 0xe0030000 0x1000 //led0
+		21 0 0xe0031000 0x1000 //led1
+		22 0 0xe0032000 0x1000 //led2
+		23 0 0xe0033000 0x1000 //led3
+		24 0 0xe0034000 0x1000 //led4
+		25 0 0xe0035000 0x1000 //led5
+		26 0 0xe0036000 0x1000 //led6
+		27 0 0xe0037000 0x1000 //led7
+		28 0 0xe0038000 0x1000 //led8
+		29 0 0xe0039000 0x1000 //led9
+		30 0 0xe003a000 0x1000 //led10
+		31 0 0xe003b000 0x1000 //led11
+		32 0 0xe003c000 0x1000 //led12
+		33 0 0xe003d000 0x1000 //led13
+		34 0 0xe003e000 0x1000 //led14
+		35 0 0xe003f000 0x1000 //led15
+		36 0 0xe0040000 0x1000 //mac0
+		37 0 0xe0041000 0x1000 //mac1
+		38 0 0xe0042000 0x1000 //mac2
+		39 0 0xe0043000 0x1000 //mac3
+		40 0 0xe0044000 0x1000 //mac4
+		41 0 0xe0045000 0x1000 //mac5
+		42 0 0xe0046000 0x1000 //mac6
+		43 0 0xe0047000 0x1000 //mac7
+		44 0 0xe0048000 0x1000 //mac8
+		45 0 0xe0049000 0x1000 //mac9
+		46 0 0xe004a000 0x1000 //mac10
+		47 0 0xe004b000 0x1000 //mac11
+		48 0 0xe004c000 0x1000 //mac12
+		49 0 0xe004d000 0x1000 //mac13
+		50 0 0xe004e000 0x1000 //mac14
+		51 0 0xe004f000 0x1000 //mac15
+		52 0 0xe0050000 0x1000 //disk_ctrl0
+		53 0 0xe0051000 0x1000 //disk_ctrl1
+		54 0 0xe0052000 0x1000 //disk_ctrl2
+		55 0 0xe0053000 0x1000 //disk_ctrl3
+		56 0 0xe0054000 0x1000 //disk_ctrl4
+		57 0 0xe0055000 0x1000 //disk_ctrl5
+		58 0 0xe0056000 0x1000 //disk_ctrl6
+		59 0 0xe0057000 0x1000 //disk_ctrl7
+		60 0 0xe0058000 0x1000 //disk_ctrl8
+		61 0 0xe0059000 0x1000 //disk_ctrl9
+		62 0 0xe005a000 0x1000 //disk_ctrl10
+		63 0 0xe005b000 0x1000 //disk_ctrl11
+		64 0 0xe005c000 0x1000 //disk_ctrl12
+		65 0 0xe005d000 0x1000 //disk_ctrl13
+		66 0 0xe005e000 0x1000 //disk_ctrl14
+		67 0 0xe005f000 0x1000 //disk_ctrl15
+>;
+		bus-frequency = <0>;
+
+		PIC: interrupt-controller@0,0 {
+			#interrupt-cells = <2>;
+			cell-index = <0>;
+			device_type = "interrupt-controller";
+			compatible = "qsp-pic";
+			interrupt-controller;
+			reg = <0 0x0 0x1000>;
+		};
+
+		SYSREGS: sysregs {
+
+			device_type = "sysregs";
+			compatible = "qsp,sysregs";
+			reg = <1 0x0 0x1000>;
+		};
+
+		RTC: rtc {
+			device_type = "rtc";
+			compatible = "qsp-rtc";
+			reg = <2 0x0 0x1000>;
+		};
+
+		UART0: qspserial0 {
+			device_type = "serial";
+			compatible = "qsp-serial";
+			reg = <3 0x0 0x1000>;
+			clock-frequency = <1000000>; /* ignored by our driver, but needed by generic of_serial.c */
+			interrupt-parent = <&PIC>;
+ 			interrupts = <16 0x1>;
+		};
+
+		UART1: qspserial1 {
+			device_type = "serial";
+			compatible = "qsp-serial";
+			reg = <4 0x0 0x1000>;
+			clock-frequency = <1000000>; /* ignored by our driver, but needed by generic of_serial.c */
+			interrupt-parent = <&PIC>;
+ 			interrupts = <17 0x1>;
+		};
+
+		UART2: qspserial2 {
+			device_type = "serial";
+			compatible = "qsp-serial";
+			reg = <5 0x0 0x1000>;
+			clock-frequency = <1000000>; /* ignored by our driver, but needed by generic of_serial.c */
+			interrupt-parent = <&PIC>;
+ 			interrupts = <18 0x1>;
+		};
+
+		UART3: qspserial3 {
+			device_type = "serial";
+			compatible = "qsp-serial";
+			reg = <6 0x0 0x1000>;
+			clock-frequency = <1000000>; /* ignored by our driver, but needed by generic of_serial.c */
+			interrupt-parent = <&PIC>;
+ 			interrupts = <19 0x1>;
+		};
+
+		UART4: qspserial4 {
+			device_type = "serial";
+			compatible = "qsp-serial";
+			reg = <7 0x0 0x1000>;
+			clock-frequency = <1000000>; /* ignored by our driver, but needed by generic of_serial.c */
+			interrupt-parent = <&PIC>;
+ 			interrupts = <20 0x1>;
+		};
+
+		UART5: qspserial5 {
+			device_type = "serial";
+			compatible = "qsp-serial";
+			reg = <8 0x0 0x1000>;
+			clock-frequency = <1000000>; /* ignored by our driver, but needed by generic of_serial.c */
+			interrupt-parent = <&PIC>;
+ 			interrupts = <21 0x1>;
+		};
+
+		UART6: qspserial6 {
+			device_type = "serial";
+			compatible = "qsp-serial";
+			reg = <9 0x0 0x1000>;
+			clock-frequency = <1000000>; /* ignored by our driver, but needed by generic of_serial.c */
+			interrupt-parent = <&PIC>;
+ 			interrupts = <22 0x1>;
+		};
+
+		UART7: qspserial7 {
+			device_type = "serial";
+			compatible = "qsp-serial";
+			reg = <10 0x0 0x1000>;
+			clock-frequency = <1000000>; /* ignored by our driver, but needed by generic of_serial.c */
+			interrupt-parent = <&PIC>;
+ 			interrupts = <23 0x1>;
+		};
+
+		UART8: qspserial8 {
+			device_type = "serial";
+			compatible = "qsp-serial";
+			reg = <11 0x0 0x1000>;
+			clock-frequency = <1000000>; /* ignored by our driver, but needed by generic of_serial.c */
+			interrupt-parent = <&PIC>;
+ 			interrupts = <24 0x1>;
+		};
+
+		UART9: qspserial9 {
+			device_type = "serial";
+			compatible = "qsp-serial";
+			reg = <12 0x0 0x1000>;
+			clock-frequency = <1000000>; /* ignored by our driver, but needed by generic of_serial.c */
+			interrupt-parent = <&PIC>;
+ 			interrupts = <25 0x1>;
+		};
+
+		UART10: qspserial10 {
+			device_type = "serial";
+			compatible = "qsp-serial";
+			reg = <13 0x0 0x1000>;
+			clock-frequency = <1000000>; /* ignored by our driver, but needed by generic of_serial.c */
+			interrupt-parent = <&PIC>;
+ 			interrupts = <26 0x1>;
+		};
+
+		UART11: qspserial11 {
+			device_type = "serial";
+			compatible = "qsp-serial";
+			reg = <14 0x0 0x1000>;
+			clock-frequency = <1000000>; /* ignored by our driver, but needed by generic of_serial.c */
+			interrupt-parent = <&PIC>;
+ 			interrupts = <27 0x1>;
+		};
+
+		UART12: qspserial12 {
+			device_type = "serial";
+			compatible = "qsp-serial";
+			reg = <15 0x0 0x1000>;
+			clock-frequency = <1000000>; /* ignored by our driver, but needed by generic of_serial.c */
+			interrupt-parent = <&PIC>;
+ 			interrupts = <28 0x1>;
+		};
+
+		UART13: qspserial13 {
+			device_type = "serial";
+			compatible = "qsp-serial";
+			reg = <16 0x0 0x1000>;
+			clock-frequency = <1000000>; /* ignored by our driver, but needed by generic of_serial.c */
+			interrupt-parent = <&PIC>;
+ 			interrupts = <29 0x1>;
+		};
+
+		UART14: qspserial14 {
+			device_type = "serial";
+			compatible = "qsp-serial";
+			reg = <17 0x0 0x1000>;
+			clock-frequency = <1000000>; /* ignored by our driver, but needed by generic of_serial.c */
+			interrupt-parent = <&PIC>;
+ 			interrupts = <30 0x1>;
+		};
+
+		UART15: qspserial15 {
+			device_type = "serial";
+			compatible = "qsp-serial";
+			reg = <18 0x0 0x1000>;
+			clock-frequency = <1000000>; /* ignored by our driver, but needed by generic of_serial.c */
+			interrupt-parent = <&PIC>;
+ 			interrupts = <31 0x1>;
+		};
+
+		TIMER0: qsptimer0 {
+			compatible = "qsp,timer";
+			reg = <19 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <32 0x1>;
+		};
+
+		led0 {
+		 	 label = "led0";
+                         compatible = "leds-qsp";
+                         reg = <20 0x0 0x1000>;
+
+		 	 linux,default-trigger = "default-on";
+
+			led0 {
+				label = "power";
+				index = <0>;
+				linux,default-trigger = "default-on";
+			};
+			led01 {
+				label = "heartbeat";
+				index = <1>;
+				linux,default-trigger = "heartbeat";
+			};
+			led02 {
+				label = "timer";
+				index = <2>;
+				//linux,default-trigger = "timer";
+			};
+			led03 {
+				label = "cpu0";
+				index = <3>;
+				//linux,default-trigger = "cpu0";
+			};
+			led04 {
+				label = "cpu1";
+				index = <4>;
+				//linux,default-trigger = "cpu1";
+			};
+			led05 {
+				label = "cpu2";
+				index = <5>;
+				//linux,default-trigger = "cpu2";
+			};
+			led06 {
+				label = "cpu3";
+				index = <6>;
+				//linux,default-trigger = "cpu3";
+			};
+			led07 {
+				label = "led07";
+				index = <7>;
+			};
+			led08 {
+				label = "led08";
+				index = <8>;
+			};
+			led09 {
+				label = "led09";
+				index = <9>;
+			};
+			led10 {
+				label = "led10";
+				index = <10>;
+			};
+			led11 {
+				label = "led11";
+				index = <11>;
+			};
+			led12 {
+				label = "led12";
+				index = <12>;
+			};
+			led13 {
+				label = "led13";
+				index = <13>;
+			};
+			led14 {
+				label = "led14";
+				index = <14>;
+			};
+			led15 {
+				label = "led15";
+				index = <15>;
+			};
+
+		};
+
+		led1 {
+		 	 label = "led1";
+                         compatible = "leds-qsp";
+                         reg = <21 0x0 0x1000>;
+
+		 	 linux,default-trigger = "default-on";
+
+			led0 {
+				label = "power";
+				index = <0>;
+				linux,default-trigger = "default-on";
+			};
+			led01 {
+				label = "heartbeat";
+				index = <1>;
+				linux,default-trigger = "heartbeat";
+			};
+			led02 {
+				label = "timer";
+				index = <2>;
+				//linux,default-trigger = "timer";
+			};
+			led03 {
+				label = "cpu0";
+				index = <3>;
+				//linux,default-trigger = "cpu0";
+			};
+			led04 {
+				label = "cpu1";
+				index = <4>;
+				//linux,default-trigger = "cpu1";
+			};
+			led05 {
+				label = "cpu2";
+				index = <5>;
+				//linux,default-trigger = "cpu2";
+			};
+			led06 {
+				label = "cpu3";
+				index = <6>;
+				//linux,default-trigger = "cpu3";
+			};
+			led07 {
+				label = "led07";
+				index = <7>;
+			};
+			led08 {
+				label = "led08";
+				index = <8>;
+			};
+			led09 {
+				label = "led09";
+				index = <9>;
+			};
+			led10 {
+				label = "led10";
+				index = <10>;
+			};
+			led11 {
+				label = "led11";
+				index = <11>;
+			};
+			led12 {
+				label = "led12";
+				index = <12>;
+			};
+			led13 {
+				label = "led13";
+				index = <13>;
+			};
+			led14 {
+				label = "led14";
+				index = <14>;
+			};
+			led15 {
+				label = "led15";
+				index = <15>;
+			};
+
+		};
+
+		led2 {
+		 	 label = "led2";
+                         compatible = "leds-qsp";
+                         reg = <22 0x0 0x1000>;
+
+		 	 linux,default-trigger = "default-on";
+
+			led0 {
+				label = "power";
+				index = <0>;
+				linux,default-trigger = "default-on";
+			};
+			led01 {
+				label = "heartbeat";
+				index = <1>;
+				linux,default-trigger = "heartbeat";
+			};
+			led02 {
+				label = "timer";
+				index = <2>;
+				//linux,default-trigger = "timer";
+			};
+			led03 {
+				label = "cpu0";
+				index = <3>;
+				//linux,default-trigger = "cpu0";
+			};
+			led04 {
+				label = "cpu1";
+				index = <4>;
+				//linux,default-trigger = "cpu1";
+			};
+			led05 {
+				label = "cpu2";
+				index = <5>;
+				//linux,default-trigger = "cpu2";
+			};
+			led06 {
+				label = "cpu3";
+				index = <6>;
+				//linux,default-trigger = "cpu3";
+			};
+			led07 {
+				label = "led07";
+				index = <7>;
+			};
+			led08 {
+				label = "led08";
+				index = <8>;
+			};
+			led09 {
+				label = "led09";
+				index = <9>;
+			};
+			led10 {
+				label = "led10";
+				index = <10>;
+			};
+			led11 {
+				label = "led11";
+				index = <11>;
+			};
+			led12 {
+				label = "led12";
+				index = <12>;
+			};
+			led13 {
+				label = "led13";
+				index = <13>;
+			};
+			led14 {
+				label = "led14";
+				index = <14>;
+			};
+			led15 {
+				label = "led15";
+				index = <15>;
+			};
+
+		};
+
+		led3 {
+		 	 label = "led3";
+                         compatible = "leds-qsp";
+                         reg = <23 0x0 0x1000>;
+
+		 	 linux,default-trigger = "default-on";
+
+			led0 {
+				label = "power";
+				index = <0>;
+				linux,default-trigger = "default-on";
+			};
+			led01 {
+				label = "heartbeat";
+				index = <1>;
+				linux,default-trigger = "heartbeat";
+			};
+			led02 {
+				label = "timer";
+				index = <2>;
+				//linux,default-trigger = "timer";
+			};
+			led03 {
+				label = "cpu0";
+				index = <3>;
+				//linux,default-trigger = "cpu0";
+			};
+			led04 {
+				label = "cpu1";
+				index = <4>;
+				//linux,default-trigger = "cpu1";
+			};
+			led05 {
+				label = "cpu2";
+				index = <5>;
+				//linux,default-trigger = "cpu2";
+			};
+			led06 {
+				label = "cpu3";
+				index = <6>;
+				//linux,default-trigger = "cpu3";
+			};
+			led07 {
+				label = "led07";
+				index = <7>;
+			};
+			led08 {
+				label = "led08";
+				index = <8>;
+			};
+			led09 {
+				label = "led09";
+				index = <9>;
+			};
+			led10 {
+				label = "led10";
+				index = <10>;
+			};
+			led11 {
+				label = "led11";
+				index = <11>;
+			};
+			led12 {
+				label = "led12";
+				index = <12>;
+			};
+			led13 {
+				label = "led13";
+				index = <13>;
+			};
+			led14 {
+				label = "led14";
+				index = <14>;
+			};
+			led15 {
+				label = "led15";
+				index = <15>;
+			};
+
+		};
+
+		led4 {
+		 	 label = "led4";
+                         compatible = "leds-qsp";
+                         reg = <24 0x0 0x1000>;
+
+		 	 linux,default-trigger = "default-on";
+
+			led0 {
+				label = "power";
+				index = <0>;
+				linux,default-trigger = "default-on";
+			};
+			led01 {
+				label = "heartbeat";
+				index = <1>;
+				linux,default-trigger = "heartbeat";
+			};
+			led02 {
+				label = "timer";
+				index = <2>;
+				//linux,default-trigger = "timer";
+			};
+			led03 {
+				label = "cpu0";
+				index = <3>;
+				//linux,default-trigger = "cpu0";
+			};
+			led04 {
+				label = "cpu1";
+				index = <4>;
+				//linux,default-trigger = "cpu1";
+			};
+			led05 {
+				label = "cpu2";
+				index = <5>;
+				//linux,default-trigger = "cpu2";
+			};
+			led06 {
+				label = "cpu3";
+				index = <6>;
+				//linux,default-trigger = "cpu3";
+			};
+			led07 {
+				label = "led07";
+				index = <7>;
+			};
+			led08 {
+				label = "led08";
+				index = <8>;
+			};
+			led09 {
+				label = "led09";
+				index = <9>;
+			};
+			led10 {
+				label = "led10";
+				index = <10>;
+			};
+			led11 {
+				label = "led11";
+				index = <11>;
+			};
+			led12 {
+				label = "led12";
+				index = <12>;
+			};
+			led13 {
+				label = "led13";
+				index = <13>;
+			};
+			led14 {
+				label = "led14";
+				index = <14>;
+			};
+			led15 {
+				label = "led15";
+				index = <15>;
+			};
+
+		};
+
+		led5 {
+		 	 label = "led5";
+                         compatible = "leds-qsp";
+                         reg = <25 0x0 0x1000>;
+
+		 	 linux,default-trigger = "default-on";
+
+			led0 {
+				label = "power";
+				index = <0>;
+				linux,default-trigger = "default-on";
+			};
+			led01 {
+				label = "heartbeat";
+				index = <1>;
+				linux,default-trigger = "heartbeat";
+			};
+			led02 {
+				label = "timer";
+				index = <2>;
+				//linux,default-trigger = "timer";
+			};
+			led03 {
+				label = "cpu0";
+				index = <3>;
+				//linux,default-trigger = "cpu0";
+			};
+			led04 {
+				label = "cpu1";
+				index = <4>;
+				//linux,default-trigger = "cpu1";
+			};
+			led05 {
+				label = "cpu2";
+				index = <5>;
+				//linux,default-trigger = "cpu2";
+			};
+			led06 {
+				label = "cpu3";
+				index = <6>;
+				//linux,default-trigger = "cpu3";
+			};
+			led07 {
+				label = "led07";
+				index = <7>;
+			};
+			led08 {
+				label = "led08";
+				index = <8>;
+			};
+			led09 {
+				label = "led09";
+				index = <9>;
+			};
+			led10 {
+				label = "led10";
+				index = <10>;
+			};
+			led11 {
+				label = "led11";
+				index = <11>;
+			};
+			led12 {
+				label = "led12";
+				index = <12>;
+			};
+			led13 {
+				label = "led13";
+				index = <13>;
+			};
+			led14 {
+				label = "led14";
+				index = <14>;
+			};
+			led15 {
+				label = "led15";
+				index = <15>;
+			};
+
+		};
+
+		led6 {
+		 	 label = "led6";
+                         compatible = "leds-qsp";
+                         reg = <26 0x0 0x1000>;
+
+		 	 linux,default-trigger = "default-on";
+
+			led0 {
+				label = "power";
+				index = <0>;
+				linux,default-trigger = "default-on";
+			};
+			led01 {
+				label = "heartbeat";
+				index = <1>;
+				linux,default-trigger = "heartbeat";
+			};
+			led02 {
+				label = "timer";
+				index = <2>;
+				//linux,default-trigger = "timer";
+			};
+			led03 {
+				label = "cpu0";
+				index = <3>;
+				//linux,default-trigger = "cpu0";
+			};
+			led04 {
+				label = "cpu1";
+				index = <4>;
+				//linux,default-trigger = "cpu1";
+			};
+			led05 {
+				label = "cpu2";
+				index = <5>;
+				//linux,default-trigger = "cpu2";
+			};
+			led06 {
+				label = "cpu3";
+				index = <6>;
+				//linux,default-trigger = "cpu3";
+			};
+			led07 {
+				label = "led07";
+				index = <7>;
+			};
+			led08 {
+				label = "led08";
+				index = <8>;
+			};
+			led09 {
+				label = "led09";
+				index = <9>;
+			};
+			led10 {
+				label = "led10";
+				index = <10>;
+			};
+			led11 {
+				label = "led11";
+				index = <11>;
+			};
+			led12 {
+				label = "led12";
+				index = <12>;
+			};
+			led13 {
+				label = "led13";
+				index = <13>;
+			};
+			led14 {
+				label = "led14";
+				index = <14>;
+			};
+			led15 {
+				label = "led15";
+				index = <15>;
+			};
+
+		};
+
+		led7 {
+		 	 label = "led7";
+                         compatible = "leds-qsp";
+                         reg = <27 0x0 0x1000>;
+
+		 	 linux,default-trigger = "default-on";
+
+			led0 {
+				label = "power";
+				index = <0>;
+				linux,default-trigger = "default-on";
+			};
+			led01 {
+				label = "heartbeat";
+				index = <1>;
+				linux,default-trigger = "heartbeat";
+			};
+			led02 {
+				label = "timer";
+				index = <2>;
+				//linux,default-trigger = "timer";
+			};
+			led03 {
+				label = "cpu0";
+				index = <3>;
+				//linux,default-trigger = "cpu0";
+			};
+			led04 {
+				label = "cpu1";
+				index = <4>;
+				//linux,default-trigger = "cpu1";
+			};
+			led05 {
+				label = "cpu2";
+				index = <5>;
+				//linux,default-trigger = "cpu2";
+			};
+			led06 {
+				label = "cpu3";
+				index = <6>;
+				//linux,default-trigger = "cpu3";
+			};
+			led07 {
+				label = "led07";
+				index = <7>;
+			};
+			led08 {
+				label = "led08";
+				index = <8>;
+			};
+			led09 {
+				label = "led09";
+				index = <9>;
+			};
+			led10 {
+				label = "led10";
+				index = <10>;
+			};
+			led11 {
+				label = "led11";
+				index = <11>;
+			};
+			led12 {
+				label = "led12";
+				index = <12>;
+			};
+			led13 {
+				label = "led13";
+				index = <13>;
+			};
+			led14 {
+				label = "led14";
+				index = <14>;
+			};
+			led15 {
+				label = "led15";
+				index = <15>;
+			};
+
+		};
+
+		led8 {
+		 	 label = "led8";
+                         compatible = "leds-qsp";
+                         reg = <28 0x0 0x1000>;
+
+		 	 linux,default-trigger = "default-on";
+
+			led0 {
+				label = "power";
+				index = <0>;
+				linux,default-trigger = "default-on";
+			};
+			led01 {
+				label = "heartbeat";
+				index = <1>;
+				linux,default-trigger = "heartbeat";
+			};
+			led02 {
+				label = "timer";
+				index = <2>;
+				//linux,default-trigger = "timer";
+			};
+			led03 {
+				label = "cpu0";
+				index = <3>;
+				//linux,default-trigger = "cpu0";
+			};
+			led04 {
+				label = "cpu1";
+				index = <4>;
+				//linux,default-trigger = "cpu1";
+			};
+			led05 {
+				label = "cpu2";
+				index = <5>;
+				//linux,default-trigger = "cpu2";
+			};
+			led06 {
+				label = "cpu3";
+				index = <6>;
+				//linux,default-trigger = "cpu3";
+			};
+			led07 {
+				label = "led07";
+				index = <7>;
+			};
+			led08 {
+				label = "led08";
+				index = <8>;
+			};
+			led09 {
+				label = "led09";
+				index = <9>;
+			};
+			led10 {
+				label = "led10";
+				index = <10>;
+			};
+			led11 {
+				label = "led11";
+				index = <11>;
+			};
+			led12 {
+				label = "led12";
+				index = <12>;
+			};
+			led13 {
+				label = "led13";
+				index = <13>;
+			};
+			led14 {
+				label = "led14";
+				index = <14>;
+			};
+			led15 {
+				label = "led15";
+				index = <15>;
+			};
+
+		};
+
+		led9 {
+		 	 label = "led9";
+                         compatible = "leds-qsp";
+                         reg = <29 0x0 0x1000>;
+
+		 	 linux,default-trigger = "default-on";
+
+			led0 {
+				label = "power";
+				index = <0>;
+				linux,default-trigger = "default-on";
+			};
+			led01 {
+				label = "heartbeat";
+				index = <1>;
+				linux,default-trigger = "heartbeat";
+			};
+			led02 {
+				label = "timer";
+				index = <2>;
+				//linux,default-trigger = "timer";
+			};
+			led03 {
+				label = "cpu0";
+				index = <3>;
+				//linux,default-trigger = "cpu0";
+			};
+			led04 {
+				label = "cpu1";
+				index = <4>;
+				//linux,default-trigger = "cpu1";
+			};
+			led05 {
+				label = "cpu2";
+				index = <5>;
+				//linux,default-trigger = "cpu2";
+			};
+			led06 {
+				label = "cpu3";
+				index = <6>;
+				//linux,default-trigger = "cpu3";
+			};
+			led07 {
+				label = "led07";
+				index = <7>;
+			};
+			led08 {
+				label = "led08";
+				index = <8>;
+			};
+			led09 {
+				label = "led09";
+				index = <9>;
+			};
+			led10 {
+				label = "led10";
+				index = <10>;
+			};
+			led11 {
+				label = "led11";
+				index = <11>;
+			};
+			led12 {
+				label = "led12";
+				index = <12>;
+			};
+			led13 {
+				label = "led13";
+				index = <13>;
+			};
+			led14 {
+				label = "led14";
+				index = <14>;
+			};
+			led15 {
+				label = "led15";
+				index = <15>;
+			};
+
+		};
+
+		led10 {
+		 	 label = "led10";
+                         compatible = "leds-qsp";
+                         reg = <30 0x0 0x1000>;
+
+		 	 linux,default-trigger = "default-on";
+
+			led0 {
+				label = "power";
+				index = <0>;
+				linux,default-trigger = "default-on";
+			};
+			led01 {
+				label = "heartbeat";
+				index = <1>;
+				linux,default-trigger = "heartbeat";
+			};
+			led02 {
+				label = "timer";
+				index = <2>;
+				//linux,default-trigger = "timer";
+			};
+			led03 {
+				label = "cpu0";
+				index = <3>;
+				//linux,default-trigger = "cpu0";
+			};
+			led04 {
+				label = "cpu1";
+				index = <4>;
+				//linux,default-trigger = "cpu1";
+			};
+			led05 {
+				label = "cpu2";
+				index = <5>;
+				//linux,default-trigger = "cpu2";
+			};
+			led06 {
+				label = "cpu3";
+				index = <6>;
+				//linux,default-trigger = "cpu3";
+			};
+			led07 {
+				label = "led07";
+				index = <7>;
+			};
+			led08 {
+				label = "led08";
+				index = <8>;
+			};
+			led09 {
+				label = "led09";
+				index = <9>;
+			};
+			led10 {
+				label = "led10";
+				index = <10>;
+			};
+			led11 {
+				label = "led11";
+				index = <11>;
+			};
+			led12 {
+				label = "led12";
+				index = <12>;
+			};
+			led13 {
+				label = "led13";
+				index = <13>;
+			};
+			led14 {
+				label = "led14";
+				index = <14>;
+			};
+			led15 {
+				label = "led15";
+				index = <15>;
+			};
+
+		};
+
+		led11 {
+		 	 label = "led11";
+                         compatible = "leds-qsp";
+                         reg = <31 0x0 0x1000>;
+
+		 	 linux,default-trigger = "default-on";
+
+			led0 {
+				label = "power";
+				index = <0>;
+				linux,default-trigger = "default-on";
+			};
+			led01 {
+				label = "heartbeat";
+				index = <1>;
+				linux,default-trigger = "heartbeat";
+			};
+			led02 {
+				label = "timer";
+				index = <2>;
+				//linux,default-trigger = "timer";
+			};
+			led03 {
+				label = "cpu0";
+				index = <3>;
+				//linux,default-trigger = "cpu0";
+			};
+			led04 {
+				label = "cpu1";
+				index = <4>;
+				//linux,default-trigger = "cpu1";
+			};
+			led05 {
+				label = "cpu2";
+				index = <5>;
+				//linux,default-trigger = "cpu2";
+			};
+			led06 {
+				label = "cpu3";
+				index = <6>;
+				//linux,default-trigger = "cpu3";
+			};
+			led07 {
+				label = "led07";
+				index = <7>;
+			};
+			led08 {
+				label = "led08";
+				index = <8>;
+			};
+			led09 {
+				label = "led09";
+				index = <9>;
+			};
+			led10 {
+				label = "led10";
+				index = <10>;
+			};
+			led11 {
+				label = "led11";
+				index = <11>;
+			};
+			led12 {
+				label = "led12";
+				index = <12>;
+			};
+			led13 {
+				label = "led13";
+				index = <13>;
+			};
+			led14 {
+				label = "led14";
+				index = <14>;
+			};
+			led15 {
+				label = "led15";
+				index = <15>;
+			};
+
+		};
+
+		led12 {
+		 	 label = "led12";
+                         compatible = "leds-qsp";
+                         reg = <32 0x0 0x1000>;
+
+		 	 linux,default-trigger = "default-on";
+
+			led0 {
+				label = "power";
+				index = <0>;
+				linux,default-trigger = "default-on";
+			};
+			led01 {
+				label = "heartbeat";
+				index = <1>;
+				linux,default-trigger = "heartbeat";
+			};
+			led02 {
+				label = "timer";
+				index = <2>;
+				//linux,default-trigger = "timer";
+			};
+			led03 {
+				label = "cpu0";
+				index = <3>;
+				//linux,default-trigger = "cpu0";
+			};
+			led04 {
+				label = "cpu1";
+				index = <4>;
+				//linux,default-trigger = "cpu1";
+			};
+			led05 {
+				label = "cpu2";
+				index = <5>;
+				//linux,default-trigger = "cpu2";
+			};
+			led06 {
+				label = "cpu3";
+				index = <6>;
+				//linux,default-trigger = "cpu3";
+			};
+			led07 {
+				label = "led07";
+				index = <7>;
+			};
+			led08 {
+				label = "led08";
+				index = <8>;
+			};
+			led09 {
+				label = "led09";
+				index = <9>;
+			};
+			led10 {
+				label = "led10";
+				index = <10>;
+			};
+			led11 {
+				label = "led11";
+				index = <11>;
+			};
+			led12 {
+				label = "led12";
+				index = <12>;
+			};
+			led13 {
+				label = "led13";
+				index = <13>;
+			};
+			led14 {
+				label = "led14";
+				index = <14>;
+			};
+			led15 {
+				label = "led15";
+				index = <15>;
+			};
+
+		};
+
+		led13 {
+		 	 label = "led13";
+                         compatible = "leds-qsp";
+                         reg = <33 0x0 0x1000>;
+
+		 	 linux,default-trigger = "default-on";
+
+			led0 {
+				label = "power";
+				index = <0>;
+				linux,default-trigger = "default-on";
+			};
+			led01 {
+				label = "heartbeat";
+				index = <1>;
+				linux,default-trigger = "heartbeat";
+			};
+			led02 {
+				label = "timer";
+				index = <2>;
+				//linux,default-trigger = "timer";
+			};
+			led03 {
+				label = "cpu0";
+				index = <3>;
+				//linux,default-trigger = "cpu0";
+			};
+			led04 {
+				label = "cpu1";
+				index = <4>;
+				//linux,default-trigger = "cpu1";
+			};
+			led05 {
+				label = "cpu2";
+				index = <5>;
+				//linux,default-trigger = "cpu2";
+			};
+			led06 {
+				label = "cpu3";
+				index = <6>;
+				//linux,default-trigger = "cpu3";
+			};
+			led07 {
+				label = "led07";
+				index = <7>;
+			};
+			led08 {
+				label = "led08";
+				index = <8>;
+			};
+			led09 {
+				label = "led09";
+				index = <9>;
+			};
+			led10 {
+				label = "led10";
+				index = <10>;
+			};
+			led11 {
+				label = "led11";
+				index = <11>;
+			};
+			led12 {
+				label = "led12";
+				index = <12>;
+			};
+			led13 {
+				label = "led13";
+				index = <13>;
+			};
+			led14 {
+				label = "led14";
+				index = <14>;
+			};
+			led15 {
+				label = "led15";
+				index = <15>;
+			};
+
+		};
+
+		led14 {
+		 	 label = "led14";
+                         compatible = "leds-qsp";
+                         reg = <34 0x0 0x1000>;
+
+		 	 linux,default-trigger = "default-on";
+
+			led0 {
+				label = "power";
+				index = <0>;
+				linux,default-trigger = "default-on";
+			};
+			led01 {
+				label = "heartbeat";
+				index = <1>;
+				linux,default-trigger = "heartbeat";
+			};
+			led02 {
+				label = "timer";
+				index = <2>;
+				//linux,default-trigger = "timer";
+			};
+			led03 {
+				label = "cpu0";
+				index = <3>;
+				//linux,default-trigger = "cpu0";
+			};
+			led04 {
+				label = "cpu1";
+				index = <4>;
+				//linux,default-trigger = "cpu1";
+			};
+			led05 {
+				label = "cpu2";
+				index = <5>;
+				//linux,default-trigger = "cpu2";
+			};
+			led06 {
+				label = "cpu3";
+				index = <6>;
+				//linux,default-trigger = "cpu3";
+			};
+			led07 {
+				label = "led07";
+				index = <7>;
+			};
+			led08 {
+				label = "led08";
+				index = <8>;
+			};
+			led09 {
+				label = "led09";
+				index = <9>;
+			};
+			led10 {
+				label = "led10";
+				index = <10>;
+			};
+			led11 {
+				label = "led11";
+				index = <11>;
+			};
+			led12 {
+				label = "led12";
+				index = <12>;
+			};
+			led13 {
+				label = "led13";
+				index = <13>;
+			};
+			led14 {
+				label = "led14";
+				index = <14>;
+			};
+			led15 {
+				label = "led15";
+				index = <15>;
+			};
+
+		};
+
+		led15 {
+		 	 label = "led15";
+                         compatible = "leds-qsp";
+                         reg = <35 0x0 0x1000>;
+
+		 	 linux,default-trigger = "default-on";
+
+			led0 {
+				label = "power";
+				index = <0>;
+				linux,default-trigger = "default-on";
+			};
+			led01 {
+				label = "heartbeat";
+				index = <1>;
+				linux,default-trigger = "heartbeat";
+			};
+			led02 {
+				label = "timer";
+				index = <2>;
+				//linux,default-trigger = "timer";
+			};
+			led03 {
+				label = "cpu0";
+				index = <3>;
+				//linux,default-trigger = "cpu0";
+			};
+			led04 {
+				label = "cpu1";
+				index = <4>;
+				//linux,default-trigger = "cpu1";
+			};
+			led05 {
+				label = "cpu2";
+				index = <5>;
+				//linux,default-trigger = "cpu2";
+			};
+			led06 {
+				label = "cpu3";
+				index = <6>;
+				//linux,default-trigger = "cpu3";
+			};
+			led07 {
+				label = "led07";
+				index = <7>;
+			};
+			led08 {
+				label = "led08";
+				index = <8>;
+			};
+			led09 {
+				label = "led09";
+				index = <9>;
+			};
+			led10 {
+				label = "led10";
+				index = <10>;
+			};
+			led11 {
+				label = "led11";
+				index = <11>;
+			};
+			led12 {
+				label = "led12";
+				index = <12>;
+			};
+			led13 {
+				label = "led13";
+				index = <13>;
+			};
+			led14 {
+				label = "led14";
+				index = <14>;
+			};
+			led15 {
+				label = "led15";
+				index = <15>;
+			};
+
+		};
+
+		ETH0: eth0 {
+			device_type = "eth";
+			compatible = "qsp-mac";
+			reg = <36 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <64 0x1>;
+
+		};
+
+		ETH1: eth1 {
+			device_type = "eth";
+			compatible = "qsp-mac";
+			reg = <37 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <65 0x1>;
+
+		};
+
+		ETH2: eth2 {
+			device_type = "eth";
+			compatible = "qsp-mac";
+			reg = <38 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <66 0x1>;
+
+		};
+
+		ETH3: eth3 {
+			device_type = "eth";
+			compatible = "qsp-mac";
+			reg = <39 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <67 0x1>;
+
+		};
+
+		ETH4: eth4 {
+			device_type = "eth";
+			compatible = "qsp-mac";
+			reg = <40 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <68 0x1>;
+
+		};
+
+		ETH5: eth5 {
+			device_type = "eth";
+			compatible = "qsp-mac";
+			reg = <41 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <69 0x1>;
+
+		};
+
+		ETH6: eth6 {
+			device_type = "eth";
+			compatible = "qsp-mac";
+			reg = <42 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <70 0x1>;
+
+		};
+
+		ETH7: eth7 {
+			device_type = "eth";
+			compatible = "qsp-mac";
+			reg = <43 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <71 0x1>;
+
+		};
+
+		ETH8: eth8 {
+			device_type = "eth";
+			compatible = "qsp-mac";
+			reg = <44 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <72 0x1>;
+
+		};
+
+		ETH9: eth9 {
+			device_type = "eth";
+			compatible = "qsp-mac";
+			reg = <45 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <73 0x1>;
+
+		};
+
+		ETH10: eth10 {
+			device_type = "eth";
+			compatible = "qsp-mac";
+			reg = <46 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <74 0x1>;
+
+		};
+
+		ETH11: eth11 {
+			device_type = "eth";
+			compatible = "qsp-mac";
+			reg = <47 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <75 0x1>;
+
+		};
+
+		ETH12: eth12 {
+			device_type = "eth";
+			compatible = "qsp-mac";
+			reg = <48 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <76 0x1>;
+
+		};
+
+		ETH13: eth13 {
+			device_type = "eth";
+			compatible = "qsp-mac";
+			reg = <49 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <77 0x1>;
+
+		};
+
+		ETH14: eth14 {
+			device_type = "eth";
+			compatible = "qsp-mac";
+			reg = <50 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <78 0x1>;
+
+		};
+
+		ETH15: eth15 {
+			device_type = "eth";
+			compatible = "qsp-mac";
+			reg = <51 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <79 0x1>;
+
+		};
+
+		DISKCTL0: diskctrl0 {
+			device_type = "disk-controller";
+			compatible = "qsp,disk-controller";
+			reg = <52 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <80 0x1>;
+		};
+
+		DISKCTL1: diskctrl1 {
+			device_type = "disk-controller";
+			compatible = "qsp,disk-controller";
+			reg = <53 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <81 0x1>;
+		};
+
+		DISKCTL2: diskctrl2 {
+			device_type = "disk-controller";
+			compatible = "qsp,disk-controller";
+			reg = <54 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <82 0x1>;
+		};
+
+		DISKCTL3: diskctrl3 {
+			device_type = "disk-controller";
+			compatible = "qsp,disk-controller";
+			reg = <55 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <83 0x1>;
+		};
+
+		DISKCTL4: diskctrl4 {
+			device_type = "disk-controller";
+			compatible = "qsp,disk-controller";
+			reg = <56 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <84 0x1>;
+		};
+
+		DISKCTL5: diskctrl5 {
+			device_type = "disk-controller";
+			compatible = "qsp,disk-controller";
+			reg = <57 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <85 0x1>;
+		};
+
+		DISKCTL6: diskctrl6 {
+			device_type = "disk-controller";
+			compatible = "qsp,disk-controller";
+			reg = <58 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <86 0x1>;
+		};
+
+		DISKCTL7: diskctrl7 {
+			device_type = "disk-controller";
+			compatible = "qsp,disk-controller";
+			reg = <59 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <87 0x1>;
+		};
+
+		DISKCTL8: diskctrl8 {
+			device_type = "disk-controller";
+			compatible = "qsp,disk-controller";
+			reg = <60 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <88 0x1>;
+		};
+
+		DISKCTL9: diskctrl9 {
+			device_type = "disk-controller";
+			compatible = "qsp,disk-controller";
+			reg = <61 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <89 0x1>;
+		};
+
+		DISKCTL10: diskctrl10 {
+			device_type = "disk-controller";
+			compatible = "qsp,disk-controller";
+			reg = <62 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <90 0x1>;
+		};
+
+		DISKCTL11: diskctrl11 {
+			device_type = "disk-controller";
+			compatible = "qsp,disk-controller";
+			reg = <63 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <91 0x1>;
+		};
+
+		DISKCTL12: diskctrl12 {
+			device_type = "disk-controller";
+			compatible = "qsp,disk-controller";
+			reg = <64 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <92 0x1>;
+		};
+
+		DISKCTL13: diskctrl13 {
+			device_type = "disk-controller";
+			compatible = "qsp,disk-controller";
+			reg = <65 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <93 0x1>;
+		};
+
+		DISKCTL14: diskctrl14 {
+			device_type = "disk-controller";
+			compatible = "qsp,disk-controller";
+			reg = <66 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <94 0x1>;
+		};
+
+		DISKCTL15: diskctrl15 {
+			device_type = "disk-controller";
+			compatible = "qsp,disk-controller";
+			reg = <67 0x0 0x1000>;
+			interrupt-parent = <&PIC>;
+			interrupts = <95 0x1>;
+		};
+
+	};
+};
diff --git a/arch/powerpc/configs/qsp_defconfig b/arch/powerpc/configs/qsp_defconfig
new file mode 100644
index 0000000..116873e
--- /dev/null
+++ b/arch/powerpc/configs/qsp_defconfig
@@ -0,0 +1,1365 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# Linux/powerpc 3.4.0 Kernel Configuration
+#
+# CONFIG_PPC64 is not set
+
+#
+# Processor support
+#
+CONFIG_PPC_BOOK3S_32=y
+# CONFIG_PPC_85xx is not set
+# CONFIG_PPC_8xx is not set
+# CONFIG_40x is not set
+# CONFIG_44x is not set
+# CONFIG_E200 is not set
+CONFIG_PPC_BOOK3S=y
+CONFIG_6xx=y
+CONFIG_PPC_FPU=y
+# CONFIG_ALTIVEC is not set
+CONFIG_PPC_STD_MMU=y
+CONFIG_PPC_STD_MMU_32=y
+# CONFIG_PPC_MM_SLICES is not set
+CONFIG_PPC_HAVE_PMU_SUPPORT=y
+CONFIG_SMP=y
+CONFIG_NR_CPUS=128
+CONFIG_PPC32=y
+CONFIG_32BIT=y
+CONFIG_WORD_SIZE=32
+# CONFIG_ARCH_PHYS_ADDR_T_64BIT is not set
+# CONFIG_ARCH_DMA_ADDR_T_64BIT is not set
+CONFIG_MMU=y
+CONFIG_GENERIC_CMOS_UPDATE=y
+CONFIG_GENERIC_TIME_VSYSCALL=y
+CONFIG_GENERIC_CLOCKEVENTS=y
+# CONFIG_HAVE_SETUP_PER_CPU_AREA is not set
+# CONFIG_NEED_PER_CPU_EMBED_FIRST_CHUNK is not set
+CONFIG_NR_IRQS=1024
+CONFIG_STACKTRACE_SUPPORT=y
+CONFIG_HAVE_LATENCYTOP_SUPPORT=y
+CONFIG_TRACE_IRQFLAGS_SUPPORT=y
+CONFIG_LOCKDEP_SUPPORT=y
+CONFIG_RWSEM_XCHGADD_ALGORITHM=y
+CONFIG_ARCH_HAS_ILOG2_U32=y
+CONFIG_ARCH_HAS_CPU_IDLE_WAIT=y
+CONFIG_GENERIC_HWEIGHT=y
+# CONFIG_ARCH_NO_VIRT_TO_BUS is not set
+CONFIG_PPC=y
+CONFIG_EARLY_PRINTK=y
+CONFIG_GENERIC_NVRAM=y
+CONFIG_SCHED_OMIT_FRAME_POINTER=y
+CONFIG_ARCH_MAY_HAVE_PC_FDC=y
+CONFIG_PPC_OF=y
+# CONFIG_PPC_UDBG_16550 is not set
+CONFIG_GENERIC_TBSYNC=y
+CONFIG_AUDIT_ARCH=y
+CONFIG_GENERIC_BUG=y
+# CONFIG_EPAPR_BOOT is not set
+# CONFIG_DEFAULT_UIMAGE is not set
+CONFIG_ARCH_HIBERNATION_POSSIBLE=y
+# CONFIG_PPC_DCR_NATIVE is not set
+# CONFIG_PPC_DCR_MMIO is not set
+CONFIG_ARCH_SUPPORTS_DEBUG_PAGEALLOC=y
+CONFIG_DEFCONFIG_LIST="/lib/modules/$UNAME_RELEASE/.config"
+CONFIG_HAVE_IRQ_WORK=y
+
+#
+# General setup
+#
+CONFIG_EXPERIMENTAL=y
+CONFIG_INIT_ENV_ARG_LIMIT=32
+CONFIG_CROSS_COMPILE=""
+CONFIG_LOCALVERSION=""
+CONFIG_LOCALVERSION_AUTO=y
+CONFIG_DEFAULT_HOSTNAME="(none)"
+CONFIG_SWAP=y
+CONFIG_SYSVIPC=y
+CONFIG_SYSVIPC_SYSCTL=y
+# CONFIG_POSIX_MQUEUE is not set
+# CONFIG_BSD_PROCESS_ACCT is not set
+# CONFIG_FHANDLE is not set
+# CONFIG_TASKSTATS is not set
+# CONFIG_AUDIT is not set
+CONFIG_HAVE_GENERIC_HARDIRQS=y
+
+#
+# IRQ subsystem
+#
+CONFIG_GENERIC_HARDIRQS=y
+CONFIG_GENERIC_IRQ_SHOW=y
+CONFIG_GENERIC_IRQ_SHOW_LEVEL=y
+CONFIG_IRQ_DOMAIN=y
+CONFIG_IRQ_FORCED_THREADING=y
+CONFIG_SPARSE_IRQ=y
+
+#
+# RCU Subsystem
+#
+CONFIG_TREE_RCU=y
+# CONFIG_PREEMPT_RCU is not set
+CONFIG_RCU_FANOUT=32
+# CONFIG_RCU_FANOUT_EXACT is not set
+# CONFIG_RCU_FAST_NO_HZ is not set
+# CONFIG_TREE_RCU_TRACE is not set
+# CONFIG_IKCONFIG is not set
+CONFIG_LOG_BUF_SHIFT=14
+# CONFIG_CGROUPS is not set
+# CONFIG_CHECKPOINT_RESTORE is not set
+# CONFIG_NAMESPACES is not set
+# CONFIG_SCHED_AUTOGROUP is not set
+# CONFIG_SYSFS_DEPRECATED is not set
+# CONFIG_RELAY is not set
+CONFIG_BLK_DEV_INITRD=y
+CONFIG_INITRAMFS_SOURCE=""
+CONFIG_RD_GZIP=y
+# CONFIG_RD_BZIP2 is not set
+# CONFIG_RD_LZMA is not set
+# CONFIG_RD_XZ is not set
+# CONFIG_RD_LZO is not set
+# CONFIG_CC_OPTIMIZE_FOR_SIZE is not set
+CONFIG_SYSCTL=y
+CONFIG_ANON_INODES=y
+CONFIG_EXPERT=y
+# CONFIG_SYSCTL_SYSCALL is not set
+CONFIG_KALLSYMS=y
+# CONFIG_KALLSYMS_ALL is not set
+CONFIG_HOTPLUG=y
+CONFIG_PRINTK=y
+CONFIG_BUG=y
+CONFIG_ELF_CORE=y
+CONFIG_BASE_FULL=y
+CONFIG_FUTEX=y
+CONFIG_EPOLL=y
+CONFIG_SIGNALFD=y
+CONFIG_TIMERFD=y
+CONFIG_EVENTFD=y
+CONFIG_SHMEM=y
+CONFIG_AIO=y
+# CONFIG_EMBEDDED is not set
+CONFIG_HAVE_PERF_EVENTS=y
+
+#
+# Kernel Performance Events And Counters
+#
+# CONFIG_PERF_EVENTS is not set
+# CONFIG_PERF_COUNTERS is not set
+CONFIG_VM_EVENT_COUNTERS=y
+CONFIG_SLUB_DEBUG=y
+CONFIG_COMPAT_BRK=y
+# CONFIG_SLAB is not set
+CONFIG_SLUB=y
+# CONFIG_SLOB is not set
+# CONFIG_PROFILING is not set
+CONFIG_HAVE_OPROFILE=y
+# CONFIG_KPROBES is not set
+# CONFIG_JUMP_LABEL is not set
+CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS=y
+CONFIG_HAVE_IOREMAP_PROT=y
+CONFIG_HAVE_KPROBES=y
+CONFIG_HAVE_KRETPROBES=y
+CONFIG_HAVE_ARCH_TRACEHOOK=y
+CONFIG_HAVE_DMA_ATTRS=y
+CONFIG_USE_GENERIC_SMP_HELPERS=y
+CONFIG_HAVE_REGS_AND_STACK_ACCESS_API=y
+CONFIG_HAVE_DMA_API_DEBUG=y
+CONFIG_HAVE_ARCH_JUMP_LABEL=y
+CONFIG_HAVE_RCU_TABLE_FREE=y
+CONFIG_ARCH_HAVE_NMI_SAFE_CMPXCHG=y
+CONFIG_QSP=y
+
+#
+# GCOV-based kernel profiling
+#
+# CONFIG_HAVE_GENERIC_DMA_COHERENT is not set
+CONFIG_SLABINFO=y
+CONFIG_RT_MUTEXES=y
+CONFIG_BASE_SMALL=0
+CONFIG_MODULES=y
+# CONFIG_MODULE_FORCE_LOAD is not set
+# CONFIG_MODULE_UNLOAD is not set
+# CONFIG_MODVERSIONS is not set
+# CONFIG_MODULE_SRCVERSION_ALL is not set
+CONFIG_BLOCK=y
+CONFIG_LBDAF=y
+# CONFIG_BLK_DEV_BSG is not set
+# CONFIG_BLK_DEV_BSGLIB is not set
+# CONFIG_BLK_DEV_INTEGRITY is not set
+
+#
+# Partition Types
+#
+CONFIG_PARTITION_ADVANCED=y
+# CONFIG_ACORN_PARTITION is not set
+# CONFIG_OSF_PARTITION is not set
+# CONFIG_AMIGA_PARTITION is not set
+# CONFIG_ATARI_PARTITION is not set
+# CONFIG_MAC_PARTITION is not set
+CONFIG_MSDOS_PARTITION=y
+# CONFIG_BSD_DISKLABEL is not set
+# CONFIG_MINIX_SUBPARTITION is not set
+# CONFIG_SOLARIS_X86_PARTITION is not set
+# CONFIG_UNIXWARE_DISKLABEL is not set
+# CONFIG_LDM_PARTITION is not set
+# CONFIG_SGI_PARTITION is not set
+# CONFIG_ULTRIX_PARTITION is not set
+# CONFIG_SUN_PARTITION is not set
+# CONFIG_KARMA_PARTITION is not set
+# CONFIG_EFI_PARTITION is not set
+# CONFIG_SYSV68_PARTITION is not set
+
+#
+# IO Schedulers
+#
+CONFIG_IOSCHED_NOOP=y
+CONFIG_IOSCHED_DEADLINE=y
+CONFIG_IOSCHED_CFQ=y
+# CONFIG_DEFAULT_DEADLINE is not set
+# CONFIG_DEFAULT_CFQ is not set
+CONFIG_DEFAULT_NOOP=y
+CONFIG_DEFAULT_IOSCHED="noop"
+# CONFIG_INLINE_SPIN_TRYLOCK is not set
+# CONFIG_INLINE_SPIN_TRYLOCK_BH is not set
+# CONFIG_INLINE_SPIN_LOCK is not set
+# CONFIG_INLINE_SPIN_LOCK_BH is not set
+# CONFIG_INLINE_SPIN_LOCK_IRQ is not set
+# CONFIG_INLINE_SPIN_LOCK_IRQSAVE is not set
+# CONFIG_INLINE_SPIN_UNLOCK_BH is not set
+CONFIG_INLINE_SPIN_UNLOCK_IRQ=y
+# CONFIG_INLINE_SPIN_UNLOCK_IRQRESTORE is not set
+# CONFIG_INLINE_READ_TRYLOCK is not set
+# CONFIG_INLINE_READ_LOCK is not set
+# CONFIG_INLINE_READ_LOCK_BH is not set
+# CONFIG_INLINE_READ_LOCK_IRQ is not set
+# CONFIG_INLINE_READ_LOCK_IRQSAVE is not set
+CONFIG_INLINE_READ_UNLOCK=y
+# CONFIG_INLINE_READ_UNLOCK_BH is not set
+CONFIG_INLINE_READ_UNLOCK_IRQ=y
+# CONFIG_INLINE_READ_UNLOCK_IRQRESTORE is not set
+# CONFIG_INLINE_WRITE_TRYLOCK is not set
+# CONFIG_INLINE_WRITE_LOCK is not set
+# CONFIG_INLINE_WRITE_LOCK_BH is not set
+# CONFIG_INLINE_WRITE_LOCK_IRQ is not set
+# CONFIG_INLINE_WRITE_LOCK_IRQSAVE is not set
+CONFIG_INLINE_WRITE_UNLOCK=y
+# CONFIG_INLINE_WRITE_UNLOCK_BH is not set
+CONFIG_INLINE_WRITE_UNLOCK_IRQ=y
+# CONFIG_INLINE_WRITE_UNLOCK_IRQRESTORE is not set
+CONFIG_MUTEX_SPIN_ON_OWNER=y
+# CONFIG_FREEZER is not set
+# CONFIG_PPC_XICS is not set
+# CONFIG_PPC_ICP_NATIVE is not set
+# CONFIG_PPC_ICP_HV is not set
+# CONFIG_PPC_ICS_RTAS is not set
+# CONFIG_GE_FPGA is not set
+
+#
+# Platform support
+#
+# CONFIG_PPC_CHRP is not set
+# CONFIG_PPC_MPC512x is not set
+# CONFIG_PPC_MPC52xx is not set
+# CONFIG_PPC_PMAC is not set
+# CONFIG_PPC_CELL is not set
+# CONFIG_PPC_CELL_NATIVE is not set
+# CONFIG_PPC_82xx is not set
+# CONFIG_PQ2ADS is not set
+# CONFIG_PPC_83xx is not set
+# CONFIG_PPC_86xx is not set
+# CONFIG_PPC_WSP is not set
+CONFIG_PPC_QSP=y
+# CONFIG_PPC_QSP_SYNC_TIMEBASE is not set
+# CONFIG_KVM_GUEST is not set
+CONFIG_PPC_OF_BOOT_TRAMPOLINE=y
+# CONFIG_IPIC is not set
+# CONFIG_MPIC is not set
+# CONFIG_PPC_EPAPR_HV_PIC is not set
+# CONFIG_MPIC_WEIRD is not set
+# CONFIG_PPC_I8259 is not set
+# CONFIG_PPC_RTAS is not set
+# CONFIG_MMIO_NVRAM is not set
+# CONFIG_MPIC_U3_HT_IRQS is not set
+# CONFIG_PPC_MPC106 is not set
+# CONFIG_PPC_970_NAP is not set
+# CONFIG_PPC_P7_NAP is not set
+
+#
+# CPU Frequency scaling
+#
+# CONFIG_CPU_FREQ is not set
+
+#
+# CPUIdle driver
+#
+# CONFIG_CPU_IDLE is not set
+# CONFIG_TAU is not set
+# CONFIG_FSL_ULI1575 is not set
+# CONFIG_SIMPLE_GPIO is not set
+
+#
+# Kernel options
+#
+CONFIG_HIGHMEM=y
+CONFIG_TICK_ONESHOT=y
+CONFIG_NO_HZ=y
+CONFIG_HIGH_RES_TIMERS=y
+CONFIG_GENERIC_CLOCKEVENTS_BUILD=y
+# CONFIG_HZ_100 is not set
+CONFIG_HZ_250=y
+# CONFIG_HZ_300 is not set
+# CONFIG_HZ_1000 is not set
+CONFIG_HZ=250
+CONFIG_SCHED_HRTICK=y
+CONFIG_PREEMPT_NONE=y
+# CONFIG_PREEMPT_VOLUNTARY is not set
+# CONFIG_PREEMPT is not set
+CONFIG_BINFMT_ELF=y
+CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS=y
+# CONFIG_HAVE_AOUT is not set
+CONFIG_BINFMT_MISC=y
+# CONFIG_IOMMU_HELPER is not set
+# CONFIG_SWIOTLB is not set
+CONFIG_ARCH_ENABLE_MEMORY_HOTPLUG=y
+CONFIG_ARCH_HAS_WALK_MEMORY=y
+CONFIG_ARCH_ENABLE_MEMORY_HOTREMOVE=y
+# CONFIG_KEXEC is not set
+# CONFIG_CRASH_DUMP is not set
+# CONFIG_IRQ_ALL_CPUS is not set
+CONFIG_MAX_ACTIVE_REGIONS=32
+CONFIG_ARCH_FLATMEM_ENABLE=y
+CONFIG_SELECT_MEMORY_MODEL=y
+CONFIG_FLATMEM_MANUAL=y
+CONFIG_FLATMEM=y
+CONFIG_FLAT_NODE_MEM_MAP=y
+CONFIG_HAVE_MEMBLOCK=y
+CONFIG_HAVE_MEMBLOCK_NODE_MAP=y
+CONFIG_PAGEFLAGS_EXTENDED=y
+CONFIG_SPLIT_PTLOCK_CPUS=4
+# CONFIG_COMPACTION is not set
+CONFIG_MIGRATION=y
+# CONFIG_PHYS_ADDR_T_64BIT is not set
+CONFIG_ZONE_DMA_FLAG=1
+CONFIG_BOUNCE=y
+CONFIG_VIRT_TO_BUS=y
+# CONFIG_KSM is not set
+CONFIG_DEFAULT_MMAP_MIN_ADDR=4096
+# CONFIG_CLEANCACHE is not set
+CONFIG_PPC_4K_PAGES=y
+CONFIG_FORCE_MAX_ZONEORDER=11
+CONFIG_CMDLINE_BOOL=y
+CONFIG_CMDLINE="console=ttyS0,115200"
+CONFIG_EXTRA_TARGETS=""
+# CONFIG_HIBERNATION is not set
+# CONFIG_PM_RUNTIME is not set
+# CONFIG_SECCOMP is not set
+# CONFIG_ISA_DMA_API is not set
+
+#
+# Bus options
+#
+CONFIG_ZONE_DMA=y
+# CONFIG_NEED_DMA_MAP_STATE is not set
+CONFIG_NEED_SG_DMA_LENGTH=y
+# CONFIG_PCI is not set
+# CONFIG_PCI_DOMAINS is not set
+# CONFIG_PCI_SYSCALL is not set
+# CONFIG_ARCH_SUPPORTS_MSI is not set
+# CONFIG_PCCARD is not set
+# CONFIG_HAS_RAPIDIO is not set
+# CONFIG_NONSTATIC_KERNEL is not set
+
+#
+# Advanced setup
+#
+# CONFIG_ADVANCED_OPTIONS is not set
+
+#
+# Default settings for advanced configuration options are used
+#
+CONFIG_LOWMEM_SIZE=0x30000000
+CONFIG_PAGE_OFFSET=0xc0000000
+CONFIG_KERNEL_START=0xc0000000
+CONFIG_PHYSICAL_START=0x00000000
+CONFIG_TASK_SIZE=0xc0000000
+CONFIG_NET=y
+
+#
+# Networking options
+#
+CONFIG_PACKET=y
+CONFIG_UNIX=y
+# CONFIG_UNIX_DIAG is not set
+CONFIG_XFRM=y
+CONFIG_XFRM_USER=y
+# CONFIG_XFRM_SUB_POLICY is not set
+# CONFIG_XFRM_MIGRATE is not set
+# CONFIG_XFRM_STATISTICS is not set
+# CONFIG_NET_KEY is not set
+CONFIG_INET=y
+CONFIG_IP_MULTICAST=y
+# CONFIG_IP_ADVANCED_ROUTER is not set
+CONFIG_IP_PNP=y
+CONFIG_IP_PNP_DHCP=y
+CONFIG_IP_PNP_BOOTP=y
+# CONFIG_IP_PNP_RARP is not set
+# CONFIG_NET_IPIP is not set
+# CONFIG_NET_IPGRE_DEMUX is not set
+# CONFIG_IP_MROUTE is not set
+# CONFIG_ARPD is not set
+CONFIG_SYN_COOKIES=y
+# CONFIG_INET_AH is not set
+# CONFIG_INET_ESP is not set
+# CONFIG_INET_IPCOMP is not set
+# CONFIG_INET_XFRM_TUNNEL is not set
+# CONFIG_INET_TUNNEL is not set
+CONFIG_INET_XFRM_MODE_TRANSPORT=y
+CONFIG_INET_XFRM_MODE_TUNNEL=y
+CONFIG_INET_XFRM_MODE_BEET=y
+# CONFIG_INET_LRO is not set
+CONFIG_INET_DIAG=y
+CONFIG_INET_TCP_DIAG=y
+# CONFIG_INET_UDP_DIAG is not set
+# CONFIG_TCP_CONG_ADVANCED is not set
+CONFIG_TCP_CONG_CUBIC=y
+CONFIG_DEFAULT_TCP_CONG="cubic"
+# CONFIG_TCP_MD5SIG is not set
+# CONFIG_IPV6 is not set
+# CONFIG_NETWORK_SECMARK is not set
+# CONFIG_NETWORK_PHY_TIMESTAMPING is not set
+# CONFIG_NETFILTER is not set
+# CONFIG_IP_DCCP is not set
+# CONFIG_IP_SCTP is not set
+# CONFIG_RDS is not set
+# CONFIG_TIPC is not set
+# CONFIG_ATM is not set
+# CONFIG_L2TP is not set
+# CONFIG_BRIDGE is not set
+# CONFIG_NET_DSA is not set
+# CONFIG_VLAN_8021Q is not set
+# CONFIG_DECNET is not set
+# CONFIG_LLC2 is not set
+# CONFIG_IPX is not set
+# CONFIG_ATALK is not set
+# CONFIG_X25 is not set
+# CONFIG_LAPB is not set
+# CONFIG_ECONET is not set
+# CONFIG_WAN_ROUTER is not set
+# CONFIG_PHONET is not set
+# CONFIG_IEEE802154 is not set
+# CONFIG_NET_SCHED is not set
+# CONFIG_DCB is not set
+# CONFIG_BATMAN_ADV is not set
+# CONFIG_OPENVSWITCH is not set
+CONFIG_RPS=y
+CONFIG_RFS_ACCEL=y
+CONFIG_XPS=y
+CONFIG_BQL=y
+
+#
+# Network testing
+#
+# CONFIG_NET_PKTGEN is not set
+# CONFIG_HAMRADIO is not set
+# CONFIG_CAN is not set
+# CONFIG_IRDA is not set
+# CONFIG_BT is not set
+# CONFIG_AF_RXRPC is not set
+# CONFIG_WIRELESS is not set
+# CONFIG_WIMAX is not set
+# CONFIG_RFKILL is not set
+# CONFIG_NET_9P is not set
+# CONFIG_CAIF is not set
+# CONFIG_CEPH_LIB is not set
+# CONFIG_NFC is not set
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_UEVENT_HELPER_PATH="/sbin/hotplug"
+CONFIG_DEVTMPFS=y
+CONFIG_DEVTMPFS_MOUNT=y
+CONFIG_STANDALONE=y
+CONFIG_PREVENT_FIRMWARE_BUILD=y
+# CONFIG_FW_LOADER is not set
+# CONFIG_DEBUG_DRIVER is not set
+# CONFIG_DEBUG_DEVRES is not set
+# CONFIG_SYS_HYPERVISOR is not set
+# CONFIG_GENERIC_CPU_DEVICES is not set
+# CONFIG_DMA_SHARED_BUFFER is not set
+# CONFIG_CONNECTOR is not set
+CONFIG_MTD=y
+# CONFIG_MTD_TESTS is not set
+# CONFIG_MTD_REDBOOT_PARTS is not set
+# CONFIG_MTD_CMDLINE_PARTS is not set
+# CONFIG_MTD_OF_PARTS is not set
+# CONFIG_MTD_AR7_PARTS is not set
+
+#
+# User Modules And Translation Layers
+#
+CONFIG_MTD_CHAR=y
+CONFIG_MTD_BLKDEVS=y
+# CONFIG_MTD_BLOCK is not set
+# CONFIG_MTD_BLOCK_RO is not set
+CONFIG_FTL=y
+# CONFIG_NFTL is not set
+# CONFIG_INFTL is not set
+# CONFIG_RFD_FTL is not set
+# CONFIG_SSFDC is not set
+# CONFIG_SM_FTL is not set
+# CONFIG_MTD_OOPS is not set
+# CONFIG_MTD_SWAP is not set
+
+#
+# RAM/ROM/Flash chip drivers
+#
+# CONFIG_MTD_CFI is not set
+# CONFIG_MTD_JEDECPROBE is not set
+CONFIG_MTD_MAP_BANK_WIDTH_1=y
+CONFIG_MTD_MAP_BANK_WIDTH_2=y
+CONFIG_MTD_MAP_BANK_WIDTH_4=y
+# CONFIG_MTD_MAP_BANK_WIDTH_8 is not set
+# CONFIG_MTD_MAP_BANK_WIDTH_16 is not set
+# CONFIG_MTD_MAP_BANK_WIDTH_32 is not set
+CONFIG_MTD_CFI_I1=y
+CONFIG_MTD_CFI_I2=y
+# CONFIG_MTD_CFI_I4 is not set
+# CONFIG_MTD_CFI_I8 is not set
+# CONFIG_MTD_RAM is not set
+# CONFIG_MTD_ROM is not set
+# CONFIG_MTD_ABSENT is not set
+CONFIG_MTD_QSP_FLASH=y
+
+#
+# Mapping drivers for chip access
+#
+# CONFIG_MTD_COMPLEX_MAPPINGS is not set
+CONFIG_MTD_PHYSMAP=y
+CONFIG_MTD_PHYSMAP_COMPAT=y
+CONFIG_MTD_PHYSMAP_START=0xd0000000
+CONFIG_MTD_PHYSMAP_LEN=0x10000000
+CONFIG_MTD_PHYSMAP_BANKWIDTH=4
+# CONFIG_MTD_PLATRAM is not set
+
+#
+# Self-contained MTD device drivers
+#
+# CONFIG_MTD_SLRAM is not set
+# CONFIG_MTD_PHRAM is not set
+# CONFIG_MTD_MTDRAM is not set
+# CONFIG_MTD_BLOCK2MTD is not set
+
+#
+# Disk-On-Chip Device Drivers
+#
+# CONFIG_MTD_DOCG3 is not set
+# CONFIG_MTD_NAND is not set
+# CONFIG_MTD_ONENAND is not set
+
+#
+# LPDDR flash memory drivers
+#
+# CONFIG_MTD_LPDDR is not set
+CONFIG_MTD_UBI=y
+CONFIG_MTD_UBI_WL_THRESHOLD=4096
+CONFIG_MTD_UBI_BEB_RESERVE=1
+# CONFIG_MTD_UBI_GLUEBI is not set
+# CONFIG_MTD_UBI_DEBUG is not set
+CONFIG_DTC=y
+CONFIG_OF=y
+
+#
+# Device Tree and Open Firmware support
+#
+CONFIG_PROC_DEVICETREE=y
+# CONFIG_OF_SELFTEST is not set
+CONFIG_OF_FLATTREE=y
+CONFIG_OF_EARLY_FLATTREE=y
+CONFIG_OF_ADDRESS=y
+CONFIG_OF_IRQ=y
+CONFIG_OF_DEVICE=y
+CONFIG_OF_NET=y
+CONFIG_OF_MTD=y
+# CONFIG_PARPORT is not set
+CONFIG_BLK_DEV=y
+# CONFIG_BLK_DEV_FD is not set
+# CONFIG_BLK_DEV_COW_COMMON is not set
+CONFIG_BLK_DEV_LOOP=y
+CONFIG_BLK_DEV_LOOP_MIN_COUNT=8
+# CONFIG_BLK_DEV_CRYPTOLOOP is not set
+
+#
+# DRBD disabled because PROC_FS, INET or CONNECTOR not selected
+#
+# CONFIG_BLK_DEV_NBD is not set
+CONFIG_BLK_DEV_RAM=y
+CONFIG_BLK_DEV_RAM_COUNT=16
+CONFIG_BLK_DEV_RAM_SIZE=131072
+# CONFIG_BLK_DEV_XIP is not set
+# CONFIG_CDROM_PKTCDVD is not set
+# CONFIG_ATA_OVER_ETH is not set
+# CONFIG_BLK_DEV_HD is not set
+# CONFIG_BLK_DEV_RBD is not set
+CONFIG_BLK_DEV_QSP=y
+
+#
+# Misc devices
+#
+# CONFIG_SENSORS_LIS3LV02D is not set
+# CONFIG_ENCLOSURE_SERVICES is not set
+# CONFIG_C2PORT is not set
+
+#
+# EEPROM support
+#
+# CONFIG_EEPROM_93CX6 is not set
+
+#
+# Texas Instruments shared transport line discipline
+#
+
+#
+# Altera FPGA firmware download module
+#
+CONFIG_HAVE_IDE=y
+# CONFIG_IDE is not set
+
+#
+# SCSI device support
+#
+CONFIG_SCSI_MOD=y
+# CONFIG_RAID_ATTRS is not set
+CONFIG_SCSI=y
+CONFIG_SCSI_DMA=y
+# CONFIG_SCSI_TGT is not set
+# CONFIG_SCSI_NETLINK is not set
+CONFIG_SCSI_PROC_FS=y
+
+#
+# SCSI support type (disk, tape, CD-ROM)
+#
+CONFIG_BLK_DEV_SD=y
+# CONFIG_CHR_DEV_ST is not set
+# CONFIG_CHR_DEV_OSST is not set
+# CONFIG_BLK_DEV_SR is not set
+# CONFIG_CHR_DEV_SG is not set
+# CONFIG_CHR_DEV_SCH is not set
+# CONFIG_SCSI_MULTI_LUN is not set
+# CONFIG_SCSI_CONSTANTS is not set
+# CONFIG_SCSI_LOGGING is not set
+# CONFIG_SCSI_SCAN_ASYNC is not set
+CONFIG_SCSI_WAIT_SCAN=m
+
+#
+# SCSI Transports
+#
+# CONFIG_SCSI_SPI_ATTRS is not set
+# CONFIG_SCSI_FC_ATTRS is not set
+# CONFIG_SCSI_ISCSI_ATTRS is not set
+# CONFIG_SCSI_SAS_ATTRS is not set
+# CONFIG_SCSI_SAS_LIBSAS is not set
+# CONFIG_SCSI_SRP_ATTRS is not set
+CONFIG_SCSI_LOWLEVEL=y
+# CONFIG_ISCSI_TCP is not set
+# CONFIG_ISCSI_BOOT_SYSFS is not set
+# CONFIG_LIBFC is not set
+# CONFIG_LIBFCOE is not set
+# CONFIG_SCSI_DEBUG is not set
+# CONFIG_SCSI_DH is not set
+# CONFIG_SCSI_OSD_INITIATOR is not set
+CONFIG_ATA=y
+# CONFIG_ATA_NONSTANDARD is not set
+CONFIG_ATA_VERBOSE_ERROR=y
+CONFIG_SATA_PMP=y
+
+#
+# Controllers with non-SFF native interface
+#
+# CONFIG_SATA_AHCI_PLATFORM is not set
+CONFIG_ATA_SFF=y
+
+#
+# SFF controllers with custom DMA interface
+#
+CONFIG_ATA_BMDMA=y
+
+#
+# SATA SFF controllers with BMDMA
+#
+# CONFIG_SATA_MV is not set
+
+#
+# PATA SFF controllers with BMDMA
+#
+
+#
+# PIO-only SFF controllers
+#
+# CONFIG_PATA_PLATFORM is not set
+
+#
+# Generic fallback / legacy drivers
+#
+# CONFIG_MD is not set
+# CONFIG_TARGET_CORE is not set
+# CONFIG_MACINTOSH_DRIVERS is not set
+CONFIG_NETDEVICES=y
+CONFIG_NET_CORE=y
+# CONFIG_BONDING is not set
+# CONFIG_DUMMY is not set
+# CONFIG_EQUALIZER is not set
+# CONFIG_MII is not set
+# CONFIG_NET_TEAM is not set
+# CONFIG_MACVLAN is not set
+# CONFIG_NETCONSOLE is not set
+# CONFIG_NETPOLL is not set
+# CONFIG_NET_POLL_CONTROLLER is not set
+# CONFIG_TUN is not set
+# CONFIG_VETH is not set
+
+#
+# CAIF transport drivers
+#
+CONFIG_ETHERNET=y
+# CONFIG_NET_VENDOR_BROADCOM is not set
+# CONFIG_NET_CALXEDA_XGMAC is not set
+# CONFIG_NET_VENDOR_CHELSIO is not set
+# CONFIG_DNET is not set
+# CONFIG_NET_VENDOR_INTEL is not set
+# CONFIG_NET_VENDOR_MARVELL is not set
+# CONFIG_NET_VENDOR_MICREL is not set
+# CONFIG_NET_VENDOR_NATSEMI is not set
+# CONFIG_ETHOC is not set
+# CONFIG_NET_VENDOR_SEEQ is not set
+# CONFIG_NET_VENDOR_STMICRO is not set
+# CONFIG_NET_VENDOR_XILINX is not set
+CONFIG_NET_QSP=y
+# CONFIG_PHYLIB is not set
+# CONFIG_PPP is not set
+# CONFIG_SLIP is not set
+# CONFIG_WLAN is not set
+
+#
+# Enable WiMAX (Networking options) to see the WiMAX drivers
+#
+# CONFIG_WAN is not set
+# CONFIG_ISDN is not set
+
+#
+# Input device support
+#
+CONFIG_INPUT=y
+# CONFIG_INPUT_FF_MEMLESS is not set
+# CONFIG_INPUT_POLLDEV is not set
+# CONFIG_INPUT_SPARSEKMAP is not set
+
+#
+# Userland interfaces
+#
+# CONFIG_INPUT_MOUSEDEV is not set
+# CONFIG_INPUT_JOYDEV is not set
+# CONFIG_INPUT_EVDEV is not set
+# CONFIG_INPUT_EVBUG is not set
+
+#
+# Input Device Drivers
+#
+# CONFIG_INPUT_KEYBOARD is not set
+# CONFIG_INPUT_MOUSE is not set
+# CONFIG_INPUT_JOYSTICK is not set
+# CONFIG_INPUT_TABLET is not set
+# CONFIG_INPUT_TOUCHSCREEN is not set
+# CONFIG_INPUT_MISC is not set
+
+#
+# Hardware I/O ports
+#
+# CONFIG_SERIO is not set
+# CONFIG_GAMEPORT is not set
+
+#
+# Character devices
+#
+# CONFIG_VT is not set
+CONFIG_UNIX98_PTYS=y
+# CONFIG_DEVPTS_MULTIPLE_INSTANCES is not set
+CONFIG_LEGACY_PTYS=y
+CONFIG_LEGACY_PTY_COUNT=256
+# CONFIG_SERIAL_NONSTANDARD is not set
+# CONFIG_N_GSM is not set
+# CONFIG_TRACE_SINK is not set
+# CONFIG_PPC_EPAPR_HV_BYTECHAN is not set
+CONFIG_DEVKMEM=y
+
+#
+# Serial drivers
+#
+# CONFIG_SERIAL_8250 is not set
+
+#
+# Non-8250 serial port support
+#
+# CONFIG_SERIAL_UARTLITE is not set
+CONFIG_SERIAL_CORE=y
+CONFIG_SERIAL_CORE_CONSOLE=y
+# CONFIG_SERIAL_TIMBERDALE is not set
+# CONFIG_SERIAL_ALTERA_JTAGUART is not set
+# CONFIG_SERIAL_ALTERA_UART is not set
+# CONFIG_SERIAL_XILINX_PS_UART is not set
+CONFIG_SERIAL_QSP_UART=y
+CONFIG_SERIAL_QSP_MAXPORTS=16
+CONFIG_SERIAL_QSP_CONSOLE=y
+# CONFIG_TTY_PRINTK is not set
+# CONFIG_HVC_UDBG is not set
+# CONFIG_IPMI_HANDLER is not set
+# CONFIG_HW_RANDOM is not set
+# CONFIG_NVRAM is not set
+# CONFIG_R3964 is not set
+# CONFIG_RAW_DRIVER is not set
+# CONFIG_TCG_TPM is not set
+# CONFIG_RAMOOPS is not set
+# CONFIG_I2C is not set
+# CONFIG_SPI is not set
+# CONFIG_HSI is not set
+
+#
+# PPS support
+#
+# CONFIG_PPS is not set
+
+#
+# PPS generators support
+#
+
+#
+# PTP clock support
+#
+
+#
+# Enable Device Drivers -> PPS to see the PTP clock options.
+#
+CONFIG_ARCH_WANT_OPTIONAL_GPIOLIB=y
+# CONFIG_GPIOLIB is not set
+# CONFIG_W1 is not set
+# CONFIG_POWER_SUPPLY is not set
+CONFIG_HWMON=y
+# CONFIG_HWMON_VID is not set
+# CONFIG_HWMON_DEBUG_CHIP is not set
+
+#
+# Native drivers
+#
+# CONFIG_SENSORS_NTC_THERMISTOR is not set
+# CONFIG_SENSORS_SCH56XX_COMMON is not set
+# CONFIG_THERMAL is not set
+# CONFIG_WATCHDOG is not set
+CONFIG_SSB_POSSIBLE=y
+
+#
+# Sonics Silicon Backplane
+#
+# CONFIG_SSB is not set
+CONFIG_BCMA_POSSIBLE=y
+
+#
+# Broadcom specific AMBA
+#
+# CONFIG_BCMA is not set
+
+#
+# Multifunction device drivers
+#
+# CONFIG_MFD_CORE is not set
+# CONFIG_MFD_SM501 is not set
+# CONFIG_HTC_PASIC3 is not set
+# CONFIG_MFD_TMIO is not set
+# CONFIG_ABX500_CORE is not set
+# CONFIG_REGULATOR is not set
+# CONFIG_MEDIA_SUPPORT is not set
+
+#
+# Graphics support
+#
+# CONFIG_DRM is not set
+# CONFIG_VGASTATE is not set
+# CONFIG_VIDEO_OUTPUT_CONTROL is not set
+# CONFIG_FB is not set
+# CONFIG_EXYNOS_VIDEO is not set
+# CONFIG_BACKLIGHT_LCD_SUPPORT is not set
+# CONFIG_SOUND is not set
+CONFIG_HID_SUPPORT=y
+CONFIG_HID=y
+# CONFIG_HIDRAW is not set
+# CONFIG_HID_PID is not set
+
+#
+# Special HID drivers
+#
+# CONFIG_USB_ARCH_HAS_OHCI is not set
+# CONFIG_USB_ARCH_HAS_EHCI is not set
+# CONFIG_USB_ARCH_HAS_XHCI is not set
+# CONFIG_USB_SUPPORT is not set
+# CONFIG_MMC is not set
+# CONFIG_MEMSTICK is not set
+CONFIG_NEW_LEDS=y
+CONFIG_LEDS_CLASS=y
+
+#
+# LED drivers
+#
+# CONFIG_LEDS_OT200 is not set
+CONFIG_LEDS_QSP=y
+CONFIG_LEDS_TRIGGERS=y
+
+#
+# LED Triggers
+#
+CONFIG_LEDS_TRIGGER_TIMER=y
+CONFIG_LEDS_TRIGGER_HEARTBEAT=y
+# CONFIG_LEDS_TRIGGER_BACKLIGHT is not set
+CONFIG_LEDS_TRIGGER_DEFAULT_ON=y
+
+#
+# iptables trigger is under Netfilter config (LED target)
+#
+# CONFIG_ACCESSIBILITY is not set
+# CONFIG_EDAC is not set
+CONFIG_RTC_LIB=y
+CONFIG_RTC_CLASS=y
+CONFIG_RTC_HCTOSYS=y
+CONFIG_RTC_HCTOSYS_DEVICE="rtc0"
+# CONFIG_RTC_DEBUG is not set
+
+#
+# RTC interfaces
+#
+CONFIG_RTC_INTF_SYSFS=y
+CONFIG_RTC_INTF_PROC=y
+CONFIG_RTC_INTF_DEV=y
+# CONFIG_RTC_INTF_DEV_UIE_EMUL is not set
+# CONFIG_RTC_DRV_TEST is not set
+
+#
+# SPI RTC drivers
+#
+
+#
+# Platform RTC drivers
+#
+# CONFIG_RTC_DRV_CMOS is not set
+# CONFIG_RTC_DRV_DS1286 is not set
+# CONFIG_RTC_DRV_DS1511 is not set
+# CONFIG_RTC_DRV_DS1553 is not set
+# CONFIG_RTC_DRV_DS1742 is not set
+# CONFIG_RTC_DRV_STK17TA8 is not set
+# CONFIG_RTC_DRV_M48T86 is not set
+# CONFIG_RTC_DRV_M48T35 is not set
+# CONFIG_RTC_DRV_M48T59 is not set
+# CONFIG_RTC_DRV_MSM6242 is not set
+# CONFIG_RTC_DRV_BQ4802 is not set
+# CONFIG_RTC_DRV_RP5C01 is not set
+# CONFIG_RTC_DRV_V3020 is not set
+
+#
+# on-CPU RTC drivers
+#
+# CONFIG_RTC_DRV_GENERIC is not set
+CONFIG_RTC_DRV_QSP=y
+# CONFIG_DMADEVICES is not set
+# CONFIG_AUXDISPLAY is not set
+# CONFIG_UIO is not set
+
+#
+# Virtio drivers
+#
+# CONFIG_VIRTIO_BALLOON is not set
+# CONFIG_VIRTIO_MMIO is not set
+
+#
+# Microsoft Hyper-V guest support
+#
+# CONFIG_STAGING is not set
+
+#
+# Hardware Spinlock drivers
+#
+# CONFIG_CLK_QSP is not set
+CONFIG_IOMMU_SUPPORT=y
+
+#
+# Remoteproc drivers (EXPERIMENTAL)
+#
+
+#
+# Rpmsg drivers (EXPERIMENTAL)
+#
+# CONFIG_VIRT_DRIVERS is not set
+# CONFIG_PM_DEVFREQ is not set
+CONFIG_PIC_SUPPORT=y
+CONFIG_QSP_PIC=y
+
+#
+# File systems
+#
+CONFIG_EXT2_FS=y
+# CONFIG_EXT2_FS_XATTR is not set
+# CONFIG_EXT2_FS_XIP is not set
+CONFIG_EXT3_FS=y
+CONFIG_EXT3_DEFAULTS_TO_ORDERED=y
+CONFIG_EXT3_FS_XATTR=y
+# CONFIG_EXT3_FS_POSIX_ACL is not set
+# CONFIG_EXT3_FS_SECURITY is not set
+# CONFIG_EXT4_FS is not set
+CONFIG_JBD=y
+CONFIG_FS_MBCACHE=y
+# CONFIG_REISERFS_FS is not set
+# CONFIG_JFS_FS is not set
+# CONFIG_XFS_FS is not set
+# CONFIG_GFS2_FS is not set
+# CONFIG_BTRFS_FS is not set
+# CONFIG_NILFS2_FS is not set
+# CONFIG_FS_POSIX_ACL is not set
+CONFIG_FILE_LOCKING=y
+CONFIG_FSNOTIFY=y
+CONFIG_DNOTIFY=y
+CONFIG_INOTIFY_USER=y
+# CONFIG_FANOTIFY is not set
+# CONFIG_QUOTA is not set
+# CONFIG_QUOTACTL is not set
+# CONFIG_AUTOFS4_FS is not set
+# CONFIG_FUSE_FS is not set
+
+#
+# Caches
+#
+# CONFIG_FSCACHE is not set
+
+#
+# CD-ROM/DVD Filesystems
+#
+# CONFIG_ISO9660_FS is not set
+# CONFIG_UDF_FS is not set
+
+#
+# DOS/FAT/NT Filesystems
+#
+# CONFIG_MSDOS_FS is not set
+# CONFIG_VFAT_FS is not set
+# CONFIG_NTFS_FS is not set
+
+#
+# Pseudo filesystems
+#
+CONFIG_PROC_FS=y
+CONFIG_PROC_KCORE=y
+CONFIG_PROC_SYSCTL=y
+CONFIG_PROC_PAGE_MONITOR=y
+CONFIG_SYSFS=y
+CONFIG_TMPFS=y
+# CONFIG_TMPFS_POSIX_ACL is not set
+# CONFIG_TMPFS_XATTR is not set
+# CONFIG_HUGETLB_PAGE is not set
+# CONFIG_CONFIGFS_FS is not set
+CONFIG_MISC_FILESYSTEMS=y
+# CONFIG_ADFS_FS is not set
+# CONFIG_AFFS_FS is not set
+# CONFIG_HFS_FS is not set
+# CONFIG_HFSPLUS_FS is not set
+# CONFIG_BEFS_FS is not set
+# CONFIG_BFS_FS is not set
+# CONFIG_EFS_FS is not set
+CONFIG_JFFS2_FS=m
+CONFIG_JFFS2_FS_DEBUG=0
+CONFIG_JFFS2_FS_WRITEBUFFER=y
+# CONFIG_JFFS2_FS_WBUF_VERIFY is not set
+# CONFIG_JFFS2_SUMMARY is not set
+# CONFIG_JFFS2_FS_XATTR is not set
+# CONFIG_JFFS2_COMPRESSION_OPTIONS is not set
+CONFIG_JFFS2_ZLIB=y
+# CONFIG_JFFS2_LZO is not set
+CONFIG_JFFS2_RTIME=y
+# CONFIG_JFFS2_RUBIN is not set
+CONFIG_UBIFS_FS=m
+# CONFIG_UBIFS_FS_XATTR is not set
+# CONFIG_UBIFS_FS_ADVANCED_COMPR is not set
+CONFIG_UBIFS_FS_LZO=y
+CONFIG_UBIFS_FS_ZLIB=y
+# CONFIG_UBIFS_FS_DEBUG is not set
+# CONFIG_LOGFS is not set
+# CONFIG_CRAMFS is not set
+# CONFIG_SQUASHFS is not set
+# CONFIG_VXFS_FS is not set
+# CONFIG_MINIX_FS is not set
+# CONFIG_OMFS_FS is not set
+# CONFIG_HPFS_FS is not set
+# CONFIG_QNX4FS_FS is not set
+# CONFIG_QNX6FS_FS is not set
+# CONFIG_ROMFS_FS is not set
+# CONFIG_PSTORE is not set
+# CONFIG_SYSV_FS is not set
+# CONFIG_UFS_FS is not set
+CONFIG_SIMICSFS=y
+CONFIG_SIMICSFS_ADDRESS="0xe0200000"
+CONFIG_NETWORK_FILESYSTEMS=y
+CONFIG_NFS_FS=y
+# CONFIG_NFS_V3 is not set
+# CONFIG_NFS_V4 is not set
+CONFIG_ROOT_NFS=y
+# CONFIG_NFSD is not set
+CONFIG_LOCKD=y
+CONFIG_NFS_COMMON=y
+CONFIG_SUNRPC=y
+# CONFIG_SUNRPC_DEBUG is not set
+# CONFIG_CEPH_FS is not set
+# CONFIG_CIFS is not set
+# CONFIG_NCP_FS is not set
+# CONFIG_CODA_FS is not set
+# CONFIG_AFS_FS is not set
+# CONFIG_NLS is not set
+# CONFIG_BINARY_PRINTF is not set
+
+#
+# Library routines
+#
+CONFIG_BITREVERSE=y
+CONFIG_GENERIC_IO=y
+# CONFIG_CRC_CCITT is not set
+CONFIG_CRC16=m
+# CONFIG_CRC_T10DIF is not set
+# CONFIG_CRC_ITU_T is not set
+CONFIG_CRC32=y
+# CONFIG_CRC32_SELFTEST is not set
+CONFIG_CRC32_SLICEBY8=y
+# CONFIG_CRC32_SLICEBY4 is not set
+# CONFIG_CRC32_SARWATE is not set
+# CONFIG_CRC32_BIT is not set
+# CONFIG_CRC7 is not set
+# CONFIG_LIBCRC32C is not set
+# CONFIG_CRC8 is not set
+CONFIG_ZLIB_INFLATE=y
+CONFIG_ZLIB_DEFLATE=m
+CONFIG_LZO_COMPRESS=m
+CONFIG_LZO_DECOMPRESS=m
+# CONFIG_XZ_DEC is not set
+# CONFIG_XZ_DEC_BCJ is not set
+CONFIG_DECOMPRESS_GZIP=y
+CONFIG_HAS_IOMEM=y
+CONFIG_HAS_IOPORT=y
+CONFIG_HAS_DMA=y
+CONFIG_CPU_RMAP=y
+CONFIG_DQL=y
+CONFIG_NLATTR=y
+CONFIG_GENERIC_ATOMIC64=y
+# CONFIG_AVERAGE is not set
+# CONFIG_CORDIC is not set
+
+#
+# Kernel hacking
+#
+# CONFIG_PRINTK_TIME is not set
+CONFIG_DEFAULT_MESSAGE_LOGLEVEL=4
+CONFIG_ENABLE_WARN_DEPRECATED=y
+CONFIG_ENABLE_MUST_CHECK=y
+CONFIG_FRAME_WARN=1024
+CONFIG_MAGIC_SYSRQ=y
+# CONFIG_STRIP_ASM_SYMS is not set
+# CONFIG_UNUSED_SYMBOLS is not set
+# CONFIG_DEBUG_FS is not set
+# CONFIG_HEADERS_CHECK is not set
+# CONFIG_DEBUG_SECTION_MISMATCH is not set
+CONFIG_DEBUG_KERNEL=y
+# CONFIG_DEBUG_SHIRQ is not set
+# CONFIG_LOCKUP_DETECTOR is not set
+# CONFIG_HARDLOCKUP_DETECTOR is not set
+# CONFIG_DETECT_HUNG_TASK is not set
+# CONFIG_SCHED_DEBUG is not set
+# CONFIG_SCHEDSTATS is not set
+# CONFIG_TIMER_STATS is not set
+# CONFIG_DEBUG_OBJECTS is not set
+# CONFIG_SLUB_DEBUG_ON is not set
+# CONFIG_SLUB_STATS is not set
+# CONFIG_DEBUG_KMEMLEAK is not set
+# CONFIG_DEBUG_RT_MUTEXES is not set
+# CONFIG_RT_MUTEX_TESTER is not set
+# CONFIG_DEBUG_SPINLOCK is not set
+# CONFIG_DEBUG_MUTEXES is not set
+# CONFIG_DEBUG_LOCK_ALLOC is not set
+# CONFIG_PROVE_LOCKING is not set
+# CONFIG_SPARSE_RCU_POINTER is not set
+# CONFIG_LOCK_STAT is not set
+# CONFIG_DEBUG_ATOMIC_SLEEP is not set
+# CONFIG_DEBUG_LOCKING_API_SELFTESTS is not set
+# CONFIG_DEBUG_STACK_USAGE is not set
+# CONFIG_DEBUG_KOBJECT is not set
+# CONFIG_DEBUG_HIGHMEM is not set
+CONFIG_DEBUG_BUGVERBOSE=y
+CONFIG_DEBUG_INFO=y
+# CONFIG_DEBUG_INFO_REDUCED is not set
+# CONFIG_DEBUG_VM is not set
+# CONFIG_DEBUG_WRITECOUNT is not set
+# CONFIG_DEBUG_MEMORY_INIT is not set
+# CONFIG_DEBUG_LIST is not set
+# CONFIG_TEST_LIST_SORT is not set
+# CONFIG_DEBUG_SG is not set
+# CONFIG_DEBUG_NOTIFIERS is not set
+# CONFIG_DEBUG_CREDENTIALS is not set
+# CONFIG_RCU_TORTURE_TEST is not set
+CONFIG_RCU_CPU_STALL_TIMEOUT=60
+# CONFIG_RCU_CPU_STALL_INFO is not set
+# CONFIG_RCU_TRACE is not set
+# CONFIG_BACKTRACE_SELF_TEST is not set
+# CONFIG_DEBUG_BLOCK_EXT_DEVT is not set
+# CONFIG_DEBUG_FORCE_WEAK_PER_CPU is not set
+# CONFIG_DEBUG_PER_CPU_MAPS is not set
+# CONFIG_FAULT_INJECTION is not set
+# CONFIG_LATENCYTOP is not set
+# CONFIG_DEBUG_PAGEALLOC is not set
+CONFIG_HAVE_FUNCTION_TRACER=y
+CONFIG_HAVE_FUNCTION_GRAPH_TRACER=y
+CONFIG_HAVE_DYNAMIC_FTRACE=y
+CONFIG_HAVE_FTRACE_MCOUNT_RECORD=y
+CONFIG_HAVE_SYSCALL_TRACEPOINTS=y
+CONFIG_TRACING_SUPPORT=y
+CONFIG_FTRACE=y
+# CONFIG_FUNCTION_TRACER is not set
+# CONFIG_IRQSOFF_TRACER is not set
+# CONFIG_SCHED_TRACER is not set
+# CONFIG_ENABLE_DEFAULT_TRACERS is not set
+# CONFIG_FTRACE_SYSCALLS is not set
+CONFIG_BRANCH_PROFILE_NONE=y
+# CONFIG_PROFILE_ANNOTATED_BRANCHES is not set
+# CONFIG_PROFILE_ALL_BRANCHES is not set
+# CONFIG_STACK_TRACER is not set
+# CONFIG_BLK_DEV_IO_TRACE is not set
+# CONFIG_DMA_API_DEBUG is not set
+# CONFIG_ATOMIC64_SELFTEST is not set
+# CONFIG_SAMPLES is not set
+CONFIG_HAVE_ARCH_KGDB=y
+# CONFIG_KGDB is not set
+# CONFIG_TEST_KSTRTOX is not set
+# CONFIG_PPC_DISABLE_WERROR is not set
+CONFIG_PPC_WERROR=y
+CONFIG_PRINT_STACK_DEPTH=64
+# CONFIG_DEBUG_STACKOVERFLOW is not set
+# CONFIG_CODE_v2 PATCHING_SELFTEST is not set
+# CONFIG_FTR_FIXUP_SELFTEST is not set
+# CONFIG_MSI_BITMAP_SELFTEST is not set
+CONFIG_XMON=y
+CONFIG_XMON_DEFAULT=y
+CONFIG_XMON_DISASSEMBLY=y
+CONFIG_DEBUGGER=y
+# CONFIG_BDI_SWITCH is not set
+# CONFIG_BOOTX_TEXT is not set
+CONFIG_PPC_EARLY_DEBUG=y
+CONFIG_STRICT_DEVMEM=y
+
+#
+# Security options
+#
+# CONFIG_KEYS is not set
+# CONFIG_SECURITY_DMESG_RESTRICT is not set
+# CONFIG_SECURITY is not set
+# CONFIG_SECURITYFS is not set
+CONFIG_DEFAULT_SECURITY_DAC=y
+CONFIG_DEFAULT_SECURITY=""
+CONFIG_CRYPTO=y
+
+#
+# Crypto core or helper
+#
+# CONFIG_CRYPTO_FIPS is not set
+CONFIG_CRYPTO_ALGAPI=m
+CONFIG_CRYPTO_ALGAPI2=m
+CONFIG_CRYPTO_RNG=m
+CONFIG_CRYPTO_RNG2=m
+# CONFIG_CRYPTO_MANAGER is not set
+# CONFIG_CRYPTO_MANAGER2 is not set
+# CONFIG_CRYPTO_USER is not set
+# CONFIG_CRYPTO_GF128MUL is not set
+# CONFIG_CRYPTO_NULL is not set
+# CONFIG_CRYPTO_PCRYPT is not set
+# CONFIG_CRYPTO_CRYPTD is not set
+# CONFIG_CRYPTO_AUTHENC is not set
+# CONFIG_CRYPTO_TEST is not set
+
+#
+# Authenticated Encryption with Associated Data
+#
+# CONFIG_CRYPTO_CCM is not set
+# CONFIG_CRYPTO_GCM is not set
+# CONFIG_CRYPTO_SEQIV is not set
+
+#
+# Block modes
+#
+# CONFIG_CRYPTO_CBC is not set
+# CONFIG_CRYPTO_CTR is not set
+# CONFIG_CRYPTO_CTS is not set
+# CONFIG_CRYPTO_ECB is not set
+# CONFIG_CRYPTO_LRW is not set
+# CONFIG_CRYPTO_PCBC is not set
+# CONFIG_CRYPTO_XTS is not set
+
+#
+# Hash modes
+#
+# CONFIG_CRYPTO_HMAC is not set
+# CONFIG_CRYPTO_XCBC is not set
+# CONFIG_CRYPTO_VMAC is not set
+
+#
+# Digest
+#
+# CONFIG_CRYPTO_CRC32C is not set
+# CONFIG_CRYPTO_GHASH is not set
+# CONFIG_CRYPTO_MD4 is not set
+# CONFIG_CRYPTO_MD5 is not set
+# CONFIG_CRYPTO_MICHAEL_MIC is not set
+# CONFIG_CRYPTO_RMD128 is not set
+# CONFIG_CRYPTO_RMD160 is not set
+# CONFIG_CRYPTO_RMD256 is not set
+# CONFIG_CRYPTO_RMD320 is not set
+# CONFIG_CRYPTO_SHA1 is not set
+# CONFIG_CRYPTO_SHA256 is not set
+# CONFIG_CRYPTO_SHA512 is not set
+# CONFIG_CRYPTO_TGR192 is not set
+# CONFIG_CRYPTO_WP512 is not set
+
+#
+# Ciphers
+#
+CONFIG_CRYPTO_AES=m
+# CONFIG_CRYPTO_ANUBIS is not set
+# CONFIG_CRYPTO_ARC4 is not set
+# CONFIG_CRYPTO_BLOWFISH is not set
+# CONFIG_CRYPTO_CAMELLIA is not set
+# CONFIG_CRYPTO_CAST5 is not set
+# CONFIG_CRYPTO_CAST6 is not set
+# CONFIG_CRYPTO_DES is not set
+# CONFIG_CRYPTO_FCRYPT is not set
+# CONFIG_CRYPTO_KHAZAD is not set
+# CONFIG_CRYPTO_SALSA20 is not set
+# CONFIG_CRYPTO_SEED is not set
+# CONFIG_CRYPTO_SERPENT is not set
+# CONFIG_CRYPTO_TEA is not set
+# CONFIG_CRYPTO_TWOFISH is not set
+
+#
+# Compression
+#
+CONFIG_CRYPTO_DEFLATE=m
+# CONFIG_CRYPTO_ZLIB is not set
+CONFIG_CRYPTO_LZO=m
+
+#
+# Random Number Generation
+#
+CONFIG_CRYPTO_ANSI_CPRNG=m
+# CONFIG_CRYPTO_USER_API_HASH is not set
+# CONFIG_CRYPTO_USER_API_SKCIPHER is not set
+CONFIG_CRYPTO_HW=y
+# CONFIG_PPC_CLOCK is not set
+# CONFIG_VIRTUALIZATION is not set
diff --git a/arch/powerpc/platforms/Kconfig b/arch/powerpc/platforms/Kconfig
index 0f80c6b..7f7d8ff 100644
--- a/arch/powerpc/platforms/Kconfig
+++ b/arch/powerpc/platforms/Kconfig
@@ -21,6 +21,7 @@ source "arch/powerpc/platforms/44x/Kconfig"
 source "arch/powerpc/platforms/40x/Kconfig"
 source "arch/powerpc/platforms/amigaone/Kconfig"
 source "arch/powerpc/platforms/wsp/Kconfig"
+source "arch/powerpc/platforms/qsp/Kconfig"
 
 config KVM_GUEST
 	bool "KVM Guest support"
diff --git a/arch/powerpc/platforms/Makefile b/arch/powerpc/platforms/Makefile
index 879b4a4..127e230 100644
--- a/arch/powerpc/platforms/Makefile
+++ b/arch/powerpc/platforms/Makefile
@@ -23,3 +23,4 @@ obj-$(CONFIG_PPC_PS3)		+= ps3/
 obj-$(CONFIG_EMBEDDED6xx)	+= embedded6xx/
 obj-$(CONFIG_AMIGAONE)		+= amigaone/
 obj-$(CONFIG_PPC_WSP)		+= wsp/
+obj-$(CONFIG_PPC_QSP)		+= qsp/
diff --git a/arch/powerpc/platforms/qsp/Kconfig b/arch/powerpc/platforms/qsp/Kconfig
new file mode 100644
index 0000000..8c04cc4
--- /dev/null
+++ b/arch/powerpc/platforms/qsp/Kconfig
@@ -0,0 +1,18 @@
+config PPC_QSP
+	bool "Simics QSP for PPC"
+	default n
+	select QSP
+	select QSP_PIC
+	help
+	  This option enables support for the QSP simics platform for PowerPC.
+
+config PPC_QSP_SYNC_TIMEBASE
+	bool "Manual sync of timebase between cores"
+	default n
+	depends on PPC_QSP && SMP
+	help
+	  This option enables generic code for manually syncing the timebase between cores
+	  on startup for SMP systems. This is very time consuming and will not yield perfect
+	  results anyway since simics runs each cores time slice in serial. When a core
+	  is enabled via the sysregs it's timebase is copied from core 0 which yields a good
+	  enough sync and a speedy boot so you can safely leave this option to N.
diff --git a/arch/powerpc/platforms/qsp/Makefile b/arch/powerpc/platforms/qsp/Makefile
new file mode 100644
index 0000000..ada1c63
--- /dev/null
+++ b/arch/powerpc/platforms/qsp/Makefile
@@ -0,0 +1,4 @@
+obj-$(CONFIG_PPC_QSP)				+= setup.o
+obj-$(CONFIG_SMP)				+= smp.o head_smp.o
+
+
diff --git a/arch/powerpc/platforms/qsp/head_smp.S b/arch/powerpc/platforms/qsp/head_smp.S
new file mode 100644
index 0000000..c8c9e2c
--- /dev/null
+++ b/arch/powerpc/platforms/qsp/head_smp.S
@@ -0,0 +1,26 @@
+
+/* This is instead of a bootloader...
+ */
+#include <asm/ppc_asm.h>
+#include <asm/reg.h>
+
+#define CPU_ID_REG 0xe0001010
+
+	.text
+	.global __secondary_start_qsp
+__secondary_start_qsp:
+	/* Enable timebase. Normally done in u-boot and will be done later
+	 * when we restore cpu context from core 0, but it doesn't
+	 * hurt to do it here since there might be some delays early on.
+	 */
+	mfspr	r11, SPRN_HID0
+	oris	r11,r11,HID0_TBEN@ha
+	mtspr	SPRN_HID0, r11
+
+	/* Fetch cpu id from sysregs and pass it on to generic code. */
+	lis	r3,CPU_ID_REG@ha
+	addi	r4,r3,CPU_ID_REG@l
+	lwbrx   r3,r5,r4 /* in wrong endian... */
+	stw	r3, __secondary_hold_acknowledge@l(0)
+	mr	r24, r3			/* cpu # */
+	b	__secondary_start
diff --git a/arch/powerpc/platforms/qsp/setup.c b/arch/powerpc/platforms/qsp/setup.c
new file mode 100644
index 0000000..62103e9
--- /dev/null
+++ b/arch/powerpc/platforms/qsp/setup.c
@@ -0,0 +1,68 @@
+/*
+ * QSP PPC setup and early boot code plus other random bits.
+ *
+ * Copyright 2011 Wind River
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of  the GNU General  Public License as published by the
+ * Free Software Foundation;  either version 2 of the  License, or (at your
+ * option) any later version.
+ */
+
+#include <asm/udbg.h>
+#include <linux/kernel.h>
+#include <asm/machdep.h>
+#include <linux/of_platform.h>
+#include <linux/qsp/qsp_pic.h>
+
+#include "smp.h"
+
+static int __init declare_of_platform_devices(void)
+{
+	of_platform_populate(NULL, of_default_bus_match_table, NULL, NULL);
+	return 0;
+}
+machine_device_initcall(qsp, declare_of_platform_devices);
+
+static void __init qsp_setup_arch(void)
+{
+	pr_info("QSP setup arch.");
+#ifdef CONFIG_SMP
+	qsp_smp_init();
+#endif
+}
+
+static void qsp_show_cpuinfo(struct seq_file *m)
+{
+	seq_printf(m, "machine\t\t: qsp-ppc\n");
+}
+
+/*
+ * Called very early, device-tree isn't unflattened
+ */
+static int __init qsp_probe(void)
+{
+	unsigned long root = of_get_flat_dt_root();
+	pr_debug("Probe QSP\n");
+	return of_flat_dt_is_compatible(root, "simics,qsp-ppc");
+}
+
+static void __init qsp_init_early(void)
+{
+	pr_info("QSP early init\n");
+#ifdef CONFIG_SMP
+	qsp_smp_early_init();
+#endif
+}
+
+define_machine(qsp) {
+	.name			= "QSP PPC",
+	.probe			= qsp_probe,
+	.init_early             = qsp_init_early,
+	.setup_arch		= qsp_setup_arch,
+	.init_IRQ		= qsp_pic_init,
+	.show_cpuinfo		= qsp_show_cpuinfo,
+	.get_irq		= qsp_pic_get_irq,
+	.calibrate_decr		= generic_calibrate_decr,
+};
+
diff --git a/arch/powerpc/platforms/qsp/smp.c b/arch/powerpc/platforms/qsp/smp.c
new file mode 100644
index 0000000..c5092e2
--- /dev/null
+++ b/arch/powerpc/platforms/qsp/smp.c
@@ -0,0 +1,103 @@
+#include <linux/smp.h>
+#include <linux/kernel.h>
+#include <linux/of.h>
+#include <linux/io.h>
+#include <linux/delay.h>
+#include <linux/qsp/qsp_pic.h>
+
+#include "smp.h"
+
+#define ID_REG	       0x00
+#define ENABLE_REG     0x04
+#define DISABLE_REG    0x08
+#define BOOT_PC_REG    0x0c
+#define CPU_STATUS_REG 0x14
+#define PROBE_REG      0x18
+
+#define QSP_MAX_CPUS 128
+
+static void __iomem *sysregs_base;
+
+/* For QSP-PPC The default dtb is populated with all possible cpus (i.e 128)
+ * since there is no bootloader competent enough to create the exact dtb.
+ *
+ * We probe sysregs early to find out how many is actually present so the
+ * cpu_possible map setup in setup-common.c is not larger than needed.
+ */
+static void __init qsp_setup_max_cpus(void)
+{
+	int hw_cpu;
+	int possible = 0;
+
+	for (hw_cpu = 0; hw_cpu < QSP_MAX_CPUS; hw_cpu++) {
+		writel(hw_cpu, sysregs_base + PROBE_REG);
+		if (readl(sysregs_base + CPU_STATUS_REG) != 1) {
+			pr_debug(KERN_INFO "Probe cpu:%d not present.", hw_cpu);
+		} else {
+			possible++;
+			pr_debug(KERN_INFO "Probe cpu:%d present.", hw_cpu);
+		}
+	}
+	pr_info("QSP found %d possible cpus from probing sysregs.", possible);
+	pr_info(" previoud maxcpus %d\n", setup_max_cpus);
+	if (possible < setup_max_cpus) {
+		pr_info(" adjusting maxcpus from %d down to %d\n",
+			setup_max_cpus, possible);
+		setup_max_cpus = possible;
+	}
+}
+
+static int __init smp_qsp_kick_cpu(int nr)
+{
+	int n;
+	int hw_cpu = get_hard_smp_processor_id(nr);
+
+	BUG_ON(sysregs_base == NULL);
+
+	writel(__pa(__secondary_start_qsp), sysregs_base + BOOT_PC_REG);
+	writel(hw_cpu, sysregs_base + ENABLE_REG);
+	if (readl(sysregs_base + CPU_STATUS_REG) != 1) {
+		printk(KERN_INFO "cpu:%d not present.", hw_cpu);
+		return -EINVAL;
+	}
+
+	n = 0;
+	/* Wait a bit for the CPU to ack. */
+	while ((__secondary_hold_acknowledge != hw_cpu) && (++n < 1000))
+		mdelay(1);
+
+	if (__secondary_hold_acknowledge != hw_cpu) {
+		printk(KERN_WARNING "cpu:%d stuck (post %08lx)\n", nr,
+		       __secondary_hold_acknowledge);
+		return -EINVAL;
+	}
+
+	return 0;
+}
+
+static struct smp_ops_t smp_qsp_ops = {
+	.kick_cpu       = smp_qsp_kick_cpu,
+	.message_pass   = qsp_pic_message_pass,
+	.probe          = smp_qsp_pic_probe,
+	.setup_cpu	= smp_qsp_pic_setup_cpu,
+#ifdef CONFIG_PPC_QSP_SYNC_TIMEBASE
+	.take_timebase  = smp_generic_take_timebase,
+	.give_timebase  = smp_generic_give_timebase,
+#endif
+};
+
+void __init qsp_smp_init(void)
+{
+	pr_info("QSP smp  init\n");
+}
+
+void __init qsp_smp_early_init(void)
+{
+	struct device_node *np;
+	pr_info("QSP smp early init\n");
+	np = of_find_node_by_type(NULL, "sysregs");
+	if (np)
+		sysregs_base = of_iomap(np, 0);
+	qsp_setup_max_cpus();
+	smp_ops = &smp_qsp_ops;
+}
diff --git a/arch/powerpc/platforms/qsp/smp.h b/arch/powerpc/platforms/qsp/smp.h
new file mode 100644
index 0000000..cf332cf
--- /dev/null
+++ b/arch/powerpc/platforms/qsp/smp.h
@@ -0,0 +1,17 @@
+/*
+ * Copyright 2012 Wind River
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of  the GNU General  Public License as published by the
+ * Free Software Foundation;  either version 2 of the  License, or (at your
+ * option) any later version.
+ */
+
+#ifndef __QSP_SMP_H
+#define __QSP_SMP_H
+
+void qsp_smp_init(void);
+void qsp_smp_early_init(void);
+extern void __secondary_start_qsp(void);
+
+#endif
-- 
1.7.1

