// --------------------------------------
// BLOCK: HOST
// --------------------------------------
#define DX_HOST_IRR_REG_OFFSET 	0xA00UL 
#define DX_HOST_IRR_DSCRPTR_COMPLETION_LOW_INT_BIT_SHIFT 	0x2UL
#define DX_HOST_IRR_DSCRPTR_COMPLETION_LOW_INT_BIT_SIZE 	0x1UL
#define DX_HOST_IRR_HOST_SRAM_VIO_BIT_SHIFT 	0x3UL
#define DX_HOST_IRR_HOST_SRAM_VIO_BIT_SIZE 	0x1UL
#define DX_HOST_IRR_SRAM_TO_DIN_INT_BIT_SHIFT 	0x4UL
#define DX_HOST_IRR_SRAM_TO_DIN_INT_BIT_SIZE 	0x1UL
#define DX_HOST_IRR_DOUT_TO_SRAM_INT_BIT_SHIFT 	0x5UL
#define DX_HOST_IRR_DOUT_TO_SRAM_INT_BIT_SIZE 	0x1UL
#define DX_HOST_IRR_MEM_TO_DIN_INT_BIT_SHIFT 	0x6UL
#define DX_HOST_IRR_MEM_TO_DIN_INT_BIT_SIZE 	0x1UL
#define DX_HOST_IRR_DOUT_TO_MEM_INT_BIT_SHIFT 	0x7UL
#define DX_HOST_IRR_DOUT_TO_MEM_INT_BIT_SIZE 	0x1UL
#define DX_HOST_IRR_AXI_ERR_INT_BIT_SHIFT 	0x8UL
#define DX_HOST_IRR_AXI_ERR_INT_BIT_SIZE 	0x1UL
#define DX_HOST_IRR_PKA_EXP_INT_BIT_SHIFT 	0x9UL
#define DX_HOST_IRR_PKA_EXP_INT_BIT_SIZE 	0x1UL
#define DX_HOST_IRR_RNG_INT_BIT_SHIFT 	0xAUL
#define DX_HOST_IRR_RNG_INT_BIT_SIZE 	0x1UL
#define DX_HOST_IRR_SEP_HOST_GPR0_INT_BIT_SHIFT 	0xBUL
#define DX_HOST_IRR_SEP_HOST_GPR0_INT_BIT_SIZE 	0x1UL
#define DX_HOST_IRR_SEP_HOST_GPR1_INT_BIT_SHIFT 	0xCUL
#define DX_HOST_IRR_SEP_HOST_GPR1_INT_BIT_SIZE 	0x1UL
#define DX_HOST_IRR_SEP_HOST_GPR2_INT_BIT_SHIFT 	0xDUL
#define DX_HOST_IRR_SEP_HOST_GPR2_INT_BIT_SIZE 	0x1UL
#define DX_HOST_IRR_SEP_HOST_GPR3_INT_BIT_SHIFT 	0xEUL
#define DX_HOST_IRR_SEP_HOST_GPR3_INT_BIT_SIZE 	0x1UL
#define DX_HOST_IRR_SEP_HOST_GPR4_INT_BIT_SHIFT 	0xFUL
#define DX_HOST_IRR_SEP_HOST_GPR4_INT_BIT_SIZE 	0x1UL
#define DX_HOST_IRR_SEP_HOST_GPR5_INT_BIT_SHIFT 	0x10UL
#define DX_HOST_IRR_SEP_HOST_GPR5_INT_BIT_SIZE 	0x1UL
#define DX_HOST_IRR_SEP_HOST_GPR6_INT_BIT_SHIFT 	0x11UL
#define DX_HOST_IRR_SEP_HOST_GPR6_INT_BIT_SIZE 	0x1UL
#define DX_HOST_IRR_SEP_HOST_GPR7_INT_BIT_SHIFT 	0x12UL
#define DX_HOST_IRR_SEP_HOST_GPR7_INT_BIT_SIZE 	0x1UL
#define DX_HOST_IRR_DSCRPTR_WATERMARK0_INT_BIT_SHIFT 	0x13UL
#define DX_HOST_IRR_DSCRPTR_WATERMARK0_INT_BIT_SIZE 	0x1UL
#define DX_HOST_IRR_DSCRPTR_WATERMARK1_INT_BIT_SHIFT 	0x14UL
#define DX_HOST_IRR_DSCRPTR_WATERMARK1_INT_BIT_SIZE 	0x1UL
#define DX_HOST_IRR_CNTX_SWITCH_CNTR_EXPIRED_INT_BIT_SHIFT 	0x15UL
#define DX_HOST_IRR_CNTX_SWITCH_CNTR_EXPIRED_INT_BIT_SIZE 	0x1UL
#define DX_HOST_IRR_HASH_CMP_ERROR_INT_BIT_SHIFT 	0x16UL
#define DX_HOST_IRR_HASH_CMP_ERROR_INT_BIT_SIZE 	0x1UL
#define DX_HOST_IRR_AXIM_COMP_INT_BIT_SHIFT 	0x17UL
#define DX_HOST_IRR_AXIM_COMP_INT_BIT_SIZE 	0x1UL
#define DX_HOST_IMR_REG_OFFSET 	0xA04UL 
#define DX_HOST_IMR_DSCRPTR_COMPLETION_MASK_BIT_SHIFT 	0x2UL
#define DX_HOST_IMR_DSCRPTR_COMPLETION_MASK_BIT_SIZE 	0x1UL
#define DX_HOST_IMR_HOST_SRAM_VIO_MASK_BIT_SHIFT 	0x3UL
#define DX_HOST_IMR_HOST_SRAM_VIO_MASK_BIT_SIZE 	0x1UL
#define DX_HOST_IMR_SRAM_TO_DIN_MASK_BIT_SHIFT 	0x4UL
#define DX_HOST_IMR_SRAM_TO_DIN_MASK_BIT_SIZE 	0x1UL
#define DX_HOST_IMR_DOUT_TO_SRAM_MASK_BIT_SHIFT 	0x5UL
#define DX_HOST_IMR_DOUT_TO_SRAM_MASK_BIT_SIZE 	0x1UL
#define DX_HOST_IMR_MEM_TO_DIN_MASK_BIT_SHIFT 	0x6UL
#define DX_HOST_IMR_MEM_TO_DIN_MASK_BIT_SIZE 	0x1UL
#define DX_HOST_IMR_DOUT_TO_MEM_MASK_BIT_SHIFT 	0x7UL
#define DX_HOST_IMR_DOUT_TO_MEM_MASK_BIT_SIZE 	0x1UL
#define DX_HOST_IMR_AXI_ERR_MASK_BIT_SHIFT 	0x8UL
#define DX_HOST_IMR_AXI_ERR_MASK_BIT_SIZE 	0x1UL
#define DX_HOST_IMR_PKA_EXP_MASK_BIT_SHIFT 	0x9UL
#define DX_HOST_IMR_PKA_EXP_MASK_BIT_SIZE 	0x1UL
#define DX_HOST_IMR_RNG_INT_MASK_BIT_SHIFT 	0xAUL
#define DX_HOST_IMR_RNG_INT_MASK_BIT_SIZE 	0x1UL
#define DX_HOST_IMR_SEP_HOST_GPR0_MASK_BIT_SHIFT 	0xBUL
#define DX_HOST_IMR_SEP_HOST_GPR0_MASK_BIT_SIZE 	0x1UL
#define DX_HOST_IMR_SEP_HOST_GPR1_MASK_BIT_SHIFT 	0xCUL
#define DX_HOST_IMR_SEP_HOST_GPR1_MASK_BIT_SIZE 	0x1UL
#define DX_HOST_IMR_SEP_HOST_GPR2_MASK_BIT_SHIFT 	0xDUL
#define DX_HOST_IMR_SEP_HOST_GPR2_MASK_BIT_SIZE 	0x1UL
#define DX_HOST_IMR_SEP_HOST_GPR3_MASK_BIT_SHIFT 	0xEUL
#define DX_HOST_IMR_SEP_HOST_GPR3_MASK_BIT_SIZE 	0x1UL
#define DX_HOST_IMR_SEP_HOST_GPR4_MASK_BIT_SHIFT 	0xFUL
#define DX_HOST_IMR_SEP_HOST_GPR4_MASK_BIT_SIZE 	0x1UL
#define DX_HOST_IMR_SEP_HOST_GPR5_MASK_BIT_SHIFT 	0x10UL
#define DX_HOST_IMR_SEP_HOST_GPR5_MASK_BIT_SIZE 	0x1UL
#define DX_HOST_IMR_SEP_HOST_GPR6_MASK_BIT_SHIFT 	0x11UL
#define DX_HOST_IMR_SEP_HOST_GPR6_MASK_BIT_SIZE 	0x1UL
#define DX_HOST_IMR_SEP_HOST_GPR7_MASK_BIT_SHIFT 	0x12UL
#define DX_HOST_IMR_SEP_HOST_GPR7_MASK_BIT_SIZE 	0x1UL
#define DX_HOST_IMR_DSCRPTR_WATERMARK0_MASK_BIT_SHIFT 	0x13UL
#define DX_HOST_IMR_DSCRPTR_WATERMARK0_MASK_BIT_SIZE 	0x1UL
#define DX_HOST_IMR_DSCRPTR_WATERMARK1_MASK_BIT_SHIFT 	0x14UL
#define DX_HOST_IMR_DSCRPTR_WATERMARK1_MASK_BIT_SIZE 	0x1UL
#define DX_HOST_IMR_CNTX_SWITCH_CNTR_EXPIRED_MASK_BIT_SHIFT 	0x15UL
#define DX_HOST_IMR_CNTX_SWITCH_CNTR_EXPIRED_MASK_BIT_SIZE 	0x1UL
#define DX_HOST_IMR_HASH_CMP_ERROR_MASK_BIT_SHIFT 	0x16UL
#define DX_HOST_IMR_HASH_CMP_ERROR_MASK_BIT_SIZE 	0x1UL
#define DX_HOST_IMR_AXIM_COMP_MASK_BIT_SHIFT 	0x17UL
#define DX_HOST_IMR_AXIM_COMP_MASK_BIT_SIZE 	0x1UL
#define DX_HOST_ICR_REG_OFFSET 	0xA08UL 
#define DX_HOST_ICR_DSCRPTR_COMPLETION_BIT_SHIFT 	0x2UL
#define DX_HOST_ICR_DSCRPTR_COMPLETION_BIT_SIZE 	0x1UL
#define DX_HOST_ICR_HOST_SRAM_VIO_CLEAR_BIT_SHIFT 	0x3UL
#define DX_HOST_ICR_HOST_SRAM_VIO_CLEAR_BIT_SIZE 	0x1UL
#define DX_HOST_ICR_SRAM_TO_DIN_CLEAR_BIT_SHIFT 	0x4UL
#define DX_HOST_ICR_SRAM_TO_DIN_CLEAR_BIT_SIZE 	0x1UL
#define DX_HOST_ICR_DOUT_TO_SRAM_CLEAR_BIT_SHIFT 	0x5UL
#define DX_HOST_ICR_DOUT_TO_SRAM_CLEAR_BIT_SIZE 	0x1UL
#define DX_HOST_ICR_MEM_TO_DIN_CLEAR_BIT_SHIFT 	0x6UL
#define DX_HOST_ICR_MEM_TO_DIN_CLEAR_BIT_SIZE 	0x1UL
#define DX_HOST_ICR_DOUT_TO_MEM_CLEAR_BIT_SHIFT 	0x7UL
#define DX_HOST_ICR_DOUT_TO_MEM_CLEAR_BIT_SIZE 	0x1UL
#define DX_HOST_ICR_AXI_ERR_CLEAR_BIT_SHIFT 	0x8UL
#define DX_HOST_ICR_AXI_ERR_CLEAR_BIT_SIZE 	0x1UL
#define DX_HOST_ICR_PKA_EXP_CLEAR_BIT_SHIFT 	0x9UL
#define DX_HOST_ICR_PKA_EXP_CLEAR_BIT_SIZE 	0x1UL
#define DX_HOST_ICR_RNG_INT_CLEAR_BIT_SHIFT 	0xAUL
#define DX_HOST_ICR_RNG_INT_CLEAR_BIT_SIZE 	0x1UL
#define DX_HOST_ICR_SEP_HOST_GPR0_CLEAR_BIT_SHIFT 	0xBUL
#define DX_HOST_ICR_SEP_HOST_GPR0_CLEAR_BIT_SIZE 	0x1UL
#define DX_HOST_ICR_SEP_HOST_GPR1_CLEAR_BIT_SHIFT 	0xCUL
#define DX_HOST_ICR_SEP_HOST_GPR1_CLEAR_BIT_SIZE 	0x1UL
#define DX_HOST_ICR_SEP_HOST_GPR2_CLEAR_BIT_SHIFT 	0xDUL
#define DX_HOST_ICR_SEP_HOST_GPR2_CLEAR_BIT_SIZE 	0x1UL
#define DX_HOST_ICR_SEP_HOST_GPR3_CLEAR_BIT_SHIFT 	0xEUL
#define DX_HOST_ICR_SEP_HOST_GPR3_CLEAR_BIT_SIZE 	0x1UL
#define DX_HOST_ICR_SEP_HOST_GPR4_CLEAR_BIT_SHIFT 	0xFUL
#define DX_HOST_ICR_SEP_HOST_GPR4_CLEAR_BIT_SIZE 	0x1UL
#define DX_HOST_ICR_SEP_HOST_GPR5_CLEAR_BIT_SHIFT 	0x10UL
#define DX_HOST_ICR_SEP_HOST_GPR5_CLEAR_BIT_SIZE 	0x1UL
#define DX_HOST_ICR_SEP_HOST_GPR6_CLEAR_BIT_SHIFT 	0x11UL
#define DX_HOST_ICR_SEP_HOST_GPR6_CLEAR_BIT_SIZE 	0x1UL
#define DX_HOST_ICR_SEP_HOST_GPR7_CLEAR_BIT_SHIFT 	0x12UL
#define DX_HOST_ICR_SEP_HOST_GPR7_CLEAR_BIT_SIZE 	0x1UL
#define DX_HOST_ICR_DSCRPTR_WATERMARK0_CLEAR_BIT_SHIFT 	0x13UL
#define DX_HOST_ICR_DSCRPTR_WATERMARK0_CLEAR_BIT_SIZE 	0x1UL
#define DX_HOST_ICR_DSCRPTR_WATERMARK1_CLEAR_BIT_SHIFT 	0x14UL
#define DX_HOST_ICR_DSCRPTR_WATERMARK1_CLEAR_BIT_SIZE 	0x1UL
#define DX_HOST_ICR_CNTX_SWITCH_CNTR_EXPIRED_CLEAR_BIT_SHIFT 	0x15UL
#define DX_HOST_ICR_CNTX_SWITCH_CNTR_EXPIRED_CLEAR_BIT_SIZE 	0x1UL
#define DX_HOST_ICR_HASH_CMP_ERROR_CLEAR_BIT_SHIFT 	0x16UL
#define DX_HOST_ICR_HASH_CMP_ERROR_CLEAR_BIT_SIZE 	0x1UL
#define DX_HOST_ICR_AXIM_COMP_CLEAR_BIT_SHIFT 	0x17UL
#define DX_HOST_ICR_AXIM_COMP_CLEAR_BIT_SIZE 	0x1UL
#define DX_HOST_SEP_SRAM_THRESHOLD_REG_OFFSET 	0xA10UL 
#define DX_HOST_SEP_SRAM_THRESHOLD_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_SEP_SRAM_THRESHOLD_VALUE_BIT_SIZE 	0xCUL
#define DX_HOST_SEP_BUSY_REG_OFFSET 	0xA14UL 
#define DX_HOST_SEP_BUSY_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_SEP_BUSY_VALUE_BIT_SIZE 	0x1UL
#define DX_HOST_SEP_SW_MONITOR_REG_OFFSET 	0xA20UL 
#define DX_HOST_SEP_SW_MONITOR_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_SEP_SW_MONITOR_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_CC_SW_RST_REG_OFFSET 	0xA40UL 
#define DX_HOST_CC_SW_RST_CC_SW_RST_REQ_BIT_SHIFT 	0x0UL
#define DX_HOST_CC_SW_RST_CC_SW_RST_REQ_BIT_SIZE 	0x1UL
#define DX_HOST_CC_SW_RST_CC_SW_RST_FORCE_BIT_SHIFT 	0x1UL
#define DX_HOST_CC_SW_RST_CC_SW_RST_FORCE_BIT_SIZE 	0x1UL
#define DX_HOST_CC_SW_RST_AXIS_SYSREQ_BIT_SHIFT 	0x2UL
#define DX_HOST_CC_SW_RST_AXIS_SYSREQ_BIT_SIZE 	0x1UL
#define DX_HOST_CC_SW_RST_AXIM_SYSREQ_BIT_SHIFT 	0x3UL
#define DX_HOST_CC_SW_RST_AXIM_SYSREQ_BIT_SIZE 	0x1UL
#define DX_HOST_SEP_HOST_GPR0_REG_OFFSET 	0xA80UL 
#define DX_HOST_SEP_HOST_GPR0_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_SEP_HOST_GPR0_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_HOST_SEP_GPR0_REG_OFFSET 	0xA84UL 
#define DX_HOST_HOST_SEP_GPR0_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_HOST_SEP_GPR0_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_SEP_HOST_GPR1_REG_OFFSET 	0xA88UL 
#define DX_HOST_SEP_HOST_GPR1_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_SEP_HOST_GPR1_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_HOST_SEP_GPR1_REG_OFFSET 	0xA8CUL 
#define DX_HOST_HOST_SEP_GPR1_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_HOST_SEP_GPR1_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_SEP_HOST_GPR2_REG_OFFSET 	0xA90UL 
#define DX_HOST_SEP_HOST_GPR2_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_SEP_HOST_GPR2_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_HOST_SEP_GPR2_REG_OFFSET 	0xA94UL 
#define DX_HOST_HOST_SEP_GPR2_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_HOST_SEP_GPR2_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_SEP_HOST_GPR3_REG_OFFSET 	0xA98UL 
#define DX_HOST_SEP_HOST_GPR3_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_SEP_HOST_GPR3_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_HOST_SEP_GPR3_REG_OFFSET 	0xA9CUL 
#define DX_HOST_HOST_SEP_GPR3_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_HOST_SEP_GPR3_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_SEP_HOST_GPR4_REG_OFFSET 	0xAA0UL 
#define DX_HOST_SEP_HOST_GPR4_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_SEP_HOST_GPR4_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_HOST_SEP_GPR4_REG_OFFSET 	0xAA4UL 
#define DX_HOST_HOST_SEP_GPR4_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_HOST_SEP_GPR4_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_SEP_HOST_GPR5_REG_OFFSET 	0xAA8UL 
#define DX_HOST_SEP_HOST_GPR5_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_SEP_HOST_GPR5_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_HOST_SEP_GPR5_REG_OFFSET 	0xAACUL 
#define DX_HOST_HOST_SEP_GPR5_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_HOST_SEP_GPR5_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_SEP_HOST_GPR6_REG_OFFSET 	0xAB0UL 
#define DX_HOST_SEP_HOST_GPR6_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_SEP_HOST_GPR6_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_HOST_SEP_GPR6_REG_OFFSET 	0xAB4UL 
#define DX_HOST_HOST_SEP_GPR6_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_HOST_SEP_GPR6_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_SEP_HOST_GPR7_REG_OFFSET 	0xAB8UL 
#define DX_HOST_SEP_HOST_GPR7_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_SEP_HOST_GPR7_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_HOST_SEP_GPR7_REG_OFFSET 	0xABCUL 
#define DX_HOST_HOST_SEP_GPR7_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_HOST_SEP_GPR7_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_CC_SIGNATURE_REG_OFFSET 	0xAC8UL 
#define DX_HOST_CC_SIGNATURE_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_CC_SIGNATURE_VALUE_BIT_SIZE 	0x20UL
#define DX_HOST_HOST_ENDIAN_REG_OFFSET 	0xAD0UL 
#define DX_HOST_HOST_ENDIAN_DIN_ICACHE_END_BIT_SHIFT 	0x0UL
#define DX_HOST_HOST_ENDIAN_DIN_ICACHE_END_BIT_SIZE 	0x1UL
#define DX_HOST_HOST_ENDIAN_DIN_DCAHE_END_BIT_SHIFT 	0x1UL
#define DX_HOST_HOST_ENDIAN_DIN_DCAHE_END_BIT_SIZE 	0x1UL
#define DX_HOST_HOST_ENDIAN_DIN_DD_END_BIT_SHIFT 	0x2UL
#define DX_HOST_HOST_ENDIAN_DIN_DD_END_BIT_SIZE 	0x1UL
#define DX_HOST_HOST_ENDIAN_DIN_DMA_END_BIT_SHIFT 	0x3UL
#define DX_HOST_HOST_ENDIAN_DIN_DMA_END_BIT_SIZE 	0x1UL
#define DX_HOST_HOST_ENDIAN_DOUT_ICACHE_END_BIT_SHIFT 	0x4UL
#define DX_HOST_HOST_ENDIAN_DOUT_ICACHE_END_BIT_SIZE 	0x1UL
#define DX_HOST_HOST_ENDIAN_DOUT_DCACHE_END_BIT_SHIFT 	0x5UL
#define DX_HOST_HOST_ENDIAN_DOUT_DCACHE_END_BIT_SIZE 	0x1UL
#define DX_HOST_HOST_ENDIAN_DOUT_DD_END_BIT_SHIFT 	0x6UL
#define DX_HOST_HOST_ENDIAN_DOUT_DD_END_BIT_SIZE 	0x1UL
#define DX_HOST_HOST_ENDIAN_DOUT_DMA_END_BIT_SHIFT 	0x7UL
#define DX_HOST_HOST_ENDIAN_DOUT_DMA_END_BIT_SIZE 	0x1UL
#define DX_HOST_HOST_ENDIAN_INTENAL_WORD_END_BIT_SHIFT 	0x8UL
#define DX_HOST_HOST_ENDIAN_INTENAL_WORD_END_BIT_SIZE 	0x8UL
#define DX_HOST_IRQ_TIMER_INIT_VAL_REG_OFFSET 	0xAD4UL 
#define DX_HOST_IRQ_TIMER_INIT_VAL_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_IRQ_TIMER_INIT_VAL_VALUE_BIT_SIZE 	0x18UL
#define DX_HOST_VERSION_REG_OFFSET 	0xAD8UL 
#define DX_HOST_VERSION_VALUE_BIT_SHIFT 	0x0UL
#define DX_HOST_VERSION_VALUE_BIT_SIZE 	0x20UL
// --------------------------------------
// BLOCK: HOST_SRAM
// --------------------------------------
#define DX_SRAM_DATA_REG_OFFSET 	0xF00UL 
#define DX_SRAM_DATA_VALUE_BIT_SHIFT 	0x0UL
#define DX_SRAM_DATA_VALUE_BIT_SIZE 	0x20UL
#define DX_SRAM_ADDR_REG_OFFSET 	0xF04UL 
#define DX_SRAM_ADDR_VALUE_BIT_SHIFT 	0x0UL
#define DX_SRAM_ADDR_VALUE_BIT_SIZE 	0xFUL
#define DX_SRAM_DATA_READY_REG_OFFSET 	0xF08UL 
#define DX_SRAM_DATA_READY_VALUE_BIT_SHIFT 	0x0UL
#define DX_SRAM_DATA_READY_VALUE_BIT_SIZE 	0x1UL
