
NUCLEO-G474RET6-Inverter_Base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099d8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000518  08009bb8  08009bb8  0000abb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a0d0  0800a0d0  0000c068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a0d0  0800a0d0  0000b0d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a0d8  0800a0d8  0000c068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a0d8  0800a0d8  0000b0d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a0dc  0800a0dc  0000b0dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800a0e0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007ec  20000068  0800a148  0000c068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000854  0800a148  0000c854  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001baa8  00000000  00000000  0000c098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d61  00000000  00000000  00027b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001710  00000000  00000000  0002b8a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011c7  00000000  00000000  0002cfb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a2ba  00000000  00000000  0002e17f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bd9e  00000000  00000000  00058439  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114dac  00000000  00000000  000741d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00188f83  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006aec  00000000  00000000  00188fc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  0018fab4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009ba0 	.word	0x08009ba0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	08009ba0 	.word	0x08009ba0

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b08c      	sub	sp, #48	@ 0x30
 8000610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000612:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000616:	2200      	movs	r2, #0
 8000618:	601a      	str	r2, [r3, #0]
 800061a:	605a      	str	r2, [r3, #4]
 800061c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800061e:	1d3b      	adds	r3, r7, #4
 8000620:	2220      	movs	r2, #32
 8000622:	2100      	movs	r1, #0
 8000624:	4618      	mov	r0, r3
 8000626:	f008 fb83 	bl	8008d30 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800062a:	4b32      	ldr	r3, [pc, #200]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800062c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000630:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000632:	4b30      	ldr	r3, [pc, #192]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000634:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000638:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800063a:	4b2e      	ldr	r3, [pc, #184]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800063c:	2200      	movs	r2, #0
 800063e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000640:	4b2c      	ldr	r3, [pc, #176]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000642:	2200      	movs	r2, #0
 8000644:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000646:	4b2b      	ldr	r3, [pc, #172]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000648:	2200      	movs	r2, #0
 800064a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800064c:	4b29      	ldr	r3, [pc, #164]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800064e:	2200      	movs	r2, #0
 8000650:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000652:	4b28      	ldr	r3, [pc, #160]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000654:	2204      	movs	r2, #4
 8000656:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000658:	4b26      	ldr	r3, [pc, #152]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800065a:	2200      	movs	r2, #0
 800065c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800065e:	4b25      	ldr	r3, [pc, #148]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000660:	2200      	movs	r2, #0
 8000662:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000664:	4b23      	ldr	r3, [pc, #140]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000666:	2201      	movs	r2, #1
 8000668:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800066a:	4b22      	ldr	r3, [pc, #136]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800066c:	2200      	movs	r2, #0
 800066e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000672:	4b20      	ldr	r3, [pc, #128]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000674:	2200      	movs	r2, #0
 8000676:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000678:	4b1e      	ldr	r3, [pc, #120]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800067a:	2200      	movs	r2, #0
 800067c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800067e:	4b1d      	ldr	r3, [pc, #116]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000680:	2200      	movs	r2, #0
 8000682:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000686:	4b1b      	ldr	r3, [pc, #108]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000688:	2200      	movs	r2, #0
 800068a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800068c:	4b19      	ldr	r3, [pc, #100]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800068e:	2200      	movs	r2, #0
 8000690:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000694:	4817      	ldr	r0, [pc, #92]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000696:	f001 feed 	bl	8002474 <HAL_ADC_Init>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80006a0:	f000 fb26 	bl	8000cf0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80006a4:	2300      	movs	r3, #0
 80006a6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80006a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006ac:	4619      	mov	r1, r3
 80006ae:	4811      	ldr	r0, [pc, #68]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 80006b0:	f002 fd02 	bl	80030b8 <HAL_ADCEx_MultiModeConfigChannel>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80006ba:	f000 fb19 	bl	8000cf0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80006be:	4b0e      	ldr	r3, [pc, #56]	@ (80006f8 <MX_ADC1_Init+0xec>)
 80006c0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006c2:	2306      	movs	r3, #6
 80006c4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80006c6:	2300      	movs	r3, #0
 80006c8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006ca:	237f      	movs	r3, #127	@ 0x7f
 80006cc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006ce:	2304      	movs	r3, #4
 80006d0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80006d2:	2300      	movs	r3, #0
 80006d4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006d6:	1d3b      	adds	r3, r7, #4
 80006d8:	4619      	mov	r1, r3
 80006da:	4806      	ldr	r0, [pc, #24]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 80006dc:	f002 f886 	bl	80027ec <HAL_ADC_ConfigChannel>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80006e6:	f000 fb03 	bl	8000cf0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006ea:	bf00      	nop
 80006ec:	3730      	adds	r7, #48	@ 0x30
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	20000084 	.word	0x20000084
 80006f8:	21800100 	.word	0x21800100

080006fc <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b088      	sub	sp, #32
 8000700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000702:	463b      	mov	r3, r7
 8000704:	2220      	movs	r2, #32
 8000706:	2100      	movs	r1, #0
 8000708:	4618      	mov	r0, r3
 800070a:	f008 fb11 	bl	8008d30 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800070e:	4b2b      	ldr	r3, [pc, #172]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000710:	4a2b      	ldr	r2, [pc, #172]	@ (80007c0 <MX_ADC2_Init+0xc4>)
 8000712:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000714:	4b29      	ldr	r3, [pc, #164]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000716:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800071a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800071c:	4b27      	ldr	r3, [pc, #156]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800071e:	2200      	movs	r2, #0
 8000720:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000722:	4b26      	ldr	r3, [pc, #152]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000724:	2200      	movs	r2, #0
 8000726:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000728:	4b24      	ldr	r3, [pc, #144]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800072a:	2200      	movs	r2, #0
 800072c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800072e:	4b23      	ldr	r3, [pc, #140]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000730:	2200      	movs	r2, #0
 8000732:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000734:	4b21      	ldr	r3, [pc, #132]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000736:	2204      	movs	r2, #4
 8000738:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800073a:	4b20      	ldr	r3, [pc, #128]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800073c:	2200      	movs	r2, #0
 800073e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000740:	4b1e      	ldr	r3, [pc, #120]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000742:	2200      	movs	r2, #0
 8000744:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8000746:	4b1d      	ldr	r3, [pc, #116]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000748:	2201      	movs	r2, #1
 800074a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800074c:	4b1b      	ldr	r3, [pc, #108]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800074e:	2200      	movs	r2, #0
 8000750:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000754:	4b19      	ldr	r3, [pc, #100]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000756:	2200      	movs	r2, #0
 8000758:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800075a:	4b18      	ldr	r3, [pc, #96]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800075c:	2200      	movs	r2, #0
 800075e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000760:	4b16      	ldr	r3, [pc, #88]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000762:	2200      	movs	r2, #0
 8000764:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000768:	4b14      	ldr	r3, [pc, #80]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800076a:	2200      	movs	r2, #0
 800076c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800076e:	4b13      	ldr	r3, [pc, #76]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000770:	2200      	movs	r2, #0
 8000772:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000776:	4811      	ldr	r0, [pc, #68]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000778:	f001 fe7c 	bl	8002474 <HAL_ADC_Init>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000782:	f000 fab5 	bl	8000cf0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000786:	4b0f      	ldr	r3, [pc, #60]	@ (80007c4 <MX_ADC2_Init+0xc8>)
 8000788:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800078a:	2306      	movs	r3, #6
 800078c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800078e:	2300      	movs	r3, #0
 8000790:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000792:	237f      	movs	r3, #127	@ 0x7f
 8000794:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000796:	2304      	movs	r3, #4
 8000798:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800079a:	2300      	movs	r3, #0
 800079c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800079e:	463b      	mov	r3, r7
 80007a0:	4619      	mov	r1, r3
 80007a2:	4806      	ldr	r0, [pc, #24]	@ (80007bc <MX_ADC2_Init+0xc0>)
 80007a4:	f002 f822 	bl	80027ec <HAL_ADC_ConfigChannel>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80007ae:	f000 fa9f 	bl	8000cf0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80007b2:	bf00      	nop
 80007b4:	3720      	adds	r7, #32
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	200000f0 	.word	0x200000f0
 80007c0:	50000100 	.word	0x50000100
 80007c4:	19200040 	.word	0x19200040

080007c8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b0a4      	sub	sp, #144	@ 0x90
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d0:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80007d4:	2200      	movs	r2, #0
 80007d6:	601a      	str	r2, [r3, #0]
 80007d8:	605a      	str	r2, [r3, #4]
 80007da:	609a      	str	r2, [r3, #8]
 80007dc:	60da      	str	r2, [r3, #12]
 80007de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007e0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007e4:	2254      	movs	r2, #84	@ 0x54
 80007e6:	2100      	movs	r1, #0
 80007e8:	4618      	mov	r0, r3
 80007ea:	f008 faa1 	bl	8008d30 <memset>
  if(adcHandle->Instance==ADC1)
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80007f6:	d174      	bne.n	80008e2 <HAL_ADC_MspInit+0x11a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80007f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80007fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80007fe:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000802:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000804:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000808:	4618      	mov	r0, r3
 800080a:	f003 fee9 	bl	80045e0 <HAL_RCCEx_PeriphCLKConfig>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000814:	f000 fa6c 	bl	8000cf0 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000818:	4b63      	ldr	r3, [pc, #396]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	3301      	adds	r3, #1
 800081e:	4a62      	ldr	r2, [pc, #392]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 8000820:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000822:	4b61      	ldr	r3, [pc, #388]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	2b01      	cmp	r3, #1
 8000828:	d10b      	bne.n	8000842 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800082a:	4b60      	ldr	r3, [pc, #384]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800082c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082e:	4a5f      	ldr	r2, [pc, #380]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000830:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000834:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000836:	4b5d      	ldr	r3, [pc, #372]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800083e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000842:	4b5a      	ldr	r3, [pc, #360]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000846:	4a59      	ldr	r2, [pc, #356]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000848:	f043 0304 	orr.w	r3, r3, #4
 800084c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800084e:	4b57      	ldr	r3, [pc, #348]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000852:	f003 0304 	and.w	r3, r3, #4
 8000856:	623b      	str	r3, [r7, #32]
 8000858:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800085a:	4b54      	ldr	r3, [pc, #336]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800085c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800085e:	4a53      	ldr	r2, [pc, #332]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000860:	f043 0301 	orr.w	r3, r3, #1
 8000864:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000866:	4b51      	ldr	r3, [pc, #324]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800086a:	f003 0301 	and.w	r3, r3, #1
 800086e:	61fb      	str	r3, [r7, #28]
 8000870:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000872:	4b4e      	ldr	r3, [pc, #312]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000876:	4a4d      	ldr	r2, [pc, #308]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000878:	f043 0302 	orr.w	r3, r3, #2
 800087c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800087e:	4b4b      	ldr	r3, [pc, #300]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000882:	f003 0302 	and.w	r3, r3, #2
 8000886:	61bb      	str	r3, [r7, #24]
 8000888:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 800088a:	2304      	movs	r3, #4
 800088c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800088e:	2303      	movs	r3, #3
 8000890:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	2300      	movs	r3, #0
 8000896:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 800089a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800089e:	4619      	mov	r1, r3
 80008a0:	4843      	ldr	r0, [pc, #268]	@ (80009b0 <HAL_ADC_MspInit+0x1e8>)
 80008a2:	f002 feb1 	bl	8003608 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 80008a6:	2302      	movs	r3, #2
 80008a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008aa:	2303      	movs	r3, #3
 80008ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 80008b6:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80008ba:	4619      	mov	r1, r3
 80008bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008c0:	f002 fea2 	bl	8003608 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80008c4:	2303      	movs	r3, #3
 80008c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008c8:	2303      	movs	r3, #3
 80008ca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	2300      	movs	r3, #0
 80008d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008d4:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80008d8:	4619      	mov	r1, r3
 80008da:	4836      	ldr	r0, [pc, #216]	@ (80009b4 <HAL_ADC_MspInit+0x1ec>)
 80008dc:	f002 fe94 	bl	8003608 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80008e0:	e05e      	b.n	80009a0 <HAL_ADC_MspInit+0x1d8>
  else if(adcHandle->Instance==ADC2)
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	4a34      	ldr	r2, [pc, #208]	@ (80009b8 <HAL_ADC_MspInit+0x1f0>)
 80008e8:	4293      	cmp	r3, r2
 80008ea:	d159      	bne.n	80009a0 <HAL_ADC_MspInit+0x1d8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80008ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80008f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80008f2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80008f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008f8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008fc:	4618      	mov	r0, r3
 80008fe:	f003 fe6f 	bl	80045e0 <HAL_RCCEx_PeriphCLKConfig>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d001      	beq.n	800090c <HAL_ADC_MspInit+0x144>
      Error_Handler();
 8000908:	f000 f9f2 	bl	8000cf0 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800090c:	4b26      	ldr	r3, [pc, #152]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	3301      	adds	r3, #1
 8000912:	4a25      	ldr	r2, [pc, #148]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 8000914:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000916:	4b24      	ldr	r3, [pc, #144]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	2b01      	cmp	r3, #1
 800091c:	d10b      	bne.n	8000936 <HAL_ADC_MspInit+0x16e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800091e:	4b23      	ldr	r3, [pc, #140]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000922:	4a22      	ldr	r2, [pc, #136]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000924:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000928:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800092a:	4b20      	ldr	r3, [pc, #128]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800092c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800092e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000932:	617b      	str	r3, [r7, #20]
 8000934:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000936:	4b1d      	ldr	r3, [pc, #116]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000938:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800093a:	4a1c      	ldr	r2, [pc, #112]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800093c:	f043 0304 	orr.w	r3, r3, #4
 8000940:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000942:	4b1a      	ldr	r3, [pc, #104]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000946:	f003 0304 	and.w	r3, r3, #4
 800094a:	613b      	str	r3, [r7, #16]
 800094c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800094e:	4b17      	ldr	r3, [pc, #92]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000952:	4a16      	ldr	r2, [pc, #88]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000954:	f043 0301 	orr.w	r3, r3, #1
 8000958:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800095a:	4b14      	ldr	r3, [pc, #80]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800095c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800095e:	f003 0301 	and.w	r3, r3, #1
 8000962:	60fb      	str	r3, [r7, #12]
 8000964:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 8000966:	230b      	movs	r3, #11
 8000968:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800096a:	2303      	movs	r3, #3
 800096c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000970:	2300      	movs	r3, #0
 8000972:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000976:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800097a:	4619      	mov	r1, r3
 800097c:	480c      	ldr	r0, [pc, #48]	@ (80009b0 <HAL_ADC_MspInit+0x1e8>)
 800097e:	f002 fe43 	bl	8003608 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 8000982:	2301      	movs	r3, #1
 8000984:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000986:	2303      	movs	r3, #3
 8000988:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	2300      	movs	r3, #0
 800098e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 8000992:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000996:	4619      	mov	r1, r3
 8000998:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800099c:	f002 fe34 	bl	8003608 <HAL_GPIO_Init>
}
 80009a0:	bf00      	nop
 80009a2:	3790      	adds	r7, #144	@ 0x90
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	2000015c 	.word	0x2000015c
 80009ac:	40021000 	.word	0x40021000
 80009b0:	48000800 	.word	0x48000800
 80009b4:	48000400 	.word	0x48000400
 80009b8:	50000100 	.word	0x50000100

080009bc <init_device>:
#include "user_interface/shell.h"
#include "motor_control/motor.h"

static char shell_uart2_received_char;

void init_device(void){
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
// Initialisation user interface
	// SHELL
	hshell1.drv.transmit = shell_uart2_transmit;
 80009c0:	4b13      	ldr	r3, [pc, #76]	@ (8000a10 <init_device+0x54>)
 80009c2:	4a14      	ldr	r2, [pc, #80]	@ (8000a14 <init_device+0x58>)
 80009c4:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
	hshell1.drv.receive = shell_uart2_receive;
 80009c8:	4b11      	ldr	r3, [pc, #68]	@ (8000a10 <init_device+0x54>)
 80009ca:	4a13      	ldr	r2, [pc, #76]	@ (8000a18 <init_device+0x5c>)
 80009cc:	f8c3 2388 	str.w	r2, [r3, #904]	@ 0x388
	shell_init(&hshell1);
 80009d0:	480f      	ldr	r0, [pc, #60]	@ (8000a10 <init_device+0x54>)
 80009d2:	f001 f9a5 	bl	8001d20 <shell_init>
	HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 80009d6:	2201      	movs	r2, #1
 80009d8:	4910      	ldr	r1, [pc, #64]	@ (8000a1c <init_device+0x60>)
 80009da:	4811      	ldr	r0, [pc, #68]	@ (8000a20 <init_device+0x64>)
 80009dc:	f005 fe74 	bl	80066c8 <HAL_UART_Receive_IT>

	// Ajout des commandes PWM
	shell_add(&hshell1, "pwm_start", motor_cmd_start, "Demarre les PWM a 60%");
 80009e0:	4b10      	ldr	r3, [pc, #64]	@ (8000a24 <init_device+0x68>)
 80009e2:	4a11      	ldr	r2, [pc, #68]	@ (8000a28 <init_device+0x6c>)
 80009e4:	4911      	ldr	r1, [pc, #68]	@ (8000a2c <init_device+0x70>)
 80009e6:	480a      	ldr	r0, [pc, #40]	@ (8000a10 <init_device+0x54>)
 80009e8:	f001 f9dc 	bl	8001da4 <shell_add>
	shell_add(&hshell1, "pwm_set", motor_cmd_set_duty, "Change le rapport cyclique (0-100%)");
 80009ec:	4b10      	ldr	r3, [pc, #64]	@ (8000a30 <init_device+0x74>)
 80009ee:	4a11      	ldr	r2, [pc, #68]	@ (8000a34 <init_device+0x78>)
 80009f0:	4911      	ldr	r1, [pc, #68]	@ (8000a38 <init_device+0x7c>)
 80009f2:	4807      	ldr	r0, [pc, #28]	@ (8000a10 <init_device+0x54>)
 80009f4:	f001 f9d6 	bl	8001da4 <shell_add>
	shell_add(&hshell1, "pwm_stop", motor_cmd_stop, "Arrete les PWM");
 80009f8:	4b10      	ldr	r3, [pc, #64]	@ (8000a3c <init_device+0x80>)
 80009fa:	4a11      	ldr	r2, [pc, #68]	@ (8000a40 <init_device+0x84>)
 80009fc:	4911      	ldr	r1, [pc, #68]	@ (8000a44 <init_device+0x88>)
 80009fe:	4804      	ldr	r0, [pc, #16]	@ (8000a10 <init_device+0x54>)
 8000a00:	f001 f9d0 	bl	8001da4 <shell_add>

	// LED
	led_init();
 8000a04:	f000 ffdc 	bl	80019c0 <led_init>
	// BUTTON
//	button_init();
//
// Initialisation motor control
	// MOTOR
	motor_init();
 8000a08:	f000 fe24 	bl	8001654 <motor_init>
// Initialisation data acquistion
	// ANALOG INPUT
//	input_analog_init();
	// ENCODER INPUT
//	input_encoder_init();
}
 8000a0c:	bf00      	nop
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	20000374 	.word	0x20000374
 8000a14:	08000a49 	.word	0x08000a49
 8000a18:	08000a75 	.word	0x08000a75
 8000a1c:	20000160 	.word	0x20000160
 8000a20:	2000024c 	.word	0x2000024c
 8000a24:	08009bb8 	.word	0x08009bb8
 8000a28:	080017d9 	.word	0x080017d9
 8000a2c:	08009bd0 	.word	0x08009bd0
 8000a30:	08009bdc 	.word	0x08009bdc
 8000a34:	080017fd 	.word	0x080017fd
 8000a38:	08009c00 	.word	0x08009c00
 8000a3c:	08009c08 	.word	0x08009c08
 8000a40:	08001875 	.word	0x08001875
 8000a44:	08009c18 	.word	0x08009c18

08000a48 <shell_uart2_transmit>:

uint8_t shell_uart2_transmit(const char *pData, uint16_t size)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
 8000a50:	460b      	mov	r3, r1
 8000a52:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t *)pData, size, HAL_MAX_DELAY);
 8000a54:	887a      	ldrh	r2, [r7, #2]
 8000a56:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a5a:	6879      	ldr	r1, [r7, #4]
 8000a5c:	4804      	ldr	r0, [pc, #16]	@ (8000a70 <shell_uart2_transmit+0x28>)
 8000a5e:	f005 fda4 	bl	80065aa <HAL_UART_Transmit>
	return size;
 8000a62:	887b      	ldrh	r3, [r7, #2]
 8000a64:	b2db      	uxtb	r3, r3
}
 8000a66:	4618      	mov	r0, r3
 8000a68:	3708      	adds	r7, #8
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	2000024c 	.word	0x2000024c

08000a74 <shell_uart2_receive>:

uint8_t shell_uart2_receive(char *pData, uint16_t size)
{
 8000a74:	b480      	push	{r7}
 8000a76:	b083      	sub	sp, #12
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
 8000a7c:	460b      	mov	r3, r1
 8000a7e:	807b      	strh	r3, [r7, #2]
	*pData = shell_uart2_received_char;
 8000a80:	4b05      	ldr	r3, [pc, #20]	@ (8000a98 <shell_uart2_receive+0x24>)
 8000a82:	781a      	ldrb	r2, [r3, #0]
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	701a      	strb	r2, [r3, #0]
	return 1;
 8000a88:	2301      	movs	r3, #1
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	370c      	adds	r7, #12
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop
 8000a98:	20000160 	.word	0x20000160

08000a9c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a07      	ldr	r2, [pc, #28]	@ (8000ac8 <HAL_UART_RxCpltCallback+0x2c>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d107      	bne.n	8000abe <HAL_UART_RxCpltCallback+0x22>
		HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 8000aae:	2201      	movs	r2, #1
 8000ab0:	4906      	ldr	r1, [pc, #24]	@ (8000acc <HAL_UART_RxCpltCallback+0x30>)
 8000ab2:	4807      	ldr	r0, [pc, #28]	@ (8000ad0 <HAL_UART_RxCpltCallback+0x34>)
 8000ab4:	f005 fe08 	bl	80066c8 <HAL_UART_Receive_IT>
		shell_run(&hshell1);
 8000ab8:	4806      	ldr	r0, [pc, #24]	@ (8000ad4 <HAL_UART_RxCpltCallback+0x38>)
 8000aba:	f001 fa21 	bl	8001f00 <shell_run>
	}
}
 8000abe:	bf00      	nop
 8000ac0:	3708      	adds	r7, #8
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	40004400 	.word	0x40004400
 8000acc:	20000160 	.word	0x20000160
 8000ad0:	2000024c 	.word	0x2000024c
 8000ad4:	20000374 	.word	0x20000374

08000ad8 <loop>:

void loop(){
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0

}
 8000adc:	bf00      	nop
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
	...

08000ae8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b08a      	sub	sp, #40	@ 0x28
 8000aec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aee:	f107 0314 	add.w	r3, r7, #20
 8000af2:	2200      	movs	r2, #0
 8000af4:	601a      	str	r2, [r3, #0]
 8000af6:	605a      	str	r2, [r3, #4]
 8000af8:	609a      	str	r2, [r3, #8]
 8000afa:	60da      	str	r2, [r3, #12]
 8000afc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000afe:	4b3f      	ldr	r3, [pc, #252]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b02:	4a3e      	ldr	r2, [pc, #248]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b04:	f043 0304 	orr.w	r3, r3, #4
 8000b08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b0a:	4b3c      	ldr	r3, [pc, #240]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b0e:	f003 0304 	and.w	r3, r3, #4
 8000b12:	613b      	str	r3, [r7, #16]
 8000b14:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b16:	4b39      	ldr	r3, [pc, #228]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b1a:	4a38      	ldr	r2, [pc, #224]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b1c:	f043 0320 	orr.w	r3, r3, #32
 8000b20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b22:	4b36      	ldr	r3, [pc, #216]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b26:	f003 0320 	and.w	r3, r3, #32
 8000b2a:	60fb      	str	r3, [r7, #12]
 8000b2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b2e:	4b33      	ldr	r3, [pc, #204]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b32:	4a32      	ldr	r2, [pc, #200]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b34:	f043 0301 	orr.w	r3, r3, #1
 8000b38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b3a:	4b30      	ldr	r3, [pc, #192]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b3e:	f003 0301 	and.w	r3, r3, #1
 8000b42:	60bb      	str	r3, [r7, #8]
 8000b44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b46:	4b2d      	ldr	r3, [pc, #180]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b4a:	4a2c      	ldr	r2, [pc, #176]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b4c:	f043 0302 	orr.w	r3, r3, #2
 8000b50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b52:	4b2a      	ldr	r3, [pc, #168]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b56:	f003 0302 	and.w	r3, r3, #2
 8000b5a:	607b      	str	r3, [r7, #4]
 8000b5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b5e:	4b27      	ldr	r3, [pc, #156]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b62:	4a26      	ldr	r2, [pc, #152]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b64:	f043 0308 	orr.w	r3, r3, #8
 8000b68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b6a:	4b24      	ldr	r3, [pc, #144]	@ (8000bfc <MX_GPIO_Init+0x114>)
 8000b6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b6e:	f003 0308 	and.w	r3, r3, #8
 8000b72:	603b      	str	r3, [r7, #0]
 8000b74:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 8000b76:	2200      	movs	r2, #0
 8000b78:	2120      	movs	r1, #32
 8000b7a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b7e:	f002 fec5 	bl	800390c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 8000b82:	2200      	movs	r2, #0
 8000b84:	2104      	movs	r1, #4
 8000b86:	481e      	ldr	r0, [pc, #120]	@ (8000c00 <MX_GPIO_Init+0x118>)
 8000b88:	f002 fec0 	bl	800390c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USR_BTN_Pin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 8000b8c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b92:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 8000b9c:	f107 0314 	add.w	r3, r7, #20
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	4818      	ldr	r0, [pc, #96]	@ (8000c04 <MX_GPIO_Init+0x11c>)
 8000ba4:	f002 fd30 	bl	8003608 <HAL_GPIO_Init>

  /*Configure GPIO pin : USR_LED_Pin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 8000ba8:	2320      	movs	r3, #32
 8000baa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bac:	2301      	movs	r3, #1
 8000bae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 8000bb8:	f107 0314 	add.w	r3, r7, #20
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bc2:	f002 fd21 	bl	8003608 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRST_SafetyUC_Pin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 8000bc6:	2304      	movs	r3, #4
 8000bc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 8000bd6:	f107 0314 	add.w	r3, r7, #20
 8000bda:	4619      	mov	r1, r3
 8000bdc:	4808      	ldr	r0, [pc, #32]	@ (8000c00 <MX_GPIO_Init+0x118>)
 8000bde:	f002 fd13 	bl	8003608 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000be2:	2200      	movs	r2, #0
 8000be4:	2100      	movs	r1, #0
 8000be6:	2028      	movs	r0, #40	@ 0x28
 8000be8:	f002 fc26 	bl	8003438 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000bec:	2028      	movs	r0, #40	@ 0x28
 8000bee:	f002 fc3d 	bl	800346c <HAL_NVIC_EnableIRQ>

}
 8000bf2:	bf00      	nop
 8000bf4:	3728      	adds	r7, #40	@ 0x28
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	40021000 	.word	0x40021000
 8000c00:	48000c00 	.word	0x48000c00
 8000c04:	48000800 	.word	0x48000800

08000c08 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000c0c:	f001 fa25 	bl	800205a <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000c10:	f000 f813 	bl	8000c3a <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000c14:	f7ff ff68 	bl	8000ae8 <MX_GPIO_Init>
	MX_ADC2_Init();
 8000c18:	f7ff fd70 	bl	80006fc <MX_ADC2_Init>
	MX_ADC1_Init();
 8000c1c:	f7ff fcf6 	bl	800060c <MX_ADC1_Init>
	MX_TIM1_Init();
 8000c20:	f000 f9fe 	bl	8001020 <MX_TIM1_Init>
	MX_TIM3_Init();
 8000c24:	f000 faa8 	bl	8001178 <MX_TIM3_Init>
	MX_USART2_UART_Init();
 8000c28:	f000 fbdc 	bl	80013e4 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 8000c2c:	f000 fc26 	bl	800147c <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	init_device();
 8000c30:	f7ff fec4 	bl	80009bc <init_device>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		loop();
 8000c34:	f7ff ff50 	bl	8000ad8 <loop>
 8000c38:	e7fc      	b.n	8000c34 <main+0x2c>

08000c3a <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000c3a:	b580      	push	{r7, lr}
 8000c3c:	b094      	sub	sp, #80	@ 0x50
 8000c3e:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c40:	f107 0318 	add.w	r3, r7, #24
 8000c44:	2238      	movs	r2, #56	@ 0x38
 8000c46:	2100      	movs	r1, #0
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f008 f871 	bl	8008d30 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c4e:	1d3b      	adds	r3, r7, #4
 8000c50:	2200      	movs	r2, #0
 8000c52:	601a      	str	r2, [r3, #0]
 8000c54:	605a      	str	r2, [r3, #4]
 8000c56:	609a      	str	r2, [r3, #8]
 8000c58:	60da      	str	r2, [r3, #12]
 8000c5a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000c5c:	2000      	movs	r0, #0
 8000c5e:	f002 feab 	bl	80039b8 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c62:	2301      	movs	r3, #1
 8000c64:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c66:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c6a:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c6c:	2302      	movs	r3, #2
 8000c6e:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c70:	2303      	movs	r3, #3
 8000c72:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8000c74:	2306      	movs	r3, #6
 8000c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8000c78:	2355      	movs	r3, #85	@ 0x55
 8000c7a:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c7c:	2302      	movs	r3, #2
 8000c7e:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c80:	2302      	movs	r3, #2
 8000c82:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c84:	2302      	movs	r3, #2
 8000c86:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c88:	f107 0318 	add.w	r3, r7, #24
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f002 ff47 	bl	8003b20 <HAL_RCC_OscConfig>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <SystemClock_Config+0x62>
	{
		Error_Handler();
 8000c98:	f000 f82a 	bl	8000cf0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c9c:	230f      	movs	r3, #15
 8000c9e:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ca0:	2303      	movs	r3, #3
 8000ca2:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cac:	2300      	movs	r3, #0
 8000cae:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000cb0:	1d3b      	adds	r3, r7, #4
 8000cb2:	2104      	movs	r1, #4
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f003 fa45 	bl	8004144 <HAL_RCC_ClockConfig>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <SystemClock_Config+0x8a>
	{
		Error_Handler();
 8000cc0:	f000 f816 	bl	8000cf0 <Error_Handler>
	}
}
 8000cc4:	bf00      	nop
 8000cc6:	3750      	adds	r7, #80	@ 0x50
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}

08000ccc <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a04      	ldr	r2, [pc, #16]	@ (8000cec <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d101      	bne.n	8000ce2 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		HAL_IncTick();
 8000cde:	f001 f9d5 	bl	800208c <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000ce2:	bf00      	nop
 8000ce4:	3708      	adds	r7, #8
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	40001000 	.word	0x40001000

08000cf0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cf4:	b672      	cpsid	i
}
 8000cf6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000cf8:	bf00      	nop
 8000cfa:	e7fd      	b.n	8000cf8 <Error_Handler+0x8>

08000cfc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d02:	4b0f      	ldr	r3, [pc, #60]	@ (8000d40 <HAL_MspInit+0x44>)
 8000d04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d06:	4a0e      	ldr	r2, [pc, #56]	@ (8000d40 <HAL_MspInit+0x44>)
 8000d08:	f043 0301 	orr.w	r3, r3, #1
 8000d0c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d40 <HAL_MspInit+0x44>)
 8000d10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d12:	f003 0301 	and.w	r3, r3, #1
 8000d16:	607b      	str	r3, [r7, #4]
 8000d18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d1a:	4b09      	ldr	r3, [pc, #36]	@ (8000d40 <HAL_MspInit+0x44>)
 8000d1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d1e:	4a08      	ldr	r2, [pc, #32]	@ (8000d40 <HAL_MspInit+0x44>)
 8000d20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d24:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d26:	4b06      	ldr	r3, [pc, #24]	@ (8000d40 <HAL_MspInit+0x44>)
 8000d28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d2e:	603b      	str	r3, [r7, #0]
 8000d30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000d32:	f002 fee5 	bl	8003b00 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d36:	bf00      	nop
 8000d38:	3708      	adds	r7, #8
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	40021000 	.word	0x40021000

08000d44 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b08c      	sub	sp, #48	@ 0x30
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8000d50:	2300      	movs	r3, #0
 8000d52:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d54:	4b2c      	ldr	r3, [pc, #176]	@ (8000e08 <HAL_InitTick+0xc4>)
 8000d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d58:	4a2b      	ldr	r2, [pc, #172]	@ (8000e08 <HAL_InitTick+0xc4>)
 8000d5a:	f043 0310 	orr.w	r3, r3, #16
 8000d5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d60:	4b29      	ldr	r3, [pc, #164]	@ (8000e08 <HAL_InitTick+0xc4>)
 8000d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d64:	f003 0310 	and.w	r3, r3, #16
 8000d68:	60bb      	str	r3, [r7, #8]
 8000d6a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d6c:	f107 020c 	add.w	r2, r7, #12
 8000d70:	f107 0310 	add.w	r3, r7, #16
 8000d74:	4611      	mov	r1, r2
 8000d76:	4618      	mov	r0, r3
 8000d78:	f003 fbba 	bl	80044f0 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d7c:	f003 fb8c 	bl	8004498 <HAL_RCC_GetPCLK1Freq>
 8000d80:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d84:	4a21      	ldr	r2, [pc, #132]	@ (8000e0c <HAL_InitTick+0xc8>)
 8000d86:	fba2 2303 	umull	r2, r3, r2, r3
 8000d8a:	0c9b      	lsrs	r3, r3, #18
 8000d8c:	3b01      	subs	r3, #1
 8000d8e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000d90:	4b1f      	ldr	r3, [pc, #124]	@ (8000e10 <HAL_InitTick+0xcc>)
 8000d92:	4a20      	ldr	r2, [pc, #128]	@ (8000e14 <HAL_InitTick+0xd0>)
 8000d94:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000d96:	4b1e      	ldr	r3, [pc, #120]	@ (8000e10 <HAL_InitTick+0xcc>)
 8000d98:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d9c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000d9e:	4a1c      	ldr	r2, [pc, #112]	@ (8000e10 <HAL_InitTick+0xcc>)
 8000da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000da2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000da4:	4b1a      	ldr	r3, [pc, #104]	@ (8000e10 <HAL_InitTick+0xcc>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000daa:	4b19      	ldr	r3, [pc, #100]	@ (8000e10 <HAL_InitTick+0xcc>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8000db0:	4817      	ldr	r0, [pc, #92]	@ (8000e10 <HAL_InitTick+0xcc>)
 8000db2:	f003 fe63 	bl	8004a7c <HAL_TIM_Base_Init>
 8000db6:	4603      	mov	r3, r0
 8000db8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000dbc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d11b      	bne.n	8000dfc <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000dc4:	4812      	ldr	r0, [pc, #72]	@ (8000e10 <HAL_InitTick+0xcc>)
 8000dc6:	f003 febb 	bl	8004b40 <HAL_TIM_Base_Start_IT>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000dd0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d111      	bne.n	8000dfc <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000dd8:	2036      	movs	r0, #54	@ 0x36
 8000dda:	f002 fb47 	bl	800346c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	2b0f      	cmp	r3, #15
 8000de2:	d808      	bhi.n	8000df6 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000de4:	2200      	movs	r2, #0
 8000de6:	6879      	ldr	r1, [r7, #4]
 8000de8:	2036      	movs	r0, #54	@ 0x36
 8000dea:	f002 fb25 	bl	8003438 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dee:	4a0a      	ldr	r2, [pc, #40]	@ (8000e18 <HAL_InitTick+0xd4>)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	6013      	str	r3, [r2, #0]
 8000df4:	e002      	b.n	8000dfc <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8000df6:	2301      	movs	r3, #1
 8000df8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000dfc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	3730      	adds	r7, #48	@ 0x30
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	40021000 	.word	0x40021000
 8000e0c:	431bde83 	.word	0x431bde83
 8000e10:	20000164 	.word	0x20000164
 8000e14:	40001000 	.word	0x40001000
 8000e18:	20000004 	.word	0x20000004

08000e1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e20:	bf00      	nop
 8000e22:	e7fd      	b.n	8000e20 <NMI_Handler+0x4>

08000e24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e28:	bf00      	nop
 8000e2a:	e7fd      	b.n	8000e28 <HardFault_Handler+0x4>

08000e2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e30:	bf00      	nop
 8000e32:	e7fd      	b.n	8000e30 <MemManage_Handler+0x4>

08000e34 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e38:	bf00      	nop
 8000e3a:	e7fd      	b.n	8000e38 <BusFault_Handler+0x4>

08000e3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e40:	bf00      	nop
 8000e42:	e7fd      	b.n	8000e40 <UsageFault_Handler+0x4>

08000e44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e48:	bf00      	nop
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr

08000e52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e52:	b480      	push	{r7}
 8000e54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e56:	bf00      	nop
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr

08000e60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e64:	bf00      	nop
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr

08000e6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e6e:	b480      	push	{r7}
 8000e70:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e72:	bf00      	nop
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr

08000e7c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e80:	4802      	ldr	r0, [pc, #8]	@ (8000e8c <USART2_IRQHandler+0x10>)
 8000e82:	f005 fc6d 	bl	8006760 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e86:	bf00      	nop
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	2000024c 	.word	0x2000024c

08000e90 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 8000e94:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000e98:	f002 fd6a 	bl	8003970 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000e9c:	bf00      	nop
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000ea4:	4802      	ldr	r0, [pc, #8]	@ (8000eb0 <TIM6_DAC_IRQHandler+0x10>)
 8000ea6:	f004 f8c9 	bl	800503c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000eaa:	bf00      	nop
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	20000164 	.word	0x20000164

08000eb4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b086      	sub	sp, #24
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	60f8      	str	r0, [r7, #12]
 8000ebc:	60b9      	str	r1, [r7, #8]
 8000ebe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	617b      	str	r3, [r7, #20]
 8000ec4:	e00a      	b.n	8000edc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ec6:	f3af 8000 	nop.w
 8000eca:	4601      	mov	r1, r0
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	1c5a      	adds	r2, r3, #1
 8000ed0:	60ba      	str	r2, [r7, #8]
 8000ed2:	b2ca      	uxtb	r2, r1
 8000ed4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	3301      	adds	r3, #1
 8000eda:	617b      	str	r3, [r7, #20]
 8000edc:	697a      	ldr	r2, [r7, #20]
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	dbf0      	blt.n	8000ec6 <_read+0x12>
  }

  return len;
 8000ee4:	687b      	ldr	r3, [r7, #4]
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3718      	adds	r7, #24
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}

08000eee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000eee:	b580      	push	{r7, lr}
 8000ef0:	b086      	sub	sp, #24
 8000ef2:	af00      	add	r7, sp, #0
 8000ef4:	60f8      	str	r0, [r7, #12]
 8000ef6:	60b9      	str	r1, [r7, #8]
 8000ef8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000efa:	2300      	movs	r3, #0
 8000efc:	617b      	str	r3, [r7, #20]
 8000efe:	e009      	b.n	8000f14 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	1c5a      	adds	r2, r3, #1
 8000f04:	60ba      	str	r2, [r7, #8]
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	3301      	adds	r3, #1
 8000f12:	617b      	str	r3, [r7, #20]
 8000f14:	697a      	ldr	r2, [r7, #20]
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	dbf1      	blt.n	8000f00 <_write+0x12>
  }
  return len;
 8000f1c:	687b      	ldr	r3, [r7, #4]
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3718      	adds	r7, #24
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}

08000f26 <_close>:

int _close(int file)
{
 8000f26:	b480      	push	{r7}
 8000f28:	b083      	sub	sp, #12
 8000f2a:	af00      	add	r7, sp, #0
 8000f2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	370c      	adds	r7, #12
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr

08000f3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f3e:	b480      	push	{r7}
 8000f40:	b083      	sub	sp, #12
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	6078      	str	r0, [r7, #4]
 8000f46:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f4e:	605a      	str	r2, [r3, #4]
  return 0;
 8000f50:	2300      	movs	r3, #0
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	370c      	adds	r7, #12
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr

08000f5e <_isatty>:

int _isatty(int file)
{
 8000f5e:	b480      	push	{r7}
 8000f60:	b083      	sub	sp, #12
 8000f62:	af00      	add	r7, sp, #0
 8000f64:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f66:	2301      	movs	r3, #1
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	370c      	adds	r7, #12
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr

08000f74 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b085      	sub	sp, #20
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	60b9      	str	r1, [r7, #8]
 8000f7e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f80:	2300      	movs	r3, #0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3714      	adds	r7, #20
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
	...

08000f90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f98:	4a14      	ldr	r2, [pc, #80]	@ (8000fec <_sbrk+0x5c>)
 8000f9a:	4b15      	ldr	r3, [pc, #84]	@ (8000ff0 <_sbrk+0x60>)
 8000f9c:	1ad3      	subs	r3, r2, r3
 8000f9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fa4:	4b13      	ldr	r3, [pc, #76]	@ (8000ff4 <_sbrk+0x64>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d102      	bne.n	8000fb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fac:	4b11      	ldr	r3, [pc, #68]	@ (8000ff4 <_sbrk+0x64>)
 8000fae:	4a12      	ldr	r2, [pc, #72]	@ (8000ff8 <_sbrk+0x68>)
 8000fb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fb2:	4b10      	ldr	r3, [pc, #64]	@ (8000ff4 <_sbrk+0x64>)
 8000fb4:	681a      	ldr	r2, [r3, #0]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4413      	add	r3, r2
 8000fba:	693a      	ldr	r2, [r7, #16]
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	d207      	bcs.n	8000fd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fc0:	f007 ff04 	bl	8008dcc <__errno>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	220c      	movs	r2, #12
 8000fc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fce:	e009      	b.n	8000fe4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fd0:	4b08      	ldr	r3, [pc, #32]	@ (8000ff4 <_sbrk+0x64>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fd6:	4b07      	ldr	r3, [pc, #28]	@ (8000ff4 <_sbrk+0x64>)
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4413      	add	r3, r2
 8000fde:	4a05      	ldr	r2, [pc, #20]	@ (8000ff4 <_sbrk+0x64>)
 8000fe0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fe2:	68fb      	ldr	r3, [r7, #12]
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3718      	adds	r7, #24
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	20020000 	.word	0x20020000
 8000ff0:	00000400 	.word	0x00000400
 8000ff4:	200001b0 	.word	0x200001b0
 8000ff8:	20000858 	.word	0x20000858

08000ffc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001000:	4b06      	ldr	r3, [pc, #24]	@ (800101c <SystemInit+0x20>)
 8001002:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001006:	4a05      	ldr	r2, [pc, #20]	@ (800101c <SystemInit+0x20>)
 8001008:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800100c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001010:	bf00      	nop
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	e000ed00 	.word	0xe000ed00

08001020 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b098      	sub	sp, #96	@ 0x60
 8001024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001026:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	605a      	str	r2, [r3, #4]
 8001030:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001032:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	605a      	str	r2, [r3, #4]
 800103c:	609a      	str	r2, [r3, #8]
 800103e:	60da      	str	r2, [r3, #12]
 8001040:	611a      	str	r2, [r3, #16]
 8001042:	615a      	str	r2, [r3, #20]
 8001044:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	2234      	movs	r2, #52	@ 0x34
 800104a:	2100      	movs	r1, #0
 800104c:	4618      	mov	r0, r3
 800104e:	f007 fe6f 	bl	8008d30 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001052:	4b47      	ldr	r3, [pc, #284]	@ (8001170 <MX_TIM1_Init+0x150>)
 8001054:	4a47      	ldr	r2, [pc, #284]	@ (8001174 <MX_TIM1_Init+0x154>)
 8001056:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001058:	4b45      	ldr	r3, [pc, #276]	@ (8001170 <MX_TIM1_Init+0x150>)
 800105a:	2200      	movs	r2, #0
 800105c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800105e:	4b44      	ldr	r3, [pc, #272]	@ (8001170 <MX_TIM1_Init+0x150>)
 8001060:	2200      	movs	r2, #0
 8001062:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8499;
 8001064:	4b42      	ldr	r3, [pc, #264]	@ (8001170 <MX_TIM1_Init+0x150>)
 8001066:	f242 1233 	movw	r2, #8499	@ 0x2133
 800106a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800106c:	4b40      	ldr	r3, [pc, #256]	@ (8001170 <MX_TIM1_Init+0x150>)
 800106e:	2200      	movs	r2, #0
 8001070:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001072:	4b3f      	ldr	r3, [pc, #252]	@ (8001170 <MX_TIM1_Init+0x150>)
 8001074:	2200      	movs	r2, #0
 8001076:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001078:	4b3d      	ldr	r3, [pc, #244]	@ (8001170 <MX_TIM1_Init+0x150>)
 800107a:	2200      	movs	r2, #0
 800107c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800107e:	483c      	ldr	r0, [pc, #240]	@ (8001170 <MX_TIM1_Init+0x150>)
 8001080:	f003 fdd6 	bl	8004c30 <HAL_TIM_PWM_Init>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800108a:	f7ff fe31 	bl	8000cf0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800108e:	2300      	movs	r3, #0
 8001090:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001092:	2300      	movs	r3, #0
 8001094:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001096:	2300      	movs	r3, #0
 8001098:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800109a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800109e:	4619      	mov	r1, r3
 80010a0:	4833      	ldr	r0, [pc, #204]	@ (8001170 <MX_TIM1_Init+0x150>)
 80010a2:	f005 f89d 	bl	80061e0 <HAL_TIMEx_MasterConfigSynchronization>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80010ac:	f7ff fe20 	bl	8000cf0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010b0:	2360      	movs	r3, #96	@ 0x60
 80010b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80010b4:	2300      	movs	r3, #0
 80010b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010b8:	2300      	movs	r3, #0
 80010ba:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010bc:	2300      	movs	r3, #0
 80010be:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010c0:	2300      	movs	r3, #0
 80010c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010c4:	2300      	movs	r3, #0
 80010c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010c8:	2300      	movs	r3, #0
 80010ca:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010cc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010d0:	2200      	movs	r2, #0
 80010d2:	4619      	mov	r1, r3
 80010d4:	4826      	ldr	r0, [pc, #152]	@ (8001170 <MX_TIM1_Init+0x150>)
 80010d6:	f004 f901 	bl	80052dc <HAL_TIM_PWM_ConfigChannel>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80010e0:	f7ff fe06 	bl	8000cf0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80010e4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010e8:	2204      	movs	r2, #4
 80010ea:	4619      	mov	r1, r3
 80010ec:	4820      	ldr	r0, [pc, #128]	@ (8001170 <MX_TIM1_Init+0x150>)
 80010ee:	f004 f8f5 	bl	80052dc <HAL_TIM_PWM_ConfigChannel>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80010f8:	f7ff fdfa 	bl	8000cf0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80010fc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001100:	2208      	movs	r2, #8
 8001102:	4619      	mov	r1, r3
 8001104:	481a      	ldr	r0, [pc, #104]	@ (8001170 <MX_TIM1_Init+0x150>)
 8001106:	f004 f8e9 	bl	80052dc <HAL_TIM_PWM_ConfigChannel>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001110:	f7ff fdee 	bl	8000cf0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001114:	2300      	movs	r3, #0
 8001116:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001118:	2300      	movs	r3, #0
 800111a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800111c:	2300      	movs	r3, #0
 800111e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001120:	2300      	movs	r3, #0
 8001122:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001124:	2300      	movs	r3, #0
 8001126:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001128:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800112c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800112e:	2300      	movs	r3, #0
 8001130:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001132:	2300      	movs	r3, #0
 8001134:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001136:	2300      	movs	r3, #0
 8001138:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800113a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800113e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001140:	2300      	movs	r3, #0
 8001142:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001144:	2300      	movs	r3, #0
 8001146:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001148:	2300      	movs	r3, #0
 800114a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800114c:	1d3b      	adds	r3, r7, #4
 800114e:	4619      	mov	r1, r3
 8001150:	4807      	ldr	r0, [pc, #28]	@ (8001170 <MX_TIM1_Init+0x150>)
 8001152:	f005 f8db 	bl	800630c <HAL_TIMEx_ConfigBreakDeadTime>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 800115c:	f7ff fdc8 	bl	8000cf0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001160:	4803      	ldr	r0, [pc, #12]	@ (8001170 <MX_TIM1_Init+0x150>)
 8001162:	f000 f8d7 	bl	8001314 <HAL_TIM_MspPostInit>

}
 8001166:	bf00      	nop
 8001168:	3760      	adds	r7, #96	@ 0x60
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	200001b4 	.word	0x200001b4
 8001174:	40012c00 	.word	0x40012c00

08001178 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b088      	sub	sp, #32
 800117c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 800117e:	f107 0310 	add.w	r3, r7, #16
 8001182:	2200      	movs	r2, #0
 8001184:	601a      	str	r2, [r3, #0]
 8001186:	605a      	str	r2, [r3, #4]
 8001188:	609a      	str	r2, [r3, #8]
 800118a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800118c:	1d3b      	adds	r3, r7, #4
 800118e:	2200      	movs	r2, #0
 8001190:	601a      	str	r2, [r3, #0]
 8001192:	605a      	str	r2, [r3, #4]
 8001194:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001196:	4b1c      	ldr	r3, [pc, #112]	@ (8001208 <MX_TIM3_Init+0x90>)
 8001198:	4a1c      	ldr	r2, [pc, #112]	@ (800120c <MX_TIM3_Init+0x94>)
 800119a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800119c:	4b1a      	ldr	r3, [pc, #104]	@ (8001208 <MX_TIM3_Init+0x90>)
 800119e:	2200      	movs	r2, #0
 80011a0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011a2:	4b19      	ldr	r3, [pc, #100]	@ (8001208 <MX_TIM3_Init+0x90>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80011a8:	4b17      	ldr	r3, [pc, #92]	@ (8001208 <MX_TIM3_Init+0x90>)
 80011aa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011ae:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011b0:	4b15      	ldr	r3, [pc, #84]	@ (8001208 <MX_TIM3_Init+0x90>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011b6:	4b14      	ldr	r3, [pc, #80]	@ (8001208 <MX_TIM3_Init+0x90>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80011bc:	2300      	movs	r3, #0
 80011be:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80011c0:	2300      	movs	r3, #0
 80011c2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 80011c4:	2300      	movs	r3, #0
 80011c6:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 80011c8:	2300      	movs	r3, #0
 80011ca:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim3, &sConfig) != HAL_OK)
 80011cc:	f107 0310 	add.w	r3, r7, #16
 80011d0:	4619      	mov	r1, r3
 80011d2:	480d      	ldr	r0, [pc, #52]	@ (8001208 <MX_TIM3_Init+0x90>)
 80011d4:	f004 fe35 	bl	8005e42 <HAL_TIMEx_HallSensor_Init>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 80011de:	f7ff fd87 	bl	8000cf0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80011e2:	2350      	movs	r3, #80	@ 0x50
 80011e4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011e6:	2300      	movs	r3, #0
 80011e8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80011ea:	1d3b      	adds	r3, r7, #4
 80011ec:	4619      	mov	r1, r3
 80011ee:	4806      	ldr	r0, [pc, #24]	@ (8001208 <MX_TIM3_Init+0x90>)
 80011f0:	f004 fff6 	bl	80061e0 <HAL_TIMEx_MasterConfigSynchronization>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80011fa:	f7ff fd79 	bl	8000cf0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80011fe:	bf00      	nop
 8001200:	3720      	adds	r7, #32
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	20000200 	.word	0x20000200
 800120c:	40000400 	.word	0x40000400

08001210 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001210:	b480      	push	{r7}
 8001212:	b085      	sub	sp, #20
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a0a      	ldr	r2, [pc, #40]	@ (8001248 <HAL_TIM_PWM_MspInit+0x38>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d10b      	bne.n	800123a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001222:	4b0a      	ldr	r3, [pc, #40]	@ (800124c <HAL_TIM_PWM_MspInit+0x3c>)
 8001224:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001226:	4a09      	ldr	r2, [pc, #36]	@ (800124c <HAL_TIM_PWM_MspInit+0x3c>)
 8001228:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800122c:	6613      	str	r3, [r2, #96]	@ 0x60
 800122e:	4b07      	ldr	r3, [pc, #28]	@ (800124c <HAL_TIM_PWM_MspInit+0x3c>)
 8001230:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001232:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001236:	60fb      	str	r3, [r7, #12]
 8001238:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800123a:	bf00      	nop
 800123c:	3714      	adds	r7, #20
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	40012c00 	.word	0x40012c00
 800124c:	40021000 	.word	0x40021000

08001250 <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b08a      	sub	sp, #40	@ 0x28
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001258:	f107 0314 	add.w	r3, r7, #20
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]
 8001260:	605a      	str	r2, [r3, #4]
 8001262:	609a      	str	r2, [r3, #8]
 8001264:	60da      	str	r2, [r3, #12]
 8001266:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM3)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a26      	ldr	r2, [pc, #152]	@ (8001308 <HAL_TIMEx_HallSensor_MspInit+0xb8>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d145      	bne.n	80012fe <HAL_TIMEx_HallSensor_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001272:	4b26      	ldr	r3, [pc, #152]	@ (800130c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001274:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001276:	4a25      	ldr	r2, [pc, #148]	@ (800130c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001278:	f043 0302 	orr.w	r3, r3, #2
 800127c:	6593      	str	r3, [r2, #88]	@ 0x58
 800127e:	4b23      	ldr	r3, [pc, #140]	@ (800130c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001282:	f003 0302 	and.w	r3, r3, #2
 8001286:	613b      	str	r3, [r7, #16]
 8001288:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800128a:	4b20      	ldr	r3, [pc, #128]	@ (800130c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 800128c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800128e:	4a1f      	ldr	r2, [pc, #124]	@ (800130c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001290:	f043 0301 	orr.w	r3, r3, #1
 8001294:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001296:	4b1d      	ldr	r3, [pc, #116]	@ (800130c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001298:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800129a:	f003 0301 	and.w	r3, r3, #1
 800129e:	60fb      	str	r3, [r7, #12]
 80012a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012a2:	4b1a      	ldr	r3, [pc, #104]	@ (800130c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80012a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012a6:	4a19      	ldr	r2, [pc, #100]	@ (800130c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80012a8:	f043 0304 	orr.w	r3, r3, #4
 80012ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ae:	4b17      	ldr	r3, [pc, #92]	@ (800130c <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80012b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012b2:	f003 0304 	and.w	r3, r3, #4
 80012b6:	60bb      	str	r3, [r7, #8]
 80012b8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80012ba:	2350      	movs	r3, #80	@ 0x50
 80012bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012be:	2302      	movs	r3, #2
 80012c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c2:	2300      	movs	r3, #0
 80012c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c6:	2300      	movs	r3, #0
 80012c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80012ca:	2302      	movs	r3, #2
 80012cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ce:	f107 0314 	add.w	r3, r7, #20
 80012d2:	4619      	mov	r1, r3
 80012d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012d8:	f002 f996 	bl	8003608 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80012dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e2:	2302      	movs	r3, #2
 80012e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e6:	2300      	movs	r3, #0
 80012e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ea:	2300      	movs	r3, #0
 80012ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80012ee:	2302      	movs	r3, #2
 80012f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012f2:	f107 0314 	add.w	r3, r7, #20
 80012f6:	4619      	mov	r1, r3
 80012f8:	4805      	ldr	r0, [pc, #20]	@ (8001310 <HAL_TIMEx_HallSensor_MspInit+0xc0>)
 80012fa:	f002 f985 	bl	8003608 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80012fe:	bf00      	nop
 8001300:	3728      	adds	r7, #40	@ 0x28
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	40000400 	.word	0x40000400
 800130c:	40021000 	.word	0x40021000
 8001310:	48000800 	.word	0x48000800

08001314 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b08a      	sub	sp, #40	@ 0x28
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800131c:	f107 0314 	add.w	r3, r7, #20
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	605a      	str	r2, [r3, #4]
 8001326:	609a      	str	r2, [r3, #8]
 8001328:	60da      	str	r2, [r3, #12]
 800132a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a29      	ldr	r2, [pc, #164]	@ (80013d8 <HAL_TIM_MspPostInit+0xc4>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d14b      	bne.n	80013ce <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001336:	4b29      	ldr	r3, [pc, #164]	@ (80013dc <HAL_TIM_MspPostInit+0xc8>)
 8001338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133a:	4a28      	ldr	r2, [pc, #160]	@ (80013dc <HAL_TIM_MspPostInit+0xc8>)
 800133c:	f043 0302 	orr.w	r3, r3, #2
 8001340:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001342:	4b26      	ldr	r3, [pc, #152]	@ (80013dc <HAL_TIM_MspPostInit+0xc8>)
 8001344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001346:	f003 0302 	and.w	r3, r3, #2
 800134a:	613b      	str	r3, [r7, #16]
 800134c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800134e:	4b23      	ldr	r3, [pc, #140]	@ (80013dc <HAL_TIM_MspPostInit+0xc8>)
 8001350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001352:	4a22      	ldr	r2, [pc, #136]	@ (80013dc <HAL_TIM_MspPostInit+0xc8>)
 8001354:	f043 0301 	orr.w	r3, r3, #1
 8001358:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800135a:	4b20      	ldr	r3, [pc, #128]	@ (80013dc <HAL_TIM_MspPostInit+0xc8>)
 800135c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800135e:	f003 0301 	and.w	r3, r3, #1
 8001362:	60fb      	str	r3, [r7, #12]
 8001364:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 8001366:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800136a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800136c:	2302      	movs	r3, #2
 800136e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001370:	2300      	movs	r3, #0
 8001372:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001374:	2300      	movs	r3, #0
 8001376:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001378:	2306      	movs	r3, #6
 800137a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800137c:	f107 0314 	add.w	r3, r7, #20
 8001380:	4619      	mov	r1, r3
 8001382:	4817      	ldr	r0, [pc, #92]	@ (80013e0 <HAL_TIM_MspPostInit+0xcc>)
 8001384:	f002 f940 	bl	8003608 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 8001388:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800138c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800138e:	2302      	movs	r3, #2
 8001390:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001392:	2300      	movs	r3, #0
 8001394:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001396:	2300      	movs	r3, #0
 8001398:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 800139a:	2304      	movs	r3, #4
 800139c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 800139e:	f107 0314 	add.w	r3, r7, #20
 80013a2:	4619      	mov	r1, r3
 80013a4:	480e      	ldr	r0, [pc, #56]	@ (80013e0 <HAL_TIM_MspPostInit+0xcc>)
 80013a6:	f002 f92f 	bl	8003608 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 80013aa:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80013ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b0:	2302      	movs	r3, #2
 80013b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b4:	2300      	movs	r3, #0
 80013b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b8:	2300      	movs	r3, #0
 80013ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80013bc:	2306      	movs	r3, #6
 80013be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c0:	f107 0314 	add.w	r3, r7, #20
 80013c4:	4619      	mov	r1, r3
 80013c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013ca:	f002 f91d 	bl	8003608 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80013ce:	bf00      	nop
 80013d0:	3728      	adds	r7, #40	@ 0x28
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	40012c00 	.word	0x40012c00
 80013dc:	40021000 	.word	0x40021000
 80013e0:	48000400 	.word	0x48000400

080013e4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013e8:	4b22      	ldr	r3, [pc, #136]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 80013ea:	4a23      	ldr	r2, [pc, #140]	@ (8001478 <MX_USART2_UART_Init+0x94>)
 80013ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013ee:	4b21      	ldr	r3, [pc, #132]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 80013f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 80013fe:	2200      	movs	r2, #0
 8001400:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001402:	4b1c      	ldr	r3, [pc, #112]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 8001404:	2200      	movs	r2, #0
 8001406:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001408:	4b1a      	ldr	r3, [pc, #104]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 800140a:	220c      	movs	r2, #12
 800140c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800140e:	4b19      	ldr	r3, [pc, #100]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 8001410:	2200      	movs	r2, #0
 8001412:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001414:	4b17      	ldr	r3, [pc, #92]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 8001416:	2200      	movs	r2, #0
 8001418:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800141a:	4b16      	ldr	r3, [pc, #88]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 800141c:	2200      	movs	r2, #0
 800141e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001420:	4b14      	ldr	r3, [pc, #80]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 8001422:	2200      	movs	r2, #0
 8001424:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001426:	4b13      	ldr	r3, [pc, #76]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 8001428:	2200      	movs	r2, #0
 800142a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800142c:	4811      	ldr	r0, [pc, #68]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 800142e:	f005 f86c 	bl	800650a <HAL_UART_Init>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001438:	f7ff fc5a 	bl	8000cf0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800143c:	2100      	movs	r1, #0
 800143e:	480d      	ldr	r0, [pc, #52]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 8001440:	f007 f8e3 	bl	800860a <HAL_UARTEx_SetTxFifoThreshold>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800144a:	f7ff fc51 	bl	8000cf0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800144e:	2100      	movs	r1, #0
 8001450:	4808      	ldr	r0, [pc, #32]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 8001452:	f007 f918 	bl	8008686 <HAL_UARTEx_SetRxFifoThreshold>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800145c:	f7ff fc48 	bl	8000cf0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001460:	4804      	ldr	r0, [pc, #16]	@ (8001474 <MX_USART2_UART_Init+0x90>)
 8001462:	f007 f899 	bl	8008598 <HAL_UARTEx_DisableFifoMode>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800146c:	f7ff fc40 	bl	8000cf0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001470:	bf00      	nop
 8001472:	bd80      	pop	{r7, pc}
 8001474:	2000024c 	.word	0x2000024c
 8001478:	40004400 	.word	0x40004400

0800147c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001480:	4b22      	ldr	r3, [pc, #136]	@ (800150c <MX_USART3_UART_Init+0x90>)
 8001482:	4a23      	ldr	r2, [pc, #140]	@ (8001510 <MX_USART3_UART_Init+0x94>)
 8001484:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001486:	4b21      	ldr	r3, [pc, #132]	@ (800150c <MX_USART3_UART_Init+0x90>)
 8001488:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800148c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800148e:	4b1f      	ldr	r3, [pc, #124]	@ (800150c <MX_USART3_UART_Init+0x90>)
 8001490:	2200      	movs	r2, #0
 8001492:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001494:	4b1d      	ldr	r3, [pc, #116]	@ (800150c <MX_USART3_UART_Init+0x90>)
 8001496:	2200      	movs	r2, #0
 8001498:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800149a:	4b1c      	ldr	r3, [pc, #112]	@ (800150c <MX_USART3_UART_Init+0x90>)
 800149c:	2200      	movs	r2, #0
 800149e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80014a0:	4b1a      	ldr	r3, [pc, #104]	@ (800150c <MX_USART3_UART_Init+0x90>)
 80014a2:	220c      	movs	r2, #12
 80014a4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014a6:	4b19      	ldr	r3, [pc, #100]	@ (800150c <MX_USART3_UART_Init+0x90>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80014ac:	4b17      	ldr	r3, [pc, #92]	@ (800150c <MX_USART3_UART_Init+0x90>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014b2:	4b16      	ldr	r3, [pc, #88]	@ (800150c <MX_USART3_UART_Init+0x90>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80014b8:	4b14      	ldr	r3, [pc, #80]	@ (800150c <MX_USART3_UART_Init+0x90>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014be:	4b13      	ldr	r3, [pc, #76]	@ (800150c <MX_USART3_UART_Init+0x90>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80014c4:	4811      	ldr	r0, [pc, #68]	@ (800150c <MX_USART3_UART_Init+0x90>)
 80014c6:	f005 f820 	bl	800650a <HAL_UART_Init>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80014d0:	f7ff fc0e 	bl	8000cf0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014d4:	2100      	movs	r1, #0
 80014d6:	480d      	ldr	r0, [pc, #52]	@ (800150c <MX_USART3_UART_Init+0x90>)
 80014d8:	f007 f897 	bl	800860a <HAL_UARTEx_SetTxFifoThreshold>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80014e2:	f7ff fc05 	bl	8000cf0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014e6:	2100      	movs	r1, #0
 80014e8:	4808      	ldr	r0, [pc, #32]	@ (800150c <MX_USART3_UART_Init+0x90>)
 80014ea:	f007 f8cc 	bl	8008686 <HAL_UARTEx_SetRxFifoThreshold>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80014f4:	f7ff fbfc 	bl	8000cf0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80014f8:	4804      	ldr	r0, [pc, #16]	@ (800150c <MX_USART3_UART_Init+0x90>)
 80014fa:	f007 f84d 	bl	8008598 <HAL_UARTEx_DisableFifoMode>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001504:	f7ff fbf4 	bl	8000cf0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001508:	bf00      	nop
 800150a:	bd80      	pop	{r7, pc}
 800150c:	200002e0 	.word	0x200002e0
 8001510:	40004800 	.word	0x40004800

08001514 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b0a0      	sub	sp, #128	@ 0x80
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800151c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001520:	2200      	movs	r2, #0
 8001522:	601a      	str	r2, [r3, #0]
 8001524:	605a      	str	r2, [r3, #4]
 8001526:	609a      	str	r2, [r3, #8]
 8001528:	60da      	str	r2, [r3, #12]
 800152a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800152c:	f107 0318 	add.w	r3, r7, #24
 8001530:	2254      	movs	r2, #84	@ 0x54
 8001532:	2100      	movs	r1, #0
 8001534:	4618      	mov	r0, r3
 8001536:	f007 fbfb 	bl	8008d30 <memset>
  if(uartHandle->Instance==USART2)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a41      	ldr	r2, [pc, #260]	@ (8001644 <HAL_UART_MspInit+0x130>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d13f      	bne.n	80015c4 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001544:	2302      	movs	r3, #2
 8001546:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001548:	2300      	movs	r3, #0
 800154a:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800154c:	f107 0318 	add.w	r3, r7, #24
 8001550:	4618      	mov	r0, r3
 8001552:	f003 f845 	bl	80045e0 <HAL_RCCEx_PeriphCLKConfig>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800155c:	f7ff fbc8 	bl	8000cf0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001560:	4b39      	ldr	r3, [pc, #228]	@ (8001648 <HAL_UART_MspInit+0x134>)
 8001562:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001564:	4a38      	ldr	r2, [pc, #224]	@ (8001648 <HAL_UART_MspInit+0x134>)
 8001566:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800156a:	6593      	str	r3, [r2, #88]	@ 0x58
 800156c:	4b36      	ldr	r3, [pc, #216]	@ (8001648 <HAL_UART_MspInit+0x134>)
 800156e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001570:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001574:	617b      	str	r3, [r7, #20]
 8001576:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001578:	4b33      	ldr	r3, [pc, #204]	@ (8001648 <HAL_UART_MspInit+0x134>)
 800157a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800157c:	4a32      	ldr	r2, [pc, #200]	@ (8001648 <HAL_UART_MspInit+0x134>)
 800157e:	f043 0301 	orr.w	r3, r3, #1
 8001582:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001584:	4b30      	ldr	r3, [pc, #192]	@ (8001648 <HAL_UART_MspInit+0x134>)
 8001586:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001588:	f003 0301 	and.w	r3, r3, #1
 800158c:	613b      	str	r3, [r7, #16]
 800158e:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001590:	230c      	movs	r3, #12
 8001592:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001594:	2302      	movs	r3, #2
 8001596:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001598:	2300      	movs	r3, #0
 800159a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800159c:	2300      	movs	r3, #0
 800159e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015a0:	2307      	movs	r3, #7
 80015a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80015a8:	4619      	mov	r1, r3
 80015aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015ae:	f002 f82b 	bl	8003608 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80015b2:	2200      	movs	r2, #0
 80015b4:	2100      	movs	r1, #0
 80015b6:	2026      	movs	r0, #38	@ 0x26
 80015b8:	f001 ff3e 	bl	8003438 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80015bc:	2026      	movs	r0, #38	@ 0x26
 80015be:	f001 ff55 	bl	800346c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80015c2:	e03b      	b.n	800163c <HAL_UART_MspInit+0x128>
  else if(uartHandle->Instance==USART3)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a20      	ldr	r2, [pc, #128]	@ (800164c <HAL_UART_MspInit+0x138>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d136      	bne.n	800163c <HAL_UART_MspInit+0x128>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80015ce:	2304      	movs	r3, #4
 80015d0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80015d2:	2300      	movs	r3, #0
 80015d4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015d6:	f107 0318 	add.w	r3, r7, #24
 80015da:	4618      	mov	r0, r3
 80015dc:	f003 f800 	bl	80045e0 <HAL_RCCEx_PeriphCLKConfig>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <HAL_UART_MspInit+0xd6>
      Error_Handler();
 80015e6:	f7ff fb83 	bl	8000cf0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80015ea:	4b17      	ldr	r3, [pc, #92]	@ (8001648 <HAL_UART_MspInit+0x134>)
 80015ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ee:	4a16      	ldr	r2, [pc, #88]	@ (8001648 <HAL_UART_MspInit+0x134>)
 80015f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80015f6:	4b14      	ldr	r3, [pc, #80]	@ (8001648 <HAL_UART_MspInit+0x134>)
 80015f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80015fe:	60fb      	str	r3, [r7, #12]
 8001600:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001602:	4b11      	ldr	r3, [pc, #68]	@ (8001648 <HAL_UART_MspInit+0x134>)
 8001604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001606:	4a10      	ldr	r2, [pc, #64]	@ (8001648 <HAL_UART_MspInit+0x134>)
 8001608:	f043 0304 	orr.w	r3, r3, #4
 800160c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800160e:	4b0e      	ldr	r3, [pc, #56]	@ (8001648 <HAL_UART_MspInit+0x134>)
 8001610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001612:	f003 0304 	and.w	r3, r3, #4
 8001616:	60bb      	str	r3, [r7, #8]
 8001618:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800161a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800161e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001620:	2302      	movs	r3, #2
 8001622:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001624:	2300      	movs	r3, #0
 8001626:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001628:	2300      	movs	r3, #0
 800162a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800162c:	2307      	movs	r3, #7
 800162e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001630:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001634:	4619      	mov	r1, r3
 8001636:	4806      	ldr	r0, [pc, #24]	@ (8001650 <HAL_UART_MspInit+0x13c>)
 8001638:	f001 ffe6 	bl	8003608 <HAL_GPIO_Init>
}
 800163c:	bf00      	nop
 800163e:	3780      	adds	r7, #128	@ 0x80
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	40004400 	.word	0x40004400
 8001648:	40021000 	.word	0x40021000
 800164c:	40004800 	.word	0x40004800
 8001650:	48000800 	.word	0x48000800

08001654 <motor_init>:
 *         - Rapport cyclique initial : 60%
 *         - Signaux complmentaires avec temps mort
 * @retval None
 */
void motor_init(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
    // Dmarrage des PWM complmentaires pour ponts U et V
    // Les signaux sont automatiquement complmentaires avec temps mort

    // Pont U : CH1 (PA8) et CH1N (PB13) - Complmentaires
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);      // U_PWM_H (PA8)
 800165a:	2100      	movs	r1, #0
 800165c:	4812      	ldr	r0, [pc, #72]	@ (80016a8 <motor_init+0x54>)
 800165e:	f003 fb3f 	bl	8004ce0 <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);   // U_PWM_L (PB13) - Complmentaire de PA8
 8001662:	2100      	movs	r1, #0
 8001664:	4810      	ldr	r0, [pc, #64]	@ (80016a8 <motor_init+0x54>)
 8001666:	f004 fc9b 	bl	8005fa0 <HAL_TIMEx_PWMN_Start>

    // Pont V : CH2 (PA9) et CH2N (PB14) - Complmentaires
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);      // V_PWM_H (PA9)
 800166a:	2104      	movs	r1, #4
 800166c:	480e      	ldr	r0, [pc, #56]	@ (80016a8 <motor_init+0x54>)
 800166e:	f003 fb37 	bl	8004ce0 <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);   // V_PWM_L (PB14) - Complmentaire de PA9
 8001672:	2104      	movs	r1, #4
 8001674:	480c      	ldr	r0, [pc, #48]	@ (80016a8 <motor_init+0x54>)
 8001676:	f004 fc93 	bl	8005fa0 <HAL_TIMEx_PWMN_Start>

    // Configuration du temps mort : 147 ns (DeadTime = 25)
    uint32_t dead_time_real = motor_set_dead_time(147);
 800167a:	2093      	movs	r0, #147	@ 0x93
 800167c:	f000 f822 	bl	80016c4 <motor_set_dead_time>
 8001680:	6078      	str	r0, [r7, #4]

    printf("Temps mort configure: %lu ns (contrainte <= 170 ns)\r\n", dead_time_real);
 8001682:	6879      	ldr	r1, [r7, #4]
 8001684:	4809      	ldr	r0, [pc, #36]	@ (80016ac <motor_init+0x58>)
 8001686:	f007 f9d5 	bl	8008a34 <iprintf>
    printf("Signaux complementaires avec temps mort actifs\r\n");
 800168a:	4809      	ldr	r0, [pc, #36]	@ (80016b0 <motor_init+0x5c>)
 800168c:	f007 fa3a 	bl	8008b04 <puts>

    // Initialisation du rapport cyclique  60% pour les tests
    motor_set_duty_cycle(PWM_DUTY_CYCLE_PERCENT);
 8001690:	203c      	movs	r0, #60	@ 0x3c
 8001692:	f000 f863 	bl	800175c <motor_set_duty_cycle>


    return shell_add(&hshell1, "speed", motor_control, "Set motor speed : speed XXXX");
 8001696:	4b07      	ldr	r3, [pc, #28]	@ (80016b4 <motor_init+0x60>)
 8001698:	4a07      	ldr	r2, [pc, #28]	@ (80016b8 <motor_init+0x64>)
 800169a:	4908      	ldr	r1, [pc, #32]	@ (80016bc <motor_init+0x68>)
 800169c:	4808      	ldr	r0, [pc, #32]	@ (80016c0 <motor_init+0x6c>)
 800169e:	f000 fb81 	bl	8001da4 <shell_add>

}
 80016a2:	3708      	adds	r7, #8
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	200001b4 	.word	0x200001b4
 80016ac:	08009c24 	.word	0x08009c24
 80016b0:	08009c5c 	.word	0x08009c5c
 80016b4:	08009c8c 	.word	0x08009c8c
 80016b8:	080018e5 	.word	0x080018e5
 80016bc:	08009cac 	.word	0x08009cac
 80016c0:	20000374 	.word	0x20000374

080016c4 <motor_set_dead_time>:
 * @brief  Configure le temps mort par criture directe dans le registre
 * @param  dead_time_ns : Temps mort souhait en nanosecondes (max 170 ns)
 * @retval Temps mort rel configur en ns
 */
uint32_t motor_set_dead_time(uint16_t dead_time_ns)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b086      	sub	sp, #24
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	4603      	mov	r3, r0
 80016cc:	80fb      	strh	r3, [r7, #6]
    // Calcul de la valeur DeadTime
    // Formule : DeadTime = dead_time_ns / t_clk
    // avec t_clk = 1/170MHz = 5.88 ns

    const float t_clk_ns = 1000.0f / 170.0f;  // = 5.88 ns
 80016ce:	4b1f      	ldr	r3, [pc, #124]	@ (800174c <motor_set_dead_time+0x88>)
 80016d0:	613b      	str	r3, [r7, #16]
    uint8_t dead_time_value = (uint8_t)((float)dead_time_ns / t_clk_ns);
 80016d2:	88fb      	ldrh	r3, [r7, #6]
 80016d4:	ee07 3a90 	vmov	s15, r3
 80016d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80016dc:	ed97 7a04 	vldr	s14, [r7, #16]
 80016e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016e8:	edc7 7a00 	vstr	s15, [r7]
 80016ec:	783b      	ldrb	r3, [r7, #0]
 80016ee:	75fb      	strb	r3, [r7, #23]

    // Vrification de la contrainte : temps mort <= 170 ns
    if (dead_time_value > 28)
 80016f0:	7dfb      	ldrb	r3, [r7, #23]
 80016f2:	2b1c      	cmp	r3, #28
 80016f4:	d904      	bls.n	8001700 <motor_set_dead_time+0x3c>
    {
        dead_time_value = 28;  // Limite  28 (164.6 ns)
 80016f6:	231c      	movs	r3, #28
 80016f8:	75fb      	strb	r3, [r7, #23]
        printf("Attention: Temps mort limite a 164.6 ns (DeadTime=28)\r\n");
 80016fa:	4815      	ldr	r0, [pc, #84]	@ (8001750 <motor_set_dead_time+0x8c>)
 80016fc:	f007 fa02 	bl	8008b04 <puts>
    }

    // criture directe dans le registre BDTR (Break and Dead-Time Register)
    // Le champ DTG (Dead-Time Generator) est sur les bits [7:0]
    uint32_t bdtr = TIM1->BDTR;
 8001700:	4b14      	ldr	r3, [pc, #80]	@ (8001754 <motor_set_dead_time+0x90>)
 8001702:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001704:	60fb      	str	r3, [r7, #12]
    bdtr &= ~(0xFF);  // Efface les bits [7:0]
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800170c:	60fb      	str	r3, [r7, #12]
    bdtr |= dead_time_value;  // crit la nouvelle valeur
 800170e:	7dfb      	ldrb	r3, [r7, #23]
 8001710:	68fa      	ldr	r2, [r7, #12]
 8001712:	4313      	orrs	r3, r2
 8001714:	60fb      	str	r3, [r7, #12]
    TIM1->BDTR = bdtr;
 8001716:	4a0f      	ldr	r2, [pc, #60]	@ (8001754 <motor_set_dead_time+0x90>)
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	6453      	str	r3, [r2, #68]	@ 0x44

    // Calcul du temps mort rel
    uint32_t real_dead_time_ns = (uint32_t)(dead_time_value * t_clk_ns);
 800171c:	7dfb      	ldrb	r3, [r7, #23]
 800171e:	ee07 3a90 	vmov	s15, r3
 8001722:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001726:	edd7 7a04 	vldr	s15, [r7, #16]
 800172a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800172e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001732:	ee17 3a90 	vmov	r3, s15
 8001736:	60bb      	str	r3, [r7, #8]

    printf("DeadTime register = %d\r\n", dead_time_value);
 8001738:	7dfb      	ldrb	r3, [r7, #23]
 800173a:	4619      	mov	r1, r3
 800173c:	4806      	ldr	r0, [pc, #24]	@ (8001758 <motor_set_dead_time+0x94>)
 800173e:	f007 f979 	bl	8008a34 <iprintf>

    return real_dead_time_ns;
 8001742:	68bb      	ldr	r3, [r7, #8]
}
 8001744:	4618      	mov	r0, r3
 8001746:	3718      	adds	r7, #24
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	40bc3c3c 	.word	0x40bc3c3c
 8001750:	08009cb4 	.word	0x08009cb4
 8001754:	40012c00 	.word	0x40012c00
 8001758:	08009cec 	.word	0x08009cec

0800175c <motor_set_duty_cycle>:
 * @param  duty_cycle : Rapport cyclique en pourcentage (0  100%)
 * @note   Le mme rapport cyclique est appliqu aux ponts U et V
 * @retval None
 */
void motor_set_duty_cycle(uint8_t duty_cycle)
{
 800175c:	b480      	push	{r7}
 800175e:	b085      	sub	sp, #20
 8001760:	af00      	add	r7, sp, #0
 8001762:	4603      	mov	r3, r0
 8001764:	71fb      	strb	r3, [r7, #7]
    // Limitation de la valeur entre 0 et 100%
    if (duty_cycle > 100)
 8001766:	79fb      	ldrb	r3, [r7, #7]
 8001768:	2b64      	cmp	r3, #100	@ 0x64
 800176a:	d901      	bls.n	8001770 <motor_set_duty_cycle+0x14>
        duty_cycle = 100;
 800176c:	2364      	movs	r3, #100	@ 0x64
 800176e:	71fb      	strb	r3, [r7, #7]

    // Calcul de la valeur du registre CCR (Compare)
    // Formule : CCR = (duty_cycle * (Period + 1)) / 100
    // Avec Period = 8499, on a : CCR = (duty_cycle * 8500) / 100
    uint32_t ccr_value = (duty_cycle * (htim1.Init.Period + 1)) / 100;
 8001770:	79fb      	ldrb	r3, [r7, #7]
 8001772:	4a0c      	ldr	r2, [pc, #48]	@ (80017a4 <motor_set_duty_cycle+0x48>)
 8001774:	68d2      	ldr	r2, [r2, #12]
 8001776:	3201      	adds	r2, #1
 8001778:	fb02 f303 	mul.w	r3, r2, r3
 800177c:	4a0a      	ldr	r2, [pc, #40]	@ (80017a8 <motor_set_duty_cycle+0x4c>)
 800177e:	fba2 2303 	umull	r2, r3, r2, r3
 8001782:	095b      	lsrs	r3, r3, #5
 8001784:	60fb      	str	r3, [r7, #12]

    // Application du rapport cyclique sur les 2 ponts (U et V)
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, ccr_value);  // Pont U
 8001786:	4b07      	ldr	r3, [pc, #28]	@ (80017a4 <motor_set_duty_cycle+0x48>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	68fa      	ldr	r2, [r7, #12]
 800178c:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, ccr_value);  // Pont V
 800178e:	4b05      	ldr	r3, [pc, #20]	@ (80017a4 <motor_set_duty_cycle+0x48>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	68fa      	ldr	r2, [r7, #12]
 8001794:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001796:	bf00      	nop
 8001798:	3714      	adds	r7, #20
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr
 80017a2:	bf00      	nop
 80017a4:	200001b4 	.word	0x200001b4
 80017a8:	51eb851f 	.word	0x51eb851f

080017ac <motor_stop>:
 * @brief  Arrte toutes les PWM du hacheur
 * @note   Dsactive les 4 sorties PWM (U+, U-, V+, V-)
 * @retval None
 */
void motor_stop(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
    // Arrt des PWM du pont U
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80017b0:	2100      	movs	r1, #0
 80017b2:	4808      	ldr	r0, [pc, #32]	@ (80017d4 <motor_stop+0x28>)
 80017b4:	f003 fba6 	bl	8004f04 <HAL_TIM_PWM_Stop>
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 80017b8:	2100      	movs	r1, #0
 80017ba:	4806      	ldr	r0, [pc, #24]	@ (80017d4 <motor_stop+0x28>)
 80017bc:	f004 fcb2 	bl	8006124 <HAL_TIMEx_PWMN_Stop>

    // Arrt des PWM du pont V
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 80017c0:	2104      	movs	r1, #4
 80017c2:	4804      	ldr	r0, [pc, #16]	@ (80017d4 <motor_stop+0x28>)
 80017c4:	f003 fb9e 	bl	8004f04 <HAL_TIM_PWM_Stop>
    HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 80017c8:	2104      	movs	r1, #4
 80017ca:	4802      	ldr	r0, [pc, #8]	@ (80017d4 <motor_stop+0x28>)
 80017cc:	f004 fcaa 	bl	8006124 <HAL_TIMEx_PWMN_Stop>
}
 80017d0:	bf00      	nop
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	200001b4 	.word	0x200001b4

080017d8 <motor_cmd_start>:

/**
 * @brief  Commande shell : Dmarre les PWM du moteur  60%
 */
int motor_cmd_start(h_shell_t *h_shell, int argc, char **argv)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b084      	sub	sp, #16
 80017dc:	af00      	add	r7, sp, #0
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	60b9      	str	r1, [r7, #8]
 80017e2:	607a      	str	r2, [r7, #4]
    (void)h_shell;  // Paramtre non utilis
    (void)argc;
    (void)argv;

    motor_init();
 80017e4:	f7ff ff36 	bl	8001654 <motor_init>
    printf("PWM demarrees : U et V a 60%%\r\n");
 80017e8:	4803      	ldr	r0, [pc, #12]	@ (80017f8 <motor_cmd_start+0x20>)
 80017ea:	f007 f923 	bl	8008a34 <iprintf>

    return 0;
 80017ee:	2300      	movs	r3, #0
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	3710      	adds	r7, #16
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	08009d08 	.word	0x08009d08

080017fc <motor_cmd_set_duty>:

/**
 * @brief  Commande shell : Change le rapport cyclique des PWM
 */
int motor_cmd_set_duty(h_shell_t *h_shell, int argc, char **argv)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b086      	sub	sp, #24
 8001800:	af00      	add	r7, sp, #0
 8001802:	60f8      	str	r0, [r7, #12]
 8001804:	60b9      	str	r1, [r7, #8]
 8001806:	607a      	str	r2, [r7, #4]
    (void)h_shell;  // Paramtre non utilis

    if (argc < 2)
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	2b01      	cmp	r3, #1
 800180c:	dc08      	bgt.n	8001820 <motor_cmd_set_duty+0x24>
    {
        printf("Usage: pwm_set <duty_cycle>\r\n");
 800180e:	4815      	ldr	r0, [pc, #84]	@ (8001864 <motor_cmd_set_duty+0x68>)
 8001810:	f007 f978 	bl	8008b04 <puts>
        printf("Exemple: pwm_set 75\r\n");
 8001814:	4814      	ldr	r0, [pc, #80]	@ (8001868 <motor_cmd_set_duty+0x6c>)
 8001816:	f007 f975 	bl	8008b04 <puts>
        return -1;
 800181a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800181e:	e01c      	b.n	800185a <motor_cmd_set_duty+0x5e>
    }

    // Conversion de l'argument en nombre
    int duty_cycle = atoi(argv[1]);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	3304      	adds	r3, #4
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4618      	mov	r0, r3
 8001828:	f006 ffba 	bl	80087a0 <atoi>
 800182c:	6178      	str	r0, [r7, #20]

    if (duty_cycle < 0 || duty_cycle > 100)
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	2b00      	cmp	r3, #0
 8001832:	db02      	blt.n	800183a <motor_cmd_set_duty+0x3e>
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	2b64      	cmp	r3, #100	@ 0x64
 8001838:	dd05      	ble.n	8001846 <motor_cmd_set_duty+0x4a>
    {
        printf("Erreur: duty_cycle doit etre entre 0 et 100\r\n");
 800183a:	480c      	ldr	r0, [pc, #48]	@ (800186c <motor_cmd_set_duty+0x70>)
 800183c:	f007 f962 	bl	8008b04 <puts>
        return -1;
 8001840:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001844:	e009      	b.n	800185a <motor_cmd_set_duty+0x5e>
    }

    motor_set_duty_cycle((uint8_t)duty_cycle);
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	b2db      	uxtb	r3, r3
 800184a:	4618      	mov	r0, r3
 800184c:	f7ff ff86 	bl	800175c <motor_set_duty_cycle>
    printf("Rapport cyclique change a %d%%\r\n", duty_cycle);
 8001850:	6979      	ldr	r1, [r7, #20]
 8001852:	4807      	ldr	r0, [pc, #28]	@ (8001870 <motor_cmd_set_duty+0x74>)
 8001854:	f007 f8ee 	bl	8008a34 <iprintf>

    return 0;
 8001858:	2300      	movs	r3, #0
}
 800185a:	4618      	mov	r0, r3
 800185c:	3718      	adds	r7, #24
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	08009d28 	.word	0x08009d28
 8001868:	08009d48 	.word	0x08009d48
 800186c:	08009d60 	.word	0x08009d60
 8001870:	08009d90 	.word	0x08009d90

08001874 <motor_cmd_stop>:

/**
 * @brief  Commande shell : Arrte les PWM du moteur
 */
int motor_cmd_stop(h_shell_t *h_shell, int argc, char **argv)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b084      	sub	sp, #16
 8001878:	af00      	add	r7, sp, #0
 800187a:	60f8      	str	r0, [r7, #12]
 800187c:	60b9      	str	r1, [r7, #8]
 800187e:	607a      	str	r2, [r7, #4]
    (void)h_shell;  // Paramtre non utilis
    (void)argc;
    (void)argv;

    motor_stop();
 8001880:	f7ff ff94 	bl	80017ac <motor_stop>
    printf("PWM arretees\r\n");
 8001884:	4803      	ldr	r0, [pc, #12]	@ (8001894 <motor_cmd_stop+0x20>)
 8001886:	f007 f93d 	bl	8008b04 <puts>

    return 0;
 800188a:	2300      	movs	r3, #0
}
 800188c:	4618      	mov	r0, r3
 800188e:	3710      	adds	r7, #16
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	08009db4 	.word	0x08009db4

08001898 <is_numeric>:



static int is_numeric(const char* str)
{
 8001898:	b480      	push	{r7}
 800189a:	b085      	sub	sp, #20
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
    for(int i = 0; str[i] != '\0'; i++)
 80018a0:	2300      	movs	r3, #0
 80018a2:	60fb      	str	r3, [r7, #12]
 80018a4:	e010      	b.n	80018c8 <is_numeric+0x30>
        if(str[i] < '0' || str[i] > '9')
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	4413      	add	r3, r2
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	2b2f      	cmp	r3, #47	@ 0x2f
 80018b0:	d905      	bls.n	80018be <is_numeric+0x26>
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	4413      	add	r3, r2
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	2b39      	cmp	r3, #57	@ 0x39
 80018bc:	d901      	bls.n	80018c2 <is_numeric+0x2a>
            return 0;
 80018be:	2300      	movs	r3, #0
 80018c0:	e009      	b.n	80018d6 <is_numeric+0x3e>
    for(int i = 0; str[i] != '\0'; i++)
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	3301      	adds	r3, #1
 80018c6:	60fb      	str	r3, [r7, #12]
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	687a      	ldr	r2, [r7, #4]
 80018cc:	4413      	add	r3, r2
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d1e8      	bne.n	80018a6 <is_numeric+0xe>
    return 1;
 80018d4:	2301      	movs	r3, #1
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3714      	adds	r7, #20
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr
	...

080018e4 <motor_control>:




int motor_control(h_shell_t* h_shell, int argc, char** argv)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b086      	sub	sp, #24
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	60f8      	str	r0, [r7, #12]
 80018ec:	60b9      	str	r1, [r7, #8]
 80018ee:	607a      	str	r2, [r7, #4]
    int size;

    // ----- Vrification du nombre d'arguments -----
    if(argc != 2)
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d014      	beq.n	8001920 <motor_control+0x3c>
    {
        size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE,
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80018fc:	4a2c      	ldr	r2, [pc, #176]	@ (80019b0 <motor_control+0xcc>)
 80018fe:	2140      	movs	r1, #64	@ 0x40
 8001900:	4618      	mov	r0, r3
 8001902:	f007 f907 	bl	8008b14 <sniprintf>
 8001906:	6138      	str	r0, [r7, #16]
                        "Usage : speed XXXX\r\n");
        h_shell->drv.transmit(h_shell->print_buffer, size);
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800190e:	68fa      	ldr	r2, [r7, #12]
 8001910:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001914:	6939      	ldr	r1, [r7, #16]
 8001916:	b289      	uxth	r1, r1
 8001918:	4610      	mov	r0, r2
 800191a:	4798      	blx	r3
        return HAL_ERROR;
 800191c:	2301      	movs	r3, #1
 800191e:	e043      	b.n	80019a8 <motor_control+0xc4>
    }

    // ----- Vrifier que les digits sont valides -----
    if(!is_numeric(argv[1]))
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	3304      	adds	r3, #4
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4618      	mov	r0, r3
 8001928:	f7ff ffb6 	bl	8001898 <is_numeric>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d114      	bne.n	800195c <motor_control+0x78>
    {
        size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE,
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001938:	4a1e      	ldr	r2, [pc, #120]	@ (80019b4 <motor_control+0xd0>)
 800193a:	2140      	movs	r1, #64	@ 0x40
 800193c:	4618      	mov	r0, r3
 800193e:	f007 f8e9 	bl	8008b14 <sniprintf>
 8001942:	6138      	str	r0, [r7, #16]
                        "Error : XXXX must be numeric\r\n");
        h_shell->drv.transmit(h_shell->print_buffer, size);
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800194a:	68fa      	ldr	r2, [r7, #12]
 800194c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001950:	6939      	ldr	r1, [r7, #16]
 8001952:	b289      	uxth	r1, r1
 8001954:	4610      	mov	r0, r2
 8001956:	4798      	blx	r3
        return HAL_ERROR;
 8001958:	2301      	movs	r3, #1
 800195a:	e025      	b.n	80019a8 <motor_control+0xc4>
    }

    // ----- Conversion -----
    int value = atoi(argv[1]);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	3304      	adds	r3, #4
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4618      	mov	r0, r3
 8001964:	f006 ff1c 	bl	80087a0 <atoi>
 8001968:	6178      	str	r0, [r7, #20]

    // ----- Limitation -----
    if(value > MOTOR_SPEED_MAX)
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001970:	dd02      	ble.n	8001978 <motor_control+0x94>
        value = MOTOR_SPEED_MAX;
 8001972:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001976:	617b      	str	r3, [r7, #20]

    // ----- Application PWM -----
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, value);
 8001978:	4b0f      	ldr	r3, [pc, #60]	@ (80019b8 <motor_control+0xd4>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	697a      	ldr	r2, [r7, #20]
 800197e:	635a      	str	r2, [r3, #52]	@ 0x34

    // ----- Feedback utilisateur -----
    size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE,
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	4a0c      	ldr	r2, [pc, #48]	@ (80019bc <motor_control+0xd8>)
 800198a:	2140      	movs	r1, #64	@ 0x40
 800198c:	f007 f8c2 	bl	8008b14 <sniprintf>
 8001990:	6138      	str	r0, [r7, #16]
                    "Motor speed set to %d\r\n", value);
    h_shell->drv.transmit(h_shell->print_buffer, size);
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001998:	68fa      	ldr	r2, [r7, #12]
 800199a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800199e:	6939      	ldr	r1, [r7, #16]
 80019a0:	b289      	uxth	r1, r1
 80019a2:	4610      	mov	r0, r2
 80019a4:	4798      	blx	r3

    return HAL_OK;
 80019a6:	2300      	movs	r3, #0
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	3718      	adds	r7, #24
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	08009dc4 	.word	0x08009dc4
 80019b4:	08009ddc 	.word	0x08009ddc
 80019b8:	20000200 	.word	0x20000200
 80019bc:	08009dfc 	.word	0x08009dfc

080019c0 <led_init>:
 *      Author: nicolas
 */

#include "user_interface/led.h"

int led_init(){
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
	return shell_add(&hshell1, "led", led_control, "Control LED");
 80019c4:	4b04      	ldr	r3, [pc, #16]	@ (80019d8 <led_init+0x18>)
 80019c6:	4a05      	ldr	r2, [pc, #20]	@ (80019dc <led_init+0x1c>)
 80019c8:	4905      	ldr	r1, [pc, #20]	@ (80019e0 <led_init+0x20>)
 80019ca:	4806      	ldr	r0, [pc, #24]	@ (80019e4 <led_init+0x24>)
 80019cc:	f000 f9ea 	bl	8001da4 <shell_add>
 80019d0:	4603      	mov	r3, r0
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	08009e14 	.word	0x08009e14
 80019dc:	080019e9 	.word	0x080019e9
 80019e0:	08009e20 	.word	0x08009e20
 80019e4:	20000374 	.word	0x20000374

080019e8 <led_control>:

int led_control(h_shell_t* h_shell, int argc, char** argv)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b086      	sub	sp, #24
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	60b9      	str	r1, [r7, #8]
 80019f2:	607a      	str	r2, [r7, #4]
	int size;

	if(argc!=2){
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	2b02      	cmp	r3, #2
 80019f8:	d014      	beq.n	8001a24 <led_control+0x3c>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001a00:	4a4b      	ldr	r2, [pc, #300]	@ (8001b30 <led_control+0x148>)
 8001a02:	2140      	movs	r1, #64	@ 0x40
 8001a04:	4618      	mov	r0, r3
 8001a06:	f007 f885 	bl	8008b14 <sniprintf>
 8001a0a:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001a12:	68fa      	ldr	r2, [r7, #12]
 8001a14:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001a18:	6979      	ldr	r1, [r7, #20]
 8001a1a:	b289      	uxth	r1, r1
 8001a1c:	4610      	mov	r0, r2
 8001a1e:	4798      	blx	r3
		return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e081      	b.n	8001b28 <led_control+0x140>
	}
	if(strcmp(argv[1],"on")==0){
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	3304      	adds	r3, #4
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4942      	ldr	r1, [pc, #264]	@ (8001b34 <led_control+0x14c>)
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f7fe fbf7 	bl	8000220 <strcmp>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d11a      	bne.n	8001a6e <led_control+0x86>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, SET);
 8001a38:	2201      	movs	r2, #1
 8001a3a:	2120      	movs	r1, #32
 8001a3c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a40:	f001 ff64 	bl	800390c <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED ON\r\n");
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001a4a:	4a3b      	ldr	r2, [pc, #236]	@ (8001b38 <led_control+0x150>)
 8001a4c:	2140      	movs	r1, #64	@ 0x40
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f007 f860 	bl	8008b14 <sniprintf>
 8001a54:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001a5c:	68fa      	ldr	r2, [r7, #12]
 8001a5e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001a62:	6979      	ldr	r1, [r7, #20]
 8001a64:	b289      	uxth	r1, r1
 8001a66:	4610      	mov	r0, r2
 8001a68:	4798      	blx	r3
		return HAL_OK;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	e05c      	b.n	8001b28 <led_control+0x140>
	}
	else if(strcmp(argv[1],"off")==0){
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	3304      	adds	r3, #4
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4931      	ldr	r1, [pc, #196]	@ (8001b3c <led_control+0x154>)
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7fe fbd2 	bl	8000220 <strcmp>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d11a      	bne.n	8001ab8 <led_control+0xd0>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, RESET);
 8001a82:	2200      	movs	r2, #0
 8001a84:	2120      	movs	r1, #32
 8001a86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a8a:	f001 ff3f 	bl	800390c <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED OFF\r\n");
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001a94:	4a2a      	ldr	r2, [pc, #168]	@ (8001b40 <led_control+0x158>)
 8001a96:	2140      	movs	r1, #64	@ 0x40
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f007 f83b 	bl	8008b14 <sniprintf>
 8001a9e:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001aa6:	68fa      	ldr	r2, [r7, #12]
 8001aa8:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001aac:	6979      	ldr	r1, [r7, #20]
 8001aae:	b289      	uxth	r1, r1
 8001ab0:	4610      	mov	r0, r2
 8001ab2:	4798      	blx	r3
		return HAL_OK;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	e037      	b.n	8001b28 <led_control+0x140>
	}
	else if(strcmp(argv[1],"toggle")==0){
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	3304      	adds	r3, #4
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4921      	ldr	r1, [pc, #132]	@ (8001b44 <led_control+0x15c>)
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7fe fbad 	bl	8000220 <strcmp>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d119      	bne.n	8001b00 <led_control+0x118>
		HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);
 8001acc:	2120      	movs	r1, #32
 8001ace:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ad2:	f001 ff33 	bl	800393c <HAL_GPIO_TogglePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED TOGGLE\r\n");
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001adc:	4a1a      	ldr	r2, [pc, #104]	@ (8001b48 <led_control+0x160>)
 8001ade:	2140      	movs	r1, #64	@ 0x40
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f007 f817 	bl	8008b14 <sniprintf>
 8001ae6:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001aee:	68fa      	ldr	r2, [r7, #12]
 8001af0:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001af4:	6979      	ldr	r1, [r7, #20]
 8001af6:	b289      	uxth	r1, r1
 8001af8:	4610      	mov	r0, r2
 8001afa:	4798      	blx	r3
		return HAL_OK;
 8001afc:	2300      	movs	r3, #0
 8001afe:	e013      	b.n	8001b28 <led_control+0x140>
	}

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001b06:	4a0a      	ldr	r2, [pc, #40]	@ (8001b30 <led_control+0x148>)
 8001b08:	2140      	movs	r1, #64	@ 0x40
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f007 f802 	bl	8008b14 <sniprintf>
 8001b10:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001b18:	68fa      	ldr	r2, [r7, #12]
 8001b1a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001b1e:	6979      	ldr	r1, [r7, #20]
 8001b20:	b289      	uxth	r1, r1
 8001b22:	4610      	mov	r0, r2
 8001b24:	4798      	blx	r3
	return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	3718      	adds	r7, #24
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	08009e24 	.word	0x08009e24
 8001b34:	08009e4c 	.word	0x08009e4c
 8001b38:	08009e50 	.word	0x08009e50
 8001b3c:	08009e5c 	.word	0x08009e5c
 8001b40:	08009e60 	.word	0x08009e60
 8001b44:	08009e6c 	.word	0x08009e6c
 8001b48:	08009e74 	.word	0x08009e74

08001b4c <is_character_valid>:
 *
 * @param c The character to check.
 * @return 1 if the character is valid, 0 otherwise.
 */
static int is_character_valid(char c)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	4603      	mov	r3, r0
 8001b54:	71fb      	strb	r3, [r7, #7]
	return (c >= 'a' && c <= 'z') || (c >= 'A' && c <= 'Z') || (c >= '0' && c <= '9') || (c == ' ') || (c == '=');
 8001b56:	79fb      	ldrb	r3, [r7, #7]
 8001b58:	2b60      	cmp	r3, #96	@ 0x60
 8001b5a:	d902      	bls.n	8001b62 <is_character_valid+0x16>
 8001b5c:	79fb      	ldrb	r3, [r7, #7]
 8001b5e:	2b7a      	cmp	r3, #122	@ 0x7a
 8001b60:	d911      	bls.n	8001b86 <is_character_valid+0x3a>
 8001b62:	79fb      	ldrb	r3, [r7, #7]
 8001b64:	2b40      	cmp	r3, #64	@ 0x40
 8001b66:	d902      	bls.n	8001b6e <is_character_valid+0x22>
 8001b68:	79fb      	ldrb	r3, [r7, #7]
 8001b6a:	2b5a      	cmp	r3, #90	@ 0x5a
 8001b6c:	d90b      	bls.n	8001b86 <is_character_valid+0x3a>
 8001b6e:	79fb      	ldrb	r3, [r7, #7]
 8001b70:	2b2f      	cmp	r3, #47	@ 0x2f
 8001b72:	d902      	bls.n	8001b7a <is_character_valid+0x2e>
 8001b74:	79fb      	ldrb	r3, [r7, #7]
 8001b76:	2b39      	cmp	r3, #57	@ 0x39
 8001b78:	d905      	bls.n	8001b86 <is_character_valid+0x3a>
 8001b7a:	79fb      	ldrb	r3, [r7, #7]
 8001b7c:	2b20      	cmp	r3, #32
 8001b7e:	d002      	beq.n	8001b86 <is_character_valid+0x3a>
 8001b80:	79fb      	ldrb	r3, [r7, #7]
 8001b82:	2b3d      	cmp	r3, #61	@ 0x3d
 8001b84:	d101      	bne.n	8001b8a <is_character_valid+0x3e>
 8001b86:	2301      	movs	r3, #1
 8001b88:	e000      	b.n	8001b8c <is_character_valid+0x40>
 8001b8a:	2300      	movs	r3, #0
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	370c      	adds	r7, #12
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr

08001b98 <is_string_valid>:

static int is_string_valid(char* str)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b084      	sub	sp, #16
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
	int reading_head = 0;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 8001ba4:	e018      	b.n	8001bd8 <is_string_valid+0x40>
		//		char c = str[reading_head];
		if(!is_character_valid(str[reading_head])){
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	687a      	ldr	r2, [r7, #4]
 8001baa:	4413      	add	r3, r2
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7ff ffcc 	bl	8001b4c <is_character_valid>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d10b      	bne.n	8001bd2 <is_string_valid+0x3a>
			if(reading_head == 0){
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d101      	bne.n	8001bc4 <is_string_valid+0x2c>
				return 0;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	e010      	b.n	8001be6 <is_string_valid+0x4e>
			}
			else{
				str[reading_head] = '\0';
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	4413      	add	r3, r2
 8001bca:	2200      	movs	r2, #0
 8001bcc:	701a      	strb	r2, [r3, #0]
				return 1;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e009      	b.n	8001be6 <is_string_valid+0x4e>
			}
		}
		reading_head++;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	3301      	adds	r3, #1
 8001bd6:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	4413      	add	r3, r2
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d1e0      	bne.n	8001ba6 <is_string_valid+0xe>
	}
	return 1;
 8001be4:	2301      	movs	r3, #1
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	3710      	adds	r7, #16
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
	...

08001bf0 <sh_help>:
 * @param argc The number of command arguments.
 * @param argv The array of command arguments.
 * @return 0 on success.
 */
static int sh_help(h_shell_t* h_shell, int argc, char** argv)
{
 8001bf0:	b590      	push	{r4, r7, lr}
 8001bf2:	b089      	sub	sp, #36	@ 0x24
 8001bf4:	af02      	add	r7, sp, #8
 8001bf6:	60f8      	str	r0, [r7, #12]
 8001bf8:	60b9      	str	r1, [r7, #8]
 8001bfa:	607a      	str	r2, [r7, #4]
	int i, size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Code \t | Description \r\n");
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001c02:	4a2c      	ldr	r2, [pc, #176]	@ (8001cb4 <sh_help+0xc4>)
 8001c04:	2140      	movs	r1, #64	@ 0x40
 8001c06:	4618      	mov	r0, r3
 8001c08:	f006 ff84 	bl	8008b14 <sniprintf>
 8001c0c:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001c14:	68fa      	ldr	r2, [r7, #12]
 8001c16:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001c1a:	6939      	ldr	r1, [r7, #16]
 8001c1c:	b289      	uxth	r1, r1
 8001c1e:	4610      	mov	r0, r2
 8001c20:	4798      	blx	r3
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "----------------------\r\n");
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001c28:	4a23      	ldr	r2, [pc, #140]	@ (8001cb8 <sh_help+0xc8>)
 8001c2a:	2140      	movs	r1, #64	@ 0x40
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f006 ff71 	bl	8008b14 <sniprintf>
 8001c32:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001c3a:	68fa      	ldr	r2, [r7, #12]
 8001c3c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001c40:	6939      	ldr	r1, [r7, #16]
 8001c42:	b289      	uxth	r1, r1
 8001c44:	4610      	mov	r0, r2
 8001c46:	4798      	blx	r3

	for (i = 0; i < h_shell->func_list_size; i++){
 8001c48:	2300      	movs	r3, #0
 8001c4a:	617b      	str	r3, [r7, #20]
 8001c4c:	e028      	b.n	8001ca0 <sh_help+0xb0>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s \t | %s\r\n", h_shell->func_list[i].string_func_code, h_shell->func_list[i].description);
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001c54:	68f9      	ldr	r1, [r7, #12]
 8001c56:	697a      	ldr	r2, [r7, #20]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	005b      	lsls	r3, r3, #1
 8001c5c:	4413      	add	r3, r2
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	440b      	add	r3, r1
 8001c62:	3304      	adds	r3, #4
 8001c64:	681c      	ldr	r4, [r3, #0]
 8001c66:	68f9      	ldr	r1, [r7, #12]
 8001c68:	697a      	ldr	r2, [r7, #20]
 8001c6a:	4613      	mov	r3, r2
 8001c6c:	005b      	lsls	r3, r3, #1
 8001c6e:	4413      	add	r3, r2
 8001c70:	009b      	lsls	r3, r3, #2
 8001c72:	440b      	add	r3, r1
 8001c74:	330c      	adds	r3, #12
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	9300      	str	r3, [sp, #0]
 8001c7a:	4623      	mov	r3, r4
 8001c7c:	4a0f      	ldr	r2, [pc, #60]	@ (8001cbc <sh_help+0xcc>)
 8001c7e:	2140      	movs	r1, #64	@ 0x40
 8001c80:	f006 ff48 	bl	8008b14 <sniprintf>
 8001c84:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001c8c:	68fa      	ldr	r2, [r7, #12]
 8001c8e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001c92:	6939      	ldr	r1, [r7, #16]
 8001c94:	b289      	uxth	r1, r1
 8001c96:	4610      	mov	r0, r2
 8001c98:	4798      	blx	r3
	for (i = 0; i < h_shell->func_list_size; i++){
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	617b      	str	r3, [r7, #20]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	697a      	ldr	r2, [r7, #20]
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	dbd1      	blt.n	8001c4e <sh_help+0x5e>
	}
	return 0;
 8001caa:	2300      	movs	r3, #0
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	371c      	adds	r7, #28
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd90      	pop	{r4, r7, pc}
 8001cb4:	08009e84 	.word	0x08009e84
 8001cb8:	08009e9c 	.word	0x08009e9c
 8001cbc:	08009eb8 	.word	0x08009eb8

08001cc0 <sh_test_list>:

static int sh_test_list(h_shell_t* h_shell, int argc, char** argv)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b088      	sub	sp, #32
 8001cc4:	af02      	add	r7, sp, #8
 8001cc6:	60f8      	str	r0, [r7, #12]
 8001cc8:	60b9      	str	r1, [r7, #8]
 8001cca:	607a      	str	r2, [r7, #4]
	int size;
	for(int arg=0; arg<argc; arg++){
 8001ccc:	2300      	movs	r3, #0
 8001cce:	617b      	str	r3, [r7, #20]
 8001cd0:	e01b      	b.n	8001d0a <sh_test_list+0x4a>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Arg %d \t %s\r\n", arg, argv[arg]);
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	687a      	ldr	r2, [r7, #4]
 8001cde:	4413      	add	r3, r2
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	9300      	str	r3, [sp, #0]
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	4a0d      	ldr	r2, [pc, #52]	@ (8001d1c <sh_test_list+0x5c>)
 8001ce8:	2140      	movs	r1, #64	@ 0x40
 8001cea:	f006 ff13 	bl	8008b14 <sniprintf>
 8001cee:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001cf6:	68fa      	ldr	r2, [r7, #12]
 8001cf8:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001cfc:	6939      	ldr	r1, [r7, #16]
 8001cfe:	b289      	uxth	r1, r1
 8001d00:	4610      	mov	r0, r2
 8001d02:	4798      	blx	r3
	for(int arg=0; arg<argc; arg++){
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	3301      	adds	r3, #1
 8001d08:	617b      	str	r3, [r7, #20]
 8001d0a:	697a      	ldr	r2, [r7, #20]
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	dbdf      	blt.n	8001cd2 <sh_test_list+0x12>
	}
	return 0;
 8001d12:	2300      	movs	r3, #0
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	3718      	adds	r7, #24
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	08009ec4 	.word	0x08009ec4

08001d20 <shell_init>:
 * This function initializes the shell instance by setting up the internal data structures and registering the help command.
 *
 * @param h_shell The pointer to the shell instance.
 */
void shell_init(h_shell_t* h_shell)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
	int size = 0;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n=> Monsieur Shell v0.2.2 without FreeRTOS <=\r\n");
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001d38:	4a12      	ldr	r2, [pc, #72]	@ (8001d84 <shell_init+0x64>)
 8001d3a:	2140      	movs	r1, #64	@ 0x40
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f006 fee9 	bl	8008b14 <sniprintf>
 8001d42:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001d4a:	687a      	ldr	r2, [r7, #4]
 8001d4c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001d50:	68f9      	ldr	r1, [r7, #12]
 8001d52:	b289      	uxth	r1, r1
 8001d54:	4610      	mov	r0, r2
 8001d56:	4798      	blx	r3
	h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001d5e:	210d      	movs	r1, #13
 8001d60:	4809      	ldr	r0, [pc, #36]	@ (8001d88 <shell_init+0x68>)
 8001d62:	4798      	blx	r3

	shell_add(h_shell, "help", sh_help, "Help");
 8001d64:	4b09      	ldr	r3, [pc, #36]	@ (8001d8c <shell_init+0x6c>)
 8001d66:	4a0a      	ldr	r2, [pc, #40]	@ (8001d90 <shell_init+0x70>)
 8001d68:	490a      	ldr	r1, [pc, #40]	@ (8001d94 <shell_init+0x74>)
 8001d6a:	6878      	ldr	r0, [r7, #4]
 8001d6c:	f000 f81a 	bl	8001da4 <shell_add>
	shell_add(h_shell, "test", sh_test_list, "Test list");
 8001d70:	4b09      	ldr	r3, [pc, #36]	@ (8001d98 <shell_init+0x78>)
 8001d72:	4a0a      	ldr	r2, [pc, #40]	@ (8001d9c <shell_init+0x7c>)
 8001d74:	490a      	ldr	r1, [pc, #40]	@ (8001da0 <shell_init+0x80>)
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f000 f814 	bl	8001da4 <shell_add>
}
 8001d7c:	bf00      	nop
 8001d7e:	3710      	adds	r7, #16
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	08009ed4 	.word	0x08009ed4
 8001d88:	08009f08 	.word	0x08009f08
 8001d8c:	08009f18 	.word	0x08009f18
 8001d90:	08001bf1 	.word	0x08001bf1
 8001d94:	08009f20 	.word	0x08009f20
 8001d98:	08009f28 	.word	0x08009f28
 8001d9c:	08001cc1 	.word	0x08001cc1
 8001da0:	08009f34 	.word	0x08009f34

08001da4 <shell_add>:
 * @param pfunc Pointer to the function implementing the command.
 * @param description The description of the command.
 * @return 0 on success, or a negative error code on failure.
 */
int shell_add(h_shell_t* h_shell, char* string_func_code, shell_func_pointer_t pfunc, char* description)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	60f8      	str	r0, [r7, #12]
 8001dac:	60b9      	str	r1, [r7, #8]
 8001dae:	607a      	str	r2, [r7, #4]
 8001db0:	603b      	str	r3, [r7, #0]
	if(is_string_valid(string_func_code))
 8001db2:	68b8      	ldr	r0, [r7, #8]
 8001db4:	f7ff fef0 	bl	8001b98 <is_string_valid>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d02b      	beq.n	8001e16 <shell_add+0x72>
	{
		if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE)
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	2b3f      	cmp	r3, #63	@ 0x3f
 8001dc4:	dc27      	bgt.n	8001e16 <shell_add+0x72>
		{
			h_shell->func_list[h_shell->func_list_size].string_func_code = string_func_code;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	68f9      	ldr	r1, [r7, #12]
 8001dcc:	4613      	mov	r3, r2
 8001dce:	005b      	lsls	r3, r3, #1
 8001dd0:	4413      	add	r3, r2
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	440b      	add	r3, r1
 8001dd6:	3304      	adds	r3, #4
 8001dd8:	68ba      	ldr	r2, [r7, #8]
 8001dda:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].func = pfunc;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	68f9      	ldr	r1, [r7, #12]
 8001de2:	4613      	mov	r3, r2
 8001de4:	005b      	lsls	r3, r3, #1
 8001de6:	4413      	add	r3, r2
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	440b      	add	r3, r1
 8001dec:	3308      	adds	r3, #8
 8001dee:	687a      	ldr	r2, [r7, #4]
 8001df0:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].description = description;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	68f9      	ldr	r1, [r7, #12]
 8001df8:	4613      	mov	r3, r2
 8001dfa:	005b      	lsls	r3, r3, #1
 8001dfc:	4413      	add	r3, r2
 8001dfe:	009b      	lsls	r3, r3, #2
 8001e00:	440b      	add	r3, r1
 8001e02:	330c      	adds	r3, #12
 8001e04:	683a      	ldr	r2, [r7, #0]
 8001e06:	601a      	str	r2, [r3, #0]
			h_shell->func_list_size++;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	1c5a      	adds	r2, r3, #1
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	601a      	str	r2, [r3, #0]
			return 0;
 8001e12:	2300      	movs	r3, #0
 8001e14:	e001      	b.n	8001e1a <shell_add+0x76>
		}
	}
	return -1;
 8001e16:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
	...

08001e24 <shell_exec>:
 * @param h_shell The pointer to the shell instance.
 * @param buf The input buffer containing the command.
 * @return 0 on success, or a negative error code on failure.
 */
static int shell_exec(h_shell_t* h_shell, char* buf)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b08e      	sub	sp, #56	@ 0x38
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	6039      	str	r1, [r7, #0]
	int i, argc;
	char* argv[SHELL_ARGC_MAX];
	char* p;

	// Create argc, argv**
	argc = 1;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	633b      	str	r3, [r7, #48]	@ 0x30
	argv[0] = buf;
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	60bb      	str	r3, [r7, #8]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e3a:	e013      	b.n	8001e64 <shell_exec+0x40>
	{
		if (*p == ' ')
 8001e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	2b20      	cmp	r3, #32
 8001e42:	d10c      	bne.n	8001e5e <shell_exec+0x3a>
		{
			*p = '\0';
 8001e44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e46:	2200      	movs	r2, #0
 8001e48:	701a      	strb	r2, [r3, #0]
			argv[argc++] = p + 1;
 8001e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e4c:	1c5a      	adds	r2, r3, #1
 8001e4e:	633a      	str	r2, [r7, #48]	@ 0x30
 8001e50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e52:	3201      	adds	r2, #1
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	3338      	adds	r3, #56	@ 0x38
 8001e58:	443b      	add	r3, r7
 8001e5a:	f843 2c30 	str.w	r2, [r3, #-48]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 8001e5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e60:	3301      	adds	r3, #1
 8001e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d002      	beq.n	8001e72 <shell_exec+0x4e>
 8001e6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e6e:	2b07      	cmp	r3, #7
 8001e70:	dde4      	ble.n	8001e3c <shell_exec+0x18>
		}
	}

	for (i = 0; i < h_shell->func_list_size; i++)
 8001e72:	2300      	movs	r3, #0
 8001e74:	637b      	str	r3, [r7, #52]	@ 0x34
 8001e76:	e023      	b.n	8001ec0 <shell_exec+0x9c>
	{
		if(strcmp(h_shell->func_list[i].string_func_code, argv[0])==0)
 8001e78:	6879      	ldr	r1, [r7, #4]
 8001e7a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001e7c:	4613      	mov	r3, r2
 8001e7e:	005b      	lsls	r3, r3, #1
 8001e80:	4413      	add	r3, r2
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	440b      	add	r3, r1
 8001e86:	3304      	adds	r3, #4
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	68ba      	ldr	r2, [r7, #8]
 8001e8c:	4611      	mov	r1, r2
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7fe f9c6 	bl	8000220 <strcmp>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d10f      	bne.n	8001eba <shell_exec+0x96>
		{

			return h_shell->func_list[i].func(h_shell, argc, argv);
 8001e9a:	6879      	ldr	r1, [r7, #4]
 8001e9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001e9e:	4613      	mov	r3, r2
 8001ea0:	005b      	lsls	r3, r3, #1
 8001ea2:	4413      	add	r3, r2
 8001ea4:	009b      	lsls	r3, r3, #2
 8001ea6:	440b      	add	r3, r1
 8001ea8:	3308      	adds	r3, #8
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f107 0208 	add.w	r2, r7, #8
 8001eb0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	4798      	blx	r3
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	e01c      	b.n	8001ef4 <shell_exec+0xd0>
	for (i = 0; i < h_shell->func_list_size; i++)
 8001eba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	637b      	str	r3, [r7, #52]	@ 0x34
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	dbd6      	blt.n	8001e78 <shell_exec+0x54>
		}
	}

	int size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s : no such command\r\n", argv[0]);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	4a0a      	ldr	r2, [pc, #40]	@ (8001efc <shell_exec+0xd8>)
 8001ed4:	2140      	movs	r1, #64	@ 0x40
 8001ed6:	f006 fe1d 	bl	8008b14 <sniprintf>
 8001eda:	62b8      	str	r0, [r7, #40]	@ 0x28
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001ee8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001eea:	b289      	uxth	r1, r1
 8001eec:	4610      	mov	r0, r2
 8001eee:	4798      	blx	r3
	return -1;
 8001ef0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3738      	adds	r7, #56	@ 0x38
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	08009f3c 	.word	0x08009f3c

08001f00 <shell_run>:
 *
 * @param h_shell The pointer to the shell instance.
 * @return Never returns, it's an infinite loop.
 */
int shell_run(h_shell_t* h_shell)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
	static int cmd_buffer_index;
	char c;
	int size;

	h_shell->drv.receive(&c, 1);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8001f0e:	f107 020b 	add.w	r2, r7, #11
 8001f12:	2101      	movs	r1, #1
 8001f14:	4610      	mov	r0, r2
 8001f16:	4798      	blx	r3

	switch(c)
 8001f18:	7afb      	ldrb	r3, [r7, #11]
 8001f1a:	2b08      	cmp	r3, #8
 8001f1c:	d02f      	beq.n	8001f7e <shell_run+0x7e>
 8001f1e:	2b0d      	cmp	r3, #13
 8001f20:	d144      	bne.n	8001fac <shell_run+0xac>
	{
	case '\r': // Process RETURN key
		//case '\n':
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n");
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001f28:	4a33      	ldr	r2, [pc, #204]	@ (8001ff8 <shell_run+0xf8>)
 8001f2a:	2140      	movs	r1, #64	@ 0x40
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f006 fdf1 	bl	8008b14 <sniprintf>
 8001f32:	60f8      	str	r0, [r7, #12]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001f40:	68f9      	ldr	r1, [r7, #12]
 8001f42:	b289      	uxth	r1, r1
 8001f44:	4610      	mov	r0, r2
 8001f46:	4798      	blx	r3
		h_shell->cmd_buffer[cmd_buffer_index++] = 0; // Add '\0' char at the end of the string
 8001f48:	4b2c      	ldr	r3, [pc, #176]	@ (8001ffc <shell_run+0xfc>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	1c5a      	adds	r2, r3, #1
 8001f4e:	492b      	ldr	r1, [pc, #172]	@ (8001ffc <shell_run+0xfc>)
 8001f50:	600a      	str	r2, [r1, #0]
 8001f52:	687a      	ldr	r2, [r7, #4]
 8001f54:	4413      	add	r3, r2
 8001f56:	2200      	movs	r2, #0
 8001f58:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
		//		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
		//		h_shell->drv.transmit(h_shell->print_buffer, size);
		cmd_buffer_index = 0; // Reset buffer
 8001f5c:	4b27      	ldr	r3, [pc, #156]	@ (8001ffc <shell_run+0xfc>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	601a      	str	r2, [r3, #0]
		shell_exec(h_shell, h_shell->cmd_buffer);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	f503 7351 	add.w	r3, r3, #836	@ 0x344
 8001f68:	4619      	mov	r1, r3
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f7ff ff5a 	bl	8001e24 <shell_exec>
		h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001f76:	210d      	movs	r1, #13
 8001f78:	4821      	ldr	r0, [pc, #132]	@ (8002000 <shell_run+0x100>)
 8001f7a:	4798      	blx	r3
		break;
 8001f7c:	e036      	b.n	8001fec <shell_run+0xec>

	case '\b': // Backspace
		if (cmd_buffer_index > 0) // Is there a character to delete?
 8001f7e:	4b1f      	ldr	r3, [pc, #124]	@ (8001ffc <shell_run+0xfc>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	dd31      	ble.n	8001fea <shell_run+0xea>
		{
			h_shell->cmd_buffer[cmd_buffer_index] = '\0'; // Removes character from the buffer, '\0' character is required for shell_exec to work
 8001f86:	4b1d      	ldr	r3, [pc, #116]	@ (8001ffc <shell_run+0xfc>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	687a      	ldr	r2, [r7, #4]
 8001f8c:	4413      	add	r3, r2
 8001f8e:	2200      	movs	r2, #0
 8001f90:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
			cmd_buffer_index--;
 8001f94:	4b19      	ldr	r3, [pc, #100]	@ (8001ffc <shell_run+0xfc>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	3b01      	subs	r3, #1
 8001f9a:	4a18      	ldr	r2, [pc, #96]	@ (8001ffc <shell_run+0xfc>)
 8001f9c:	6013      	str	r3, [r2, #0]
			h_shell->drv.transmit("\b \b", 3); // "Deletes" the character on the terminal
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001fa4:	2103      	movs	r1, #3
 8001fa6:	4817      	ldr	r0, [pc, #92]	@ (8002004 <shell_run+0x104>)
 8001fa8:	4798      	blx	r3
		}
		break;
 8001faa:	e01e      	b.n	8001fea <shell_run+0xea>

	default: // Other characters
		// Only store characters if the buffer has space
		if (cmd_buffer_index < SHELL_CMD_BUFFER_SIZE)
 8001fac:	4b13      	ldr	r3, [pc, #76]	@ (8001ffc <shell_run+0xfc>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001fb2:	dc1b      	bgt.n	8001fec <shell_run+0xec>
		{
			if (is_character_valid(c))
 8001fb4:	7afb      	ldrb	r3, [r7, #11]
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f7ff fdc8 	bl	8001b4c <is_character_valid>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d014      	beq.n	8001fec <shell_run+0xec>
			{
				h_shell->drv.transmit(&c, 1); // echo
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001fc8:	f107 020b 	add.w	r2, r7, #11
 8001fcc:	2101      	movs	r1, #1
 8001fce:	4610      	mov	r0, r2
 8001fd0:	4798      	blx	r3
				h_shell->cmd_buffer[cmd_buffer_index++] = c; // Store
 8001fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8001ffc <shell_run+0xfc>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	1c5a      	adds	r2, r3, #1
 8001fd8:	4908      	ldr	r1, [pc, #32]	@ (8001ffc <shell_run+0xfc>)
 8001fda:	600a      	str	r2, [r1, #0]
 8001fdc:	7af9      	ldrb	r1, [r7, #11]
 8001fde:	687a      	ldr	r2, [r7, #4]
 8001fe0:	4413      	add	r3, r2
 8001fe2:	460a      	mov	r2, r1
 8001fe4:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
 8001fe8:	e000      	b.n	8001fec <shell_run+0xec>
		break;
 8001fea:	bf00      	nop
			}
		}
	}
	return 0;
 8001fec:	2300      	movs	r3, #0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3710      	adds	r7, #16
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	08009f54 	.word	0x08009f54
 8001ffc:	20000700 	.word	0x20000700
 8002000:	08009f08 	.word	0x08009f08
 8002004:	08009f58 	.word	0x08009f58

08002008 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002008:	480d      	ldr	r0, [pc, #52]	@ (8002040 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800200a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800200c:	f7fe fff6 	bl	8000ffc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002010:	480c      	ldr	r0, [pc, #48]	@ (8002044 <LoopForever+0x6>)
  ldr r1, =_edata
 8002012:	490d      	ldr	r1, [pc, #52]	@ (8002048 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002014:	4a0d      	ldr	r2, [pc, #52]	@ (800204c <LoopForever+0xe>)
  movs r3, #0
 8002016:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002018:	e002      	b.n	8002020 <LoopCopyDataInit>

0800201a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800201a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800201c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800201e:	3304      	adds	r3, #4

08002020 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002020:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002022:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002024:	d3f9      	bcc.n	800201a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002026:	4a0a      	ldr	r2, [pc, #40]	@ (8002050 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002028:	4c0a      	ldr	r4, [pc, #40]	@ (8002054 <LoopForever+0x16>)
  movs r3, #0
 800202a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800202c:	e001      	b.n	8002032 <LoopFillZerobss>

0800202e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800202e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002030:	3204      	adds	r2, #4

08002032 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002032:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002034:	d3fb      	bcc.n	800202e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002036:	f006 fecf 	bl	8008dd8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800203a:	f7fe fde5 	bl	8000c08 <main>

0800203e <LoopForever>:

LoopForever:
    b LoopForever
 800203e:	e7fe      	b.n	800203e <LoopForever>
  ldr   r0, =_estack
 8002040:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002044:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002048:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800204c:	0800a0e0 	.word	0x0800a0e0
  ldr r2, =_sbss
 8002050:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002054:	20000854 	.word	0x20000854

08002058 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002058:	e7fe      	b.n	8002058 <ADC1_2_IRQHandler>

0800205a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800205a:	b580      	push	{r7, lr}
 800205c:	b082      	sub	sp, #8
 800205e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002060:	2300      	movs	r3, #0
 8002062:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002064:	2003      	movs	r0, #3
 8002066:	f001 f9dc 	bl	8003422 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800206a:	200f      	movs	r0, #15
 800206c:	f7fe fe6a 	bl	8000d44 <HAL_InitTick>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d002      	beq.n	800207c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	71fb      	strb	r3, [r7, #7]
 800207a:	e001      	b.n	8002080 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800207c:	f7fe fe3e 	bl	8000cfc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002080:	79fb      	ldrb	r3, [r7, #7]

}
 8002082:	4618      	mov	r0, r3
 8002084:	3708      	adds	r7, #8
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
	...

0800208c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002090:	4b05      	ldr	r3, [pc, #20]	@ (80020a8 <HAL_IncTick+0x1c>)
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	4b05      	ldr	r3, [pc, #20]	@ (80020ac <HAL_IncTick+0x20>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4413      	add	r3, r2
 800209a:	4a03      	ldr	r2, [pc, #12]	@ (80020a8 <HAL_IncTick+0x1c>)
 800209c:	6013      	str	r3, [r2, #0]
}
 800209e:	bf00      	nop
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr
 80020a8:	20000704 	.word	0x20000704
 80020ac:	20000008 	.word	0x20000008

080020b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  return uwTick;
 80020b4:	4b03      	ldr	r3, [pc, #12]	@ (80020c4 <HAL_GetTick+0x14>)
 80020b6:	681b      	ldr	r3, [r3, #0]
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	20000704 	.word	0x20000704

080020c8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
 80020d0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	431a      	orrs	r2, r3
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	609a      	str	r2, [r3, #8]
}
 80020e2:	bf00      	nop
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr

080020ee <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80020ee:	b480      	push	{r7}
 80020f0:	b083      	sub	sp, #12
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	6078      	str	r0, [r7, #4]
 80020f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	431a      	orrs	r2, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	609a      	str	r2, [r3, #8]
}
 8002108:	bf00      	nop
 800210a:	370c      	adds	r7, #12
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr

08002114 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002124:	4618      	mov	r0, r3
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002130:	b480      	push	{r7}
 8002132:	b087      	sub	sp, #28
 8002134:	af00      	add	r7, sp, #0
 8002136:	60f8      	str	r0, [r7, #12]
 8002138:	60b9      	str	r1, [r7, #8]
 800213a:	607a      	str	r2, [r7, #4]
 800213c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	3360      	adds	r3, #96	@ 0x60
 8002142:	461a      	mov	r2, r3
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	4413      	add	r3, r2
 800214a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	4b08      	ldr	r3, [pc, #32]	@ (8002174 <LL_ADC_SetOffset+0x44>)
 8002152:	4013      	ands	r3, r2
 8002154:	687a      	ldr	r2, [r7, #4]
 8002156:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800215a:	683a      	ldr	r2, [r7, #0]
 800215c:	430a      	orrs	r2, r1
 800215e:	4313      	orrs	r3, r2
 8002160:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002168:	bf00      	nop
 800216a:	371c      	adds	r7, #28
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr
 8002174:	03fff000 	.word	0x03fff000

08002178 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002178:	b480      	push	{r7}
 800217a:	b085      	sub	sp, #20
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
 8002180:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	3360      	adds	r3, #96	@ 0x60
 8002186:	461a      	mov	r2, r3
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	4413      	add	r3, r2
 800218e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002198:	4618      	mov	r0, r3
 800219a:	3714      	adds	r7, #20
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr

080021a4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b087      	sub	sp, #28
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	60f8      	str	r0, [r7, #12]
 80021ac:	60b9      	str	r1, [r7, #8]
 80021ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	3360      	adds	r3, #96	@ 0x60
 80021b4:	461a      	mov	r2, r3
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	009b      	lsls	r3, r3, #2
 80021ba:	4413      	add	r3, r2
 80021bc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	431a      	orrs	r2, r3
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80021ce:	bf00      	nop
 80021d0:	371c      	adds	r7, #28
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr

080021da <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80021da:	b480      	push	{r7}
 80021dc:	b087      	sub	sp, #28
 80021de:	af00      	add	r7, sp, #0
 80021e0:	60f8      	str	r0, [r7, #12]
 80021e2:	60b9      	str	r1, [r7, #8]
 80021e4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	3360      	adds	r3, #96	@ 0x60
 80021ea:	461a      	mov	r2, r3
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	4413      	add	r3, r2
 80021f2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	431a      	orrs	r2, r3
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002204:	bf00      	nop
 8002206:	371c      	adds	r7, #28
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002210:	b480      	push	{r7}
 8002212:	b087      	sub	sp, #28
 8002214:	af00      	add	r7, sp, #0
 8002216:	60f8      	str	r0, [r7, #12]
 8002218:	60b9      	str	r1, [r7, #8]
 800221a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	3360      	adds	r3, #96	@ 0x60
 8002220:	461a      	mov	r2, r3
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	009b      	lsls	r3, r3, #2
 8002226:	4413      	add	r3, r2
 8002228:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	431a      	orrs	r2, r3
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800223a:	bf00      	nop
 800223c:	371c      	adds	r7, #28
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr

08002246 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002246:	b480      	push	{r7}
 8002248:	b083      	sub	sp, #12
 800224a:	af00      	add	r7, sp, #0
 800224c:	6078      	str	r0, [r7, #4]
 800224e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	695b      	ldr	r3, [r3, #20]
 8002254:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	431a      	orrs	r2, r3
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	615a      	str	r2, [r3, #20]
}
 8002260:	bf00      	nop
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800226c:	b480      	push	{r7}
 800226e:	b087      	sub	sp, #28
 8002270:	af00      	add	r7, sp, #0
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	60b9      	str	r1, [r7, #8]
 8002276:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	3330      	adds	r3, #48	@ 0x30
 800227c:	461a      	mov	r2, r3
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	0a1b      	lsrs	r3, r3, #8
 8002282:	009b      	lsls	r3, r3, #2
 8002284:	f003 030c 	and.w	r3, r3, #12
 8002288:	4413      	add	r3, r2
 800228a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	f003 031f 	and.w	r3, r3, #31
 8002296:	211f      	movs	r1, #31
 8002298:	fa01 f303 	lsl.w	r3, r1, r3
 800229c:	43db      	mvns	r3, r3
 800229e:	401a      	ands	r2, r3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	0e9b      	lsrs	r3, r3, #26
 80022a4:	f003 011f 	and.w	r1, r3, #31
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	f003 031f 	and.w	r3, r3, #31
 80022ae:	fa01 f303 	lsl.w	r3, r1, r3
 80022b2:	431a      	orrs	r2, r3
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80022b8:	bf00      	nop
 80022ba:	371c      	adds	r7, #28
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr

080022c4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b087      	sub	sp, #28
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	60f8      	str	r0, [r7, #12]
 80022cc:	60b9      	str	r1, [r7, #8]
 80022ce:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	3314      	adds	r3, #20
 80022d4:	461a      	mov	r2, r3
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	0e5b      	lsrs	r3, r3, #25
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	f003 0304 	and.w	r3, r3, #4
 80022e0:	4413      	add	r3, r2
 80022e2:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	0d1b      	lsrs	r3, r3, #20
 80022ec:	f003 031f 	and.w	r3, r3, #31
 80022f0:	2107      	movs	r1, #7
 80022f2:	fa01 f303 	lsl.w	r3, r1, r3
 80022f6:	43db      	mvns	r3, r3
 80022f8:	401a      	ands	r2, r3
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	0d1b      	lsrs	r3, r3, #20
 80022fe:	f003 031f 	and.w	r3, r3, #31
 8002302:	6879      	ldr	r1, [r7, #4]
 8002304:	fa01 f303 	lsl.w	r3, r1, r3
 8002308:	431a      	orrs	r2, r3
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800230e:	bf00      	nop
 8002310:	371c      	adds	r7, #28
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
	...

0800231c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800231c:	b480      	push	{r7}
 800231e:	b085      	sub	sp, #20
 8002320:	af00      	add	r7, sp, #0
 8002322:	60f8      	str	r0, [r7, #12]
 8002324:	60b9      	str	r1, [r7, #8]
 8002326:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002334:	43db      	mvns	r3, r3
 8002336:	401a      	ands	r2, r3
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	f003 0318 	and.w	r3, r3, #24
 800233e:	4908      	ldr	r1, [pc, #32]	@ (8002360 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002340:	40d9      	lsrs	r1, r3
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	400b      	ands	r3, r1
 8002346:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800234a:	431a      	orrs	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002352:	bf00      	nop
 8002354:	3714      	adds	r7, #20
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop
 8002360:	0007ffff 	.word	0x0007ffff

08002364 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002364:	b480      	push	{r7}
 8002366:	b083      	sub	sp, #12
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002374:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002378:	687a      	ldr	r2, [r7, #4]
 800237a:	6093      	str	r3, [r2, #8]
}
 800237c:	bf00      	nop
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002398:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800239c:	d101      	bne.n	80023a2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800239e:	2301      	movs	r3, #1
 80023a0:	e000      	b.n	80023a4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80023a2:	2300      	movs	r3, #0
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	370c      	adds	r7, #12
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr

080023b0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80023c0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80023c4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80023cc:	bf00      	nop
 80023ce:	370c      	adds	r7, #12
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80023d8:	b480      	push	{r7}
 80023da:	b083      	sub	sp, #12
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80023ec:	d101      	bne.n	80023f2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80023ee:	2301      	movs	r3, #1
 80023f0:	e000      	b.n	80023f4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80023f2:	2300      	movs	r3, #0
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	370c      	adds	r7, #12
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr

08002400 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	f003 0301 	and.w	r3, r3, #1
 8002410:	2b01      	cmp	r3, #1
 8002412:	d101      	bne.n	8002418 <LL_ADC_IsEnabled+0x18>
 8002414:	2301      	movs	r3, #1
 8002416:	e000      	b.n	800241a <LL_ADC_IsEnabled+0x1a>
 8002418:	2300      	movs	r3, #0
}
 800241a:	4618      	mov	r0, r3
 800241c:	370c      	adds	r7, #12
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr

08002426 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002426:	b480      	push	{r7}
 8002428:	b083      	sub	sp, #12
 800242a:	af00      	add	r7, sp, #0
 800242c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	f003 0304 	and.w	r3, r3, #4
 8002436:	2b04      	cmp	r3, #4
 8002438:	d101      	bne.n	800243e <LL_ADC_REG_IsConversionOngoing+0x18>
 800243a:	2301      	movs	r3, #1
 800243c:	e000      	b.n	8002440 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800243e:	2300      	movs	r3, #0
}
 8002440:	4618      	mov	r0, r3
 8002442:	370c      	adds	r7, #12
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr

0800244c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	f003 0308 	and.w	r3, r3, #8
 800245c:	2b08      	cmp	r3, #8
 800245e:	d101      	bne.n	8002464 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002460:	2301      	movs	r3, #1
 8002462:	e000      	b.n	8002466 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002464:	2300      	movs	r3, #0
}
 8002466:	4618      	mov	r0, r3
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr
	...

08002474 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002474:	b590      	push	{r4, r7, lr}
 8002476:	b089      	sub	sp, #36	@ 0x24
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800247c:	2300      	movs	r3, #0
 800247e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002480:	2300      	movs	r3, #0
 8002482:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e1a9      	b.n	80027e2 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	695b      	ldr	r3, [r3, #20]
 8002492:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002498:	2b00      	cmp	r3, #0
 800249a:	d109      	bne.n	80024b0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f7fe f993 	bl	80007c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2200      	movs	r2, #0
 80024ac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4618      	mov	r0, r3
 80024b6:	f7ff ff67 	bl	8002388 <LL_ADC_IsDeepPowerDownEnabled>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d004      	beq.n	80024ca <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4618      	mov	r0, r3
 80024c6:	f7ff ff4d 	bl	8002364 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4618      	mov	r0, r3
 80024d0:	f7ff ff82 	bl	80023d8 <LL_ADC_IsInternalRegulatorEnabled>
 80024d4:	4603      	mov	r3, r0
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d115      	bne.n	8002506 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4618      	mov	r0, r3
 80024e0:	f7ff ff66 	bl	80023b0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80024e4:	4b9c      	ldr	r3, [pc, #624]	@ (8002758 <HAL_ADC_Init+0x2e4>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	099b      	lsrs	r3, r3, #6
 80024ea:	4a9c      	ldr	r2, [pc, #624]	@ (800275c <HAL_ADC_Init+0x2e8>)
 80024ec:	fba2 2303 	umull	r2, r3, r2, r3
 80024f0:	099b      	lsrs	r3, r3, #6
 80024f2:	3301      	adds	r3, #1
 80024f4:	005b      	lsls	r3, r3, #1
 80024f6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80024f8:	e002      	b.n	8002500 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	3b01      	subs	r3, #1
 80024fe:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d1f9      	bne.n	80024fa <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4618      	mov	r0, r3
 800250c:	f7ff ff64 	bl	80023d8 <LL_ADC_IsInternalRegulatorEnabled>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d10d      	bne.n	8002532 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800251a:	f043 0210 	orr.w	r2, r3, #16
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002526:	f043 0201 	orr.w	r2, r3, #1
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4618      	mov	r0, r3
 8002538:	f7ff ff75 	bl	8002426 <LL_ADC_REG_IsConversionOngoing>
 800253c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002542:	f003 0310 	and.w	r3, r3, #16
 8002546:	2b00      	cmp	r3, #0
 8002548:	f040 8142 	bne.w	80027d0 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	2b00      	cmp	r3, #0
 8002550:	f040 813e 	bne.w	80027d0 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002558:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800255c:	f043 0202 	orr.w	r2, r3, #2
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4618      	mov	r0, r3
 800256a:	f7ff ff49 	bl	8002400 <LL_ADC_IsEnabled>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d141      	bne.n	80025f8 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800257c:	d004      	beq.n	8002588 <HAL_ADC_Init+0x114>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a77      	ldr	r2, [pc, #476]	@ (8002760 <HAL_ADC_Init+0x2ec>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d10f      	bne.n	80025a8 <HAL_ADC_Init+0x134>
 8002588:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800258c:	f7ff ff38 	bl	8002400 <LL_ADC_IsEnabled>
 8002590:	4604      	mov	r4, r0
 8002592:	4873      	ldr	r0, [pc, #460]	@ (8002760 <HAL_ADC_Init+0x2ec>)
 8002594:	f7ff ff34 	bl	8002400 <LL_ADC_IsEnabled>
 8002598:	4603      	mov	r3, r0
 800259a:	4323      	orrs	r3, r4
 800259c:	2b00      	cmp	r3, #0
 800259e:	bf0c      	ite	eq
 80025a0:	2301      	moveq	r3, #1
 80025a2:	2300      	movne	r3, #0
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	e012      	b.n	80025ce <HAL_ADC_Init+0x15a>
 80025a8:	486e      	ldr	r0, [pc, #440]	@ (8002764 <HAL_ADC_Init+0x2f0>)
 80025aa:	f7ff ff29 	bl	8002400 <LL_ADC_IsEnabled>
 80025ae:	4604      	mov	r4, r0
 80025b0:	486d      	ldr	r0, [pc, #436]	@ (8002768 <HAL_ADC_Init+0x2f4>)
 80025b2:	f7ff ff25 	bl	8002400 <LL_ADC_IsEnabled>
 80025b6:	4603      	mov	r3, r0
 80025b8:	431c      	orrs	r4, r3
 80025ba:	486c      	ldr	r0, [pc, #432]	@ (800276c <HAL_ADC_Init+0x2f8>)
 80025bc:	f7ff ff20 	bl	8002400 <LL_ADC_IsEnabled>
 80025c0:	4603      	mov	r3, r0
 80025c2:	4323      	orrs	r3, r4
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	bf0c      	ite	eq
 80025c8:	2301      	moveq	r3, #1
 80025ca:	2300      	movne	r3, #0
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d012      	beq.n	80025f8 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80025da:	d004      	beq.n	80025e6 <HAL_ADC_Init+0x172>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a5f      	ldr	r2, [pc, #380]	@ (8002760 <HAL_ADC_Init+0x2ec>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d101      	bne.n	80025ea <HAL_ADC_Init+0x176>
 80025e6:	4a62      	ldr	r2, [pc, #392]	@ (8002770 <HAL_ADC_Init+0x2fc>)
 80025e8:	e000      	b.n	80025ec <HAL_ADC_Init+0x178>
 80025ea:	4a62      	ldr	r2, [pc, #392]	@ (8002774 <HAL_ADC_Init+0x300>)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	4619      	mov	r1, r3
 80025f2:	4610      	mov	r0, r2
 80025f4:	f7ff fd68 	bl	80020c8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	7f5b      	ldrb	r3, [r3, #29]
 80025fc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002602:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002608:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800260e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002616:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002618:	4313      	orrs	r3, r2
 800261a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002622:	2b01      	cmp	r3, #1
 8002624:	d106      	bne.n	8002634 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800262a:	3b01      	subs	r3, #1
 800262c:	045b      	lsls	r3, r3, #17
 800262e:	69ba      	ldr	r2, [r7, #24]
 8002630:	4313      	orrs	r3, r2
 8002632:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002638:	2b00      	cmp	r3, #0
 800263a:	d009      	beq.n	8002650 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002640:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002648:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800264a:	69ba      	ldr	r2, [r7, #24]
 800264c:	4313      	orrs	r3, r2
 800264e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	68da      	ldr	r2, [r3, #12]
 8002656:	4b48      	ldr	r3, [pc, #288]	@ (8002778 <HAL_ADC_Init+0x304>)
 8002658:	4013      	ands	r3, r2
 800265a:	687a      	ldr	r2, [r7, #4]
 800265c:	6812      	ldr	r2, [r2, #0]
 800265e:	69b9      	ldr	r1, [r7, #24]
 8002660:	430b      	orrs	r3, r1
 8002662:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	691b      	ldr	r3, [r3, #16]
 800266a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	430a      	orrs	r2, r1
 8002678:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4618      	mov	r0, r3
 8002680:	f7ff fee4 	bl	800244c <LL_ADC_INJ_IsConversionOngoing>
 8002684:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d17f      	bne.n	800278c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d17c      	bne.n	800278c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002696:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800269e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80026a0:	4313      	orrs	r3, r2
 80026a2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	68db      	ldr	r3, [r3, #12]
 80026aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80026ae:	f023 0302 	bic.w	r3, r3, #2
 80026b2:	687a      	ldr	r2, [r7, #4]
 80026b4:	6812      	ldr	r2, [r2, #0]
 80026b6:	69b9      	ldr	r1, [r7, #24]
 80026b8:	430b      	orrs	r3, r1
 80026ba:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	691b      	ldr	r3, [r3, #16]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d017      	beq.n	80026f4 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	691a      	ldr	r2, [r3, #16]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80026d2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80026dc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80026e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026e4:	687a      	ldr	r2, [r7, #4]
 80026e6:	6911      	ldr	r1, [r2, #16]
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	6812      	ldr	r2, [r2, #0]
 80026ec:	430b      	orrs	r3, r1
 80026ee:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80026f2:	e013      	b.n	800271c <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	691a      	ldr	r2, [r3, #16]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002702:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800270c:	687a      	ldr	r2, [r7, #4]
 800270e:	6812      	ldr	r2, [r2, #0]
 8002710:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002714:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002718:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002722:	2b01      	cmp	r3, #1
 8002724:	d12a      	bne.n	800277c <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	691b      	ldr	r3, [r3, #16]
 800272c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002730:	f023 0304 	bic.w	r3, r3, #4
 8002734:	687a      	ldr	r2, [r7, #4]
 8002736:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002738:	687a      	ldr	r2, [r7, #4]
 800273a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800273c:	4311      	orrs	r1, r2
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002742:	4311      	orrs	r1, r2
 8002744:	687a      	ldr	r2, [r7, #4]
 8002746:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002748:	430a      	orrs	r2, r1
 800274a:	431a      	orrs	r2, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f042 0201 	orr.w	r2, r2, #1
 8002754:	611a      	str	r2, [r3, #16]
 8002756:	e019      	b.n	800278c <HAL_ADC_Init+0x318>
 8002758:	20000000 	.word	0x20000000
 800275c:	053e2d63 	.word	0x053e2d63
 8002760:	50000100 	.word	0x50000100
 8002764:	50000400 	.word	0x50000400
 8002768:	50000500 	.word	0x50000500
 800276c:	50000600 	.word	0x50000600
 8002770:	50000300 	.word	0x50000300
 8002774:	50000700 	.word	0x50000700
 8002778:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	691a      	ldr	r2, [r3, #16]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f022 0201 	bic.w	r2, r2, #1
 800278a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	695b      	ldr	r3, [r3, #20]
 8002790:	2b01      	cmp	r3, #1
 8002792:	d10c      	bne.n	80027ae <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279a:	f023 010f 	bic.w	r1, r3, #15
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6a1b      	ldr	r3, [r3, #32]
 80027a2:	1e5a      	subs	r2, r3, #1
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	430a      	orrs	r2, r1
 80027aa:	631a      	str	r2, [r3, #48]	@ 0x30
 80027ac:	e007      	b.n	80027be <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f022 020f 	bic.w	r2, r2, #15
 80027bc:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027c2:	f023 0303 	bic.w	r3, r3, #3
 80027c6:	f043 0201 	orr.w	r2, r3, #1
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80027ce:	e007      	b.n	80027e0 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027d4:	f043 0210 	orr.w	r2, r3, #16
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80027e0:	7ffb      	ldrb	r3, [r7, #31]
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3724      	adds	r7, #36	@ 0x24
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd90      	pop	{r4, r7, pc}
 80027ea:	bf00      	nop

080027ec <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b0b6      	sub	sp, #216	@ 0xd8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027f6:	2300      	movs	r3, #0
 80027f8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80027fc:	2300      	movs	r3, #0
 80027fe:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002806:	2b01      	cmp	r3, #1
 8002808:	d102      	bne.n	8002810 <HAL_ADC_ConfigChannel+0x24>
 800280a:	2302      	movs	r3, #2
 800280c:	f000 bc13 	b.w	8003036 <HAL_ADC_ConfigChannel+0x84a>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4618      	mov	r0, r3
 800281e:	f7ff fe02 	bl	8002426 <LL_ADC_REG_IsConversionOngoing>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	f040 83f3 	bne.w	8003010 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6818      	ldr	r0, [r3, #0]
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	6859      	ldr	r1, [r3, #4]
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	461a      	mov	r2, r3
 8002838:	f7ff fd18 	bl	800226c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4618      	mov	r0, r3
 8002842:	f7ff fdf0 	bl	8002426 <LL_ADC_REG_IsConversionOngoing>
 8002846:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4618      	mov	r0, r3
 8002850:	f7ff fdfc 	bl	800244c <LL_ADC_INJ_IsConversionOngoing>
 8002854:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002858:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800285c:	2b00      	cmp	r3, #0
 800285e:	f040 81d9 	bne.w	8002c14 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002862:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002866:	2b00      	cmp	r3, #0
 8002868:	f040 81d4 	bne.w	8002c14 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002874:	d10f      	bne.n	8002896 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6818      	ldr	r0, [r3, #0]
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2200      	movs	r2, #0
 8002880:	4619      	mov	r1, r3
 8002882:	f7ff fd1f 	bl	80022c4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800288e:	4618      	mov	r0, r3
 8002890:	f7ff fcd9 	bl	8002246 <LL_ADC_SetSamplingTimeCommonConfig>
 8002894:	e00e      	b.n	80028b4 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6818      	ldr	r0, [r3, #0]
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	6819      	ldr	r1, [r3, #0]
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	461a      	mov	r2, r3
 80028a4:	f7ff fd0e 	bl	80022c4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	2100      	movs	r1, #0
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7ff fcc9 	bl	8002246 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	695a      	ldr	r2, [r3, #20]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	68db      	ldr	r3, [r3, #12]
 80028be:	08db      	lsrs	r3, r3, #3
 80028c0:	f003 0303 	and.w	r3, r3, #3
 80028c4:	005b      	lsls	r3, r3, #1
 80028c6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	691b      	ldr	r3, [r3, #16]
 80028d2:	2b04      	cmp	r3, #4
 80028d4:	d022      	beq.n	800291c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6818      	ldr	r0, [r3, #0]
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	6919      	ldr	r1, [r3, #16]
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80028e6:	f7ff fc23 	bl	8002130 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6818      	ldr	r0, [r3, #0]
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	6919      	ldr	r1, [r3, #16]
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	699b      	ldr	r3, [r3, #24]
 80028f6:	461a      	mov	r2, r3
 80028f8:	f7ff fc6f 	bl	80021da <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6818      	ldr	r0, [r3, #0]
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002908:	2b01      	cmp	r3, #1
 800290a:	d102      	bne.n	8002912 <HAL_ADC_ConfigChannel+0x126>
 800290c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002910:	e000      	b.n	8002914 <HAL_ADC_ConfigChannel+0x128>
 8002912:	2300      	movs	r3, #0
 8002914:	461a      	mov	r2, r3
 8002916:	f7ff fc7b 	bl	8002210 <LL_ADC_SetOffsetSaturation>
 800291a:	e17b      	b.n	8002c14 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2100      	movs	r1, #0
 8002922:	4618      	mov	r0, r3
 8002924:	f7ff fc28 	bl	8002178 <LL_ADC_GetOffsetChannel>
 8002928:	4603      	mov	r3, r0
 800292a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800292e:	2b00      	cmp	r3, #0
 8002930:	d10a      	bne.n	8002948 <HAL_ADC_ConfigChannel+0x15c>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	2100      	movs	r1, #0
 8002938:	4618      	mov	r0, r3
 800293a:	f7ff fc1d 	bl	8002178 <LL_ADC_GetOffsetChannel>
 800293e:	4603      	mov	r3, r0
 8002940:	0e9b      	lsrs	r3, r3, #26
 8002942:	f003 021f 	and.w	r2, r3, #31
 8002946:	e01e      	b.n	8002986 <HAL_ADC_ConfigChannel+0x19a>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	2100      	movs	r1, #0
 800294e:	4618      	mov	r0, r3
 8002950:	f7ff fc12 	bl	8002178 <LL_ADC_GetOffsetChannel>
 8002954:	4603      	mov	r3, r0
 8002956:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800295a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800295e:	fa93 f3a3 	rbit	r3, r3
 8002962:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002966:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800296a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800296e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002972:	2b00      	cmp	r3, #0
 8002974:	d101      	bne.n	800297a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002976:	2320      	movs	r3, #32
 8002978:	e004      	b.n	8002984 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800297a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800297e:	fab3 f383 	clz	r3, r3
 8002982:	b2db      	uxtb	r3, r3
 8002984:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800298e:	2b00      	cmp	r3, #0
 8002990:	d105      	bne.n	800299e <HAL_ADC_ConfigChannel+0x1b2>
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	0e9b      	lsrs	r3, r3, #26
 8002998:	f003 031f 	and.w	r3, r3, #31
 800299c:	e018      	b.n	80029d0 <HAL_ADC_ConfigChannel+0x1e4>
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80029aa:	fa93 f3a3 	rbit	r3, r3
 80029ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80029b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80029b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80029ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d101      	bne.n	80029c6 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80029c2:	2320      	movs	r3, #32
 80029c4:	e004      	b.n	80029d0 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80029c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80029ca:	fab3 f383 	clz	r3, r3
 80029ce:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d106      	bne.n	80029e2 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	2200      	movs	r2, #0
 80029da:	2100      	movs	r1, #0
 80029dc:	4618      	mov	r0, r3
 80029de:	f7ff fbe1 	bl	80021a4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2101      	movs	r1, #1
 80029e8:	4618      	mov	r0, r3
 80029ea:	f7ff fbc5 	bl	8002178 <LL_ADC_GetOffsetChannel>
 80029ee:	4603      	mov	r3, r0
 80029f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d10a      	bne.n	8002a0e <HAL_ADC_ConfigChannel+0x222>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	2101      	movs	r1, #1
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7ff fbba 	bl	8002178 <LL_ADC_GetOffsetChannel>
 8002a04:	4603      	mov	r3, r0
 8002a06:	0e9b      	lsrs	r3, r3, #26
 8002a08:	f003 021f 	and.w	r2, r3, #31
 8002a0c:	e01e      	b.n	8002a4c <HAL_ADC_ConfigChannel+0x260>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	2101      	movs	r1, #1
 8002a14:	4618      	mov	r0, r3
 8002a16:	f7ff fbaf 	bl	8002178 <LL_ADC_GetOffsetChannel>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a20:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002a24:	fa93 f3a3 	rbit	r3, r3
 8002a28:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002a2c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002a30:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002a34:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d101      	bne.n	8002a40 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002a3c:	2320      	movs	r3, #32
 8002a3e:	e004      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002a40:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002a44:	fab3 f383 	clz	r3, r3
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d105      	bne.n	8002a64 <HAL_ADC_ConfigChannel+0x278>
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	0e9b      	lsrs	r3, r3, #26
 8002a5e:	f003 031f 	and.w	r3, r3, #31
 8002a62:	e018      	b.n	8002a96 <HAL_ADC_ConfigChannel+0x2aa>
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002a70:	fa93 f3a3 	rbit	r3, r3
 8002a74:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002a78:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002a7c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002a80:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d101      	bne.n	8002a8c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002a88:	2320      	movs	r3, #32
 8002a8a:	e004      	b.n	8002a96 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002a8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002a90:	fab3 f383 	clz	r3, r3
 8002a94:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a96:	429a      	cmp	r2, r3
 8002a98:	d106      	bne.n	8002aa8 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	2101      	movs	r1, #1
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7ff fb7e 	bl	80021a4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2102      	movs	r1, #2
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7ff fb62 	bl	8002178 <LL_ADC_GetOffsetChannel>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d10a      	bne.n	8002ad4 <HAL_ADC_ConfigChannel+0x2e8>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	2102      	movs	r1, #2
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7ff fb57 	bl	8002178 <LL_ADC_GetOffsetChannel>
 8002aca:	4603      	mov	r3, r0
 8002acc:	0e9b      	lsrs	r3, r3, #26
 8002ace:	f003 021f 	and.w	r2, r3, #31
 8002ad2:	e01e      	b.n	8002b12 <HAL_ADC_ConfigChannel+0x326>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2102      	movs	r1, #2
 8002ada:	4618      	mov	r0, r3
 8002adc:	f7ff fb4c 	bl	8002178 <LL_ADC_GetOffsetChannel>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002aea:	fa93 f3a3 	rbit	r3, r3
 8002aee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002af2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002af6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002afa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d101      	bne.n	8002b06 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002b02:	2320      	movs	r3, #32
 8002b04:	e004      	b.n	8002b10 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002b06:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002b0a:	fab3 f383 	clz	r3, r3
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d105      	bne.n	8002b2a <HAL_ADC_ConfigChannel+0x33e>
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	0e9b      	lsrs	r3, r3, #26
 8002b24:	f003 031f 	and.w	r3, r3, #31
 8002b28:	e016      	b.n	8002b58 <HAL_ADC_ConfigChannel+0x36c>
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b32:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002b36:	fa93 f3a3 	rbit	r3, r3
 8002b3a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002b3c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b3e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002b42:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d101      	bne.n	8002b4e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002b4a:	2320      	movs	r3, #32
 8002b4c:	e004      	b.n	8002b58 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002b4e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b52:	fab3 f383 	clz	r3, r3
 8002b56:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d106      	bne.n	8002b6a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	2200      	movs	r2, #0
 8002b62:	2102      	movs	r1, #2
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7ff fb1d 	bl	80021a4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	2103      	movs	r1, #3
 8002b70:	4618      	mov	r0, r3
 8002b72:	f7ff fb01 	bl	8002178 <LL_ADC_GetOffsetChannel>
 8002b76:	4603      	mov	r3, r0
 8002b78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d10a      	bne.n	8002b96 <HAL_ADC_ConfigChannel+0x3aa>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	2103      	movs	r1, #3
 8002b86:	4618      	mov	r0, r3
 8002b88:	f7ff faf6 	bl	8002178 <LL_ADC_GetOffsetChannel>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	0e9b      	lsrs	r3, r3, #26
 8002b90:	f003 021f 	and.w	r2, r3, #31
 8002b94:	e017      	b.n	8002bc6 <HAL_ADC_ConfigChannel+0x3da>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	2103      	movs	r1, #3
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7ff faeb 	bl	8002178 <LL_ADC_GetOffsetChannel>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ba8:	fa93 f3a3 	rbit	r3, r3
 8002bac:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002bae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002bb0:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002bb2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d101      	bne.n	8002bbc <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002bb8:	2320      	movs	r3, #32
 8002bba:	e003      	b.n	8002bc4 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002bbc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002bbe:	fab3 f383 	clz	r3, r3
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d105      	bne.n	8002bde <HAL_ADC_ConfigChannel+0x3f2>
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	0e9b      	lsrs	r3, r3, #26
 8002bd8:	f003 031f 	and.w	r3, r3, #31
 8002bdc:	e011      	b.n	8002c02 <HAL_ADC_ConfigChannel+0x416>
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002be6:	fa93 f3a3 	rbit	r3, r3
 8002bea:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002bec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002bee:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002bf0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d101      	bne.n	8002bfa <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002bf6:	2320      	movs	r3, #32
 8002bf8:	e003      	b.n	8002c02 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002bfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002bfc:	fab3 f383 	clz	r3, r3
 8002c00:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002c02:	429a      	cmp	r2, r3
 8002c04:	d106      	bne.n	8002c14 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	2103      	movs	r1, #3
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f7ff fac8 	bl	80021a4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f7ff fbf1 	bl	8002400 <LL_ADC_IsEnabled>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	f040 813d 	bne.w	8002ea0 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6818      	ldr	r0, [r3, #0]
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	6819      	ldr	r1, [r3, #0]
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	461a      	mov	r2, r3
 8002c34:	f7ff fb72 	bl	800231c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	4aa2      	ldr	r2, [pc, #648]	@ (8002ec8 <HAL_ADC_ConfigChannel+0x6dc>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	f040 812e 	bne.w	8002ea0 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d10b      	bne.n	8002c6c <HAL_ADC_ConfigChannel+0x480>
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	0e9b      	lsrs	r3, r3, #26
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	f003 031f 	and.w	r3, r3, #31
 8002c60:	2b09      	cmp	r3, #9
 8002c62:	bf94      	ite	ls
 8002c64:	2301      	movls	r3, #1
 8002c66:	2300      	movhi	r3, #0
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	e019      	b.n	8002ca0 <HAL_ADC_ConfigChannel+0x4b4>
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002c74:	fa93 f3a3 	rbit	r3, r3
 8002c78:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002c7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c7c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002c7e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d101      	bne.n	8002c88 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002c84:	2320      	movs	r3, #32
 8002c86:	e003      	b.n	8002c90 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002c88:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c8a:	fab3 f383 	clz	r3, r3
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	3301      	adds	r3, #1
 8002c92:	f003 031f 	and.w	r3, r3, #31
 8002c96:	2b09      	cmp	r3, #9
 8002c98:	bf94      	ite	ls
 8002c9a:	2301      	movls	r3, #1
 8002c9c:	2300      	movhi	r3, #0
 8002c9e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d079      	beq.n	8002d98 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d107      	bne.n	8002cc0 <HAL_ADC_ConfigChannel+0x4d4>
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	0e9b      	lsrs	r3, r3, #26
 8002cb6:	3301      	adds	r3, #1
 8002cb8:	069b      	lsls	r3, r3, #26
 8002cba:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002cbe:	e015      	b.n	8002cec <HAL_ADC_ConfigChannel+0x500>
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002cc8:	fa93 f3a3 	rbit	r3, r3
 8002ccc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002cce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002cd0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002cd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d101      	bne.n	8002cdc <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002cd8:	2320      	movs	r3, #32
 8002cda:	e003      	b.n	8002ce4 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002cdc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cde:	fab3 f383 	clz	r3, r3
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	069b      	lsls	r3, r3, #26
 8002ce8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d109      	bne.n	8002d0c <HAL_ADC_ConfigChannel+0x520>
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	0e9b      	lsrs	r3, r3, #26
 8002cfe:	3301      	adds	r3, #1
 8002d00:	f003 031f 	and.w	r3, r3, #31
 8002d04:	2101      	movs	r1, #1
 8002d06:	fa01 f303 	lsl.w	r3, r1, r3
 8002d0a:	e017      	b.n	8002d3c <HAL_ADC_ConfigChannel+0x550>
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d14:	fa93 f3a3 	rbit	r3, r3
 8002d18:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002d1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d1c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002d1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d101      	bne.n	8002d28 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8002d24:	2320      	movs	r3, #32
 8002d26:	e003      	b.n	8002d30 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002d28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d2a:	fab3 f383 	clz	r3, r3
 8002d2e:	b2db      	uxtb	r3, r3
 8002d30:	3301      	adds	r3, #1
 8002d32:	f003 031f 	and.w	r3, r3, #31
 8002d36:	2101      	movs	r1, #1
 8002d38:	fa01 f303 	lsl.w	r3, r1, r3
 8002d3c:	ea42 0103 	orr.w	r1, r2, r3
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d10a      	bne.n	8002d62 <HAL_ADC_ConfigChannel+0x576>
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	0e9b      	lsrs	r3, r3, #26
 8002d52:	3301      	adds	r3, #1
 8002d54:	f003 021f 	and.w	r2, r3, #31
 8002d58:	4613      	mov	r3, r2
 8002d5a:	005b      	lsls	r3, r3, #1
 8002d5c:	4413      	add	r3, r2
 8002d5e:	051b      	lsls	r3, r3, #20
 8002d60:	e018      	b.n	8002d94 <HAL_ADC_ConfigChannel+0x5a8>
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d6a:	fa93 f3a3 	rbit	r3, r3
 8002d6e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002d70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002d74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d101      	bne.n	8002d7e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002d7a:	2320      	movs	r3, #32
 8002d7c:	e003      	b.n	8002d86 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002d7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d80:	fab3 f383 	clz	r3, r3
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	3301      	adds	r3, #1
 8002d88:	f003 021f 	and.w	r2, r3, #31
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	005b      	lsls	r3, r3, #1
 8002d90:	4413      	add	r3, r2
 8002d92:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d94:	430b      	orrs	r3, r1
 8002d96:	e07e      	b.n	8002e96 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d107      	bne.n	8002db4 <HAL_ADC_ConfigChannel+0x5c8>
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	0e9b      	lsrs	r3, r3, #26
 8002daa:	3301      	adds	r3, #1
 8002dac:	069b      	lsls	r3, r3, #26
 8002dae:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002db2:	e015      	b.n	8002de0 <HAL_ADC_ConfigChannel+0x5f4>
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dbc:	fa93 f3a3 	rbit	r3, r3
 8002dc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dc4:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d101      	bne.n	8002dd0 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002dcc:	2320      	movs	r3, #32
 8002dce:	e003      	b.n	8002dd8 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002dd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dd2:	fab3 f383 	clz	r3, r3
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	3301      	adds	r3, #1
 8002dda:	069b      	lsls	r3, r3, #26
 8002ddc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d109      	bne.n	8002e00 <HAL_ADC_ConfigChannel+0x614>
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	0e9b      	lsrs	r3, r3, #26
 8002df2:	3301      	adds	r3, #1
 8002df4:	f003 031f 	and.w	r3, r3, #31
 8002df8:	2101      	movs	r1, #1
 8002dfa:	fa01 f303 	lsl.w	r3, r1, r3
 8002dfe:	e017      	b.n	8002e30 <HAL_ADC_ConfigChannel+0x644>
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e06:	6a3b      	ldr	r3, [r7, #32]
 8002e08:	fa93 f3a3 	rbit	r3, r3
 8002e0c:	61fb      	str	r3, [r7, #28]
  return result;
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d101      	bne.n	8002e1c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002e18:	2320      	movs	r3, #32
 8002e1a:	e003      	b.n	8002e24 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e1e:	fab3 f383 	clz	r3, r3
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	3301      	adds	r3, #1
 8002e26:	f003 031f 	and.w	r3, r3, #31
 8002e2a:	2101      	movs	r1, #1
 8002e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e30:	ea42 0103 	orr.w	r1, r2, r3
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d10d      	bne.n	8002e5c <HAL_ADC_ConfigChannel+0x670>
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	0e9b      	lsrs	r3, r3, #26
 8002e46:	3301      	adds	r3, #1
 8002e48:	f003 021f 	and.w	r2, r3, #31
 8002e4c:	4613      	mov	r3, r2
 8002e4e:	005b      	lsls	r3, r3, #1
 8002e50:	4413      	add	r3, r2
 8002e52:	3b1e      	subs	r3, #30
 8002e54:	051b      	lsls	r3, r3, #20
 8002e56:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002e5a:	e01b      	b.n	8002e94 <HAL_ADC_ConfigChannel+0x6a8>
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	fa93 f3a3 	rbit	r3, r3
 8002e68:	613b      	str	r3, [r7, #16]
  return result;
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002e6e:	69bb      	ldr	r3, [r7, #24]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d101      	bne.n	8002e78 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8002e74:	2320      	movs	r3, #32
 8002e76:	e003      	b.n	8002e80 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002e78:	69bb      	ldr	r3, [r7, #24]
 8002e7a:	fab3 f383 	clz	r3, r3
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	3301      	adds	r3, #1
 8002e82:	f003 021f 	and.w	r2, r3, #31
 8002e86:	4613      	mov	r3, r2
 8002e88:	005b      	lsls	r3, r3, #1
 8002e8a:	4413      	add	r3, r2
 8002e8c:	3b1e      	subs	r3, #30
 8002e8e:	051b      	lsls	r3, r3, #20
 8002e90:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e94:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002e96:	683a      	ldr	r2, [r7, #0]
 8002e98:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	f7ff fa12 	bl	80022c4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	4b09      	ldr	r3, [pc, #36]	@ (8002ecc <HAL_ADC_ConfigChannel+0x6e0>)
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	f000 80be 	beq.w	800302a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002eb6:	d004      	beq.n	8002ec2 <HAL_ADC_ConfigChannel+0x6d6>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a04      	ldr	r2, [pc, #16]	@ (8002ed0 <HAL_ADC_ConfigChannel+0x6e4>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d10a      	bne.n	8002ed8 <HAL_ADC_ConfigChannel+0x6ec>
 8002ec2:	4b04      	ldr	r3, [pc, #16]	@ (8002ed4 <HAL_ADC_ConfigChannel+0x6e8>)
 8002ec4:	e009      	b.n	8002eda <HAL_ADC_ConfigChannel+0x6ee>
 8002ec6:	bf00      	nop
 8002ec8:	407f0000 	.word	0x407f0000
 8002ecc:	80080000 	.word	0x80080000
 8002ed0:	50000100 	.word	0x50000100
 8002ed4:	50000300 	.word	0x50000300
 8002ed8:	4b59      	ldr	r3, [pc, #356]	@ (8003040 <HAL_ADC_ConfigChannel+0x854>)
 8002eda:	4618      	mov	r0, r3
 8002edc:	f7ff f91a 	bl	8002114 <LL_ADC_GetCommonPathInternalCh>
 8002ee0:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a56      	ldr	r2, [pc, #344]	@ (8003044 <HAL_ADC_ConfigChannel+0x858>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d004      	beq.n	8002ef8 <HAL_ADC_ConfigChannel+0x70c>
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a55      	ldr	r2, [pc, #340]	@ (8003048 <HAL_ADC_ConfigChannel+0x85c>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d13a      	bne.n	8002f6e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ef8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002efc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d134      	bne.n	8002f6e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f0c:	d005      	beq.n	8002f1a <HAL_ADC_ConfigChannel+0x72e>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a4e      	ldr	r2, [pc, #312]	@ (800304c <HAL_ADC_ConfigChannel+0x860>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	f040 8085 	bne.w	8003024 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f22:	d004      	beq.n	8002f2e <HAL_ADC_ConfigChannel+0x742>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a49      	ldr	r2, [pc, #292]	@ (8003050 <HAL_ADC_ConfigChannel+0x864>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d101      	bne.n	8002f32 <HAL_ADC_ConfigChannel+0x746>
 8002f2e:	4a49      	ldr	r2, [pc, #292]	@ (8003054 <HAL_ADC_ConfigChannel+0x868>)
 8002f30:	e000      	b.n	8002f34 <HAL_ADC_ConfigChannel+0x748>
 8002f32:	4a43      	ldr	r2, [pc, #268]	@ (8003040 <HAL_ADC_ConfigChannel+0x854>)
 8002f34:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002f38:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	4610      	mov	r0, r2
 8002f40:	f7ff f8d5 	bl	80020ee <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f44:	4b44      	ldr	r3, [pc, #272]	@ (8003058 <HAL_ADC_ConfigChannel+0x86c>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	099b      	lsrs	r3, r3, #6
 8002f4a:	4a44      	ldr	r2, [pc, #272]	@ (800305c <HAL_ADC_ConfigChannel+0x870>)
 8002f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f50:	099b      	lsrs	r3, r3, #6
 8002f52:	1c5a      	adds	r2, r3, #1
 8002f54:	4613      	mov	r3, r2
 8002f56:	005b      	lsls	r3, r3, #1
 8002f58:	4413      	add	r3, r2
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002f5e:	e002      	b.n	8002f66 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	3b01      	subs	r3, #1
 8002f64:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d1f9      	bne.n	8002f60 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f6c:	e05a      	b.n	8003024 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a3b      	ldr	r2, [pc, #236]	@ (8003060 <HAL_ADC_ConfigChannel+0x874>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d125      	bne.n	8002fc4 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002f78:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002f7c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d11f      	bne.n	8002fc4 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a31      	ldr	r2, [pc, #196]	@ (8003050 <HAL_ADC_ConfigChannel+0x864>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d104      	bne.n	8002f98 <HAL_ADC_ConfigChannel+0x7ac>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a34      	ldr	r2, [pc, #208]	@ (8003064 <HAL_ADC_ConfigChannel+0x878>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d047      	beq.n	8003028 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002fa0:	d004      	beq.n	8002fac <HAL_ADC_ConfigChannel+0x7c0>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a2a      	ldr	r2, [pc, #168]	@ (8003050 <HAL_ADC_ConfigChannel+0x864>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d101      	bne.n	8002fb0 <HAL_ADC_ConfigChannel+0x7c4>
 8002fac:	4a29      	ldr	r2, [pc, #164]	@ (8003054 <HAL_ADC_ConfigChannel+0x868>)
 8002fae:	e000      	b.n	8002fb2 <HAL_ADC_ConfigChannel+0x7c6>
 8002fb0:	4a23      	ldr	r2, [pc, #140]	@ (8003040 <HAL_ADC_ConfigChannel+0x854>)
 8002fb2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002fb6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002fba:	4619      	mov	r1, r3
 8002fbc:	4610      	mov	r0, r2
 8002fbe:	f7ff f896 	bl	80020ee <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002fc2:	e031      	b.n	8003028 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a27      	ldr	r2, [pc, #156]	@ (8003068 <HAL_ADC_ConfigChannel+0x87c>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d12d      	bne.n	800302a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002fce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002fd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d127      	bne.n	800302a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a1c      	ldr	r2, [pc, #112]	@ (8003050 <HAL_ADC_ConfigChannel+0x864>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d022      	beq.n	800302a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002fec:	d004      	beq.n	8002ff8 <HAL_ADC_ConfigChannel+0x80c>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a17      	ldr	r2, [pc, #92]	@ (8003050 <HAL_ADC_ConfigChannel+0x864>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d101      	bne.n	8002ffc <HAL_ADC_ConfigChannel+0x810>
 8002ff8:	4a16      	ldr	r2, [pc, #88]	@ (8003054 <HAL_ADC_ConfigChannel+0x868>)
 8002ffa:	e000      	b.n	8002ffe <HAL_ADC_ConfigChannel+0x812>
 8002ffc:	4a10      	ldr	r2, [pc, #64]	@ (8003040 <HAL_ADC_ConfigChannel+0x854>)
 8002ffe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003002:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003006:	4619      	mov	r1, r3
 8003008:	4610      	mov	r0, r2
 800300a:	f7ff f870 	bl	80020ee <LL_ADC_SetCommonPathInternalCh>
 800300e:	e00c      	b.n	800302a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003014:	f043 0220 	orr.w	r2, r3, #32
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003022:	e002      	b.n	800302a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003024:	bf00      	nop
 8003026:	e000      	b.n	800302a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003028:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003032:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003036:	4618      	mov	r0, r3
 8003038:	37d8      	adds	r7, #216	@ 0xd8
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	50000700 	.word	0x50000700
 8003044:	c3210000 	.word	0xc3210000
 8003048:	90c00010 	.word	0x90c00010
 800304c:	50000600 	.word	0x50000600
 8003050:	50000100 	.word	0x50000100
 8003054:	50000300 	.word	0x50000300
 8003058:	20000000 	.word	0x20000000
 800305c:	053e2d63 	.word	0x053e2d63
 8003060:	c7520000 	.word	0xc7520000
 8003064:	50000500 	.word	0x50000500
 8003068:	cb840000 	.word	0xcb840000

0800306c <LL_ADC_IsEnabled>:
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	f003 0301 	and.w	r3, r3, #1
 800307c:	2b01      	cmp	r3, #1
 800307e:	d101      	bne.n	8003084 <LL_ADC_IsEnabled+0x18>
 8003080:	2301      	movs	r3, #1
 8003082:	e000      	b.n	8003086 <LL_ADC_IsEnabled+0x1a>
 8003084:	2300      	movs	r3, #0
}
 8003086:	4618      	mov	r0, r3
 8003088:	370c      	adds	r7, #12
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr

08003092 <LL_ADC_REG_IsConversionOngoing>:
{
 8003092:	b480      	push	{r7}
 8003094:	b083      	sub	sp, #12
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f003 0304 	and.w	r3, r3, #4
 80030a2:	2b04      	cmp	r3, #4
 80030a4:	d101      	bne.n	80030aa <LL_ADC_REG_IsConversionOngoing+0x18>
 80030a6:	2301      	movs	r3, #1
 80030a8:	e000      	b.n	80030ac <LL_ADC_REG_IsConversionOngoing+0x1a>
 80030aa:	2300      	movs	r3, #0
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr

080030b8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80030b8:	b590      	push	{r4, r7, lr}
 80030ba:	b0a1      	sub	sp, #132	@ 0x84
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030c2:	2300      	movs	r3, #0
 80030c4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d101      	bne.n	80030d6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80030d2:	2302      	movs	r3, #2
 80030d4:	e0e7      	b.n	80032a6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2201      	movs	r2, #1
 80030da:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80030de:	2300      	movs	r3, #0
 80030e0:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80030e2:	2300      	movs	r3, #0
 80030e4:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80030ee:	d102      	bne.n	80030f6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80030f0:	4b6f      	ldr	r3, [pc, #444]	@ (80032b0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80030f2:	60bb      	str	r3, [r7, #8]
 80030f4:	e009      	b.n	800310a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a6e      	ldr	r2, [pc, #440]	@ (80032b4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d102      	bne.n	8003106 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003100:	4b6d      	ldr	r3, [pc, #436]	@ (80032b8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003102:	60bb      	str	r3, [r7, #8]
 8003104:	e001      	b.n	800310a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003106:	2300      	movs	r3, #0
 8003108:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d10b      	bne.n	8003128 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003114:	f043 0220 	orr.w	r2, r3, #32
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	e0be      	b.n	80032a6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	4618      	mov	r0, r3
 800312c:	f7ff ffb1 	bl	8003092 <LL_ADC_REG_IsConversionOngoing>
 8003130:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4618      	mov	r0, r3
 8003138:	f7ff ffab 	bl	8003092 <LL_ADC_REG_IsConversionOngoing>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	f040 80a0 	bne.w	8003284 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003144:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003146:	2b00      	cmp	r3, #0
 8003148:	f040 809c 	bne.w	8003284 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003154:	d004      	beq.n	8003160 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a55      	ldr	r2, [pc, #340]	@ (80032b0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d101      	bne.n	8003164 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003160:	4b56      	ldr	r3, [pc, #344]	@ (80032bc <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8003162:	e000      	b.n	8003166 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003164:	4b56      	ldr	r3, [pc, #344]	@ (80032c0 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8003166:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d04b      	beq.n	8003208 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003170:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	6859      	ldr	r1, [r3, #4]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003182:	035b      	lsls	r3, r3, #13
 8003184:	430b      	orrs	r3, r1
 8003186:	431a      	orrs	r2, r3
 8003188:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800318a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003194:	d004      	beq.n	80031a0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a45      	ldr	r2, [pc, #276]	@ (80032b0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d10f      	bne.n	80031c0 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80031a0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80031a4:	f7ff ff62 	bl	800306c <LL_ADC_IsEnabled>
 80031a8:	4604      	mov	r4, r0
 80031aa:	4841      	ldr	r0, [pc, #260]	@ (80032b0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80031ac:	f7ff ff5e 	bl	800306c <LL_ADC_IsEnabled>
 80031b0:	4603      	mov	r3, r0
 80031b2:	4323      	orrs	r3, r4
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	bf0c      	ite	eq
 80031b8:	2301      	moveq	r3, #1
 80031ba:	2300      	movne	r3, #0
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	e012      	b.n	80031e6 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80031c0:	483c      	ldr	r0, [pc, #240]	@ (80032b4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80031c2:	f7ff ff53 	bl	800306c <LL_ADC_IsEnabled>
 80031c6:	4604      	mov	r4, r0
 80031c8:	483b      	ldr	r0, [pc, #236]	@ (80032b8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80031ca:	f7ff ff4f 	bl	800306c <LL_ADC_IsEnabled>
 80031ce:	4603      	mov	r3, r0
 80031d0:	431c      	orrs	r4, r3
 80031d2:	483c      	ldr	r0, [pc, #240]	@ (80032c4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80031d4:	f7ff ff4a 	bl	800306c <LL_ADC_IsEnabled>
 80031d8:	4603      	mov	r3, r0
 80031da:	4323      	orrs	r3, r4
 80031dc:	2b00      	cmp	r3, #0
 80031de:	bf0c      	ite	eq
 80031e0:	2301      	moveq	r3, #1
 80031e2:	2300      	movne	r3, #0
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d056      	beq.n	8003298 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80031ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80031f2:	f023 030f 	bic.w	r3, r3, #15
 80031f6:	683a      	ldr	r2, [r7, #0]
 80031f8:	6811      	ldr	r1, [r2, #0]
 80031fa:	683a      	ldr	r2, [r7, #0]
 80031fc:	6892      	ldr	r2, [r2, #8]
 80031fe:	430a      	orrs	r2, r1
 8003200:	431a      	orrs	r2, r3
 8003202:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003204:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003206:	e047      	b.n	8003298 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003208:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003210:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003212:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800321c:	d004      	beq.n	8003228 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a23      	ldr	r2, [pc, #140]	@ (80032b0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d10f      	bne.n	8003248 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003228:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800322c:	f7ff ff1e 	bl	800306c <LL_ADC_IsEnabled>
 8003230:	4604      	mov	r4, r0
 8003232:	481f      	ldr	r0, [pc, #124]	@ (80032b0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003234:	f7ff ff1a 	bl	800306c <LL_ADC_IsEnabled>
 8003238:	4603      	mov	r3, r0
 800323a:	4323      	orrs	r3, r4
 800323c:	2b00      	cmp	r3, #0
 800323e:	bf0c      	ite	eq
 8003240:	2301      	moveq	r3, #1
 8003242:	2300      	movne	r3, #0
 8003244:	b2db      	uxtb	r3, r3
 8003246:	e012      	b.n	800326e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003248:	481a      	ldr	r0, [pc, #104]	@ (80032b4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800324a:	f7ff ff0f 	bl	800306c <LL_ADC_IsEnabled>
 800324e:	4604      	mov	r4, r0
 8003250:	4819      	ldr	r0, [pc, #100]	@ (80032b8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003252:	f7ff ff0b 	bl	800306c <LL_ADC_IsEnabled>
 8003256:	4603      	mov	r3, r0
 8003258:	431c      	orrs	r4, r3
 800325a:	481a      	ldr	r0, [pc, #104]	@ (80032c4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800325c:	f7ff ff06 	bl	800306c <LL_ADC_IsEnabled>
 8003260:	4603      	mov	r3, r0
 8003262:	4323      	orrs	r3, r4
 8003264:	2b00      	cmp	r3, #0
 8003266:	bf0c      	ite	eq
 8003268:	2301      	moveq	r3, #1
 800326a:	2300      	movne	r3, #0
 800326c:	b2db      	uxtb	r3, r3
 800326e:	2b00      	cmp	r3, #0
 8003270:	d012      	beq.n	8003298 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003272:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800327a:	f023 030f 	bic.w	r3, r3, #15
 800327e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003280:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003282:	e009      	b.n	8003298 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003288:	f043 0220 	orr.w	r2, r3, #32
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003296:	e000      	b.n	800329a <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003298:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2200      	movs	r2, #0
 800329e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80032a2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	3784      	adds	r7, #132	@ 0x84
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd90      	pop	{r4, r7, pc}
 80032ae:	bf00      	nop
 80032b0:	50000100 	.word	0x50000100
 80032b4:	50000400 	.word	0x50000400
 80032b8:	50000500 	.word	0x50000500
 80032bc:	50000300 	.word	0x50000300
 80032c0:	50000700 	.word	0x50000700
 80032c4:	50000600 	.word	0x50000600

080032c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b085      	sub	sp, #20
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	f003 0307 	and.w	r3, r3, #7
 80032d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032d8:	4b0c      	ldr	r3, [pc, #48]	@ (800330c <__NVIC_SetPriorityGrouping+0x44>)
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032de:	68ba      	ldr	r2, [r7, #8]
 80032e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80032e4:	4013      	ands	r3, r2
 80032e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80032f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032fa:	4a04      	ldr	r2, [pc, #16]	@ (800330c <__NVIC_SetPriorityGrouping+0x44>)
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	60d3      	str	r3, [r2, #12]
}
 8003300:	bf00      	nop
 8003302:	3714      	adds	r7, #20
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr
 800330c:	e000ed00 	.word	0xe000ed00

08003310 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003310:	b480      	push	{r7}
 8003312:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003314:	4b04      	ldr	r3, [pc, #16]	@ (8003328 <__NVIC_GetPriorityGrouping+0x18>)
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	0a1b      	lsrs	r3, r3, #8
 800331a:	f003 0307 	and.w	r3, r3, #7
}
 800331e:	4618      	mov	r0, r3
 8003320:	46bd      	mov	sp, r7
 8003322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003326:	4770      	bx	lr
 8003328:	e000ed00 	.word	0xe000ed00

0800332c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	4603      	mov	r3, r0
 8003334:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800333a:	2b00      	cmp	r3, #0
 800333c:	db0b      	blt.n	8003356 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800333e:	79fb      	ldrb	r3, [r7, #7]
 8003340:	f003 021f 	and.w	r2, r3, #31
 8003344:	4907      	ldr	r1, [pc, #28]	@ (8003364 <__NVIC_EnableIRQ+0x38>)
 8003346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800334a:	095b      	lsrs	r3, r3, #5
 800334c:	2001      	movs	r0, #1
 800334e:	fa00 f202 	lsl.w	r2, r0, r2
 8003352:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003356:	bf00      	nop
 8003358:	370c      	adds	r7, #12
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop
 8003364:	e000e100 	.word	0xe000e100

08003368 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003368:	b480      	push	{r7}
 800336a:	b083      	sub	sp, #12
 800336c:	af00      	add	r7, sp, #0
 800336e:	4603      	mov	r3, r0
 8003370:	6039      	str	r1, [r7, #0]
 8003372:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003374:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003378:	2b00      	cmp	r3, #0
 800337a:	db0a      	blt.n	8003392 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	b2da      	uxtb	r2, r3
 8003380:	490c      	ldr	r1, [pc, #48]	@ (80033b4 <__NVIC_SetPriority+0x4c>)
 8003382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003386:	0112      	lsls	r2, r2, #4
 8003388:	b2d2      	uxtb	r2, r2
 800338a:	440b      	add	r3, r1
 800338c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003390:	e00a      	b.n	80033a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	b2da      	uxtb	r2, r3
 8003396:	4908      	ldr	r1, [pc, #32]	@ (80033b8 <__NVIC_SetPriority+0x50>)
 8003398:	79fb      	ldrb	r3, [r7, #7]
 800339a:	f003 030f 	and.w	r3, r3, #15
 800339e:	3b04      	subs	r3, #4
 80033a0:	0112      	lsls	r2, r2, #4
 80033a2:	b2d2      	uxtb	r2, r2
 80033a4:	440b      	add	r3, r1
 80033a6:	761a      	strb	r2, [r3, #24]
}
 80033a8:	bf00      	nop
 80033aa:	370c      	adds	r7, #12
 80033ac:	46bd      	mov	sp, r7
 80033ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b2:	4770      	bx	lr
 80033b4:	e000e100 	.word	0xe000e100
 80033b8:	e000ed00 	.word	0xe000ed00

080033bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033bc:	b480      	push	{r7}
 80033be:	b089      	sub	sp, #36	@ 0x24
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	60f8      	str	r0, [r7, #12]
 80033c4:	60b9      	str	r1, [r7, #8]
 80033c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	f003 0307 	and.w	r3, r3, #7
 80033ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	f1c3 0307 	rsb	r3, r3, #7
 80033d6:	2b04      	cmp	r3, #4
 80033d8:	bf28      	it	cs
 80033da:	2304      	movcs	r3, #4
 80033dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	3304      	adds	r3, #4
 80033e2:	2b06      	cmp	r3, #6
 80033e4:	d902      	bls.n	80033ec <NVIC_EncodePriority+0x30>
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	3b03      	subs	r3, #3
 80033ea:	e000      	b.n	80033ee <NVIC_EncodePriority+0x32>
 80033ec:	2300      	movs	r3, #0
 80033ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80033f4:	69bb      	ldr	r3, [r7, #24]
 80033f6:	fa02 f303 	lsl.w	r3, r2, r3
 80033fa:	43da      	mvns	r2, r3
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	401a      	ands	r2, r3
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003404:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	fa01 f303 	lsl.w	r3, r1, r3
 800340e:	43d9      	mvns	r1, r3
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003414:	4313      	orrs	r3, r2
         );
}
 8003416:	4618      	mov	r0, r3
 8003418:	3724      	adds	r7, #36	@ 0x24
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr

08003422 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003422:	b580      	push	{r7, lr}
 8003424:	b082      	sub	sp, #8
 8003426:	af00      	add	r7, sp, #0
 8003428:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f7ff ff4c 	bl	80032c8 <__NVIC_SetPriorityGrouping>
}
 8003430:	bf00      	nop
 8003432:	3708      	adds	r7, #8
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}

08003438 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b086      	sub	sp, #24
 800343c:	af00      	add	r7, sp, #0
 800343e:	4603      	mov	r3, r0
 8003440:	60b9      	str	r1, [r7, #8]
 8003442:	607a      	str	r2, [r7, #4]
 8003444:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003446:	f7ff ff63 	bl	8003310 <__NVIC_GetPriorityGrouping>
 800344a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800344c:	687a      	ldr	r2, [r7, #4]
 800344e:	68b9      	ldr	r1, [r7, #8]
 8003450:	6978      	ldr	r0, [r7, #20]
 8003452:	f7ff ffb3 	bl	80033bc <NVIC_EncodePriority>
 8003456:	4602      	mov	r2, r0
 8003458:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800345c:	4611      	mov	r1, r2
 800345e:	4618      	mov	r0, r3
 8003460:	f7ff ff82 	bl	8003368 <__NVIC_SetPriority>
}
 8003464:	bf00      	nop
 8003466:	3718      	adds	r7, #24
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}

0800346c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b082      	sub	sp, #8
 8003470:	af00      	add	r7, sp, #0
 8003472:	4603      	mov	r3, r0
 8003474:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800347a:	4618      	mov	r0, r3
 800347c:	f7ff ff56 	bl	800332c <__NVIC_EnableIRQ>
}
 8003480:	bf00      	nop
 8003482:	3708      	adds	r7, #8
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}

08003488 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003488:	b480      	push	{r7}
 800348a:	b085      	sub	sp, #20
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003490:	2300      	movs	r3, #0
 8003492:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800349a:	b2db      	uxtb	r3, r3
 800349c:	2b02      	cmp	r3, #2
 800349e:	d005      	beq.n	80034ac <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2204      	movs	r2, #4
 80034a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	73fb      	strb	r3, [r7, #15]
 80034aa:	e037      	b.n	800351c <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f022 020e 	bic.w	r2, r2, #14
 80034ba:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034c6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80034ca:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f022 0201 	bic.w	r2, r2, #1
 80034da:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034e0:	f003 021f 	and.w	r2, r3, #31
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e8:	2101      	movs	r1, #1
 80034ea:	fa01 f202 	lsl.w	r2, r1, r2
 80034ee:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034f4:	687a      	ldr	r2, [r7, #4]
 80034f6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80034f8:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d00c      	beq.n	800351c <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800350c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003510:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003516:	687a      	ldr	r2, [r7, #4]
 8003518:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800351a:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2201      	movs	r2, #1
 8003520:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800352c:	7bfb      	ldrb	r3, [r7, #15]
}
 800352e:	4618      	mov	r0, r3
 8003530:	3714      	adds	r7, #20
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr

0800353a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800353a:	b580      	push	{r7, lr}
 800353c:	b084      	sub	sp, #16
 800353e:	af00      	add	r7, sp, #0
 8003540:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003542:	2300      	movs	r3, #0
 8003544:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800354c:	b2db      	uxtb	r3, r3
 800354e:	2b02      	cmp	r3, #2
 8003550:	d00d      	beq.n	800356e <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2204      	movs	r2, #4
 8003556:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2201      	movs	r2, #1
 800355c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2200      	movs	r2, #0
 8003564:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	73fb      	strb	r3, [r7, #15]
 800356c:	e047      	b.n	80035fe <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f022 020e 	bic.w	r2, r2, #14
 800357c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f022 0201 	bic.w	r2, r2, #1
 800358c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003598:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800359c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035a2:	f003 021f 	and.w	r2, r3, #31
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035aa:	2101      	movs	r1, #1
 80035ac:	fa01 f202 	lsl.w	r2, r1, r2
 80035b0:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035b6:	687a      	ldr	r2, [r7, #4]
 80035b8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80035ba:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d00c      	beq.n	80035de <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035ce:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80035d2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035d8:	687a      	ldr	r2, [r7, #4]
 80035da:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80035dc:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2201      	movs	r2, #1
 80035e2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d003      	beq.n	80035fe <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	4798      	blx	r3
    }
  }
  return status;
 80035fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003600:	4618      	mov	r0, r3
 8003602:	3710      	adds	r7, #16
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}

08003608 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003608:	b480      	push	{r7}
 800360a:	b087      	sub	sp, #28
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
 8003610:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003612:	2300      	movs	r3, #0
 8003614:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003616:	e15a      	b.n	80038ce <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	2101      	movs	r1, #1
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	fa01 f303 	lsl.w	r3, r1, r3
 8003624:	4013      	ands	r3, r2
 8003626:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2b00      	cmp	r3, #0
 800362c:	f000 814c 	beq.w	80038c8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	f003 0303 	and.w	r3, r3, #3
 8003638:	2b01      	cmp	r3, #1
 800363a:	d005      	beq.n	8003648 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003644:	2b02      	cmp	r3, #2
 8003646:	d130      	bne.n	80036aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	005b      	lsls	r3, r3, #1
 8003652:	2203      	movs	r2, #3
 8003654:	fa02 f303 	lsl.w	r3, r2, r3
 8003658:	43db      	mvns	r3, r3
 800365a:	693a      	ldr	r2, [r7, #16]
 800365c:	4013      	ands	r3, r2
 800365e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	68da      	ldr	r2, [r3, #12]
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	005b      	lsls	r3, r3, #1
 8003668:	fa02 f303 	lsl.w	r3, r2, r3
 800366c:	693a      	ldr	r2, [r7, #16]
 800366e:	4313      	orrs	r3, r2
 8003670:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	693a      	ldr	r2, [r7, #16]
 8003676:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800367e:	2201      	movs	r2, #1
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	fa02 f303 	lsl.w	r3, r2, r3
 8003686:	43db      	mvns	r3, r3
 8003688:	693a      	ldr	r2, [r7, #16]
 800368a:	4013      	ands	r3, r2
 800368c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	091b      	lsrs	r3, r3, #4
 8003694:	f003 0201 	and.w	r2, r3, #1
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	fa02 f303 	lsl.w	r3, r2, r3
 800369e:	693a      	ldr	r2, [r7, #16]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	693a      	ldr	r2, [r7, #16]
 80036a8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f003 0303 	and.w	r3, r3, #3
 80036b2:	2b03      	cmp	r3, #3
 80036b4:	d017      	beq.n	80036e6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	68db      	ldr	r3, [r3, #12]
 80036ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	005b      	lsls	r3, r3, #1
 80036c0:	2203      	movs	r2, #3
 80036c2:	fa02 f303 	lsl.w	r3, r2, r3
 80036c6:	43db      	mvns	r3, r3
 80036c8:	693a      	ldr	r2, [r7, #16]
 80036ca:	4013      	ands	r3, r2
 80036cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	689a      	ldr	r2, [r3, #8]
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	005b      	lsls	r3, r3, #1
 80036d6:	fa02 f303 	lsl.w	r3, r2, r3
 80036da:	693a      	ldr	r2, [r7, #16]
 80036dc:	4313      	orrs	r3, r2
 80036de:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	693a      	ldr	r2, [r7, #16]
 80036e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	f003 0303 	and.w	r3, r3, #3
 80036ee:	2b02      	cmp	r3, #2
 80036f0:	d123      	bne.n	800373a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	08da      	lsrs	r2, r3, #3
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	3208      	adds	r2, #8
 80036fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	f003 0307 	and.w	r3, r3, #7
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	220f      	movs	r2, #15
 800370a:	fa02 f303 	lsl.w	r3, r2, r3
 800370e:	43db      	mvns	r3, r3
 8003710:	693a      	ldr	r2, [r7, #16]
 8003712:	4013      	ands	r3, r2
 8003714:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	691a      	ldr	r2, [r3, #16]
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	f003 0307 	and.w	r3, r3, #7
 8003720:	009b      	lsls	r3, r3, #2
 8003722:	fa02 f303 	lsl.w	r3, r2, r3
 8003726:	693a      	ldr	r2, [r7, #16]
 8003728:	4313      	orrs	r3, r2
 800372a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	08da      	lsrs	r2, r3, #3
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	3208      	adds	r2, #8
 8003734:	6939      	ldr	r1, [r7, #16]
 8003736:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	005b      	lsls	r3, r3, #1
 8003744:	2203      	movs	r2, #3
 8003746:	fa02 f303 	lsl.w	r3, r2, r3
 800374a:	43db      	mvns	r3, r3
 800374c:	693a      	ldr	r2, [r7, #16]
 800374e:	4013      	ands	r3, r2
 8003750:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	f003 0203 	and.w	r2, r3, #3
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	005b      	lsls	r3, r3, #1
 800375e:	fa02 f303 	lsl.w	r3, r2, r3
 8003762:	693a      	ldr	r2, [r7, #16]
 8003764:	4313      	orrs	r3, r2
 8003766:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	693a      	ldr	r2, [r7, #16]
 800376c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003776:	2b00      	cmp	r3, #0
 8003778:	f000 80a6 	beq.w	80038c8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800377c:	4b5b      	ldr	r3, [pc, #364]	@ (80038ec <HAL_GPIO_Init+0x2e4>)
 800377e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003780:	4a5a      	ldr	r2, [pc, #360]	@ (80038ec <HAL_GPIO_Init+0x2e4>)
 8003782:	f043 0301 	orr.w	r3, r3, #1
 8003786:	6613      	str	r3, [r2, #96]	@ 0x60
 8003788:	4b58      	ldr	r3, [pc, #352]	@ (80038ec <HAL_GPIO_Init+0x2e4>)
 800378a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800378c:	f003 0301 	and.w	r3, r3, #1
 8003790:	60bb      	str	r3, [r7, #8]
 8003792:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003794:	4a56      	ldr	r2, [pc, #344]	@ (80038f0 <HAL_GPIO_Init+0x2e8>)
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	089b      	lsrs	r3, r3, #2
 800379a:	3302      	adds	r3, #2
 800379c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	f003 0303 	and.w	r3, r3, #3
 80037a8:	009b      	lsls	r3, r3, #2
 80037aa:	220f      	movs	r2, #15
 80037ac:	fa02 f303 	lsl.w	r3, r2, r3
 80037b0:	43db      	mvns	r3, r3
 80037b2:	693a      	ldr	r2, [r7, #16]
 80037b4:	4013      	ands	r3, r2
 80037b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80037be:	d01f      	beq.n	8003800 <HAL_GPIO_Init+0x1f8>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	4a4c      	ldr	r2, [pc, #304]	@ (80038f4 <HAL_GPIO_Init+0x2ec>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d019      	beq.n	80037fc <HAL_GPIO_Init+0x1f4>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	4a4b      	ldr	r2, [pc, #300]	@ (80038f8 <HAL_GPIO_Init+0x2f0>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d013      	beq.n	80037f8 <HAL_GPIO_Init+0x1f0>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	4a4a      	ldr	r2, [pc, #296]	@ (80038fc <HAL_GPIO_Init+0x2f4>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d00d      	beq.n	80037f4 <HAL_GPIO_Init+0x1ec>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	4a49      	ldr	r2, [pc, #292]	@ (8003900 <HAL_GPIO_Init+0x2f8>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d007      	beq.n	80037f0 <HAL_GPIO_Init+0x1e8>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	4a48      	ldr	r2, [pc, #288]	@ (8003904 <HAL_GPIO_Init+0x2fc>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d101      	bne.n	80037ec <HAL_GPIO_Init+0x1e4>
 80037e8:	2305      	movs	r3, #5
 80037ea:	e00a      	b.n	8003802 <HAL_GPIO_Init+0x1fa>
 80037ec:	2306      	movs	r3, #6
 80037ee:	e008      	b.n	8003802 <HAL_GPIO_Init+0x1fa>
 80037f0:	2304      	movs	r3, #4
 80037f2:	e006      	b.n	8003802 <HAL_GPIO_Init+0x1fa>
 80037f4:	2303      	movs	r3, #3
 80037f6:	e004      	b.n	8003802 <HAL_GPIO_Init+0x1fa>
 80037f8:	2302      	movs	r3, #2
 80037fa:	e002      	b.n	8003802 <HAL_GPIO_Init+0x1fa>
 80037fc:	2301      	movs	r3, #1
 80037fe:	e000      	b.n	8003802 <HAL_GPIO_Init+0x1fa>
 8003800:	2300      	movs	r3, #0
 8003802:	697a      	ldr	r2, [r7, #20]
 8003804:	f002 0203 	and.w	r2, r2, #3
 8003808:	0092      	lsls	r2, r2, #2
 800380a:	4093      	lsls	r3, r2
 800380c:	693a      	ldr	r2, [r7, #16]
 800380e:	4313      	orrs	r3, r2
 8003810:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003812:	4937      	ldr	r1, [pc, #220]	@ (80038f0 <HAL_GPIO_Init+0x2e8>)
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	089b      	lsrs	r3, r3, #2
 8003818:	3302      	adds	r3, #2
 800381a:	693a      	ldr	r2, [r7, #16]
 800381c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003820:	4b39      	ldr	r3, [pc, #228]	@ (8003908 <HAL_GPIO_Init+0x300>)
 8003822:	689b      	ldr	r3, [r3, #8]
 8003824:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	43db      	mvns	r3, r3
 800382a:	693a      	ldr	r2, [r7, #16]
 800382c:	4013      	ands	r3, r2
 800382e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003838:	2b00      	cmp	r3, #0
 800383a:	d003      	beq.n	8003844 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800383c:	693a      	ldr	r2, [r7, #16]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	4313      	orrs	r3, r2
 8003842:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003844:	4a30      	ldr	r2, [pc, #192]	@ (8003908 <HAL_GPIO_Init+0x300>)
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800384a:	4b2f      	ldr	r3, [pc, #188]	@ (8003908 <HAL_GPIO_Init+0x300>)
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	43db      	mvns	r3, r3
 8003854:	693a      	ldr	r2, [r7, #16]
 8003856:	4013      	ands	r3, r2
 8003858:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003862:	2b00      	cmp	r3, #0
 8003864:	d003      	beq.n	800386e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003866:	693a      	ldr	r2, [r7, #16]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	4313      	orrs	r3, r2
 800386c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800386e:	4a26      	ldr	r2, [pc, #152]	@ (8003908 <HAL_GPIO_Init+0x300>)
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003874:	4b24      	ldr	r3, [pc, #144]	@ (8003908 <HAL_GPIO_Init+0x300>)
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	43db      	mvns	r3, r3
 800387e:	693a      	ldr	r2, [r7, #16]
 8003880:	4013      	ands	r3, r2
 8003882:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800388c:	2b00      	cmp	r3, #0
 800388e:	d003      	beq.n	8003898 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003890:	693a      	ldr	r2, [r7, #16]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	4313      	orrs	r3, r2
 8003896:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003898:	4a1b      	ldr	r2, [pc, #108]	@ (8003908 <HAL_GPIO_Init+0x300>)
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800389e:	4b1a      	ldr	r3, [pc, #104]	@ (8003908 <HAL_GPIO_Init+0x300>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	43db      	mvns	r3, r3
 80038a8:	693a      	ldr	r2, [r7, #16]
 80038aa:	4013      	ands	r3, r2
 80038ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d003      	beq.n	80038c2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80038ba:	693a      	ldr	r2, [r7, #16]
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	4313      	orrs	r3, r2
 80038c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80038c2:	4a11      	ldr	r2, [pc, #68]	@ (8003908 <HAL_GPIO_Init+0x300>)
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	3301      	adds	r3, #1
 80038cc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	fa22 f303 	lsr.w	r3, r2, r3
 80038d8:	2b00      	cmp	r3, #0
 80038da:	f47f ae9d 	bne.w	8003618 <HAL_GPIO_Init+0x10>
  }
}
 80038de:	bf00      	nop
 80038e0:	bf00      	nop
 80038e2:	371c      	adds	r7, #28
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr
 80038ec:	40021000 	.word	0x40021000
 80038f0:	40010000 	.word	0x40010000
 80038f4:	48000400 	.word	0x48000400
 80038f8:	48000800 	.word	0x48000800
 80038fc:	48000c00 	.word	0x48000c00
 8003900:	48001000 	.word	0x48001000
 8003904:	48001400 	.word	0x48001400
 8003908:	40010400 	.word	0x40010400

0800390c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
 8003914:	460b      	mov	r3, r1
 8003916:	807b      	strh	r3, [r7, #2]
 8003918:	4613      	mov	r3, r2
 800391a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800391c:	787b      	ldrb	r3, [r7, #1]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d003      	beq.n	800392a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003922:	887a      	ldrh	r2, [r7, #2]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003928:	e002      	b.n	8003930 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800392a:	887a      	ldrh	r2, [r7, #2]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003930:	bf00      	nop
 8003932:	370c      	adds	r7, #12
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr

0800393c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800393c:	b480      	push	{r7}
 800393e:	b085      	sub	sp, #20
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
 8003944:	460b      	mov	r3, r1
 8003946:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	695b      	ldr	r3, [r3, #20]
 800394c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800394e:	887a      	ldrh	r2, [r7, #2]
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	4013      	ands	r3, r2
 8003954:	041a      	lsls	r2, r3, #16
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	43d9      	mvns	r1, r3
 800395a:	887b      	ldrh	r3, [r7, #2]
 800395c:	400b      	ands	r3, r1
 800395e:	431a      	orrs	r2, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	619a      	str	r2, [r3, #24]
}
 8003964:	bf00      	nop
 8003966:	3714      	adds	r7, #20
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr

08003970 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
 8003976:	4603      	mov	r3, r0
 8003978:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800397a:	4b08      	ldr	r3, [pc, #32]	@ (800399c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800397c:	695a      	ldr	r2, [r3, #20]
 800397e:	88fb      	ldrh	r3, [r7, #6]
 8003980:	4013      	ands	r3, r2
 8003982:	2b00      	cmp	r3, #0
 8003984:	d006      	beq.n	8003994 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003986:	4a05      	ldr	r2, [pc, #20]	@ (800399c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003988:	88fb      	ldrh	r3, [r7, #6]
 800398a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800398c:	88fb      	ldrh	r3, [r7, #6]
 800398e:	4618      	mov	r0, r3
 8003990:	f000 f806 	bl	80039a0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003994:	bf00      	nop
 8003996:	3708      	adds	r7, #8
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}
 800399c:	40010400 	.word	0x40010400

080039a0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	4603      	mov	r3, r0
 80039a8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80039aa:	bf00      	nop
 80039ac:	370c      	adds	r7, #12
 80039ae:	46bd      	mov	sp, r7
 80039b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b4:	4770      	bx	lr
	...

080039b8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b085      	sub	sp, #20
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d141      	bne.n	8003a4a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80039c6:	4b4b      	ldr	r3, [pc, #300]	@ (8003af4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80039ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039d2:	d131      	bne.n	8003a38 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80039d4:	4b47      	ldr	r3, [pc, #284]	@ (8003af4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039da:	4a46      	ldr	r2, [pc, #280]	@ (8003af4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039e0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80039e4:	4b43      	ldr	r3, [pc, #268]	@ (8003af4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80039ec:	4a41      	ldr	r2, [pc, #260]	@ (8003af4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80039f2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80039f4:	4b40      	ldr	r3, [pc, #256]	@ (8003af8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2232      	movs	r2, #50	@ 0x32
 80039fa:	fb02 f303 	mul.w	r3, r2, r3
 80039fe:	4a3f      	ldr	r2, [pc, #252]	@ (8003afc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003a00:	fba2 2303 	umull	r2, r3, r2, r3
 8003a04:	0c9b      	lsrs	r3, r3, #18
 8003a06:	3301      	adds	r3, #1
 8003a08:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a0a:	e002      	b.n	8003a12 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	3b01      	subs	r3, #1
 8003a10:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a12:	4b38      	ldr	r3, [pc, #224]	@ (8003af4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a14:	695b      	ldr	r3, [r3, #20]
 8003a16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a1e:	d102      	bne.n	8003a26 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d1f2      	bne.n	8003a0c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003a26:	4b33      	ldr	r3, [pc, #204]	@ (8003af4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a28:	695b      	ldr	r3, [r3, #20]
 8003a2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a32:	d158      	bne.n	8003ae6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003a34:	2303      	movs	r3, #3
 8003a36:	e057      	b.n	8003ae8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a38:	4b2e      	ldr	r3, [pc, #184]	@ (8003af4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a3e:	4a2d      	ldr	r2, [pc, #180]	@ (8003af4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a44:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003a48:	e04d      	b.n	8003ae6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a50:	d141      	bne.n	8003ad6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a52:	4b28      	ldr	r3, [pc, #160]	@ (8003af4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003a5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a5e:	d131      	bne.n	8003ac4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a60:	4b24      	ldr	r3, [pc, #144]	@ (8003af4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a66:	4a23      	ldr	r2, [pc, #140]	@ (8003af4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a6c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a70:	4b20      	ldr	r3, [pc, #128]	@ (8003af4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003a78:	4a1e      	ldr	r2, [pc, #120]	@ (8003af4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003a7e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003a80:	4b1d      	ldr	r3, [pc, #116]	@ (8003af8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	2232      	movs	r2, #50	@ 0x32
 8003a86:	fb02 f303 	mul.w	r3, r2, r3
 8003a8a:	4a1c      	ldr	r2, [pc, #112]	@ (8003afc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003a8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a90:	0c9b      	lsrs	r3, r3, #18
 8003a92:	3301      	adds	r3, #1
 8003a94:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a96:	e002      	b.n	8003a9e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	3b01      	subs	r3, #1
 8003a9c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a9e:	4b15      	ldr	r3, [pc, #84]	@ (8003af4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003aa0:	695b      	ldr	r3, [r3, #20]
 8003aa2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003aa6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003aaa:	d102      	bne.n	8003ab2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d1f2      	bne.n	8003a98 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ab2:	4b10      	ldr	r3, [pc, #64]	@ (8003af4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ab4:	695b      	ldr	r3, [r3, #20]
 8003ab6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003aba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003abe:	d112      	bne.n	8003ae6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003ac0:	2303      	movs	r3, #3
 8003ac2:	e011      	b.n	8003ae8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003ac4:	4b0b      	ldr	r3, [pc, #44]	@ (8003af4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ac6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003aca:	4a0a      	ldr	r2, [pc, #40]	@ (8003af4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003acc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ad0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003ad4:	e007      	b.n	8003ae6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003ad6:	4b07      	ldr	r3, [pc, #28]	@ (8003af4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003ade:	4a05      	ldr	r2, [pc, #20]	@ (8003af4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ae0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003ae4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003ae6:	2300      	movs	r3, #0
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3714      	adds	r7, #20
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr
 8003af4:	40007000 	.word	0x40007000
 8003af8:	20000000 	.word	0x20000000
 8003afc:	431bde83 	.word	0x431bde83

08003b00 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003b00:	b480      	push	{r7}
 8003b02:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003b04:	4b05      	ldr	r3, [pc, #20]	@ (8003b1c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	4a04      	ldr	r2, [pc, #16]	@ (8003b1c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003b0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b0e:	6093      	str	r3, [r2, #8]
}
 8003b10:	bf00      	nop
 8003b12:	46bd      	mov	sp, r7
 8003b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b18:	4770      	bx	lr
 8003b1a:	bf00      	nop
 8003b1c:	40007000 	.word	0x40007000

08003b20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b088      	sub	sp, #32
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d101      	bne.n	8003b32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e2fe      	b.n	8004130 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0301 	and.w	r3, r3, #1
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d075      	beq.n	8003c2a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b3e:	4b97      	ldr	r3, [pc, #604]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	f003 030c 	and.w	r3, r3, #12
 8003b46:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b48:	4b94      	ldr	r3, [pc, #592]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003b4a:	68db      	ldr	r3, [r3, #12]
 8003b4c:	f003 0303 	and.w	r3, r3, #3
 8003b50:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003b52:	69bb      	ldr	r3, [r7, #24]
 8003b54:	2b0c      	cmp	r3, #12
 8003b56:	d102      	bne.n	8003b5e <HAL_RCC_OscConfig+0x3e>
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	2b03      	cmp	r3, #3
 8003b5c:	d002      	beq.n	8003b64 <HAL_RCC_OscConfig+0x44>
 8003b5e:	69bb      	ldr	r3, [r7, #24]
 8003b60:	2b08      	cmp	r3, #8
 8003b62:	d10b      	bne.n	8003b7c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b64:	4b8d      	ldr	r3, [pc, #564]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d05b      	beq.n	8003c28 <HAL_RCC_OscConfig+0x108>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d157      	bne.n	8003c28 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e2d9      	b.n	8004130 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b84:	d106      	bne.n	8003b94 <HAL_RCC_OscConfig+0x74>
 8003b86:	4b85      	ldr	r3, [pc, #532]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a84      	ldr	r2, [pc, #528]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003b8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b90:	6013      	str	r3, [r2, #0]
 8003b92:	e01d      	b.n	8003bd0 <HAL_RCC_OscConfig+0xb0>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b9c:	d10c      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x98>
 8003b9e:	4b7f      	ldr	r3, [pc, #508]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a7e      	ldr	r2, [pc, #504]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003ba4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ba8:	6013      	str	r3, [r2, #0]
 8003baa:	4b7c      	ldr	r3, [pc, #496]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a7b      	ldr	r2, [pc, #492]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003bb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bb4:	6013      	str	r3, [r2, #0]
 8003bb6:	e00b      	b.n	8003bd0 <HAL_RCC_OscConfig+0xb0>
 8003bb8:	4b78      	ldr	r3, [pc, #480]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a77      	ldr	r2, [pc, #476]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003bbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bc2:	6013      	str	r3, [r2, #0]
 8003bc4:	4b75      	ldr	r3, [pc, #468]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a74      	ldr	r2, [pc, #464]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003bca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d013      	beq.n	8003c00 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bd8:	f7fe fa6a 	bl	80020b0 <HAL_GetTick>
 8003bdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003bde:	e008      	b.n	8003bf2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003be0:	f7fe fa66 	bl	80020b0 <HAL_GetTick>
 8003be4:	4602      	mov	r2, r0
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	2b64      	cmp	r3, #100	@ 0x64
 8003bec:	d901      	bls.n	8003bf2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e29e      	b.n	8004130 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003bf2:	4b6a      	ldr	r3, [pc, #424]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d0f0      	beq.n	8003be0 <HAL_RCC_OscConfig+0xc0>
 8003bfe:	e014      	b.n	8003c2a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c00:	f7fe fa56 	bl	80020b0 <HAL_GetTick>
 8003c04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c06:	e008      	b.n	8003c1a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c08:	f7fe fa52 	bl	80020b0 <HAL_GetTick>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	2b64      	cmp	r3, #100	@ 0x64
 8003c14:	d901      	bls.n	8003c1a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	e28a      	b.n	8004130 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c1a:	4b60      	ldr	r3, [pc, #384]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d1f0      	bne.n	8003c08 <HAL_RCC_OscConfig+0xe8>
 8003c26:	e000      	b.n	8003c2a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 0302 	and.w	r3, r3, #2
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d075      	beq.n	8003d22 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c36:	4b59      	ldr	r3, [pc, #356]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	f003 030c 	and.w	r3, r3, #12
 8003c3e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c40:	4b56      	ldr	r3, [pc, #344]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003c42:	68db      	ldr	r3, [r3, #12]
 8003c44:	f003 0303 	and.w	r3, r3, #3
 8003c48:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003c4a:	69bb      	ldr	r3, [r7, #24]
 8003c4c:	2b0c      	cmp	r3, #12
 8003c4e:	d102      	bne.n	8003c56 <HAL_RCC_OscConfig+0x136>
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	2b02      	cmp	r3, #2
 8003c54:	d002      	beq.n	8003c5c <HAL_RCC_OscConfig+0x13c>
 8003c56:	69bb      	ldr	r3, [r7, #24]
 8003c58:	2b04      	cmp	r3, #4
 8003c5a:	d11f      	bne.n	8003c9c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c5c:	4b4f      	ldr	r3, [pc, #316]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d005      	beq.n	8003c74 <HAL_RCC_OscConfig+0x154>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d101      	bne.n	8003c74 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e25d      	b.n	8004130 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c74:	4b49      	ldr	r3, [pc, #292]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	691b      	ldr	r3, [r3, #16]
 8003c80:	061b      	lsls	r3, r3, #24
 8003c82:	4946      	ldr	r1, [pc, #280]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003c84:	4313      	orrs	r3, r2
 8003c86:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003c88:	4b45      	ldr	r3, [pc, #276]	@ (8003da0 <HAL_RCC_OscConfig+0x280>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f7fd f859 	bl	8000d44 <HAL_InitTick>
 8003c92:	4603      	mov	r3, r0
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d043      	beq.n	8003d20 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e249      	b.n	8004130 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d023      	beq.n	8003cec <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ca4:	4b3d      	ldr	r3, [pc, #244]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a3c      	ldr	r2, [pc, #240]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003caa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cb0:	f7fe f9fe 	bl	80020b0 <HAL_GetTick>
 8003cb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cb6:	e008      	b.n	8003cca <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cb8:	f7fe f9fa 	bl	80020b0 <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	2b02      	cmp	r3, #2
 8003cc4:	d901      	bls.n	8003cca <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e232      	b.n	8004130 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cca:	4b34      	ldr	r3, [pc, #208]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d0f0      	beq.n	8003cb8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cd6:	4b31      	ldr	r3, [pc, #196]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	691b      	ldr	r3, [r3, #16]
 8003ce2:	061b      	lsls	r3, r3, #24
 8003ce4:	492d      	ldr	r1, [pc, #180]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	604b      	str	r3, [r1, #4]
 8003cea:	e01a      	b.n	8003d22 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cec:	4b2b      	ldr	r3, [pc, #172]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a2a      	ldr	r2, [pc, #168]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003cf2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003cf6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cf8:	f7fe f9da 	bl	80020b0 <HAL_GetTick>
 8003cfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003cfe:	e008      	b.n	8003d12 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d00:	f7fe f9d6 	bl	80020b0 <HAL_GetTick>
 8003d04:	4602      	mov	r2, r0
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	1ad3      	subs	r3, r2, r3
 8003d0a:	2b02      	cmp	r3, #2
 8003d0c:	d901      	bls.n	8003d12 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003d0e:	2303      	movs	r3, #3
 8003d10:	e20e      	b.n	8004130 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d12:	4b22      	ldr	r3, [pc, #136]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d1f0      	bne.n	8003d00 <HAL_RCC_OscConfig+0x1e0>
 8003d1e:	e000      	b.n	8003d22 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d20:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0308 	and.w	r3, r3, #8
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d041      	beq.n	8003db2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	695b      	ldr	r3, [r3, #20]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d01c      	beq.n	8003d70 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d36:	4b19      	ldr	r3, [pc, #100]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003d38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d3c:	4a17      	ldr	r2, [pc, #92]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003d3e:	f043 0301 	orr.w	r3, r3, #1
 8003d42:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d46:	f7fe f9b3 	bl	80020b0 <HAL_GetTick>
 8003d4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d4c:	e008      	b.n	8003d60 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d4e:	f7fe f9af 	bl	80020b0 <HAL_GetTick>
 8003d52:	4602      	mov	r2, r0
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	1ad3      	subs	r3, r2, r3
 8003d58:	2b02      	cmp	r3, #2
 8003d5a:	d901      	bls.n	8003d60 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003d5c:	2303      	movs	r3, #3
 8003d5e:	e1e7      	b.n	8004130 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d60:	4b0e      	ldr	r3, [pc, #56]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003d62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d66:	f003 0302 	and.w	r3, r3, #2
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d0ef      	beq.n	8003d4e <HAL_RCC_OscConfig+0x22e>
 8003d6e:	e020      	b.n	8003db2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d70:	4b0a      	ldr	r3, [pc, #40]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003d72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d76:	4a09      	ldr	r2, [pc, #36]	@ (8003d9c <HAL_RCC_OscConfig+0x27c>)
 8003d78:	f023 0301 	bic.w	r3, r3, #1
 8003d7c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d80:	f7fe f996 	bl	80020b0 <HAL_GetTick>
 8003d84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d86:	e00d      	b.n	8003da4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d88:	f7fe f992 	bl	80020b0 <HAL_GetTick>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	2b02      	cmp	r3, #2
 8003d94:	d906      	bls.n	8003da4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003d96:	2303      	movs	r3, #3
 8003d98:	e1ca      	b.n	8004130 <HAL_RCC_OscConfig+0x610>
 8003d9a:	bf00      	nop
 8003d9c:	40021000 	.word	0x40021000
 8003da0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003da4:	4b8c      	ldr	r3, [pc, #560]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003da6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003daa:	f003 0302 	and.w	r3, r3, #2
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d1ea      	bne.n	8003d88 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 0304 	and.w	r3, r3, #4
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	f000 80a6 	beq.w	8003f0c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003dc4:	4b84      	ldr	r3, [pc, #528]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003dc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d101      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x2b4>
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	e000      	b.n	8003dd6 <HAL_RCC_OscConfig+0x2b6>
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d00d      	beq.n	8003df6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dda:	4b7f      	ldr	r3, [pc, #508]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dde:	4a7e      	ldr	r2, [pc, #504]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003de0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003de4:	6593      	str	r3, [r2, #88]	@ 0x58
 8003de6:	4b7c      	ldr	r3, [pc, #496]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003de8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dee:	60fb      	str	r3, [r7, #12]
 8003df0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003df2:	2301      	movs	r3, #1
 8003df4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003df6:	4b79      	ldr	r3, [pc, #484]	@ (8003fdc <HAL_RCC_OscConfig+0x4bc>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d118      	bne.n	8003e34 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e02:	4b76      	ldr	r3, [pc, #472]	@ (8003fdc <HAL_RCC_OscConfig+0x4bc>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a75      	ldr	r2, [pc, #468]	@ (8003fdc <HAL_RCC_OscConfig+0x4bc>)
 8003e08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e0e:	f7fe f94f 	bl	80020b0 <HAL_GetTick>
 8003e12:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e14:	e008      	b.n	8003e28 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e16:	f7fe f94b 	bl	80020b0 <HAL_GetTick>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	1ad3      	subs	r3, r2, r3
 8003e20:	2b02      	cmp	r3, #2
 8003e22:	d901      	bls.n	8003e28 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003e24:	2303      	movs	r3, #3
 8003e26:	e183      	b.n	8004130 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e28:	4b6c      	ldr	r3, [pc, #432]	@ (8003fdc <HAL_RCC_OscConfig+0x4bc>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d0f0      	beq.n	8003e16 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d108      	bne.n	8003e4e <HAL_RCC_OscConfig+0x32e>
 8003e3c:	4b66      	ldr	r3, [pc, #408]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e42:	4a65      	ldr	r2, [pc, #404]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003e44:	f043 0301 	orr.w	r3, r3, #1
 8003e48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e4c:	e024      	b.n	8003e98 <HAL_RCC_OscConfig+0x378>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	2b05      	cmp	r3, #5
 8003e54:	d110      	bne.n	8003e78 <HAL_RCC_OscConfig+0x358>
 8003e56:	4b60      	ldr	r3, [pc, #384]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003e58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e5c:	4a5e      	ldr	r2, [pc, #376]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003e5e:	f043 0304 	orr.w	r3, r3, #4
 8003e62:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e66:	4b5c      	ldr	r3, [pc, #368]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003e68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e6c:	4a5a      	ldr	r2, [pc, #360]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003e6e:	f043 0301 	orr.w	r3, r3, #1
 8003e72:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e76:	e00f      	b.n	8003e98 <HAL_RCC_OscConfig+0x378>
 8003e78:	4b57      	ldr	r3, [pc, #348]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e7e:	4a56      	ldr	r2, [pc, #344]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003e80:	f023 0301 	bic.w	r3, r3, #1
 8003e84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003e88:	4b53      	ldr	r3, [pc, #332]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003e8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e8e:	4a52      	ldr	r2, [pc, #328]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003e90:	f023 0304 	bic.w	r3, r3, #4
 8003e94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d016      	beq.n	8003ece <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ea0:	f7fe f906 	bl	80020b0 <HAL_GetTick>
 8003ea4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ea6:	e00a      	b.n	8003ebe <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ea8:	f7fe f902 	bl	80020b0 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e138      	b.n	8004130 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ebe:	4b46      	ldr	r3, [pc, #280]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003ec0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ec4:	f003 0302 	and.w	r3, r3, #2
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d0ed      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x388>
 8003ecc:	e015      	b.n	8003efa <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ece:	f7fe f8ef 	bl	80020b0 <HAL_GetTick>
 8003ed2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ed4:	e00a      	b.n	8003eec <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ed6:	f7fe f8eb 	bl	80020b0 <HAL_GetTick>
 8003eda:	4602      	mov	r2, r0
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	1ad3      	subs	r3, r2, r3
 8003ee0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d901      	bls.n	8003eec <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003ee8:	2303      	movs	r3, #3
 8003eea:	e121      	b.n	8004130 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003eec:	4b3a      	ldr	r3, [pc, #232]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ef2:	f003 0302 	and.w	r3, r3, #2
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d1ed      	bne.n	8003ed6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003efa:	7ffb      	ldrb	r3, [r7, #31]
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	d105      	bne.n	8003f0c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f00:	4b35      	ldr	r3, [pc, #212]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003f02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f04:	4a34      	ldr	r2, [pc, #208]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003f06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f0a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 0320 	and.w	r3, r3, #32
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d03c      	beq.n	8003f92 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	699b      	ldr	r3, [r3, #24]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d01c      	beq.n	8003f5a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003f20:	4b2d      	ldr	r3, [pc, #180]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003f22:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f26:	4a2c      	ldr	r2, [pc, #176]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003f28:	f043 0301 	orr.w	r3, r3, #1
 8003f2c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f30:	f7fe f8be 	bl	80020b0 <HAL_GetTick>
 8003f34:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003f36:	e008      	b.n	8003f4a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f38:	f7fe f8ba 	bl	80020b0 <HAL_GetTick>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	1ad3      	subs	r3, r2, r3
 8003f42:	2b02      	cmp	r3, #2
 8003f44:	d901      	bls.n	8003f4a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003f46:	2303      	movs	r3, #3
 8003f48:	e0f2      	b.n	8004130 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003f4a:	4b23      	ldr	r3, [pc, #140]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003f4c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f50:	f003 0302 	and.w	r3, r3, #2
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d0ef      	beq.n	8003f38 <HAL_RCC_OscConfig+0x418>
 8003f58:	e01b      	b.n	8003f92 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003f5a:	4b1f      	ldr	r3, [pc, #124]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003f5c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f60:	4a1d      	ldr	r2, [pc, #116]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003f62:	f023 0301 	bic.w	r3, r3, #1
 8003f66:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f6a:	f7fe f8a1 	bl	80020b0 <HAL_GetTick>
 8003f6e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003f70:	e008      	b.n	8003f84 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f72:	f7fe f89d 	bl	80020b0 <HAL_GetTick>
 8003f76:	4602      	mov	r2, r0
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	d901      	bls.n	8003f84 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003f80:	2303      	movs	r3, #3
 8003f82:	e0d5      	b.n	8004130 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003f84:	4b14      	ldr	r3, [pc, #80]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003f86:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f8a:	f003 0302 	and.w	r3, r3, #2
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d1ef      	bne.n	8003f72 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	69db      	ldr	r3, [r3, #28]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	f000 80c9 	beq.w	800412e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f9c:	4b0e      	ldr	r3, [pc, #56]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	f003 030c 	and.w	r3, r3, #12
 8003fa4:	2b0c      	cmp	r3, #12
 8003fa6:	f000 8083 	beq.w	80040b0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	69db      	ldr	r3, [r3, #28]
 8003fae:	2b02      	cmp	r3, #2
 8003fb0:	d15e      	bne.n	8004070 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fb2:	4b09      	ldr	r3, [pc, #36]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a08      	ldr	r2, [pc, #32]	@ (8003fd8 <HAL_RCC_OscConfig+0x4b8>)
 8003fb8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003fbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fbe:	f7fe f877 	bl	80020b0 <HAL_GetTick>
 8003fc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fc4:	e00c      	b.n	8003fe0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fc6:	f7fe f873 	bl	80020b0 <HAL_GetTick>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	1ad3      	subs	r3, r2, r3
 8003fd0:	2b02      	cmp	r3, #2
 8003fd2:	d905      	bls.n	8003fe0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	e0ab      	b.n	8004130 <HAL_RCC_OscConfig+0x610>
 8003fd8:	40021000 	.word	0x40021000
 8003fdc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fe0:	4b55      	ldr	r3, [pc, #340]	@ (8004138 <HAL_RCC_OscConfig+0x618>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d1ec      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fec:	4b52      	ldr	r3, [pc, #328]	@ (8004138 <HAL_RCC_OscConfig+0x618>)
 8003fee:	68da      	ldr	r2, [r3, #12]
 8003ff0:	4b52      	ldr	r3, [pc, #328]	@ (800413c <HAL_RCC_OscConfig+0x61c>)
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	687a      	ldr	r2, [r7, #4]
 8003ff6:	6a11      	ldr	r1, [r2, #32]
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003ffc:	3a01      	subs	r2, #1
 8003ffe:	0112      	lsls	r2, r2, #4
 8004000:	4311      	orrs	r1, r2
 8004002:	687a      	ldr	r2, [r7, #4]
 8004004:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004006:	0212      	lsls	r2, r2, #8
 8004008:	4311      	orrs	r1, r2
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800400e:	0852      	lsrs	r2, r2, #1
 8004010:	3a01      	subs	r2, #1
 8004012:	0552      	lsls	r2, r2, #21
 8004014:	4311      	orrs	r1, r2
 8004016:	687a      	ldr	r2, [r7, #4]
 8004018:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800401a:	0852      	lsrs	r2, r2, #1
 800401c:	3a01      	subs	r2, #1
 800401e:	0652      	lsls	r2, r2, #25
 8004020:	4311      	orrs	r1, r2
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004026:	06d2      	lsls	r2, r2, #27
 8004028:	430a      	orrs	r2, r1
 800402a:	4943      	ldr	r1, [pc, #268]	@ (8004138 <HAL_RCC_OscConfig+0x618>)
 800402c:	4313      	orrs	r3, r2
 800402e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004030:	4b41      	ldr	r3, [pc, #260]	@ (8004138 <HAL_RCC_OscConfig+0x618>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a40      	ldr	r2, [pc, #256]	@ (8004138 <HAL_RCC_OscConfig+0x618>)
 8004036:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800403a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800403c:	4b3e      	ldr	r3, [pc, #248]	@ (8004138 <HAL_RCC_OscConfig+0x618>)
 800403e:	68db      	ldr	r3, [r3, #12]
 8004040:	4a3d      	ldr	r2, [pc, #244]	@ (8004138 <HAL_RCC_OscConfig+0x618>)
 8004042:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004046:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004048:	f7fe f832 	bl	80020b0 <HAL_GetTick>
 800404c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800404e:	e008      	b.n	8004062 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004050:	f7fe f82e 	bl	80020b0 <HAL_GetTick>
 8004054:	4602      	mov	r2, r0
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	2b02      	cmp	r3, #2
 800405c:	d901      	bls.n	8004062 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	e066      	b.n	8004130 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004062:	4b35      	ldr	r3, [pc, #212]	@ (8004138 <HAL_RCC_OscConfig+0x618>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800406a:	2b00      	cmp	r3, #0
 800406c:	d0f0      	beq.n	8004050 <HAL_RCC_OscConfig+0x530>
 800406e:	e05e      	b.n	800412e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004070:	4b31      	ldr	r3, [pc, #196]	@ (8004138 <HAL_RCC_OscConfig+0x618>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a30      	ldr	r2, [pc, #192]	@ (8004138 <HAL_RCC_OscConfig+0x618>)
 8004076:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800407a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800407c:	f7fe f818 	bl	80020b0 <HAL_GetTick>
 8004080:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004082:	e008      	b.n	8004096 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004084:	f7fe f814 	bl	80020b0 <HAL_GetTick>
 8004088:	4602      	mov	r2, r0
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	2b02      	cmp	r3, #2
 8004090:	d901      	bls.n	8004096 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004092:	2303      	movs	r3, #3
 8004094:	e04c      	b.n	8004130 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004096:	4b28      	ldr	r3, [pc, #160]	@ (8004138 <HAL_RCC_OscConfig+0x618>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d1f0      	bne.n	8004084 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80040a2:	4b25      	ldr	r3, [pc, #148]	@ (8004138 <HAL_RCC_OscConfig+0x618>)
 80040a4:	68da      	ldr	r2, [r3, #12]
 80040a6:	4924      	ldr	r1, [pc, #144]	@ (8004138 <HAL_RCC_OscConfig+0x618>)
 80040a8:	4b25      	ldr	r3, [pc, #148]	@ (8004140 <HAL_RCC_OscConfig+0x620>)
 80040aa:	4013      	ands	r3, r2
 80040ac:	60cb      	str	r3, [r1, #12]
 80040ae:	e03e      	b.n	800412e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	69db      	ldr	r3, [r3, #28]
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d101      	bne.n	80040bc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	e039      	b.n	8004130 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80040bc:	4b1e      	ldr	r3, [pc, #120]	@ (8004138 <HAL_RCC_OscConfig+0x618>)
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	f003 0203 	and.w	r2, r3, #3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6a1b      	ldr	r3, [r3, #32]
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d12c      	bne.n	800412a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040da:	3b01      	subs	r3, #1
 80040dc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040de:	429a      	cmp	r2, r3
 80040e0:	d123      	bne.n	800412a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040ec:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80040ee:	429a      	cmp	r2, r3
 80040f0:	d11b      	bne.n	800412a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040fc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80040fe:	429a      	cmp	r2, r3
 8004100:	d113      	bne.n	800412a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800410c:	085b      	lsrs	r3, r3, #1
 800410e:	3b01      	subs	r3, #1
 8004110:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004112:	429a      	cmp	r2, r3
 8004114:	d109      	bne.n	800412a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004120:	085b      	lsrs	r3, r3, #1
 8004122:	3b01      	subs	r3, #1
 8004124:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004126:	429a      	cmp	r2, r3
 8004128:	d001      	beq.n	800412e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e000      	b.n	8004130 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800412e:	2300      	movs	r3, #0
}
 8004130:	4618      	mov	r0, r3
 8004132:	3720      	adds	r7, #32
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}
 8004138:	40021000 	.word	0x40021000
 800413c:	019f800c 	.word	0x019f800c
 8004140:	feeefffc 	.word	0xfeeefffc

08004144 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b086      	sub	sp, #24
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
 800414c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800414e:	2300      	movs	r3, #0
 8004150:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d101      	bne.n	800415c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e11e      	b.n	800439a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800415c:	4b91      	ldr	r3, [pc, #580]	@ (80043a4 <HAL_RCC_ClockConfig+0x260>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f003 030f 	and.w	r3, r3, #15
 8004164:	683a      	ldr	r2, [r7, #0]
 8004166:	429a      	cmp	r2, r3
 8004168:	d910      	bls.n	800418c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800416a:	4b8e      	ldr	r3, [pc, #568]	@ (80043a4 <HAL_RCC_ClockConfig+0x260>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f023 020f 	bic.w	r2, r3, #15
 8004172:	498c      	ldr	r1, [pc, #560]	@ (80043a4 <HAL_RCC_ClockConfig+0x260>)
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	4313      	orrs	r3, r2
 8004178:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800417a:	4b8a      	ldr	r3, [pc, #552]	@ (80043a4 <HAL_RCC_ClockConfig+0x260>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 030f 	and.w	r3, r3, #15
 8004182:	683a      	ldr	r2, [r7, #0]
 8004184:	429a      	cmp	r2, r3
 8004186:	d001      	beq.n	800418c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	e106      	b.n	800439a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 0301 	and.w	r3, r3, #1
 8004194:	2b00      	cmp	r3, #0
 8004196:	d073      	beq.n	8004280 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	2b03      	cmp	r3, #3
 800419e:	d129      	bne.n	80041f4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041a0:	4b81      	ldr	r3, [pc, #516]	@ (80043a8 <HAL_RCC_ClockConfig+0x264>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d101      	bne.n	80041b0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e0f4      	b.n	800439a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80041b0:	f000 f9d0 	bl	8004554 <RCC_GetSysClockFreqFromPLLSource>
 80041b4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	4a7c      	ldr	r2, [pc, #496]	@ (80043ac <HAL_RCC_ClockConfig+0x268>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d93f      	bls.n	800423e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80041be:	4b7a      	ldr	r3, [pc, #488]	@ (80043a8 <HAL_RCC_ClockConfig+0x264>)
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d009      	beq.n	80041de <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d033      	beq.n	800423e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d12f      	bne.n	800423e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80041de:	4b72      	ldr	r3, [pc, #456]	@ (80043a8 <HAL_RCC_ClockConfig+0x264>)
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80041e6:	4a70      	ldr	r2, [pc, #448]	@ (80043a8 <HAL_RCC_ClockConfig+0x264>)
 80041e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041ec:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80041ee:	2380      	movs	r3, #128	@ 0x80
 80041f0:	617b      	str	r3, [r7, #20]
 80041f2:	e024      	b.n	800423e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	2b02      	cmp	r3, #2
 80041fa:	d107      	bne.n	800420c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80041fc:	4b6a      	ldr	r3, [pc, #424]	@ (80043a8 <HAL_RCC_ClockConfig+0x264>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004204:	2b00      	cmp	r3, #0
 8004206:	d109      	bne.n	800421c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e0c6      	b.n	800439a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800420c:	4b66      	ldr	r3, [pc, #408]	@ (80043a8 <HAL_RCC_ClockConfig+0x264>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004214:	2b00      	cmp	r3, #0
 8004216:	d101      	bne.n	800421c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e0be      	b.n	800439a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800421c:	f000 f8ce 	bl	80043bc <HAL_RCC_GetSysClockFreq>
 8004220:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	4a61      	ldr	r2, [pc, #388]	@ (80043ac <HAL_RCC_ClockConfig+0x268>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d909      	bls.n	800423e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800422a:	4b5f      	ldr	r3, [pc, #380]	@ (80043a8 <HAL_RCC_ClockConfig+0x264>)
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004232:	4a5d      	ldr	r2, [pc, #372]	@ (80043a8 <HAL_RCC_ClockConfig+0x264>)
 8004234:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004238:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800423a:	2380      	movs	r3, #128	@ 0x80
 800423c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800423e:	4b5a      	ldr	r3, [pc, #360]	@ (80043a8 <HAL_RCC_ClockConfig+0x264>)
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	f023 0203 	bic.w	r2, r3, #3
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	4957      	ldr	r1, [pc, #348]	@ (80043a8 <HAL_RCC_ClockConfig+0x264>)
 800424c:	4313      	orrs	r3, r2
 800424e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004250:	f7fd ff2e 	bl	80020b0 <HAL_GetTick>
 8004254:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004256:	e00a      	b.n	800426e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004258:	f7fd ff2a 	bl	80020b0 <HAL_GetTick>
 800425c:	4602      	mov	r2, r0
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	1ad3      	subs	r3, r2, r3
 8004262:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004266:	4293      	cmp	r3, r2
 8004268:	d901      	bls.n	800426e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800426a:	2303      	movs	r3, #3
 800426c:	e095      	b.n	800439a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800426e:	4b4e      	ldr	r3, [pc, #312]	@ (80043a8 <HAL_RCC_ClockConfig+0x264>)
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	f003 020c 	and.w	r2, r3, #12
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	429a      	cmp	r2, r3
 800427e:	d1eb      	bne.n	8004258 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0302 	and.w	r3, r3, #2
 8004288:	2b00      	cmp	r3, #0
 800428a:	d023      	beq.n	80042d4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 0304 	and.w	r3, r3, #4
 8004294:	2b00      	cmp	r3, #0
 8004296:	d005      	beq.n	80042a4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004298:	4b43      	ldr	r3, [pc, #268]	@ (80043a8 <HAL_RCC_ClockConfig+0x264>)
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	4a42      	ldr	r2, [pc, #264]	@ (80043a8 <HAL_RCC_ClockConfig+0x264>)
 800429e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80042a2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0308 	and.w	r3, r3, #8
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d007      	beq.n	80042c0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80042b0:	4b3d      	ldr	r3, [pc, #244]	@ (80043a8 <HAL_RCC_ClockConfig+0x264>)
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80042b8:	4a3b      	ldr	r2, [pc, #236]	@ (80043a8 <HAL_RCC_ClockConfig+0x264>)
 80042ba:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80042be:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042c0:	4b39      	ldr	r3, [pc, #228]	@ (80043a8 <HAL_RCC_ClockConfig+0x264>)
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	4936      	ldr	r1, [pc, #216]	@ (80043a8 <HAL_RCC_ClockConfig+0x264>)
 80042ce:	4313      	orrs	r3, r2
 80042d0:	608b      	str	r3, [r1, #8]
 80042d2:	e008      	b.n	80042e6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	2b80      	cmp	r3, #128	@ 0x80
 80042d8:	d105      	bne.n	80042e6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80042da:	4b33      	ldr	r3, [pc, #204]	@ (80043a8 <HAL_RCC_ClockConfig+0x264>)
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	4a32      	ldr	r2, [pc, #200]	@ (80043a8 <HAL_RCC_ClockConfig+0x264>)
 80042e0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80042e4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042e6:	4b2f      	ldr	r3, [pc, #188]	@ (80043a4 <HAL_RCC_ClockConfig+0x260>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 030f 	and.w	r3, r3, #15
 80042ee:	683a      	ldr	r2, [r7, #0]
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d21d      	bcs.n	8004330 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042f4:	4b2b      	ldr	r3, [pc, #172]	@ (80043a4 <HAL_RCC_ClockConfig+0x260>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f023 020f 	bic.w	r2, r3, #15
 80042fc:	4929      	ldr	r1, [pc, #164]	@ (80043a4 <HAL_RCC_ClockConfig+0x260>)
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	4313      	orrs	r3, r2
 8004302:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004304:	f7fd fed4 	bl	80020b0 <HAL_GetTick>
 8004308:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800430a:	e00a      	b.n	8004322 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800430c:	f7fd fed0 	bl	80020b0 <HAL_GetTick>
 8004310:	4602      	mov	r2, r0
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	f241 3288 	movw	r2, #5000	@ 0x1388
 800431a:	4293      	cmp	r3, r2
 800431c:	d901      	bls.n	8004322 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e03b      	b.n	800439a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004322:	4b20      	ldr	r3, [pc, #128]	@ (80043a4 <HAL_RCC_ClockConfig+0x260>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 030f 	and.w	r3, r3, #15
 800432a:	683a      	ldr	r2, [r7, #0]
 800432c:	429a      	cmp	r2, r3
 800432e:	d1ed      	bne.n	800430c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 0304 	and.w	r3, r3, #4
 8004338:	2b00      	cmp	r3, #0
 800433a:	d008      	beq.n	800434e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800433c:	4b1a      	ldr	r3, [pc, #104]	@ (80043a8 <HAL_RCC_ClockConfig+0x264>)
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	68db      	ldr	r3, [r3, #12]
 8004348:	4917      	ldr	r1, [pc, #92]	@ (80043a8 <HAL_RCC_ClockConfig+0x264>)
 800434a:	4313      	orrs	r3, r2
 800434c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f003 0308 	and.w	r3, r3, #8
 8004356:	2b00      	cmp	r3, #0
 8004358:	d009      	beq.n	800436e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800435a:	4b13      	ldr	r3, [pc, #76]	@ (80043a8 <HAL_RCC_ClockConfig+0x264>)
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	691b      	ldr	r3, [r3, #16]
 8004366:	00db      	lsls	r3, r3, #3
 8004368:	490f      	ldr	r1, [pc, #60]	@ (80043a8 <HAL_RCC_ClockConfig+0x264>)
 800436a:	4313      	orrs	r3, r2
 800436c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800436e:	f000 f825 	bl	80043bc <HAL_RCC_GetSysClockFreq>
 8004372:	4602      	mov	r2, r0
 8004374:	4b0c      	ldr	r3, [pc, #48]	@ (80043a8 <HAL_RCC_ClockConfig+0x264>)
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	091b      	lsrs	r3, r3, #4
 800437a:	f003 030f 	and.w	r3, r3, #15
 800437e:	490c      	ldr	r1, [pc, #48]	@ (80043b0 <HAL_RCC_ClockConfig+0x26c>)
 8004380:	5ccb      	ldrb	r3, [r1, r3]
 8004382:	f003 031f 	and.w	r3, r3, #31
 8004386:	fa22 f303 	lsr.w	r3, r2, r3
 800438a:	4a0a      	ldr	r2, [pc, #40]	@ (80043b4 <HAL_RCC_ClockConfig+0x270>)
 800438c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800438e:	4b0a      	ldr	r3, [pc, #40]	@ (80043b8 <HAL_RCC_ClockConfig+0x274>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4618      	mov	r0, r3
 8004394:	f7fc fcd6 	bl	8000d44 <HAL_InitTick>
 8004398:	4603      	mov	r3, r0
}
 800439a:	4618      	mov	r0, r3
 800439c:	3718      	adds	r7, #24
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop
 80043a4:	40022000 	.word	0x40022000
 80043a8:	40021000 	.word	0x40021000
 80043ac:	04c4b400 	.word	0x04c4b400
 80043b0:	08009f5c 	.word	0x08009f5c
 80043b4:	20000000 	.word	0x20000000
 80043b8:	20000004 	.word	0x20000004

080043bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043bc:	b480      	push	{r7}
 80043be:	b087      	sub	sp, #28
 80043c0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80043c2:	4b2c      	ldr	r3, [pc, #176]	@ (8004474 <HAL_RCC_GetSysClockFreq+0xb8>)
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	f003 030c 	and.w	r3, r3, #12
 80043ca:	2b04      	cmp	r3, #4
 80043cc:	d102      	bne.n	80043d4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80043ce:	4b2a      	ldr	r3, [pc, #168]	@ (8004478 <HAL_RCC_GetSysClockFreq+0xbc>)
 80043d0:	613b      	str	r3, [r7, #16]
 80043d2:	e047      	b.n	8004464 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80043d4:	4b27      	ldr	r3, [pc, #156]	@ (8004474 <HAL_RCC_GetSysClockFreq+0xb8>)
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	f003 030c 	and.w	r3, r3, #12
 80043dc:	2b08      	cmp	r3, #8
 80043de:	d102      	bne.n	80043e6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80043e0:	4b26      	ldr	r3, [pc, #152]	@ (800447c <HAL_RCC_GetSysClockFreq+0xc0>)
 80043e2:	613b      	str	r3, [r7, #16]
 80043e4:	e03e      	b.n	8004464 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80043e6:	4b23      	ldr	r3, [pc, #140]	@ (8004474 <HAL_RCC_GetSysClockFreq+0xb8>)
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	f003 030c 	and.w	r3, r3, #12
 80043ee:	2b0c      	cmp	r3, #12
 80043f0:	d136      	bne.n	8004460 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80043f2:	4b20      	ldr	r3, [pc, #128]	@ (8004474 <HAL_RCC_GetSysClockFreq+0xb8>)
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	f003 0303 	and.w	r3, r3, #3
 80043fa:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80043fc:	4b1d      	ldr	r3, [pc, #116]	@ (8004474 <HAL_RCC_GetSysClockFreq+0xb8>)
 80043fe:	68db      	ldr	r3, [r3, #12]
 8004400:	091b      	lsrs	r3, r3, #4
 8004402:	f003 030f 	and.w	r3, r3, #15
 8004406:	3301      	adds	r3, #1
 8004408:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2b03      	cmp	r3, #3
 800440e:	d10c      	bne.n	800442a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004410:	4a1a      	ldr	r2, [pc, #104]	@ (800447c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	fbb2 f3f3 	udiv	r3, r2, r3
 8004418:	4a16      	ldr	r2, [pc, #88]	@ (8004474 <HAL_RCC_GetSysClockFreq+0xb8>)
 800441a:	68d2      	ldr	r2, [r2, #12]
 800441c:	0a12      	lsrs	r2, r2, #8
 800441e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004422:	fb02 f303 	mul.w	r3, r2, r3
 8004426:	617b      	str	r3, [r7, #20]
      break;
 8004428:	e00c      	b.n	8004444 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800442a:	4a13      	ldr	r2, [pc, #76]	@ (8004478 <HAL_RCC_GetSysClockFreq+0xbc>)
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004432:	4a10      	ldr	r2, [pc, #64]	@ (8004474 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004434:	68d2      	ldr	r2, [r2, #12]
 8004436:	0a12      	lsrs	r2, r2, #8
 8004438:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800443c:	fb02 f303 	mul.w	r3, r2, r3
 8004440:	617b      	str	r3, [r7, #20]
      break;
 8004442:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004444:	4b0b      	ldr	r3, [pc, #44]	@ (8004474 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004446:	68db      	ldr	r3, [r3, #12]
 8004448:	0e5b      	lsrs	r3, r3, #25
 800444a:	f003 0303 	and.w	r3, r3, #3
 800444e:	3301      	adds	r3, #1
 8004450:	005b      	lsls	r3, r3, #1
 8004452:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004454:	697a      	ldr	r2, [r7, #20]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	fbb2 f3f3 	udiv	r3, r2, r3
 800445c:	613b      	str	r3, [r7, #16]
 800445e:	e001      	b.n	8004464 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004460:	2300      	movs	r3, #0
 8004462:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004464:	693b      	ldr	r3, [r7, #16]
}
 8004466:	4618      	mov	r0, r3
 8004468:	371c      	adds	r7, #28
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr
 8004472:	bf00      	nop
 8004474:	40021000 	.word	0x40021000
 8004478:	00f42400 	.word	0x00f42400
 800447c:	016e3600 	.word	0x016e3600

08004480 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004480:	b480      	push	{r7}
 8004482:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004484:	4b03      	ldr	r3, [pc, #12]	@ (8004494 <HAL_RCC_GetHCLKFreq+0x14>)
 8004486:	681b      	ldr	r3, [r3, #0]
}
 8004488:	4618      	mov	r0, r3
 800448a:	46bd      	mov	sp, r7
 800448c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004490:	4770      	bx	lr
 8004492:	bf00      	nop
 8004494:	20000000 	.word	0x20000000

08004498 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800449c:	f7ff fff0 	bl	8004480 <HAL_RCC_GetHCLKFreq>
 80044a0:	4602      	mov	r2, r0
 80044a2:	4b06      	ldr	r3, [pc, #24]	@ (80044bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	0a1b      	lsrs	r3, r3, #8
 80044a8:	f003 0307 	and.w	r3, r3, #7
 80044ac:	4904      	ldr	r1, [pc, #16]	@ (80044c0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80044ae:	5ccb      	ldrb	r3, [r1, r3]
 80044b0:	f003 031f 	and.w	r3, r3, #31
 80044b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	bd80      	pop	{r7, pc}
 80044bc:	40021000 	.word	0x40021000
 80044c0:	08009f6c 	.word	0x08009f6c

080044c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80044c8:	f7ff ffda 	bl	8004480 <HAL_RCC_GetHCLKFreq>
 80044cc:	4602      	mov	r2, r0
 80044ce:	4b06      	ldr	r3, [pc, #24]	@ (80044e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	0adb      	lsrs	r3, r3, #11
 80044d4:	f003 0307 	and.w	r3, r3, #7
 80044d8:	4904      	ldr	r1, [pc, #16]	@ (80044ec <HAL_RCC_GetPCLK2Freq+0x28>)
 80044da:	5ccb      	ldrb	r3, [r1, r3]
 80044dc:	f003 031f 	and.w	r3, r3, #31
 80044e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	bd80      	pop	{r7, pc}
 80044e8:	40021000 	.word	0x40021000
 80044ec:	08009f6c 	.word	0x08009f6c

080044f0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b083      	sub	sp, #12
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
 80044f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	220f      	movs	r2, #15
 80044fe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004500:	4b12      	ldr	r3, [pc, #72]	@ (800454c <HAL_RCC_GetClockConfig+0x5c>)
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	f003 0203 	and.w	r2, r3, #3
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800450c:	4b0f      	ldr	r3, [pc, #60]	@ (800454c <HAL_RCC_GetClockConfig+0x5c>)
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004518:	4b0c      	ldr	r3, [pc, #48]	@ (800454c <HAL_RCC_GetClockConfig+0x5c>)
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004524:	4b09      	ldr	r3, [pc, #36]	@ (800454c <HAL_RCC_GetClockConfig+0x5c>)
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	08db      	lsrs	r3, r3, #3
 800452a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004532:	4b07      	ldr	r3, [pc, #28]	@ (8004550 <HAL_RCC_GetClockConfig+0x60>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 020f 	and.w	r2, r3, #15
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	601a      	str	r2, [r3, #0]
}
 800453e:	bf00      	nop
 8004540:	370c      	adds	r7, #12
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr
 800454a:	bf00      	nop
 800454c:	40021000 	.word	0x40021000
 8004550:	40022000 	.word	0x40022000

08004554 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004554:	b480      	push	{r7}
 8004556:	b087      	sub	sp, #28
 8004558:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800455a:	4b1e      	ldr	r3, [pc, #120]	@ (80045d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800455c:	68db      	ldr	r3, [r3, #12]
 800455e:	f003 0303 	and.w	r3, r3, #3
 8004562:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004564:	4b1b      	ldr	r3, [pc, #108]	@ (80045d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	091b      	lsrs	r3, r3, #4
 800456a:	f003 030f 	and.w	r3, r3, #15
 800456e:	3301      	adds	r3, #1
 8004570:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	2b03      	cmp	r3, #3
 8004576:	d10c      	bne.n	8004592 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004578:	4a17      	ldr	r2, [pc, #92]	@ (80045d8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004580:	4a14      	ldr	r2, [pc, #80]	@ (80045d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004582:	68d2      	ldr	r2, [r2, #12]
 8004584:	0a12      	lsrs	r2, r2, #8
 8004586:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800458a:	fb02 f303 	mul.w	r3, r2, r3
 800458e:	617b      	str	r3, [r7, #20]
    break;
 8004590:	e00c      	b.n	80045ac <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004592:	4a12      	ldr	r2, [pc, #72]	@ (80045dc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	fbb2 f3f3 	udiv	r3, r2, r3
 800459a:	4a0e      	ldr	r2, [pc, #56]	@ (80045d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800459c:	68d2      	ldr	r2, [r2, #12]
 800459e:	0a12      	lsrs	r2, r2, #8
 80045a0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80045a4:	fb02 f303 	mul.w	r3, r2, r3
 80045a8:	617b      	str	r3, [r7, #20]
    break;
 80045aa:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80045ac:	4b09      	ldr	r3, [pc, #36]	@ (80045d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	0e5b      	lsrs	r3, r3, #25
 80045b2:	f003 0303 	and.w	r3, r3, #3
 80045b6:	3301      	adds	r3, #1
 80045b8:	005b      	lsls	r3, r3, #1
 80045ba:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80045bc:	697a      	ldr	r2, [r7, #20]
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80045c4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80045c6:	687b      	ldr	r3, [r7, #4]
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	371c      	adds	r7, #28
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr
 80045d4:	40021000 	.word	0x40021000
 80045d8:	016e3600 	.word	0x016e3600
 80045dc:	00f42400 	.word	0x00f42400

080045e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b086      	sub	sp, #24
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80045e8:	2300      	movs	r3, #0
 80045ea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80045ec:	2300      	movs	r3, #0
 80045ee:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	f000 8098 	beq.w	800472e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045fe:	2300      	movs	r3, #0
 8004600:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004602:	4b43      	ldr	r3, [pc, #268]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004604:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004606:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800460a:	2b00      	cmp	r3, #0
 800460c:	d10d      	bne.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800460e:	4b40      	ldr	r3, [pc, #256]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004610:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004612:	4a3f      	ldr	r2, [pc, #252]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004614:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004618:	6593      	str	r3, [r2, #88]	@ 0x58
 800461a:	4b3d      	ldr	r3, [pc, #244]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800461c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800461e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004622:	60bb      	str	r3, [r7, #8]
 8004624:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004626:	2301      	movs	r3, #1
 8004628:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800462a:	4b3a      	ldr	r3, [pc, #232]	@ (8004714 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a39      	ldr	r2, [pc, #228]	@ (8004714 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004630:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004634:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004636:	f7fd fd3b 	bl	80020b0 <HAL_GetTick>
 800463a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800463c:	e009      	b.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800463e:	f7fd fd37 	bl	80020b0 <HAL_GetTick>
 8004642:	4602      	mov	r2, r0
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	1ad3      	subs	r3, r2, r3
 8004648:	2b02      	cmp	r3, #2
 800464a:	d902      	bls.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800464c:	2303      	movs	r3, #3
 800464e:	74fb      	strb	r3, [r7, #19]
        break;
 8004650:	e005      	b.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004652:	4b30      	ldr	r3, [pc, #192]	@ (8004714 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800465a:	2b00      	cmp	r3, #0
 800465c:	d0ef      	beq.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800465e:	7cfb      	ldrb	r3, [r7, #19]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d159      	bne.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004664:	4b2a      	ldr	r3, [pc, #168]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004666:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800466a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800466e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d01e      	beq.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800467a:	697a      	ldr	r2, [r7, #20]
 800467c:	429a      	cmp	r2, r3
 800467e:	d019      	beq.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004680:	4b23      	ldr	r3, [pc, #140]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004682:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004686:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800468a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800468c:	4b20      	ldr	r3, [pc, #128]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800468e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004692:	4a1f      	ldr	r2, [pc, #124]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004694:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004698:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800469c:	4b1c      	ldr	r3, [pc, #112]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800469e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046a2:	4a1b      	ldr	r2, [pc, #108]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80046ac:	4a18      	ldr	r2, [pc, #96]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	f003 0301 	and.w	r3, r3, #1
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d016      	beq.n	80046ec <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046be:	f7fd fcf7 	bl	80020b0 <HAL_GetTick>
 80046c2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046c4:	e00b      	b.n	80046de <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046c6:	f7fd fcf3 	bl	80020b0 <HAL_GetTick>
 80046ca:	4602      	mov	r2, r0
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	1ad3      	subs	r3, r2, r3
 80046d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d902      	bls.n	80046de <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80046d8:	2303      	movs	r3, #3
 80046da:	74fb      	strb	r3, [r7, #19]
            break;
 80046dc:	e006      	b.n	80046ec <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046de:	4b0c      	ldr	r3, [pc, #48]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046e4:	f003 0302 	and.w	r3, r3, #2
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d0ec      	beq.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80046ec:	7cfb      	ldrb	r3, [r7, #19]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d10b      	bne.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80046f2:	4b07      	ldr	r3, [pc, #28]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004700:	4903      	ldr	r1, [pc, #12]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004702:	4313      	orrs	r3, r2
 8004704:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004708:	e008      	b.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800470a:	7cfb      	ldrb	r3, [r7, #19]
 800470c:	74bb      	strb	r3, [r7, #18]
 800470e:	e005      	b.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004710:	40021000 	.word	0x40021000
 8004714:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004718:	7cfb      	ldrb	r3, [r7, #19]
 800471a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800471c:	7c7b      	ldrb	r3, [r7, #17]
 800471e:	2b01      	cmp	r3, #1
 8004720:	d105      	bne.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004722:	4ba7      	ldr	r3, [pc, #668]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004726:	4aa6      	ldr	r2, [pc, #664]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004728:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800472c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 0301 	and.w	r3, r3, #1
 8004736:	2b00      	cmp	r3, #0
 8004738:	d00a      	beq.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800473a:	4ba1      	ldr	r3, [pc, #644]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800473c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004740:	f023 0203 	bic.w	r2, r3, #3
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	499d      	ldr	r1, [pc, #628]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800474a:	4313      	orrs	r3, r2
 800474c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 0302 	and.w	r3, r3, #2
 8004758:	2b00      	cmp	r3, #0
 800475a:	d00a      	beq.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800475c:	4b98      	ldr	r3, [pc, #608]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800475e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004762:	f023 020c 	bic.w	r2, r3, #12
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	4995      	ldr	r1, [pc, #596]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800476c:	4313      	orrs	r3, r2
 800476e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 0304 	and.w	r3, r3, #4
 800477a:	2b00      	cmp	r3, #0
 800477c:	d00a      	beq.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800477e:	4b90      	ldr	r3, [pc, #576]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004780:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004784:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	68db      	ldr	r3, [r3, #12]
 800478c:	498c      	ldr	r1, [pc, #560]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800478e:	4313      	orrs	r3, r2
 8004790:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f003 0308 	and.w	r3, r3, #8
 800479c:	2b00      	cmp	r3, #0
 800479e:	d00a      	beq.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80047a0:	4b87      	ldr	r3, [pc, #540]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047a6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	691b      	ldr	r3, [r3, #16]
 80047ae:	4984      	ldr	r1, [pc, #528]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047b0:	4313      	orrs	r3, r2
 80047b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 0310 	and.w	r3, r3, #16
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d00a      	beq.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80047c2:	4b7f      	ldr	r3, [pc, #508]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047c8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	695b      	ldr	r3, [r3, #20]
 80047d0:	497b      	ldr	r1, [pc, #492]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047d2:	4313      	orrs	r3, r2
 80047d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0320 	and.w	r3, r3, #32
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d00a      	beq.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80047e4:	4b76      	ldr	r3, [pc, #472]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047ea:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	699b      	ldr	r3, [r3, #24]
 80047f2:	4973      	ldr	r1, [pc, #460]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047f4:	4313      	orrs	r3, r2
 80047f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004802:	2b00      	cmp	r3, #0
 8004804:	d00a      	beq.n	800481c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004806:	4b6e      	ldr	r3, [pc, #440]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004808:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800480c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	69db      	ldr	r3, [r3, #28]
 8004814:	496a      	ldr	r1, [pc, #424]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004816:	4313      	orrs	r3, r2
 8004818:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004824:	2b00      	cmp	r3, #0
 8004826:	d00a      	beq.n	800483e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004828:	4b65      	ldr	r3, [pc, #404]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800482a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800482e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a1b      	ldr	r3, [r3, #32]
 8004836:	4962      	ldr	r1, [pc, #392]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004838:	4313      	orrs	r3, r2
 800483a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004846:	2b00      	cmp	r3, #0
 8004848:	d00a      	beq.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800484a:	4b5d      	ldr	r3, [pc, #372]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800484c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004850:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004858:	4959      	ldr	r1, [pc, #356]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800485a:	4313      	orrs	r3, r2
 800485c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004868:	2b00      	cmp	r3, #0
 800486a:	d00a      	beq.n	8004882 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800486c:	4b54      	ldr	r3, [pc, #336]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800486e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004872:	f023 0203 	bic.w	r2, r3, #3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800487a:	4951      	ldr	r1, [pc, #324]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800487c:	4313      	orrs	r3, r2
 800487e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800488a:	2b00      	cmp	r3, #0
 800488c:	d00a      	beq.n	80048a4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800488e:	4b4c      	ldr	r3, [pc, #304]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004890:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004894:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800489c:	4948      	ldr	r1, [pc, #288]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800489e:	4313      	orrs	r3, r2
 80048a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d015      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80048b0:	4b43      	ldr	r3, [pc, #268]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048b6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048be:	4940      	ldr	r1, [pc, #256]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048c0:	4313      	orrs	r3, r2
 80048c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048ce:	d105      	bne.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048d0:	4b3b      	ldr	r3, [pc, #236]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	4a3a      	ldr	r2, [pc, #232]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80048da:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d015      	beq.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80048e8:	4b35      	ldr	r3, [pc, #212]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048ee:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048f6:	4932      	ldr	r1, [pc, #200]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048f8:	4313      	orrs	r3, r2
 80048fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004902:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004906:	d105      	bne.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004908:	4b2d      	ldr	r3, [pc, #180]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800490a:	68db      	ldr	r3, [r3, #12]
 800490c:	4a2c      	ldr	r2, [pc, #176]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800490e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004912:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800491c:	2b00      	cmp	r3, #0
 800491e:	d015      	beq.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004920:	4b27      	ldr	r3, [pc, #156]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004922:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004926:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800492e:	4924      	ldr	r1, [pc, #144]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004930:	4313      	orrs	r3, r2
 8004932:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800493a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800493e:	d105      	bne.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004940:	4b1f      	ldr	r3, [pc, #124]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004942:	68db      	ldr	r3, [r3, #12]
 8004944:	4a1e      	ldr	r2, [pc, #120]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004946:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800494a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004954:	2b00      	cmp	r3, #0
 8004956:	d015      	beq.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004958:	4b19      	ldr	r3, [pc, #100]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800495a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800495e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004966:	4916      	ldr	r1, [pc, #88]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004968:	4313      	orrs	r3, r2
 800496a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004972:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004976:	d105      	bne.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004978:	4b11      	ldr	r3, [pc, #68]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800497a:	68db      	ldr	r3, [r3, #12]
 800497c:	4a10      	ldr	r2, [pc, #64]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800497e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004982:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800498c:	2b00      	cmp	r3, #0
 800498e:	d019      	beq.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004990:	4b0b      	ldr	r3, [pc, #44]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004992:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004996:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800499e:	4908      	ldr	r1, [pc, #32]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049a0:	4313      	orrs	r3, r2
 80049a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80049ae:	d109      	bne.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049b0:	4b03      	ldr	r3, [pc, #12]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	4a02      	ldr	r2, [pc, #8]	@ (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80049ba:	60d3      	str	r3, [r2, #12]
 80049bc:	e002      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80049be:	bf00      	nop
 80049c0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d015      	beq.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80049d0:	4b29      	ldr	r3, [pc, #164]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049d6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049de:	4926      	ldr	r1, [pc, #152]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049e0:	4313      	orrs	r3, r2
 80049e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049ee:	d105      	bne.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80049f0:	4b21      	ldr	r3, [pc, #132]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	4a20      	ldr	r2, [pc, #128]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80049f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049fa:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d015      	beq.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004a08:	4b1b      	ldr	r3, [pc, #108]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a0e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a16:	4918      	ldr	r1, [pc, #96]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a26:	d105      	bne.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004a28:	4b13      	ldr	r3, [pc, #76]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a2a:	68db      	ldr	r3, [r3, #12]
 8004a2c:	4a12      	ldr	r2, [pc, #72]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a32:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d015      	beq.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004a40:	4b0d      	ldr	r3, [pc, #52]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a42:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a46:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a4e:	490a      	ldr	r1, [pc, #40]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a50:	4313      	orrs	r3, r2
 8004a52:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a5a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a5e:	d105      	bne.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a60:	4b05      	ldr	r3, [pc, #20]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a62:	68db      	ldr	r3, [r3, #12]
 8004a64:	4a04      	ldr	r2, [pc, #16]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004a66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a6a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004a6c:	7cbb      	ldrb	r3, [r7, #18]
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3718      	adds	r7, #24
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}
 8004a76:	bf00      	nop
 8004a78:	40021000 	.word	0x40021000

08004a7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b082      	sub	sp, #8
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d101      	bne.n	8004a8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e049      	b.n	8004b22 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d106      	bne.n	8004aa8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f000 f841 	bl	8004b2a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2202      	movs	r2, #2
 8004aac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	3304      	adds	r3, #4
 8004ab8:	4619      	mov	r1, r3
 8004aba:	4610      	mov	r0, r2
 8004abc:	f000 fd4a 	bl	8005554 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2201      	movs	r2, #1
 8004adc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2201      	movs	r2, #1
 8004aec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2201      	movs	r2, #1
 8004af4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2201      	movs	r2, #1
 8004afc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2201      	movs	r2, #1
 8004b04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2201      	movs	r2, #1
 8004b14:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b20:	2300      	movs	r3, #0
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	3708      	adds	r7, #8
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}

08004b2a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004b2a:	b480      	push	{r7}
 8004b2c:	b083      	sub	sp, #12
 8004b2e:	af00      	add	r7, sp, #0
 8004b30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004b32:	bf00      	nop
 8004b34:	370c      	adds	r7, #12
 8004b36:	46bd      	mov	sp, r7
 8004b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3c:	4770      	bx	lr
	...

08004b40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b085      	sub	sp, #20
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b4e:	b2db      	uxtb	r3, r3
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d001      	beq.n	8004b58 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	e054      	b.n	8004c02 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2202      	movs	r2, #2
 8004b5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	68da      	ldr	r2, [r3, #12]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f042 0201 	orr.w	r2, r2, #1
 8004b6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a26      	ldr	r2, [pc, #152]	@ (8004c10 <HAL_TIM_Base_Start_IT+0xd0>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d022      	beq.n	8004bc0 <HAL_TIM_Base_Start_IT+0x80>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b82:	d01d      	beq.n	8004bc0 <HAL_TIM_Base_Start_IT+0x80>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a22      	ldr	r2, [pc, #136]	@ (8004c14 <HAL_TIM_Base_Start_IT+0xd4>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d018      	beq.n	8004bc0 <HAL_TIM_Base_Start_IT+0x80>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4a21      	ldr	r2, [pc, #132]	@ (8004c18 <HAL_TIM_Base_Start_IT+0xd8>)
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d013      	beq.n	8004bc0 <HAL_TIM_Base_Start_IT+0x80>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a1f      	ldr	r2, [pc, #124]	@ (8004c1c <HAL_TIM_Base_Start_IT+0xdc>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d00e      	beq.n	8004bc0 <HAL_TIM_Base_Start_IT+0x80>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4a1e      	ldr	r2, [pc, #120]	@ (8004c20 <HAL_TIM_Base_Start_IT+0xe0>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d009      	beq.n	8004bc0 <HAL_TIM_Base_Start_IT+0x80>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a1c      	ldr	r2, [pc, #112]	@ (8004c24 <HAL_TIM_Base_Start_IT+0xe4>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d004      	beq.n	8004bc0 <HAL_TIM_Base_Start_IT+0x80>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a1b      	ldr	r2, [pc, #108]	@ (8004c28 <HAL_TIM_Base_Start_IT+0xe8>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d115      	bne.n	8004bec <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	689a      	ldr	r2, [r3, #8]
 8004bc6:	4b19      	ldr	r3, [pc, #100]	@ (8004c2c <HAL_TIM_Base_Start_IT+0xec>)
 8004bc8:	4013      	ands	r3, r2
 8004bca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2b06      	cmp	r3, #6
 8004bd0:	d015      	beq.n	8004bfe <HAL_TIM_Base_Start_IT+0xbe>
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bd8:	d011      	beq.n	8004bfe <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f042 0201 	orr.w	r2, r2, #1
 8004be8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bea:	e008      	b.n	8004bfe <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f042 0201 	orr.w	r2, r2, #1
 8004bfa:	601a      	str	r2, [r3, #0]
 8004bfc:	e000      	b.n	8004c00 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bfe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004c00:	2300      	movs	r3, #0
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	3714      	adds	r7, #20
 8004c06:	46bd      	mov	sp, r7
 8004c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0c:	4770      	bx	lr
 8004c0e:	bf00      	nop
 8004c10:	40012c00 	.word	0x40012c00
 8004c14:	40000400 	.word	0x40000400
 8004c18:	40000800 	.word	0x40000800
 8004c1c:	40000c00 	.word	0x40000c00
 8004c20:	40013400 	.word	0x40013400
 8004c24:	40014000 	.word	0x40014000
 8004c28:	40015000 	.word	0x40015000
 8004c2c:	00010007 	.word	0x00010007

08004c30 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b082      	sub	sp, #8
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d101      	bne.n	8004c42 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e049      	b.n	8004cd6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d106      	bne.n	8004c5c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f7fc fada 	bl	8001210 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2202      	movs	r2, #2
 8004c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	3304      	adds	r3, #4
 8004c6c:	4619      	mov	r1, r3
 8004c6e:	4610      	mov	r0, r2
 8004c70:	f000 fc70 	bl	8005554 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2201      	movs	r2, #1
 8004c78:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2201      	movs	r2, #1
 8004c80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2201      	movs	r2, #1
 8004c88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2201      	movs	r2, #1
 8004c90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004cd4:	2300      	movs	r3, #0
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3708      	adds	r7, #8
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}
	...

08004ce0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b084      	sub	sp, #16
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d109      	bne.n	8004d04 <HAL_TIM_PWM_Start+0x24>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	bf14      	ite	ne
 8004cfc:	2301      	movne	r3, #1
 8004cfe:	2300      	moveq	r3, #0
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	e03c      	b.n	8004d7e <HAL_TIM_PWM_Start+0x9e>
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	2b04      	cmp	r3, #4
 8004d08:	d109      	bne.n	8004d1e <HAL_TIM_PWM_Start+0x3e>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	bf14      	ite	ne
 8004d16:	2301      	movne	r3, #1
 8004d18:	2300      	moveq	r3, #0
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	e02f      	b.n	8004d7e <HAL_TIM_PWM_Start+0x9e>
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	2b08      	cmp	r3, #8
 8004d22:	d109      	bne.n	8004d38 <HAL_TIM_PWM_Start+0x58>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d2a:	b2db      	uxtb	r3, r3
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	bf14      	ite	ne
 8004d30:	2301      	movne	r3, #1
 8004d32:	2300      	moveq	r3, #0
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	e022      	b.n	8004d7e <HAL_TIM_PWM_Start+0x9e>
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	2b0c      	cmp	r3, #12
 8004d3c:	d109      	bne.n	8004d52 <HAL_TIM_PWM_Start+0x72>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	2b01      	cmp	r3, #1
 8004d48:	bf14      	ite	ne
 8004d4a:	2301      	movne	r3, #1
 8004d4c:	2300      	moveq	r3, #0
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	e015      	b.n	8004d7e <HAL_TIM_PWM_Start+0x9e>
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	2b10      	cmp	r3, #16
 8004d56:	d109      	bne.n	8004d6c <HAL_TIM_PWM_Start+0x8c>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	2b01      	cmp	r3, #1
 8004d62:	bf14      	ite	ne
 8004d64:	2301      	movne	r3, #1
 8004d66:	2300      	moveq	r3, #0
 8004d68:	b2db      	uxtb	r3, r3
 8004d6a:	e008      	b.n	8004d7e <HAL_TIM_PWM_Start+0x9e>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004d72:	b2db      	uxtb	r3, r3
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	bf14      	ite	ne
 8004d78:	2301      	movne	r3, #1
 8004d7a:	2300      	moveq	r3, #0
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d001      	beq.n	8004d86 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e0a6      	b.n	8004ed4 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d104      	bne.n	8004d96 <HAL_TIM_PWM_Start+0xb6>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2202      	movs	r2, #2
 8004d90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d94:	e023      	b.n	8004dde <HAL_TIM_PWM_Start+0xfe>
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	2b04      	cmp	r3, #4
 8004d9a:	d104      	bne.n	8004da6 <HAL_TIM_PWM_Start+0xc6>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2202      	movs	r2, #2
 8004da0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004da4:	e01b      	b.n	8004dde <HAL_TIM_PWM_Start+0xfe>
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	2b08      	cmp	r3, #8
 8004daa:	d104      	bne.n	8004db6 <HAL_TIM_PWM_Start+0xd6>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2202      	movs	r2, #2
 8004db0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004db4:	e013      	b.n	8004dde <HAL_TIM_PWM_Start+0xfe>
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	2b0c      	cmp	r3, #12
 8004dba:	d104      	bne.n	8004dc6 <HAL_TIM_PWM_Start+0xe6>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2202      	movs	r2, #2
 8004dc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004dc4:	e00b      	b.n	8004dde <HAL_TIM_PWM_Start+0xfe>
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	2b10      	cmp	r3, #16
 8004dca:	d104      	bne.n	8004dd6 <HAL_TIM_PWM_Start+0xf6>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2202      	movs	r2, #2
 8004dd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004dd4:	e003      	b.n	8004dde <HAL_TIM_PWM_Start+0xfe>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2202      	movs	r2, #2
 8004dda:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	2201      	movs	r2, #1
 8004de4:	6839      	ldr	r1, [r7, #0]
 8004de6:	4618      	mov	r0, r3
 8004de8:	f001 f806 	bl	8005df8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a3a      	ldr	r2, [pc, #232]	@ (8004edc <HAL_TIM_PWM_Start+0x1fc>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d018      	beq.n	8004e28 <HAL_TIM_PWM_Start+0x148>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a39      	ldr	r2, [pc, #228]	@ (8004ee0 <HAL_TIM_PWM_Start+0x200>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d013      	beq.n	8004e28 <HAL_TIM_PWM_Start+0x148>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4a37      	ldr	r2, [pc, #220]	@ (8004ee4 <HAL_TIM_PWM_Start+0x204>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d00e      	beq.n	8004e28 <HAL_TIM_PWM_Start+0x148>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a36      	ldr	r2, [pc, #216]	@ (8004ee8 <HAL_TIM_PWM_Start+0x208>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d009      	beq.n	8004e28 <HAL_TIM_PWM_Start+0x148>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a34      	ldr	r2, [pc, #208]	@ (8004eec <HAL_TIM_PWM_Start+0x20c>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d004      	beq.n	8004e28 <HAL_TIM_PWM_Start+0x148>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a33      	ldr	r2, [pc, #204]	@ (8004ef0 <HAL_TIM_PWM_Start+0x210>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d101      	bne.n	8004e2c <HAL_TIM_PWM_Start+0x14c>
 8004e28:	2301      	movs	r3, #1
 8004e2a:	e000      	b.n	8004e2e <HAL_TIM_PWM_Start+0x14e>
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d007      	beq.n	8004e42 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e40:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a25      	ldr	r2, [pc, #148]	@ (8004edc <HAL_TIM_PWM_Start+0x1fc>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d022      	beq.n	8004e92 <HAL_TIM_PWM_Start+0x1b2>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e54:	d01d      	beq.n	8004e92 <HAL_TIM_PWM_Start+0x1b2>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a26      	ldr	r2, [pc, #152]	@ (8004ef4 <HAL_TIM_PWM_Start+0x214>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d018      	beq.n	8004e92 <HAL_TIM_PWM_Start+0x1b2>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a24      	ldr	r2, [pc, #144]	@ (8004ef8 <HAL_TIM_PWM_Start+0x218>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d013      	beq.n	8004e92 <HAL_TIM_PWM_Start+0x1b2>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a23      	ldr	r2, [pc, #140]	@ (8004efc <HAL_TIM_PWM_Start+0x21c>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d00e      	beq.n	8004e92 <HAL_TIM_PWM_Start+0x1b2>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a19      	ldr	r2, [pc, #100]	@ (8004ee0 <HAL_TIM_PWM_Start+0x200>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d009      	beq.n	8004e92 <HAL_TIM_PWM_Start+0x1b2>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a18      	ldr	r2, [pc, #96]	@ (8004ee4 <HAL_TIM_PWM_Start+0x204>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d004      	beq.n	8004e92 <HAL_TIM_PWM_Start+0x1b2>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a18      	ldr	r2, [pc, #96]	@ (8004ef0 <HAL_TIM_PWM_Start+0x210>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d115      	bne.n	8004ebe <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	689a      	ldr	r2, [r3, #8]
 8004e98:	4b19      	ldr	r3, [pc, #100]	@ (8004f00 <HAL_TIM_PWM_Start+0x220>)
 8004e9a:	4013      	ands	r3, r2
 8004e9c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2b06      	cmp	r3, #6
 8004ea2:	d015      	beq.n	8004ed0 <HAL_TIM_PWM_Start+0x1f0>
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004eaa:	d011      	beq.n	8004ed0 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f042 0201 	orr.w	r2, r2, #1
 8004eba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ebc:	e008      	b.n	8004ed0 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f042 0201 	orr.w	r2, r2, #1
 8004ecc:	601a      	str	r2, [r3, #0]
 8004ece:	e000      	b.n	8004ed2 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ed0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004ed2:	2300      	movs	r3, #0
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	3710      	adds	r7, #16
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}
 8004edc:	40012c00 	.word	0x40012c00
 8004ee0:	40013400 	.word	0x40013400
 8004ee4:	40014000 	.word	0x40014000
 8004ee8:	40014400 	.word	0x40014400
 8004eec:	40014800 	.word	0x40014800
 8004ef0:	40015000 	.word	0x40015000
 8004ef4:	40000400 	.word	0x40000400
 8004ef8:	40000800 	.word	0x40000800
 8004efc:	40000c00 	.word	0x40000c00
 8004f00:	00010007 	.word	0x00010007

08004f04 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b082      	sub	sp, #8
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
 8004f0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	2200      	movs	r2, #0
 8004f14:	6839      	ldr	r1, [r7, #0]
 8004f16:	4618      	mov	r0, r3
 8004f18:	f000 ff6e 	bl	8005df8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a40      	ldr	r2, [pc, #256]	@ (8005024 <HAL_TIM_PWM_Stop+0x120>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d018      	beq.n	8004f58 <HAL_TIM_PWM_Stop+0x54>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a3f      	ldr	r2, [pc, #252]	@ (8005028 <HAL_TIM_PWM_Stop+0x124>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d013      	beq.n	8004f58 <HAL_TIM_PWM_Stop+0x54>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a3d      	ldr	r2, [pc, #244]	@ (800502c <HAL_TIM_PWM_Stop+0x128>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d00e      	beq.n	8004f58 <HAL_TIM_PWM_Stop+0x54>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a3c      	ldr	r2, [pc, #240]	@ (8005030 <HAL_TIM_PWM_Stop+0x12c>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d009      	beq.n	8004f58 <HAL_TIM_PWM_Stop+0x54>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a3a      	ldr	r2, [pc, #232]	@ (8005034 <HAL_TIM_PWM_Stop+0x130>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d004      	beq.n	8004f58 <HAL_TIM_PWM_Stop+0x54>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a39      	ldr	r2, [pc, #228]	@ (8005038 <HAL_TIM_PWM_Stop+0x134>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d101      	bne.n	8004f5c <HAL_TIM_PWM_Stop+0x58>
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e000      	b.n	8004f5e <HAL_TIM_PWM_Stop+0x5a>
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d017      	beq.n	8004f92 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	6a1a      	ldr	r2, [r3, #32]
 8004f68:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d10f      	bne.n	8004f92 <HAL_TIM_PWM_Stop+0x8e>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	6a1a      	ldr	r2, [r3, #32]
 8004f78:	f244 4344 	movw	r3, #17476	@ 0x4444
 8004f7c:	4013      	ands	r3, r2
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d107      	bne.n	8004f92 <HAL_TIM_PWM_Stop+0x8e>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004f90:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	6a1a      	ldr	r2, [r3, #32]
 8004f98:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004f9c:	4013      	ands	r3, r2
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d10f      	bne.n	8004fc2 <HAL_TIM_PWM_Stop+0xbe>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	6a1a      	ldr	r2, [r3, #32]
 8004fa8:	f244 4344 	movw	r3, #17476	@ 0x4444
 8004fac:	4013      	ands	r3, r2
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d107      	bne.n	8004fc2 <HAL_TIM_PWM_Stop+0xbe>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	681a      	ldr	r2, [r3, #0]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f022 0201 	bic.w	r2, r2, #1
 8004fc0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d104      	bne.n	8004fd2 <HAL_TIM_PWM_Stop+0xce>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004fd0:	e023      	b.n	800501a <HAL_TIM_PWM_Stop+0x116>
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	2b04      	cmp	r3, #4
 8004fd6:	d104      	bne.n	8004fe2 <HAL_TIM_PWM_Stop+0xde>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004fe0:	e01b      	b.n	800501a <HAL_TIM_PWM_Stop+0x116>
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	2b08      	cmp	r3, #8
 8004fe6:	d104      	bne.n	8004ff2 <HAL_TIM_PWM_Stop+0xee>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2201      	movs	r2, #1
 8004fec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ff0:	e013      	b.n	800501a <HAL_TIM_PWM_Stop+0x116>
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	2b0c      	cmp	r3, #12
 8004ff6:	d104      	bne.n	8005002 <HAL_TIM_PWM_Stop+0xfe>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005000:	e00b      	b.n	800501a <HAL_TIM_PWM_Stop+0x116>
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	2b10      	cmp	r3, #16
 8005006:	d104      	bne.n	8005012 <HAL_TIM_PWM_Stop+0x10e>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2201      	movs	r2, #1
 800500c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005010:	e003      	b.n	800501a <HAL_TIM_PWM_Stop+0x116>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2201      	movs	r2, #1
 8005016:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800501a:	2300      	movs	r3, #0
}
 800501c:	4618      	mov	r0, r3
 800501e:	3708      	adds	r7, #8
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}
 8005024:	40012c00 	.word	0x40012c00
 8005028:	40013400 	.word	0x40013400
 800502c:	40014000 	.word	0x40014000
 8005030:	40014400 	.word	0x40014400
 8005034:	40014800 	.word	0x40014800
 8005038:	40015000 	.word	0x40015000

0800503c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b084      	sub	sp, #16
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	68db      	ldr	r3, [r3, #12]
 800504a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	691b      	ldr	r3, [r3, #16]
 8005052:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	f003 0302 	and.w	r3, r3, #2
 800505a:	2b00      	cmp	r3, #0
 800505c:	d020      	beq.n	80050a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	f003 0302 	and.w	r3, r3, #2
 8005064:	2b00      	cmp	r3, #0
 8005066:	d01b      	beq.n	80050a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f06f 0202 	mvn.w	r2, #2
 8005070:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2201      	movs	r2, #1
 8005076:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	699b      	ldr	r3, [r3, #24]
 800507e:	f003 0303 	and.w	r3, r3, #3
 8005082:	2b00      	cmp	r3, #0
 8005084:	d003      	beq.n	800508e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f000 fa46 	bl	8005518 <HAL_TIM_IC_CaptureCallback>
 800508c:	e005      	b.n	800509a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f000 fa38 	bl	8005504 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f000 fa49 	bl	800552c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2200      	movs	r2, #0
 800509e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	f003 0304 	and.w	r3, r3, #4
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d020      	beq.n	80050ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	f003 0304 	and.w	r3, r3, #4
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d01b      	beq.n	80050ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f06f 0204 	mvn.w	r2, #4
 80050bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2202      	movs	r2, #2
 80050c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	699b      	ldr	r3, [r3, #24]
 80050ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d003      	beq.n	80050da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f000 fa20 	bl	8005518 <HAL_TIM_IC_CaptureCallback>
 80050d8:	e005      	b.n	80050e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 fa12 	bl	8005504 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050e0:	6878      	ldr	r0, [r7, #4]
 80050e2:	f000 fa23 	bl	800552c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	f003 0308 	and.w	r3, r3, #8
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d020      	beq.n	8005138 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	f003 0308 	and.w	r3, r3, #8
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d01b      	beq.n	8005138 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f06f 0208 	mvn.w	r2, #8
 8005108:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2204      	movs	r2, #4
 800510e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	69db      	ldr	r3, [r3, #28]
 8005116:	f003 0303 	and.w	r3, r3, #3
 800511a:	2b00      	cmp	r3, #0
 800511c:	d003      	beq.n	8005126 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f000 f9fa 	bl	8005518 <HAL_TIM_IC_CaptureCallback>
 8005124:	e005      	b.n	8005132 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f000 f9ec 	bl	8005504 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800512c:	6878      	ldr	r0, [r7, #4]
 800512e:	f000 f9fd 	bl	800552c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2200      	movs	r2, #0
 8005136:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	f003 0310 	and.w	r3, r3, #16
 800513e:	2b00      	cmp	r3, #0
 8005140:	d020      	beq.n	8005184 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	f003 0310 	and.w	r3, r3, #16
 8005148:	2b00      	cmp	r3, #0
 800514a:	d01b      	beq.n	8005184 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f06f 0210 	mvn.w	r2, #16
 8005154:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2208      	movs	r2, #8
 800515a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	69db      	ldr	r3, [r3, #28]
 8005162:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005166:	2b00      	cmp	r3, #0
 8005168:	d003      	beq.n	8005172 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f000 f9d4 	bl	8005518 <HAL_TIM_IC_CaptureCallback>
 8005170:	e005      	b.n	800517e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f000 f9c6 	bl	8005504 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	f000 f9d7 	bl	800552c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2200      	movs	r2, #0
 8005182:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	f003 0301 	and.w	r3, r3, #1
 800518a:	2b00      	cmp	r3, #0
 800518c:	d00c      	beq.n	80051a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f003 0301 	and.w	r3, r3, #1
 8005194:	2b00      	cmp	r3, #0
 8005196:	d007      	beq.n	80051a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f06f 0201 	mvn.w	r2, #1
 80051a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f7fb fd92 	bl	8000ccc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d104      	bne.n	80051bc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d00c      	beq.n	80051d6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d007      	beq.n	80051d6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80051ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80051d0:	6878      	ldr	r0, [r7, #4]
 80051d2:	f001 f939 	bl	8006448 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d00c      	beq.n	80051fa <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d007      	beq.n	80051fa <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80051f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80051f4:	6878      	ldr	r0, [r7, #4]
 80051f6:	f001 f931 	bl	800645c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005200:	2b00      	cmp	r3, #0
 8005202:	d00c      	beq.n	800521e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800520a:	2b00      	cmp	r3, #0
 800520c:	d007      	beq.n	800521e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005216:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005218:	6878      	ldr	r0, [r7, #4]
 800521a:	f000 f991 	bl	8005540 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	f003 0320 	and.w	r3, r3, #32
 8005224:	2b00      	cmp	r3, #0
 8005226:	d00c      	beq.n	8005242 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f003 0320 	and.w	r3, r3, #32
 800522e:	2b00      	cmp	r3, #0
 8005230:	d007      	beq.n	8005242 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f06f 0220 	mvn.w	r2, #32
 800523a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800523c:	6878      	ldr	r0, [r7, #4]
 800523e:	f001 f8f9 	bl	8006434 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005248:	2b00      	cmp	r3, #0
 800524a:	d00c      	beq.n	8005266 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005252:	2b00      	cmp	r3, #0
 8005254:	d007      	beq.n	8005266 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800525e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005260:	6878      	ldr	r0, [r7, #4]
 8005262:	f001 f905 	bl	8006470 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800526c:	2b00      	cmp	r3, #0
 800526e:	d00c      	beq.n	800528a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005276:	2b00      	cmp	r3, #0
 8005278:	d007      	beq.n	800528a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005282:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005284:	6878      	ldr	r0, [r7, #4]
 8005286:	f001 f8fd 	bl	8006484 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005290:	2b00      	cmp	r3, #0
 8005292:	d00c      	beq.n	80052ae <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800529a:	2b00      	cmp	r3, #0
 800529c:	d007      	beq.n	80052ae <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80052a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80052a8:	6878      	ldr	r0, [r7, #4]
 80052aa:	f001 f8f5 	bl	8006498 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d00c      	beq.n	80052d2 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d007      	beq.n	80052d2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80052ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80052cc:	6878      	ldr	r0, [r7, #4]
 80052ce:	f001 f8ed 	bl	80064ac <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80052d2:	bf00      	nop
 80052d4:	3710      	adds	r7, #16
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bd80      	pop	{r7, pc}
	...

080052dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b086      	sub	sp, #24
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	60f8      	str	r0, [r7, #12]
 80052e4:	60b9      	str	r1, [r7, #8]
 80052e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052e8:	2300      	movs	r3, #0
 80052ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	d101      	bne.n	80052fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80052f6:	2302      	movs	r3, #2
 80052f8:	e0ff      	b.n	80054fa <HAL_TIM_PWM_ConfigChannel+0x21e>
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2b14      	cmp	r3, #20
 8005306:	f200 80f0 	bhi.w	80054ea <HAL_TIM_PWM_ConfigChannel+0x20e>
 800530a:	a201      	add	r2, pc, #4	@ (adr r2, 8005310 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800530c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005310:	08005365 	.word	0x08005365
 8005314:	080054eb 	.word	0x080054eb
 8005318:	080054eb 	.word	0x080054eb
 800531c:	080054eb 	.word	0x080054eb
 8005320:	080053a5 	.word	0x080053a5
 8005324:	080054eb 	.word	0x080054eb
 8005328:	080054eb 	.word	0x080054eb
 800532c:	080054eb 	.word	0x080054eb
 8005330:	080053e7 	.word	0x080053e7
 8005334:	080054eb 	.word	0x080054eb
 8005338:	080054eb 	.word	0x080054eb
 800533c:	080054eb 	.word	0x080054eb
 8005340:	08005427 	.word	0x08005427
 8005344:	080054eb 	.word	0x080054eb
 8005348:	080054eb 	.word	0x080054eb
 800534c:	080054eb 	.word	0x080054eb
 8005350:	08005469 	.word	0x08005469
 8005354:	080054eb 	.word	0x080054eb
 8005358:	080054eb 	.word	0x080054eb
 800535c:	080054eb 	.word	0x080054eb
 8005360:	080054a9 	.word	0x080054a9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	68b9      	ldr	r1, [r7, #8]
 800536a:	4618      	mov	r0, r3
 800536c:	f000 f9a6 	bl	80056bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	699a      	ldr	r2, [r3, #24]
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f042 0208 	orr.w	r2, r2, #8
 800537e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	699a      	ldr	r2, [r3, #24]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f022 0204 	bic.w	r2, r2, #4
 800538e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	6999      	ldr	r1, [r3, #24]
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	691a      	ldr	r2, [r3, #16]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	430a      	orrs	r2, r1
 80053a0:	619a      	str	r2, [r3, #24]
      break;
 80053a2:	e0a5      	b.n	80054f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	68b9      	ldr	r1, [r7, #8]
 80053aa:	4618      	mov	r0, r3
 80053ac:	f000 fa20 	bl	80057f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	699a      	ldr	r2, [r3, #24]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80053be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	699a      	ldr	r2, [r3, #24]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	6999      	ldr	r1, [r3, #24]
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	691b      	ldr	r3, [r3, #16]
 80053da:	021a      	lsls	r2, r3, #8
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	430a      	orrs	r2, r1
 80053e2:	619a      	str	r2, [r3, #24]
      break;
 80053e4:	e084      	b.n	80054f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	68b9      	ldr	r1, [r7, #8]
 80053ec:	4618      	mov	r0, r3
 80053ee:	f000 fa93 	bl	8005918 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	69da      	ldr	r2, [r3, #28]
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f042 0208 	orr.w	r2, r2, #8
 8005400:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	69da      	ldr	r2, [r3, #28]
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f022 0204 	bic.w	r2, r2, #4
 8005410:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	69d9      	ldr	r1, [r3, #28]
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	691a      	ldr	r2, [r3, #16]
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	430a      	orrs	r2, r1
 8005422:	61da      	str	r2, [r3, #28]
      break;
 8005424:	e064      	b.n	80054f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	68b9      	ldr	r1, [r7, #8]
 800542c:	4618      	mov	r0, r3
 800542e:	f000 fb05 	bl	8005a3c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	69da      	ldr	r2, [r3, #28]
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005440:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	69da      	ldr	r2, [r3, #28]
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005450:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	69d9      	ldr	r1, [r3, #28]
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	691b      	ldr	r3, [r3, #16]
 800545c:	021a      	lsls	r2, r3, #8
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	430a      	orrs	r2, r1
 8005464:	61da      	str	r2, [r3, #28]
      break;
 8005466:	e043      	b.n	80054f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	68b9      	ldr	r1, [r7, #8]
 800546e:	4618      	mov	r0, r3
 8005470:	f000 fb78 	bl	8005b64 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f042 0208 	orr.w	r2, r2, #8
 8005482:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f022 0204 	bic.w	r2, r2, #4
 8005492:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	691a      	ldr	r2, [r3, #16]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	430a      	orrs	r2, r1
 80054a4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80054a6:	e023      	b.n	80054f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	68b9      	ldr	r1, [r7, #8]
 80054ae:	4618      	mov	r0, r3
 80054b0:	f000 fbc2 	bl	8005c38 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054c2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054d2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	691b      	ldr	r3, [r3, #16]
 80054de:	021a      	lsls	r2, r3, #8
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	430a      	orrs	r2, r1
 80054e6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80054e8:	e002      	b.n	80054f0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80054ea:	2301      	movs	r3, #1
 80054ec:	75fb      	strb	r3, [r7, #23]
      break;
 80054ee:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2200      	movs	r2, #0
 80054f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80054f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3718      	adds	r7, #24
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}
 8005502:	bf00      	nop

08005504 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800550c:	bf00      	nop
 800550e:	370c      	adds	r7, #12
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr

08005518 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005518:	b480      	push	{r7}
 800551a:	b083      	sub	sp, #12
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005520:	bf00      	nop
 8005522:	370c      	adds	r7, #12
 8005524:	46bd      	mov	sp, r7
 8005526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552a:	4770      	bx	lr

0800552c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800552c:	b480      	push	{r7}
 800552e:	b083      	sub	sp, #12
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005534:	bf00      	nop
 8005536:	370c      	adds	r7, #12
 8005538:	46bd      	mov	sp, r7
 800553a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553e:	4770      	bx	lr

08005540 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005540:	b480      	push	{r7}
 8005542:	b083      	sub	sp, #12
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005548:	bf00      	nop
 800554a:	370c      	adds	r7, #12
 800554c:	46bd      	mov	sp, r7
 800554e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005552:	4770      	bx	lr

08005554 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005554:	b480      	push	{r7}
 8005556:	b085      	sub	sp, #20
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
 800555c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	4a4c      	ldr	r2, [pc, #304]	@ (8005698 <TIM_Base_SetConfig+0x144>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d017      	beq.n	800559c <TIM_Base_SetConfig+0x48>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005572:	d013      	beq.n	800559c <TIM_Base_SetConfig+0x48>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	4a49      	ldr	r2, [pc, #292]	@ (800569c <TIM_Base_SetConfig+0x148>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d00f      	beq.n	800559c <TIM_Base_SetConfig+0x48>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4a48      	ldr	r2, [pc, #288]	@ (80056a0 <TIM_Base_SetConfig+0x14c>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d00b      	beq.n	800559c <TIM_Base_SetConfig+0x48>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	4a47      	ldr	r2, [pc, #284]	@ (80056a4 <TIM_Base_SetConfig+0x150>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d007      	beq.n	800559c <TIM_Base_SetConfig+0x48>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	4a46      	ldr	r2, [pc, #280]	@ (80056a8 <TIM_Base_SetConfig+0x154>)
 8005590:	4293      	cmp	r3, r2
 8005592:	d003      	beq.n	800559c <TIM_Base_SetConfig+0x48>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	4a45      	ldr	r2, [pc, #276]	@ (80056ac <TIM_Base_SetConfig+0x158>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d108      	bne.n	80055ae <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	68fa      	ldr	r2, [r7, #12]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a39      	ldr	r2, [pc, #228]	@ (8005698 <TIM_Base_SetConfig+0x144>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d023      	beq.n	80055fe <TIM_Base_SetConfig+0xaa>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055bc:	d01f      	beq.n	80055fe <TIM_Base_SetConfig+0xaa>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4a36      	ldr	r2, [pc, #216]	@ (800569c <TIM_Base_SetConfig+0x148>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d01b      	beq.n	80055fe <TIM_Base_SetConfig+0xaa>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	4a35      	ldr	r2, [pc, #212]	@ (80056a0 <TIM_Base_SetConfig+0x14c>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d017      	beq.n	80055fe <TIM_Base_SetConfig+0xaa>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	4a34      	ldr	r2, [pc, #208]	@ (80056a4 <TIM_Base_SetConfig+0x150>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d013      	beq.n	80055fe <TIM_Base_SetConfig+0xaa>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	4a33      	ldr	r2, [pc, #204]	@ (80056a8 <TIM_Base_SetConfig+0x154>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d00f      	beq.n	80055fe <TIM_Base_SetConfig+0xaa>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	4a33      	ldr	r2, [pc, #204]	@ (80056b0 <TIM_Base_SetConfig+0x15c>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d00b      	beq.n	80055fe <TIM_Base_SetConfig+0xaa>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	4a32      	ldr	r2, [pc, #200]	@ (80056b4 <TIM_Base_SetConfig+0x160>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d007      	beq.n	80055fe <TIM_Base_SetConfig+0xaa>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	4a31      	ldr	r2, [pc, #196]	@ (80056b8 <TIM_Base_SetConfig+0x164>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d003      	beq.n	80055fe <TIM_Base_SetConfig+0xaa>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	4a2c      	ldr	r2, [pc, #176]	@ (80056ac <TIM_Base_SetConfig+0x158>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d108      	bne.n	8005610 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005604:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	68db      	ldr	r3, [r3, #12]
 800560a:	68fa      	ldr	r2, [r7, #12]
 800560c:	4313      	orrs	r3, r2
 800560e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	695b      	ldr	r3, [r3, #20]
 800561a:	4313      	orrs	r3, r2
 800561c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	68fa      	ldr	r2, [r7, #12]
 8005622:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	689a      	ldr	r2, [r3, #8]
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	681a      	ldr	r2, [r3, #0]
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	4a18      	ldr	r2, [pc, #96]	@ (8005698 <TIM_Base_SetConfig+0x144>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d013      	beq.n	8005664 <TIM_Base_SetConfig+0x110>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	4a1a      	ldr	r2, [pc, #104]	@ (80056a8 <TIM_Base_SetConfig+0x154>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d00f      	beq.n	8005664 <TIM_Base_SetConfig+0x110>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	4a1a      	ldr	r2, [pc, #104]	@ (80056b0 <TIM_Base_SetConfig+0x15c>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d00b      	beq.n	8005664 <TIM_Base_SetConfig+0x110>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	4a19      	ldr	r2, [pc, #100]	@ (80056b4 <TIM_Base_SetConfig+0x160>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d007      	beq.n	8005664 <TIM_Base_SetConfig+0x110>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	4a18      	ldr	r2, [pc, #96]	@ (80056b8 <TIM_Base_SetConfig+0x164>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d003      	beq.n	8005664 <TIM_Base_SetConfig+0x110>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	4a13      	ldr	r2, [pc, #76]	@ (80056ac <TIM_Base_SetConfig+0x158>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d103      	bne.n	800566c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	691a      	ldr	r2, [r3, #16]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2201      	movs	r2, #1
 8005670:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	691b      	ldr	r3, [r3, #16]
 8005676:	f003 0301 	and.w	r3, r3, #1
 800567a:	2b01      	cmp	r3, #1
 800567c:	d105      	bne.n	800568a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	691b      	ldr	r3, [r3, #16]
 8005682:	f023 0201 	bic.w	r2, r3, #1
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	611a      	str	r2, [r3, #16]
  }
}
 800568a:	bf00      	nop
 800568c:	3714      	adds	r7, #20
 800568e:	46bd      	mov	sp, r7
 8005690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005694:	4770      	bx	lr
 8005696:	bf00      	nop
 8005698:	40012c00 	.word	0x40012c00
 800569c:	40000400 	.word	0x40000400
 80056a0:	40000800 	.word	0x40000800
 80056a4:	40000c00 	.word	0x40000c00
 80056a8:	40013400 	.word	0x40013400
 80056ac:	40015000 	.word	0x40015000
 80056b0:	40014000 	.word	0x40014000
 80056b4:	40014400 	.word	0x40014400
 80056b8:	40014800 	.word	0x40014800

080056bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056bc:	b480      	push	{r7}
 80056be:	b087      	sub	sp, #28
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
 80056c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a1b      	ldr	r3, [r3, #32]
 80056ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6a1b      	ldr	r3, [r3, #32]
 80056d0:	f023 0201 	bic.w	r2, r3, #1
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	699b      	ldr	r3, [r3, #24]
 80056e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f023 0303 	bic.w	r3, r3, #3
 80056f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	68fa      	ldr	r2, [r7, #12]
 80056fe:	4313      	orrs	r3, r2
 8005700:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	f023 0302 	bic.w	r3, r3, #2
 8005708:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	689b      	ldr	r3, [r3, #8]
 800570e:	697a      	ldr	r2, [r7, #20]
 8005710:	4313      	orrs	r3, r2
 8005712:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	4a30      	ldr	r2, [pc, #192]	@ (80057d8 <TIM_OC1_SetConfig+0x11c>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d013      	beq.n	8005744 <TIM_OC1_SetConfig+0x88>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	4a2f      	ldr	r2, [pc, #188]	@ (80057dc <TIM_OC1_SetConfig+0x120>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d00f      	beq.n	8005744 <TIM_OC1_SetConfig+0x88>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4a2e      	ldr	r2, [pc, #184]	@ (80057e0 <TIM_OC1_SetConfig+0x124>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d00b      	beq.n	8005744 <TIM_OC1_SetConfig+0x88>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	4a2d      	ldr	r2, [pc, #180]	@ (80057e4 <TIM_OC1_SetConfig+0x128>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d007      	beq.n	8005744 <TIM_OC1_SetConfig+0x88>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	4a2c      	ldr	r2, [pc, #176]	@ (80057e8 <TIM_OC1_SetConfig+0x12c>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d003      	beq.n	8005744 <TIM_OC1_SetConfig+0x88>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	4a2b      	ldr	r2, [pc, #172]	@ (80057ec <TIM_OC1_SetConfig+0x130>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d10c      	bne.n	800575e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	f023 0308 	bic.w	r3, r3, #8
 800574a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	68db      	ldr	r3, [r3, #12]
 8005750:	697a      	ldr	r2, [r7, #20]
 8005752:	4313      	orrs	r3, r2
 8005754:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	f023 0304 	bic.w	r3, r3, #4
 800575c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	4a1d      	ldr	r2, [pc, #116]	@ (80057d8 <TIM_OC1_SetConfig+0x11c>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d013      	beq.n	800578e <TIM_OC1_SetConfig+0xd2>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	4a1c      	ldr	r2, [pc, #112]	@ (80057dc <TIM_OC1_SetConfig+0x120>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d00f      	beq.n	800578e <TIM_OC1_SetConfig+0xd2>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	4a1b      	ldr	r2, [pc, #108]	@ (80057e0 <TIM_OC1_SetConfig+0x124>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d00b      	beq.n	800578e <TIM_OC1_SetConfig+0xd2>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	4a1a      	ldr	r2, [pc, #104]	@ (80057e4 <TIM_OC1_SetConfig+0x128>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d007      	beq.n	800578e <TIM_OC1_SetConfig+0xd2>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	4a19      	ldr	r2, [pc, #100]	@ (80057e8 <TIM_OC1_SetConfig+0x12c>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d003      	beq.n	800578e <TIM_OC1_SetConfig+0xd2>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	4a18      	ldr	r2, [pc, #96]	@ (80057ec <TIM_OC1_SetConfig+0x130>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d111      	bne.n	80057b2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005794:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800579c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	695b      	ldr	r3, [r3, #20]
 80057a2:	693a      	ldr	r2, [r7, #16]
 80057a4:	4313      	orrs	r3, r2
 80057a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	699b      	ldr	r3, [r3, #24]
 80057ac:	693a      	ldr	r2, [r7, #16]
 80057ae:	4313      	orrs	r3, r2
 80057b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	693a      	ldr	r2, [r7, #16]
 80057b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	68fa      	ldr	r2, [r7, #12]
 80057bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	685a      	ldr	r2, [r3, #4]
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	697a      	ldr	r2, [r7, #20]
 80057ca:	621a      	str	r2, [r3, #32]
}
 80057cc:	bf00      	nop
 80057ce:	371c      	adds	r7, #28
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr
 80057d8:	40012c00 	.word	0x40012c00
 80057dc:	40013400 	.word	0x40013400
 80057e0:	40014000 	.word	0x40014000
 80057e4:	40014400 	.word	0x40014400
 80057e8:	40014800 	.word	0x40014800
 80057ec:	40015000 	.word	0x40015000

080057f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b087      	sub	sp, #28
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
 80057f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6a1b      	ldr	r3, [r3, #32]
 80057fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6a1b      	ldr	r3, [r3, #32]
 8005804:	f023 0210 	bic.w	r2, r3, #16
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	699b      	ldr	r3, [r3, #24]
 8005816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800581e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005822:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800582a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	021b      	lsls	r3, r3, #8
 8005832:	68fa      	ldr	r2, [r7, #12]
 8005834:	4313      	orrs	r3, r2
 8005836:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	f023 0320 	bic.w	r3, r3, #32
 800583e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	689b      	ldr	r3, [r3, #8]
 8005844:	011b      	lsls	r3, r3, #4
 8005846:	697a      	ldr	r2, [r7, #20]
 8005848:	4313      	orrs	r3, r2
 800584a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	4a2c      	ldr	r2, [pc, #176]	@ (8005900 <TIM_OC2_SetConfig+0x110>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d007      	beq.n	8005864 <TIM_OC2_SetConfig+0x74>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	4a2b      	ldr	r2, [pc, #172]	@ (8005904 <TIM_OC2_SetConfig+0x114>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d003      	beq.n	8005864 <TIM_OC2_SetConfig+0x74>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	4a2a      	ldr	r2, [pc, #168]	@ (8005908 <TIM_OC2_SetConfig+0x118>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d10d      	bne.n	8005880 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800586a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	68db      	ldr	r3, [r3, #12]
 8005870:	011b      	lsls	r3, r3, #4
 8005872:	697a      	ldr	r2, [r7, #20]
 8005874:	4313      	orrs	r3, r2
 8005876:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800587e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	4a1f      	ldr	r2, [pc, #124]	@ (8005900 <TIM_OC2_SetConfig+0x110>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d013      	beq.n	80058b0 <TIM_OC2_SetConfig+0xc0>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	4a1e      	ldr	r2, [pc, #120]	@ (8005904 <TIM_OC2_SetConfig+0x114>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d00f      	beq.n	80058b0 <TIM_OC2_SetConfig+0xc0>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	4a1e      	ldr	r2, [pc, #120]	@ (800590c <TIM_OC2_SetConfig+0x11c>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d00b      	beq.n	80058b0 <TIM_OC2_SetConfig+0xc0>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	4a1d      	ldr	r2, [pc, #116]	@ (8005910 <TIM_OC2_SetConfig+0x120>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d007      	beq.n	80058b0 <TIM_OC2_SetConfig+0xc0>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	4a1c      	ldr	r2, [pc, #112]	@ (8005914 <TIM_OC2_SetConfig+0x124>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d003      	beq.n	80058b0 <TIM_OC2_SetConfig+0xc0>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	4a17      	ldr	r2, [pc, #92]	@ (8005908 <TIM_OC2_SetConfig+0x118>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d113      	bne.n	80058d8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80058b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80058b8:	693b      	ldr	r3, [r7, #16]
 80058ba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80058be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	695b      	ldr	r3, [r3, #20]
 80058c4:	009b      	lsls	r3, r3, #2
 80058c6:	693a      	ldr	r2, [r7, #16]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	699b      	ldr	r3, [r3, #24]
 80058d0:	009b      	lsls	r3, r3, #2
 80058d2:	693a      	ldr	r2, [r7, #16]
 80058d4:	4313      	orrs	r3, r2
 80058d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	693a      	ldr	r2, [r7, #16]
 80058dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	68fa      	ldr	r2, [r7, #12]
 80058e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	685a      	ldr	r2, [r3, #4]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	697a      	ldr	r2, [r7, #20]
 80058f0:	621a      	str	r2, [r3, #32]
}
 80058f2:	bf00      	nop
 80058f4:	371c      	adds	r7, #28
 80058f6:	46bd      	mov	sp, r7
 80058f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fc:	4770      	bx	lr
 80058fe:	bf00      	nop
 8005900:	40012c00 	.word	0x40012c00
 8005904:	40013400 	.word	0x40013400
 8005908:	40015000 	.word	0x40015000
 800590c:	40014000 	.word	0x40014000
 8005910:	40014400 	.word	0x40014400
 8005914:	40014800 	.word	0x40014800

08005918 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005918:	b480      	push	{r7}
 800591a:	b087      	sub	sp, #28
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
 8005920:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6a1b      	ldr	r3, [r3, #32]
 8005926:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6a1b      	ldr	r3, [r3, #32]
 800592c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	69db      	ldr	r3, [r3, #28]
 800593e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005946:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800594a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	f023 0303 	bic.w	r3, r3, #3
 8005952:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	68fa      	ldr	r2, [r7, #12]
 800595a:	4313      	orrs	r3, r2
 800595c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005964:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	021b      	lsls	r3, r3, #8
 800596c:	697a      	ldr	r2, [r7, #20]
 800596e:	4313      	orrs	r3, r2
 8005970:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a2b      	ldr	r2, [pc, #172]	@ (8005a24 <TIM_OC3_SetConfig+0x10c>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d007      	beq.n	800598a <TIM_OC3_SetConfig+0x72>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a2a      	ldr	r2, [pc, #168]	@ (8005a28 <TIM_OC3_SetConfig+0x110>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d003      	beq.n	800598a <TIM_OC3_SetConfig+0x72>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a29      	ldr	r2, [pc, #164]	@ (8005a2c <TIM_OC3_SetConfig+0x114>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d10d      	bne.n	80059a6 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005990:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	68db      	ldr	r3, [r3, #12]
 8005996:	021b      	lsls	r3, r3, #8
 8005998:	697a      	ldr	r2, [r7, #20]
 800599a:	4313      	orrs	r3, r2
 800599c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80059a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	4a1e      	ldr	r2, [pc, #120]	@ (8005a24 <TIM_OC3_SetConfig+0x10c>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d013      	beq.n	80059d6 <TIM_OC3_SetConfig+0xbe>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	4a1d      	ldr	r2, [pc, #116]	@ (8005a28 <TIM_OC3_SetConfig+0x110>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d00f      	beq.n	80059d6 <TIM_OC3_SetConfig+0xbe>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	4a1d      	ldr	r2, [pc, #116]	@ (8005a30 <TIM_OC3_SetConfig+0x118>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d00b      	beq.n	80059d6 <TIM_OC3_SetConfig+0xbe>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	4a1c      	ldr	r2, [pc, #112]	@ (8005a34 <TIM_OC3_SetConfig+0x11c>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d007      	beq.n	80059d6 <TIM_OC3_SetConfig+0xbe>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	4a1b      	ldr	r2, [pc, #108]	@ (8005a38 <TIM_OC3_SetConfig+0x120>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d003      	beq.n	80059d6 <TIM_OC3_SetConfig+0xbe>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	4a16      	ldr	r2, [pc, #88]	@ (8005a2c <TIM_OC3_SetConfig+0x114>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d113      	bne.n	80059fe <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80059d6:	693b      	ldr	r3, [r7, #16]
 80059d8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80059dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80059e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	695b      	ldr	r3, [r3, #20]
 80059ea:	011b      	lsls	r3, r3, #4
 80059ec:	693a      	ldr	r2, [r7, #16]
 80059ee:	4313      	orrs	r3, r2
 80059f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	699b      	ldr	r3, [r3, #24]
 80059f6:	011b      	lsls	r3, r3, #4
 80059f8:	693a      	ldr	r2, [r7, #16]
 80059fa:	4313      	orrs	r3, r2
 80059fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	693a      	ldr	r2, [r7, #16]
 8005a02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	68fa      	ldr	r2, [r7, #12]
 8005a08:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	685a      	ldr	r2, [r3, #4]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	697a      	ldr	r2, [r7, #20]
 8005a16:	621a      	str	r2, [r3, #32]
}
 8005a18:	bf00      	nop
 8005a1a:	371c      	adds	r7, #28
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a22:	4770      	bx	lr
 8005a24:	40012c00 	.word	0x40012c00
 8005a28:	40013400 	.word	0x40013400
 8005a2c:	40015000 	.word	0x40015000
 8005a30:	40014000 	.word	0x40014000
 8005a34:	40014400 	.word	0x40014400
 8005a38:	40014800 	.word	0x40014800

08005a3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b087      	sub	sp, #28
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
 8005a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6a1b      	ldr	r3, [r3, #32]
 8005a4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6a1b      	ldr	r3, [r3, #32]
 8005a50:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	69db      	ldr	r3, [r3, #28]
 8005a62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	021b      	lsls	r3, r3, #8
 8005a7e:	68fa      	ldr	r2, [r7, #12]
 8005a80:	4313      	orrs	r3, r2
 8005a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005a8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	689b      	ldr	r3, [r3, #8]
 8005a90:	031b      	lsls	r3, r3, #12
 8005a92:	697a      	ldr	r2, [r7, #20]
 8005a94:	4313      	orrs	r3, r2
 8005a96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	4a2c      	ldr	r2, [pc, #176]	@ (8005b4c <TIM_OC4_SetConfig+0x110>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d007      	beq.n	8005ab0 <TIM_OC4_SetConfig+0x74>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	4a2b      	ldr	r2, [pc, #172]	@ (8005b50 <TIM_OC4_SetConfig+0x114>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d003      	beq.n	8005ab0 <TIM_OC4_SetConfig+0x74>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	4a2a      	ldr	r2, [pc, #168]	@ (8005b54 <TIM_OC4_SetConfig+0x118>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d10d      	bne.n	8005acc <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005ab0:	697b      	ldr	r3, [r7, #20]
 8005ab2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005ab6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	68db      	ldr	r3, [r3, #12]
 8005abc:	031b      	lsls	r3, r3, #12
 8005abe:	697a      	ldr	r2, [r7, #20]
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005aca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	4a1f      	ldr	r2, [pc, #124]	@ (8005b4c <TIM_OC4_SetConfig+0x110>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d013      	beq.n	8005afc <TIM_OC4_SetConfig+0xc0>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	4a1e      	ldr	r2, [pc, #120]	@ (8005b50 <TIM_OC4_SetConfig+0x114>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d00f      	beq.n	8005afc <TIM_OC4_SetConfig+0xc0>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	4a1e      	ldr	r2, [pc, #120]	@ (8005b58 <TIM_OC4_SetConfig+0x11c>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d00b      	beq.n	8005afc <TIM_OC4_SetConfig+0xc0>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	4a1d      	ldr	r2, [pc, #116]	@ (8005b5c <TIM_OC4_SetConfig+0x120>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d007      	beq.n	8005afc <TIM_OC4_SetConfig+0xc0>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	4a1c      	ldr	r2, [pc, #112]	@ (8005b60 <TIM_OC4_SetConfig+0x124>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d003      	beq.n	8005afc <TIM_OC4_SetConfig+0xc0>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	4a17      	ldr	r2, [pc, #92]	@ (8005b54 <TIM_OC4_SetConfig+0x118>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d113      	bne.n	8005b24 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005b02:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005b0a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	695b      	ldr	r3, [r3, #20]
 8005b10:	019b      	lsls	r3, r3, #6
 8005b12:	693a      	ldr	r2, [r7, #16]
 8005b14:	4313      	orrs	r3, r2
 8005b16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	699b      	ldr	r3, [r3, #24]
 8005b1c:	019b      	lsls	r3, r3, #6
 8005b1e:	693a      	ldr	r2, [r7, #16]
 8005b20:	4313      	orrs	r3, r2
 8005b22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	693a      	ldr	r2, [r7, #16]
 8005b28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	68fa      	ldr	r2, [r7, #12]
 8005b2e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	685a      	ldr	r2, [r3, #4]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	697a      	ldr	r2, [r7, #20]
 8005b3c:	621a      	str	r2, [r3, #32]
}
 8005b3e:	bf00      	nop
 8005b40:	371c      	adds	r7, #28
 8005b42:	46bd      	mov	sp, r7
 8005b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b48:	4770      	bx	lr
 8005b4a:	bf00      	nop
 8005b4c:	40012c00 	.word	0x40012c00
 8005b50:	40013400 	.word	0x40013400
 8005b54:	40015000 	.word	0x40015000
 8005b58:	40014000 	.word	0x40014000
 8005b5c:	40014400 	.word	0x40014400
 8005b60:	40014800 	.word	0x40014800

08005b64 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b087      	sub	sp, #28
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
 8005b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6a1b      	ldr	r3, [r3, #32]
 8005b72:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6a1b      	ldr	r3, [r3, #32]
 8005b78:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	68fa      	ldr	r2, [r7, #12]
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005ba8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	041b      	lsls	r3, r3, #16
 8005bb0:	693a      	ldr	r2, [r7, #16]
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	4a19      	ldr	r2, [pc, #100]	@ (8005c20 <TIM_OC5_SetConfig+0xbc>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d013      	beq.n	8005be6 <TIM_OC5_SetConfig+0x82>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	4a18      	ldr	r2, [pc, #96]	@ (8005c24 <TIM_OC5_SetConfig+0xc0>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d00f      	beq.n	8005be6 <TIM_OC5_SetConfig+0x82>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4a17      	ldr	r2, [pc, #92]	@ (8005c28 <TIM_OC5_SetConfig+0xc4>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d00b      	beq.n	8005be6 <TIM_OC5_SetConfig+0x82>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4a16      	ldr	r2, [pc, #88]	@ (8005c2c <TIM_OC5_SetConfig+0xc8>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d007      	beq.n	8005be6 <TIM_OC5_SetConfig+0x82>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	4a15      	ldr	r2, [pc, #84]	@ (8005c30 <TIM_OC5_SetConfig+0xcc>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d003      	beq.n	8005be6 <TIM_OC5_SetConfig+0x82>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	4a14      	ldr	r2, [pc, #80]	@ (8005c34 <TIM_OC5_SetConfig+0xd0>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d109      	bne.n	8005bfa <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005bec:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	695b      	ldr	r3, [r3, #20]
 8005bf2:	021b      	lsls	r3, r3, #8
 8005bf4:	697a      	ldr	r2, [r7, #20]
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	697a      	ldr	r2, [r7, #20]
 8005bfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	68fa      	ldr	r2, [r7, #12]
 8005c04:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	685a      	ldr	r2, [r3, #4]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	693a      	ldr	r2, [r7, #16]
 8005c12:	621a      	str	r2, [r3, #32]
}
 8005c14:	bf00      	nop
 8005c16:	371c      	adds	r7, #28
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1e:	4770      	bx	lr
 8005c20:	40012c00 	.word	0x40012c00
 8005c24:	40013400 	.word	0x40013400
 8005c28:	40014000 	.word	0x40014000
 8005c2c:	40014400 	.word	0x40014400
 8005c30:	40014800 	.word	0x40014800
 8005c34:	40015000 	.word	0x40015000

08005c38 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b087      	sub	sp, #28
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6a1b      	ldr	r3, [r3, #32]
 8005c46:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6a1b      	ldr	r3, [r3, #32]
 8005c4c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	021b      	lsls	r3, r3, #8
 8005c72:	68fa      	ldr	r2, [r7, #12]
 8005c74:	4313      	orrs	r3, r2
 8005c76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005c78:	693b      	ldr	r3, [r7, #16]
 8005c7a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005c7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	051b      	lsls	r3, r3, #20
 8005c86:	693a      	ldr	r2, [r7, #16]
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	4a1a      	ldr	r2, [pc, #104]	@ (8005cf8 <TIM_OC6_SetConfig+0xc0>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d013      	beq.n	8005cbc <TIM_OC6_SetConfig+0x84>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	4a19      	ldr	r2, [pc, #100]	@ (8005cfc <TIM_OC6_SetConfig+0xc4>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d00f      	beq.n	8005cbc <TIM_OC6_SetConfig+0x84>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	4a18      	ldr	r2, [pc, #96]	@ (8005d00 <TIM_OC6_SetConfig+0xc8>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d00b      	beq.n	8005cbc <TIM_OC6_SetConfig+0x84>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	4a17      	ldr	r2, [pc, #92]	@ (8005d04 <TIM_OC6_SetConfig+0xcc>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d007      	beq.n	8005cbc <TIM_OC6_SetConfig+0x84>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	4a16      	ldr	r2, [pc, #88]	@ (8005d08 <TIM_OC6_SetConfig+0xd0>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d003      	beq.n	8005cbc <TIM_OC6_SetConfig+0x84>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	4a15      	ldr	r2, [pc, #84]	@ (8005d0c <TIM_OC6_SetConfig+0xd4>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d109      	bne.n	8005cd0 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005cc2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	695b      	ldr	r3, [r3, #20]
 8005cc8:	029b      	lsls	r3, r3, #10
 8005cca:	697a      	ldr	r2, [r7, #20]
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	697a      	ldr	r2, [r7, #20]
 8005cd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	68fa      	ldr	r2, [r7, #12]
 8005cda:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	685a      	ldr	r2, [r3, #4]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	693a      	ldr	r2, [r7, #16]
 8005ce8:	621a      	str	r2, [r3, #32]
}
 8005cea:	bf00      	nop
 8005cec:	371c      	adds	r7, #28
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf4:	4770      	bx	lr
 8005cf6:	bf00      	nop
 8005cf8:	40012c00 	.word	0x40012c00
 8005cfc:	40013400 	.word	0x40013400
 8005d00:	40014000 	.word	0x40014000
 8005d04:	40014400 	.word	0x40014400
 8005d08:	40014800 	.word	0x40014800
 8005d0c:	40015000 	.word	0x40015000

08005d10 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b087      	sub	sp, #28
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	60f8      	str	r0, [r7, #12]
 8005d18:	60b9      	str	r1, [r7, #8]
 8005d1a:	607a      	str	r2, [r7, #4]
 8005d1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	6a1b      	ldr	r3, [r3, #32]
 8005d22:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	6a1b      	ldr	r3, [r3, #32]
 8005d28:	f023 0201 	bic.w	r2, r3, #1
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	699b      	ldr	r3, [r3, #24]
 8005d34:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	4a28      	ldr	r2, [pc, #160]	@ (8005ddc <TIM_TI1_SetConfig+0xcc>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d01b      	beq.n	8005d76 <TIM_TI1_SetConfig+0x66>
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d44:	d017      	beq.n	8005d76 <TIM_TI1_SetConfig+0x66>
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	4a25      	ldr	r2, [pc, #148]	@ (8005de0 <TIM_TI1_SetConfig+0xd0>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d013      	beq.n	8005d76 <TIM_TI1_SetConfig+0x66>
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	4a24      	ldr	r2, [pc, #144]	@ (8005de4 <TIM_TI1_SetConfig+0xd4>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d00f      	beq.n	8005d76 <TIM_TI1_SetConfig+0x66>
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	4a23      	ldr	r2, [pc, #140]	@ (8005de8 <TIM_TI1_SetConfig+0xd8>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d00b      	beq.n	8005d76 <TIM_TI1_SetConfig+0x66>
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	4a22      	ldr	r2, [pc, #136]	@ (8005dec <TIM_TI1_SetConfig+0xdc>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d007      	beq.n	8005d76 <TIM_TI1_SetConfig+0x66>
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	4a21      	ldr	r2, [pc, #132]	@ (8005df0 <TIM_TI1_SetConfig+0xe0>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d003      	beq.n	8005d76 <TIM_TI1_SetConfig+0x66>
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	4a20      	ldr	r2, [pc, #128]	@ (8005df4 <TIM_TI1_SetConfig+0xe4>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d101      	bne.n	8005d7a <TIM_TI1_SetConfig+0x6a>
 8005d76:	2301      	movs	r3, #1
 8005d78:	e000      	b.n	8005d7c <TIM_TI1_SetConfig+0x6c>
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d008      	beq.n	8005d92 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	f023 0303 	bic.w	r3, r3, #3
 8005d86:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005d88:	697a      	ldr	r2, [r7, #20]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	617b      	str	r3, [r7, #20]
 8005d90:	e003      	b.n	8005d9a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005d92:	697b      	ldr	r3, [r7, #20]
 8005d94:	f043 0301 	orr.w	r3, r3, #1
 8005d98:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005da0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	011b      	lsls	r3, r3, #4
 8005da6:	b2db      	uxtb	r3, r3
 8005da8:	697a      	ldr	r2, [r7, #20]
 8005daa:	4313      	orrs	r3, r2
 8005dac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	f023 030a 	bic.w	r3, r3, #10
 8005db4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	f003 030a 	and.w	r3, r3, #10
 8005dbc:	693a      	ldr	r2, [r7, #16]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	697a      	ldr	r2, [r7, #20]
 8005dc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	693a      	ldr	r2, [r7, #16]
 8005dcc:	621a      	str	r2, [r3, #32]
}
 8005dce:	bf00      	nop
 8005dd0:	371c      	adds	r7, #28
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd8:	4770      	bx	lr
 8005dda:	bf00      	nop
 8005ddc:	40012c00 	.word	0x40012c00
 8005de0:	40000400 	.word	0x40000400
 8005de4:	40000800 	.word	0x40000800
 8005de8:	40000c00 	.word	0x40000c00
 8005dec:	40013400 	.word	0x40013400
 8005df0:	40014000 	.word	0x40014000
 8005df4:	40015000 	.word	0x40015000

08005df8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	b087      	sub	sp, #28
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	60f8      	str	r0, [r7, #12]
 8005e00:	60b9      	str	r1, [r7, #8]
 8005e02:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	f003 031f 	and.w	r3, r3, #31
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e10:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	6a1a      	ldr	r2, [r3, #32]
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	43db      	mvns	r3, r3
 8005e1a:	401a      	ands	r2, r3
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	6a1a      	ldr	r2, [r3, #32]
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	f003 031f 	and.w	r3, r3, #31
 8005e2a:	6879      	ldr	r1, [r7, #4]
 8005e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8005e30:	431a      	orrs	r2, r3
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	621a      	str	r2, [r3, #32]
}
 8005e36:	bf00      	nop
 8005e38:	371c      	adds	r7, #28
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e40:	4770      	bx	lr

08005e42 <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 8005e42:	b580      	push	{r7, lr}
 8005e44:	b08a      	sub	sp, #40	@ 0x28
 8005e46:	af00      	add	r7, sp, #0
 8005e48:	6078      	str	r0, [r7, #4]
 8005e4a:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d101      	bne.n	8005e56 <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e0a0      	b.n	8005f98 <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e5c:	b2db      	uxtb	r3, r3
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d106      	bne.n	8005e70 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2200      	movs	r2, #0
 8005e66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f7fb f9f0 	bl	8001250 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2202      	movs	r2, #2
 8005e74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681a      	ldr	r2, [r3, #0]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	3304      	adds	r3, #4
 8005e80:	4619      	mov	r1, r3
 8005e82:	4610      	mov	r0, r2
 8005e84:	f7ff fb66 	bl	8005554 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6818      	ldr	r0, [r3, #0]
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	6819      	ldr	r1, [r3, #0]
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	689b      	ldr	r3, [r3, #8]
 8005e94:	2203      	movs	r2, #3
 8005e96:	f7ff ff3b 	bl	8005d10 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	699a      	ldr	r2, [r3, #24]
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f022 020c 	bic.w	r2, r2, #12
 8005ea8:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	6999      	ldr	r1, [r3, #24]
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	685a      	ldr	r2, [r3, #4]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	430a      	orrs	r2, r1
 8005eba:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	685a      	ldr	r2, [r3, #4]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005eca:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	689b      	ldr	r3, [r3, #8]
 8005ed2:	687a      	ldr	r2, [r7, #4]
 8005ed4:	6812      	ldr	r2, [r2, #0]
 8005ed6:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005eda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ede:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	689a      	ldr	r2, [r3, #8]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005eee:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	689b      	ldr	r3, [r3, #8]
 8005ef6:	687a      	ldr	r2, [r7, #4]
 8005ef8:	6812      	ldr	r2, [r2, #0]
 8005efa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005efe:	f023 0307 	bic.w	r3, r3, #7
 8005f02:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	689a      	ldr	r2, [r3, #8]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f042 0204 	orr.w	r2, r2, #4
 8005f12:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8005f14:	2300      	movs	r3, #0
 8005f16:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8005f1c:	2370      	movs	r3, #112	@ 0x70
 8005f1e:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005f20:	2300      	movs	r3, #0
 8005f22:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005f24:	2300      	movs	r3, #0
 8005f26:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	68db      	ldr	r3, [r3, #12]
 8005f30:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f107 020c 	add.w	r2, r7, #12
 8005f3a:	4611      	mov	r1, r2
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	f7ff fc57 	bl	80057f0 <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	687a      	ldr	r2, [r7, #4]
 8005f4a:	6812      	ldr	r2, [r2, #0]
 8005f4c:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005f50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f54:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	685a      	ldr	r2, [r3, #4]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 8005f64:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2201      	movs	r2, #1
 8005f6a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2201      	movs	r2, #1
 8005f72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2201      	movs	r2, #1
 8005f7a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2201      	movs	r2, #1
 8005f82:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2201      	movs	r2, #1
 8005f8a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2201      	movs	r2, #1
 8005f92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005f96:	2300      	movs	r3, #0
}
 8005f98:	4618      	mov	r0, r3
 8005f9a:	3728      	adds	r7, #40	@ 0x28
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	bd80      	pop	{r7, pc}

08005fa0 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b084      	sub	sp, #16
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
 8005fa8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d109      	bne.n	8005fc4 <HAL_TIMEx_PWMN_Start+0x24>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	2b01      	cmp	r3, #1
 8005fba:	bf14      	ite	ne
 8005fbc:	2301      	movne	r3, #1
 8005fbe:	2300      	moveq	r3, #0
 8005fc0:	b2db      	uxtb	r3, r3
 8005fc2:	e022      	b.n	800600a <HAL_TIMEx_PWMN_Start+0x6a>
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	2b04      	cmp	r3, #4
 8005fc8:	d109      	bne.n	8005fde <HAL_TIMEx_PWMN_Start+0x3e>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	2b01      	cmp	r3, #1
 8005fd4:	bf14      	ite	ne
 8005fd6:	2301      	movne	r3, #1
 8005fd8:	2300      	moveq	r3, #0
 8005fda:	b2db      	uxtb	r3, r3
 8005fdc:	e015      	b.n	800600a <HAL_TIMEx_PWMN_Start+0x6a>
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	2b08      	cmp	r3, #8
 8005fe2:	d109      	bne.n	8005ff8 <HAL_TIMEx_PWMN_Start+0x58>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8005fea:	b2db      	uxtb	r3, r3
 8005fec:	2b01      	cmp	r3, #1
 8005fee:	bf14      	ite	ne
 8005ff0:	2301      	movne	r3, #1
 8005ff2:	2300      	moveq	r3, #0
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	e008      	b.n	800600a <HAL_TIMEx_PWMN_Start+0x6a>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8005ffe:	b2db      	uxtb	r3, r3
 8006000:	2b01      	cmp	r3, #1
 8006002:	bf14      	ite	ne
 8006004:	2301      	movne	r3, #1
 8006006:	2300      	moveq	r3, #0
 8006008:	b2db      	uxtb	r3, r3
 800600a:	2b00      	cmp	r3, #0
 800600c:	d001      	beq.n	8006012 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800600e:	2301      	movs	r3, #1
 8006010:	e073      	b.n	80060fa <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d104      	bne.n	8006022 <HAL_TIMEx_PWMN_Start+0x82>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2202      	movs	r2, #2
 800601c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006020:	e013      	b.n	800604a <HAL_TIMEx_PWMN_Start+0xaa>
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	2b04      	cmp	r3, #4
 8006026:	d104      	bne.n	8006032 <HAL_TIMEx_PWMN_Start+0x92>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2202      	movs	r2, #2
 800602c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006030:	e00b      	b.n	800604a <HAL_TIMEx_PWMN_Start+0xaa>
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	2b08      	cmp	r3, #8
 8006036:	d104      	bne.n	8006042 <HAL_TIMEx_PWMN_Start+0xa2>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2202      	movs	r2, #2
 800603c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006040:	e003      	b.n	800604a <HAL_TIMEx_PWMN_Start+0xaa>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2202      	movs	r2, #2
 8006046:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	2204      	movs	r2, #4
 8006050:	6839      	ldr	r1, [r7, #0]
 8006052:	4618      	mov	r0, r3
 8006054:	f000 fa34 	bl	80064c0 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006066:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a25      	ldr	r2, [pc, #148]	@ (8006104 <HAL_TIMEx_PWMN_Start+0x164>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d022      	beq.n	80060b8 <HAL_TIMEx_PWMN_Start+0x118>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800607a:	d01d      	beq.n	80060b8 <HAL_TIMEx_PWMN_Start+0x118>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a21      	ldr	r2, [pc, #132]	@ (8006108 <HAL_TIMEx_PWMN_Start+0x168>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d018      	beq.n	80060b8 <HAL_TIMEx_PWMN_Start+0x118>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a20      	ldr	r2, [pc, #128]	@ (800610c <HAL_TIMEx_PWMN_Start+0x16c>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d013      	beq.n	80060b8 <HAL_TIMEx_PWMN_Start+0x118>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a1e      	ldr	r2, [pc, #120]	@ (8006110 <HAL_TIMEx_PWMN_Start+0x170>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d00e      	beq.n	80060b8 <HAL_TIMEx_PWMN_Start+0x118>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a1d      	ldr	r2, [pc, #116]	@ (8006114 <HAL_TIMEx_PWMN_Start+0x174>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d009      	beq.n	80060b8 <HAL_TIMEx_PWMN_Start+0x118>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a1b      	ldr	r2, [pc, #108]	@ (8006118 <HAL_TIMEx_PWMN_Start+0x178>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d004      	beq.n	80060b8 <HAL_TIMEx_PWMN_Start+0x118>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a1a      	ldr	r2, [pc, #104]	@ (800611c <HAL_TIMEx_PWMN_Start+0x17c>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d115      	bne.n	80060e4 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	689a      	ldr	r2, [r3, #8]
 80060be:	4b18      	ldr	r3, [pc, #96]	@ (8006120 <HAL_TIMEx_PWMN_Start+0x180>)
 80060c0:	4013      	ands	r3, r2
 80060c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2b06      	cmp	r3, #6
 80060c8:	d015      	beq.n	80060f6 <HAL_TIMEx_PWMN_Start+0x156>
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060d0:	d011      	beq.n	80060f6 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f042 0201 	orr.w	r2, r2, #1
 80060e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060e2:	e008      	b.n	80060f6 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	681a      	ldr	r2, [r3, #0]
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f042 0201 	orr.w	r2, r2, #1
 80060f2:	601a      	str	r2, [r3, #0]
 80060f4:	e000      	b.n	80060f8 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80060f8:	2300      	movs	r3, #0
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	3710      	adds	r7, #16
 80060fe:	46bd      	mov	sp, r7
 8006100:	bd80      	pop	{r7, pc}
 8006102:	bf00      	nop
 8006104:	40012c00 	.word	0x40012c00
 8006108:	40000400 	.word	0x40000400
 800610c:	40000800 	.word	0x40000800
 8006110:	40000c00 	.word	0x40000c00
 8006114:	40013400 	.word	0x40013400
 8006118:	40014000 	.word	0x40014000
 800611c:	40015000 	.word	0x40015000
 8006120:	00010007 	.word	0x00010007

08006124 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b082      	sub	sp, #8
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
 800612c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	2200      	movs	r2, #0
 8006134:	6839      	ldr	r1, [r7, #0]
 8006136:	4618      	mov	r0, r3
 8006138:	f000 f9c2 	bl	80064c0 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	6a1a      	ldr	r2, [r3, #32]
 8006142:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006146:	4013      	ands	r3, r2
 8006148:	2b00      	cmp	r3, #0
 800614a:	d10f      	bne.n	800616c <HAL_TIMEx_PWMN_Stop+0x48>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	6a1a      	ldr	r2, [r3, #32]
 8006152:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006156:	4013      	ands	r3, r2
 8006158:	2b00      	cmp	r3, #0
 800615a:	d107      	bne.n	800616c <HAL_TIMEx_PWMN_Stop+0x48>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800616a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	6a1a      	ldr	r2, [r3, #32]
 8006172:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006176:	4013      	ands	r3, r2
 8006178:	2b00      	cmp	r3, #0
 800617a:	d10f      	bne.n	800619c <HAL_TIMEx_PWMN_Stop+0x78>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	6a1a      	ldr	r2, [r3, #32]
 8006182:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006186:	4013      	ands	r3, r2
 8006188:	2b00      	cmp	r3, #0
 800618a:	d107      	bne.n	800619c <HAL_TIMEx_PWMN_Stop+0x78>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f022 0201 	bic.w	r2, r2, #1
 800619a:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d104      	bne.n	80061ac <HAL_TIMEx_PWMN_Stop+0x88>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2201      	movs	r2, #1
 80061a6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80061aa:	e013      	b.n	80061d4 <HAL_TIMEx_PWMN_Stop+0xb0>
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	2b04      	cmp	r3, #4
 80061b0:	d104      	bne.n	80061bc <HAL_TIMEx_PWMN_Stop+0x98>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2201      	movs	r2, #1
 80061b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80061ba:	e00b      	b.n	80061d4 <HAL_TIMEx_PWMN_Stop+0xb0>
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	2b08      	cmp	r3, #8
 80061c0:	d104      	bne.n	80061cc <HAL_TIMEx_PWMN_Stop+0xa8>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2201      	movs	r2, #1
 80061c6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80061ca:	e003      	b.n	80061d4 <HAL_TIMEx_PWMN_Stop+0xb0>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2201      	movs	r2, #1
 80061d0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 80061d4:	2300      	movs	r3, #0
}
 80061d6:	4618      	mov	r0, r3
 80061d8:	3708      	adds	r7, #8
 80061da:	46bd      	mov	sp, r7
 80061dc:	bd80      	pop	{r7, pc}
	...

080061e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b085      	sub	sp, #20
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
 80061e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d101      	bne.n	80061f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80061f4:	2302      	movs	r3, #2
 80061f6:	e074      	b.n	80062e2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2201      	movs	r2, #1
 80061fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2202      	movs	r2, #2
 8006204:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	689b      	ldr	r3, [r3, #8]
 8006216:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a34      	ldr	r2, [pc, #208]	@ (80062f0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d009      	beq.n	8006236 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a33      	ldr	r2, [pc, #204]	@ (80062f4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d004      	beq.n	8006236 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4a31      	ldr	r2, [pc, #196]	@ (80062f8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d108      	bne.n	8006248 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800623c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	68fa      	ldr	r2, [r7, #12]
 8006244:	4313      	orrs	r3, r2
 8006246:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800624e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006252:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	68fa      	ldr	r2, [r7, #12]
 800625a:	4313      	orrs	r3, r2
 800625c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	68fa      	ldr	r2, [r7, #12]
 8006264:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a21      	ldr	r2, [pc, #132]	@ (80062f0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d022      	beq.n	80062b6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006278:	d01d      	beq.n	80062b6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a1f      	ldr	r2, [pc, #124]	@ (80062fc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d018      	beq.n	80062b6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a1d      	ldr	r2, [pc, #116]	@ (8006300 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d013      	beq.n	80062b6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a1c      	ldr	r2, [pc, #112]	@ (8006304 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d00e      	beq.n	80062b6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a15      	ldr	r2, [pc, #84]	@ (80062f4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d009      	beq.n	80062b6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a18      	ldr	r2, [pc, #96]	@ (8006308 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d004      	beq.n	80062b6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a11      	ldr	r2, [pc, #68]	@ (80062f8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d10c      	bne.n	80062d0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062b6:	68bb      	ldr	r3, [r7, #8]
 80062b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	689b      	ldr	r3, [r3, #8]
 80062c2:	68ba      	ldr	r2, [r7, #8]
 80062c4:	4313      	orrs	r3, r2
 80062c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	68ba      	ldr	r2, [r7, #8]
 80062ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2200      	movs	r2, #0
 80062dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80062e0:	2300      	movs	r3, #0
}
 80062e2:	4618      	mov	r0, r3
 80062e4:	3714      	adds	r7, #20
 80062e6:	46bd      	mov	sp, r7
 80062e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ec:	4770      	bx	lr
 80062ee:	bf00      	nop
 80062f0:	40012c00 	.word	0x40012c00
 80062f4:	40013400 	.word	0x40013400
 80062f8:	40015000 	.word	0x40015000
 80062fc:	40000400 	.word	0x40000400
 8006300:	40000800 	.word	0x40000800
 8006304:	40000c00 	.word	0x40000c00
 8006308:	40014000 	.word	0x40014000

0800630c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800630c:	b480      	push	{r7}
 800630e:	b085      	sub	sp, #20
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
 8006314:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006316:	2300      	movs	r3, #0
 8006318:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006320:	2b01      	cmp	r3, #1
 8006322:	d101      	bne.n	8006328 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006324:	2302      	movs	r3, #2
 8006326:	e078      	b.n	800641a <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	68db      	ldr	r3, [r3, #12]
 800633a:	4313      	orrs	r3, r2
 800633c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	689b      	ldr	r3, [r3, #8]
 8006348:	4313      	orrs	r3, r2
 800634a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	4313      	orrs	r3, r2
 8006358:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	4313      	orrs	r3, r2
 8006366:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	691b      	ldr	r3, [r3, #16]
 8006372:	4313      	orrs	r3, r2
 8006374:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	695b      	ldr	r3, [r3, #20]
 8006380:	4313      	orrs	r3, r2
 8006382:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800638e:	4313      	orrs	r3, r2
 8006390:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	699b      	ldr	r3, [r3, #24]
 800639c:	041b      	lsls	r3, r3, #16
 800639e:	4313      	orrs	r3, r2
 80063a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	69db      	ldr	r3, [r3, #28]
 80063ac:	4313      	orrs	r3, r2
 80063ae:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a1c      	ldr	r2, [pc, #112]	@ (8006428 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d009      	beq.n	80063ce <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	4a1b      	ldr	r2, [pc, #108]	@ (800642c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d004      	beq.n	80063ce <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4a19      	ldr	r2, [pc, #100]	@ (8006430 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d11c      	bne.n	8006408 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063d8:	051b      	lsls	r3, r3, #20
 80063da:	4313      	orrs	r3, r2
 80063dc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	6a1b      	ldr	r3, [r3, #32]
 80063e8:	4313      	orrs	r3, r2
 80063ea:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063f6:	4313      	orrs	r3, r2
 80063f8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006404:	4313      	orrs	r3, r2
 8006406:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	68fa      	ldr	r2, [r7, #12]
 800640e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006418:	2300      	movs	r3, #0
}
 800641a:	4618      	mov	r0, r3
 800641c:	3714      	adds	r7, #20
 800641e:	46bd      	mov	sp, r7
 8006420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006424:	4770      	bx	lr
 8006426:	bf00      	nop
 8006428:	40012c00 	.word	0x40012c00
 800642c:	40013400 	.word	0x40013400
 8006430:	40015000 	.word	0x40015000

08006434 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006434:	b480      	push	{r7}
 8006436:	b083      	sub	sp, #12
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800643c:	bf00      	nop
 800643e:	370c      	adds	r7, #12
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr

08006448 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006448:	b480      	push	{r7}
 800644a:	b083      	sub	sp, #12
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006450:	bf00      	nop
 8006452:	370c      	adds	r7, #12
 8006454:	46bd      	mov	sp, r7
 8006456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645a:	4770      	bx	lr

0800645c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800645c:	b480      	push	{r7}
 800645e:	b083      	sub	sp, #12
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006464:	bf00      	nop
 8006466:	370c      	adds	r7, #12
 8006468:	46bd      	mov	sp, r7
 800646a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646e:	4770      	bx	lr

08006470 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006470:	b480      	push	{r7}
 8006472:	b083      	sub	sp, #12
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006478:	bf00      	nop
 800647a:	370c      	adds	r7, #12
 800647c:	46bd      	mov	sp, r7
 800647e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006482:	4770      	bx	lr

08006484 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006484:	b480      	push	{r7}
 8006486:	b083      	sub	sp, #12
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800648c:	bf00      	nop
 800648e:	370c      	adds	r7, #12
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr

08006498 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006498:	b480      	push	{r7}
 800649a:	b083      	sub	sp, #12
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80064a0:	bf00      	nop
 80064a2:	370c      	adds	r7, #12
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr

080064ac <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b083      	sub	sp, #12
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80064b4:	bf00      	nop
 80064b6:	370c      	adds	r7, #12
 80064b8:	46bd      	mov	sp, r7
 80064ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064be:	4770      	bx	lr

080064c0 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80064c0:	b480      	push	{r7}
 80064c2:	b087      	sub	sp, #28
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	60f8      	str	r0, [r7, #12]
 80064c8:	60b9      	str	r1, [r7, #8]
 80064ca:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	f003 030f 	and.w	r3, r3, #15
 80064d2:	2204      	movs	r2, #4
 80064d4:	fa02 f303 	lsl.w	r3, r2, r3
 80064d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	6a1a      	ldr	r2, [r3, #32]
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	43db      	mvns	r3, r3
 80064e2:	401a      	ands	r2, r3
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6a1a      	ldr	r2, [r3, #32]
 80064ec:	68bb      	ldr	r3, [r7, #8]
 80064ee:	f003 030f 	and.w	r3, r3, #15
 80064f2:	6879      	ldr	r1, [r7, #4]
 80064f4:	fa01 f303 	lsl.w	r3, r1, r3
 80064f8:	431a      	orrs	r2, r3
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	621a      	str	r2, [r3, #32]
}
 80064fe:	bf00      	nop
 8006500:	371c      	adds	r7, #28
 8006502:	46bd      	mov	sp, r7
 8006504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006508:	4770      	bx	lr

0800650a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800650a:	b580      	push	{r7, lr}
 800650c:	b082      	sub	sp, #8
 800650e:	af00      	add	r7, sp, #0
 8006510:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d101      	bne.n	800651c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	e042      	b.n	80065a2 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006522:	2b00      	cmp	r3, #0
 8006524:	d106      	bne.n	8006534 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2200      	movs	r2, #0
 800652a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f7fa fff0 	bl	8001514 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2224      	movs	r2, #36	@ 0x24
 8006538:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	681a      	ldr	r2, [r3, #0]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f022 0201 	bic.w	r2, r2, #1
 800654a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006550:	2b00      	cmp	r3, #0
 8006552:	d002      	beq.n	800655a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006554:	6878      	ldr	r0, [r7, #4]
 8006556:	f000 ff61 	bl	800741c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f000 fc62 	bl	8006e24 <UART_SetConfig>
 8006560:	4603      	mov	r3, r0
 8006562:	2b01      	cmp	r3, #1
 8006564:	d101      	bne.n	800656a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006566:	2301      	movs	r3, #1
 8006568:	e01b      	b.n	80065a2 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	685a      	ldr	r2, [r3, #4]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006578:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	689a      	ldr	r2, [r3, #8]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006588:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	681a      	ldr	r2, [r3, #0]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f042 0201 	orr.w	r2, r2, #1
 8006598:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	f000 ffe0 	bl	8007560 <UART_CheckIdleState>
 80065a0:	4603      	mov	r3, r0
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3708      	adds	r7, #8
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}

080065aa <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065aa:	b580      	push	{r7, lr}
 80065ac:	b08a      	sub	sp, #40	@ 0x28
 80065ae:	af02      	add	r7, sp, #8
 80065b0:	60f8      	str	r0, [r7, #12]
 80065b2:	60b9      	str	r1, [r7, #8]
 80065b4:	603b      	str	r3, [r7, #0]
 80065b6:	4613      	mov	r3, r2
 80065b8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065c0:	2b20      	cmp	r3, #32
 80065c2:	d17b      	bne.n	80066bc <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d002      	beq.n	80065d0 <HAL_UART_Transmit+0x26>
 80065ca:	88fb      	ldrh	r3, [r7, #6]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d101      	bne.n	80065d4 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80065d0:	2301      	movs	r3, #1
 80065d2:	e074      	b.n	80066be <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2200      	movs	r2, #0
 80065d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2221      	movs	r2, #33	@ 0x21
 80065e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80065e4:	f7fb fd64 	bl	80020b0 <HAL_GetTick>
 80065e8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	88fa      	ldrh	r2, [r7, #6]
 80065ee:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	88fa      	ldrh	r2, [r7, #6]
 80065f6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	689b      	ldr	r3, [r3, #8]
 80065fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006602:	d108      	bne.n	8006616 <HAL_UART_Transmit+0x6c>
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	691b      	ldr	r3, [r3, #16]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d104      	bne.n	8006616 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800660c:	2300      	movs	r3, #0
 800660e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	61bb      	str	r3, [r7, #24]
 8006614:	e003      	b.n	800661e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800661a:	2300      	movs	r3, #0
 800661c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800661e:	e030      	b.n	8006682 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	9300      	str	r3, [sp, #0]
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	2200      	movs	r2, #0
 8006628:	2180      	movs	r1, #128	@ 0x80
 800662a:	68f8      	ldr	r0, [r7, #12]
 800662c:	f001 f842 	bl	80076b4 <UART_WaitOnFlagUntilTimeout>
 8006630:	4603      	mov	r3, r0
 8006632:	2b00      	cmp	r3, #0
 8006634:	d005      	beq.n	8006642 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	2220      	movs	r2, #32
 800663a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800663e:	2303      	movs	r3, #3
 8006640:	e03d      	b.n	80066be <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006642:	69fb      	ldr	r3, [r7, #28]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d10b      	bne.n	8006660 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006648:	69bb      	ldr	r3, [r7, #24]
 800664a:	881b      	ldrh	r3, [r3, #0]
 800664c:	461a      	mov	r2, r3
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006656:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006658:	69bb      	ldr	r3, [r7, #24]
 800665a:	3302      	adds	r3, #2
 800665c:	61bb      	str	r3, [r7, #24]
 800665e:	e007      	b.n	8006670 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006660:	69fb      	ldr	r3, [r7, #28]
 8006662:	781a      	ldrb	r2, [r3, #0]
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800666a:	69fb      	ldr	r3, [r7, #28]
 800666c:	3301      	adds	r3, #1
 800666e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006676:	b29b      	uxth	r3, r3
 8006678:	3b01      	subs	r3, #1
 800667a:	b29a      	uxth	r2, r3
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006688:	b29b      	uxth	r3, r3
 800668a:	2b00      	cmp	r3, #0
 800668c:	d1c8      	bne.n	8006620 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	9300      	str	r3, [sp, #0]
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	2200      	movs	r2, #0
 8006696:	2140      	movs	r1, #64	@ 0x40
 8006698:	68f8      	ldr	r0, [r7, #12]
 800669a:	f001 f80b 	bl	80076b4 <UART_WaitOnFlagUntilTimeout>
 800669e:	4603      	mov	r3, r0
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d005      	beq.n	80066b0 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2220      	movs	r2, #32
 80066a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80066ac:	2303      	movs	r3, #3
 80066ae:	e006      	b.n	80066be <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	2220      	movs	r2, #32
 80066b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80066b8:	2300      	movs	r3, #0
 80066ba:	e000      	b.n	80066be <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80066bc:	2302      	movs	r3, #2
  }
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3720      	adds	r7, #32
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}
	...

080066c8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b08a      	sub	sp, #40	@ 0x28
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	60f8      	str	r0, [r7, #12]
 80066d0:	60b9      	str	r1, [r7, #8]
 80066d2:	4613      	mov	r3, r2
 80066d4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80066dc:	2b20      	cmp	r3, #32
 80066de:	d137      	bne.n	8006750 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d002      	beq.n	80066ec <HAL_UART_Receive_IT+0x24>
 80066e6:	88fb      	ldrh	r3, [r7, #6]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d101      	bne.n	80066f0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80066ec:	2301      	movs	r3, #1
 80066ee:	e030      	b.n	8006752 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2200      	movs	r2, #0
 80066f4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a18      	ldr	r2, [pc, #96]	@ (800675c <HAL_UART_Receive_IT+0x94>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d01f      	beq.n	8006740 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800670a:	2b00      	cmp	r3, #0
 800670c:	d018      	beq.n	8006740 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	e853 3f00 	ldrex	r3, [r3]
 800671a:	613b      	str	r3, [r7, #16]
   return(result);
 800671c:	693b      	ldr	r3, [r7, #16]
 800671e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006722:	627b      	str	r3, [r7, #36]	@ 0x24
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	461a      	mov	r2, r3
 800672a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800672c:	623b      	str	r3, [r7, #32]
 800672e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006730:	69f9      	ldr	r1, [r7, #28]
 8006732:	6a3a      	ldr	r2, [r7, #32]
 8006734:	e841 2300 	strex	r3, r2, [r1]
 8006738:	61bb      	str	r3, [r7, #24]
   return(result);
 800673a:	69bb      	ldr	r3, [r7, #24]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d1e6      	bne.n	800670e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006740:	88fb      	ldrh	r3, [r7, #6]
 8006742:	461a      	mov	r2, r3
 8006744:	68b9      	ldr	r1, [r7, #8]
 8006746:	68f8      	ldr	r0, [r7, #12]
 8006748:	f001 f822 	bl	8007790 <UART_Start_Receive_IT>
 800674c:	4603      	mov	r3, r0
 800674e:	e000      	b.n	8006752 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006750:	2302      	movs	r3, #2
  }
}
 8006752:	4618      	mov	r0, r3
 8006754:	3728      	adds	r7, #40	@ 0x28
 8006756:	46bd      	mov	sp, r7
 8006758:	bd80      	pop	{r7, pc}
 800675a:	bf00      	nop
 800675c:	40008000 	.word	0x40008000

08006760 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b0ba      	sub	sp, #232	@ 0xe8
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	69db      	ldr	r3, [r3, #28]
 800676e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006786:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800678a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800678e:	4013      	ands	r3, r2
 8006790:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006794:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006798:	2b00      	cmp	r3, #0
 800679a:	d11b      	bne.n	80067d4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800679c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067a0:	f003 0320 	and.w	r3, r3, #32
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d015      	beq.n	80067d4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80067a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067ac:	f003 0320 	and.w	r3, r3, #32
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d105      	bne.n	80067c0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80067b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d009      	beq.n	80067d4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	f000 8300 	beq.w	8006dca <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	4798      	blx	r3
      }
      return;
 80067d2:	e2fa      	b.n	8006dca <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80067d4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80067d8:	2b00      	cmp	r3, #0
 80067da:	f000 8123 	beq.w	8006a24 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80067de:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80067e2:	4b8d      	ldr	r3, [pc, #564]	@ (8006a18 <HAL_UART_IRQHandler+0x2b8>)
 80067e4:	4013      	ands	r3, r2
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d106      	bne.n	80067f8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80067ea:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80067ee:	4b8b      	ldr	r3, [pc, #556]	@ (8006a1c <HAL_UART_IRQHandler+0x2bc>)
 80067f0:	4013      	ands	r3, r2
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	f000 8116 	beq.w	8006a24 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80067f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067fc:	f003 0301 	and.w	r3, r3, #1
 8006800:	2b00      	cmp	r3, #0
 8006802:	d011      	beq.n	8006828 <HAL_UART_IRQHandler+0xc8>
 8006804:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006808:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800680c:	2b00      	cmp	r3, #0
 800680e:	d00b      	beq.n	8006828 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	2201      	movs	r2, #1
 8006816:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800681e:	f043 0201 	orr.w	r2, r3, #1
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006828:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800682c:	f003 0302 	and.w	r3, r3, #2
 8006830:	2b00      	cmp	r3, #0
 8006832:	d011      	beq.n	8006858 <HAL_UART_IRQHandler+0xf8>
 8006834:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006838:	f003 0301 	and.w	r3, r3, #1
 800683c:	2b00      	cmp	r3, #0
 800683e:	d00b      	beq.n	8006858 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	2202      	movs	r2, #2
 8006846:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800684e:	f043 0204 	orr.w	r2, r3, #4
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006858:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800685c:	f003 0304 	and.w	r3, r3, #4
 8006860:	2b00      	cmp	r3, #0
 8006862:	d011      	beq.n	8006888 <HAL_UART_IRQHandler+0x128>
 8006864:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006868:	f003 0301 	and.w	r3, r3, #1
 800686c:	2b00      	cmp	r3, #0
 800686e:	d00b      	beq.n	8006888 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	2204      	movs	r2, #4
 8006876:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800687e:	f043 0202 	orr.w	r2, r3, #2
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006888:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800688c:	f003 0308 	and.w	r3, r3, #8
 8006890:	2b00      	cmp	r3, #0
 8006892:	d017      	beq.n	80068c4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006894:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006898:	f003 0320 	and.w	r3, r3, #32
 800689c:	2b00      	cmp	r3, #0
 800689e:	d105      	bne.n	80068ac <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80068a0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80068a4:	4b5c      	ldr	r3, [pc, #368]	@ (8006a18 <HAL_UART_IRQHandler+0x2b8>)
 80068a6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d00b      	beq.n	80068c4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	2208      	movs	r2, #8
 80068b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068ba:	f043 0208 	orr.w	r2, r3, #8
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80068c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d012      	beq.n	80068f6 <HAL_UART_IRQHandler+0x196>
 80068d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068d4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d00c      	beq.n	80068f6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80068e4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068ec:	f043 0220 	orr.w	r2, r3, #32
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	f000 8266 	beq.w	8006dce <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006902:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006906:	f003 0320 	and.w	r3, r3, #32
 800690a:	2b00      	cmp	r3, #0
 800690c:	d013      	beq.n	8006936 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800690e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006912:	f003 0320 	and.w	r3, r3, #32
 8006916:	2b00      	cmp	r3, #0
 8006918:	d105      	bne.n	8006926 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800691a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800691e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006922:	2b00      	cmp	r3, #0
 8006924:	d007      	beq.n	8006936 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800692a:	2b00      	cmp	r3, #0
 800692c:	d003      	beq.n	8006936 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800693c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	689b      	ldr	r3, [r3, #8]
 8006946:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800694a:	2b40      	cmp	r3, #64	@ 0x40
 800694c:	d005      	beq.n	800695a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800694e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006952:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006956:	2b00      	cmp	r3, #0
 8006958:	d054      	beq.n	8006a04 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f001 f83a 	bl	80079d4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800696a:	2b40      	cmp	r3, #64	@ 0x40
 800696c:	d146      	bne.n	80069fc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	3308      	adds	r3, #8
 8006974:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006978:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800697c:	e853 3f00 	ldrex	r3, [r3]
 8006980:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006984:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006988:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800698c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	3308      	adds	r3, #8
 8006996:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800699a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800699e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80069a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80069aa:	e841 2300 	strex	r3, r2, [r1]
 80069ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80069b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d1d9      	bne.n	800696e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d017      	beq.n	80069f4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069ca:	4a15      	ldr	r2, [pc, #84]	@ (8006a20 <HAL_UART_IRQHandler+0x2c0>)
 80069cc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069d4:	4618      	mov	r0, r3
 80069d6:	f7fc fdb0 	bl	800353a <HAL_DMA_Abort_IT>
 80069da:	4603      	mov	r3, r0
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d019      	beq.n	8006a14 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069e8:	687a      	ldr	r2, [r7, #4]
 80069ea:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80069ee:	4610      	mov	r0, r2
 80069f0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069f2:	e00f      	b.n	8006a14 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80069f4:	6878      	ldr	r0, [r7, #4]
 80069f6:	f000 f9ff 	bl	8006df8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069fa:	e00b      	b.n	8006a14 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	f000 f9fb 	bl	8006df8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a02:	e007      	b.n	8006a14 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f000 f9f7 	bl	8006df8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006a12:	e1dc      	b.n	8006dce <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a14:	bf00      	nop
    return;
 8006a16:	e1da      	b.n	8006dce <HAL_UART_IRQHandler+0x66e>
 8006a18:	10000001 	.word	0x10000001
 8006a1c:	04000120 	.word	0x04000120
 8006a20:	08007aa1 	.word	0x08007aa1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	f040 8170 	bne.w	8006d0e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006a2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a32:	f003 0310 	and.w	r3, r3, #16
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	f000 8169 	beq.w	8006d0e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006a3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a40:	f003 0310 	and.w	r3, r3, #16
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	f000 8162 	beq.w	8006d0e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	2210      	movs	r2, #16
 8006a50:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	689b      	ldr	r3, [r3, #8]
 8006a58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a5c:	2b40      	cmp	r3, #64	@ 0x40
 8006a5e:	f040 80d8 	bne.w	8006c12 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006a70:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	f000 80af 	beq.w	8006bd8 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006a80:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006a84:	429a      	cmp	r2, r3
 8006a86:	f080 80a7 	bcs.w	8006bd8 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006a90:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f003 0320 	and.w	r3, r3, #32
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	f040 8087 	bne.w	8006bb6 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006ab4:	e853 3f00 	ldrex	r3, [r3]
 8006ab8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006abc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006ac0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ac4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	461a      	mov	r2, r3
 8006ace:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006ad2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006ad6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ada:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006ade:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006ae2:	e841 2300 	strex	r3, r2, [r1]
 8006ae6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006aea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d1da      	bne.n	8006aa8 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	3308      	adds	r3, #8
 8006af8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006afa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006afc:	e853 3f00 	ldrex	r3, [r3]
 8006b00:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006b02:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006b04:	f023 0301 	bic.w	r3, r3, #1
 8006b08:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	3308      	adds	r3, #8
 8006b12:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006b16:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006b1a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b1c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006b1e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006b22:	e841 2300 	strex	r3, r2, [r1]
 8006b26:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006b28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d1e1      	bne.n	8006af2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	3308      	adds	r3, #8
 8006b34:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b36:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006b38:	e853 3f00 	ldrex	r3, [r3]
 8006b3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006b3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	3308      	adds	r3, #8
 8006b4e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006b52:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006b54:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b56:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006b58:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006b5a:	e841 2300 	strex	r3, r2, [r1]
 8006b5e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006b60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d1e3      	bne.n	8006b2e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2220      	movs	r2, #32
 8006b6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2200      	movs	r2, #0
 8006b72:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b7c:	e853 3f00 	ldrex	r3, [r3]
 8006b80:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006b82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b84:	f023 0310 	bic.w	r3, r3, #16
 8006b88:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	461a      	mov	r2, r3
 8006b92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006b96:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006b98:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b9a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006b9c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006b9e:	e841 2300 	strex	r3, r2, [r1]
 8006ba2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006ba4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d1e4      	bne.n	8006b74 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	f7fc fc69 	bl	8003488 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2202      	movs	r2, #2
 8006bba:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006bc8:	b29b      	uxth	r3, r3
 8006bca:	1ad3      	subs	r3, r2, r3
 8006bcc:	b29b      	uxth	r3, r3
 8006bce:	4619      	mov	r1, r3
 8006bd0:	6878      	ldr	r0, [r7, #4]
 8006bd2:	f000 f91b 	bl	8006e0c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006bd6:	e0fc      	b.n	8006dd2 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006bde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006be2:	429a      	cmp	r2, r3
 8006be4:	f040 80f5 	bne.w	8006dd2 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f003 0320 	and.w	r3, r3, #32
 8006bf6:	2b20      	cmp	r3, #32
 8006bf8:	f040 80eb 	bne.w	8006dd2 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2202      	movs	r2, #2
 8006c00:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006c08:	4619      	mov	r1, r3
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f000 f8fe 	bl	8006e0c <HAL_UARTEx_RxEventCallback>
      return;
 8006c10:	e0df      	b.n	8006dd2 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006c1e:	b29b      	uxth	r3, r3
 8006c20:	1ad3      	subs	r3, r2, r3
 8006c22:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006c2c:	b29b      	uxth	r3, r3
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	f000 80d1 	beq.w	8006dd6 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8006c34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	f000 80cc 	beq.w	8006dd6 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c46:	e853 3f00 	ldrex	r3, [r3]
 8006c4a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c4e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006c52:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	461a      	mov	r2, r3
 8006c5c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006c60:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c62:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c64:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c68:	e841 2300 	strex	r3, r2, [r1]
 8006c6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d1e4      	bne.n	8006c3e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	3308      	adds	r3, #8
 8006c7a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c7e:	e853 3f00 	ldrex	r3, [r3]
 8006c82:	623b      	str	r3, [r7, #32]
   return(result);
 8006c84:	6a3b      	ldr	r3, [r7, #32]
 8006c86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c8a:	f023 0301 	bic.w	r3, r3, #1
 8006c8e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	3308      	adds	r3, #8
 8006c98:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006c9c:	633a      	str	r2, [r7, #48]	@ 0x30
 8006c9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ca0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ca2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ca4:	e841 2300 	strex	r3, r2, [r1]
 8006ca8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d1e1      	bne.n	8006c74 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2220      	movs	r2, #32
 8006cb4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2200      	movs	r2, #0
 8006cbc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cca:	693b      	ldr	r3, [r7, #16]
 8006ccc:	e853 3f00 	ldrex	r3, [r3]
 8006cd0:	60fb      	str	r3, [r7, #12]
   return(result);
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	f023 0310 	bic.w	r3, r3, #16
 8006cd8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	461a      	mov	r2, r3
 8006ce2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006ce6:	61fb      	str	r3, [r7, #28]
 8006ce8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cea:	69b9      	ldr	r1, [r7, #24]
 8006cec:	69fa      	ldr	r2, [r7, #28]
 8006cee:	e841 2300 	strex	r3, r2, [r1]
 8006cf2:	617b      	str	r3, [r7, #20]
   return(result);
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d1e4      	bne.n	8006cc4 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2202      	movs	r2, #2
 8006cfe:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006d00:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006d04:	4619      	mov	r1, r3
 8006d06:	6878      	ldr	r0, [r7, #4]
 8006d08:	f000 f880 	bl	8006e0c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006d0c:	e063      	b.n	8006dd6 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006d0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d00e      	beq.n	8006d38 <HAL_UART_IRQHandler+0x5d8>
 8006d1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d008      	beq.n	8006d38 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006d2e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006d30:	6878      	ldr	r0, [r7, #4]
 8006d32:	f001 fc13 	bl	800855c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006d36:	e051      	b.n	8006ddc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006d38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d014      	beq.n	8006d6e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006d44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d105      	bne.n	8006d5c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006d50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d54:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d008      	beq.n	8006d6e <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d03a      	beq.n	8006dda <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006d68:	6878      	ldr	r0, [r7, #4]
 8006d6a:	4798      	blx	r3
    }
    return;
 8006d6c:	e035      	b.n	8006dda <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006d6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d009      	beq.n	8006d8e <HAL_UART_IRQHandler+0x62e>
 8006d7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d003      	beq.n	8006d8e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8006d86:	6878      	ldr	r0, [r7, #4]
 8006d88:	f000 fe9c 	bl	8007ac4 <UART_EndTransmit_IT>
    return;
 8006d8c:	e026      	b.n	8006ddc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006d8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d92:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d009      	beq.n	8006dae <HAL_UART_IRQHandler+0x64e>
 8006d9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d9e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d003      	beq.n	8006dae <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006da6:	6878      	ldr	r0, [r7, #4]
 8006da8:	f001 fbec 	bl	8008584 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006dac:	e016      	b.n	8006ddc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006dae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006db2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d010      	beq.n	8006ddc <HAL_UART_IRQHandler+0x67c>
 8006dba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	da0c      	bge.n	8006ddc <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006dc2:	6878      	ldr	r0, [r7, #4]
 8006dc4:	f001 fbd4 	bl	8008570 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006dc8:	e008      	b.n	8006ddc <HAL_UART_IRQHandler+0x67c>
      return;
 8006dca:	bf00      	nop
 8006dcc:	e006      	b.n	8006ddc <HAL_UART_IRQHandler+0x67c>
    return;
 8006dce:	bf00      	nop
 8006dd0:	e004      	b.n	8006ddc <HAL_UART_IRQHandler+0x67c>
      return;
 8006dd2:	bf00      	nop
 8006dd4:	e002      	b.n	8006ddc <HAL_UART_IRQHandler+0x67c>
      return;
 8006dd6:	bf00      	nop
 8006dd8:	e000      	b.n	8006ddc <HAL_UART_IRQHandler+0x67c>
    return;
 8006dda:	bf00      	nop
  }
}
 8006ddc:	37e8      	adds	r7, #232	@ 0xe8
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}
 8006de2:	bf00      	nop

08006de4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006de4:	b480      	push	{r7}
 8006de6:	b083      	sub	sp, #12
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006dec:	bf00      	nop
 8006dee:	370c      	adds	r7, #12
 8006df0:	46bd      	mov	sp, r7
 8006df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df6:	4770      	bx	lr

08006df8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006df8:	b480      	push	{r7}
 8006dfa:	b083      	sub	sp, #12
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006e00:	bf00      	nop
 8006e02:	370c      	adds	r7, #12
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr

08006e0c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b083      	sub	sp, #12
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	460b      	mov	r3, r1
 8006e16:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006e18:	bf00      	nop
 8006e1a:	370c      	adds	r7, #12
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e22:	4770      	bx	lr

08006e24 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e28:	b08c      	sub	sp, #48	@ 0x30
 8006e2a:	af00      	add	r7, sp, #0
 8006e2c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006e2e:	2300      	movs	r3, #0
 8006e30:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	689a      	ldr	r2, [r3, #8]
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	691b      	ldr	r3, [r3, #16]
 8006e3c:	431a      	orrs	r2, r3
 8006e3e:	697b      	ldr	r3, [r7, #20]
 8006e40:	695b      	ldr	r3, [r3, #20]
 8006e42:	431a      	orrs	r2, r3
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	69db      	ldr	r3, [r3, #28]
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006e4c:	697b      	ldr	r3, [r7, #20]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	4baa      	ldr	r3, [pc, #680]	@ (80070fc <UART_SetConfig+0x2d8>)
 8006e54:	4013      	ands	r3, r2
 8006e56:	697a      	ldr	r2, [r7, #20]
 8006e58:	6812      	ldr	r2, [r2, #0]
 8006e5a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e5c:	430b      	orrs	r3, r1
 8006e5e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	685b      	ldr	r3, [r3, #4]
 8006e66:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	68da      	ldr	r2, [r3, #12]
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	430a      	orrs	r2, r1
 8006e74:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	699b      	ldr	r3, [r3, #24]
 8006e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4a9f      	ldr	r2, [pc, #636]	@ (8007100 <UART_SetConfig+0x2dc>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d004      	beq.n	8006e90 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	6a1b      	ldr	r3, [r3, #32]
 8006e8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e8c:	4313      	orrs	r3, r2
 8006e8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e90:	697b      	ldr	r3, [r7, #20]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	689b      	ldr	r3, [r3, #8]
 8006e96:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006e9a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006e9e:	697a      	ldr	r2, [r7, #20]
 8006ea0:	6812      	ldr	r2, [r2, #0]
 8006ea2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ea4:	430b      	orrs	r3, r1
 8006ea6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eae:	f023 010f 	bic.w	r1, r3, #15
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	430a      	orrs	r2, r1
 8006ebc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a90      	ldr	r2, [pc, #576]	@ (8007104 <UART_SetConfig+0x2e0>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d125      	bne.n	8006f14 <UART_SetConfig+0xf0>
 8006ec8:	4b8f      	ldr	r3, [pc, #572]	@ (8007108 <UART_SetConfig+0x2e4>)
 8006eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ece:	f003 0303 	and.w	r3, r3, #3
 8006ed2:	2b03      	cmp	r3, #3
 8006ed4:	d81a      	bhi.n	8006f0c <UART_SetConfig+0xe8>
 8006ed6:	a201      	add	r2, pc, #4	@ (adr r2, 8006edc <UART_SetConfig+0xb8>)
 8006ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006edc:	08006eed 	.word	0x08006eed
 8006ee0:	08006efd 	.word	0x08006efd
 8006ee4:	08006ef5 	.word	0x08006ef5
 8006ee8:	08006f05 	.word	0x08006f05
 8006eec:	2301      	movs	r3, #1
 8006eee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ef2:	e116      	b.n	8007122 <UART_SetConfig+0x2fe>
 8006ef4:	2302      	movs	r3, #2
 8006ef6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006efa:	e112      	b.n	8007122 <UART_SetConfig+0x2fe>
 8006efc:	2304      	movs	r3, #4
 8006efe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f02:	e10e      	b.n	8007122 <UART_SetConfig+0x2fe>
 8006f04:	2308      	movs	r3, #8
 8006f06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f0a:	e10a      	b.n	8007122 <UART_SetConfig+0x2fe>
 8006f0c:	2310      	movs	r3, #16
 8006f0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f12:	e106      	b.n	8007122 <UART_SetConfig+0x2fe>
 8006f14:	697b      	ldr	r3, [r7, #20]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a7c      	ldr	r2, [pc, #496]	@ (800710c <UART_SetConfig+0x2e8>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d138      	bne.n	8006f90 <UART_SetConfig+0x16c>
 8006f1e:	4b7a      	ldr	r3, [pc, #488]	@ (8007108 <UART_SetConfig+0x2e4>)
 8006f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f24:	f003 030c 	and.w	r3, r3, #12
 8006f28:	2b0c      	cmp	r3, #12
 8006f2a:	d82d      	bhi.n	8006f88 <UART_SetConfig+0x164>
 8006f2c:	a201      	add	r2, pc, #4	@ (adr r2, 8006f34 <UART_SetConfig+0x110>)
 8006f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f32:	bf00      	nop
 8006f34:	08006f69 	.word	0x08006f69
 8006f38:	08006f89 	.word	0x08006f89
 8006f3c:	08006f89 	.word	0x08006f89
 8006f40:	08006f89 	.word	0x08006f89
 8006f44:	08006f79 	.word	0x08006f79
 8006f48:	08006f89 	.word	0x08006f89
 8006f4c:	08006f89 	.word	0x08006f89
 8006f50:	08006f89 	.word	0x08006f89
 8006f54:	08006f71 	.word	0x08006f71
 8006f58:	08006f89 	.word	0x08006f89
 8006f5c:	08006f89 	.word	0x08006f89
 8006f60:	08006f89 	.word	0x08006f89
 8006f64:	08006f81 	.word	0x08006f81
 8006f68:	2300      	movs	r3, #0
 8006f6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f6e:	e0d8      	b.n	8007122 <UART_SetConfig+0x2fe>
 8006f70:	2302      	movs	r3, #2
 8006f72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f76:	e0d4      	b.n	8007122 <UART_SetConfig+0x2fe>
 8006f78:	2304      	movs	r3, #4
 8006f7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f7e:	e0d0      	b.n	8007122 <UART_SetConfig+0x2fe>
 8006f80:	2308      	movs	r3, #8
 8006f82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f86:	e0cc      	b.n	8007122 <UART_SetConfig+0x2fe>
 8006f88:	2310      	movs	r3, #16
 8006f8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f8e:	e0c8      	b.n	8007122 <UART_SetConfig+0x2fe>
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	4a5e      	ldr	r2, [pc, #376]	@ (8007110 <UART_SetConfig+0x2ec>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d125      	bne.n	8006fe6 <UART_SetConfig+0x1c2>
 8006f9a:	4b5b      	ldr	r3, [pc, #364]	@ (8007108 <UART_SetConfig+0x2e4>)
 8006f9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fa0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006fa4:	2b30      	cmp	r3, #48	@ 0x30
 8006fa6:	d016      	beq.n	8006fd6 <UART_SetConfig+0x1b2>
 8006fa8:	2b30      	cmp	r3, #48	@ 0x30
 8006faa:	d818      	bhi.n	8006fde <UART_SetConfig+0x1ba>
 8006fac:	2b20      	cmp	r3, #32
 8006fae:	d00a      	beq.n	8006fc6 <UART_SetConfig+0x1a2>
 8006fb0:	2b20      	cmp	r3, #32
 8006fb2:	d814      	bhi.n	8006fde <UART_SetConfig+0x1ba>
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d002      	beq.n	8006fbe <UART_SetConfig+0x19a>
 8006fb8:	2b10      	cmp	r3, #16
 8006fba:	d008      	beq.n	8006fce <UART_SetConfig+0x1aa>
 8006fbc:	e00f      	b.n	8006fde <UART_SetConfig+0x1ba>
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fc4:	e0ad      	b.n	8007122 <UART_SetConfig+0x2fe>
 8006fc6:	2302      	movs	r3, #2
 8006fc8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fcc:	e0a9      	b.n	8007122 <UART_SetConfig+0x2fe>
 8006fce:	2304      	movs	r3, #4
 8006fd0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fd4:	e0a5      	b.n	8007122 <UART_SetConfig+0x2fe>
 8006fd6:	2308      	movs	r3, #8
 8006fd8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fdc:	e0a1      	b.n	8007122 <UART_SetConfig+0x2fe>
 8006fde:	2310      	movs	r3, #16
 8006fe0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fe4:	e09d      	b.n	8007122 <UART_SetConfig+0x2fe>
 8006fe6:	697b      	ldr	r3, [r7, #20]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4a4a      	ldr	r2, [pc, #296]	@ (8007114 <UART_SetConfig+0x2f0>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d125      	bne.n	800703c <UART_SetConfig+0x218>
 8006ff0:	4b45      	ldr	r3, [pc, #276]	@ (8007108 <UART_SetConfig+0x2e4>)
 8006ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ff6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006ffa:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ffc:	d016      	beq.n	800702c <UART_SetConfig+0x208>
 8006ffe:	2bc0      	cmp	r3, #192	@ 0xc0
 8007000:	d818      	bhi.n	8007034 <UART_SetConfig+0x210>
 8007002:	2b80      	cmp	r3, #128	@ 0x80
 8007004:	d00a      	beq.n	800701c <UART_SetConfig+0x1f8>
 8007006:	2b80      	cmp	r3, #128	@ 0x80
 8007008:	d814      	bhi.n	8007034 <UART_SetConfig+0x210>
 800700a:	2b00      	cmp	r3, #0
 800700c:	d002      	beq.n	8007014 <UART_SetConfig+0x1f0>
 800700e:	2b40      	cmp	r3, #64	@ 0x40
 8007010:	d008      	beq.n	8007024 <UART_SetConfig+0x200>
 8007012:	e00f      	b.n	8007034 <UART_SetConfig+0x210>
 8007014:	2300      	movs	r3, #0
 8007016:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800701a:	e082      	b.n	8007122 <UART_SetConfig+0x2fe>
 800701c:	2302      	movs	r3, #2
 800701e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007022:	e07e      	b.n	8007122 <UART_SetConfig+0x2fe>
 8007024:	2304      	movs	r3, #4
 8007026:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800702a:	e07a      	b.n	8007122 <UART_SetConfig+0x2fe>
 800702c:	2308      	movs	r3, #8
 800702e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007032:	e076      	b.n	8007122 <UART_SetConfig+0x2fe>
 8007034:	2310      	movs	r3, #16
 8007036:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800703a:	e072      	b.n	8007122 <UART_SetConfig+0x2fe>
 800703c:	697b      	ldr	r3, [r7, #20]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4a35      	ldr	r2, [pc, #212]	@ (8007118 <UART_SetConfig+0x2f4>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d12a      	bne.n	800709c <UART_SetConfig+0x278>
 8007046:	4b30      	ldr	r3, [pc, #192]	@ (8007108 <UART_SetConfig+0x2e4>)
 8007048:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800704c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007050:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007054:	d01a      	beq.n	800708c <UART_SetConfig+0x268>
 8007056:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800705a:	d81b      	bhi.n	8007094 <UART_SetConfig+0x270>
 800705c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007060:	d00c      	beq.n	800707c <UART_SetConfig+0x258>
 8007062:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007066:	d815      	bhi.n	8007094 <UART_SetConfig+0x270>
 8007068:	2b00      	cmp	r3, #0
 800706a:	d003      	beq.n	8007074 <UART_SetConfig+0x250>
 800706c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007070:	d008      	beq.n	8007084 <UART_SetConfig+0x260>
 8007072:	e00f      	b.n	8007094 <UART_SetConfig+0x270>
 8007074:	2300      	movs	r3, #0
 8007076:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800707a:	e052      	b.n	8007122 <UART_SetConfig+0x2fe>
 800707c:	2302      	movs	r3, #2
 800707e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007082:	e04e      	b.n	8007122 <UART_SetConfig+0x2fe>
 8007084:	2304      	movs	r3, #4
 8007086:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800708a:	e04a      	b.n	8007122 <UART_SetConfig+0x2fe>
 800708c:	2308      	movs	r3, #8
 800708e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007092:	e046      	b.n	8007122 <UART_SetConfig+0x2fe>
 8007094:	2310      	movs	r3, #16
 8007096:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800709a:	e042      	b.n	8007122 <UART_SetConfig+0x2fe>
 800709c:	697b      	ldr	r3, [r7, #20]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a17      	ldr	r2, [pc, #92]	@ (8007100 <UART_SetConfig+0x2dc>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d13a      	bne.n	800711c <UART_SetConfig+0x2f8>
 80070a6:	4b18      	ldr	r3, [pc, #96]	@ (8007108 <UART_SetConfig+0x2e4>)
 80070a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070ac:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80070b0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80070b4:	d01a      	beq.n	80070ec <UART_SetConfig+0x2c8>
 80070b6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80070ba:	d81b      	bhi.n	80070f4 <UART_SetConfig+0x2d0>
 80070bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070c0:	d00c      	beq.n	80070dc <UART_SetConfig+0x2b8>
 80070c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070c6:	d815      	bhi.n	80070f4 <UART_SetConfig+0x2d0>
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d003      	beq.n	80070d4 <UART_SetConfig+0x2b0>
 80070cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070d0:	d008      	beq.n	80070e4 <UART_SetConfig+0x2c0>
 80070d2:	e00f      	b.n	80070f4 <UART_SetConfig+0x2d0>
 80070d4:	2300      	movs	r3, #0
 80070d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070da:	e022      	b.n	8007122 <UART_SetConfig+0x2fe>
 80070dc:	2302      	movs	r3, #2
 80070de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070e2:	e01e      	b.n	8007122 <UART_SetConfig+0x2fe>
 80070e4:	2304      	movs	r3, #4
 80070e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070ea:	e01a      	b.n	8007122 <UART_SetConfig+0x2fe>
 80070ec:	2308      	movs	r3, #8
 80070ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070f2:	e016      	b.n	8007122 <UART_SetConfig+0x2fe>
 80070f4:	2310      	movs	r3, #16
 80070f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070fa:	e012      	b.n	8007122 <UART_SetConfig+0x2fe>
 80070fc:	cfff69f3 	.word	0xcfff69f3
 8007100:	40008000 	.word	0x40008000
 8007104:	40013800 	.word	0x40013800
 8007108:	40021000 	.word	0x40021000
 800710c:	40004400 	.word	0x40004400
 8007110:	40004800 	.word	0x40004800
 8007114:	40004c00 	.word	0x40004c00
 8007118:	40005000 	.word	0x40005000
 800711c:	2310      	movs	r3, #16
 800711e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007122:	697b      	ldr	r3, [r7, #20]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4aae      	ldr	r2, [pc, #696]	@ (80073e0 <UART_SetConfig+0x5bc>)
 8007128:	4293      	cmp	r3, r2
 800712a:	f040 8097 	bne.w	800725c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800712e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007132:	2b08      	cmp	r3, #8
 8007134:	d823      	bhi.n	800717e <UART_SetConfig+0x35a>
 8007136:	a201      	add	r2, pc, #4	@ (adr r2, 800713c <UART_SetConfig+0x318>)
 8007138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800713c:	08007161 	.word	0x08007161
 8007140:	0800717f 	.word	0x0800717f
 8007144:	08007169 	.word	0x08007169
 8007148:	0800717f 	.word	0x0800717f
 800714c:	0800716f 	.word	0x0800716f
 8007150:	0800717f 	.word	0x0800717f
 8007154:	0800717f 	.word	0x0800717f
 8007158:	0800717f 	.word	0x0800717f
 800715c:	08007177 	.word	0x08007177
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007160:	f7fd f99a 	bl	8004498 <HAL_RCC_GetPCLK1Freq>
 8007164:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007166:	e010      	b.n	800718a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007168:	4b9e      	ldr	r3, [pc, #632]	@ (80073e4 <UART_SetConfig+0x5c0>)
 800716a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800716c:	e00d      	b.n	800718a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800716e:	f7fd f925 	bl	80043bc <HAL_RCC_GetSysClockFreq>
 8007172:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007174:	e009      	b.n	800718a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007176:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800717a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800717c:	e005      	b.n	800718a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800717e:	2300      	movs	r3, #0
 8007180:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007182:	2301      	movs	r3, #1
 8007184:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007188:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800718a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718c:	2b00      	cmp	r3, #0
 800718e:	f000 8130 	beq.w	80073f2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007192:	697b      	ldr	r3, [r7, #20]
 8007194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007196:	4a94      	ldr	r2, [pc, #592]	@ (80073e8 <UART_SetConfig+0x5c4>)
 8007198:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800719c:	461a      	mov	r2, r3
 800719e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80071a4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	685a      	ldr	r2, [r3, #4]
 80071aa:	4613      	mov	r3, r2
 80071ac:	005b      	lsls	r3, r3, #1
 80071ae:	4413      	add	r3, r2
 80071b0:	69ba      	ldr	r2, [r7, #24]
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d305      	bcc.n	80071c2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	685b      	ldr	r3, [r3, #4]
 80071ba:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80071bc:	69ba      	ldr	r2, [r7, #24]
 80071be:	429a      	cmp	r2, r3
 80071c0:	d903      	bls.n	80071ca <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80071c2:	2301      	movs	r3, #1
 80071c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80071c8:	e113      	b.n	80073f2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80071ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071cc:	2200      	movs	r2, #0
 80071ce:	60bb      	str	r3, [r7, #8]
 80071d0:	60fa      	str	r2, [r7, #12]
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071d6:	4a84      	ldr	r2, [pc, #528]	@ (80073e8 <UART_SetConfig+0x5c4>)
 80071d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80071dc:	b29b      	uxth	r3, r3
 80071de:	2200      	movs	r2, #0
 80071e0:	603b      	str	r3, [r7, #0]
 80071e2:	607a      	str	r2, [r7, #4]
 80071e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80071e8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80071ec:	f7f9 f878 	bl	80002e0 <__aeabi_uldivmod>
 80071f0:	4602      	mov	r2, r0
 80071f2:	460b      	mov	r3, r1
 80071f4:	4610      	mov	r0, r2
 80071f6:	4619      	mov	r1, r3
 80071f8:	f04f 0200 	mov.w	r2, #0
 80071fc:	f04f 0300 	mov.w	r3, #0
 8007200:	020b      	lsls	r3, r1, #8
 8007202:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007206:	0202      	lsls	r2, r0, #8
 8007208:	6979      	ldr	r1, [r7, #20]
 800720a:	6849      	ldr	r1, [r1, #4]
 800720c:	0849      	lsrs	r1, r1, #1
 800720e:	2000      	movs	r0, #0
 8007210:	460c      	mov	r4, r1
 8007212:	4605      	mov	r5, r0
 8007214:	eb12 0804 	adds.w	r8, r2, r4
 8007218:	eb43 0905 	adc.w	r9, r3, r5
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	685b      	ldr	r3, [r3, #4]
 8007220:	2200      	movs	r2, #0
 8007222:	469a      	mov	sl, r3
 8007224:	4693      	mov	fp, r2
 8007226:	4652      	mov	r2, sl
 8007228:	465b      	mov	r3, fp
 800722a:	4640      	mov	r0, r8
 800722c:	4649      	mov	r1, r9
 800722e:	f7f9 f857 	bl	80002e0 <__aeabi_uldivmod>
 8007232:	4602      	mov	r2, r0
 8007234:	460b      	mov	r3, r1
 8007236:	4613      	mov	r3, r2
 8007238:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800723a:	6a3b      	ldr	r3, [r7, #32]
 800723c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007240:	d308      	bcc.n	8007254 <UART_SetConfig+0x430>
 8007242:	6a3b      	ldr	r3, [r7, #32]
 8007244:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007248:	d204      	bcs.n	8007254 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	6a3a      	ldr	r2, [r7, #32]
 8007250:	60da      	str	r2, [r3, #12]
 8007252:	e0ce      	b.n	80073f2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007254:	2301      	movs	r3, #1
 8007256:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800725a:	e0ca      	b.n	80073f2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800725c:	697b      	ldr	r3, [r7, #20]
 800725e:	69db      	ldr	r3, [r3, #28]
 8007260:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007264:	d166      	bne.n	8007334 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007266:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800726a:	2b08      	cmp	r3, #8
 800726c:	d827      	bhi.n	80072be <UART_SetConfig+0x49a>
 800726e:	a201      	add	r2, pc, #4	@ (adr r2, 8007274 <UART_SetConfig+0x450>)
 8007270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007274:	08007299 	.word	0x08007299
 8007278:	080072a1 	.word	0x080072a1
 800727c:	080072a9 	.word	0x080072a9
 8007280:	080072bf 	.word	0x080072bf
 8007284:	080072af 	.word	0x080072af
 8007288:	080072bf 	.word	0x080072bf
 800728c:	080072bf 	.word	0x080072bf
 8007290:	080072bf 	.word	0x080072bf
 8007294:	080072b7 	.word	0x080072b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007298:	f7fd f8fe 	bl	8004498 <HAL_RCC_GetPCLK1Freq>
 800729c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800729e:	e014      	b.n	80072ca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80072a0:	f7fd f910 	bl	80044c4 <HAL_RCC_GetPCLK2Freq>
 80072a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80072a6:	e010      	b.n	80072ca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80072a8:	4b4e      	ldr	r3, [pc, #312]	@ (80073e4 <UART_SetConfig+0x5c0>)
 80072aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80072ac:	e00d      	b.n	80072ca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80072ae:	f7fd f885 	bl	80043bc <HAL_RCC_GetSysClockFreq>
 80072b2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80072b4:	e009      	b.n	80072ca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80072b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80072ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80072bc:	e005      	b.n	80072ca <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80072be:	2300      	movs	r3, #0
 80072c0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80072c2:	2301      	movs	r3, #1
 80072c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80072c8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80072ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	f000 8090 	beq.w	80073f2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80072d2:	697b      	ldr	r3, [r7, #20]
 80072d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072d6:	4a44      	ldr	r2, [pc, #272]	@ (80073e8 <UART_SetConfig+0x5c4>)
 80072d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80072dc:	461a      	mov	r2, r3
 80072de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80072e4:	005a      	lsls	r2, r3, #1
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	085b      	lsrs	r3, r3, #1
 80072ec:	441a      	add	r2, r3
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	685b      	ldr	r3, [r3, #4]
 80072f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80072f6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80072f8:	6a3b      	ldr	r3, [r7, #32]
 80072fa:	2b0f      	cmp	r3, #15
 80072fc:	d916      	bls.n	800732c <UART_SetConfig+0x508>
 80072fe:	6a3b      	ldr	r3, [r7, #32]
 8007300:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007304:	d212      	bcs.n	800732c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007306:	6a3b      	ldr	r3, [r7, #32]
 8007308:	b29b      	uxth	r3, r3
 800730a:	f023 030f 	bic.w	r3, r3, #15
 800730e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007310:	6a3b      	ldr	r3, [r7, #32]
 8007312:	085b      	lsrs	r3, r3, #1
 8007314:	b29b      	uxth	r3, r3
 8007316:	f003 0307 	and.w	r3, r3, #7
 800731a:	b29a      	uxth	r2, r3
 800731c:	8bfb      	ldrh	r3, [r7, #30]
 800731e:	4313      	orrs	r3, r2
 8007320:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	8bfa      	ldrh	r2, [r7, #30]
 8007328:	60da      	str	r2, [r3, #12]
 800732a:	e062      	b.n	80073f2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800732c:	2301      	movs	r3, #1
 800732e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007332:	e05e      	b.n	80073f2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007334:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007338:	2b08      	cmp	r3, #8
 800733a:	d828      	bhi.n	800738e <UART_SetConfig+0x56a>
 800733c:	a201      	add	r2, pc, #4	@ (adr r2, 8007344 <UART_SetConfig+0x520>)
 800733e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007342:	bf00      	nop
 8007344:	08007369 	.word	0x08007369
 8007348:	08007371 	.word	0x08007371
 800734c:	08007379 	.word	0x08007379
 8007350:	0800738f 	.word	0x0800738f
 8007354:	0800737f 	.word	0x0800737f
 8007358:	0800738f 	.word	0x0800738f
 800735c:	0800738f 	.word	0x0800738f
 8007360:	0800738f 	.word	0x0800738f
 8007364:	08007387 	.word	0x08007387
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007368:	f7fd f896 	bl	8004498 <HAL_RCC_GetPCLK1Freq>
 800736c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800736e:	e014      	b.n	800739a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007370:	f7fd f8a8 	bl	80044c4 <HAL_RCC_GetPCLK2Freq>
 8007374:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007376:	e010      	b.n	800739a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007378:	4b1a      	ldr	r3, [pc, #104]	@ (80073e4 <UART_SetConfig+0x5c0>)
 800737a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800737c:	e00d      	b.n	800739a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800737e:	f7fd f81d 	bl	80043bc <HAL_RCC_GetSysClockFreq>
 8007382:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007384:	e009      	b.n	800739a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007386:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800738a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800738c:	e005      	b.n	800739a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800738e:	2300      	movs	r3, #0
 8007390:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007392:	2301      	movs	r3, #1
 8007394:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007398:	bf00      	nop
    }

    if (pclk != 0U)
 800739a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800739c:	2b00      	cmp	r3, #0
 800739e:	d028      	beq.n	80073f2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80073a0:	697b      	ldr	r3, [r7, #20]
 80073a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073a4:	4a10      	ldr	r2, [pc, #64]	@ (80073e8 <UART_SetConfig+0x5c4>)
 80073a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80073aa:	461a      	mov	r2, r3
 80073ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ae:	fbb3 f2f2 	udiv	r2, r3, r2
 80073b2:	697b      	ldr	r3, [r7, #20]
 80073b4:	685b      	ldr	r3, [r3, #4]
 80073b6:	085b      	lsrs	r3, r3, #1
 80073b8:	441a      	add	r2, r3
 80073ba:	697b      	ldr	r3, [r7, #20]
 80073bc:	685b      	ldr	r3, [r3, #4]
 80073be:	fbb2 f3f3 	udiv	r3, r2, r3
 80073c2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073c4:	6a3b      	ldr	r3, [r7, #32]
 80073c6:	2b0f      	cmp	r3, #15
 80073c8:	d910      	bls.n	80073ec <UART_SetConfig+0x5c8>
 80073ca:	6a3b      	ldr	r3, [r7, #32]
 80073cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073d0:	d20c      	bcs.n	80073ec <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80073d2:	6a3b      	ldr	r3, [r7, #32]
 80073d4:	b29a      	uxth	r2, r3
 80073d6:	697b      	ldr	r3, [r7, #20]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	60da      	str	r2, [r3, #12]
 80073dc:	e009      	b.n	80073f2 <UART_SetConfig+0x5ce>
 80073de:	bf00      	nop
 80073e0:	40008000 	.word	0x40008000
 80073e4:	00f42400 	.word	0x00f42400
 80073e8:	08009f74 	.word	0x08009f74
      }
      else
      {
        ret = HAL_ERROR;
 80073ec:	2301      	movs	r3, #1
 80073ee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80073f2:	697b      	ldr	r3, [r7, #20]
 80073f4:	2201      	movs	r2, #1
 80073f6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80073fa:	697b      	ldr	r3, [r7, #20]
 80073fc:	2201      	movs	r2, #1
 80073fe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	2200      	movs	r2, #0
 8007406:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007408:	697b      	ldr	r3, [r7, #20]
 800740a:	2200      	movs	r2, #0
 800740c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800740e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007412:	4618      	mov	r0, r3
 8007414:	3730      	adds	r7, #48	@ 0x30
 8007416:	46bd      	mov	sp, r7
 8007418:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800741c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800741c:	b480      	push	{r7}
 800741e:	b083      	sub	sp, #12
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007428:	f003 0308 	and.w	r3, r3, #8
 800742c:	2b00      	cmp	r3, #0
 800742e:	d00a      	beq.n	8007446 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	685b      	ldr	r3, [r3, #4]
 8007436:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	430a      	orrs	r2, r1
 8007444:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800744a:	f003 0301 	and.w	r3, r3, #1
 800744e:	2b00      	cmp	r3, #0
 8007450:	d00a      	beq.n	8007468 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	685b      	ldr	r3, [r3, #4]
 8007458:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	430a      	orrs	r2, r1
 8007466:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800746c:	f003 0302 	and.w	r3, r3, #2
 8007470:	2b00      	cmp	r3, #0
 8007472:	d00a      	beq.n	800748a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	430a      	orrs	r2, r1
 8007488:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800748e:	f003 0304 	and.w	r3, r3, #4
 8007492:	2b00      	cmp	r3, #0
 8007494:	d00a      	beq.n	80074ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	685b      	ldr	r3, [r3, #4]
 800749c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	430a      	orrs	r2, r1
 80074aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074b0:	f003 0310 	and.w	r3, r3, #16
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d00a      	beq.n	80074ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	689b      	ldr	r3, [r3, #8]
 80074be:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	430a      	orrs	r2, r1
 80074cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074d2:	f003 0320 	and.w	r3, r3, #32
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d00a      	beq.n	80074f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	689b      	ldr	r3, [r3, #8]
 80074e0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	430a      	orrs	r2, r1
 80074ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d01a      	beq.n	8007532 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	685b      	ldr	r3, [r3, #4]
 8007502:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	430a      	orrs	r2, r1
 8007510:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007516:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800751a:	d10a      	bne.n	8007532 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	430a      	orrs	r2, r1
 8007530:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007536:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800753a:	2b00      	cmp	r3, #0
 800753c:	d00a      	beq.n	8007554 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	685b      	ldr	r3, [r3, #4]
 8007544:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	430a      	orrs	r2, r1
 8007552:	605a      	str	r2, [r3, #4]
  }
}
 8007554:	bf00      	nop
 8007556:	370c      	adds	r7, #12
 8007558:	46bd      	mov	sp, r7
 800755a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755e:	4770      	bx	lr

08007560 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b098      	sub	sp, #96	@ 0x60
 8007564:	af02      	add	r7, sp, #8
 8007566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2200      	movs	r2, #0
 800756c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007570:	f7fa fd9e 	bl	80020b0 <HAL_GetTick>
 8007574:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f003 0308 	and.w	r3, r3, #8
 8007580:	2b08      	cmp	r3, #8
 8007582:	d12f      	bne.n	80075e4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007584:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007588:	9300      	str	r3, [sp, #0]
 800758a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800758c:	2200      	movs	r2, #0
 800758e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007592:	6878      	ldr	r0, [r7, #4]
 8007594:	f000 f88e 	bl	80076b4 <UART_WaitOnFlagUntilTimeout>
 8007598:	4603      	mov	r3, r0
 800759a:	2b00      	cmp	r3, #0
 800759c:	d022      	beq.n	80075e4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075a6:	e853 3f00 	ldrex	r3, [r3]
 80075aa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80075ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80075b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	461a      	mov	r2, r3
 80075ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80075be:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80075c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80075c4:	e841 2300 	strex	r3, r2, [r1]
 80075c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80075ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d1e6      	bne.n	800759e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2220      	movs	r2, #32
 80075d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2200      	movs	r2, #0
 80075dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80075e0:	2303      	movs	r3, #3
 80075e2:	e063      	b.n	80076ac <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f003 0304 	and.w	r3, r3, #4
 80075ee:	2b04      	cmp	r3, #4
 80075f0:	d149      	bne.n	8007686 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80075f2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80075f6:	9300      	str	r3, [sp, #0]
 80075f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80075fa:	2200      	movs	r2, #0
 80075fc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007600:	6878      	ldr	r0, [r7, #4]
 8007602:	f000 f857 	bl	80076b4 <UART_WaitOnFlagUntilTimeout>
 8007606:	4603      	mov	r3, r0
 8007608:	2b00      	cmp	r3, #0
 800760a:	d03c      	beq.n	8007686 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007614:	e853 3f00 	ldrex	r3, [r3]
 8007618:	623b      	str	r3, [r7, #32]
   return(result);
 800761a:	6a3b      	ldr	r3, [r7, #32]
 800761c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007620:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	461a      	mov	r2, r3
 8007628:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800762a:	633b      	str	r3, [r7, #48]	@ 0x30
 800762c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800762e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007630:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007632:	e841 2300 	strex	r3, r2, [r1]
 8007636:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800763a:	2b00      	cmp	r3, #0
 800763c:	d1e6      	bne.n	800760c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	3308      	adds	r3, #8
 8007644:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007646:	693b      	ldr	r3, [r7, #16]
 8007648:	e853 3f00 	ldrex	r3, [r3]
 800764c:	60fb      	str	r3, [r7, #12]
   return(result);
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f023 0301 	bic.w	r3, r3, #1
 8007654:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	3308      	adds	r3, #8
 800765c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800765e:	61fa      	str	r2, [r7, #28]
 8007660:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007662:	69b9      	ldr	r1, [r7, #24]
 8007664:	69fa      	ldr	r2, [r7, #28]
 8007666:	e841 2300 	strex	r3, r2, [r1]
 800766a:	617b      	str	r3, [r7, #20]
   return(result);
 800766c:	697b      	ldr	r3, [r7, #20]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d1e5      	bne.n	800763e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2220      	movs	r2, #32
 8007676:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2200      	movs	r2, #0
 800767e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007682:	2303      	movs	r3, #3
 8007684:	e012      	b.n	80076ac <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2220      	movs	r2, #32
 800768a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2220      	movs	r2, #32
 8007692:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2200      	movs	r2, #0
 800769a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2200      	movs	r2, #0
 80076a0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2200      	movs	r2, #0
 80076a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80076aa:	2300      	movs	r3, #0
}
 80076ac:	4618      	mov	r0, r3
 80076ae:	3758      	adds	r7, #88	@ 0x58
 80076b0:	46bd      	mov	sp, r7
 80076b2:	bd80      	pop	{r7, pc}

080076b4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b084      	sub	sp, #16
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	60f8      	str	r0, [r7, #12]
 80076bc:	60b9      	str	r1, [r7, #8]
 80076be:	603b      	str	r3, [r7, #0]
 80076c0:	4613      	mov	r3, r2
 80076c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076c4:	e04f      	b.n	8007766 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076c6:	69bb      	ldr	r3, [r7, #24]
 80076c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80076cc:	d04b      	beq.n	8007766 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076ce:	f7fa fcef 	bl	80020b0 <HAL_GetTick>
 80076d2:	4602      	mov	r2, r0
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	1ad3      	subs	r3, r2, r3
 80076d8:	69ba      	ldr	r2, [r7, #24]
 80076da:	429a      	cmp	r2, r3
 80076dc:	d302      	bcc.n	80076e4 <UART_WaitOnFlagUntilTimeout+0x30>
 80076de:	69bb      	ldr	r3, [r7, #24]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d101      	bne.n	80076e8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80076e4:	2303      	movs	r3, #3
 80076e6:	e04e      	b.n	8007786 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f003 0304 	and.w	r3, r3, #4
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d037      	beq.n	8007766 <UART_WaitOnFlagUntilTimeout+0xb2>
 80076f6:	68bb      	ldr	r3, [r7, #8]
 80076f8:	2b80      	cmp	r3, #128	@ 0x80
 80076fa:	d034      	beq.n	8007766 <UART_WaitOnFlagUntilTimeout+0xb2>
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	2b40      	cmp	r3, #64	@ 0x40
 8007700:	d031      	beq.n	8007766 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	69db      	ldr	r3, [r3, #28]
 8007708:	f003 0308 	and.w	r3, r3, #8
 800770c:	2b08      	cmp	r3, #8
 800770e:	d110      	bne.n	8007732 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	2208      	movs	r2, #8
 8007716:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007718:	68f8      	ldr	r0, [r7, #12]
 800771a:	f000 f95b 	bl	80079d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	2208      	movs	r2, #8
 8007722:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2200      	movs	r2, #0
 800772a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800772e:	2301      	movs	r3, #1
 8007730:	e029      	b.n	8007786 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	69db      	ldr	r3, [r3, #28]
 8007738:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800773c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007740:	d111      	bne.n	8007766 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800774a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800774c:	68f8      	ldr	r0, [r7, #12]
 800774e:	f000 f941 	bl	80079d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	2220      	movs	r2, #32
 8007756:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	2200      	movs	r2, #0
 800775e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007762:	2303      	movs	r3, #3
 8007764:	e00f      	b.n	8007786 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	69da      	ldr	r2, [r3, #28]
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	4013      	ands	r3, r2
 8007770:	68ba      	ldr	r2, [r7, #8]
 8007772:	429a      	cmp	r2, r3
 8007774:	bf0c      	ite	eq
 8007776:	2301      	moveq	r3, #1
 8007778:	2300      	movne	r3, #0
 800777a:	b2db      	uxtb	r3, r3
 800777c:	461a      	mov	r2, r3
 800777e:	79fb      	ldrb	r3, [r7, #7]
 8007780:	429a      	cmp	r2, r3
 8007782:	d0a0      	beq.n	80076c6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007784:	2300      	movs	r3, #0
}
 8007786:	4618      	mov	r0, r3
 8007788:	3710      	adds	r7, #16
 800778a:	46bd      	mov	sp, r7
 800778c:	bd80      	pop	{r7, pc}
	...

08007790 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007790:	b480      	push	{r7}
 8007792:	b0a3      	sub	sp, #140	@ 0x8c
 8007794:	af00      	add	r7, sp, #0
 8007796:	60f8      	str	r0, [r7, #12]
 8007798:	60b9      	str	r1, [r7, #8]
 800779a:	4613      	mov	r3, r2
 800779c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	68ba      	ldr	r2, [r7, #8]
 80077a2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	88fa      	ldrh	r2, [r7, #6]
 80077a8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	88fa      	ldrh	r2, [r7, #6]
 80077b0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	2200      	movs	r2, #0
 80077b8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	689b      	ldr	r3, [r3, #8]
 80077be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077c2:	d10e      	bne.n	80077e2 <UART_Start_Receive_IT+0x52>
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	691b      	ldr	r3, [r3, #16]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d105      	bne.n	80077d8 <UART_Start_Receive_IT+0x48>
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80077d2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80077d6:	e02d      	b.n	8007834 <UART_Start_Receive_IT+0xa4>
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	22ff      	movs	r2, #255	@ 0xff
 80077dc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80077e0:	e028      	b.n	8007834 <UART_Start_Receive_IT+0xa4>
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	689b      	ldr	r3, [r3, #8]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d10d      	bne.n	8007806 <UART_Start_Receive_IT+0x76>
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	691b      	ldr	r3, [r3, #16]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d104      	bne.n	80077fc <UART_Start_Receive_IT+0x6c>
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	22ff      	movs	r2, #255	@ 0xff
 80077f6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80077fa:	e01b      	b.n	8007834 <UART_Start_Receive_IT+0xa4>
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	227f      	movs	r2, #127	@ 0x7f
 8007800:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007804:	e016      	b.n	8007834 <UART_Start_Receive_IT+0xa4>
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	689b      	ldr	r3, [r3, #8]
 800780a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800780e:	d10d      	bne.n	800782c <UART_Start_Receive_IT+0x9c>
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	691b      	ldr	r3, [r3, #16]
 8007814:	2b00      	cmp	r3, #0
 8007816:	d104      	bne.n	8007822 <UART_Start_Receive_IT+0x92>
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	227f      	movs	r2, #127	@ 0x7f
 800781c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007820:	e008      	b.n	8007834 <UART_Start_Receive_IT+0xa4>
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	223f      	movs	r2, #63	@ 0x3f
 8007826:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800782a:	e003      	b.n	8007834 <UART_Start_Receive_IT+0xa4>
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	2200      	movs	r2, #0
 8007830:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	2200      	movs	r2, #0
 8007838:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	2222      	movs	r2, #34	@ 0x22
 8007840:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	3308      	adds	r3, #8
 800784a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800784c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800784e:	e853 3f00 	ldrex	r3, [r3]
 8007852:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007854:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007856:	f043 0301 	orr.w	r3, r3, #1
 800785a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	3308      	adds	r3, #8
 8007864:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007868:	673a      	str	r2, [r7, #112]	@ 0x70
 800786a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800786c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800786e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007870:	e841 2300 	strex	r3, r2, [r1]
 8007874:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8007876:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007878:	2b00      	cmp	r3, #0
 800787a:	d1e3      	bne.n	8007844 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007880:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007884:	d14f      	bne.n	8007926 <UART_Start_Receive_IT+0x196>
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800788c:	88fa      	ldrh	r2, [r7, #6]
 800788e:	429a      	cmp	r2, r3
 8007890:	d349      	bcc.n	8007926 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	689b      	ldr	r3, [r3, #8]
 8007896:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800789a:	d107      	bne.n	80078ac <UART_Start_Receive_IT+0x11c>
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	691b      	ldr	r3, [r3, #16]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d103      	bne.n	80078ac <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	4a47      	ldr	r2, [pc, #284]	@ (80079c4 <UART_Start_Receive_IT+0x234>)
 80078a8:	675a      	str	r2, [r3, #116]	@ 0x74
 80078aa:	e002      	b.n	80078b2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	4a46      	ldr	r2, [pc, #280]	@ (80079c8 <UART_Start_Receive_IT+0x238>)
 80078b0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	691b      	ldr	r3, [r3, #16]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d01a      	beq.n	80078f0 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80078c2:	e853 3f00 	ldrex	r3, [r3]
 80078c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80078c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80078ce:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	461a      	mov	r2, r3
 80078d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80078dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80078de:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80078e2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80078e4:	e841 2300 	strex	r3, r2, [r1]
 80078e8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80078ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d1e4      	bne.n	80078ba <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	3308      	adds	r3, #8
 80078f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078fa:	e853 3f00 	ldrex	r3, [r3]
 80078fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007902:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007906:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	3308      	adds	r3, #8
 800790e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007910:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007912:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007914:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007916:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007918:	e841 2300 	strex	r3, r2, [r1]
 800791c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800791e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007920:	2b00      	cmp	r3, #0
 8007922:	d1e5      	bne.n	80078f0 <UART_Start_Receive_IT+0x160>
 8007924:	e046      	b.n	80079b4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	689b      	ldr	r3, [r3, #8]
 800792a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800792e:	d107      	bne.n	8007940 <UART_Start_Receive_IT+0x1b0>
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	691b      	ldr	r3, [r3, #16]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d103      	bne.n	8007940 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	4a24      	ldr	r2, [pc, #144]	@ (80079cc <UART_Start_Receive_IT+0x23c>)
 800793c:	675a      	str	r2, [r3, #116]	@ 0x74
 800793e:	e002      	b.n	8007946 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	4a23      	ldr	r2, [pc, #140]	@ (80079d0 <UART_Start_Receive_IT+0x240>)
 8007944:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	691b      	ldr	r3, [r3, #16]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d019      	beq.n	8007982 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007956:	e853 3f00 	ldrex	r3, [r3]
 800795a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800795c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800795e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007962:	677b      	str	r3, [r7, #116]	@ 0x74
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	461a      	mov	r2, r3
 800796a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800796c:	637b      	str	r3, [r7, #52]	@ 0x34
 800796e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007970:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007972:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007974:	e841 2300 	strex	r3, r2, [r1]
 8007978:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800797a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800797c:	2b00      	cmp	r3, #0
 800797e:	d1e6      	bne.n	800794e <UART_Start_Receive_IT+0x1be>
 8007980:	e018      	b.n	80079b4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	e853 3f00 	ldrex	r3, [r3]
 800798e:	613b      	str	r3, [r7, #16]
   return(result);
 8007990:	693b      	ldr	r3, [r7, #16]
 8007992:	f043 0320 	orr.w	r3, r3, #32
 8007996:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	461a      	mov	r2, r3
 800799e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80079a0:	623b      	str	r3, [r7, #32]
 80079a2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079a4:	69f9      	ldr	r1, [r7, #28]
 80079a6:	6a3a      	ldr	r2, [r7, #32]
 80079a8:	e841 2300 	strex	r3, r2, [r1]
 80079ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80079ae:	69bb      	ldr	r3, [r7, #24]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d1e6      	bne.n	8007982 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80079b4:	2300      	movs	r3, #0
}
 80079b6:	4618      	mov	r0, r3
 80079b8:	378c      	adds	r7, #140	@ 0x8c
 80079ba:	46bd      	mov	sp, r7
 80079bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c0:	4770      	bx	lr
 80079c2:	bf00      	nop
 80079c4:	080081f1 	.word	0x080081f1
 80079c8:	08007e8d 	.word	0x08007e8d
 80079cc:	08007cd5 	.word	0x08007cd5
 80079d0:	08007b1d 	.word	0x08007b1d

080079d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80079d4:	b480      	push	{r7}
 80079d6:	b095      	sub	sp, #84	@ 0x54
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079e4:	e853 3f00 	ldrex	r3, [r3]
 80079e8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80079ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80079f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	461a      	mov	r2, r3
 80079f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80079fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079fe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007a00:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007a02:	e841 2300 	strex	r3, r2, [r1]
 8007a06:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007a08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d1e6      	bne.n	80079dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	3308      	adds	r3, #8
 8007a14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a16:	6a3b      	ldr	r3, [r7, #32]
 8007a18:	e853 3f00 	ldrex	r3, [r3]
 8007a1c:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a1e:	69fb      	ldr	r3, [r7, #28]
 8007a20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007a24:	f023 0301 	bic.w	r3, r3, #1
 8007a28:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	3308      	adds	r3, #8
 8007a30:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a32:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007a34:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a36:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007a38:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a3a:	e841 2300 	strex	r3, r2, [r1]
 8007a3e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d1e3      	bne.n	8007a0e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a4a:	2b01      	cmp	r3, #1
 8007a4c:	d118      	bne.n	8007a80 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	e853 3f00 	ldrex	r3, [r3]
 8007a5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a5c:	68bb      	ldr	r3, [r7, #8]
 8007a5e:	f023 0310 	bic.w	r3, r3, #16
 8007a62:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	461a      	mov	r2, r3
 8007a6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a6c:	61bb      	str	r3, [r7, #24]
 8007a6e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a70:	6979      	ldr	r1, [r7, #20]
 8007a72:	69ba      	ldr	r2, [r7, #24]
 8007a74:	e841 2300 	strex	r3, r2, [r1]
 8007a78:	613b      	str	r3, [r7, #16]
   return(result);
 8007a7a:	693b      	ldr	r3, [r7, #16]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d1e6      	bne.n	8007a4e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2220      	movs	r2, #32
 8007a84:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2200      	movs	r2, #0
 8007a92:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007a94:	bf00      	nop
 8007a96:	3754      	adds	r7, #84	@ 0x54
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9e:	4770      	bx	lr

08007aa0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b084      	sub	sp, #16
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aac:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007ab6:	68f8      	ldr	r0, [r7, #12]
 8007ab8:	f7ff f99e 	bl	8006df8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007abc:	bf00      	nop
 8007abe:	3710      	adds	r7, #16
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	bd80      	pop	{r7, pc}

08007ac4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b088      	sub	sp, #32
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	e853 3f00 	ldrex	r3, [r3]
 8007ad8:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ae0:	61fb      	str	r3, [r7, #28]
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	461a      	mov	r2, r3
 8007ae8:	69fb      	ldr	r3, [r7, #28]
 8007aea:	61bb      	str	r3, [r7, #24]
 8007aec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aee:	6979      	ldr	r1, [r7, #20]
 8007af0:	69ba      	ldr	r2, [r7, #24]
 8007af2:	e841 2300 	strex	r3, r2, [r1]
 8007af6:	613b      	str	r3, [r7, #16]
   return(result);
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d1e6      	bne.n	8007acc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2220      	movs	r2, #32
 8007b02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007b0c:	6878      	ldr	r0, [r7, #4]
 8007b0e:	f7ff f969 	bl	8006de4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b12:	bf00      	nop
 8007b14:	3720      	adds	r7, #32
 8007b16:	46bd      	mov	sp, r7
 8007b18:	bd80      	pop	{r7, pc}
	...

08007b1c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b09c      	sub	sp, #112	@ 0x70
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007b2a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007b34:	2b22      	cmp	r3, #34	@ 0x22
 8007b36:	f040 80be 	bne.w	8007cb6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b40:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007b44:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007b48:	b2d9      	uxtb	r1, r3
 8007b4a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007b4e:	b2da      	uxtb	r2, r3
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b54:	400a      	ands	r2, r1
 8007b56:	b2d2      	uxtb	r2, r2
 8007b58:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b5e:	1c5a      	adds	r2, r3, #1
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007b6a:	b29b      	uxth	r3, r3
 8007b6c:	3b01      	subs	r3, #1
 8007b6e:	b29a      	uxth	r2, r3
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	f040 80a1 	bne.w	8007cc6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b8c:	e853 3f00 	ldrex	r3, [r3]
 8007b90:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007b92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b94:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b98:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	461a      	mov	r2, r3
 8007ba0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007ba2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007ba4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ba6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007ba8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007baa:	e841 2300 	strex	r3, r2, [r1]
 8007bae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007bb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d1e6      	bne.n	8007b84 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	3308      	adds	r3, #8
 8007bbc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bc0:	e853 3f00 	ldrex	r3, [r3]
 8007bc4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007bc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bc8:	f023 0301 	bic.w	r3, r3, #1
 8007bcc:	667b      	str	r3, [r7, #100]	@ 0x64
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	3308      	adds	r3, #8
 8007bd4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007bd6:	647a      	str	r2, [r7, #68]	@ 0x44
 8007bd8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bda:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007bdc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007bde:	e841 2300 	strex	r3, r2, [r1]
 8007be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007be4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d1e5      	bne.n	8007bb6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2220      	movs	r2, #32
 8007bee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	4a33      	ldr	r2, [pc, #204]	@ (8007cd0 <UART_RxISR_8BIT+0x1b4>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d01f      	beq.n	8007c48 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	685b      	ldr	r3, [r3, #4]
 8007c0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d018      	beq.n	8007c48 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c1e:	e853 3f00 	ldrex	r3, [r3]
 8007c22:	623b      	str	r3, [r7, #32]
   return(result);
 8007c24:	6a3b      	ldr	r3, [r7, #32]
 8007c26:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007c2a:	663b      	str	r3, [r7, #96]	@ 0x60
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	461a      	mov	r2, r3
 8007c32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007c34:	633b      	str	r3, [r7, #48]	@ 0x30
 8007c36:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c38:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c3c:	e841 2300 	strex	r3, r2, [r1]
 8007c40:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007c42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d1e6      	bne.n	8007c16 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c4c:	2b01      	cmp	r3, #1
 8007c4e:	d12e      	bne.n	8007cae <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2200      	movs	r2, #0
 8007c54:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c5c:	693b      	ldr	r3, [r7, #16]
 8007c5e:	e853 3f00 	ldrex	r3, [r3]
 8007c62:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f023 0310 	bic.w	r3, r3, #16
 8007c6a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	461a      	mov	r2, r3
 8007c72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007c74:	61fb      	str	r3, [r7, #28]
 8007c76:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c78:	69b9      	ldr	r1, [r7, #24]
 8007c7a:	69fa      	ldr	r2, [r7, #28]
 8007c7c:	e841 2300 	strex	r3, r2, [r1]
 8007c80:	617b      	str	r3, [r7, #20]
   return(result);
 8007c82:	697b      	ldr	r3, [r7, #20]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d1e6      	bne.n	8007c56 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	69db      	ldr	r3, [r3, #28]
 8007c8e:	f003 0310 	and.w	r3, r3, #16
 8007c92:	2b10      	cmp	r3, #16
 8007c94:	d103      	bne.n	8007c9e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	2210      	movs	r2, #16
 8007c9c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007ca4:	4619      	mov	r1, r3
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f7ff f8b0 	bl	8006e0c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007cac:	e00b      	b.n	8007cc6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007cae:	6878      	ldr	r0, [r7, #4]
 8007cb0:	f7f8 fef4 	bl	8000a9c <HAL_UART_RxCpltCallback>
}
 8007cb4:	e007      	b.n	8007cc6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	699a      	ldr	r2, [r3, #24]
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f042 0208 	orr.w	r2, r2, #8
 8007cc4:	619a      	str	r2, [r3, #24]
}
 8007cc6:	bf00      	nop
 8007cc8:	3770      	adds	r7, #112	@ 0x70
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	bd80      	pop	{r7, pc}
 8007cce:	bf00      	nop
 8007cd0:	40008000 	.word	0x40008000

08007cd4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b09c      	sub	sp, #112	@ 0x70
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007ce2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007cec:	2b22      	cmp	r3, #34	@ 0x22
 8007cee:	f040 80be 	bne.w	8007e6e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cf8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d00:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007d02:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8007d06:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007d0a:	4013      	ands	r3, r2
 8007d0c:	b29a      	uxth	r2, r3
 8007d0e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007d10:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d16:	1c9a      	adds	r2, r3, #2
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007d22:	b29b      	uxth	r3, r3
 8007d24:	3b01      	subs	r3, #1
 8007d26:	b29a      	uxth	r2, r3
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007d34:	b29b      	uxth	r3, r3
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	f040 80a1 	bne.w	8007e7e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d44:	e853 3f00 	ldrex	r3, [r3]
 8007d48:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007d4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007d4c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007d50:	667b      	str	r3, [r7, #100]	@ 0x64
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	461a      	mov	r2, r3
 8007d58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d5a:	657b      	str	r3, [r7, #84]	@ 0x54
 8007d5c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d5e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007d60:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007d62:	e841 2300 	strex	r3, r2, [r1]
 8007d66:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007d68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d1e6      	bne.n	8007d3c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	3308      	adds	r3, #8
 8007d74:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d78:	e853 3f00 	ldrex	r3, [r3]
 8007d7c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d80:	f023 0301 	bic.w	r3, r3, #1
 8007d84:	663b      	str	r3, [r7, #96]	@ 0x60
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	3308      	adds	r3, #8
 8007d8c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007d8e:	643a      	str	r2, [r7, #64]	@ 0x40
 8007d90:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d92:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007d94:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007d96:	e841 2300 	strex	r3, r2, [r1]
 8007d9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007d9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d1e5      	bne.n	8007d6e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2220      	movs	r2, #32
 8007da6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2200      	movs	r2, #0
 8007dae:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2200      	movs	r2, #0
 8007db4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4a33      	ldr	r2, [pc, #204]	@ (8007e88 <UART_RxISR_16BIT+0x1b4>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d01f      	beq.n	8007e00 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	685b      	ldr	r3, [r3, #4]
 8007dc6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d018      	beq.n	8007e00 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dd4:	6a3b      	ldr	r3, [r7, #32]
 8007dd6:	e853 3f00 	ldrex	r3, [r3]
 8007dda:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ddc:	69fb      	ldr	r3, [r7, #28]
 8007dde:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007de2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	461a      	mov	r2, r3
 8007dea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007dec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007dee:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007df0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007df2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007df4:	e841 2300 	strex	r3, r2, [r1]
 8007df8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d1e6      	bne.n	8007dce <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d12e      	bne.n	8007e66 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	e853 3f00 	ldrex	r3, [r3]
 8007e1a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007e1c:	68bb      	ldr	r3, [r7, #8]
 8007e1e:	f023 0310 	bic.w	r3, r3, #16
 8007e22:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	461a      	mov	r2, r3
 8007e2a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007e2c:	61bb      	str	r3, [r7, #24]
 8007e2e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e30:	6979      	ldr	r1, [r7, #20]
 8007e32:	69ba      	ldr	r2, [r7, #24]
 8007e34:	e841 2300 	strex	r3, r2, [r1]
 8007e38:	613b      	str	r3, [r7, #16]
   return(result);
 8007e3a:	693b      	ldr	r3, [r7, #16]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d1e6      	bne.n	8007e0e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	69db      	ldr	r3, [r3, #28]
 8007e46:	f003 0310 	and.w	r3, r3, #16
 8007e4a:	2b10      	cmp	r3, #16
 8007e4c:	d103      	bne.n	8007e56 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	2210      	movs	r2, #16
 8007e54:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007e5c:	4619      	mov	r1, r3
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	f7fe ffd4 	bl	8006e0c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007e64:	e00b      	b.n	8007e7e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007e66:	6878      	ldr	r0, [r7, #4]
 8007e68:	f7f8 fe18 	bl	8000a9c <HAL_UART_RxCpltCallback>
}
 8007e6c:	e007      	b.n	8007e7e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	699a      	ldr	r2, [r3, #24]
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f042 0208 	orr.w	r2, r2, #8
 8007e7c:	619a      	str	r2, [r3, #24]
}
 8007e7e:	bf00      	nop
 8007e80:	3770      	adds	r7, #112	@ 0x70
 8007e82:	46bd      	mov	sp, r7
 8007e84:	bd80      	pop	{r7, pc}
 8007e86:	bf00      	nop
 8007e88:	40008000 	.word	0x40008000

08007e8c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b0ac      	sub	sp, #176	@ 0xb0
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007e9a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	69db      	ldr	r3, [r3, #28]
 8007ea4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	689b      	ldr	r3, [r3, #8]
 8007eb8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007ec2:	2b22      	cmp	r3, #34	@ 0x22
 8007ec4:	f040 8183 	bne.w	80081ce <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007ece:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007ed2:	e126      	b.n	8008122 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eda:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007ede:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8007ee2:	b2d9      	uxtb	r1, r3
 8007ee4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8007ee8:	b2da      	uxtb	r2, r3
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007eee:	400a      	ands	r2, r1
 8007ef0:	b2d2      	uxtb	r2, r2
 8007ef2:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ef8:	1c5a      	adds	r2, r3, #1
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007f04:	b29b      	uxth	r3, r3
 8007f06:	3b01      	subs	r3, #1
 8007f08:	b29a      	uxth	r2, r3
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	69db      	ldr	r3, [r3, #28]
 8007f16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007f1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f1e:	f003 0307 	and.w	r3, r3, #7
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d053      	beq.n	8007fce <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007f26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f2a:	f003 0301 	and.w	r3, r3, #1
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d011      	beq.n	8007f56 <UART_RxISR_8BIT_FIFOEN+0xca>
 8007f32:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007f36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d00b      	beq.n	8007f56 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	2201      	movs	r2, #1
 8007f44:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f4c:	f043 0201 	orr.w	r2, r3, #1
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007f56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f5a:	f003 0302 	and.w	r3, r3, #2
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d011      	beq.n	8007f86 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8007f62:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007f66:	f003 0301 	and.w	r3, r3, #1
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d00b      	beq.n	8007f86 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	2202      	movs	r2, #2
 8007f74:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f7c:	f043 0204 	orr.w	r2, r3, #4
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007f86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f8a:	f003 0304 	and.w	r3, r3, #4
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d011      	beq.n	8007fb6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8007f92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007f96:	f003 0301 	and.w	r3, r3, #1
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d00b      	beq.n	8007fb6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	2204      	movs	r2, #4
 8007fa4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007fac:	f043 0202 	orr.w	r2, r3, #2
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d006      	beq.n	8007fce <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007fc0:	6878      	ldr	r0, [r7, #4]
 8007fc2:	f7fe ff19 	bl	8006df8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	2200      	movs	r2, #0
 8007fca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007fd4:	b29b      	uxth	r3, r3
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	f040 80a3 	bne.w	8008122 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fe2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007fe4:	e853 3f00 	ldrex	r3, [r3]
 8007fe8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8007fea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007fec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ff0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	461a      	mov	r2, r3
 8007ffa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007ffe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008000:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008002:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8008004:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008006:	e841 2300 	strex	r3, r2, [r1]
 800800a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800800c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800800e:	2b00      	cmp	r3, #0
 8008010:	d1e4      	bne.n	8007fdc <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	3308      	adds	r3, #8
 8008018:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800801a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800801c:	e853 3f00 	ldrex	r3, [r3]
 8008020:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8008022:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008024:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008028:	f023 0301 	bic.w	r3, r3, #1
 800802c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	3308      	adds	r3, #8
 8008036:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800803a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800803c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800803e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8008040:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008042:	e841 2300 	strex	r3, r2, [r1]
 8008046:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008048:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800804a:	2b00      	cmp	r3, #0
 800804c:	d1e1      	bne.n	8008012 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2220      	movs	r2, #32
 8008052:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2200      	movs	r2, #0
 800805a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2200      	movs	r2, #0
 8008060:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	4a60      	ldr	r2, [pc, #384]	@ (80081e8 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8008068:	4293      	cmp	r3, r2
 800806a:	d021      	beq.n	80080b0 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	685b      	ldr	r3, [r3, #4]
 8008072:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008076:	2b00      	cmp	r3, #0
 8008078:	d01a      	beq.n	80080b0 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008080:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008082:	e853 3f00 	ldrex	r3, [r3]
 8008086:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008088:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800808a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800808e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	461a      	mov	r2, r3
 8008098:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800809c:	657b      	str	r3, [r7, #84]	@ 0x54
 800809e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080a0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80080a2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80080a4:	e841 2300 	strex	r3, r2, [r1]
 80080a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80080aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d1e4      	bne.n	800807a <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80080b4:	2b01      	cmp	r3, #1
 80080b6:	d130      	bne.n	800811a <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2200      	movs	r2, #0
 80080bc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080c6:	e853 3f00 	ldrex	r3, [r3]
 80080ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80080cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ce:	f023 0310 	bic.w	r3, r3, #16
 80080d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	461a      	mov	r2, r3
 80080dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80080e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80080e2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080e4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80080e6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80080e8:	e841 2300 	strex	r3, r2, [r1]
 80080ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80080ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d1e4      	bne.n	80080be <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	69db      	ldr	r3, [r3, #28]
 80080fa:	f003 0310 	and.w	r3, r3, #16
 80080fe:	2b10      	cmp	r3, #16
 8008100:	d103      	bne.n	800810a <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	2210      	movs	r2, #16
 8008108:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008110:	4619      	mov	r1, r3
 8008112:	6878      	ldr	r0, [r7, #4]
 8008114:	f7fe fe7a 	bl	8006e0c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008118:	e00e      	b.n	8008138 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f7f8 fcbe 	bl	8000a9c <HAL_UART_RxCpltCallback>
        break;
 8008120:	e00a      	b.n	8008138 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008122:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8008126:	2b00      	cmp	r3, #0
 8008128:	d006      	beq.n	8008138 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800812a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800812e:	f003 0320 	and.w	r3, r3, #32
 8008132:	2b00      	cmp	r3, #0
 8008134:	f47f aece 	bne.w	8007ed4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800813e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008142:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008146:	2b00      	cmp	r3, #0
 8008148:	d049      	beq.n	80081de <UART_RxISR_8BIT_FIFOEN+0x352>
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008150:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8008154:	429a      	cmp	r2, r3
 8008156:	d242      	bcs.n	80081de <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	3308      	adds	r3, #8
 800815e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008160:	6a3b      	ldr	r3, [r7, #32]
 8008162:	e853 3f00 	ldrex	r3, [r3]
 8008166:	61fb      	str	r3, [r7, #28]
   return(result);
 8008168:	69fb      	ldr	r3, [r7, #28]
 800816a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800816e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	3308      	adds	r3, #8
 8008178:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800817c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800817e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008180:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008182:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008184:	e841 2300 	strex	r3, r2, [r1]
 8008188:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800818a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800818c:	2b00      	cmp	r3, #0
 800818e:	d1e3      	bne.n	8008158 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	4a16      	ldr	r2, [pc, #88]	@ (80081ec <UART_RxISR_8BIT_FIFOEN+0x360>)
 8008194:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	e853 3f00 	ldrex	r3, [r3]
 80081a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	f043 0320 	orr.w	r3, r3, #32
 80081aa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	461a      	mov	r2, r3
 80081b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80081b8:	61bb      	str	r3, [r7, #24]
 80081ba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081bc:	6979      	ldr	r1, [r7, #20]
 80081be:	69ba      	ldr	r2, [r7, #24]
 80081c0:	e841 2300 	strex	r3, r2, [r1]
 80081c4:	613b      	str	r3, [r7, #16]
   return(result);
 80081c6:	693b      	ldr	r3, [r7, #16]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d1e4      	bne.n	8008196 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80081cc:	e007      	b.n	80081de <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	699a      	ldr	r2, [r3, #24]
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f042 0208 	orr.w	r2, r2, #8
 80081dc:	619a      	str	r2, [r3, #24]
}
 80081de:	bf00      	nop
 80081e0:	37b0      	adds	r7, #176	@ 0xb0
 80081e2:	46bd      	mov	sp, r7
 80081e4:	bd80      	pop	{r7, pc}
 80081e6:	bf00      	nop
 80081e8:	40008000 	.word	0x40008000
 80081ec:	08007b1d 	.word	0x08007b1d

080081f0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b0ae      	sub	sp, #184	@ 0xb8
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80081fe:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	69db      	ldr	r3, [r3, #28]
 8008208:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	689b      	ldr	r3, [r3, #8]
 800821c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008226:	2b22      	cmp	r3, #34	@ 0x22
 8008228:	f040 8187 	bne.w	800853a <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008232:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008236:	e12a      	b.n	800848e <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800823e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008246:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800824a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800824e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8008252:	4013      	ands	r3, r2
 8008254:	b29a      	uxth	r2, r3
 8008256:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800825a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008260:	1c9a      	adds	r2, r3, #2
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800826c:	b29b      	uxth	r3, r3
 800826e:	3b01      	subs	r3, #1
 8008270:	b29a      	uxth	r2, r3
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	69db      	ldr	r3, [r3, #28]
 800827e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008282:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008286:	f003 0307 	and.w	r3, r3, #7
 800828a:	2b00      	cmp	r3, #0
 800828c:	d053      	beq.n	8008336 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800828e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008292:	f003 0301 	and.w	r3, r3, #1
 8008296:	2b00      	cmp	r3, #0
 8008298:	d011      	beq.n	80082be <UART_RxISR_16BIT_FIFOEN+0xce>
 800829a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800829e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d00b      	beq.n	80082be <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	2201      	movs	r2, #1
 80082ac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082b4:	f043 0201 	orr.w	r2, r3, #1
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80082be:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80082c2:	f003 0302 	and.w	r3, r3, #2
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d011      	beq.n	80082ee <UART_RxISR_16BIT_FIFOEN+0xfe>
 80082ca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80082ce:	f003 0301 	and.w	r3, r3, #1
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d00b      	beq.n	80082ee <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	2202      	movs	r2, #2
 80082dc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082e4:	f043 0204 	orr.w	r2, r3, #4
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80082ee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80082f2:	f003 0304 	and.w	r3, r3, #4
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d011      	beq.n	800831e <UART_RxISR_16BIT_FIFOEN+0x12e>
 80082fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80082fe:	f003 0301 	and.w	r3, r3, #1
 8008302:	2b00      	cmp	r3, #0
 8008304:	d00b      	beq.n	800831e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	2204      	movs	r2, #4
 800830c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008314:	f043 0202 	orr.w	r2, r3, #2
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008324:	2b00      	cmp	r3, #0
 8008326:	d006      	beq.n	8008336 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008328:	6878      	ldr	r0, [r7, #4]
 800832a:	f7fe fd65 	bl	8006df8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2200      	movs	r2, #0
 8008332:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800833c:	b29b      	uxth	r3, r3
 800833e:	2b00      	cmp	r3, #0
 8008340:	f040 80a5 	bne.w	800848e <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800834a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800834c:	e853 3f00 	ldrex	r3, [r3]
 8008350:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008352:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008354:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008358:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	461a      	mov	r2, r3
 8008362:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008366:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800836a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800836c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800836e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008372:	e841 2300 	strex	r3, r2, [r1]
 8008376:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008378:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800837a:	2b00      	cmp	r3, #0
 800837c:	d1e2      	bne.n	8008344 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	3308      	adds	r3, #8
 8008384:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008386:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008388:	e853 3f00 	ldrex	r3, [r3]
 800838c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800838e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008390:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008394:	f023 0301 	bic.w	r3, r3, #1
 8008398:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	3308      	adds	r3, #8
 80083a2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80083a6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80083a8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083aa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80083ac:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80083ae:	e841 2300 	strex	r3, r2, [r1]
 80083b2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80083b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d1e1      	bne.n	800837e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	2220      	movs	r2, #32
 80083be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2200      	movs	r2, #0
 80083c6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2200      	movs	r2, #0
 80083cc:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	4a60      	ldr	r2, [pc, #384]	@ (8008554 <UART_RxISR_16BIT_FIFOEN+0x364>)
 80083d4:	4293      	cmp	r3, r2
 80083d6:	d021      	beq.n	800841c <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	685b      	ldr	r3, [r3, #4]
 80083de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d01a      	beq.n	800841c <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083ee:	e853 3f00 	ldrex	r3, [r3]
 80083f2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80083f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80083f6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80083fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	461a      	mov	r2, r3
 8008404:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008408:	65bb      	str	r3, [r7, #88]	@ 0x58
 800840a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800840c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800840e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008410:	e841 2300 	strex	r3, r2, [r1]
 8008414:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008416:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008418:	2b00      	cmp	r3, #0
 800841a:	d1e4      	bne.n	80083e6 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008420:	2b01      	cmp	r3, #1
 8008422:	d130      	bne.n	8008486 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2200      	movs	r2, #0
 8008428:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008432:	e853 3f00 	ldrex	r3, [r3]
 8008436:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008438:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800843a:	f023 0310 	bic.w	r3, r3, #16
 800843e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	461a      	mov	r2, r3
 8008448:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800844c:	647b      	str	r3, [r7, #68]	@ 0x44
 800844e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008450:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008452:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008454:	e841 2300 	strex	r3, r2, [r1]
 8008458:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800845a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800845c:	2b00      	cmp	r3, #0
 800845e:	d1e4      	bne.n	800842a <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	69db      	ldr	r3, [r3, #28]
 8008466:	f003 0310 	and.w	r3, r3, #16
 800846a:	2b10      	cmp	r3, #16
 800846c:	d103      	bne.n	8008476 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	2210      	movs	r2, #16
 8008474:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800847c:	4619      	mov	r1, r3
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f7fe fcc4 	bl	8006e0c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008484:	e00e      	b.n	80084a4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	f7f8 fb08 	bl	8000a9c <HAL_UART_RxCpltCallback>
        break;
 800848c:	e00a      	b.n	80084a4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800848e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8008492:	2b00      	cmp	r3, #0
 8008494:	d006      	beq.n	80084a4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8008496:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800849a:	f003 0320 	and.w	r3, r3, #32
 800849e:	2b00      	cmp	r3, #0
 80084a0:	f47f aeca 	bne.w	8008238 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80084aa:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80084ae:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d049      	beq.n	800854a <UART_RxISR_16BIT_FIFOEN+0x35a>
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80084bc:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80084c0:	429a      	cmp	r2, r3
 80084c2:	d242      	bcs.n	800854a <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	3308      	adds	r3, #8
 80084ca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ce:	e853 3f00 	ldrex	r3, [r3]
 80084d2:	623b      	str	r3, [r7, #32]
   return(result);
 80084d4:	6a3b      	ldr	r3, [r7, #32]
 80084d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80084da:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	3308      	adds	r3, #8
 80084e4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80084e8:	633a      	str	r2, [r7, #48]	@ 0x30
 80084ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80084ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084f0:	e841 2300 	strex	r3, r2, [r1]
 80084f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80084f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d1e3      	bne.n	80084c4 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	4a16      	ldr	r2, [pc, #88]	@ (8008558 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8008500:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008508:	693b      	ldr	r3, [r7, #16]
 800850a:	e853 3f00 	ldrex	r3, [r3]
 800850e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	f043 0320 	orr.w	r3, r3, #32
 8008516:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	461a      	mov	r2, r3
 8008520:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008524:	61fb      	str	r3, [r7, #28]
 8008526:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008528:	69b9      	ldr	r1, [r7, #24]
 800852a:	69fa      	ldr	r2, [r7, #28]
 800852c:	e841 2300 	strex	r3, r2, [r1]
 8008530:	617b      	str	r3, [r7, #20]
   return(result);
 8008532:	697b      	ldr	r3, [r7, #20]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d1e4      	bne.n	8008502 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008538:	e007      	b.n	800854a <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	699a      	ldr	r2, [r3, #24]
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	f042 0208 	orr.w	r2, r2, #8
 8008548:	619a      	str	r2, [r3, #24]
}
 800854a:	bf00      	nop
 800854c:	37b8      	adds	r7, #184	@ 0xb8
 800854e:	46bd      	mov	sp, r7
 8008550:	bd80      	pop	{r7, pc}
 8008552:	bf00      	nop
 8008554:	40008000 	.word	0x40008000
 8008558:	08007cd5 	.word	0x08007cd5

0800855c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800855c:	b480      	push	{r7}
 800855e:	b083      	sub	sp, #12
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008564:	bf00      	nop
 8008566:	370c      	adds	r7, #12
 8008568:	46bd      	mov	sp, r7
 800856a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856e:	4770      	bx	lr

08008570 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008570:	b480      	push	{r7}
 8008572:	b083      	sub	sp, #12
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008578:	bf00      	nop
 800857a:	370c      	adds	r7, #12
 800857c:	46bd      	mov	sp, r7
 800857e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008582:	4770      	bx	lr

08008584 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008584:	b480      	push	{r7}
 8008586:	b083      	sub	sp, #12
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800858c:	bf00      	nop
 800858e:	370c      	adds	r7, #12
 8008590:	46bd      	mov	sp, r7
 8008592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008596:	4770      	bx	lr

08008598 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008598:	b480      	push	{r7}
 800859a:	b085      	sub	sp, #20
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80085a6:	2b01      	cmp	r3, #1
 80085a8:	d101      	bne.n	80085ae <HAL_UARTEx_DisableFifoMode+0x16>
 80085aa:	2302      	movs	r3, #2
 80085ac:	e027      	b.n	80085fe <HAL_UARTEx_DisableFifoMode+0x66>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2201      	movs	r2, #1
 80085b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	2224      	movs	r2, #36	@ 0x24
 80085ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	681a      	ldr	r2, [r3, #0]
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f022 0201 	bic.w	r2, r2, #1
 80085d4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80085dc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2200      	movs	r2, #0
 80085e2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	68fa      	ldr	r2, [r7, #12]
 80085ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2220      	movs	r2, #32
 80085f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2200      	movs	r2, #0
 80085f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80085fc:	2300      	movs	r3, #0
}
 80085fe:	4618      	mov	r0, r3
 8008600:	3714      	adds	r7, #20
 8008602:	46bd      	mov	sp, r7
 8008604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008608:	4770      	bx	lr

0800860a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800860a:	b580      	push	{r7, lr}
 800860c:	b084      	sub	sp, #16
 800860e:	af00      	add	r7, sp, #0
 8008610:	6078      	str	r0, [r7, #4]
 8008612:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800861a:	2b01      	cmp	r3, #1
 800861c:	d101      	bne.n	8008622 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800861e:	2302      	movs	r3, #2
 8008620:	e02d      	b.n	800867e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	2201      	movs	r2, #1
 8008626:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2224      	movs	r2, #36	@ 0x24
 800862e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	681a      	ldr	r2, [r3, #0]
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f022 0201 	bic.w	r2, r2, #1
 8008648:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	689b      	ldr	r3, [r3, #8]
 8008650:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	683a      	ldr	r2, [r7, #0]
 800865a:	430a      	orrs	r2, r1
 800865c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800865e:	6878      	ldr	r0, [r7, #4]
 8008660:	f000 f850 	bl	8008704 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	68fa      	ldr	r2, [r7, #12]
 800866a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2220      	movs	r2, #32
 8008670:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2200      	movs	r2, #0
 8008678:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800867c:	2300      	movs	r3, #0
}
 800867e:	4618      	mov	r0, r3
 8008680:	3710      	adds	r7, #16
 8008682:	46bd      	mov	sp, r7
 8008684:	bd80      	pop	{r7, pc}

08008686 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008686:	b580      	push	{r7, lr}
 8008688:	b084      	sub	sp, #16
 800868a:	af00      	add	r7, sp, #0
 800868c:	6078      	str	r0, [r7, #4]
 800868e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008696:	2b01      	cmp	r3, #1
 8008698:	d101      	bne.n	800869e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800869a:	2302      	movs	r3, #2
 800869c:	e02d      	b.n	80086fa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2201      	movs	r2, #1
 80086a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	2224      	movs	r2, #36	@ 0x24
 80086aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	681a      	ldr	r2, [r3, #0]
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f022 0201 	bic.w	r2, r2, #1
 80086c4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	689b      	ldr	r3, [r3, #8]
 80086cc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	683a      	ldr	r2, [r7, #0]
 80086d6:	430a      	orrs	r2, r1
 80086d8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f000 f812 	bl	8008704 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	68fa      	ldr	r2, [r7, #12]
 80086e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2220      	movs	r2, #32
 80086ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2200      	movs	r2, #0
 80086f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80086f8:	2300      	movs	r3, #0
}
 80086fa:	4618      	mov	r0, r3
 80086fc:	3710      	adds	r7, #16
 80086fe:	46bd      	mov	sp, r7
 8008700:	bd80      	pop	{r7, pc}
	...

08008704 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008704:	b480      	push	{r7}
 8008706:	b085      	sub	sp, #20
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008710:	2b00      	cmp	r3, #0
 8008712:	d108      	bne.n	8008726 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2201      	movs	r2, #1
 8008718:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2201      	movs	r2, #1
 8008720:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008724:	e031      	b.n	800878a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008726:	2308      	movs	r3, #8
 8008728:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800872a:	2308      	movs	r3, #8
 800872c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	689b      	ldr	r3, [r3, #8]
 8008734:	0e5b      	lsrs	r3, r3, #25
 8008736:	b2db      	uxtb	r3, r3
 8008738:	f003 0307 	and.w	r3, r3, #7
 800873c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	689b      	ldr	r3, [r3, #8]
 8008744:	0f5b      	lsrs	r3, r3, #29
 8008746:	b2db      	uxtb	r3, r3
 8008748:	f003 0307 	and.w	r3, r3, #7
 800874c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800874e:	7bbb      	ldrb	r3, [r7, #14]
 8008750:	7b3a      	ldrb	r2, [r7, #12]
 8008752:	4911      	ldr	r1, [pc, #68]	@ (8008798 <UARTEx_SetNbDataToProcess+0x94>)
 8008754:	5c8a      	ldrb	r2, [r1, r2]
 8008756:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800875a:	7b3a      	ldrb	r2, [r7, #12]
 800875c:	490f      	ldr	r1, [pc, #60]	@ (800879c <UARTEx_SetNbDataToProcess+0x98>)
 800875e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008760:	fb93 f3f2 	sdiv	r3, r3, r2
 8008764:	b29a      	uxth	r2, r3
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800876c:	7bfb      	ldrb	r3, [r7, #15]
 800876e:	7b7a      	ldrb	r2, [r7, #13]
 8008770:	4909      	ldr	r1, [pc, #36]	@ (8008798 <UARTEx_SetNbDataToProcess+0x94>)
 8008772:	5c8a      	ldrb	r2, [r1, r2]
 8008774:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008778:	7b7a      	ldrb	r2, [r7, #13]
 800877a:	4908      	ldr	r1, [pc, #32]	@ (800879c <UARTEx_SetNbDataToProcess+0x98>)
 800877c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800877e:	fb93 f3f2 	sdiv	r3, r3, r2
 8008782:	b29a      	uxth	r2, r3
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800878a:	bf00      	nop
 800878c:	3714      	adds	r7, #20
 800878e:	46bd      	mov	sp, r7
 8008790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008794:	4770      	bx	lr
 8008796:	bf00      	nop
 8008798:	08009f8c 	.word	0x08009f8c
 800879c:	08009f94 	.word	0x08009f94

080087a0 <atoi>:
 80087a0:	220a      	movs	r2, #10
 80087a2:	2100      	movs	r1, #0
 80087a4:	f000 b87a 	b.w	800889c <strtol>

080087a8 <_strtol_l.isra.0>:
 80087a8:	2b24      	cmp	r3, #36	@ 0x24
 80087aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087ae:	4686      	mov	lr, r0
 80087b0:	4690      	mov	r8, r2
 80087b2:	d801      	bhi.n	80087b8 <_strtol_l.isra.0+0x10>
 80087b4:	2b01      	cmp	r3, #1
 80087b6:	d106      	bne.n	80087c6 <_strtol_l.isra.0+0x1e>
 80087b8:	f000 fb08 	bl	8008dcc <__errno>
 80087bc:	2316      	movs	r3, #22
 80087be:	6003      	str	r3, [r0, #0]
 80087c0:	2000      	movs	r0, #0
 80087c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087c6:	4834      	ldr	r0, [pc, #208]	@ (8008898 <_strtol_l.isra.0+0xf0>)
 80087c8:	460d      	mov	r5, r1
 80087ca:	462a      	mov	r2, r5
 80087cc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80087d0:	5d06      	ldrb	r6, [r0, r4]
 80087d2:	f016 0608 	ands.w	r6, r6, #8
 80087d6:	d1f8      	bne.n	80087ca <_strtol_l.isra.0+0x22>
 80087d8:	2c2d      	cmp	r4, #45	@ 0x2d
 80087da:	d110      	bne.n	80087fe <_strtol_l.isra.0+0x56>
 80087dc:	782c      	ldrb	r4, [r5, #0]
 80087de:	2601      	movs	r6, #1
 80087e0:	1c95      	adds	r5, r2, #2
 80087e2:	f033 0210 	bics.w	r2, r3, #16
 80087e6:	d115      	bne.n	8008814 <_strtol_l.isra.0+0x6c>
 80087e8:	2c30      	cmp	r4, #48	@ 0x30
 80087ea:	d10d      	bne.n	8008808 <_strtol_l.isra.0+0x60>
 80087ec:	782a      	ldrb	r2, [r5, #0]
 80087ee:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80087f2:	2a58      	cmp	r2, #88	@ 0x58
 80087f4:	d108      	bne.n	8008808 <_strtol_l.isra.0+0x60>
 80087f6:	786c      	ldrb	r4, [r5, #1]
 80087f8:	3502      	adds	r5, #2
 80087fa:	2310      	movs	r3, #16
 80087fc:	e00a      	b.n	8008814 <_strtol_l.isra.0+0x6c>
 80087fe:	2c2b      	cmp	r4, #43	@ 0x2b
 8008800:	bf04      	itt	eq
 8008802:	782c      	ldrbeq	r4, [r5, #0]
 8008804:	1c95      	addeq	r5, r2, #2
 8008806:	e7ec      	b.n	80087e2 <_strtol_l.isra.0+0x3a>
 8008808:	2b00      	cmp	r3, #0
 800880a:	d1f6      	bne.n	80087fa <_strtol_l.isra.0+0x52>
 800880c:	2c30      	cmp	r4, #48	@ 0x30
 800880e:	bf14      	ite	ne
 8008810:	230a      	movne	r3, #10
 8008812:	2308      	moveq	r3, #8
 8008814:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008818:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800881c:	2200      	movs	r2, #0
 800881e:	fbbc f9f3 	udiv	r9, ip, r3
 8008822:	4610      	mov	r0, r2
 8008824:	fb03 ca19 	mls	sl, r3, r9, ip
 8008828:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800882c:	2f09      	cmp	r7, #9
 800882e:	d80f      	bhi.n	8008850 <_strtol_l.isra.0+0xa8>
 8008830:	463c      	mov	r4, r7
 8008832:	42a3      	cmp	r3, r4
 8008834:	dd1b      	ble.n	800886e <_strtol_l.isra.0+0xc6>
 8008836:	1c57      	adds	r7, r2, #1
 8008838:	d007      	beq.n	800884a <_strtol_l.isra.0+0xa2>
 800883a:	4581      	cmp	r9, r0
 800883c:	d314      	bcc.n	8008868 <_strtol_l.isra.0+0xc0>
 800883e:	d101      	bne.n	8008844 <_strtol_l.isra.0+0x9c>
 8008840:	45a2      	cmp	sl, r4
 8008842:	db11      	blt.n	8008868 <_strtol_l.isra.0+0xc0>
 8008844:	fb00 4003 	mla	r0, r0, r3, r4
 8008848:	2201      	movs	r2, #1
 800884a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800884e:	e7eb      	b.n	8008828 <_strtol_l.isra.0+0x80>
 8008850:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008854:	2f19      	cmp	r7, #25
 8008856:	d801      	bhi.n	800885c <_strtol_l.isra.0+0xb4>
 8008858:	3c37      	subs	r4, #55	@ 0x37
 800885a:	e7ea      	b.n	8008832 <_strtol_l.isra.0+0x8a>
 800885c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008860:	2f19      	cmp	r7, #25
 8008862:	d804      	bhi.n	800886e <_strtol_l.isra.0+0xc6>
 8008864:	3c57      	subs	r4, #87	@ 0x57
 8008866:	e7e4      	b.n	8008832 <_strtol_l.isra.0+0x8a>
 8008868:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800886c:	e7ed      	b.n	800884a <_strtol_l.isra.0+0xa2>
 800886e:	1c53      	adds	r3, r2, #1
 8008870:	d108      	bne.n	8008884 <_strtol_l.isra.0+0xdc>
 8008872:	2322      	movs	r3, #34	@ 0x22
 8008874:	f8ce 3000 	str.w	r3, [lr]
 8008878:	4660      	mov	r0, ip
 800887a:	f1b8 0f00 	cmp.w	r8, #0
 800887e:	d0a0      	beq.n	80087c2 <_strtol_l.isra.0+0x1a>
 8008880:	1e69      	subs	r1, r5, #1
 8008882:	e006      	b.n	8008892 <_strtol_l.isra.0+0xea>
 8008884:	b106      	cbz	r6, 8008888 <_strtol_l.isra.0+0xe0>
 8008886:	4240      	negs	r0, r0
 8008888:	f1b8 0f00 	cmp.w	r8, #0
 800888c:	d099      	beq.n	80087c2 <_strtol_l.isra.0+0x1a>
 800888e:	2a00      	cmp	r2, #0
 8008890:	d1f6      	bne.n	8008880 <_strtol_l.isra.0+0xd8>
 8008892:	f8c8 1000 	str.w	r1, [r8]
 8008896:	e794      	b.n	80087c2 <_strtol_l.isra.0+0x1a>
 8008898:	08009f9d 	.word	0x08009f9d

0800889c <strtol>:
 800889c:	4613      	mov	r3, r2
 800889e:	460a      	mov	r2, r1
 80088a0:	4601      	mov	r1, r0
 80088a2:	4802      	ldr	r0, [pc, #8]	@ (80088ac <strtol+0x10>)
 80088a4:	6800      	ldr	r0, [r0, #0]
 80088a6:	f7ff bf7f 	b.w	80087a8 <_strtol_l.isra.0>
 80088aa:	bf00      	nop
 80088ac:	20000018 	.word	0x20000018

080088b0 <std>:
 80088b0:	2300      	movs	r3, #0
 80088b2:	b510      	push	{r4, lr}
 80088b4:	4604      	mov	r4, r0
 80088b6:	e9c0 3300 	strd	r3, r3, [r0]
 80088ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80088be:	6083      	str	r3, [r0, #8]
 80088c0:	8181      	strh	r1, [r0, #12]
 80088c2:	6643      	str	r3, [r0, #100]	@ 0x64
 80088c4:	81c2      	strh	r2, [r0, #14]
 80088c6:	6183      	str	r3, [r0, #24]
 80088c8:	4619      	mov	r1, r3
 80088ca:	2208      	movs	r2, #8
 80088cc:	305c      	adds	r0, #92	@ 0x5c
 80088ce:	f000 fa2f 	bl	8008d30 <memset>
 80088d2:	4b0d      	ldr	r3, [pc, #52]	@ (8008908 <std+0x58>)
 80088d4:	6263      	str	r3, [r4, #36]	@ 0x24
 80088d6:	4b0d      	ldr	r3, [pc, #52]	@ (800890c <std+0x5c>)
 80088d8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80088da:	4b0d      	ldr	r3, [pc, #52]	@ (8008910 <std+0x60>)
 80088dc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80088de:	4b0d      	ldr	r3, [pc, #52]	@ (8008914 <std+0x64>)
 80088e0:	6323      	str	r3, [r4, #48]	@ 0x30
 80088e2:	4b0d      	ldr	r3, [pc, #52]	@ (8008918 <std+0x68>)
 80088e4:	6224      	str	r4, [r4, #32]
 80088e6:	429c      	cmp	r4, r3
 80088e8:	d006      	beq.n	80088f8 <std+0x48>
 80088ea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80088ee:	4294      	cmp	r4, r2
 80088f0:	d002      	beq.n	80088f8 <std+0x48>
 80088f2:	33d0      	adds	r3, #208	@ 0xd0
 80088f4:	429c      	cmp	r4, r3
 80088f6:	d105      	bne.n	8008904 <std+0x54>
 80088f8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80088fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008900:	f000 ba8e 	b.w	8008e20 <__retarget_lock_init_recursive>
 8008904:	bd10      	pop	{r4, pc}
 8008906:	bf00      	nop
 8008908:	08008b81 	.word	0x08008b81
 800890c:	08008ba3 	.word	0x08008ba3
 8008910:	08008bdb 	.word	0x08008bdb
 8008914:	08008bff 	.word	0x08008bff
 8008918:	20000708 	.word	0x20000708

0800891c <stdio_exit_handler>:
 800891c:	4a02      	ldr	r2, [pc, #8]	@ (8008928 <stdio_exit_handler+0xc>)
 800891e:	4903      	ldr	r1, [pc, #12]	@ (800892c <stdio_exit_handler+0x10>)
 8008920:	4803      	ldr	r0, [pc, #12]	@ (8008930 <stdio_exit_handler+0x14>)
 8008922:	f000 b869 	b.w	80089f8 <_fwalk_sglue>
 8008926:	bf00      	nop
 8008928:	2000000c 	.word	0x2000000c
 800892c:	0800996d 	.word	0x0800996d
 8008930:	2000001c 	.word	0x2000001c

08008934 <cleanup_stdio>:
 8008934:	6841      	ldr	r1, [r0, #4]
 8008936:	4b0c      	ldr	r3, [pc, #48]	@ (8008968 <cleanup_stdio+0x34>)
 8008938:	4299      	cmp	r1, r3
 800893a:	b510      	push	{r4, lr}
 800893c:	4604      	mov	r4, r0
 800893e:	d001      	beq.n	8008944 <cleanup_stdio+0x10>
 8008940:	f001 f814 	bl	800996c <_fflush_r>
 8008944:	68a1      	ldr	r1, [r4, #8]
 8008946:	4b09      	ldr	r3, [pc, #36]	@ (800896c <cleanup_stdio+0x38>)
 8008948:	4299      	cmp	r1, r3
 800894a:	d002      	beq.n	8008952 <cleanup_stdio+0x1e>
 800894c:	4620      	mov	r0, r4
 800894e:	f001 f80d 	bl	800996c <_fflush_r>
 8008952:	68e1      	ldr	r1, [r4, #12]
 8008954:	4b06      	ldr	r3, [pc, #24]	@ (8008970 <cleanup_stdio+0x3c>)
 8008956:	4299      	cmp	r1, r3
 8008958:	d004      	beq.n	8008964 <cleanup_stdio+0x30>
 800895a:	4620      	mov	r0, r4
 800895c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008960:	f001 b804 	b.w	800996c <_fflush_r>
 8008964:	bd10      	pop	{r4, pc}
 8008966:	bf00      	nop
 8008968:	20000708 	.word	0x20000708
 800896c:	20000770 	.word	0x20000770
 8008970:	200007d8 	.word	0x200007d8

08008974 <global_stdio_init.part.0>:
 8008974:	b510      	push	{r4, lr}
 8008976:	4b0b      	ldr	r3, [pc, #44]	@ (80089a4 <global_stdio_init.part.0+0x30>)
 8008978:	4c0b      	ldr	r4, [pc, #44]	@ (80089a8 <global_stdio_init.part.0+0x34>)
 800897a:	4a0c      	ldr	r2, [pc, #48]	@ (80089ac <global_stdio_init.part.0+0x38>)
 800897c:	601a      	str	r2, [r3, #0]
 800897e:	4620      	mov	r0, r4
 8008980:	2200      	movs	r2, #0
 8008982:	2104      	movs	r1, #4
 8008984:	f7ff ff94 	bl	80088b0 <std>
 8008988:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800898c:	2201      	movs	r2, #1
 800898e:	2109      	movs	r1, #9
 8008990:	f7ff ff8e 	bl	80088b0 <std>
 8008994:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008998:	2202      	movs	r2, #2
 800899a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800899e:	2112      	movs	r1, #18
 80089a0:	f7ff bf86 	b.w	80088b0 <std>
 80089a4:	20000840 	.word	0x20000840
 80089a8:	20000708 	.word	0x20000708
 80089ac:	0800891d 	.word	0x0800891d

080089b0 <__sfp_lock_acquire>:
 80089b0:	4801      	ldr	r0, [pc, #4]	@ (80089b8 <__sfp_lock_acquire+0x8>)
 80089b2:	f000 ba36 	b.w	8008e22 <__retarget_lock_acquire_recursive>
 80089b6:	bf00      	nop
 80089b8:	20000849 	.word	0x20000849

080089bc <__sfp_lock_release>:
 80089bc:	4801      	ldr	r0, [pc, #4]	@ (80089c4 <__sfp_lock_release+0x8>)
 80089be:	f000 ba31 	b.w	8008e24 <__retarget_lock_release_recursive>
 80089c2:	bf00      	nop
 80089c4:	20000849 	.word	0x20000849

080089c8 <__sinit>:
 80089c8:	b510      	push	{r4, lr}
 80089ca:	4604      	mov	r4, r0
 80089cc:	f7ff fff0 	bl	80089b0 <__sfp_lock_acquire>
 80089d0:	6a23      	ldr	r3, [r4, #32]
 80089d2:	b11b      	cbz	r3, 80089dc <__sinit+0x14>
 80089d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089d8:	f7ff bff0 	b.w	80089bc <__sfp_lock_release>
 80089dc:	4b04      	ldr	r3, [pc, #16]	@ (80089f0 <__sinit+0x28>)
 80089de:	6223      	str	r3, [r4, #32]
 80089e0:	4b04      	ldr	r3, [pc, #16]	@ (80089f4 <__sinit+0x2c>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d1f5      	bne.n	80089d4 <__sinit+0xc>
 80089e8:	f7ff ffc4 	bl	8008974 <global_stdio_init.part.0>
 80089ec:	e7f2      	b.n	80089d4 <__sinit+0xc>
 80089ee:	bf00      	nop
 80089f0:	08008935 	.word	0x08008935
 80089f4:	20000840 	.word	0x20000840

080089f8 <_fwalk_sglue>:
 80089f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089fc:	4607      	mov	r7, r0
 80089fe:	4688      	mov	r8, r1
 8008a00:	4614      	mov	r4, r2
 8008a02:	2600      	movs	r6, #0
 8008a04:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008a08:	f1b9 0901 	subs.w	r9, r9, #1
 8008a0c:	d505      	bpl.n	8008a1a <_fwalk_sglue+0x22>
 8008a0e:	6824      	ldr	r4, [r4, #0]
 8008a10:	2c00      	cmp	r4, #0
 8008a12:	d1f7      	bne.n	8008a04 <_fwalk_sglue+0xc>
 8008a14:	4630      	mov	r0, r6
 8008a16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a1a:	89ab      	ldrh	r3, [r5, #12]
 8008a1c:	2b01      	cmp	r3, #1
 8008a1e:	d907      	bls.n	8008a30 <_fwalk_sglue+0x38>
 8008a20:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008a24:	3301      	adds	r3, #1
 8008a26:	d003      	beq.n	8008a30 <_fwalk_sglue+0x38>
 8008a28:	4629      	mov	r1, r5
 8008a2a:	4638      	mov	r0, r7
 8008a2c:	47c0      	blx	r8
 8008a2e:	4306      	orrs	r6, r0
 8008a30:	3568      	adds	r5, #104	@ 0x68
 8008a32:	e7e9      	b.n	8008a08 <_fwalk_sglue+0x10>

08008a34 <iprintf>:
 8008a34:	b40f      	push	{r0, r1, r2, r3}
 8008a36:	b507      	push	{r0, r1, r2, lr}
 8008a38:	4906      	ldr	r1, [pc, #24]	@ (8008a54 <iprintf+0x20>)
 8008a3a:	ab04      	add	r3, sp, #16
 8008a3c:	6808      	ldr	r0, [r1, #0]
 8008a3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a42:	6881      	ldr	r1, [r0, #8]
 8008a44:	9301      	str	r3, [sp, #4]
 8008a46:	f000 fc69 	bl	800931c <_vfiprintf_r>
 8008a4a:	b003      	add	sp, #12
 8008a4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a50:	b004      	add	sp, #16
 8008a52:	4770      	bx	lr
 8008a54:	20000018 	.word	0x20000018

08008a58 <_puts_r>:
 8008a58:	6a03      	ldr	r3, [r0, #32]
 8008a5a:	b570      	push	{r4, r5, r6, lr}
 8008a5c:	6884      	ldr	r4, [r0, #8]
 8008a5e:	4605      	mov	r5, r0
 8008a60:	460e      	mov	r6, r1
 8008a62:	b90b      	cbnz	r3, 8008a68 <_puts_r+0x10>
 8008a64:	f7ff ffb0 	bl	80089c8 <__sinit>
 8008a68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008a6a:	07db      	lsls	r3, r3, #31
 8008a6c:	d405      	bmi.n	8008a7a <_puts_r+0x22>
 8008a6e:	89a3      	ldrh	r3, [r4, #12]
 8008a70:	0598      	lsls	r0, r3, #22
 8008a72:	d402      	bmi.n	8008a7a <_puts_r+0x22>
 8008a74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a76:	f000 f9d4 	bl	8008e22 <__retarget_lock_acquire_recursive>
 8008a7a:	89a3      	ldrh	r3, [r4, #12]
 8008a7c:	0719      	lsls	r1, r3, #28
 8008a7e:	d502      	bpl.n	8008a86 <_puts_r+0x2e>
 8008a80:	6923      	ldr	r3, [r4, #16]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d135      	bne.n	8008af2 <_puts_r+0x9a>
 8008a86:	4621      	mov	r1, r4
 8008a88:	4628      	mov	r0, r5
 8008a8a:	f000 f8fb 	bl	8008c84 <__swsetup_r>
 8008a8e:	b380      	cbz	r0, 8008af2 <_puts_r+0x9a>
 8008a90:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8008a94:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008a96:	07da      	lsls	r2, r3, #31
 8008a98:	d405      	bmi.n	8008aa6 <_puts_r+0x4e>
 8008a9a:	89a3      	ldrh	r3, [r4, #12]
 8008a9c:	059b      	lsls	r3, r3, #22
 8008a9e:	d402      	bmi.n	8008aa6 <_puts_r+0x4e>
 8008aa0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008aa2:	f000 f9bf 	bl	8008e24 <__retarget_lock_release_recursive>
 8008aa6:	4628      	mov	r0, r5
 8008aa8:	bd70      	pop	{r4, r5, r6, pc}
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	da04      	bge.n	8008ab8 <_puts_r+0x60>
 8008aae:	69a2      	ldr	r2, [r4, #24]
 8008ab0:	429a      	cmp	r2, r3
 8008ab2:	dc17      	bgt.n	8008ae4 <_puts_r+0x8c>
 8008ab4:	290a      	cmp	r1, #10
 8008ab6:	d015      	beq.n	8008ae4 <_puts_r+0x8c>
 8008ab8:	6823      	ldr	r3, [r4, #0]
 8008aba:	1c5a      	adds	r2, r3, #1
 8008abc:	6022      	str	r2, [r4, #0]
 8008abe:	7019      	strb	r1, [r3, #0]
 8008ac0:	68a3      	ldr	r3, [r4, #8]
 8008ac2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008ac6:	3b01      	subs	r3, #1
 8008ac8:	60a3      	str	r3, [r4, #8]
 8008aca:	2900      	cmp	r1, #0
 8008acc:	d1ed      	bne.n	8008aaa <_puts_r+0x52>
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	da11      	bge.n	8008af6 <_puts_r+0x9e>
 8008ad2:	4622      	mov	r2, r4
 8008ad4:	210a      	movs	r1, #10
 8008ad6:	4628      	mov	r0, r5
 8008ad8:	f000 f895 	bl	8008c06 <__swbuf_r>
 8008adc:	3001      	adds	r0, #1
 8008ade:	d0d7      	beq.n	8008a90 <_puts_r+0x38>
 8008ae0:	250a      	movs	r5, #10
 8008ae2:	e7d7      	b.n	8008a94 <_puts_r+0x3c>
 8008ae4:	4622      	mov	r2, r4
 8008ae6:	4628      	mov	r0, r5
 8008ae8:	f000 f88d 	bl	8008c06 <__swbuf_r>
 8008aec:	3001      	adds	r0, #1
 8008aee:	d1e7      	bne.n	8008ac0 <_puts_r+0x68>
 8008af0:	e7ce      	b.n	8008a90 <_puts_r+0x38>
 8008af2:	3e01      	subs	r6, #1
 8008af4:	e7e4      	b.n	8008ac0 <_puts_r+0x68>
 8008af6:	6823      	ldr	r3, [r4, #0]
 8008af8:	1c5a      	adds	r2, r3, #1
 8008afa:	6022      	str	r2, [r4, #0]
 8008afc:	220a      	movs	r2, #10
 8008afe:	701a      	strb	r2, [r3, #0]
 8008b00:	e7ee      	b.n	8008ae0 <_puts_r+0x88>
	...

08008b04 <puts>:
 8008b04:	4b02      	ldr	r3, [pc, #8]	@ (8008b10 <puts+0xc>)
 8008b06:	4601      	mov	r1, r0
 8008b08:	6818      	ldr	r0, [r3, #0]
 8008b0a:	f7ff bfa5 	b.w	8008a58 <_puts_r>
 8008b0e:	bf00      	nop
 8008b10:	20000018 	.word	0x20000018

08008b14 <sniprintf>:
 8008b14:	b40c      	push	{r2, r3}
 8008b16:	b530      	push	{r4, r5, lr}
 8008b18:	4b18      	ldr	r3, [pc, #96]	@ (8008b7c <sniprintf+0x68>)
 8008b1a:	1e0c      	subs	r4, r1, #0
 8008b1c:	681d      	ldr	r5, [r3, #0]
 8008b1e:	b09d      	sub	sp, #116	@ 0x74
 8008b20:	da08      	bge.n	8008b34 <sniprintf+0x20>
 8008b22:	238b      	movs	r3, #139	@ 0x8b
 8008b24:	602b      	str	r3, [r5, #0]
 8008b26:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008b2a:	b01d      	add	sp, #116	@ 0x74
 8008b2c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008b30:	b002      	add	sp, #8
 8008b32:	4770      	bx	lr
 8008b34:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008b38:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008b3c:	f04f 0300 	mov.w	r3, #0
 8008b40:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008b42:	bf14      	ite	ne
 8008b44:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8008b48:	4623      	moveq	r3, r4
 8008b4a:	9304      	str	r3, [sp, #16]
 8008b4c:	9307      	str	r3, [sp, #28]
 8008b4e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008b52:	9002      	str	r0, [sp, #8]
 8008b54:	9006      	str	r0, [sp, #24]
 8008b56:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008b5a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008b5c:	ab21      	add	r3, sp, #132	@ 0x84
 8008b5e:	a902      	add	r1, sp, #8
 8008b60:	4628      	mov	r0, r5
 8008b62:	9301      	str	r3, [sp, #4]
 8008b64:	f000 fab4 	bl	80090d0 <_svfiprintf_r>
 8008b68:	1c43      	adds	r3, r0, #1
 8008b6a:	bfbc      	itt	lt
 8008b6c:	238b      	movlt	r3, #139	@ 0x8b
 8008b6e:	602b      	strlt	r3, [r5, #0]
 8008b70:	2c00      	cmp	r4, #0
 8008b72:	d0da      	beq.n	8008b2a <sniprintf+0x16>
 8008b74:	9b02      	ldr	r3, [sp, #8]
 8008b76:	2200      	movs	r2, #0
 8008b78:	701a      	strb	r2, [r3, #0]
 8008b7a:	e7d6      	b.n	8008b2a <sniprintf+0x16>
 8008b7c:	20000018 	.word	0x20000018

08008b80 <__sread>:
 8008b80:	b510      	push	{r4, lr}
 8008b82:	460c      	mov	r4, r1
 8008b84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b88:	f000 f8fc 	bl	8008d84 <_read_r>
 8008b8c:	2800      	cmp	r0, #0
 8008b8e:	bfab      	itete	ge
 8008b90:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008b92:	89a3      	ldrhlt	r3, [r4, #12]
 8008b94:	181b      	addge	r3, r3, r0
 8008b96:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008b9a:	bfac      	ite	ge
 8008b9c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008b9e:	81a3      	strhlt	r3, [r4, #12]
 8008ba0:	bd10      	pop	{r4, pc}

08008ba2 <__swrite>:
 8008ba2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ba6:	461f      	mov	r7, r3
 8008ba8:	898b      	ldrh	r3, [r1, #12]
 8008baa:	05db      	lsls	r3, r3, #23
 8008bac:	4605      	mov	r5, r0
 8008bae:	460c      	mov	r4, r1
 8008bb0:	4616      	mov	r6, r2
 8008bb2:	d505      	bpl.n	8008bc0 <__swrite+0x1e>
 8008bb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bb8:	2302      	movs	r3, #2
 8008bba:	2200      	movs	r2, #0
 8008bbc:	f000 f8d0 	bl	8008d60 <_lseek_r>
 8008bc0:	89a3      	ldrh	r3, [r4, #12]
 8008bc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008bc6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008bca:	81a3      	strh	r3, [r4, #12]
 8008bcc:	4632      	mov	r2, r6
 8008bce:	463b      	mov	r3, r7
 8008bd0:	4628      	mov	r0, r5
 8008bd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008bd6:	f000 b8e7 	b.w	8008da8 <_write_r>

08008bda <__sseek>:
 8008bda:	b510      	push	{r4, lr}
 8008bdc:	460c      	mov	r4, r1
 8008bde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008be2:	f000 f8bd 	bl	8008d60 <_lseek_r>
 8008be6:	1c43      	adds	r3, r0, #1
 8008be8:	89a3      	ldrh	r3, [r4, #12]
 8008bea:	bf15      	itete	ne
 8008bec:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008bee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008bf2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008bf6:	81a3      	strheq	r3, [r4, #12]
 8008bf8:	bf18      	it	ne
 8008bfa:	81a3      	strhne	r3, [r4, #12]
 8008bfc:	bd10      	pop	{r4, pc}

08008bfe <__sclose>:
 8008bfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c02:	f000 b89d 	b.w	8008d40 <_close_r>

08008c06 <__swbuf_r>:
 8008c06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c08:	460e      	mov	r6, r1
 8008c0a:	4614      	mov	r4, r2
 8008c0c:	4605      	mov	r5, r0
 8008c0e:	b118      	cbz	r0, 8008c18 <__swbuf_r+0x12>
 8008c10:	6a03      	ldr	r3, [r0, #32]
 8008c12:	b90b      	cbnz	r3, 8008c18 <__swbuf_r+0x12>
 8008c14:	f7ff fed8 	bl	80089c8 <__sinit>
 8008c18:	69a3      	ldr	r3, [r4, #24]
 8008c1a:	60a3      	str	r3, [r4, #8]
 8008c1c:	89a3      	ldrh	r3, [r4, #12]
 8008c1e:	071a      	lsls	r2, r3, #28
 8008c20:	d501      	bpl.n	8008c26 <__swbuf_r+0x20>
 8008c22:	6923      	ldr	r3, [r4, #16]
 8008c24:	b943      	cbnz	r3, 8008c38 <__swbuf_r+0x32>
 8008c26:	4621      	mov	r1, r4
 8008c28:	4628      	mov	r0, r5
 8008c2a:	f000 f82b 	bl	8008c84 <__swsetup_r>
 8008c2e:	b118      	cbz	r0, 8008c38 <__swbuf_r+0x32>
 8008c30:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008c34:	4638      	mov	r0, r7
 8008c36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c38:	6823      	ldr	r3, [r4, #0]
 8008c3a:	6922      	ldr	r2, [r4, #16]
 8008c3c:	1a98      	subs	r0, r3, r2
 8008c3e:	6963      	ldr	r3, [r4, #20]
 8008c40:	b2f6      	uxtb	r6, r6
 8008c42:	4283      	cmp	r3, r0
 8008c44:	4637      	mov	r7, r6
 8008c46:	dc05      	bgt.n	8008c54 <__swbuf_r+0x4e>
 8008c48:	4621      	mov	r1, r4
 8008c4a:	4628      	mov	r0, r5
 8008c4c:	f000 fe8e 	bl	800996c <_fflush_r>
 8008c50:	2800      	cmp	r0, #0
 8008c52:	d1ed      	bne.n	8008c30 <__swbuf_r+0x2a>
 8008c54:	68a3      	ldr	r3, [r4, #8]
 8008c56:	3b01      	subs	r3, #1
 8008c58:	60a3      	str	r3, [r4, #8]
 8008c5a:	6823      	ldr	r3, [r4, #0]
 8008c5c:	1c5a      	adds	r2, r3, #1
 8008c5e:	6022      	str	r2, [r4, #0]
 8008c60:	701e      	strb	r6, [r3, #0]
 8008c62:	6962      	ldr	r2, [r4, #20]
 8008c64:	1c43      	adds	r3, r0, #1
 8008c66:	429a      	cmp	r2, r3
 8008c68:	d004      	beq.n	8008c74 <__swbuf_r+0x6e>
 8008c6a:	89a3      	ldrh	r3, [r4, #12]
 8008c6c:	07db      	lsls	r3, r3, #31
 8008c6e:	d5e1      	bpl.n	8008c34 <__swbuf_r+0x2e>
 8008c70:	2e0a      	cmp	r6, #10
 8008c72:	d1df      	bne.n	8008c34 <__swbuf_r+0x2e>
 8008c74:	4621      	mov	r1, r4
 8008c76:	4628      	mov	r0, r5
 8008c78:	f000 fe78 	bl	800996c <_fflush_r>
 8008c7c:	2800      	cmp	r0, #0
 8008c7e:	d0d9      	beq.n	8008c34 <__swbuf_r+0x2e>
 8008c80:	e7d6      	b.n	8008c30 <__swbuf_r+0x2a>
	...

08008c84 <__swsetup_r>:
 8008c84:	b538      	push	{r3, r4, r5, lr}
 8008c86:	4b29      	ldr	r3, [pc, #164]	@ (8008d2c <__swsetup_r+0xa8>)
 8008c88:	4605      	mov	r5, r0
 8008c8a:	6818      	ldr	r0, [r3, #0]
 8008c8c:	460c      	mov	r4, r1
 8008c8e:	b118      	cbz	r0, 8008c98 <__swsetup_r+0x14>
 8008c90:	6a03      	ldr	r3, [r0, #32]
 8008c92:	b90b      	cbnz	r3, 8008c98 <__swsetup_r+0x14>
 8008c94:	f7ff fe98 	bl	80089c8 <__sinit>
 8008c98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c9c:	0719      	lsls	r1, r3, #28
 8008c9e:	d422      	bmi.n	8008ce6 <__swsetup_r+0x62>
 8008ca0:	06da      	lsls	r2, r3, #27
 8008ca2:	d407      	bmi.n	8008cb4 <__swsetup_r+0x30>
 8008ca4:	2209      	movs	r2, #9
 8008ca6:	602a      	str	r2, [r5, #0]
 8008ca8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008cac:	81a3      	strh	r3, [r4, #12]
 8008cae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008cb2:	e033      	b.n	8008d1c <__swsetup_r+0x98>
 8008cb4:	0758      	lsls	r0, r3, #29
 8008cb6:	d512      	bpl.n	8008cde <__swsetup_r+0x5a>
 8008cb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008cba:	b141      	cbz	r1, 8008cce <__swsetup_r+0x4a>
 8008cbc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008cc0:	4299      	cmp	r1, r3
 8008cc2:	d002      	beq.n	8008cca <__swsetup_r+0x46>
 8008cc4:	4628      	mov	r0, r5
 8008cc6:	f000 f8af 	bl	8008e28 <_free_r>
 8008cca:	2300      	movs	r3, #0
 8008ccc:	6363      	str	r3, [r4, #52]	@ 0x34
 8008cce:	89a3      	ldrh	r3, [r4, #12]
 8008cd0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008cd4:	81a3      	strh	r3, [r4, #12]
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	6063      	str	r3, [r4, #4]
 8008cda:	6923      	ldr	r3, [r4, #16]
 8008cdc:	6023      	str	r3, [r4, #0]
 8008cde:	89a3      	ldrh	r3, [r4, #12]
 8008ce0:	f043 0308 	orr.w	r3, r3, #8
 8008ce4:	81a3      	strh	r3, [r4, #12]
 8008ce6:	6923      	ldr	r3, [r4, #16]
 8008ce8:	b94b      	cbnz	r3, 8008cfe <__swsetup_r+0x7a>
 8008cea:	89a3      	ldrh	r3, [r4, #12]
 8008cec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008cf0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008cf4:	d003      	beq.n	8008cfe <__swsetup_r+0x7a>
 8008cf6:	4621      	mov	r1, r4
 8008cf8:	4628      	mov	r0, r5
 8008cfa:	f000 fe85 	bl	8009a08 <__smakebuf_r>
 8008cfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d02:	f013 0201 	ands.w	r2, r3, #1
 8008d06:	d00a      	beq.n	8008d1e <__swsetup_r+0x9a>
 8008d08:	2200      	movs	r2, #0
 8008d0a:	60a2      	str	r2, [r4, #8]
 8008d0c:	6962      	ldr	r2, [r4, #20]
 8008d0e:	4252      	negs	r2, r2
 8008d10:	61a2      	str	r2, [r4, #24]
 8008d12:	6922      	ldr	r2, [r4, #16]
 8008d14:	b942      	cbnz	r2, 8008d28 <__swsetup_r+0xa4>
 8008d16:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008d1a:	d1c5      	bne.n	8008ca8 <__swsetup_r+0x24>
 8008d1c:	bd38      	pop	{r3, r4, r5, pc}
 8008d1e:	0799      	lsls	r1, r3, #30
 8008d20:	bf58      	it	pl
 8008d22:	6962      	ldrpl	r2, [r4, #20]
 8008d24:	60a2      	str	r2, [r4, #8]
 8008d26:	e7f4      	b.n	8008d12 <__swsetup_r+0x8e>
 8008d28:	2000      	movs	r0, #0
 8008d2a:	e7f7      	b.n	8008d1c <__swsetup_r+0x98>
 8008d2c:	20000018 	.word	0x20000018

08008d30 <memset>:
 8008d30:	4402      	add	r2, r0
 8008d32:	4603      	mov	r3, r0
 8008d34:	4293      	cmp	r3, r2
 8008d36:	d100      	bne.n	8008d3a <memset+0xa>
 8008d38:	4770      	bx	lr
 8008d3a:	f803 1b01 	strb.w	r1, [r3], #1
 8008d3e:	e7f9      	b.n	8008d34 <memset+0x4>

08008d40 <_close_r>:
 8008d40:	b538      	push	{r3, r4, r5, lr}
 8008d42:	4d06      	ldr	r5, [pc, #24]	@ (8008d5c <_close_r+0x1c>)
 8008d44:	2300      	movs	r3, #0
 8008d46:	4604      	mov	r4, r0
 8008d48:	4608      	mov	r0, r1
 8008d4a:	602b      	str	r3, [r5, #0]
 8008d4c:	f7f8 f8eb 	bl	8000f26 <_close>
 8008d50:	1c43      	adds	r3, r0, #1
 8008d52:	d102      	bne.n	8008d5a <_close_r+0x1a>
 8008d54:	682b      	ldr	r3, [r5, #0]
 8008d56:	b103      	cbz	r3, 8008d5a <_close_r+0x1a>
 8008d58:	6023      	str	r3, [r4, #0]
 8008d5a:	bd38      	pop	{r3, r4, r5, pc}
 8008d5c:	20000844 	.word	0x20000844

08008d60 <_lseek_r>:
 8008d60:	b538      	push	{r3, r4, r5, lr}
 8008d62:	4d07      	ldr	r5, [pc, #28]	@ (8008d80 <_lseek_r+0x20>)
 8008d64:	4604      	mov	r4, r0
 8008d66:	4608      	mov	r0, r1
 8008d68:	4611      	mov	r1, r2
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	602a      	str	r2, [r5, #0]
 8008d6e:	461a      	mov	r2, r3
 8008d70:	f7f8 f900 	bl	8000f74 <_lseek>
 8008d74:	1c43      	adds	r3, r0, #1
 8008d76:	d102      	bne.n	8008d7e <_lseek_r+0x1e>
 8008d78:	682b      	ldr	r3, [r5, #0]
 8008d7a:	b103      	cbz	r3, 8008d7e <_lseek_r+0x1e>
 8008d7c:	6023      	str	r3, [r4, #0]
 8008d7e:	bd38      	pop	{r3, r4, r5, pc}
 8008d80:	20000844 	.word	0x20000844

08008d84 <_read_r>:
 8008d84:	b538      	push	{r3, r4, r5, lr}
 8008d86:	4d07      	ldr	r5, [pc, #28]	@ (8008da4 <_read_r+0x20>)
 8008d88:	4604      	mov	r4, r0
 8008d8a:	4608      	mov	r0, r1
 8008d8c:	4611      	mov	r1, r2
 8008d8e:	2200      	movs	r2, #0
 8008d90:	602a      	str	r2, [r5, #0]
 8008d92:	461a      	mov	r2, r3
 8008d94:	f7f8 f88e 	bl	8000eb4 <_read>
 8008d98:	1c43      	adds	r3, r0, #1
 8008d9a:	d102      	bne.n	8008da2 <_read_r+0x1e>
 8008d9c:	682b      	ldr	r3, [r5, #0]
 8008d9e:	b103      	cbz	r3, 8008da2 <_read_r+0x1e>
 8008da0:	6023      	str	r3, [r4, #0]
 8008da2:	bd38      	pop	{r3, r4, r5, pc}
 8008da4:	20000844 	.word	0x20000844

08008da8 <_write_r>:
 8008da8:	b538      	push	{r3, r4, r5, lr}
 8008daa:	4d07      	ldr	r5, [pc, #28]	@ (8008dc8 <_write_r+0x20>)
 8008dac:	4604      	mov	r4, r0
 8008dae:	4608      	mov	r0, r1
 8008db0:	4611      	mov	r1, r2
 8008db2:	2200      	movs	r2, #0
 8008db4:	602a      	str	r2, [r5, #0]
 8008db6:	461a      	mov	r2, r3
 8008db8:	f7f8 f899 	bl	8000eee <_write>
 8008dbc:	1c43      	adds	r3, r0, #1
 8008dbe:	d102      	bne.n	8008dc6 <_write_r+0x1e>
 8008dc0:	682b      	ldr	r3, [r5, #0]
 8008dc2:	b103      	cbz	r3, 8008dc6 <_write_r+0x1e>
 8008dc4:	6023      	str	r3, [r4, #0]
 8008dc6:	bd38      	pop	{r3, r4, r5, pc}
 8008dc8:	20000844 	.word	0x20000844

08008dcc <__errno>:
 8008dcc:	4b01      	ldr	r3, [pc, #4]	@ (8008dd4 <__errno+0x8>)
 8008dce:	6818      	ldr	r0, [r3, #0]
 8008dd0:	4770      	bx	lr
 8008dd2:	bf00      	nop
 8008dd4:	20000018 	.word	0x20000018

08008dd8 <__libc_init_array>:
 8008dd8:	b570      	push	{r4, r5, r6, lr}
 8008dda:	4d0d      	ldr	r5, [pc, #52]	@ (8008e10 <__libc_init_array+0x38>)
 8008ddc:	4c0d      	ldr	r4, [pc, #52]	@ (8008e14 <__libc_init_array+0x3c>)
 8008dde:	1b64      	subs	r4, r4, r5
 8008de0:	10a4      	asrs	r4, r4, #2
 8008de2:	2600      	movs	r6, #0
 8008de4:	42a6      	cmp	r6, r4
 8008de6:	d109      	bne.n	8008dfc <__libc_init_array+0x24>
 8008de8:	4d0b      	ldr	r5, [pc, #44]	@ (8008e18 <__libc_init_array+0x40>)
 8008dea:	4c0c      	ldr	r4, [pc, #48]	@ (8008e1c <__libc_init_array+0x44>)
 8008dec:	f000 fed8 	bl	8009ba0 <_init>
 8008df0:	1b64      	subs	r4, r4, r5
 8008df2:	10a4      	asrs	r4, r4, #2
 8008df4:	2600      	movs	r6, #0
 8008df6:	42a6      	cmp	r6, r4
 8008df8:	d105      	bne.n	8008e06 <__libc_init_array+0x2e>
 8008dfa:	bd70      	pop	{r4, r5, r6, pc}
 8008dfc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e00:	4798      	blx	r3
 8008e02:	3601      	adds	r6, #1
 8008e04:	e7ee      	b.n	8008de4 <__libc_init_array+0xc>
 8008e06:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e0a:	4798      	blx	r3
 8008e0c:	3601      	adds	r6, #1
 8008e0e:	e7f2      	b.n	8008df6 <__libc_init_array+0x1e>
 8008e10:	0800a0d8 	.word	0x0800a0d8
 8008e14:	0800a0d8 	.word	0x0800a0d8
 8008e18:	0800a0d8 	.word	0x0800a0d8
 8008e1c:	0800a0dc 	.word	0x0800a0dc

08008e20 <__retarget_lock_init_recursive>:
 8008e20:	4770      	bx	lr

08008e22 <__retarget_lock_acquire_recursive>:
 8008e22:	4770      	bx	lr

08008e24 <__retarget_lock_release_recursive>:
 8008e24:	4770      	bx	lr
	...

08008e28 <_free_r>:
 8008e28:	b538      	push	{r3, r4, r5, lr}
 8008e2a:	4605      	mov	r5, r0
 8008e2c:	2900      	cmp	r1, #0
 8008e2e:	d041      	beq.n	8008eb4 <_free_r+0x8c>
 8008e30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e34:	1f0c      	subs	r4, r1, #4
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	bfb8      	it	lt
 8008e3a:	18e4      	addlt	r4, r4, r3
 8008e3c:	f000 f8e0 	bl	8009000 <__malloc_lock>
 8008e40:	4a1d      	ldr	r2, [pc, #116]	@ (8008eb8 <_free_r+0x90>)
 8008e42:	6813      	ldr	r3, [r2, #0]
 8008e44:	b933      	cbnz	r3, 8008e54 <_free_r+0x2c>
 8008e46:	6063      	str	r3, [r4, #4]
 8008e48:	6014      	str	r4, [r2, #0]
 8008e4a:	4628      	mov	r0, r5
 8008e4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e50:	f000 b8dc 	b.w	800900c <__malloc_unlock>
 8008e54:	42a3      	cmp	r3, r4
 8008e56:	d908      	bls.n	8008e6a <_free_r+0x42>
 8008e58:	6820      	ldr	r0, [r4, #0]
 8008e5a:	1821      	adds	r1, r4, r0
 8008e5c:	428b      	cmp	r3, r1
 8008e5e:	bf01      	itttt	eq
 8008e60:	6819      	ldreq	r1, [r3, #0]
 8008e62:	685b      	ldreq	r3, [r3, #4]
 8008e64:	1809      	addeq	r1, r1, r0
 8008e66:	6021      	streq	r1, [r4, #0]
 8008e68:	e7ed      	b.n	8008e46 <_free_r+0x1e>
 8008e6a:	461a      	mov	r2, r3
 8008e6c:	685b      	ldr	r3, [r3, #4]
 8008e6e:	b10b      	cbz	r3, 8008e74 <_free_r+0x4c>
 8008e70:	42a3      	cmp	r3, r4
 8008e72:	d9fa      	bls.n	8008e6a <_free_r+0x42>
 8008e74:	6811      	ldr	r1, [r2, #0]
 8008e76:	1850      	adds	r0, r2, r1
 8008e78:	42a0      	cmp	r0, r4
 8008e7a:	d10b      	bne.n	8008e94 <_free_r+0x6c>
 8008e7c:	6820      	ldr	r0, [r4, #0]
 8008e7e:	4401      	add	r1, r0
 8008e80:	1850      	adds	r0, r2, r1
 8008e82:	4283      	cmp	r3, r0
 8008e84:	6011      	str	r1, [r2, #0]
 8008e86:	d1e0      	bne.n	8008e4a <_free_r+0x22>
 8008e88:	6818      	ldr	r0, [r3, #0]
 8008e8a:	685b      	ldr	r3, [r3, #4]
 8008e8c:	6053      	str	r3, [r2, #4]
 8008e8e:	4408      	add	r0, r1
 8008e90:	6010      	str	r0, [r2, #0]
 8008e92:	e7da      	b.n	8008e4a <_free_r+0x22>
 8008e94:	d902      	bls.n	8008e9c <_free_r+0x74>
 8008e96:	230c      	movs	r3, #12
 8008e98:	602b      	str	r3, [r5, #0]
 8008e9a:	e7d6      	b.n	8008e4a <_free_r+0x22>
 8008e9c:	6820      	ldr	r0, [r4, #0]
 8008e9e:	1821      	adds	r1, r4, r0
 8008ea0:	428b      	cmp	r3, r1
 8008ea2:	bf04      	itt	eq
 8008ea4:	6819      	ldreq	r1, [r3, #0]
 8008ea6:	685b      	ldreq	r3, [r3, #4]
 8008ea8:	6063      	str	r3, [r4, #4]
 8008eaa:	bf04      	itt	eq
 8008eac:	1809      	addeq	r1, r1, r0
 8008eae:	6021      	streq	r1, [r4, #0]
 8008eb0:	6054      	str	r4, [r2, #4]
 8008eb2:	e7ca      	b.n	8008e4a <_free_r+0x22>
 8008eb4:	bd38      	pop	{r3, r4, r5, pc}
 8008eb6:	bf00      	nop
 8008eb8:	20000850 	.word	0x20000850

08008ebc <sbrk_aligned>:
 8008ebc:	b570      	push	{r4, r5, r6, lr}
 8008ebe:	4e0f      	ldr	r6, [pc, #60]	@ (8008efc <sbrk_aligned+0x40>)
 8008ec0:	460c      	mov	r4, r1
 8008ec2:	6831      	ldr	r1, [r6, #0]
 8008ec4:	4605      	mov	r5, r0
 8008ec6:	b911      	cbnz	r1, 8008ece <sbrk_aligned+0x12>
 8008ec8:	f000 fe16 	bl	8009af8 <_sbrk_r>
 8008ecc:	6030      	str	r0, [r6, #0]
 8008ece:	4621      	mov	r1, r4
 8008ed0:	4628      	mov	r0, r5
 8008ed2:	f000 fe11 	bl	8009af8 <_sbrk_r>
 8008ed6:	1c43      	adds	r3, r0, #1
 8008ed8:	d103      	bne.n	8008ee2 <sbrk_aligned+0x26>
 8008eda:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008ede:	4620      	mov	r0, r4
 8008ee0:	bd70      	pop	{r4, r5, r6, pc}
 8008ee2:	1cc4      	adds	r4, r0, #3
 8008ee4:	f024 0403 	bic.w	r4, r4, #3
 8008ee8:	42a0      	cmp	r0, r4
 8008eea:	d0f8      	beq.n	8008ede <sbrk_aligned+0x22>
 8008eec:	1a21      	subs	r1, r4, r0
 8008eee:	4628      	mov	r0, r5
 8008ef0:	f000 fe02 	bl	8009af8 <_sbrk_r>
 8008ef4:	3001      	adds	r0, #1
 8008ef6:	d1f2      	bne.n	8008ede <sbrk_aligned+0x22>
 8008ef8:	e7ef      	b.n	8008eda <sbrk_aligned+0x1e>
 8008efa:	bf00      	nop
 8008efc:	2000084c 	.word	0x2000084c

08008f00 <_malloc_r>:
 8008f00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f04:	1ccd      	adds	r5, r1, #3
 8008f06:	f025 0503 	bic.w	r5, r5, #3
 8008f0a:	3508      	adds	r5, #8
 8008f0c:	2d0c      	cmp	r5, #12
 8008f0e:	bf38      	it	cc
 8008f10:	250c      	movcc	r5, #12
 8008f12:	2d00      	cmp	r5, #0
 8008f14:	4606      	mov	r6, r0
 8008f16:	db01      	blt.n	8008f1c <_malloc_r+0x1c>
 8008f18:	42a9      	cmp	r1, r5
 8008f1a:	d904      	bls.n	8008f26 <_malloc_r+0x26>
 8008f1c:	230c      	movs	r3, #12
 8008f1e:	6033      	str	r3, [r6, #0]
 8008f20:	2000      	movs	r0, #0
 8008f22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008ffc <_malloc_r+0xfc>
 8008f2a:	f000 f869 	bl	8009000 <__malloc_lock>
 8008f2e:	f8d8 3000 	ldr.w	r3, [r8]
 8008f32:	461c      	mov	r4, r3
 8008f34:	bb44      	cbnz	r4, 8008f88 <_malloc_r+0x88>
 8008f36:	4629      	mov	r1, r5
 8008f38:	4630      	mov	r0, r6
 8008f3a:	f7ff ffbf 	bl	8008ebc <sbrk_aligned>
 8008f3e:	1c43      	adds	r3, r0, #1
 8008f40:	4604      	mov	r4, r0
 8008f42:	d158      	bne.n	8008ff6 <_malloc_r+0xf6>
 8008f44:	f8d8 4000 	ldr.w	r4, [r8]
 8008f48:	4627      	mov	r7, r4
 8008f4a:	2f00      	cmp	r7, #0
 8008f4c:	d143      	bne.n	8008fd6 <_malloc_r+0xd6>
 8008f4e:	2c00      	cmp	r4, #0
 8008f50:	d04b      	beq.n	8008fea <_malloc_r+0xea>
 8008f52:	6823      	ldr	r3, [r4, #0]
 8008f54:	4639      	mov	r1, r7
 8008f56:	4630      	mov	r0, r6
 8008f58:	eb04 0903 	add.w	r9, r4, r3
 8008f5c:	f000 fdcc 	bl	8009af8 <_sbrk_r>
 8008f60:	4581      	cmp	r9, r0
 8008f62:	d142      	bne.n	8008fea <_malloc_r+0xea>
 8008f64:	6821      	ldr	r1, [r4, #0]
 8008f66:	1a6d      	subs	r5, r5, r1
 8008f68:	4629      	mov	r1, r5
 8008f6a:	4630      	mov	r0, r6
 8008f6c:	f7ff ffa6 	bl	8008ebc <sbrk_aligned>
 8008f70:	3001      	adds	r0, #1
 8008f72:	d03a      	beq.n	8008fea <_malloc_r+0xea>
 8008f74:	6823      	ldr	r3, [r4, #0]
 8008f76:	442b      	add	r3, r5
 8008f78:	6023      	str	r3, [r4, #0]
 8008f7a:	f8d8 3000 	ldr.w	r3, [r8]
 8008f7e:	685a      	ldr	r2, [r3, #4]
 8008f80:	bb62      	cbnz	r2, 8008fdc <_malloc_r+0xdc>
 8008f82:	f8c8 7000 	str.w	r7, [r8]
 8008f86:	e00f      	b.n	8008fa8 <_malloc_r+0xa8>
 8008f88:	6822      	ldr	r2, [r4, #0]
 8008f8a:	1b52      	subs	r2, r2, r5
 8008f8c:	d420      	bmi.n	8008fd0 <_malloc_r+0xd0>
 8008f8e:	2a0b      	cmp	r2, #11
 8008f90:	d917      	bls.n	8008fc2 <_malloc_r+0xc2>
 8008f92:	1961      	adds	r1, r4, r5
 8008f94:	42a3      	cmp	r3, r4
 8008f96:	6025      	str	r5, [r4, #0]
 8008f98:	bf18      	it	ne
 8008f9a:	6059      	strne	r1, [r3, #4]
 8008f9c:	6863      	ldr	r3, [r4, #4]
 8008f9e:	bf08      	it	eq
 8008fa0:	f8c8 1000 	streq.w	r1, [r8]
 8008fa4:	5162      	str	r2, [r4, r5]
 8008fa6:	604b      	str	r3, [r1, #4]
 8008fa8:	4630      	mov	r0, r6
 8008faa:	f000 f82f 	bl	800900c <__malloc_unlock>
 8008fae:	f104 000b 	add.w	r0, r4, #11
 8008fb2:	1d23      	adds	r3, r4, #4
 8008fb4:	f020 0007 	bic.w	r0, r0, #7
 8008fb8:	1ac2      	subs	r2, r0, r3
 8008fba:	bf1c      	itt	ne
 8008fbc:	1a1b      	subne	r3, r3, r0
 8008fbe:	50a3      	strne	r3, [r4, r2]
 8008fc0:	e7af      	b.n	8008f22 <_malloc_r+0x22>
 8008fc2:	6862      	ldr	r2, [r4, #4]
 8008fc4:	42a3      	cmp	r3, r4
 8008fc6:	bf0c      	ite	eq
 8008fc8:	f8c8 2000 	streq.w	r2, [r8]
 8008fcc:	605a      	strne	r2, [r3, #4]
 8008fce:	e7eb      	b.n	8008fa8 <_malloc_r+0xa8>
 8008fd0:	4623      	mov	r3, r4
 8008fd2:	6864      	ldr	r4, [r4, #4]
 8008fd4:	e7ae      	b.n	8008f34 <_malloc_r+0x34>
 8008fd6:	463c      	mov	r4, r7
 8008fd8:	687f      	ldr	r7, [r7, #4]
 8008fda:	e7b6      	b.n	8008f4a <_malloc_r+0x4a>
 8008fdc:	461a      	mov	r2, r3
 8008fde:	685b      	ldr	r3, [r3, #4]
 8008fe0:	42a3      	cmp	r3, r4
 8008fe2:	d1fb      	bne.n	8008fdc <_malloc_r+0xdc>
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	6053      	str	r3, [r2, #4]
 8008fe8:	e7de      	b.n	8008fa8 <_malloc_r+0xa8>
 8008fea:	230c      	movs	r3, #12
 8008fec:	6033      	str	r3, [r6, #0]
 8008fee:	4630      	mov	r0, r6
 8008ff0:	f000 f80c 	bl	800900c <__malloc_unlock>
 8008ff4:	e794      	b.n	8008f20 <_malloc_r+0x20>
 8008ff6:	6005      	str	r5, [r0, #0]
 8008ff8:	e7d6      	b.n	8008fa8 <_malloc_r+0xa8>
 8008ffa:	bf00      	nop
 8008ffc:	20000850 	.word	0x20000850

08009000 <__malloc_lock>:
 8009000:	4801      	ldr	r0, [pc, #4]	@ (8009008 <__malloc_lock+0x8>)
 8009002:	f7ff bf0e 	b.w	8008e22 <__retarget_lock_acquire_recursive>
 8009006:	bf00      	nop
 8009008:	20000848 	.word	0x20000848

0800900c <__malloc_unlock>:
 800900c:	4801      	ldr	r0, [pc, #4]	@ (8009014 <__malloc_unlock+0x8>)
 800900e:	f7ff bf09 	b.w	8008e24 <__retarget_lock_release_recursive>
 8009012:	bf00      	nop
 8009014:	20000848 	.word	0x20000848

08009018 <__ssputs_r>:
 8009018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800901c:	688e      	ldr	r6, [r1, #8]
 800901e:	461f      	mov	r7, r3
 8009020:	42be      	cmp	r6, r7
 8009022:	680b      	ldr	r3, [r1, #0]
 8009024:	4682      	mov	sl, r0
 8009026:	460c      	mov	r4, r1
 8009028:	4690      	mov	r8, r2
 800902a:	d82d      	bhi.n	8009088 <__ssputs_r+0x70>
 800902c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009030:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009034:	d026      	beq.n	8009084 <__ssputs_r+0x6c>
 8009036:	6965      	ldr	r5, [r4, #20]
 8009038:	6909      	ldr	r1, [r1, #16]
 800903a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800903e:	eba3 0901 	sub.w	r9, r3, r1
 8009042:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009046:	1c7b      	adds	r3, r7, #1
 8009048:	444b      	add	r3, r9
 800904a:	106d      	asrs	r5, r5, #1
 800904c:	429d      	cmp	r5, r3
 800904e:	bf38      	it	cc
 8009050:	461d      	movcc	r5, r3
 8009052:	0553      	lsls	r3, r2, #21
 8009054:	d527      	bpl.n	80090a6 <__ssputs_r+0x8e>
 8009056:	4629      	mov	r1, r5
 8009058:	f7ff ff52 	bl	8008f00 <_malloc_r>
 800905c:	4606      	mov	r6, r0
 800905e:	b360      	cbz	r0, 80090ba <__ssputs_r+0xa2>
 8009060:	6921      	ldr	r1, [r4, #16]
 8009062:	464a      	mov	r2, r9
 8009064:	f000 fd58 	bl	8009b18 <memcpy>
 8009068:	89a3      	ldrh	r3, [r4, #12]
 800906a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800906e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009072:	81a3      	strh	r3, [r4, #12]
 8009074:	6126      	str	r6, [r4, #16]
 8009076:	6165      	str	r5, [r4, #20]
 8009078:	444e      	add	r6, r9
 800907a:	eba5 0509 	sub.w	r5, r5, r9
 800907e:	6026      	str	r6, [r4, #0]
 8009080:	60a5      	str	r5, [r4, #8]
 8009082:	463e      	mov	r6, r7
 8009084:	42be      	cmp	r6, r7
 8009086:	d900      	bls.n	800908a <__ssputs_r+0x72>
 8009088:	463e      	mov	r6, r7
 800908a:	6820      	ldr	r0, [r4, #0]
 800908c:	4632      	mov	r2, r6
 800908e:	4641      	mov	r1, r8
 8009090:	f000 fcf6 	bl	8009a80 <memmove>
 8009094:	68a3      	ldr	r3, [r4, #8]
 8009096:	1b9b      	subs	r3, r3, r6
 8009098:	60a3      	str	r3, [r4, #8]
 800909a:	6823      	ldr	r3, [r4, #0]
 800909c:	4433      	add	r3, r6
 800909e:	6023      	str	r3, [r4, #0]
 80090a0:	2000      	movs	r0, #0
 80090a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090a6:	462a      	mov	r2, r5
 80090a8:	f000 fd44 	bl	8009b34 <_realloc_r>
 80090ac:	4606      	mov	r6, r0
 80090ae:	2800      	cmp	r0, #0
 80090b0:	d1e0      	bne.n	8009074 <__ssputs_r+0x5c>
 80090b2:	6921      	ldr	r1, [r4, #16]
 80090b4:	4650      	mov	r0, sl
 80090b6:	f7ff feb7 	bl	8008e28 <_free_r>
 80090ba:	230c      	movs	r3, #12
 80090bc:	f8ca 3000 	str.w	r3, [sl]
 80090c0:	89a3      	ldrh	r3, [r4, #12]
 80090c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090c6:	81a3      	strh	r3, [r4, #12]
 80090c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80090cc:	e7e9      	b.n	80090a2 <__ssputs_r+0x8a>
	...

080090d0 <_svfiprintf_r>:
 80090d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090d4:	4698      	mov	r8, r3
 80090d6:	898b      	ldrh	r3, [r1, #12]
 80090d8:	061b      	lsls	r3, r3, #24
 80090da:	b09d      	sub	sp, #116	@ 0x74
 80090dc:	4607      	mov	r7, r0
 80090de:	460d      	mov	r5, r1
 80090e0:	4614      	mov	r4, r2
 80090e2:	d510      	bpl.n	8009106 <_svfiprintf_r+0x36>
 80090e4:	690b      	ldr	r3, [r1, #16]
 80090e6:	b973      	cbnz	r3, 8009106 <_svfiprintf_r+0x36>
 80090e8:	2140      	movs	r1, #64	@ 0x40
 80090ea:	f7ff ff09 	bl	8008f00 <_malloc_r>
 80090ee:	6028      	str	r0, [r5, #0]
 80090f0:	6128      	str	r0, [r5, #16]
 80090f2:	b930      	cbnz	r0, 8009102 <_svfiprintf_r+0x32>
 80090f4:	230c      	movs	r3, #12
 80090f6:	603b      	str	r3, [r7, #0]
 80090f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80090fc:	b01d      	add	sp, #116	@ 0x74
 80090fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009102:	2340      	movs	r3, #64	@ 0x40
 8009104:	616b      	str	r3, [r5, #20]
 8009106:	2300      	movs	r3, #0
 8009108:	9309      	str	r3, [sp, #36]	@ 0x24
 800910a:	2320      	movs	r3, #32
 800910c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009110:	f8cd 800c 	str.w	r8, [sp, #12]
 8009114:	2330      	movs	r3, #48	@ 0x30
 8009116:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80092b4 <_svfiprintf_r+0x1e4>
 800911a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800911e:	f04f 0901 	mov.w	r9, #1
 8009122:	4623      	mov	r3, r4
 8009124:	469a      	mov	sl, r3
 8009126:	f813 2b01 	ldrb.w	r2, [r3], #1
 800912a:	b10a      	cbz	r2, 8009130 <_svfiprintf_r+0x60>
 800912c:	2a25      	cmp	r2, #37	@ 0x25
 800912e:	d1f9      	bne.n	8009124 <_svfiprintf_r+0x54>
 8009130:	ebba 0b04 	subs.w	fp, sl, r4
 8009134:	d00b      	beq.n	800914e <_svfiprintf_r+0x7e>
 8009136:	465b      	mov	r3, fp
 8009138:	4622      	mov	r2, r4
 800913a:	4629      	mov	r1, r5
 800913c:	4638      	mov	r0, r7
 800913e:	f7ff ff6b 	bl	8009018 <__ssputs_r>
 8009142:	3001      	adds	r0, #1
 8009144:	f000 80a7 	beq.w	8009296 <_svfiprintf_r+0x1c6>
 8009148:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800914a:	445a      	add	r2, fp
 800914c:	9209      	str	r2, [sp, #36]	@ 0x24
 800914e:	f89a 3000 	ldrb.w	r3, [sl]
 8009152:	2b00      	cmp	r3, #0
 8009154:	f000 809f 	beq.w	8009296 <_svfiprintf_r+0x1c6>
 8009158:	2300      	movs	r3, #0
 800915a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800915e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009162:	f10a 0a01 	add.w	sl, sl, #1
 8009166:	9304      	str	r3, [sp, #16]
 8009168:	9307      	str	r3, [sp, #28]
 800916a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800916e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009170:	4654      	mov	r4, sl
 8009172:	2205      	movs	r2, #5
 8009174:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009178:	484e      	ldr	r0, [pc, #312]	@ (80092b4 <_svfiprintf_r+0x1e4>)
 800917a:	f7f7 f861 	bl	8000240 <memchr>
 800917e:	9a04      	ldr	r2, [sp, #16]
 8009180:	b9d8      	cbnz	r0, 80091ba <_svfiprintf_r+0xea>
 8009182:	06d0      	lsls	r0, r2, #27
 8009184:	bf44      	itt	mi
 8009186:	2320      	movmi	r3, #32
 8009188:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800918c:	0711      	lsls	r1, r2, #28
 800918e:	bf44      	itt	mi
 8009190:	232b      	movmi	r3, #43	@ 0x2b
 8009192:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009196:	f89a 3000 	ldrb.w	r3, [sl]
 800919a:	2b2a      	cmp	r3, #42	@ 0x2a
 800919c:	d015      	beq.n	80091ca <_svfiprintf_r+0xfa>
 800919e:	9a07      	ldr	r2, [sp, #28]
 80091a0:	4654      	mov	r4, sl
 80091a2:	2000      	movs	r0, #0
 80091a4:	f04f 0c0a 	mov.w	ip, #10
 80091a8:	4621      	mov	r1, r4
 80091aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80091ae:	3b30      	subs	r3, #48	@ 0x30
 80091b0:	2b09      	cmp	r3, #9
 80091b2:	d94b      	bls.n	800924c <_svfiprintf_r+0x17c>
 80091b4:	b1b0      	cbz	r0, 80091e4 <_svfiprintf_r+0x114>
 80091b6:	9207      	str	r2, [sp, #28]
 80091b8:	e014      	b.n	80091e4 <_svfiprintf_r+0x114>
 80091ba:	eba0 0308 	sub.w	r3, r0, r8
 80091be:	fa09 f303 	lsl.w	r3, r9, r3
 80091c2:	4313      	orrs	r3, r2
 80091c4:	9304      	str	r3, [sp, #16]
 80091c6:	46a2      	mov	sl, r4
 80091c8:	e7d2      	b.n	8009170 <_svfiprintf_r+0xa0>
 80091ca:	9b03      	ldr	r3, [sp, #12]
 80091cc:	1d19      	adds	r1, r3, #4
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	9103      	str	r1, [sp, #12]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	bfbb      	ittet	lt
 80091d6:	425b      	neglt	r3, r3
 80091d8:	f042 0202 	orrlt.w	r2, r2, #2
 80091dc:	9307      	strge	r3, [sp, #28]
 80091de:	9307      	strlt	r3, [sp, #28]
 80091e0:	bfb8      	it	lt
 80091e2:	9204      	strlt	r2, [sp, #16]
 80091e4:	7823      	ldrb	r3, [r4, #0]
 80091e6:	2b2e      	cmp	r3, #46	@ 0x2e
 80091e8:	d10a      	bne.n	8009200 <_svfiprintf_r+0x130>
 80091ea:	7863      	ldrb	r3, [r4, #1]
 80091ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80091ee:	d132      	bne.n	8009256 <_svfiprintf_r+0x186>
 80091f0:	9b03      	ldr	r3, [sp, #12]
 80091f2:	1d1a      	adds	r2, r3, #4
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	9203      	str	r2, [sp, #12]
 80091f8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80091fc:	3402      	adds	r4, #2
 80091fe:	9305      	str	r3, [sp, #20]
 8009200:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80092c4 <_svfiprintf_r+0x1f4>
 8009204:	7821      	ldrb	r1, [r4, #0]
 8009206:	2203      	movs	r2, #3
 8009208:	4650      	mov	r0, sl
 800920a:	f7f7 f819 	bl	8000240 <memchr>
 800920e:	b138      	cbz	r0, 8009220 <_svfiprintf_r+0x150>
 8009210:	9b04      	ldr	r3, [sp, #16]
 8009212:	eba0 000a 	sub.w	r0, r0, sl
 8009216:	2240      	movs	r2, #64	@ 0x40
 8009218:	4082      	lsls	r2, r0
 800921a:	4313      	orrs	r3, r2
 800921c:	3401      	adds	r4, #1
 800921e:	9304      	str	r3, [sp, #16]
 8009220:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009224:	4824      	ldr	r0, [pc, #144]	@ (80092b8 <_svfiprintf_r+0x1e8>)
 8009226:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800922a:	2206      	movs	r2, #6
 800922c:	f7f7 f808 	bl	8000240 <memchr>
 8009230:	2800      	cmp	r0, #0
 8009232:	d036      	beq.n	80092a2 <_svfiprintf_r+0x1d2>
 8009234:	4b21      	ldr	r3, [pc, #132]	@ (80092bc <_svfiprintf_r+0x1ec>)
 8009236:	bb1b      	cbnz	r3, 8009280 <_svfiprintf_r+0x1b0>
 8009238:	9b03      	ldr	r3, [sp, #12]
 800923a:	3307      	adds	r3, #7
 800923c:	f023 0307 	bic.w	r3, r3, #7
 8009240:	3308      	adds	r3, #8
 8009242:	9303      	str	r3, [sp, #12]
 8009244:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009246:	4433      	add	r3, r6
 8009248:	9309      	str	r3, [sp, #36]	@ 0x24
 800924a:	e76a      	b.n	8009122 <_svfiprintf_r+0x52>
 800924c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009250:	460c      	mov	r4, r1
 8009252:	2001      	movs	r0, #1
 8009254:	e7a8      	b.n	80091a8 <_svfiprintf_r+0xd8>
 8009256:	2300      	movs	r3, #0
 8009258:	3401      	adds	r4, #1
 800925a:	9305      	str	r3, [sp, #20]
 800925c:	4619      	mov	r1, r3
 800925e:	f04f 0c0a 	mov.w	ip, #10
 8009262:	4620      	mov	r0, r4
 8009264:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009268:	3a30      	subs	r2, #48	@ 0x30
 800926a:	2a09      	cmp	r2, #9
 800926c:	d903      	bls.n	8009276 <_svfiprintf_r+0x1a6>
 800926e:	2b00      	cmp	r3, #0
 8009270:	d0c6      	beq.n	8009200 <_svfiprintf_r+0x130>
 8009272:	9105      	str	r1, [sp, #20]
 8009274:	e7c4      	b.n	8009200 <_svfiprintf_r+0x130>
 8009276:	fb0c 2101 	mla	r1, ip, r1, r2
 800927a:	4604      	mov	r4, r0
 800927c:	2301      	movs	r3, #1
 800927e:	e7f0      	b.n	8009262 <_svfiprintf_r+0x192>
 8009280:	ab03      	add	r3, sp, #12
 8009282:	9300      	str	r3, [sp, #0]
 8009284:	462a      	mov	r2, r5
 8009286:	4b0e      	ldr	r3, [pc, #56]	@ (80092c0 <_svfiprintf_r+0x1f0>)
 8009288:	a904      	add	r1, sp, #16
 800928a:	4638      	mov	r0, r7
 800928c:	f3af 8000 	nop.w
 8009290:	1c42      	adds	r2, r0, #1
 8009292:	4606      	mov	r6, r0
 8009294:	d1d6      	bne.n	8009244 <_svfiprintf_r+0x174>
 8009296:	89ab      	ldrh	r3, [r5, #12]
 8009298:	065b      	lsls	r3, r3, #25
 800929a:	f53f af2d 	bmi.w	80090f8 <_svfiprintf_r+0x28>
 800929e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80092a0:	e72c      	b.n	80090fc <_svfiprintf_r+0x2c>
 80092a2:	ab03      	add	r3, sp, #12
 80092a4:	9300      	str	r3, [sp, #0]
 80092a6:	462a      	mov	r2, r5
 80092a8:	4b05      	ldr	r3, [pc, #20]	@ (80092c0 <_svfiprintf_r+0x1f0>)
 80092aa:	a904      	add	r1, sp, #16
 80092ac:	4638      	mov	r0, r7
 80092ae:	f000 f9bb 	bl	8009628 <_printf_i>
 80092b2:	e7ed      	b.n	8009290 <_svfiprintf_r+0x1c0>
 80092b4:	0800a09d 	.word	0x0800a09d
 80092b8:	0800a0a7 	.word	0x0800a0a7
 80092bc:	00000000 	.word	0x00000000
 80092c0:	08009019 	.word	0x08009019
 80092c4:	0800a0a3 	.word	0x0800a0a3

080092c8 <__sfputc_r>:
 80092c8:	6893      	ldr	r3, [r2, #8]
 80092ca:	3b01      	subs	r3, #1
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	b410      	push	{r4}
 80092d0:	6093      	str	r3, [r2, #8]
 80092d2:	da08      	bge.n	80092e6 <__sfputc_r+0x1e>
 80092d4:	6994      	ldr	r4, [r2, #24]
 80092d6:	42a3      	cmp	r3, r4
 80092d8:	db01      	blt.n	80092de <__sfputc_r+0x16>
 80092da:	290a      	cmp	r1, #10
 80092dc:	d103      	bne.n	80092e6 <__sfputc_r+0x1e>
 80092de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092e2:	f7ff bc90 	b.w	8008c06 <__swbuf_r>
 80092e6:	6813      	ldr	r3, [r2, #0]
 80092e8:	1c58      	adds	r0, r3, #1
 80092ea:	6010      	str	r0, [r2, #0]
 80092ec:	7019      	strb	r1, [r3, #0]
 80092ee:	4608      	mov	r0, r1
 80092f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092f4:	4770      	bx	lr

080092f6 <__sfputs_r>:
 80092f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092f8:	4606      	mov	r6, r0
 80092fa:	460f      	mov	r7, r1
 80092fc:	4614      	mov	r4, r2
 80092fe:	18d5      	adds	r5, r2, r3
 8009300:	42ac      	cmp	r4, r5
 8009302:	d101      	bne.n	8009308 <__sfputs_r+0x12>
 8009304:	2000      	movs	r0, #0
 8009306:	e007      	b.n	8009318 <__sfputs_r+0x22>
 8009308:	f814 1b01 	ldrb.w	r1, [r4], #1
 800930c:	463a      	mov	r2, r7
 800930e:	4630      	mov	r0, r6
 8009310:	f7ff ffda 	bl	80092c8 <__sfputc_r>
 8009314:	1c43      	adds	r3, r0, #1
 8009316:	d1f3      	bne.n	8009300 <__sfputs_r+0xa>
 8009318:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800931c <_vfiprintf_r>:
 800931c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009320:	460d      	mov	r5, r1
 8009322:	b09d      	sub	sp, #116	@ 0x74
 8009324:	4614      	mov	r4, r2
 8009326:	4698      	mov	r8, r3
 8009328:	4606      	mov	r6, r0
 800932a:	b118      	cbz	r0, 8009334 <_vfiprintf_r+0x18>
 800932c:	6a03      	ldr	r3, [r0, #32]
 800932e:	b90b      	cbnz	r3, 8009334 <_vfiprintf_r+0x18>
 8009330:	f7ff fb4a 	bl	80089c8 <__sinit>
 8009334:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009336:	07d9      	lsls	r1, r3, #31
 8009338:	d405      	bmi.n	8009346 <_vfiprintf_r+0x2a>
 800933a:	89ab      	ldrh	r3, [r5, #12]
 800933c:	059a      	lsls	r2, r3, #22
 800933e:	d402      	bmi.n	8009346 <_vfiprintf_r+0x2a>
 8009340:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009342:	f7ff fd6e 	bl	8008e22 <__retarget_lock_acquire_recursive>
 8009346:	89ab      	ldrh	r3, [r5, #12]
 8009348:	071b      	lsls	r3, r3, #28
 800934a:	d501      	bpl.n	8009350 <_vfiprintf_r+0x34>
 800934c:	692b      	ldr	r3, [r5, #16]
 800934e:	b99b      	cbnz	r3, 8009378 <_vfiprintf_r+0x5c>
 8009350:	4629      	mov	r1, r5
 8009352:	4630      	mov	r0, r6
 8009354:	f7ff fc96 	bl	8008c84 <__swsetup_r>
 8009358:	b170      	cbz	r0, 8009378 <_vfiprintf_r+0x5c>
 800935a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800935c:	07dc      	lsls	r4, r3, #31
 800935e:	d504      	bpl.n	800936a <_vfiprintf_r+0x4e>
 8009360:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009364:	b01d      	add	sp, #116	@ 0x74
 8009366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800936a:	89ab      	ldrh	r3, [r5, #12]
 800936c:	0598      	lsls	r0, r3, #22
 800936e:	d4f7      	bmi.n	8009360 <_vfiprintf_r+0x44>
 8009370:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009372:	f7ff fd57 	bl	8008e24 <__retarget_lock_release_recursive>
 8009376:	e7f3      	b.n	8009360 <_vfiprintf_r+0x44>
 8009378:	2300      	movs	r3, #0
 800937a:	9309      	str	r3, [sp, #36]	@ 0x24
 800937c:	2320      	movs	r3, #32
 800937e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009382:	f8cd 800c 	str.w	r8, [sp, #12]
 8009386:	2330      	movs	r3, #48	@ 0x30
 8009388:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009538 <_vfiprintf_r+0x21c>
 800938c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009390:	f04f 0901 	mov.w	r9, #1
 8009394:	4623      	mov	r3, r4
 8009396:	469a      	mov	sl, r3
 8009398:	f813 2b01 	ldrb.w	r2, [r3], #1
 800939c:	b10a      	cbz	r2, 80093a2 <_vfiprintf_r+0x86>
 800939e:	2a25      	cmp	r2, #37	@ 0x25
 80093a0:	d1f9      	bne.n	8009396 <_vfiprintf_r+0x7a>
 80093a2:	ebba 0b04 	subs.w	fp, sl, r4
 80093a6:	d00b      	beq.n	80093c0 <_vfiprintf_r+0xa4>
 80093a8:	465b      	mov	r3, fp
 80093aa:	4622      	mov	r2, r4
 80093ac:	4629      	mov	r1, r5
 80093ae:	4630      	mov	r0, r6
 80093b0:	f7ff ffa1 	bl	80092f6 <__sfputs_r>
 80093b4:	3001      	adds	r0, #1
 80093b6:	f000 80a7 	beq.w	8009508 <_vfiprintf_r+0x1ec>
 80093ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80093bc:	445a      	add	r2, fp
 80093be:	9209      	str	r2, [sp, #36]	@ 0x24
 80093c0:	f89a 3000 	ldrb.w	r3, [sl]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	f000 809f 	beq.w	8009508 <_vfiprintf_r+0x1ec>
 80093ca:	2300      	movs	r3, #0
 80093cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80093d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093d4:	f10a 0a01 	add.w	sl, sl, #1
 80093d8:	9304      	str	r3, [sp, #16]
 80093da:	9307      	str	r3, [sp, #28]
 80093dc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80093e0:	931a      	str	r3, [sp, #104]	@ 0x68
 80093e2:	4654      	mov	r4, sl
 80093e4:	2205      	movs	r2, #5
 80093e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093ea:	4853      	ldr	r0, [pc, #332]	@ (8009538 <_vfiprintf_r+0x21c>)
 80093ec:	f7f6 ff28 	bl	8000240 <memchr>
 80093f0:	9a04      	ldr	r2, [sp, #16]
 80093f2:	b9d8      	cbnz	r0, 800942c <_vfiprintf_r+0x110>
 80093f4:	06d1      	lsls	r1, r2, #27
 80093f6:	bf44      	itt	mi
 80093f8:	2320      	movmi	r3, #32
 80093fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093fe:	0713      	lsls	r3, r2, #28
 8009400:	bf44      	itt	mi
 8009402:	232b      	movmi	r3, #43	@ 0x2b
 8009404:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009408:	f89a 3000 	ldrb.w	r3, [sl]
 800940c:	2b2a      	cmp	r3, #42	@ 0x2a
 800940e:	d015      	beq.n	800943c <_vfiprintf_r+0x120>
 8009410:	9a07      	ldr	r2, [sp, #28]
 8009412:	4654      	mov	r4, sl
 8009414:	2000      	movs	r0, #0
 8009416:	f04f 0c0a 	mov.w	ip, #10
 800941a:	4621      	mov	r1, r4
 800941c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009420:	3b30      	subs	r3, #48	@ 0x30
 8009422:	2b09      	cmp	r3, #9
 8009424:	d94b      	bls.n	80094be <_vfiprintf_r+0x1a2>
 8009426:	b1b0      	cbz	r0, 8009456 <_vfiprintf_r+0x13a>
 8009428:	9207      	str	r2, [sp, #28]
 800942a:	e014      	b.n	8009456 <_vfiprintf_r+0x13a>
 800942c:	eba0 0308 	sub.w	r3, r0, r8
 8009430:	fa09 f303 	lsl.w	r3, r9, r3
 8009434:	4313      	orrs	r3, r2
 8009436:	9304      	str	r3, [sp, #16]
 8009438:	46a2      	mov	sl, r4
 800943a:	e7d2      	b.n	80093e2 <_vfiprintf_r+0xc6>
 800943c:	9b03      	ldr	r3, [sp, #12]
 800943e:	1d19      	adds	r1, r3, #4
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	9103      	str	r1, [sp, #12]
 8009444:	2b00      	cmp	r3, #0
 8009446:	bfbb      	ittet	lt
 8009448:	425b      	neglt	r3, r3
 800944a:	f042 0202 	orrlt.w	r2, r2, #2
 800944e:	9307      	strge	r3, [sp, #28]
 8009450:	9307      	strlt	r3, [sp, #28]
 8009452:	bfb8      	it	lt
 8009454:	9204      	strlt	r2, [sp, #16]
 8009456:	7823      	ldrb	r3, [r4, #0]
 8009458:	2b2e      	cmp	r3, #46	@ 0x2e
 800945a:	d10a      	bne.n	8009472 <_vfiprintf_r+0x156>
 800945c:	7863      	ldrb	r3, [r4, #1]
 800945e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009460:	d132      	bne.n	80094c8 <_vfiprintf_r+0x1ac>
 8009462:	9b03      	ldr	r3, [sp, #12]
 8009464:	1d1a      	adds	r2, r3, #4
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	9203      	str	r2, [sp, #12]
 800946a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800946e:	3402      	adds	r4, #2
 8009470:	9305      	str	r3, [sp, #20]
 8009472:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009548 <_vfiprintf_r+0x22c>
 8009476:	7821      	ldrb	r1, [r4, #0]
 8009478:	2203      	movs	r2, #3
 800947a:	4650      	mov	r0, sl
 800947c:	f7f6 fee0 	bl	8000240 <memchr>
 8009480:	b138      	cbz	r0, 8009492 <_vfiprintf_r+0x176>
 8009482:	9b04      	ldr	r3, [sp, #16]
 8009484:	eba0 000a 	sub.w	r0, r0, sl
 8009488:	2240      	movs	r2, #64	@ 0x40
 800948a:	4082      	lsls	r2, r0
 800948c:	4313      	orrs	r3, r2
 800948e:	3401      	adds	r4, #1
 8009490:	9304      	str	r3, [sp, #16]
 8009492:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009496:	4829      	ldr	r0, [pc, #164]	@ (800953c <_vfiprintf_r+0x220>)
 8009498:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800949c:	2206      	movs	r2, #6
 800949e:	f7f6 fecf 	bl	8000240 <memchr>
 80094a2:	2800      	cmp	r0, #0
 80094a4:	d03f      	beq.n	8009526 <_vfiprintf_r+0x20a>
 80094a6:	4b26      	ldr	r3, [pc, #152]	@ (8009540 <_vfiprintf_r+0x224>)
 80094a8:	bb1b      	cbnz	r3, 80094f2 <_vfiprintf_r+0x1d6>
 80094aa:	9b03      	ldr	r3, [sp, #12]
 80094ac:	3307      	adds	r3, #7
 80094ae:	f023 0307 	bic.w	r3, r3, #7
 80094b2:	3308      	adds	r3, #8
 80094b4:	9303      	str	r3, [sp, #12]
 80094b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094b8:	443b      	add	r3, r7
 80094ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80094bc:	e76a      	b.n	8009394 <_vfiprintf_r+0x78>
 80094be:	fb0c 3202 	mla	r2, ip, r2, r3
 80094c2:	460c      	mov	r4, r1
 80094c4:	2001      	movs	r0, #1
 80094c6:	e7a8      	b.n	800941a <_vfiprintf_r+0xfe>
 80094c8:	2300      	movs	r3, #0
 80094ca:	3401      	adds	r4, #1
 80094cc:	9305      	str	r3, [sp, #20]
 80094ce:	4619      	mov	r1, r3
 80094d0:	f04f 0c0a 	mov.w	ip, #10
 80094d4:	4620      	mov	r0, r4
 80094d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094da:	3a30      	subs	r2, #48	@ 0x30
 80094dc:	2a09      	cmp	r2, #9
 80094de:	d903      	bls.n	80094e8 <_vfiprintf_r+0x1cc>
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d0c6      	beq.n	8009472 <_vfiprintf_r+0x156>
 80094e4:	9105      	str	r1, [sp, #20]
 80094e6:	e7c4      	b.n	8009472 <_vfiprintf_r+0x156>
 80094e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80094ec:	4604      	mov	r4, r0
 80094ee:	2301      	movs	r3, #1
 80094f0:	e7f0      	b.n	80094d4 <_vfiprintf_r+0x1b8>
 80094f2:	ab03      	add	r3, sp, #12
 80094f4:	9300      	str	r3, [sp, #0]
 80094f6:	462a      	mov	r2, r5
 80094f8:	4b12      	ldr	r3, [pc, #72]	@ (8009544 <_vfiprintf_r+0x228>)
 80094fa:	a904      	add	r1, sp, #16
 80094fc:	4630      	mov	r0, r6
 80094fe:	f3af 8000 	nop.w
 8009502:	4607      	mov	r7, r0
 8009504:	1c78      	adds	r0, r7, #1
 8009506:	d1d6      	bne.n	80094b6 <_vfiprintf_r+0x19a>
 8009508:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800950a:	07d9      	lsls	r1, r3, #31
 800950c:	d405      	bmi.n	800951a <_vfiprintf_r+0x1fe>
 800950e:	89ab      	ldrh	r3, [r5, #12]
 8009510:	059a      	lsls	r2, r3, #22
 8009512:	d402      	bmi.n	800951a <_vfiprintf_r+0x1fe>
 8009514:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009516:	f7ff fc85 	bl	8008e24 <__retarget_lock_release_recursive>
 800951a:	89ab      	ldrh	r3, [r5, #12]
 800951c:	065b      	lsls	r3, r3, #25
 800951e:	f53f af1f 	bmi.w	8009360 <_vfiprintf_r+0x44>
 8009522:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009524:	e71e      	b.n	8009364 <_vfiprintf_r+0x48>
 8009526:	ab03      	add	r3, sp, #12
 8009528:	9300      	str	r3, [sp, #0]
 800952a:	462a      	mov	r2, r5
 800952c:	4b05      	ldr	r3, [pc, #20]	@ (8009544 <_vfiprintf_r+0x228>)
 800952e:	a904      	add	r1, sp, #16
 8009530:	4630      	mov	r0, r6
 8009532:	f000 f879 	bl	8009628 <_printf_i>
 8009536:	e7e4      	b.n	8009502 <_vfiprintf_r+0x1e6>
 8009538:	0800a09d 	.word	0x0800a09d
 800953c:	0800a0a7 	.word	0x0800a0a7
 8009540:	00000000 	.word	0x00000000
 8009544:	080092f7 	.word	0x080092f7
 8009548:	0800a0a3 	.word	0x0800a0a3

0800954c <_printf_common>:
 800954c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009550:	4616      	mov	r6, r2
 8009552:	4698      	mov	r8, r3
 8009554:	688a      	ldr	r2, [r1, #8]
 8009556:	690b      	ldr	r3, [r1, #16]
 8009558:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800955c:	4293      	cmp	r3, r2
 800955e:	bfb8      	it	lt
 8009560:	4613      	movlt	r3, r2
 8009562:	6033      	str	r3, [r6, #0]
 8009564:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009568:	4607      	mov	r7, r0
 800956a:	460c      	mov	r4, r1
 800956c:	b10a      	cbz	r2, 8009572 <_printf_common+0x26>
 800956e:	3301      	adds	r3, #1
 8009570:	6033      	str	r3, [r6, #0]
 8009572:	6823      	ldr	r3, [r4, #0]
 8009574:	0699      	lsls	r1, r3, #26
 8009576:	bf42      	ittt	mi
 8009578:	6833      	ldrmi	r3, [r6, #0]
 800957a:	3302      	addmi	r3, #2
 800957c:	6033      	strmi	r3, [r6, #0]
 800957e:	6825      	ldr	r5, [r4, #0]
 8009580:	f015 0506 	ands.w	r5, r5, #6
 8009584:	d106      	bne.n	8009594 <_printf_common+0x48>
 8009586:	f104 0a19 	add.w	sl, r4, #25
 800958a:	68e3      	ldr	r3, [r4, #12]
 800958c:	6832      	ldr	r2, [r6, #0]
 800958e:	1a9b      	subs	r3, r3, r2
 8009590:	42ab      	cmp	r3, r5
 8009592:	dc26      	bgt.n	80095e2 <_printf_common+0x96>
 8009594:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009598:	6822      	ldr	r2, [r4, #0]
 800959a:	3b00      	subs	r3, #0
 800959c:	bf18      	it	ne
 800959e:	2301      	movne	r3, #1
 80095a0:	0692      	lsls	r2, r2, #26
 80095a2:	d42b      	bmi.n	80095fc <_printf_common+0xb0>
 80095a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80095a8:	4641      	mov	r1, r8
 80095aa:	4638      	mov	r0, r7
 80095ac:	47c8      	blx	r9
 80095ae:	3001      	adds	r0, #1
 80095b0:	d01e      	beq.n	80095f0 <_printf_common+0xa4>
 80095b2:	6823      	ldr	r3, [r4, #0]
 80095b4:	6922      	ldr	r2, [r4, #16]
 80095b6:	f003 0306 	and.w	r3, r3, #6
 80095ba:	2b04      	cmp	r3, #4
 80095bc:	bf02      	ittt	eq
 80095be:	68e5      	ldreq	r5, [r4, #12]
 80095c0:	6833      	ldreq	r3, [r6, #0]
 80095c2:	1aed      	subeq	r5, r5, r3
 80095c4:	68a3      	ldr	r3, [r4, #8]
 80095c6:	bf0c      	ite	eq
 80095c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80095cc:	2500      	movne	r5, #0
 80095ce:	4293      	cmp	r3, r2
 80095d0:	bfc4      	itt	gt
 80095d2:	1a9b      	subgt	r3, r3, r2
 80095d4:	18ed      	addgt	r5, r5, r3
 80095d6:	2600      	movs	r6, #0
 80095d8:	341a      	adds	r4, #26
 80095da:	42b5      	cmp	r5, r6
 80095dc:	d11a      	bne.n	8009614 <_printf_common+0xc8>
 80095de:	2000      	movs	r0, #0
 80095e0:	e008      	b.n	80095f4 <_printf_common+0xa8>
 80095e2:	2301      	movs	r3, #1
 80095e4:	4652      	mov	r2, sl
 80095e6:	4641      	mov	r1, r8
 80095e8:	4638      	mov	r0, r7
 80095ea:	47c8      	blx	r9
 80095ec:	3001      	adds	r0, #1
 80095ee:	d103      	bne.n	80095f8 <_printf_common+0xac>
 80095f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80095f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095f8:	3501      	adds	r5, #1
 80095fa:	e7c6      	b.n	800958a <_printf_common+0x3e>
 80095fc:	18e1      	adds	r1, r4, r3
 80095fe:	1c5a      	adds	r2, r3, #1
 8009600:	2030      	movs	r0, #48	@ 0x30
 8009602:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009606:	4422      	add	r2, r4
 8009608:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800960c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009610:	3302      	adds	r3, #2
 8009612:	e7c7      	b.n	80095a4 <_printf_common+0x58>
 8009614:	2301      	movs	r3, #1
 8009616:	4622      	mov	r2, r4
 8009618:	4641      	mov	r1, r8
 800961a:	4638      	mov	r0, r7
 800961c:	47c8      	blx	r9
 800961e:	3001      	adds	r0, #1
 8009620:	d0e6      	beq.n	80095f0 <_printf_common+0xa4>
 8009622:	3601      	adds	r6, #1
 8009624:	e7d9      	b.n	80095da <_printf_common+0x8e>
	...

08009628 <_printf_i>:
 8009628:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800962c:	7e0f      	ldrb	r7, [r1, #24]
 800962e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009630:	2f78      	cmp	r7, #120	@ 0x78
 8009632:	4691      	mov	r9, r2
 8009634:	4680      	mov	r8, r0
 8009636:	460c      	mov	r4, r1
 8009638:	469a      	mov	sl, r3
 800963a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800963e:	d807      	bhi.n	8009650 <_printf_i+0x28>
 8009640:	2f62      	cmp	r7, #98	@ 0x62
 8009642:	d80a      	bhi.n	800965a <_printf_i+0x32>
 8009644:	2f00      	cmp	r7, #0
 8009646:	f000 80d1 	beq.w	80097ec <_printf_i+0x1c4>
 800964a:	2f58      	cmp	r7, #88	@ 0x58
 800964c:	f000 80b8 	beq.w	80097c0 <_printf_i+0x198>
 8009650:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009654:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009658:	e03a      	b.n	80096d0 <_printf_i+0xa8>
 800965a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800965e:	2b15      	cmp	r3, #21
 8009660:	d8f6      	bhi.n	8009650 <_printf_i+0x28>
 8009662:	a101      	add	r1, pc, #4	@ (adr r1, 8009668 <_printf_i+0x40>)
 8009664:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009668:	080096c1 	.word	0x080096c1
 800966c:	080096d5 	.word	0x080096d5
 8009670:	08009651 	.word	0x08009651
 8009674:	08009651 	.word	0x08009651
 8009678:	08009651 	.word	0x08009651
 800967c:	08009651 	.word	0x08009651
 8009680:	080096d5 	.word	0x080096d5
 8009684:	08009651 	.word	0x08009651
 8009688:	08009651 	.word	0x08009651
 800968c:	08009651 	.word	0x08009651
 8009690:	08009651 	.word	0x08009651
 8009694:	080097d3 	.word	0x080097d3
 8009698:	080096ff 	.word	0x080096ff
 800969c:	0800978d 	.word	0x0800978d
 80096a0:	08009651 	.word	0x08009651
 80096a4:	08009651 	.word	0x08009651
 80096a8:	080097f5 	.word	0x080097f5
 80096ac:	08009651 	.word	0x08009651
 80096b0:	080096ff 	.word	0x080096ff
 80096b4:	08009651 	.word	0x08009651
 80096b8:	08009651 	.word	0x08009651
 80096bc:	08009795 	.word	0x08009795
 80096c0:	6833      	ldr	r3, [r6, #0]
 80096c2:	1d1a      	adds	r2, r3, #4
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	6032      	str	r2, [r6, #0]
 80096c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80096cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80096d0:	2301      	movs	r3, #1
 80096d2:	e09c      	b.n	800980e <_printf_i+0x1e6>
 80096d4:	6833      	ldr	r3, [r6, #0]
 80096d6:	6820      	ldr	r0, [r4, #0]
 80096d8:	1d19      	adds	r1, r3, #4
 80096da:	6031      	str	r1, [r6, #0]
 80096dc:	0606      	lsls	r6, r0, #24
 80096de:	d501      	bpl.n	80096e4 <_printf_i+0xbc>
 80096e0:	681d      	ldr	r5, [r3, #0]
 80096e2:	e003      	b.n	80096ec <_printf_i+0xc4>
 80096e4:	0645      	lsls	r5, r0, #25
 80096e6:	d5fb      	bpl.n	80096e0 <_printf_i+0xb8>
 80096e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80096ec:	2d00      	cmp	r5, #0
 80096ee:	da03      	bge.n	80096f8 <_printf_i+0xd0>
 80096f0:	232d      	movs	r3, #45	@ 0x2d
 80096f2:	426d      	negs	r5, r5
 80096f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80096f8:	4858      	ldr	r0, [pc, #352]	@ (800985c <_printf_i+0x234>)
 80096fa:	230a      	movs	r3, #10
 80096fc:	e011      	b.n	8009722 <_printf_i+0xfa>
 80096fe:	6821      	ldr	r1, [r4, #0]
 8009700:	6833      	ldr	r3, [r6, #0]
 8009702:	0608      	lsls	r0, r1, #24
 8009704:	f853 5b04 	ldr.w	r5, [r3], #4
 8009708:	d402      	bmi.n	8009710 <_printf_i+0xe8>
 800970a:	0649      	lsls	r1, r1, #25
 800970c:	bf48      	it	mi
 800970e:	b2ad      	uxthmi	r5, r5
 8009710:	2f6f      	cmp	r7, #111	@ 0x6f
 8009712:	4852      	ldr	r0, [pc, #328]	@ (800985c <_printf_i+0x234>)
 8009714:	6033      	str	r3, [r6, #0]
 8009716:	bf14      	ite	ne
 8009718:	230a      	movne	r3, #10
 800971a:	2308      	moveq	r3, #8
 800971c:	2100      	movs	r1, #0
 800971e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009722:	6866      	ldr	r6, [r4, #4]
 8009724:	60a6      	str	r6, [r4, #8]
 8009726:	2e00      	cmp	r6, #0
 8009728:	db05      	blt.n	8009736 <_printf_i+0x10e>
 800972a:	6821      	ldr	r1, [r4, #0]
 800972c:	432e      	orrs	r6, r5
 800972e:	f021 0104 	bic.w	r1, r1, #4
 8009732:	6021      	str	r1, [r4, #0]
 8009734:	d04b      	beq.n	80097ce <_printf_i+0x1a6>
 8009736:	4616      	mov	r6, r2
 8009738:	fbb5 f1f3 	udiv	r1, r5, r3
 800973c:	fb03 5711 	mls	r7, r3, r1, r5
 8009740:	5dc7      	ldrb	r7, [r0, r7]
 8009742:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009746:	462f      	mov	r7, r5
 8009748:	42bb      	cmp	r3, r7
 800974a:	460d      	mov	r5, r1
 800974c:	d9f4      	bls.n	8009738 <_printf_i+0x110>
 800974e:	2b08      	cmp	r3, #8
 8009750:	d10b      	bne.n	800976a <_printf_i+0x142>
 8009752:	6823      	ldr	r3, [r4, #0]
 8009754:	07df      	lsls	r7, r3, #31
 8009756:	d508      	bpl.n	800976a <_printf_i+0x142>
 8009758:	6923      	ldr	r3, [r4, #16]
 800975a:	6861      	ldr	r1, [r4, #4]
 800975c:	4299      	cmp	r1, r3
 800975e:	bfde      	ittt	le
 8009760:	2330      	movle	r3, #48	@ 0x30
 8009762:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009766:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800976a:	1b92      	subs	r2, r2, r6
 800976c:	6122      	str	r2, [r4, #16]
 800976e:	f8cd a000 	str.w	sl, [sp]
 8009772:	464b      	mov	r3, r9
 8009774:	aa03      	add	r2, sp, #12
 8009776:	4621      	mov	r1, r4
 8009778:	4640      	mov	r0, r8
 800977a:	f7ff fee7 	bl	800954c <_printf_common>
 800977e:	3001      	adds	r0, #1
 8009780:	d14a      	bne.n	8009818 <_printf_i+0x1f0>
 8009782:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009786:	b004      	add	sp, #16
 8009788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800978c:	6823      	ldr	r3, [r4, #0]
 800978e:	f043 0320 	orr.w	r3, r3, #32
 8009792:	6023      	str	r3, [r4, #0]
 8009794:	4832      	ldr	r0, [pc, #200]	@ (8009860 <_printf_i+0x238>)
 8009796:	2778      	movs	r7, #120	@ 0x78
 8009798:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800979c:	6823      	ldr	r3, [r4, #0]
 800979e:	6831      	ldr	r1, [r6, #0]
 80097a0:	061f      	lsls	r7, r3, #24
 80097a2:	f851 5b04 	ldr.w	r5, [r1], #4
 80097a6:	d402      	bmi.n	80097ae <_printf_i+0x186>
 80097a8:	065f      	lsls	r7, r3, #25
 80097aa:	bf48      	it	mi
 80097ac:	b2ad      	uxthmi	r5, r5
 80097ae:	6031      	str	r1, [r6, #0]
 80097b0:	07d9      	lsls	r1, r3, #31
 80097b2:	bf44      	itt	mi
 80097b4:	f043 0320 	orrmi.w	r3, r3, #32
 80097b8:	6023      	strmi	r3, [r4, #0]
 80097ba:	b11d      	cbz	r5, 80097c4 <_printf_i+0x19c>
 80097bc:	2310      	movs	r3, #16
 80097be:	e7ad      	b.n	800971c <_printf_i+0xf4>
 80097c0:	4826      	ldr	r0, [pc, #152]	@ (800985c <_printf_i+0x234>)
 80097c2:	e7e9      	b.n	8009798 <_printf_i+0x170>
 80097c4:	6823      	ldr	r3, [r4, #0]
 80097c6:	f023 0320 	bic.w	r3, r3, #32
 80097ca:	6023      	str	r3, [r4, #0]
 80097cc:	e7f6      	b.n	80097bc <_printf_i+0x194>
 80097ce:	4616      	mov	r6, r2
 80097d0:	e7bd      	b.n	800974e <_printf_i+0x126>
 80097d2:	6833      	ldr	r3, [r6, #0]
 80097d4:	6825      	ldr	r5, [r4, #0]
 80097d6:	6961      	ldr	r1, [r4, #20]
 80097d8:	1d18      	adds	r0, r3, #4
 80097da:	6030      	str	r0, [r6, #0]
 80097dc:	062e      	lsls	r6, r5, #24
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	d501      	bpl.n	80097e6 <_printf_i+0x1be>
 80097e2:	6019      	str	r1, [r3, #0]
 80097e4:	e002      	b.n	80097ec <_printf_i+0x1c4>
 80097e6:	0668      	lsls	r0, r5, #25
 80097e8:	d5fb      	bpl.n	80097e2 <_printf_i+0x1ba>
 80097ea:	8019      	strh	r1, [r3, #0]
 80097ec:	2300      	movs	r3, #0
 80097ee:	6123      	str	r3, [r4, #16]
 80097f0:	4616      	mov	r6, r2
 80097f2:	e7bc      	b.n	800976e <_printf_i+0x146>
 80097f4:	6833      	ldr	r3, [r6, #0]
 80097f6:	1d1a      	adds	r2, r3, #4
 80097f8:	6032      	str	r2, [r6, #0]
 80097fa:	681e      	ldr	r6, [r3, #0]
 80097fc:	6862      	ldr	r2, [r4, #4]
 80097fe:	2100      	movs	r1, #0
 8009800:	4630      	mov	r0, r6
 8009802:	f7f6 fd1d 	bl	8000240 <memchr>
 8009806:	b108      	cbz	r0, 800980c <_printf_i+0x1e4>
 8009808:	1b80      	subs	r0, r0, r6
 800980a:	6060      	str	r0, [r4, #4]
 800980c:	6863      	ldr	r3, [r4, #4]
 800980e:	6123      	str	r3, [r4, #16]
 8009810:	2300      	movs	r3, #0
 8009812:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009816:	e7aa      	b.n	800976e <_printf_i+0x146>
 8009818:	6923      	ldr	r3, [r4, #16]
 800981a:	4632      	mov	r2, r6
 800981c:	4649      	mov	r1, r9
 800981e:	4640      	mov	r0, r8
 8009820:	47d0      	blx	sl
 8009822:	3001      	adds	r0, #1
 8009824:	d0ad      	beq.n	8009782 <_printf_i+0x15a>
 8009826:	6823      	ldr	r3, [r4, #0]
 8009828:	079b      	lsls	r3, r3, #30
 800982a:	d413      	bmi.n	8009854 <_printf_i+0x22c>
 800982c:	68e0      	ldr	r0, [r4, #12]
 800982e:	9b03      	ldr	r3, [sp, #12]
 8009830:	4298      	cmp	r0, r3
 8009832:	bfb8      	it	lt
 8009834:	4618      	movlt	r0, r3
 8009836:	e7a6      	b.n	8009786 <_printf_i+0x15e>
 8009838:	2301      	movs	r3, #1
 800983a:	4632      	mov	r2, r6
 800983c:	4649      	mov	r1, r9
 800983e:	4640      	mov	r0, r8
 8009840:	47d0      	blx	sl
 8009842:	3001      	adds	r0, #1
 8009844:	d09d      	beq.n	8009782 <_printf_i+0x15a>
 8009846:	3501      	adds	r5, #1
 8009848:	68e3      	ldr	r3, [r4, #12]
 800984a:	9903      	ldr	r1, [sp, #12]
 800984c:	1a5b      	subs	r3, r3, r1
 800984e:	42ab      	cmp	r3, r5
 8009850:	dcf2      	bgt.n	8009838 <_printf_i+0x210>
 8009852:	e7eb      	b.n	800982c <_printf_i+0x204>
 8009854:	2500      	movs	r5, #0
 8009856:	f104 0619 	add.w	r6, r4, #25
 800985a:	e7f5      	b.n	8009848 <_printf_i+0x220>
 800985c:	0800a0ae 	.word	0x0800a0ae
 8009860:	0800a0bf 	.word	0x0800a0bf

08009864 <__sflush_r>:
 8009864:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800986c:	0716      	lsls	r6, r2, #28
 800986e:	4605      	mov	r5, r0
 8009870:	460c      	mov	r4, r1
 8009872:	d454      	bmi.n	800991e <__sflush_r+0xba>
 8009874:	684b      	ldr	r3, [r1, #4]
 8009876:	2b00      	cmp	r3, #0
 8009878:	dc02      	bgt.n	8009880 <__sflush_r+0x1c>
 800987a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800987c:	2b00      	cmp	r3, #0
 800987e:	dd48      	ble.n	8009912 <__sflush_r+0xae>
 8009880:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009882:	2e00      	cmp	r6, #0
 8009884:	d045      	beq.n	8009912 <__sflush_r+0xae>
 8009886:	2300      	movs	r3, #0
 8009888:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800988c:	682f      	ldr	r7, [r5, #0]
 800988e:	6a21      	ldr	r1, [r4, #32]
 8009890:	602b      	str	r3, [r5, #0]
 8009892:	d030      	beq.n	80098f6 <__sflush_r+0x92>
 8009894:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009896:	89a3      	ldrh	r3, [r4, #12]
 8009898:	0759      	lsls	r1, r3, #29
 800989a:	d505      	bpl.n	80098a8 <__sflush_r+0x44>
 800989c:	6863      	ldr	r3, [r4, #4]
 800989e:	1ad2      	subs	r2, r2, r3
 80098a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80098a2:	b10b      	cbz	r3, 80098a8 <__sflush_r+0x44>
 80098a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80098a6:	1ad2      	subs	r2, r2, r3
 80098a8:	2300      	movs	r3, #0
 80098aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80098ac:	6a21      	ldr	r1, [r4, #32]
 80098ae:	4628      	mov	r0, r5
 80098b0:	47b0      	blx	r6
 80098b2:	1c43      	adds	r3, r0, #1
 80098b4:	89a3      	ldrh	r3, [r4, #12]
 80098b6:	d106      	bne.n	80098c6 <__sflush_r+0x62>
 80098b8:	6829      	ldr	r1, [r5, #0]
 80098ba:	291d      	cmp	r1, #29
 80098bc:	d82b      	bhi.n	8009916 <__sflush_r+0xb2>
 80098be:	4a2a      	ldr	r2, [pc, #168]	@ (8009968 <__sflush_r+0x104>)
 80098c0:	40ca      	lsrs	r2, r1
 80098c2:	07d6      	lsls	r6, r2, #31
 80098c4:	d527      	bpl.n	8009916 <__sflush_r+0xb2>
 80098c6:	2200      	movs	r2, #0
 80098c8:	6062      	str	r2, [r4, #4]
 80098ca:	04d9      	lsls	r1, r3, #19
 80098cc:	6922      	ldr	r2, [r4, #16]
 80098ce:	6022      	str	r2, [r4, #0]
 80098d0:	d504      	bpl.n	80098dc <__sflush_r+0x78>
 80098d2:	1c42      	adds	r2, r0, #1
 80098d4:	d101      	bne.n	80098da <__sflush_r+0x76>
 80098d6:	682b      	ldr	r3, [r5, #0]
 80098d8:	b903      	cbnz	r3, 80098dc <__sflush_r+0x78>
 80098da:	6560      	str	r0, [r4, #84]	@ 0x54
 80098dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80098de:	602f      	str	r7, [r5, #0]
 80098e0:	b1b9      	cbz	r1, 8009912 <__sflush_r+0xae>
 80098e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80098e6:	4299      	cmp	r1, r3
 80098e8:	d002      	beq.n	80098f0 <__sflush_r+0x8c>
 80098ea:	4628      	mov	r0, r5
 80098ec:	f7ff fa9c 	bl	8008e28 <_free_r>
 80098f0:	2300      	movs	r3, #0
 80098f2:	6363      	str	r3, [r4, #52]	@ 0x34
 80098f4:	e00d      	b.n	8009912 <__sflush_r+0xae>
 80098f6:	2301      	movs	r3, #1
 80098f8:	4628      	mov	r0, r5
 80098fa:	47b0      	blx	r6
 80098fc:	4602      	mov	r2, r0
 80098fe:	1c50      	adds	r0, r2, #1
 8009900:	d1c9      	bne.n	8009896 <__sflush_r+0x32>
 8009902:	682b      	ldr	r3, [r5, #0]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d0c6      	beq.n	8009896 <__sflush_r+0x32>
 8009908:	2b1d      	cmp	r3, #29
 800990a:	d001      	beq.n	8009910 <__sflush_r+0xac>
 800990c:	2b16      	cmp	r3, #22
 800990e:	d11e      	bne.n	800994e <__sflush_r+0xea>
 8009910:	602f      	str	r7, [r5, #0]
 8009912:	2000      	movs	r0, #0
 8009914:	e022      	b.n	800995c <__sflush_r+0xf8>
 8009916:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800991a:	b21b      	sxth	r3, r3
 800991c:	e01b      	b.n	8009956 <__sflush_r+0xf2>
 800991e:	690f      	ldr	r7, [r1, #16]
 8009920:	2f00      	cmp	r7, #0
 8009922:	d0f6      	beq.n	8009912 <__sflush_r+0xae>
 8009924:	0793      	lsls	r3, r2, #30
 8009926:	680e      	ldr	r6, [r1, #0]
 8009928:	bf08      	it	eq
 800992a:	694b      	ldreq	r3, [r1, #20]
 800992c:	600f      	str	r7, [r1, #0]
 800992e:	bf18      	it	ne
 8009930:	2300      	movne	r3, #0
 8009932:	eba6 0807 	sub.w	r8, r6, r7
 8009936:	608b      	str	r3, [r1, #8]
 8009938:	f1b8 0f00 	cmp.w	r8, #0
 800993c:	dde9      	ble.n	8009912 <__sflush_r+0xae>
 800993e:	6a21      	ldr	r1, [r4, #32]
 8009940:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009942:	4643      	mov	r3, r8
 8009944:	463a      	mov	r2, r7
 8009946:	4628      	mov	r0, r5
 8009948:	47b0      	blx	r6
 800994a:	2800      	cmp	r0, #0
 800994c:	dc08      	bgt.n	8009960 <__sflush_r+0xfc>
 800994e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009952:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009956:	81a3      	strh	r3, [r4, #12]
 8009958:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800995c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009960:	4407      	add	r7, r0
 8009962:	eba8 0800 	sub.w	r8, r8, r0
 8009966:	e7e7      	b.n	8009938 <__sflush_r+0xd4>
 8009968:	20400001 	.word	0x20400001

0800996c <_fflush_r>:
 800996c:	b538      	push	{r3, r4, r5, lr}
 800996e:	690b      	ldr	r3, [r1, #16]
 8009970:	4605      	mov	r5, r0
 8009972:	460c      	mov	r4, r1
 8009974:	b913      	cbnz	r3, 800997c <_fflush_r+0x10>
 8009976:	2500      	movs	r5, #0
 8009978:	4628      	mov	r0, r5
 800997a:	bd38      	pop	{r3, r4, r5, pc}
 800997c:	b118      	cbz	r0, 8009986 <_fflush_r+0x1a>
 800997e:	6a03      	ldr	r3, [r0, #32]
 8009980:	b90b      	cbnz	r3, 8009986 <_fflush_r+0x1a>
 8009982:	f7ff f821 	bl	80089c8 <__sinit>
 8009986:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800998a:	2b00      	cmp	r3, #0
 800998c:	d0f3      	beq.n	8009976 <_fflush_r+0xa>
 800998e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009990:	07d0      	lsls	r0, r2, #31
 8009992:	d404      	bmi.n	800999e <_fflush_r+0x32>
 8009994:	0599      	lsls	r1, r3, #22
 8009996:	d402      	bmi.n	800999e <_fflush_r+0x32>
 8009998:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800999a:	f7ff fa42 	bl	8008e22 <__retarget_lock_acquire_recursive>
 800999e:	4628      	mov	r0, r5
 80099a0:	4621      	mov	r1, r4
 80099a2:	f7ff ff5f 	bl	8009864 <__sflush_r>
 80099a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80099a8:	07da      	lsls	r2, r3, #31
 80099aa:	4605      	mov	r5, r0
 80099ac:	d4e4      	bmi.n	8009978 <_fflush_r+0xc>
 80099ae:	89a3      	ldrh	r3, [r4, #12]
 80099b0:	059b      	lsls	r3, r3, #22
 80099b2:	d4e1      	bmi.n	8009978 <_fflush_r+0xc>
 80099b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80099b6:	f7ff fa35 	bl	8008e24 <__retarget_lock_release_recursive>
 80099ba:	e7dd      	b.n	8009978 <_fflush_r+0xc>

080099bc <__swhatbuf_r>:
 80099bc:	b570      	push	{r4, r5, r6, lr}
 80099be:	460c      	mov	r4, r1
 80099c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099c4:	2900      	cmp	r1, #0
 80099c6:	b096      	sub	sp, #88	@ 0x58
 80099c8:	4615      	mov	r5, r2
 80099ca:	461e      	mov	r6, r3
 80099cc:	da0d      	bge.n	80099ea <__swhatbuf_r+0x2e>
 80099ce:	89a3      	ldrh	r3, [r4, #12]
 80099d0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80099d4:	f04f 0100 	mov.w	r1, #0
 80099d8:	bf14      	ite	ne
 80099da:	2340      	movne	r3, #64	@ 0x40
 80099dc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80099e0:	2000      	movs	r0, #0
 80099e2:	6031      	str	r1, [r6, #0]
 80099e4:	602b      	str	r3, [r5, #0]
 80099e6:	b016      	add	sp, #88	@ 0x58
 80099e8:	bd70      	pop	{r4, r5, r6, pc}
 80099ea:	466a      	mov	r2, sp
 80099ec:	f000 f862 	bl	8009ab4 <_fstat_r>
 80099f0:	2800      	cmp	r0, #0
 80099f2:	dbec      	blt.n	80099ce <__swhatbuf_r+0x12>
 80099f4:	9901      	ldr	r1, [sp, #4]
 80099f6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80099fa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80099fe:	4259      	negs	r1, r3
 8009a00:	4159      	adcs	r1, r3
 8009a02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a06:	e7eb      	b.n	80099e0 <__swhatbuf_r+0x24>

08009a08 <__smakebuf_r>:
 8009a08:	898b      	ldrh	r3, [r1, #12]
 8009a0a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a0c:	079d      	lsls	r5, r3, #30
 8009a0e:	4606      	mov	r6, r0
 8009a10:	460c      	mov	r4, r1
 8009a12:	d507      	bpl.n	8009a24 <__smakebuf_r+0x1c>
 8009a14:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009a18:	6023      	str	r3, [r4, #0]
 8009a1a:	6123      	str	r3, [r4, #16]
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	6163      	str	r3, [r4, #20]
 8009a20:	b003      	add	sp, #12
 8009a22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a24:	ab01      	add	r3, sp, #4
 8009a26:	466a      	mov	r2, sp
 8009a28:	f7ff ffc8 	bl	80099bc <__swhatbuf_r>
 8009a2c:	9f00      	ldr	r7, [sp, #0]
 8009a2e:	4605      	mov	r5, r0
 8009a30:	4639      	mov	r1, r7
 8009a32:	4630      	mov	r0, r6
 8009a34:	f7ff fa64 	bl	8008f00 <_malloc_r>
 8009a38:	b948      	cbnz	r0, 8009a4e <__smakebuf_r+0x46>
 8009a3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a3e:	059a      	lsls	r2, r3, #22
 8009a40:	d4ee      	bmi.n	8009a20 <__smakebuf_r+0x18>
 8009a42:	f023 0303 	bic.w	r3, r3, #3
 8009a46:	f043 0302 	orr.w	r3, r3, #2
 8009a4a:	81a3      	strh	r3, [r4, #12]
 8009a4c:	e7e2      	b.n	8009a14 <__smakebuf_r+0xc>
 8009a4e:	89a3      	ldrh	r3, [r4, #12]
 8009a50:	6020      	str	r0, [r4, #0]
 8009a52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a56:	81a3      	strh	r3, [r4, #12]
 8009a58:	9b01      	ldr	r3, [sp, #4]
 8009a5a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009a5e:	b15b      	cbz	r3, 8009a78 <__smakebuf_r+0x70>
 8009a60:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a64:	4630      	mov	r0, r6
 8009a66:	f000 f837 	bl	8009ad8 <_isatty_r>
 8009a6a:	b128      	cbz	r0, 8009a78 <__smakebuf_r+0x70>
 8009a6c:	89a3      	ldrh	r3, [r4, #12]
 8009a6e:	f023 0303 	bic.w	r3, r3, #3
 8009a72:	f043 0301 	orr.w	r3, r3, #1
 8009a76:	81a3      	strh	r3, [r4, #12]
 8009a78:	89a3      	ldrh	r3, [r4, #12]
 8009a7a:	431d      	orrs	r5, r3
 8009a7c:	81a5      	strh	r5, [r4, #12]
 8009a7e:	e7cf      	b.n	8009a20 <__smakebuf_r+0x18>

08009a80 <memmove>:
 8009a80:	4288      	cmp	r0, r1
 8009a82:	b510      	push	{r4, lr}
 8009a84:	eb01 0402 	add.w	r4, r1, r2
 8009a88:	d902      	bls.n	8009a90 <memmove+0x10>
 8009a8a:	4284      	cmp	r4, r0
 8009a8c:	4623      	mov	r3, r4
 8009a8e:	d807      	bhi.n	8009aa0 <memmove+0x20>
 8009a90:	1e43      	subs	r3, r0, #1
 8009a92:	42a1      	cmp	r1, r4
 8009a94:	d008      	beq.n	8009aa8 <memmove+0x28>
 8009a96:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009a9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009a9e:	e7f8      	b.n	8009a92 <memmove+0x12>
 8009aa0:	4402      	add	r2, r0
 8009aa2:	4601      	mov	r1, r0
 8009aa4:	428a      	cmp	r2, r1
 8009aa6:	d100      	bne.n	8009aaa <memmove+0x2a>
 8009aa8:	bd10      	pop	{r4, pc}
 8009aaa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009aae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009ab2:	e7f7      	b.n	8009aa4 <memmove+0x24>

08009ab4 <_fstat_r>:
 8009ab4:	b538      	push	{r3, r4, r5, lr}
 8009ab6:	4d07      	ldr	r5, [pc, #28]	@ (8009ad4 <_fstat_r+0x20>)
 8009ab8:	2300      	movs	r3, #0
 8009aba:	4604      	mov	r4, r0
 8009abc:	4608      	mov	r0, r1
 8009abe:	4611      	mov	r1, r2
 8009ac0:	602b      	str	r3, [r5, #0]
 8009ac2:	f7f7 fa3c 	bl	8000f3e <_fstat>
 8009ac6:	1c43      	adds	r3, r0, #1
 8009ac8:	d102      	bne.n	8009ad0 <_fstat_r+0x1c>
 8009aca:	682b      	ldr	r3, [r5, #0]
 8009acc:	b103      	cbz	r3, 8009ad0 <_fstat_r+0x1c>
 8009ace:	6023      	str	r3, [r4, #0]
 8009ad0:	bd38      	pop	{r3, r4, r5, pc}
 8009ad2:	bf00      	nop
 8009ad4:	20000844 	.word	0x20000844

08009ad8 <_isatty_r>:
 8009ad8:	b538      	push	{r3, r4, r5, lr}
 8009ada:	4d06      	ldr	r5, [pc, #24]	@ (8009af4 <_isatty_r+0x1c>)
 8009adc:	2300      	movs	r3, #0
 8009ade:	4604      	mov	r4, r0
 8009ae0:	4608      	mov	r0, r1
 8009ae2:	602b      	str	r3, [r5, #0]
 8009ae4:	f7f7 fa3b 	bl	8000f5e <_isatty>
 8009ae8:	1c43      	adds	r3, r0, #1
 8009aea:	d102      	bne.n	8009af2 <_isatty_r+0x1a>
 8009aec:	682b      	ldr	r3, [r5, #0]
 8009aee:	b103      	cbz	r3, 8009af2 <_isatty_r+0x1a>
 8009af0:	6023      	str	r3, [r4, #0]
 8009af2:	bd38      	pop	{r3, r4, r5, pc}
 8009af4:	20000844 	.word	0x20000844

08009af8 <_sbrk_r>:
 8009af8:	b538      	push	{r3, r4, r5, lr}
 8009afa:	4d06      	ldr	r5, [pc, #24]	@ (8009b14 <_sbrk_r+0x1c>)
 8009afc:	2300      	movs	r3, #0
 8009afe:	4604      	mov	r4, r0
 8009b00:	4608      	mov	r0, r1
 8009b02:	602b      	str	r3, [r5, #0]
 8009b04:	f7f7 fa44 	bl	8000f90 <_sbrk>
 8009b08:	1c43      	adds	r3, r0, #1
 8009b0a:	d102      	bne.n	8009b12 <_sbrk_r+0x1a>
 8009b0c:	682b      	ldr	r3, [r5, #0]
 8009b0e:	b103      	cbz	r3, 8009b12 <_sbrk_r+0x1a>
 8009b10:	6023      	str	r3, [r4, #0]
 8009b12:	bd38      	pop	{r3, r4, r5, pc}
 8009b14:	20000844 	.word	0x20000844

08009b18 <memcpy>:
 8009b18:	440a      	add	r2, r1
 8009b1a:	4291      	cmp	r1, r2
 8009b1c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009b20:	d100      	bne.n	8009b24 <memcpy+0xc>
 8009b22:	4770      	bx	lr
 8009b24:	b510      	push	{r4, lr}
 8009b26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b2a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b2e:	4291      	cmp	r1, r2
 8009b30:	d1f9      	bne.n	8009b26 <memcpy+0xe>
 8009b32:	bd10      	pop	{r4, pc}

08009b34 <_realloc_r>:
 8009b34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b38:	4607      	mov	r7, r0
 8009b3a:	4614      	mov	r4, r2
 8009b3c:	460d      	mov	r5, r1
 8009b3e:	b921      	cbnz	r1, 8009b4a <_realloc_r+0x16>
 8009b40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b44:	4611      	mov	r1, r2
 8009b46:	f7ff b9db 	b.w	8008f00 <_malloc_r>
 8009b4a:	b92a      	cbnz	r2, 8009b58 <_realloc_r+0x24>
 8009b4c:	f7ff f96c 	bl	8008e28 <_free_r>
 8009b50:	4625      	mov	r5, r4
 8009b52:	4628      	mov	r0, r5
 8009b54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b58:	f000 f81a 	bl	8009b90 <_malloc_usable_size_r>
 8009b5c:	4284      	cmp	r4, r0
 8009b5e:	4606      	mov	r6, r0
 8009b60:	d802      	bhi.n	8009b68 <_realloc_r+0x34>
 8009b62:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009b66:	d8f4      	bhi.n	8009b52 <_realloc_r+0x1e>
 8009b68:	4621      	mov	r1, r4
 8009b6a:	4638      	mov	r0, r7
 8009b6c:	f7ff f9c8 	bl	8008f00 <_malloc_r>
 8009b70:	4680      	mov	r8, r0
 8009b72:	b908      	cbnz	r0, 8009b78 <_realloc_r+0x44>
 8009b74:	4645      	mov	r5, r8
 8009b76:	e7ec      	b.n	8009b52 <_realloc_r+0x1e>
 8009b78:	42b4      	cmp	r4, r6
 8009b7a:	4622      	mov	r2, r4
 8009b7c:	4629      	mov	r1, r5
 8009b7e:	bf28      	it	cs
 8009b80:	4632      	movcs	r2, r6
 8009b82:	f7ff ffc9 	bl	8009b18 <memcpy>
 8009b86:	4629      	mov	r1, r5
 8009b88:	4638      	mov	r0, r7
 8009b8a:	f7ff f94d 	bl	8008e28 <_free_r>
 8009b8e:	e7f1      	b.n	8009b74 <_realloc_r+0x40>

08009b90 <_malloc_usable_size_r>:
 8009b90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b94:	1f18      	subs	r0, r3, #4
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	bfbc      	itt	lt
 8009b9a:	580b      	ldrlt	r3, [r1, r0]
 8009b9c:	18c0      	addlt	r0, r0, r3
 8009b9e:	4770      	bx	lr

08009ba0 <_init>:
 8009ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ba2:	bf00      	nop
 8009ba4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ba6:	bc08      	pop	{r3}
 8009ba8:	469e      	mov	lr, r3
 8009baa:	4770      	bx	lr

08009bac <_fini>:
 8009bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bae:	bf00      	nop
 8009bb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bb2:	bc08      	pop	{r3}
 8009bb4:	469e      	mov	lr, r3
 8009bb6:	4770      	bx	lr
