module counter (
    input  clk,      // clock
    input  rst,      // reset
    output count[8]  // output
  ) {
  
  dff counter[28](.clk(clk), .rst(rst));

  always {
    count = counter.q[27:20];
    counter.d = counter.q + 1;
  }
}
