{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 16 01:45:28 2014 " "Info: Processing started: Tue Dec 16 01:45:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub sub CU.v(7) " "Info (10281): Verilog HDL Declaration information at CU.v(7): object \"Sub\" differs only in case from object \"sub\" in the same scope" {  } { { "CU.v" "" { Text "C:/Users/snowm bear/Desktop/microP/CU.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt halt CU.v(7) " "Info (10281): Verilog HDL Declaration information at CU.v(7): object \"Halt\" differs only in case from object \"halt\" in the same scope" {  } { { "CU.v" "" { Text "C:/Users/snowm bear/Desktop/microP/CU.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file CU.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Info: Found entity 1: CU" {  } { { "CU.v" "" { Text "C:/Users/snowm bear/Desktop/microP/CU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "ï GeneralDatapath.v(27) " "Error (10170): Verilog HDL syntax error at GeneralDatapath.v(27) near text ï" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/snowm bear/Desktop/microP/GeneralDatapath.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"ï\";  expecting \")\", or \",\" GeneralDatapath.v(27) " "Error (10170): Verilog HDL syntax error at GeneralDatapath.v(27) near text \"ï\";  expecting \")\", or \",\"" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/snowm bear/Desktop/microP/GeneralDatapath.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "¼ GeneralDatapath.v(27) " "Error (10170): Verilog HDL syntax error at GeneralDatapath.v(27) near text ¼" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/snowm bear/Desktop/microP/GeneralDatapath.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "Œ GeneralDatapath.v(27) " "Error (10170): Verilog HDL syntax error at GeneralDatapath.v(27) near text Œ" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/snowm bear/Desktop/microP/GeneralDatapath.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "GeneralDatapath GeneralDatapath.v(1) " "Error (10112): Ignored design unit \"GeneralDatapath\" at GeneralDatapath.v(1) due to previous errors" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/snowm bear/Desktop/microP/GeneralDatapath.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GeneralDatapath.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file GeneralDatapath.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file microprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 microprocessor " "Info: Found entity 1: microprocessor" {  } { { "microprocessor.v" "" { Text "C:/Users/snowm bear/Desktop/microP/microprocessor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file microprocessor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 microprocessor_tb " "Info: Found entity 1: microprocessor_tb" {  } { { "microprocessor_tb.v" "" { Text "C:/Users/snowm bear/Desktop/microP/microprocessor_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/snowm bear/Desktop/microP/microprocessor.map.smsg " "Info: Generated suppressed messages file C:/Users/snowm bear/Desktop/microP/microprocessor.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Error: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 16 01:45:28 2014 " "Error: Processing ended: Tue Dec 16 01:45:28 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 7 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
