// Seed: 1827959782
module module_0;
  wire id_1, id_2, id_3;
  module_3 modCall_1 (
      id_3,
      id_2
  );
  assign modCall_1.id_4 = 0;
  assign module_2.id_3  = 0;
  assign module_1.id_1  = 0;
endmodule
module module_1 (
    id_1
);
  inout reg id_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  initial id_1 <= 1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd4
) (
    output wor id_0,
    input wire _id_1,
    input wire id_2,
    input tri1 id_3,
    input supply0 id_4
);
  logic [7:0][id_1  *  -1] id_6;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic id_3;
  ;
  assign id_1 = id_3;
  id_4 :
  assert property (@(1 or negedge -1'b0) id_3) id_4 <= id_4;
endmodule
