
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: \\hyd-fs\sqatest5\releases\production\Synopsys\Synplify\pc\synplify_S202109M
OS: Windows 6.2

Hostname: HYD-DK-SQA_1

Implementation : synthesis

# Written on Mon May 16 17:04:05 2022

##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      "Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\designer\top\synthesis.fdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 5 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                        Ending                                          |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SmartBert_Core_0_0/PF_XCVR_0/LANE0/TX_CLK_R     SmartBert_Core_0_0/PF_XCVR_0/LANE0/TX_CLK_R     |     16.000           |     16.000           |     No paths         |     8.000                            
SmartBert_Core_0_0/PF_XCVR_0/LANE0/RX_CLK_R     SmartBert_Core_0_0/PF_XCVR_0/LANE0/TX_CLK_R     |     16.000           |     No paths         |     No paths         |     No paths                         
SmartBert_Core_0_0/PF_XCVR_0/LANE0/RX_CLK_R     SmartBert_Core_0_0/PF_XCVR_0/LANE0/RX_CLK_R     |     16.000           |     16.000           |     8.000            |     8.000                            
===========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:LANE0_RXD_N
p:LANE0_RXD_P
p:LANE0_TXD_N
p:LANE0_TXD_P
p:REF_CLK_PAD_N
p:SYS_RESET_N


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
