[2025-09-16 23:55:32] START suite=qualcomm_srv trace=srv330_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv330_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2641783 heartbeat IPC: 3.785 cumulative IPC: 3.785 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5083496 heartbeat IPC: 4.095 cumulative IPC: 3.934 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5083496 cumulative IPC: 3.934 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5083496 cumulative IPC: 3.934 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13630047 heartbeat IPC: 1.17 cumulative IPC: 1.17 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 22243036 heartbeat IPC: 1.161 cumulative IPC: 1.166 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 30845000 heartbeat IPC: 1.163 cumulative IPC: 1.165 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 39331718 heartbeat IPC: 1.178 cumulative IPC: 1.168 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 48186198 heartbeat IPC: 1.129 cumulative IPC: 1.16 (Simulation time: 00 hr 07 min 01 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 56789025 heartbeat IPC: 1.162 cumulative IPC: 1.16 (Simulation time: 00 hr 08 min 12 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv330_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000013 cycles: 65279644 heartbeat IPC: 1.178 cumulative IPC: 1.163 (Simulation time: 00 hr 09 min 21 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 74008319 heartbeat IPC: 1.146 cumulative IPC: 1.161 (Simulation time: 00 hr 10 min 31 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 82477440 heartbeat IPC: 1.181 cumulative IPC: 1.163 (Simulation time: 00 hr 11 min 38 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 85917643 cumulative IPC: 1.164 (Simulation time: 00 hr 12 min 40 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 85917643 cumulative IPC: 1.164 (Simulation time: 00 hr 12 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv330_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.164 instructions: 100000004 cycles: 85917643
CPU 0 Branch Prediction Accuracy: 92.54% MPKI: 13.43 Average ROB Occupancy at Mispredict: 29.56
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1413
BRANCH_INDIRECT: 0.3618
BRANCH_CONDITIONAL: 11.47
BRANCH_DIRECT_CALL: 0.506
BRANCH_INDIRECT_CALL: 0.5153
BRANCH_RETURN: 0.4341


====Backend Stall Breakdown====
ROB_STALL: 106727
LQ_STALL: 0
SQ_STALL: 393311


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 24.122952
REPLAY_LOAD: 26.914742
NON_REPLAY_LOAD: 7.1270876

== Total ==
ADDR_TRANS: 11772
REPLAY_LOAD: 15153
NON_REPLAY_LOAD: 79802

== Counts ==
ADDR_TRANS: 488
REPLAY_LOAD: 563
NON_REPLAY_LOAD: 11197

cpu0->cpu0_STLB TOTAL        ACCESS:    2063780 HIT:    2050402 MISS:      13378 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2063780 HIT:    2050402 MISS:      13378 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 84.76 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9726055 HIT:    8771541 MISS:     954514 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7947382 HIT:    7116359 MISS:     831023 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     597022 HIT:     496670 MISS:     100352 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1159404 HIT:    1147977 MISS:      11427 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22247 HIT:      10535 MISS:      11712 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.58 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15468676 HIT:    7939718 MISS:    7528958 MSHR_MERGE:    1836981
cpu0->cpu0_L1I LOAD         ACCESS:   15468676 HIT:    7939718 MISS:    7528958 MSHR_MERGE:    1836981
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.09 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29687664 HIT:   25134487 MISS:    4553177 MSHR_MERGE:    1678501
cpu0->cpu0_L1D LOAD         ACCESS:   16536108 HIT:   13805799 MISS:    2730309 MSHR_MERGE:     474903
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13124428 HIT:   11323946 MISS:    1800482 MSHR_MERGE:    1203459
cpu0->cpu0_L1D TRANSLATION  ACCESS:      27128 HIT:       4742 MISS:      22386 MSHR_MERGE:        139
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.55 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12633943 HIT:   10535792 MISS:    2098151 MSHR_MERGE:    1055969
cpu0->cpu0_ITLB LOAD         ACCESS:   12633943 HIT:   10535792 MISS:    2098151 MSHR_MERGE:    1055969
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.319 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28238821 HIT:   26857104 MISS:    1381717 MSHR_MERGE:     360119
cpu0->cpu0_DTLB LOAD         ACCESS:   28238821 HIT:   26857104 MISS:    1381717 MSHR_MERGE:     360119
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.768 cycles
cpu0->LLC TOTAL        ACCESS:    1113913 HIT:    1086582 MISS:      27331 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     831023 HIT:     811856 MISS:      19167 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     100352 HIT:      95313 MISS:       5039 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     170826 HIT:     170712 MISS:        114 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11712 HIT:       8701 MISS:       3011 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        640
  ROW_BUFFER_MISS:      26572
  AVG DBUS CONGESTED CYCLE: 3.287
Channel 0 WQ ROW_BUFFER_HIT:        151
  ROW_BUFFER_MISS:       2778
  FULL:          0
Channel 0 REFRESHES ISSUED:       7160

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       509490       569146        88977         2322
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           60         2462          979          244
  STLB miss resolved @ L2C                0         1773         2412         1113          124
  STLB miss resolved @ LLC                0          725         1566         3784          718
  STLB miss resolved @ MEM                0            1          442         2356         1283

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             183458        49402      1409157       129299          280
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6         1187          456           49
  STLB miss resolved @ L2C                0         1145         6490         1401            4
  STLB miss resolved @ LLC                0          190         2622         1172           55
  STLB miss resolved @ MEM                0            0          104          193          141
[2025-09-17 00:08:13] END   suite=qualcomm_srv trace=srv330_ap (rc=0)
