
---------- Begin Simulation Statistics ----------
final_tick                                 2498418500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 208656                       # Simulator instruction rate (inst/s)
host_mem_usage                                 860916                       # Number of bytes of host memory used
host_op_rate                                   219371                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    47.93                       # Real time elapsed on the host
host_tick_rate                               52130845                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000005                       # Number of instructions simulated
sim_ops                                      10513546                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002498                       # Number of seconds simulated
sim_ticks                                  2498418500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.907592                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  834653                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               835425                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             20074                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1339652                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 49                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             171                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              122                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1843775                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12001                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           53                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2423232                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2427024                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             19853                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1664146                       # Number of branches committed
system.cpu.commit.bw_lim_events                902576                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          805550                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10008737                       # Number of instructions committed
system.cpu.commit.committedOps               10522278                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4833674                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.176870                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.038407                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2101451     43.48%     43.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1172769     24.26%     67.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       309768      6.41%     74.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       172903      3.58%     77.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        17754      0.37%     78.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        64260      1.33%     79.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        47011      0.97%     80.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        45182      0.93%     81.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       902576     18.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4833674                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9208                       # Number of function calls committed.
system.cpu.commit.int_insts                   9309990                       # Number of committed integer instructions.
system.cpu.commit.loads                       3851688                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4977792     47.31%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              63      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              29      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              36      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3851688     36.61%     83.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1692598     16.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10522278                       # Class of committed instruction
system.cpu.commit.refs                        5544286                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       224                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000005                       # Number of Instructions Simulated
system.cpu.committedOps                      10513546                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.499684                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.499684                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1471385                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   222                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               818152                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11508076                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1244304                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1918088                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  20937                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   771                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                290181                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1843775                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1610606                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3234393                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  6935                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       11124721                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   42316                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.368988                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1689309                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             846703                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.226352                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4944895                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.361259                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.188618                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2346832     47.46%     47.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   944523     19.10%     66.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   152430      3.08%     69.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    24952      0.50%     70.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   230744      4.67%     74.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   109129      2.21%     77.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14930      0.30%     77.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   177101      3.58%     80.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   944254     19.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4944895                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           51943                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                20112                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1745833                       # Number of branches executed
system.cpu.iew.exec_nop                         10564                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.333061                       # Inst execution rate
system.cpu.iew.exec_refs                      6415927                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1779606                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  105847                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4108499                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 72                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3544                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1843773                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11331680                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4636321                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33659                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11657926                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                123901                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  20937                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                123513                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          4184                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          1180674                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          888                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          277                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       555000                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       256793                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       151166                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            277                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        12784                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7328                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11484729                       # num instructions consuming a value
system.cpu.iew.wb_count                      10996059                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.619574                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7115642                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.200603                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11028087                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13562206                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7980705                       # number of integer regfile writes
system.cpu.ipc                               2.001267                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.001267                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5251505     44.92%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   64      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   38      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   40      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  28      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4655287     39.82%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1784574     15.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11691586                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      147118                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012583                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   17751     12.07%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     12.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 122445     83.23%     95.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  6917      4.70%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11838400                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28474924                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10995805                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12128386                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11321044                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11691586                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  72                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          807521                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               342                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             12                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       543940                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4944895                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.364375                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.044843                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1158021     23.42%     23.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              727433     14.71%     38.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1036790     20.97%     59.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              706146     14.28%     73.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              595162     12.04%     85.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              287914      5.82%     91.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              181353      3.67%     94.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              152809      3.09%     97.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               99267      2.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4944895                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.339797                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    294                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                602                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          254                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               508                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           1045915                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           445818                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4108499                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1843773                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9603407                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                          4996838                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  253150                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               9915304                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  29116                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1393079                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 611085                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1578                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              15954502                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11435720                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            10789961                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2055414                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 480247                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  20937                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1214416                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   874603                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13429325                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           7899                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                168                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1705209                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             72                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              501                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     15247928                       # The number of ROB reads
system.cpu.rob.rob_writes                    22766941                       # The number of ROB writes
system.cpu.timesIdled                            2528                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      336                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     167                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1532                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12703                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        13365                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        27770                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4937                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1509                       # Transaction distribution
system.membus.trans_dist::CleanEvict               23                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6227                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6227                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4937                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        23867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  23867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       811072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  811072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11171                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11171    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11171                       # Request fanout histogram
system.membus.reqLayer0.occupancy            21000500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58021750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2498418500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              8135                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         7297                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3444                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4156                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6262                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6262                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3460                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4675                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            8                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        31811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 42175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       441856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1070400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1512256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1532                       # Total snoops (count)
system.tol2bus.snoopTraffic                     96576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            15937                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000063                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007921                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  15936     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              15937                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           23117000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          16412494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5190499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2498418500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2961                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  272                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3233                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2961                       # number of overall hits
system.l2.overall_hits::.cpu.data                 272                       # number of overall hits
system.l2.overall_hits::total                    3233                       # number of overall hits
system.l2.demand_misses::.cpu.inst                499                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              10665                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11164                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               499                       # number of overall misses
system.l2.overall_misses::.cpu.data             10665                       # number of overall misses
system.l2.overall_misses::total                 11164                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39294500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    874310000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        913604500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39294500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    874310000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       913604500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3460                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            10937                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14397                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3460                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           10937                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14397                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.144220                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.975130                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.775439                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.144220                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.975130                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.775439                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78746.492986                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81979.371777                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81834.871014                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78746.492986                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81979.371777                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81834.871014                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1509                       # number of writebacks
system.l2.writebacks::total                      1509                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         10665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11164                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        10665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11164                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34304500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    767660000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    801964500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34304500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    767660000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    801964500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.144220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.975130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.775439                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.144220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.975130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.775439                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68746.492986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71979.371777                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71834.871014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68746.492986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71979.371777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71834.871014                       # average overall mshr miss latency
system.l2.replacements                           1532                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         5788                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5788                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         5788                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5788                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3443                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3443                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3443                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3443                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                35                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    35                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            6227                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6227                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    527786000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     527786000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          6262                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6262                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.994411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.994411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84757.668219                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84757.668219                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         6227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    465516000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    465516000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.994411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.994411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74757.668219                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74757.668219                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2961                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2961                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          499                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              499                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39294500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39294500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.144220                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.144220                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78746.492986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78746.492986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          499                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          499                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34304500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34304500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.144220                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.144220                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68746.492986                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68746.492986                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           237                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               237                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4438                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4438                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    346524000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    346524000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4675                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4675                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.949305                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.949305                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78081.117621                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78081.117621                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4438                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4438                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    302144000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    302144000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.949305                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.949305                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68081.117621                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68081.117621                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2498418500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6422.994566                       # Cycle average of tags in use
system.l2.tags.total_refs                       27762                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11171                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.485185                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.686042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       471.214891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5946.093634                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.181460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.196014                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9638                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2328                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7009                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.294128                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    233323                       # Number of tag accesses
system.l2.tags.data_accesses                   233323                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2498418500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          31936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         682560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             714496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        31936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        96576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           96576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           10665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1509                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1509                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          12782486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         273196824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             285979311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     12782486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12782486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       38654853                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             38654853                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       38654853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         12782486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        273196824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            324634164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000856556500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           90                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           90                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               23471                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1395                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11164                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1509                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11164                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1509                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               90                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    132015000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   55820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               341340000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11825.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30575.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     9867                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1225                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11164                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1509                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    520.108039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   427.719772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   262.285978                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          122      7.85%      7.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          131      8.42%     16.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           93      5.98%     22.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           86      5.53%     27.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          752     48.36%     76.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           58      3.73%     79.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          124      7.97%     87.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      0.58%     88.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          180     11.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1555                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           90                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     122.355556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.957765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    292.662950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            64     71.11%     71.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      3.33%     74.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           20     22.22%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      2.22%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      1.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            90                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           90                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.466436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.134247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               70     77.78%     77.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.11%     78.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               18     20.00%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      1.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            90                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 714496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   95040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  714496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                96576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       285.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        38.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    285.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     38.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2498088500                       # Total gap between requests
system.mem_ctrls.avgGap                     197118.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       682560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        95040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 12782486.200770609081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 273196824.311059176922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 38040064.144577860832                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          499                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        10665                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1509                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13770000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    327570000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  55441832250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27595.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30714.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  36740776.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5490660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2918355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            42340200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            4040280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     196684800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        708677580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        362611680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1322763555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.440346                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    936226000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     83200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1478992500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5626320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2982870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            37370760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            3711420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     196684800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        527015160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        515590560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1288981890                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        515.919126                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1335656250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     83200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1079562250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2498418500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1606924                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1606924                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1606924                       # number of overall hits
system.cpu.icache.overall_hits::total         1606924                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3682                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3682                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3682                       # number of overall misses
system.cpu.icache.overall_misses::total          3682                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     89826499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89826499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     89826499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89826499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1610606                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1610606                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1610606                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1610606                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002286                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002286                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002286                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002286                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24396.115970                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24396.115970                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24396.115970                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24396.115970                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          471                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.230769                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3444                       # number of writebacks
system.cpu.icache.writebacks::total              3444                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          222                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          222                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          222                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          222                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3460                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3460                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3460                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3460                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     76768499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     76768499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     76768499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     76768499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002148                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002148                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002148                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002148                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 22187.427457                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22187.427457                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 22187.427457                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22187.427457                       # average overall mshr miss latency
system.cpu.icache.replacements                   3444                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1606924                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1606924                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3682                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3682                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     89826499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89826499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1610606                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1610606                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002286                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002286                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24396.115970                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24396.115970                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          222                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          222                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     76768499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     76768499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002148                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002148                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 22187.427457                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22187.427457                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2498418500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.994695                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1610384                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3460                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            465.428902                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.994695                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999668                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999668                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3224672                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3224672                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2498418500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2498418500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2498418500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2498418500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2498418500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4513651                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4513651                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4513707                       # number of overall hits
system.cpu.dcache.overall_hits::total         4513707                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35592                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35592                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35595                       # number of overall misses
system.cpu.dcache.overall_misses::total         35595                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2355256819                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2355256819                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2355256819                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2355256819                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4549243                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4549243                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4549302                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4549302                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007824                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007824                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007824                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007824                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66173.769920                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66173.769920                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66168.192696                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66168.192696                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       282372                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          471                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4452                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    63.425876                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   117.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5788                       # number of writebacks
system.cpu.dcache.writebacks::total              5788                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24650                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24650                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24650                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24650                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10945                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10945                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    893828979                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    893828979                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    894139479                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    894139479                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002405                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002405                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002406                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002406                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81687.897916                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81687.897916                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81693.876565                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81693.876565                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9921                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2840043                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2840043                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16640                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16640                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1068899000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1068899000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2856683                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2856683                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005825                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005825                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64236.718750                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64236.718750                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11968                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11968                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    356016500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    356016500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001635                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001635                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76202.161815                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76202.161815                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1673608                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1673608                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        18945                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        18945                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1286135321                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1286135321                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1692553                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1692553                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011193                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011193                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67887.850145                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67887.850145                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        12682                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12682                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6263                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6263                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    537596981                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    537596981                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003700                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003700                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85836.976050                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85836.976050                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           56                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            56                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           59                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           59                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.050847                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.050847                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       310500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       310500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050847                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050847                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       103500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       103500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           42                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           42                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        85000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        85000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           44                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           44                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.045455                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.045455                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        42500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        42500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2498418500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.604774                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4524730                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10945                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            413.406122                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   978.604774                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.955669                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955669                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          608                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          105                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9109709                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9109709                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2498418500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2498418500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
