# ğŸš€ SystemVerilog RISC-V RV32I Processor

\<div align="center"\>

\<img src="[https://img.shields.io/badge/Architecture-RISC--V\_RV32I-purple?style=for-the-badge\&logo=riscv](https://www.google.com/search?q=https://img.shields.io/badge/Architecture-RISC--V_RV32I-purple%3Fstyle%3Dfor-the-badge%26logo%3Driscv)" /\>
\<img src="[https://img.shields.io/badge/Language-SystemVerilog-green?style=for-the-badge\&logo=systemverilog](https://www.google.com/search?q=https://img.shields.io/badge/Language-SystemVerilog-green%3Fstyle%3Dfor-the-badge%26logo%3Dsystemverilog)" /\>
\<img src="[https://img.shields.io/badge/Implementation-Single\_Cycle-blue?style=for-the-badge](https://www.google.com/search?q=https://img.shields.io/badge/Implementation-Single_Cycle-blue%3Fstyle%3Dfor-the-badge)" /\>
\<img src="[https://img.shields.io/badge/Platform-Xilinx\_Vivado-red?style=for-the-badge\&logo=xilinx](https://www.google.com/search?q=https://img.shields.io/badge/Platform-Xilinx_Vivado-red%3Fstyle%3Dfor-the-badge%26logo%3Dxilinx)" /\>

**32-bit RISC-V Instruction Set Architecture (ISA) Implementation**<br>
ë‹¨ì¼ ì‚¬ì´í´(Single-Cycle) êµ¬ì¡°ì˜ CPU ì½”ì–´ì™€ ë©”ëª¨ë¦¬ ì„œë¸Œì‹œìŠ¤í…œì„ í†µí•©í•œ MCU ì„¤ê³„

\</div\>

-----

## ğŸ“– 1. í”„ë¡œì íŠ¸ ê°œìš” (Overview)

ì´ í”„ë¡œì íŠ¸ëŠ” **SystemVerilog**ë¥¼ ì‚¬ìš©í•˜ì—¬ **RISC-V RV32I (Base Integer Instruction Set)** ì•„í‚¤í…ì²˜ë¥¼ êµ¬í˜„í•œ í”„ë¡œì„¸ì„œ ì„¤ê³„ì…ë‹ˆë‹¤.
CPU ì½”ì–´(`CPU_RV32I`)ëŠ” **Control Unit**ê³¼ **DataPath**ë¡œ ë¶„ë¦¬ë˜ì–´ ì²´ê³„ì ìœ¼ë¡œ ì„¤ê³„ë˜ì—ˆìœ¼ë©°, ìµœìƒìœ„ ëª¨ë“ˆì¸ `MCU`ì—ì„œ ëª…ë ¹ì–´ ë©”ëª¨ë¦¬(ROM)ì™€ ë°ì´í„° ë©”ëª¨ë¦¬(RAM)ë¥¼ í†µí•©í•˜ì—¬ ì‹¤ì œ í”„ë¡œê·¸ë¨ ì‹¤í–‰ì´ ê°€ëŠ¥í•œ ì„ë² ë””ë“œ ì‹œìŠ¤í…œ êµ¬ì¡°ë¥¼ ê°–ì¶”ê³  ìˆìŠµë‹ˆë‹¤.

### âœ¨ í•µì‹¬ ê¸°ëŠ¥ (Key Features)

  * [cite_start]**Full RV32I Support:** ì‚°ìˆ /ë…¼ë¦¬ ì—°ì‚°, ë©”ëª¨ë¦¬ ì ‘ê·¼(Load/Store), ë¶„ê¸°(Branch), ì í”„(Jump) ë“± ê¸°ë³¸ ëª…ë ¹ì–´ ì…‹ ì§€ì›[cite: 362].
  * **Single-Cycle Microarchitecture:** ëª¨ë“  ëª…ë ¹ì–´ê°€ 1 í´ëŸ­ ì‚¬ì´í´ì— ì‹¤í–‰ë˜ëŠ” êµ¬ì¡°.
  * **Modular Design:** ì œì–´ ìœ ë‹›(Control Unit)ê³¼ ë°ì´í„° ì²˜ë¦¬ ìœ ë‹›(DataPath)ì˜ ëª…í™•í•œ ë¶„ë¦¬.
  * [cite_start]**Memory Subsystem:** Byte, Half-word, Word ë‹¨ìœ„ì˜ ì ‘ê·¼ ë° Sign Extensionì„ ì§€ì›í•˜ëŠ” RAM/ROM ì¸í„°í˜ì´ìŠ¤[cite: 160].

-----

## ğŸ—ï¸ 2. ì‹œìŠ¤í…œ ì•„í‚¤í…ì²˜ (System Architecture)

### 2.1 Top-Level MCU Diagram

MCUëŠ” CPU ì½”ì–´ë¥¼ ì¤‘ì‹¬ìœ¼ë¡œ ëª…ë ¹ì–´ ë©”ëª¨ë¦¬(ROM)ì™€ ë°ì´í„° ë©”ëª¨ë¦¬(RAM)ê°€ ì—°ê²°ëœ êµ¬ì¡°ì…ë‹ˆë‹¤.

```mermaid
graph TD
    subgraph "MCU (Micro Controller Unit)"
        ROM[Instruction Memory<br>(ROM)] -->|instrCode| CPU
        CPU[RISC-V CPU Core] -->|instrAddr| ROM
        
        CPU -->|busAddr / WData| RAM[Data Memory<br>(RAM)]
        CPU -->|we / strb| RAM
        RAM -->|busRData| CPU
    end
```

### 2.2 CPU Core Microarchitecture

CPU ë‚´ë¶€ëŠ” **Control Unit**ì´ ëª…ë ¹ì–´ë¥¼ í•´ì„í•˜ì—¬ ì œì–´ ì‹ í˜¸ë¥¼ ìƒì„±í•˜ê³ , **DataPath**ê°€ ì—°ì‚°ì„ ìˆ˜í–‰í•˜ëŠ” êµ¬ì¡°ì…ë‹ˆë‹¤.

```mermaid
graph LR
    Input[Instruction Code] -->|Opcode| CU[Control Unit]
    Input -->|rs1, rs2, rd, imm| DP[Data Path]
    
    subgraph "CPU_RV32I"
        CU -->|ALU Control| ALU[ALU]
        CU -->|RegWrite| RF[Register File]
        CU -->|Branch/Jump| PC[PC Logic]
        CU -->|ImmSel| EXT[Immediate Gen]
        
        RF <==> ALU
        EXT --> ALU
        ALU -->|Result| Output[Data Bus / PC]
    end
```

-----

## ğŸ’» 3. ìƒì„¸ ì„¤ê³„ ëª…ì„¸ (Design Details)

### [cite_start]3.1 Control Unit [cite: 1]

ëª…ë ¹ì–´ì˜ Opcodeë¥¼ í•´ë…í•˜ì—¬ Datapathì˜ MUX, ALU, Register File ë“±ì„ ì œì–´í•˜ëŠ” ì‹ í˜¸ë¥¼ ìƒì„±í•©ë‹ˆë‹¤.

  * [cite_start]**Opcode Decoding:** R-Type, I-Type, S-Type, B-Type, J-Type, U-Type ë“±ì„ íŒë³„í•©ë‹ˆë‹¤[cite: 6].
  * [cite_start]**ALU Control:** `funct3`, `funct7` í•„ë“œë¥¼ ê²°í•©í•˜ì—¬ ë§ì…ˆ, ëº„ì…ˆ, ë…¼ë¦¬ ì—°ì‚°, ì‹œí”„íŠ¸ ì—°ì‚° ë“±ì˜ êµ¬ì²´ì ì¸ ALU ë™ì‘ ì‹ í˜¸ë¥¼ ìƒì„±í•©ë‹ˆë‹¤[cite: 9].

### [cite_start]3.2 Data Path [cite: 290]

ë°ì´í„°ì˜ íë¦„ê³¼ ì—°ì‚°ì„ ë‹´ë‹¹í•˜ëŠ” í•µì‹¬ ëª¨ë“ˆì…ë‹ˆë‹¤.

  * [cite_start]**Register File:** 32ê°œì˜ 32-bit ë ˆì§€ìŠ¤í„°(`x0`\~`x31`)ë¥¼ í¬í•¨í•˜ë©°, `x0`ëŠ” í•­ìƒ 0ìœ¼ë¡œ ê³ ì •ë©ë‹ˆë‹¤[cite: 304].
  * [cite_start]**ALU (Arithmetic Logic Unit):** `ADD`, `SUB`, `SLL`, `SLT`, `XOR`, `OR`, `AND` ë“±ì˜ ì—°ì‚°ê³¼ ë¶„ê¸° ë¹„êµ(`BEQ`, `BNE` ë“±)ë¥¼ ìˆ˜í–‰í•©ë‹ˆë‹¤[cite: 309].
  * [cite_start]**Immediate Extender:** ëª…ë ¹ì–´ íƒ€ì…ì— ë”°ë¼ 12-bit ë˜ëŠ” 20-bit ìƒìˆ˜ë¥¼ 32-bitë¡œ ë¶€í˜¸ í™•ì¥(Sign Extension)í•©ë‹ˆë‹¤[cite: 332].
  * [cite_start]**PC Logic:** `JAL`, `JALR`, `Branch`ì— ì˜í•´ ë‹¤ìŒ í”„ë¡œê·¸ë¨ ì¹´ìš´í„°(PC) ê°’ì„ ê³„ì‚°í•©ë‹ˆë‹¤ [cite: 299-303].

### [cite_start]3.3 Memory Interface [cite: 160]

  * [cite_start]**ROM:** ì´ˆê¸°í™”ëœ í—¥ì‚¬ ì½”ë“œ(`code.mem` ë“±)ë¥¼ ë¡œë“œí•˜ì—¬ ëª…ë ¹ì–´ë¥¼ ì œê³µí•©ë‹ˆë‹¤[cite: 339].
  * **RAM:** `strb` (Strobe) ì‹ í˜¸ë¥¼ í†µí•´ Byte(8-bit), Half(16-bit), Word(32-bit) ë‹¨ìœ„ì˜ ì“°ê¸°/ì½ê¸°ë¥¼ ì§€ì›í•©ë‹ˆë‹¤. [cite_start]`LB`, `LBU` ë“±ì˜ ëª…ë ¹ì–´ë¥¼ ìœ„í•´ ë¶€í˜¸ í™•ì¥ ë¡œì§ì´ í¬í•¨ë˜ì–´ ìˆìŠµë‹ˆë‹¤[cite: 166].

-----

## ğŸ“œ 4. ì§€ì› ëª…ë ¹ì–´ ì…‹ (Supported ISA)

`defines.sv` ë° `ControlUnit.sv`ì— ì •ì˜ëœ ì§€ì› ëª…ë ¹ì–´ ëª©ë¡ì…ë‹ˆë‹¤.

| Type | Opcode | Instructions | Description |
| :---: | :---: | :--- | :--- |
| **R-Type** | `0110011` | ADD, SUB, SLL, SLT, SLTU, XOR, SRL, SRA, OR, AND | Register-Register ì‚°ìˆ /ë…¼ë¦¬ ì—°ì‚° |
| **I-Type** | `0010011` | ADDI, SLTI, SLTIU, XORI, ORI, ANDI, SLLI, SRLI, SRAI | Immediate ì‚°ìˆ /ë…¼ë¦¬ ì—°ì‚° |
| **I-Type** | `0000011` | LB, LH, LW, LBU, LHU | ë©”ëª¨ë¦¬ ë¡œë“œ (Load) |
| **I-Type** | `1100111` | JALR | ë ˆì§€ìŠ¤í„° ê¸°ë°˜ ì í”„ |
| **S-Type** | `0100011` | SB, SH, SW | ë©”ëª¨ë¦¬ ì €ì¥ (Store) |
| **B-Type** | `1100011` | BEQ, BNE, BLT, BGE, BLTU, BGEU | ì¡°ê±´ë¶€ ë¶„ê¸° (Branch) |
| **U-Type** | `0110111` | LUI, AUIPC | ìƒìœ„ ë¹„íŠ¸ ë¡œë“œ |
| **J-Type** | `1101111` | JAL | ì í”„ ë° ë§í¬ |

-----

## ğŸ“‚ 5. ë””ë ‰í† ë¦¬ êµ¬ì¡° (Directory Structure)

```text
ğŸ“¦ RISCV-RV32I-SystemVerilog
 â”£ ğŸ“‚ src
 â”ƒ â”£ ğŸ“‚ core
 â”ƒ â”ƒ â”£ ğŸ“œ CPU_RV32I.sv       # [Top] CPU Top Module
 â”ƒ â”ƒ â”£ ğŸ“œ ControlUnit.sv     # Control Logic
 â”ƒ â”ƒ â”£ ğŸ“œ DataPath.sv        # Datapath Logic
 â”ƒ â”ƒ â”£ ğŸ“œ alu.sv             # ALU Module
 â”ƒ â”ƒ â”£ ğŸ“œ RegisterFile.sv    # 32x32 Register File
 â”ƒ â”ƒ â”£ ğŸ“œ immExtend.sv       # Immediate Generator
 â”ƒ â”ƒ â”— ğŸ“œ defines.sv         # Opcode & Control Defines
 â”ƒ â”£ ğŸ“‚ memory
 â”ƒ â”ƒ â”£ ğŸ“œ ROM.sv             # Instruction Memory
 â”ƒ â”ƒ â”— ğŸ“œ RAM.sv             # Data Memory
 â”ƒ â”— ğŸ“œ MCU.sv               # [System Top] MCU Wrapper
 â”£ ğŸ“‚ sim
 â”ƒ â”— ğŸ“œ tb_rv32i.sv          # Testbench for MCU
 â”— ğŸ“œ README.md              # Project Documentation
```

-----

## ğŸš€ 6. ì‹¤í–‰ ë° ê²€ì¦ (Simulation & Verification)

### 6.1 í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ì‹¤í–‰ (`tb_rv32i.sv`)

[cite_start]ì œê³µëœ í…ŒìŠ¤íŠ¸ë²¤ì¹˜ëŠ” `MCU`ë¥¼ ì¸ìŠ¤í„´ìŠ¤í™”í•˜ê³  í´ëŸ­ê³¼ ë¦¬ì…‹ì„ ê³µê¸‰í•˜ì—¬ CPUì˜ ë™ì‘ì„ ê²€ì¦í•©ë‹ˆë‹¤[cite: 48].

1.  **ì´ˆê¸°í™”:** `reset` ì‹ í˜¸ë¥¼ ì¸ê°€í•˜ì—¬ PC ë° ë ˆì§€ìŠ¤í„°ë¥¼ ì´ˆê¸°í™”í•©ë‹ˆë‹¤.
2.  [cite_start]**ëª…ë ¹ì–´ ì‹¤í–‰:** `ROM`ì— ë‚´ì¥ëœ ì–´ì…ˆë¸”ë¦¬ ì½”ë“œ(ADD, AND, SW, LW ë“±)ê°€ ìˆœì°¨ì ìœ¼ë¡œ ì‹¤í–‰ë©ë‹ˆë‹¤[cite: 341].
3.  **ê²°ê³¼ í™•ì¸:** ì‹œë®¬ë ˆì´ì…˜ íŒŒí˜•(Waveform)ì„ í†µí•´ `busWData`(ë©”ëª¨ë¦¬ ì“°ê¸° ê°’) ë° `RD1`, `RD2`(ë ˆì§€ìŠ¤í„° ê°’) ë³€í™”ë¥¼ í™•ì¸í•©ë‹ˆë‹¤.

### 6.2 ì‹¤í–‰ ë°©ë²• (How to Run)

1.  **Vivado ì‹¤í–‰:** Xilinx Vivadoë¥¼ ì‹¤í–‰í•˜ê³  ìƒˆ í”„ë¡œì íŠ¸ë¥¼ ìƒì„±í•©ë‹ˆë‹¤.
2.  **ì†ŒìŠ¤ ì¶”ê°€:** `src` í´ë” ë‚´ì˜ ëª¨ë“  `.sv` íŒŒì¼ì„ Design Sourcesë¡œ ì¶”ê°€í•©ë‹ˆë‹¤.
3.  **ì‹œë®¬ë ˆì´ì…˜ ì„¤ì •:** `tb_rv32i.sv`ë¥¼ Simulation Sourceë¡œ ì¶”ê°€í•˜ê³  Top Moduleë¡œ ì„¤ì •í•©ë‹ˆë‹¤.
4.  **Run Simulation:** `Run Behavioral Simulation`ì„ í´ë¦­í•˜ì—¬ ë™ì‘ì„ ê²€ì¦í•©ë‹ˆë‹¤.

-----

\<div align="center"\>
\<i\>Designed with SystemVerilog for RISC-V Architecture Study\</i\>
\</div\>
