{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1702@licserver.mrt.ac.lk " "Can't contact license server \"1702@licserver.mrt.ac.lk\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1623309774188 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623309774193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623309774195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 10 12:52:53 2021 " "Processing started: Thu Jun 10 12:52:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623309774195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623309774195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MatrixMultiplier -c MatrixMultiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off MatrixMultiplier -c MatrixMultiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623309774195 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623309774635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623309774635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/controlunit/microcode.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/controlunit/microcode.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcode " "Found entity 1: microcode" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623309790791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623309790791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_rstld.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_rstld.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_RstLd " "Found entity 1: reg_RstLd" {  } { { "verilog_scripts/registers/reg_RstLd.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_RstLd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623309790793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623309790793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_rstincld.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_rstincld.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_RstIncLd " "Found entity 1: reg_RstIncLd" {  } { { "verilog_scripts/registers/reg_RstIncLd.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_RstIncLd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623309790796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623309790796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_rstinc.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_rstinc.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_RstInc " "Found entity 1: reg_RstInc" {  } { { "verilog_scripts/registers/reg_RstInc.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_RstInc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623309790799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623309790799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_id.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_ID " "Found entity 1: reg_ID" {  } { { "verilog_scripts/registers/reg_ID.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623309790801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623309790801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/registers/reg_ac.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/registers/reg_ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_AC " "Found entity 1: reg_AC" {  } { { "verilog_scripts/registers/reg_AC.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/registers/reg_AC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623309790804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623309790804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "verilog_scripts/buffer.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623309790806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623309790806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "verilog_scripts/ALU.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623309790809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623309790809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/mux/mux1_controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/mux/mux1_controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_ControlUnit " "Found entity 1: mux1_ControlUnit" {  } { { "verilog_scripts/Mux/mux1_ControlUnit.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/Mux/mux1_ControlUnit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623309790811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623309790811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/mux/mux2_controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/mux/mux2_controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_ControlUnit " "Found entity 1: mux2_ControlUnit" {  } { { "verilog_scripts/Mux/mux2_ControlUnit.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/Mux/mux2_ControlUnit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623309790813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623309790813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/controlunit/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/controlunit/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "verilog_scripts/ControlUnit/controller.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623309790817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623309790817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/testbenches/tb_microcode.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/testbenches/tb_microcode.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_microcode " "Found entity 1: tb_microcode" {  } { { "verilog_scripts/TestBenches/tb_microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/TestBenches/tb_microcode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623309790821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623309790821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_scripts/testbenches/tb_mux2_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_scripts/testbenches/tb_mux2_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mux2_CU " "Found entity 1: tb_mux2_CU" {  } { { "verilog_scripts/TestBenches/tb_mux2_CU.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/TestBenches/tb_mux2_CU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623309790823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623309790823 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microcode " "Elaborating entity \"microcode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623309790856 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "condition microcode.v(5) " "Output port \"condition\" at microcode.v(5) has no driver" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623309790857 "|microcode"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "jump_addr microcode.v(8) " "Output port \"jump_addr\" at microcode.v(8) has no driver" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623309790857 "|microcode"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BT microcode.v(6) " "Output port \"BT\" at microcode.v(6) has no driver" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623309790857 "|microcode"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[0\] GND " "Pin \"condition\[0\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|condition[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[1\] GND " "Pin \"condition\[1\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|condition[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BT GND " "Pin \"BT\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|BT"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[0\] VCC " "Pin \"OPs\[0\]\" is stuck at VCC" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[1\] VCC " "Pin \"OPs\[1\]\" is stuck at VCC" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[2\] VCC " "Pin \"OPs\[2\]\" is stuck at VCC" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[3\] VCC " "Pin \"OPs\[3\]\" is stuck at VCC" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[4\] GND " "Pin \"OPs\[4\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[5\] GND " "Pin \"OPs\[5\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[6\] GND " "Pin \"OPs\[6\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[7\] GND " "Pin \"OPs\[7\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[8\] GND " "Pin \"OPs\[8\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[9\] GND " "Pin \"OPs\[9\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[10\] GND " "Pin \"OPs\[10\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[11\] GND " "Pin \"OPs\[11\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[12\] GND " "Pin \"OPs\[12\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[13\] GND " "Pin \"OPs\[13\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[14\] GND " "Pin \"OPs\[14\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[15\] GND " "Pin \"OPs\[15\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[16\] GND " "Pin \"OPs\[16\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[17\] GND " "Pin \"OPs\[17\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[18\] GND " "Pin \"OPs\[18\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[19\] GND " "Pin \"OPs\[19\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[20\] GND " "Pin \"OPs\[20\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[21\] GND " "Pin \"OPs\[21\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[22\] GND " "Pin \"OPs\[22\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[23\] GND " "Pin \"OPs\[23\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[24\] GND " "Pin \"OPs\[24\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[25\] GND " "Pin \"OPs\[25\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[26\] GND " "Pin \"OPs\[26\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[27\] GND " "Pin \"OPs\[27\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[28\] GND " "Pin \"OPs\[28\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[29\] GND " "Pin \"OPs\[29\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[30\] GND " "Pin \"OPs\[30\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[31\] GND " "Pin \"OPs\[31\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[32\] GND " "Pin \"OPs\[32\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[33\] GND " "Pin \"OPs\[33\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[34\] GND " "Pin \"OPs\[34\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[35\] GND " "Pin \"OPs\[35\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[36\] GND " "Pin \"OPs\[36\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[37\] GND " "Pin \"OPs\[37\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[38\] GND " "Pin \"OPs\[38\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[39\] GND " "Pin \"OPs\[39\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[40\] GND " "Pin \"OPs\[40\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[41\] GND " "Pin \"OPs\[41\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[42\] GND " "Pin \"OPs\[42\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[43\] GND " "Pin \"OPs\[43\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[44\] GND " "Pin \"OPs\[44\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[45\] GND " "Pin \"OPs\[45\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[46\] GND " "Pin \"OPs\[46\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[47\] GND " "Pin \"OPs\[47\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[48\] GND " "Pin \"OPs\[48\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[49\] GND " "Pin \"OPs\[49\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPs\[50\] GND " "Pin \"OPs\[50\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|OPs[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jump_addr\[0\] GND " "Pin \"jump_addr\[0\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|jump_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jump_addr\[1\] GND " "Pin \"jump_addr\[1\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|jump_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jump_addr\[2\] GND " "Pin \"jump_addr\[2\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|jump_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jump_addr\[3\] GND " "Pin \"jump_addr\[3\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|jump_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jump_addr\[4\] GND " "Pin \"jump_addr\[4\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|jump_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jump_addr\[5\] GND " "Pin \"jump_addr\[5\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|jump_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jump_addr\[6\] GND " "Pin \"jump_addr\[6\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|jump_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jump_addr\[7\] GND " "Pin \"jump_addr\[7\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|jump_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jump_addr\[8\] GND " "Pin \"jump_addr\[8\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|jump_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jump_addr\[9\] GND " "Pin \"jump_addr\[9\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|jump_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jump_addr\[10\] GND " "Pin \"jump_addr\[10\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|jump_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jump_addr\[11\] GND " "Pin \"jump_addr\[11\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|jump_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jump_addr\[12\] GND " "Pin \"jump_addr\[12\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|jump_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jump_addr\[13\] GND " "Pin \"jump_addr\[13\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|jump_addr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jump_addr\[14\] GND " "Pin \"jump_addr\[14\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|jump_addr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jump_addr\[15\] GND " "Pin \"jump_addr\[15\]\" is stuck at GND" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623309791294 "|microcode|jump_addr[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623309791294 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623309791485 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623309791485 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[0\] " "No output dependent on input pin \"reg_out\[0\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623309791530 "|microcode|reg_out[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[1\] " "No output dependent on input pin \"reg_out\[1\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623309791530 "|microcode|reg_out[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[2\] " "No output dependent on input pin \"reg_out\[2\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623309791530 "|microcode|reg_out[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[3\] " "No output dependent on input pin \"reg_out\[3\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623309791530 "|microcode|reg_out[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[4\] " "No output dependent on input pin \"reg_out\[4\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623309791530 "|microcode|reg_out[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[5\] " "No output dependent on input pin \"reg_out\[5\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623309791530 "|microcode|reg_out[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[6\] " "No output dependent on input pin \"reg_out\[6\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623309791530 "|microcode|reg_out[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[7\] " "No output dependent on input pin \"reg_out\[7\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623309791530 "|microcode|reg_out[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[8\] " "No output dependent on input pin \"reg_out\[8\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623309791530 "|microcode|reg_out[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[9\] " "No output dependent on input pin \"reg_out\[9\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623309791530 "|microcode|reg_out[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[10\] " "No output dependent on input pin \"reg_out\[10\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623309791530 "|microcode|reg_out[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[11\] " "No output dependent on input pin \"reg_out\[11\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623309791530 "|microcode|reg_out[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[12\] " "No output dependent on input pin \"reg_out\[12\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623309791530 "|microcode|reg_out[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[13\] " "No output dependent on input pin \"reg_out\[13\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623309791530 "|microcode|reg_out[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[14\] " "No output dependent on input pin \"reg_out\[14\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623309791530 "|microcode|reg_out[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_out\[15\] " "No output dependent on input pin \"reg_out\[15\]\"" {  } { { "verilog_scripts/ControlUnit/microcode.v" "" { Text "E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit/microcode.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623309791530 "|microcode|reg_out[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1623309791530 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623309791532 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623309791532 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623309791532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623309791578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 10 12:53:11 2021 " "Processing ended: Thu Jun 10 12:53:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623309791578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623309791578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623309791578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623309791578 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1702@licserver.mrt.ac.lk " "Can't contact license server \"1702@licserver.mrt.ac.lk\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1623309792962 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1623309793203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623309793204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 10 12:53:12 2021 " "Processing started: Thu Jun 10 12:53:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623309793204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1623309793204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MatrixMultiplier -c MatrixMultiplier " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MatrixMultiplier -c MatrixMultiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1623309793204 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1623309793333 ""}
{ "Info" "0" "" "Project  = MatrixMultiplier" {  } {  } 0 0 "Project  = MatrixMultiplier" 0 0 "Fitter" 0 0 1623309793334 ""}
{ "Info" "0" "" "Revision = MatrixMultiplier" {  } {  } 0 0 "Revision = MatrixMultiplier" 0 0 "Fitter" 0 0 1623309793335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1623309793395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1623309793396 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "MatrixMultiplier EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design MatrixMultiplier" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1623309793678 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1623309793678 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1623309793746 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1623309793746 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1623309793936 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1623309793943 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1623309794157 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1623309794157 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1623309794157 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1623309794157 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/fpga/MatrixMultiplier/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1623309794159 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/fpga/MatrixMultiplier/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1623309794159 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/fpga/MatrixMultiplier/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1623309794159 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/fpga/MatrixMultiplier/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1623309794159 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/fpga/MatrixMultiplier/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1623309794159 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1623309794159 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1623309794161 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "86 86 " "No exact pin location assignment(s) for 86 pins of 86 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1623309794502 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MatrixMultiplier.sdc " "Synopsys Design Constraints File file not found: 'MatrixMultiplier.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1623309794658 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1623309794659 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1623309794659 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1623309794660 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1623309794660 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1623309794660 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1623309794661 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1623309794662 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1623309794663 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1623309794663 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1623309794664 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1623309794665 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1623309794665 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1623309794665 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1623309794665 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1623309794665 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1623309794666 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1623309794666 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "86 unused 2.5V 16 70 0 " "Number of I/O pins in group: 86 (unused VREF, 2.5V VCCIO, 16 input, 70 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1623309794668 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1623309794668 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1623309794668 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 13 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1623309794668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1623309794668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1623309794668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1623309794668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1623309794668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1623309794668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1623309794668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1623309794668 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1623309794668 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1623309794668 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623309794730 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1623309794733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1623309795562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623309795582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1623309795593 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1623309795726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623309795727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1623309796068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "E:/fpga/MatrixMultiplier/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1623309796494 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1623309796494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1623309796522 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1623309796522 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1623309796522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623309796525 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1623309796677 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1623309796684 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1623309796881 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1623309796881 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1623309797312 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623309797752 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/fpga/MatrixMultiplier/output_files/MatrixMultiplier.fit.smsg " "Generated suppressed messages file E:/fpga/MatrixMultiplier/output_files/MatrixMultiplier.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1623309798170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5238 " "Peak virtual memory: 5238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623309798500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 10 12:53:18 2021 " "Processing ended: Thu Jun 10 12:53:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623309798500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623309798500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623309798500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1623309798500 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1702@licserver.mrt.ac.lk " "Can't contact license server \"1702@licserver.mrt.ac.lk\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Fitter" 0 -1 1623309799824 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1623309799829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623309799829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 10 12:53:19 2021 " "Processing started: Thu Jun 10 12:53:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623309799829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1623309799829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MatrixMultiplier -c MatrixMultiplier " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MatrixMultiplier -c MatrixMultiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1623309799830 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1623309800203 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1623309800687 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1623309800716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623309800892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 10 12:53:20 2021 " "Processing ended: Thu Jun 10 12:53:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623309800892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623309800892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623309800892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1623309800892 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1623309801535 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1702@licserver.mrt.ac.lk " "Can't contact license server \"1702@licserver.mrt.ac.lk\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Assembler" 0 -1 1623309802151 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1623309802343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623309802344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 10 12:53:21 2021 " "Processing started: Thu Jun 10 12:53:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623309802344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1623309802344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MatrixMultiplier -c MatrixMultiplier " "Command: quartus_sta MatrixMultiplier -c MatrixMultiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1623309802344 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1623309802491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1623309802840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1623309802840 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1623309802917 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1623309802917 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MatrixMultiplier.sdc " "Synopsys Design Constraints File file not found: 'MatrixMultiplier.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1623309803136 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1623309803136 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1623309803136 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1623309803137 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1623309803137 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1623309803138 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1623309803139 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1623309803147 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1623309803149 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623309803150 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623309803160 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623309803162 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623309803165 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623309803172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623309803174 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1623309803181 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1623309803215 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1623309803645 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1623309803720 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1623309803720 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1623309803720 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1623309803721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623309803722 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623309803726 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623309803728 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623309803737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623309803739 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623309803741 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1623309803744 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1623309803833 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1623309803833 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1623309803833 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1623309803834 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623309803836 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623309803843 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623309803847 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623309803850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1623309803851 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1623309804409 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1623309804409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623309804471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 10 12:53:24 2021 " "Processing ended: Thu Jun 10 12:53:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623309804471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623309804471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623309804471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1623309804471 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1702@licserver.mrt.ac.lk " "Can't contact license server \"1702@licserver.mrt.ac.lk\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Timing Analyzer" 0 -1 1623309805771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1623309805776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623309805776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 10 12:53:25 2021 " "Processing started: Thu Jun 10 12:53:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623309805776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1623309805776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MatrixMultiplier -c MatrixMultiplier " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MatrixMultiplier -c MatrixMultiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1623309805777 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1623309806337 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MatrixMultiplier_6_1200mv_85c_slow.vo E:/fpga/MatrixMultiplier/simulation/modelsim/ simulation " "Generated file MatrixMultiplier_6_1200mv_85c_slow.vo in folder \"E:/fpga/MatrixMultiplier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1623309806478 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MatrixMultiplier_6_1200mv_0c_slow.vo E:/fpga/MatrixMultiplier/simulation/modelsim/ simulation " "Generated file MatrixMultiplier_6_1200mv_0c_slow.vo in folder \"E:/fpga/MatrixMultiplier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1623309806539 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MatrixMultiplier_min_1200mv_0c_fast.vo E:/fpga/MatrixMultiplier/simulation/modelsim/ simulation " "Generated file MatrixMultiplier_min_1200mv_0c_fast.vo in folder \"E:/fpga/MatrixMultiplier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1623309806590 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MatrixMultiplier.vo E:/fpga/MatrixMultiplier/simulation/modelsim/ simulation " "Generated file MatrixMultiplier.vo in folder \"E:/fpga/MatrixMultiplier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1623309806627 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MatrixMultiplier_6_1200mv_85c_v_slow.sdo E:/fpga/MatrixMultiplier/simulation/modelsim/ simulation " "Generated file MatrixMultiplier_6_1200mv_85c_v_slow.sdo in folder \"E:/fpga/MatrixMultiplier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1623309806664 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MatrixMultiplier_6_1200mv_0c_v_slow.sdo E:/fpga/MatrixMultiplier/simulation/modelsim/ simulation " "Generated file MatrixMultiplier_6_1200mv_0c_v_slow.sdo in folder \"E:/fpga/MatrixMultiplier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1623309806697 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MatrixMultiplier_min_1200mv_0c_v_fast.sdo E:/fpga/MatrixMultiplier/simulation/modelsim/ simulation " "Generated file MatrixMultiplier_min_1200mv_0c_v_fast.sdo in folder \"E:/fpga/MatrixMultiplier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1623309806727 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MatrixMultiplier_v.sdo E:/fpga/MatrixMultiplier/simulation/modelsim/ simulation " "Generated file MatrixMultiplier_v.sdo in folder \"E:/fpga/MatrixMultiplier/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1623309806756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623309806848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 10 12:53:26 2021 " "Processing ended: Thu Jun 10 12:53:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623309806848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623309806848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623309806848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1623309806848 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 110 s " "Quartus Prime Full Compilation was successful. 0 errors, 110 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1623309807644 ""}
