{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616100010882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616100010882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 19 04:40:10 2021 " "Processing started: Fri Mar 19 04:40:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616100010882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616100010882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i281_CPU -c i281_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off i281_CPU -c i281_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616100010882 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616100010985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616100010985 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Serial_slow.bdf " "Can't analyze file -- file output_files/Serial_slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616100015269 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Serial_slow.bdf " "Can't analyze file -- file Serial_slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616100015269 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/1024_Slow.bdf " "Can't analyze file -- file output_files/1024_Slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616100015269 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_8_and_16.bdf " "Can't analyze file -- file Clock_divider_8_and_16.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616100015270 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_1024.bdf " "Can't analyze file -- file Clock_divider_1024.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616100015270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_dividers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Clock_dividers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_dividers " "Found entity 1: Clock_dividers" {  } { { "Clock_dividers.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/Clock_dividers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616100015271 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_4_and_16.bdf " "Can't analyze file -- file Clock_divider_4_and_16.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616100015271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_divider_512.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Clock_divider_512.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_512 " "Found entity 1: Clock_divider_512" {  } { { "Clock_divider_512.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/Clock_divider_512.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616100015271 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Clock_divider_4_8_and_32.bdf " "Can't analyze file -- file output_files/Clock_divider_4_8_and_32.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616100015272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_divider_4_16_and_64.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Clock_divider_4_16_and_64.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_4_16_and_64 " "Found entity 1: Clock_divider_4_16_and_64" {  } { { "Clock_divider_4_16_and_64.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/Clock_divider_4_16_and_64.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616100015272 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i281_CPU.bdf 1 1 " "Using design file i281_CPU.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 i281_CPU " "Found entity 1: i281_CPU" {  } { { "i281_CPU.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/i281_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015306 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i281_CPU " "Elaborating entity \"i281_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616100015307 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ProgramCounter.bdf 1 1 " "Using design file ProgramCounter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/ProgramCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015309 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:inst17 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:inst17\"" {  } { { "i281_CPU.bdf" "inst17" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/i281_CPU.bdf" { { 1472 2768 3000 1600 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015309 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Block3.bdf 1 1 " "Using design file Block3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Found entity 1: Block3" {  } { { "Block3.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/Block3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015310 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block3 ProgramCounter:inst17\|Block3:inst1 " "Elaborating entity \"Block3\" for hierarchy \"ProgramCounter:inst17\|Block3:inst1\"" {  } { { "ProgramCounter.bdf" "inst1" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/ProgramCounter.bdf" { { 184 264 360 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_dividers Clock_dividers:inst4 " "Elaborating entity \"Clock_dividers\" for hierarchy \"Clock_dividers:inst4\"" {  } { { "i281_CPU.bdf" "inst4" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/i281_CPU.bdf" { { 208 240 480 336 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_4_16_and_64 Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4 " "Elaborating entity \"Clock_divider_4_16_and_64\" for hierarchy \"Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\"" {  } { { "Clock_dividers.bdf" "inst4" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/Clock_dividers.bdf" { { 264 800 968 360 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_512 Clock_dividers:inst4\|Clock_divider_512:inst " "Elaborating entity \"Clock_divider_512\" for hierarchy \"Clock_dividers:inst4\|Clock_divider_512:inst\"" {  } { { "Clock_dividers.bdf" "inst" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/Clock_dividers.bdf" { { 264 576 728 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015312 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Control_FSM.bdf 1 1 " "Using design file Control_FSM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Control_FSM " "Found entity 1: Control_FSM" {  } { { "Control_FSM.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/Control_FSM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015314 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_FSM Control_FSM:inst23 " "Elaborating entity \"Control_FSM\" for hierarchy \"Control_FSM:inst23\"" {  } { { "i281_CPU.bdf" "inst23" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/i281_CPU.bdf" { { 32 3576 3896 544 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015315 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "NOOP " "Pin \"NOOP\" not connected" {  } { { "Control_FSM.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/Control_FSM.bdf" { { 112 656 672 280 "NOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1616100015315 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CARRY_FLAG " "Pin \"CARRY_FLAG\" not connected" {  } { { "Control_FSM.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/Control_FSM.bdf" { { 112 904 920 280 "CARRY_FLAG" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1616100015315 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.bdf 1 1 " "Using design file ALU.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015317 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst6 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst6\"" {  } { { "i281_CPU.bdf" "inst6" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/i281_CPU.bdf" { { 672 3144 3432 832 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015317 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Flag_Registers.bdf 1 1 " "Using design file Flag_Registers.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Flag_Registers " "Found entity 1: Flag_Registers" {  } { { "Flag_Registers.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/Flag_Registers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015318 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flag_Registers ALU:inst6\|Flag_Registers:inst1 " "Elaborating entity \"Flag_Registers\" for hierarchy \"ALU:inst6\|Flag_Registers:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/ALU.bdf" { { 560 1472 1704 720 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015318 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_Flag_Calculator.bdf 1 1 " "Using design file ALU_Flag_Calculator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Flag_Calculator " "Found entity 1: ALU_Flag_Calculator" {  } { { "ALU_Flag_Calculator.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/ALU_Flag_Calculator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015320 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Flag_Calculator ALU:inst6\|ALU_Flag_Calculator:inst3 " "Elaborating entity \"ALU_Flag_Calculator\" for hierarchy \"ALU:inst6\|ALU_Flag_Calculator:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/ALU.bdf" { { 344 1168 1376 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015320 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8WidWideBusMux.bdf 1 1 " "Using design file 8WidWideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8WidWideBusMux " "Found entity 1: 8WidWideBusMux" {  } { { "8WidWideBusMux.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/8WidWideBusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015322 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8WidWideBusMux ALU:inst6\|8WidWideBusMux:inst4 " "Elaborating entity \"8WidWideBusMux\" for hierarchy \"ALU:inst6\|8WidWideBusMux:inst4\"" {  } { { "ALU.bdf" "inst4" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/ALU.bdf" { { 328 872 1056 424 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015322 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ShiftNoDff.bdf 1 1 " "Using design file ShiftNoDff.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftNoDff " "Found entity 1: ShiftNoDff" {  } { { "ShiftNoDff.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/ShiftNoDff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015325 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftNoDff ALU:inst6\|ShiftNoDff:inst " "Elaborating entity \"ShiftNoDff\" for hierarchy \"ALU:inst6\|ShiftNoDff:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/ALU.bdf" { { 232 464 728 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015325 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bitAdder.bdf 1 1 " "Using design file 8bitAdder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bitAdder " "Found entity 1: 8bitAdder" {  } { { "8bitAdder.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/8bitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015328 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitAdder ALU:inst6\|8bitAdder:inst5 " "Elaborating entity \"8bitAdder\" for hierarchy \"ALU:inst6\|8bitAdder:inst5\"" {  } { { "ALU.bdf" "inst5" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/ALU.bdf" { { 448 440 720 544 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015328 ""}
{ "Warning" "WSGN_SEARCH_FILE" "FullAdder.bdf 1 1 " "Using design file FullAdder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/FullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015329 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU:inst6\|8bitAdder:inst5\|FullAdder:inst32 " "Elaborating entity \"FullAdder\" for hierarchy \"ALU:inst6\|8bitAdder:inst5\|FullAdder:inst32\"" {  } { { "8bitAdder.bdf" "inst32" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/8bitAdder.bdf" { { 592 592 688 688 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015330 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4x8BitRegisters.bdf 1 1 " "Using design file 4x8BitRegisters.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4x8BitRegisters " "Found entity 1: 4x8BitRegisters" {  } { { "4x8BitRegisters.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/4x8BitRegisters.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015333 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4x8BitRegisters 4x8BitRegisters:inst " "Elaborating entity \"4x8BitRegisters\" for hierarchy \"4x8BitRegisters:inst\"" {  } { { "i281_CPU.bdf" "inst" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/i281_CPU.bdf" { { 672 2456 2776 832 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015333 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Registers8bit.bdf 1 1 " "Using design file Registers8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Registers8bit " "Found entity 1: Registers8bit" {  } { { "Registers8bit.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/Registers8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015334 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers8bit 4x8BitRegisters:inst\|Registers8bit:A " "Elaborating entity \"Registers8bit\" for hierarchy \"4x8BitRegisters:inst\|Registers8bit:A\"" {  } { { "4x8BitRegisters.bdf" "A" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/4x8BitRegisters.bdf" { { 160 816 1088 288 "A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015334 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2BitDecoderWithEnable.bdf 1 1 " "Using design file 2BitDecoderWithEnable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2BitDecoderWithEnable " "Found entity 1: 2BitDecoderWithEnable" {  } { { "2BitDecoderWithEnable.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/2BitDecoderWithEnable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015337 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2BitDecoderWithEnable 4x8BitRegisters:inst\|2BitDecoderWithEnable:inst " "Elaborating entity \"2BitDecoderWithEnable\" for hierarchy \"4x8BitRegisters:inst\|2BitDecoderWithEnable:inst\"" {  } { { "4x8BitRegisters.bdf" "inst" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/4x8BitRegisters.bdf" { { 752 224 528 848 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015338 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8wide4to1BusMUX.bdf 1 1 " "Using design file 8wide4to1BusMUX.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8wide4to1BusMUX " "Found entity 1: 8wide4to1BusMUX" {  } { { "8wide4to1BusMUX.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/8wide4to1BusMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015344 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8wide4to1BusMUX 4x8BitRegisters:inst\|8wide4to1BusMUX:inst5 " "Elaborating entity \"8wide4to1BusMUX\" for hierarchy \"4x8BitRegisters:inst\|8wide4to1BusMUX:inst5\"" {  } { { "4x8BitRegisters.bdf" "inst5" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/4x8BitRegisters.bdf" { { 664 1376 1592 792 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015344 ""}
{ "Warning" "WSGN_SEARCH_FILE" "IMEM.bdf 1 1 " "Using design file IMEM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/IMEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015361 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:inst22 " "Elaborating entity \"IMEM\" for hierarchy \"IMEM:inst22\"" {  } { { "i281_CPU.bdf" "inst22" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/i281_CPU.bdf" { { 1040 1360 1744 1200 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015361 ""}
{ "Warning" "WSGN_SEARCH_FILE" "16Wide4To1BusMux.bdf 1 1 " "Using design file 16Wide4To1BusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 16Wide4To1BusMux " "Found entity 1: 16Wide4To1BusMux" {  } { { "16Wide4To1BusMux.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/16Wide4To1BusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015362 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16Wide4To1BusMux IMEM:inst22\|16Wide4To1BusMux:inst252 " "Elaborating entity \"16Wide4To1BusMux\" for hierarchy \"IMEM:inst22\|16Wide4To1BusMux:inst252\"" {  } { { "IMEM.bdf" "inst252" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/IMEM.bdf" { { 280 2344 2576 408 "inst252" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015362 ""}
{ "Warning" "WSGN_SEARCH_FILE" "SixteenWideBusMux.bdf 1 1 " "Using design file SixteenWideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SixteenWideBusMux " "Found entity 1: SixteenWideBusMux" {  } { { "SixteenWideBusMux.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/SixteenWideBusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015364 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenWideBusMux IMEM:inst22\|16Wide4To1BusMux:inst252\|SixteenWideBusMux:inst10 " "Elaborating entity \"SixteenWideBusMux\" for hierarchy \"IMEM:inst22\|16Wide4To1BusMux:inst252\|SixteenWideBusMux:inst10\"" {  } { { "16Wide4To1BusMux.bdf" "inst10" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/16Wide4To1BusMux.bdf" { { 56 184 376 152 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015364 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ReadOnly_16x16_Register_File_Low.bdf 1 1 " "Using design file ReadOnly_16x16_Register_File_Low.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ReadOnly_16x16_Register_File_Low " "Found entity 1: ReadOnly_16x16_Register_File_Low" {  } { { "ReadOnly_16x16_Register_File_Low.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/ReadOnly_16x16_Register_File_Low.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015377 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReadOnly_16x16_Register_File_Low IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2 " "Elaborating entity \"ReadOnly_16x16_Register_File_Low\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\"" {  } { { "IMEM.bdf" "inst2" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/IMEM.bdf" { { 392 1832 2128 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015378 ""}
{ "Warning" "WSGN_SEARCH_FILE" "C16to1BusMUX.bdf 1 1 " "Using design file C16to1BusMUX.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 C16to1BusMUX " "Found entity 1: C16to1BusMUX" {  } { { "C16to1BusMUX.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/C16to1BusMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015380 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C16to1BusMUX IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|C16to1BusMUX:inst35 " "Elaborating entity \"C16to1BusMUX\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|C16to1BusMUX:inst35\"" {  } { { "ReadOnly_16x16_Register_File_Low.bdf" "inst35" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/ReadOnly_16x16_Register_File_Low.bdf" { { 56 2104 2368 376 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015380 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Registers16bit.bdf 1 1 " "Using design file Registers16bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Registers16bit " "Found entity 1: Registers16bit" {  } { { "Registers16bit.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/Registers16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015458 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers16bit IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|Registers16bit:inst22 " "Elaborating entity \"Registers16bit\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|Registers16bit:inst22\"" {  } { { "ReadOnly_16x16_Register_File_Low.bdf" "inst22" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/ReadOnly_16x16_Register_File_Low.bdf" { { 456 1136 1424 584 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015458 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ONES.v 1 1 " "Using design file ONES.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ONES " "Found entity 1: ONES" {  } { { "ONES.v" "" { Text "/home/aiman/Downloads/i281_CPU_Hardware/ONES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015468 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONES IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|ONES:inst1 " "Elaborating entity \"ONES\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|ONES:inst1\"" {  } { { "ReadOnly_16x16_Register_File_Low.bdf" "inst1" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/ReadOnly_16x16_Register_File_Low.bdf" { { 16 0 192 96 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015468 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4to16DecoderWithEnable.bdf 1 1 " "Using design file 4to16DecoderWithEnable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4to16DecoderWithEnable " "Found entity 1: 4to16DecoderWithEnable" {  } { { "4to16DecoderWithEnable.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/4to16DecoderWithEnable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015470 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4to16DecoderWithEnable IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|4to16DecoderWithEnable:inst37 " "Elaborating entity \"4to16DecoderWithEnable\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|4to16DecoderWithEnable:inst37\"" {  } { { "ReadOnly_16x16_Register_File_Low.bdf" "inst37" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/ReadOnly_16x16_Register_File_Low.bdf" { { 104 -136 176 200 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015470 ""}
{ "Warning" "WSGN_SEARCH_FILE" "BIOS_Hardcoded_Low.v 1 1 " "Using design file BIOS_Hardcoded_Low.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BIOS_Hardcoded_Low " "Found entity 1: BIOS_Hardcoded_Low" {  } { { "BIOS_Hardcoded_Low.v" "" { Text "/home/aiman/Downloads/i281_CPU_Hardware/BIOS_Hardcoded_Low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015476 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIOS_Hardcoded_Low IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|BIOS_Hardcoded_Low:inst " "Elaborating entity \"BIOS_Hardcoded_Low\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|BIOS_Hardcoded_Low:inst\"" {  } { { "ReadOnly_16x16_Register_File_Low.bdf" "inst" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/ReadOnly_16x16_Register_File_Low.bdf" { { 1568 -144 0 1872 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015476 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2to4DecoderWithEnable.bdf 1 1 " "Using design file 2to4DecoderWithEnable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2to4DecoderWithEnable " "Found entity 1: 2to4DecoderWithEnable" {  } { { "2to4DecoderWithEnable.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/2to4DecoderWithEnable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015601 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2to4DecoderWithEnable IMEM:inst22\|2to4DecoderWithEnable:inst7 " "Elaborating entity \"2to4DecoderWithEnable\" for hierarchy \"IMEM:inst22\|2to4DecoderWithEnable:inst7\"" {  } { { "IMEM.bdf" "inst7" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/IMEM.bdf" { { 544 1000 1304 640 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015601 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ReadOnly_16x16_Register_File_High.bdf 1 1 " "Using design file ReadOnly_16x16_Register_File_High.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ReadOnly_16x16_Register_File_High " "Found entity 1: ReadOnly_16x16_Register_File_High" {  } { { "ReadOnly_16x16_Register_File_High.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/ReadOnly_16x16_Register_File_High.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015602 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReadOnly_16x16_Register_File_High IMEM:inst22\|ReadOnly_16x16_Register_File_High:inst251 " "Elaborating entity \"ReadOnly_16x16_Register_File_High\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_High:inst251\"" {  } { { "IMEM.bdf" "inst251" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/IMEM.bdf" { { 592 1832 2128 752 "inst251" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015602 ""}
{ "Warning" "WSGN_SEARCH_FILE" "BIOS_Hardcoded_High.v 1 1 " "Using design file BIOS_Hardcoded_High.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BIOS_Hardcoded_High " "Found entity 1: BIOS_Hardcoded_High" {  } { { "BIOS_Hardcoded_High.v" "" { Text "/home/aiman/Downloads/i281_CPU_Hardware/BIOS_Hardcoded_High.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015694 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIOS_Hardcoded_High IMEM:inst22\|ReadOnly_16x16_Register_File_High:inst251\|BIOS_Hardcoded_High:inst " "Elaborating entity \"BIOS_Hardcoded_High\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_High:inst251\|BIOS_Hardcoded_High:inst\"" {  } { { "ReadOnly_16x16_Register_File_High.bdf" "inst" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/ReadOnly_16x16_Register_File_High.bdf" { { 1576 -560 -416 1880 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015694 ""}
{ "Warning" "WSGN_SEARCH_FILE" "IMEM_low.bdf 1 1 " "Using design file IMEM_low.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_low " "Found entity 1: IMEM_low" {  } { { "IMEM_low.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/IMEM_low.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015820 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM_low IMEM:inst22\|IMEM_low:inst5 " "Elaborating entity \"IMEM_low\" for hierarchy \"IMEM:inst22\|IMEM_low:inst5\"" {  } { { "IMEM.bdf" "inst5" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/IMEM.bdf" { { 888 1832 2128 1048 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015820 ""}
{ "Warning" "WSGN_SEARCH_FILE" "User_Code_Low.v 1 1 " "Using design file User_Code_Low.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 User_Code_Low " "Found entity 1: User_Code_Low" {  } { { "User_Code_Low.v" "" { Text "/home/aiman/Downloads/i281_CPU_Hardware/User_Code_Low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100015910 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100015910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "User_Code_Low IMEM:inst22\|IMEM_low:inst5\|User_Code_Low:inst3 " "Elaborating entity \"User_Code_Low\" for hierarchy \"IMEM:inst22\|IMEM_low:inst5\|User_Code_Low:inst3\"" {  } { { "IMEM_low.bdf" "inst3" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/IMEM_low.bdf" { { 1920 496 640 2224 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100015911 ""}
{ "Warning" "WSGN_SEARCH_FILE" "IMEM_high.bdf 1 1 " "Using design file IMEM_high.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_high " "Found entity 1: IMEM_high" {  } { { "IMEM_high.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/IMEM_high.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100016034 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100016034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM_high IMEM:inst22\|IMEM_high:inst1 " "Elaborating entity \"IMEM_high\" for hierarchy \"IMEM:inst22\|IMEM_high:inst1\"" {  } { { "IMEM.bdf" "inst1" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/IMEM.bdf" { { 1088 1832 2128 1248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100016035 ""}
{ "Warning" "WSGN_SEARCH_FILE" "User_Code_High.v 1 1 " "Using design file User_Code_High.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 User_Code_High " "Found entity 1: User_Code_High" {  } { { "User_Code_High.v" "" { Text "/home/aiman/Downloads/i281_CPU_Hardware/User_Code_High.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100016125 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100016125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "User_Code_High IMEM:inst22\|IMEM_high:inst1\|User_Code_High:inst " "Elaborating entity \"User_Code_High\" for hierarchy \"IMEM:inst22\|IMEM_high:inst1\|User_Code_High:inst\"" {  } { { "IMEM_high.bdf" "inst" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/IMEM_high.bdf" { { 2624 568 712 2928 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100016125 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Opcode_Decoder.bdf 1 1 " "Using design file Opcode_Decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Opcode_Decoder " "Found entity 1: Opcode_Decoder" {  } { { "Opcode_Decoder.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/Opcode_Decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100016253 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100016253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Opcode_Decoder Opcode_Decoder:inst1 " "Elaborating entity \"Opcode_Decoder\" for hierarchy \"Opcode_Decoder:inst1\"" {  } { { "i281_CPU.bdf" "inst1" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/i281_CPU.bdf" { { 32 1984 2224 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100016253 ""}
{ "Warning" "WSGN_SEARCH_FILE" "1to2DecoderWithEnable.bdf 1 1 " "Using design file 1to2DecoderWithEnable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 1to2DecoderWithEnable " "Found entity 1: 1to2DecoderWithEnable" {  } { { "1to2DecoderWithEnable.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/1to2DecoderWithEnable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100016255 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100016255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1to2DecoderWithEnable Opcode_Decoder:inst1\|1to2DecoderWithEnable:inst6 " "Elaborating entity \"1to2DecoderWithEnable\" for hierarchy \"Opcode_Decoder:inst1\|1to2DecoderWithEnable:inst6\"" {  } { { "Opcode_Decoder.bdf" "inst6" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/Opcode_Decoder.bdf" { { -112 1568 1840 -16 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100016255 ""}
{ "Warning" "WSGN_SEARCH_FILE" "6WideBusMux.bdf 1 1 " "Using design file 6WideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 6WideBusMux " "Found entity 1: 6WideBusMux" {  } { { "6WideBusMux.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/6WideBusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100016257 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100016257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "6WideBusMux 6WideBusMux:Program_Counter_Multiplexer " "Elaborating entity \"6WideBusMux\" for hierarchy \"6WideBusMux:Program_Counter_Multiplexer\"" {  } { { "i281_CPU.bdf" "Program_Counter_Multiplexer" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/i281_CPU.bdf" { { 1480 2432 2640 1584 "Program_Counter_Multiplexer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100016257 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Block3 inst5 " "Block or symbol \"Block3\" of instance \"inst5\" overlaps another block or symbol" {  } { { "6WideBusMux.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/6WideBusMux.bdf" { { 824 744 840 920 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1616100016257 ""}
{ "Warning" "WSGN_SEARCH_FILE" "6bitAdder.bdf 1 1 " "Using design file 6bitAdder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 6bitAdder " "Found entity 1: 6bitAdder" {  } { { "6bitAdder.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/6bitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100016259 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100016259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "6bitAdder 6bitAdder:Program_Counter_Increment_By_1 " "Elaborating entity \"6bitAdder\" for hierarchy \"6bitAdder:Program_Counter_Increment_By_1\"" {  } { { "i281_CPU.bdf" "Program_Counter_Increment_By_1" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/i281_CPU.bdf" { { 1424 1592 1872 1520 "Program_Counter_Increment_By_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100016260 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Video_Card.bdf 1 1 " "Using design file Video_Card.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Card " "Found entity 1: Video_Card" {  } { { "Video_Card.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/Video_Card.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100016263 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100016263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_Card Video_Card:inst7 " "Elaborating entity \"Video_Card\" for hierarchy \"Video_Card:inst7\"" {  } { { "i281_CPU.bdf" "inst7" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/i281_CPU.bdf" { { 784 4160 4448 1080 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100016264 ""}
{ "Warning" "WSGN_SEARCH_FILE" "7WidWideBusMux.bdf 1 1 " "Using design file 7WidWideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 7WidWideBusMux " "Found entity 1: 7WidWideBusMux" {  } { { "7WidWideBusMux.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/7WidWideBusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100016265 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100016265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7WidWideBusMux Video_Card:inst7\|7WidWideBusMux:inst43 " "Elaborating entity \"7WidWideBusMux\" for hierarchy \"Video_Card:inst7\|7WidWideBusMux:inst43\"" {  } { { "Video_Card.bdf" "inst43" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/Video_Card.bdf" { { 160 1432 1616 256 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100016265 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "BusNot inst1 " "Block or symbol \"BusNot\" of instance \"inst1\" overlaps another block or symbol" {  } { { "7WidWideBusMux.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/7WidWideBusMux.bdf" { { -832 280 520 -736 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1616100016266 ""}
{ "Warning" "WSGN_SEARCH_FILE" "BusNot.bdf 1 1 " "Using design file BusNot.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BusNot " "Found entity 1: BusNot" {  } { { "BusNot.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/BusNot.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100016267 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100016267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusNot Video_Card:inst7\|7WidWideBusMux:inst43\|BusNot:inst1 " "Elaborating entity \"BusNot\" for hierarchy \"Video_Card:inst7\|7WidWideBusMux:inst43\|BusNot:inst1\"" {  } { { "7WidWideBusMux.bdf" "inst1" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/7WidWideBusMux.bdf" { { -832 280 520 -736 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100016267 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder_BUSOUT.v 1 1 " "Using design file seven_seg_decoder_BUSOUT.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder_BUSOUT " "Found entity 1: seven_seg_decoder_BUSOUT" {  } { { "seven_seg_decoder_BUSOUT.v" "" { Text "/home/aiman/Downloads/i281_CPU_Hardware/seven_seg_decoder_BUSOUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100016270 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100016270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder_BUSOUT Video_Card:inst7\|seven_seg_decoder_BUSOUT:inst2 " "Elaborating entity \"seven_seg_decoder_BUSOUT\" for hierarchy \"Video_Card:inst7\|seven_seg_decoder_BUSOUT:inst2\"" {  } { { "Video_Card.bdf" "inst2" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/Video_Card.bdf" { { 192 968 1192 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100016270 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4WideBusMux.bdf 1 1 " "Using design file 4WideBusMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4WideBusMux " "Found entity 1: 4WideBusMux" {  } { { "4WideBusMux.bdf" "" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/4WideBusMux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616100016272 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616100016272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4WideBusMux Video_Card:inst7\|4WideBusMux:inst37 " "Elaborating entity \"4WideBusMux\" for hierarchy \"Video_Card:inst7\|4WideBusMux:inst37\"" {  } { { "Video_Card.bdf" "inst37" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/Video_Card.bdf" { { 192 696 904 288 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616100016272 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst8 DMEM " "Node instance \"inst8\" instantiates undefined entity \"DMEM\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "i281_CPU.bdf" "inst8" { Schematic "/home/aiman/Downloads/i281_CPU_Hardware/i281_CPU.bdf" { { 760 3792 4096 952 "inst8" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1616100016290 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 52 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "375 " "Peak virtual memory: 375 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616100016608 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 19 04:40:16 2021 " "Processing ended: Fri Mar 19 04:40:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616100016608 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616100016608 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616100016608 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616100016608 ""}
