// Seed: 2858689487
module module_0 (
    output tri0 id_0,
    input  tri  id_1
);
  parameter id_3 = 1;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_5 = 32'd70
) (
    input wor id_0,
    input supply1 id_1,
    input wire id_2,
    output wand id_3,
    input wor id_4,
    input wor _id_5,
    input tri0 id_6,
    input tri1 id_7,
    output logic id_8
    , id_10
);
  module_0 modCall_1 (
      id_3,
      id_1
  );
  assign modCall_1.id_1 = 0;
  wire [-1 : -1  |  id_5] id_11;
  assign id_3 = 1;
  always_comb id_8 <= id_2 != {1, -1} * -1;
  assign id_10 = id_4;
  logic id_12;
endmodule
