Archive member included to satisfy reference by file (symbol)

c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_load.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp//obj/HAL/src/crt0.o (alt_load)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_main.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp//obj/HAL/src/crt0.o (alt_main)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_sys_init.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_main.o) (alt_irq_init)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_fd.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_sys_init.o) (altera_avalon_uart_read_fd)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_init.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_sys_init.o) (altera_avalon_uart_init)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_read.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_fd.o) (altera_avalon_uart_read)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_fd.o) (altera_avalon_uart_write)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_close.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_main.o) (close)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_load.o) (alt_dcache_flush_all)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_sys_init.o) (alt_dev_list)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev_llist_insert.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_sys_init.o) (alt_dev_llist_insert)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_do_ctors.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_main.o) (_do_ctors)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_do_dtors.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_main.o) (_do_dtors)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_errno.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_read.o) (alt_errno)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_load.o) (alt_icache_flush_all)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_init.o) (alt_ic_isr_register)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic_isr_register.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic.o) (alt_iic_isr_register)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_io_redirect.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_main.o) (alt_io_redirect)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_entry.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic_isr_register.o) (alt_irq_entry)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_handler.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic_isr_register.o) (alt_irq)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_vars.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic.o) (alt_irq_active)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_open.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_io_redirect.o) (open)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_release_fd.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_close.o) (alt_release_fd)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_sys_init.o) (altera_nios2_gen2_irq_init)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exception_entry.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_entry.o) (alt_exception)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_dev.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_open.o) (alt_find_dev)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_file.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_open.o) (alt_find_file)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_get_fd.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_open.o) (alt_get_fd)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_instruction_exception_entry.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exception_entry.o) (alt_instruction_exception_entry)
c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-atexit.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_main.o) (atexit)
c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-exit.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_main.o) (exit)
c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-impure.o)
                              c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-exit.o) (_global_impure_ptr)
c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-int_errno.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_read.o) (errno)
c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-memcmp.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_dev.o) (memcmp)
c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-strlen.o)
                              c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_dev.o) (strlen)
c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__atexit.o)
                              c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-atexit.o) (__register_exitproc)
c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__call_atexit.o)
                              c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-exit.o) (__call_exitprocs)
c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exit.o)
                              c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-exit.o) (_exit)

Memory Configuration

Name             Origin             Length             Attributes
reset            0x0000000000020000 0x0000000000000020
on_chip_mem      0x0000000000020020 0x00000000000117e0
*default*        0x0000000000000000 0xffffffffffffffff

Linker script and memory map

LOAD c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp//obj/HAL/src/crt0.o
LOAD obj/default/hello_world.o
LOAD c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libstdc++.a
LOAD c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libm.a
LOAD c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/mno-hw-mul\libgcc.a
START GROUP
LOAD c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a
LOAD c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/mno-hw-mul\libgcc.a
LOAD c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a
LOAD c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libm.a
END GROUP
LOAD c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/mno-hw-mul\libgcc.a
                0x0000000000020000                __alt_mem_on_chip_mem = 0x20000

.entry          0x0000000000020000       0x20
 *(.entry)
 .entry         0x0000000000020000       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp//obj/HAL/src/crt0.o
                0x0000000000020000                __reset

.exceptions     0x0000000000020020      0x204
                0x0000000000020020                PROVIDE (__ram_exceptions_start = ABSOLUTE (.))
                0x0000000000020020                . = ALIGN (0x20)
 *(.irq)
 *(.exceptions.entry.label)
 .exceptions.entry.label
                0x0000000000020020        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_entry.o)
                0x0000000000020020                alt_irq_entry
 .exceptions.entry.label
                0x0000000000020020        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exception_entry.o)
                0x0000000000020020                alt_exception
 *(.exceptions.entry.user)
 *(.exceptions.entry.ecc_fatal)
 *(.exceptions.entry)
 .exceptions.entry
                0x0000000000020020       0x54 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exception_entry.o)
 *(.exceptions.irqtest.user)
 *(.exceptions.irqtest)
 .exceptions.irqtest
                0x0000000000020074       0x10 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_entry.o)
 *(.exceptions.irqhandler.user)
 *(.exceptions.irqhandler)
 .exceptions.irqhandler
                0x0000000000020084        0x4 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_entry.o)
 *(.exceptions.irqreturn.user)
 *(.exceptions.irqreturn)
 .exceptions.irqreturn
                0x0000000000020088        0x4 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_entry.o)
 *(.exceptions.notirq.label)
 .exceptions.notirq.label
                0x000000000002008c        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_entry.o)
 *(.exceptions.notirq.user)
 *(.exceptions.notirq)
 .exceptions.notirq
                0x000000000002008c        0x8 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exception_entry.o)
 *(.exceptions.soft.user)
 *(.exceptions.soft)
 *(.exceptions.unknown.user)
 *(.exceptions.unknown)
 .exceptions.unknown
                0x0000000000020094       0x14 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exception_entry.o)
 *(.exceptions.exit.label)
 .exceptions.exit.label
                0x00000000000200a8        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_entry.o)
 .exceptions.exit.label
                0x00000000000200a8        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exception_entry.o)
 *(.exceptions.exit.user)
 *(.exceptions.exit)
 .exceptions.exit
                0x00000000000200a8       0x54 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exception_entry.o)
 *(.exceptions)
 .exceptions    0x00000000000200fc       0xc8 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_handler.o)
                0x00000000000200fc                alt_irq_handler
 .exceptions    0x00000000000201c4       0x60 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_instruction_exception_entry.o)
                0x00000000000201c4                alt_instruction_exception_entry
                0x0000000000020224                PROVIDE (__ram_exceptions_end = ABSOLUTE (.))
                0x0000000000020020                PROVIDE (__flash_exceptions_start = LOADADDR (.exceptions))

.text           0x0000000000020224     0x1c28
                [!provide]                        PROVIDE (stext = ABSOLUTE (.))
 *(.interp)
 *(.hash)
 *(.dynsym)
 *(.dynstr)
 *(.gnu.version)
 *(.gnu.version_d)
 *(.gnu.version_r)
 *(.rel.init)
 *(.rela.init)
 *(.rel.text .rel.text.* .rel.gnu.linkonce.t.*)
 *(.rela.text .rela.text.* .rela.gnu.linkonce.t.*)
 *(.rel.fini)
 *(.rela.fini)
 *(.rel.rodata .rel.rodata.* .rel.gnu.linkonce.r.*)
 *(.rela.rodata .rela.rodata.* .rela.gnu.linkonce.r.*)
 *(.rel.data .rel.data.* .rel.gnu.linkonce.d.*)
 *(.rela.data .rela.data.* .rela.gnu.linkonce.d.*)
 *(.rel.tdata .rel.tdata.* .rel.gnu.linkonce.td.*)
 *(.rela.tdata .rela.tdata.* .rela.gnu.linkonce.td.*)
 *(.rel.tbss .rel.tbss.* .rel.gnu.linkonce.tb.*)
 *(.rela.tbss .rela.tbss.* .rela.gnu.linkonce.tb.*)
 *(.rel.ctors)
 *(.rela.ctors)
 *(.rel.dtors)
 *(.rela.dtors)
 *(.rel.got)
 *(.rela.got)
 *(.rel.sdata .rel.sdata.* .rel.gnu.linkonce.s.*)
 *(.rela.sdata .rela.sdata.* .rela.gnu.linkonce.s.*)
 *(.rel.sbss .rel.sbss.* .rel.gnu.linkonce.sb.*)
 *(.rela.sbss .rela.sbss.* .rela.gnu.linkonce.sb.*)
 *(.rel.sdata2 .rel.sdata2.* .rel.gnu.linkonce.s2.*)
 *(.rela.sdata2 .rela.sdata2.* .rela.gnu.linkonce.s2.*)
 *(.rel.sbss2 .rel.sbss2.* .rel.gnu.linkonce.sb2.*)
 *(.rela.sbss2 .rela.sbss2.* .rela.gnu.linkonce.sb2.*)
 *(.rel.bss .rel.bss.* .rel.gnu.linkonce.b.*)
 *(.rela.bss .rela.bss.* .rela.gnu.linkonce.b.*)
 *(.rel.plt)
 *(.rela.plt)
 *(.rel.dyn)
 *(.init)
 *(.plt)
 *(.text .stub .text.* .gnu.linkonce.t.*)
 .text          0x0000000000020224       0x3c c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp//obj/HAL/src/crt0.o
                0x0000000000020224                _start
 .text          0x0000000000020260       0xbc obj/default/hello_world.o
                0x0000000000020260                main
 .text          0x000000000002031c       0xec c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_load.o)
                0x0000000000020384                alt_load
 .text          0x0000000000020408       0x7c c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_main.o)
                0x0000000000020408                alt_main
 .text          0x0000000000020484       0xb8 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_sys_init.o)
                0x00000000000204b8                alt_irq_init
                0x00000000000204f4                alt_sys_init
 .text          0x000000000002053c      0x110 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_fd.o)
                0x000000000002053c                altera_avalon_uart_read_fd
                0x000000000002059c                altera_avalon_uart_write_fd
                0x00000000000205fc                altera_avalon_uart_close_fd
 .text          0x000000000002064c      0x3c0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_init.o)
                0x000000000002064c                altera_avalon_uart_init
                0x00000000000209b8                altera_avalon_uart_close
 .text          0x0000000000020a0c      0x224 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_read.o)
                0x0000000000020a48                altera_avalon_uart_read
 .text          0x0000000000020c30      0x1f0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
                0x0000000000020c6c                altera_avalon_uart_write
 .text          0x0000000000020e20      0x118 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_close.o)
                0x0000000000020e5c                close
 .text          0x0000000000020f38       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
                0x0000000000020f38                alt_dcache_flush_all
 .text          0x0000000000020f58       0x2c c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev.o)
 .text          0x0000000000020f84       0xe4 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev_llist_insert.o)
                0x0000000000020fc0                alt_dev_llist_insert
 .text          0x0000000000021068       0x64 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_do_ctors.o)
                0x0000000000021068                _do_ctors
 .text          0x00000000000210cc       0x64 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_do_dtors.o)
                0x00000000000210cc                _do_dtors
 .text          0x0000000000021130        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_errno.o)
 .text          0x0000000000021130       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
                0x0000000000021130                alt_icache_flush_all
 .text          0x0000000000021150      0x1b0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic.o)
                0x0000000000021150                alt_ic_isr_register
                0x00000000000211a0                alt_ic_irq_enable
                0x0000000000021228                alt_ic_irq_disable
                0x00000000000212b4                alt_ic_irq_enabled
 .text          0x0000000000021300       0xe8 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic_isr_register.o)
                0x0000000000021300                alt_iic_isr_register
 .text          0x00000000000213e8      0x150 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_io_redirect.o)
                0x00000000000214bc                alt_io_redirect
 .text          0x0000000000021538        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_entry.o)
 .text          0x0000000000021538        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_handler.o)
 .text          0x0000000000021538        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_vars.o)
 .text          0x0000000000021538      0x278 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_open.o)
                0x0000000000021650                open
 .text          0x00000000000217b0       0x70 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_release_fd.o)
                0x00000000000217b0                alt_release_fd
 .text          0x0000000000021820       0x24 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
                0x0000000000021820                altera_nios2_gen2_irq_init
 .text          0x0000000000021844        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exception_entry.o)
 .text          0x0000000000021844       0x90 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_dev.o)
                0x0000000000021844                alt_find_dev
 .text          0x00000000000218d4      0x108 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_file.o)
                0x00000000000218d4                alt_find_file
 .text          0x00000000000219dc       0xb8 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_get_fd.o)
                0x00000000000219dc                alt_get_fd
 .text          0x0000000000021a94       0x74 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_instruction_exception_entry.o)
                0x0000000000021a94                alt_exception_cause_generated_bad_addr
 .text          0x0000000000021b08        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-atexit.o)
 .text.atexit   0x0000000000021b08       0x14 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-atexit.o)
                0x0000000000021b08                atexit
 .text          0x0000000000021b1c        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-exit.o)
 .text.exit     0x0000000000021b1c       0x34 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-exit.o)
                0x0000000000021b1c                exit
 .text          0x0000000000021b50        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-impure.o)
 .text          0x0000000000021b50        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-int_errno.o)
 .text          0x0000000000021b50        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-memcmp.o)
 .text.memcmp   0x0000000000021b50       0x78 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-memcmp.o)
                0x0000000000021b50                memcmp
 .text          0x0000000000021bc8        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-strlen.o)
 .text.strlen   0x0000000000021bc8       0x98 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-strlen.o)
                0x0000000000021bc8                strlen
 .text          0x0000000000021c60        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__atexit.o)
 .text.__register_exitproc
                0x0000000000021c60       0x90 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__atexit.o)
                0x0000000000021c60                __register_exitproc
 .text          0x0000000000021cf0        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__call_atexit.o)
 .text.__call_exitprocs
                0x0000000000021cf0      0x120 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__call_atexit.o)
                0x0000000000021cf0                __call_exitprocs
 .text          0x0000000000021e10       0x3c c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exit.o)
                0x0000000000021e10                _exit
 *(.gnu.warning.*)
 *(.fini)
                [!provide]                        PROVIDE (__etext = ABSOLUTE (.))
                [!provide]                        PROVIDE (_etext = ABSOLUTE (.))
                [!provide]                        PROVIDE (etext = ABSOLUTE (.))
 *(.eh_frame_hdr)
                0x0000000000021e4c                . = ALIGN (0x4)
                [!provide]                        PROVIDE (__preinit_array_start = ABSOLUTE (.))
 *(.preinit_array)
                [!provide]                        PROVIDE (__preinit_array_end = ABSOLUTE (.))
                [!provide]                        PROVIDE (__init_array_start = ABSOLUTE (.))
 *(.init_array)
                [!provide]                        PROVIDE (__init_array_end = ABSOLUTE (.))
                [!provide]                        PROVIDE (__fini_array_start = ABSOLUTE (.))
 *(.fini_array)
                [!provide]                        PROVIDE (__fini_array_end = ABSOLUTE (.))
 *(.eh_frame)
 *(.gcc_except_table .gcc_except_table.*)
 *(.dynamic)
                0x0000000000021e4c                PROVIDE (__CTOR_LIST__ = ABSOLUTE (.))
 *(.ctors)
 *(SORT_BY_NAME(.ctors.*))
                0x0000000000021e4c                PROVIDE (__CTOR_END__ = ABSOLUTE (.))
                0x0000000000021e4c                PROVIDE (__DTOR_LIST__ = ABSOLUTE (.))
 *(.dtors)
 *(SORT_BY_NAME(.dtors.*))
                0x0000000000021e4c                PROVIDE (__DTOR_END__ = ABSOLUTE (.))
 *(.jcr)
                0x0000000000021e4c                . = ALIGN (0x4)

.rodata         0x0000000000021e4c       0x24
                0x0000000000021e4c                PROVIDE (__ram_rodata_start = ABSOLUTE (.))
                0x0000000000021e4c                . = ALIGN (0x4)
 *(.rodata .rodata.* .gnu.linkonce.r.*)
 .rodata        0x0000000000021e4c        0xc c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_main.o)
 .rodata        0x0000000000021e58        0xc c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_sys_init.o)
 .rodata        0x0000000000021e64        0xa c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev.o)
 *(.rodata1)
                0x0000000000021e70                . = ALIGN (0x4)
 *fill*         0x0000000000021e6e        0x2 
                0x0000000000021e70                PROVIDE (__ram_rodata_end = ABSOLUTE (.))
                0x0000000000021e4c                PROVIDE (__flash_rodata_start = LOADADDR (.rodata))

.rwdata         0x0000000000021e70      0x6b4 load address 0x0000000000022524
                0x0000000000021e70                PROVIDE (__ram_rwdata_start = ABSOLUTE (.))
                0x0000000000021e70                . = ALIGN (0x4)
 *(.got.plt)
 *(.got)
 *(.data1)
 *(.data .data.* .gnu.linkonce.d.*)
 .data          0x0000000000021e70        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp//obj/HAL/src/crt0.o
 .data          0x0000000000021e70        0x0 obj/default/hello_world.o
 .data          0x0000000000021e70        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_load.o)
 .data          0x0000000000021e70        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_main.o)
 .data          0x0000000000021e70       0xc4 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_sys_init.o)
 .data          0x0000000000021f34        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_fd.o)
 .data          0x0000000000021f34        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_init.o)
 .data          0x0000000000021f34        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_read.o)
 .data          0x0000000000021f34        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
 .data          0x0000000000021f34        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_close.o)
 .data          0x0000000000021f34        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .data          0x0000000000021f34      0x1a8 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev.o)
                0x0000000000021f34                alt_dev_null
                0x0000000000021f5c                alt_fd_list
 .data          0x00000000000220dc        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev_llist_insert.o)
 .data          0x00000000000220dc        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_do_ctors.o)
 .data          0x00000000000220dc        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_do_dtors.o)
 .data          0x00000000000220dc        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_errno.o)
 .data          0x00000000000220dc        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .data          0x00000000000220dc        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic.o)
 .data          0x00000000000220dc        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic_isr_register.o)
 .data          0x00000000000220dc        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_io_redirect.o)
 .data          0x00000000000220dc        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_entry.o)
 .data          0x00000000000220dc        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_handler.o)
 .data          0x00000000000220dc        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_vars.o)
 .data          0x00000000000220dc        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_open.o)
 .data          0x00000000000220dc        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_release_fd.o)
 .data          0x00000000000220dc        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .data          0x00000000000220dc        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exception_entry.o)
 .data          0x00000000000220dc        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_dev.o)
 .data          0x00000000000220dc        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_file.o)
 .data          0x00000000000220dc        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_get_fd.o)
 .data          0x00000000000220dc        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_instruction_exception_entry.o)
 .data          0x00000000000220dc        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-atexit.o)
 .data          0x00000000000220dc        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-exit.o)
 .data          0x00000000000220dc        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-impure.o)
 .data.impure_data
                0x00000000000220dc      0x424 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-impure.o)
 .data          0x0000000000022500        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-int_errno.o)
 .data          0x0000000000022500        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-memcmp.o)
 .data          0x0000000000022500        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-strlen.o)
 .data          0x0000000000022500        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__atexit.o)
 .data          0x0000000000022500        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__call_atexit.o)
 .data          0x0000000000022500        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exit.o)
                0x000000000002a500                _gp = ABSOLUTE ((. + 0x8000))
                [!provide]                        PROVIDE (gp = _gp)
 *(.rwdata .rwdata.*)
 *(.sdata .sdata.* .gnu.linkonce.s.*)
 .sdata         0x0000000000022500       0x14 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev.o)
                0x0000000000022500                alt_fs_list
                0x0000000000022508                alt_dev_list
                0x0000000000022510                alt_max_fd
 .sdata         0x0000000000022514        0x4 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_errno.o)
                0x0000000000022514                alt_errno
 .sdata         0x0000000000022518        0x4 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_vars.o)
                0x0000000000022518                alt_priority_mask
 .sdata._global_impure_ptr
                0x000000000002251c        0x4 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-impure.o)
                0x000000000002251c                _global_impure_ptr
 .sdata._impure_ptr
                0x0000000000022520        0x4 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-impure.o)
                0x0000000000022520                _impure_ptr
 *(.sdata2 .sdata2.* .gnu.linkonce.s2.*)
                0x0000000000022524                . = ALIGN (0x4)
                0x0000000000022524                _edata = ABSOLUTE (.)
                [!provide]                        PROVIDE (edata = ABSOLUTE (.))
                0x0000000000022524                PROVIDE (__ram_rwdata_end = ABSOLUTE (.))
                0x0000000000022524                PROVIDE (__flash_rwdata_start = LOADADDR (.rwdata))

.bss            0x0000000000022bd8      0x118
                0x0000000000022bd8                __bss_start = ABSOLUTE (.)
                [!provide]                        PROVIDE (__sbss_start = ABSOLUTE (.))
                [!provide]                        PROVIDE (___sbss_start = ABSOLUTE (.))
 *(.dynsbss)
 *(.sbss .sbss.* .gnu.linkonce.sb.*)
 .sbss          0x0000000000022bd8        0xc c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_main.o)
                0x0000000000022bd8                alt_argc
                0x0000000000022bdc                alt_argv
                0x0000000000022be0                alt_envp
 .sbss          0x0000000000022be4        0x4 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_vars.o)
                0x0000000000022be4                alt_irq_active
 .sbss          0x0000000000022be8        0x4 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_instruction_exception_entry.o)
                0x0000000000022be8                alt_instruction_exception_handler
 .sbss.errno    0x0000000000022bec        0x4 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-int_errno.o)
                0x0000000000022bec                errno
 *(.sbss2 .sbss2.* .gnu.linkonce.sb2.*)
 *(.scommon)
                [!provide]                        PROVIDE (__sbss_end = ABSOLUTE (.))
                [!provide]                        PROVIDE (___sbss_end = ABSOLUTE (.))
 *(.dynbss)
 *(.bss .bss.* .gnu.linkonce.b.*)
 .bss           0x0000000000022bf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp//obj/HAL/src/crt0.o
 .bss           0x0000000000022bf0        0x0 obj/default/hello_world.o
 .bss           0x0000000000022bf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_load.o)
 .bss           0x0000000000022bf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_main.o)
 .bss           0x0000000000022bf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_sys_init.o)
 .bss           0x0000000000022bf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_fd.o)
 .bss           0x0000000000022bf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_init.o)
 .bss           0x0000000000022bf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_read.o)
 .bss           0x0000000000022bf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
 .bss           0x0000000000022bf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_close.o)
 .bss           0x0000000000022bf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .bss           0x0000000000022bf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev.o)
 .bss           0x0000000000022bf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev_llist_insert.o)
 .bss           0x0000000000022bf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_do_ctors.o)
 .bss           0x0000000000022bf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_do_dtors.o)
 .bss           0x0000000000022bf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_errno.o)
 .bss           0x0000000000022bf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .bss           0x0000000000022bf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic.o)
 .bss           0x0000000000022bf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic_isr_register.o)
 .bss           0x0000000000022bf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_io_redirect.o)
 .bss           0x0000000000022bf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_entry.o)
 .bss           0x0000000000022bf0      0x100 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_handler.o)
                0x0000000000022bf0                alt_irq
 .bss           0x0000000000022cf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_vars.o)
 .bss           0x0000000000022cf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_open.o)
 .bss           0x0000000000022cf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_release_fd.o)
 .bss           0x0000000000022cf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .bss           0x0000000000022cf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exception_entry.o)
 .bss           0x0000000000022cf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_dev.o)
 .bss           0x0000000000022cf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_file.o)
 .bss           0x0000000000022cf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_get_fd.o)
 .bss           0x0000000000022cf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_instruction_exception_entry.o)
 .bss           0x0000000000022cf0        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-atexit.o)
 .bss           0x0000000000022cf0        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-exit.o)
 .bss           0x0000000000022cf0        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-impure.o)
 .bss           0x0000000000022cf0        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-int_errno.o)
 .bss           0x0000000000022cf0        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-memcmp.o)
 .bss           0x0000000000022cf0        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-strlen.o)
 .bss           0x0000000000022cf0        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__atexit.o)
 .bss           0x0000000000022cf0        0x0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__call_atexit.o)
 .bss           0x0000000000022cf0        0x0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exit.o)
 *(COMMON)
                0x0000000000022cf0                . = ALIGN (0x4)
                0x0000000000022cf0                __bss_end = ABSOLUTE (.)

.on_chip_mem    0x0000000000022cf0        0x0
                [!provide]                        PROVIDE (_alt_partition_on_chip_mem_start = ABSOLUTE (.))
 *(.on_chip_mem .on_chip_mem. on_chip_mem.*)
                0x0000000000022cf0                . = ALIGN (0x4)
                [!provide]                        PROVIDE (_alt_partition_on_chip_mem_end = ABSOLUTE (.))
                0x0000000000022cf0                _end = ABSOLUTE (.)
                0x0000000000022cf0                end = ABSOLUTE (.)
                0x0000000000022cf0                __alt_stack_base = ABSOLUTE (.)
                [!provide]                        PROVIDE (_alt_partition_on_chip_mem_load_addr = LOADADDR (.on_chip_mem))

.stab
 *(.stab)

.stabstr
 *(.stabstr)

.stab.excl
 *(.stab.excl)

.stab.exclstr
 *(.stab.exclstr)

.stab.index
 *(.stab.index)

.stab.indexstr
 *(.stab.indexstr)

.comment        0x0000000000000000       0x2d
 *(.comment)
 .comment       0x0000000000000000       0x2d obj/default/hello_world.o
                                         0x2e (size before relaxing)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_load.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_main.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_sys_init.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_fd.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_init.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_read.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_close.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev_llist_insert.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_do_ctors.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_do_dtors.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_errno.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic_isr_register.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_io_redirect.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_handler.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_vars.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_open.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_release_fd.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_dev.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_file.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_get_fd.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_instruction_exception_entry.o)
 .comment       0x000000000000002d       0x2e c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-atexit.o)
 .comment       0x000000000000002d       0x2e c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-exit.o)
 .comment       0x000000000000002d       0x2e c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-impure.o)
 .comment       0x000000000000002d       0x2e c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-int_errno.o)
 .comment       0x000000000000002d       0x2e c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-memcmp.o)
 .comment       0x000000000000002d       0x2e c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-strlen.o)
 .comment       0x000000000000002d       0x2e c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__atexit.o)
 .comment       0x000000000000002d       0x2e c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__call_atexit.o)
 .comment       0x000000000000002d       0x2e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exit.o)

.debug
 *(.debug)

.line
 *(.line)

.debug_srcinfo
 *(.debug_srcinfo)

.debug_sfnames
 *(.debug_sfnames)

.debug_aranges  0x0000000000000000      0x510
 *(.debug_aranges)
 .debug_aranges
                0x0000000000000000       0x28 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp//obj/HAL/src/crt0.o
 .debug_aranges
                0x0000000000000028       0x20 obj/default/hello_world.o
 .debug_aranges
                0x0000000000000048       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_load.o)
 .debug_aranges
                0x0000000000000068       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_main.o)
 .debug_aranges
                0x0000000000000088       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_aranges
                0x00000000000000a8       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_fd.o)
 .debug_aranges
                0x00000000000000c8       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_init.o)
 .debug_aranges
                0x00000000000000e8       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_read.o)
 .debug_aranges
                0x0000000000000108       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
 .debug_aranges
                0x0000000000000128       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_close.o)
 .debug_aranges
                0x0000000000000148       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_aranges
                0x0000000000000168       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev.o)
 .debug_aranges
                0x0000000000000188       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev_llist_insert.o)
 .debug_aranges
                0x00000000000001a8       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_do_ctors.o)
 .debug_aranges
                0x00000000000001c8       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_do_dtors.o)
 .debug_aranges
                0x00000000000001e8       0x18 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_errno.o)
 .debug_aranges
                0x0000000000000200       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_aranges
                0x0000000000000220       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic.o)
 .debug_aranges
                0x0000000000000240       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic_isr_register.o)
 .debug_aranges
                0x0000000000000260       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_io_redirect.o)
 .debug_aranges
                0x0000000000000280       0x30 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_entry.o)
 .debug_aranges
                0x00000000000002b0       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_handler.o)
 .debug_aranges
                0x00000000000002d0       0x18 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_vars.o)
 .debug_aranges
                0x00000000000002e8       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_open.o)
 .debug_aranges
                0x0000000000000308       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_release_fd.o)
 .debug_aranges
                0x0000000000000328       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_aranges
                0x0000000000000348       0x30 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exception_entry.o)
 .debug_aranges
                0x0000000000000378       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_dev.o)
 .debug_aranges
                0x0000000000000398       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_file.o)
 .debug_aranges
                0x00000000000003b8       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_get_fd.o)
 .debug_aranges
                0x00000000000003d8       0x28 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_instruction_exception_entry.o)
 .debug_aranges
                0x0000000000000400       0x20 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-atexit.o)
 .debug_aranges
                0x0000000000000420       0x20 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-exit.o)
 .debug_aranges
                0x0000000000000440       0x18 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-impure.o)
 .debug_aranges
                0x0000000000000458       0x18 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-int_errno.o)
 .debug_aranges
                0x0000000000000470       0x20 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-memcmp.o)
 .debug_aranges
                0x0000000000000490       0x20 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-strlen.o)
 .debug_aranges
                0x00000000000004b0       0x20 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__atexit.o)
 .debug_aranges
                0x00000000000004d0       0x20 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__call_atexit.o)
 .debug_aranges
                0x00000000000004f0       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exit.o)

.debug_pubnames
 *(.debug_pubnames)

.debug_info     0x0000000000000000     0x6b88
 *(.debug_info .gnu.linkonce.wi.*)
 .debug_info    0x0000000000000000       0x22 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp//obj/HAL/src/crt0.o
 .debug_info    0x0000000000000022       0xd5 obj/default/hello_world.o
 .debug_info    0x00000000000000f7      0x144 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_load.o)
 .debug_info    0x000000000000023b      0x19d c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_main.o)
 .debug_info    0x00000000000003d8      0x4d9 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_info    0x00000000000008b1      0x4a6 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_fd.o)
 .debug_info    0x0000000000000d57      0x307 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_init.o)
 .debug_info    0x000000000000105e      0x2c4 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_read.o)
 .debug_info    0x0000000000001322      0x2c9 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
 .debug_info    0x00000000000015eb      0x32f c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_close.o)
 .debug_info    0x000000000000191a       0x8d c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_info    0x00000000000019a7      0x567 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev.o)
 .debug_info    0x0000000000001f0e      0x1a8 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev_llist_insert.o)
 .debug_info    0x00000000000020b6       0x83 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_do_ctors.o)
 .debug_info    0x0000000000002139       0x83 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_do_dtors.o)
 .debug_info    0x00000000000021bc       0xa8 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_errno.o)
 .debug_info    0x0000000000002264       0x8d c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_info    0x00000000000022f1      0x339 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic.o)
 .debug_info    0x000000000000262a      0x218 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic_isr_register.o)
 .debug_info    0x0000000000002842      0x561 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_io_redirect.o)
 .debug_info    0x0000000000002da3       0x22 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_entry.o)
 .debug_info    0x0000000000002dc5      0x170 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_handler.o)
 .debug_info    0x0000000000002f35       0x88 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_vars.o)
 .debug_info    0x0000000000002fbd      0x415 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_open.o)
 .debug_info    0x00000000000033d2      0x2ac c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_release_fd.o)
 .debug_info    0x000000000000367e       0x8d c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_info    0x000000000000370b       0x22 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exception_entry.o)
 .debug_info    0x000000000000372d      0x323 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_dev.o)
 .debug_info    0x0000000000003a50      0x324 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_file.o)
 .debug_info    0x0000000000003d74      0x309 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_get_fd.o)
 .debug_info    0x000000000000407d      0x1e8 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_instruction_exception_entry.o)
 .debug_info    0x0000000000004265      0x118 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-atexit.o)
 .debug_info    0x000000000000437d      0x90e c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-exit.o)
 .debug_info    0x0000000000004c8b      0x8c0 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-impure.o)
 .debug_info    0x000000000000554b       0x85 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-int_errno.o)
 .debug_info    0x00000000000055d0      0x12b c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-memcmp.o)
 .debug_info    0x00000000000056fb       0xeb c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-strlen.o)
 .debug_info    0x00000000000057e6      0x93f c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__atexit.o)
 .debug_info    0x0000000000006125      0x981 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__call_atexit.o)
 .debug_info    0x0000000000006aa6       0xe2 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exit.o)

.debug_abbrev   0x0000000000000000     0x28b6
 *(.debug_abbrev)
 .debug_abbrev  0x0000000000000000       0x12 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp//obj/HAL/src/crt0.o
 .debug_abbrev  0x0000000000000012       0x76 obj/default/hello_world.o
 .debug_abbrev  0x0000000000000088       0xc2 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_load.o)
 .debug_abbrev  0x000000000000014a       0xfb c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_main.o)
 .debug_abbrev  0x0000000000000245      0x1c4 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_abbrev  0x0000000000000409      0x143 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_fd.o)
 .debug_abbrev  0x000000000000054c      0x1a9 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_init.o)
 .debug_abbrev  0x00000000000006f5      0x1b1 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_read.o)
 .debug_abbrev  0x00000000000008a6      0x1b8 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
 .debug_abbrev  0x0000000000000a5e      0x147 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_close.o)
 .debug_abbrev  0x0000000000000ba5       0x43 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_abbrev  0x0000000000000be8      0x11b c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev.o)
 .debug_abbrev  0x0000000000000d03      0x12b c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev_llist_insert.o)
 .debug_abbrev  0x0000000000000e2e       0x83 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_do_ctors.o)
 .debug_abbrev  0x0000000000000eb1       0x83 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_do_dtors.o)
 .debug_abbrev  0x0000000000000f34       0x70 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_errno.o)
 .debug_abbrev  0x0000000000000fa4       0x43 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_abbrev  0x0000000000000fe7      0x1a9 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic.o)
 .debug_abbrev  0x0000000000001190      0x199 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic_isr_register.o)
 .debug_abbrev  0x0000000000001329      0x157 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_io_redirect.o)
 .debug_abbrev  0x0000000000001480       0x12 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_entry.o)
 .debug_abbrev  0x0000000000001492      0x12f c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_handler.o)
 .debug_abbrev  0x00000000000015c1       0x46 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_vars.o)
 .debug_abbrev  0x0000000000001607      0x191 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_open.o)
 .debug_abbrev  0x0000000000001798       0xea c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_release_fd.o)
 .debug_abbrev  0x0000000000001882       0x43 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_abbrev  0x00000000000018c5       0x12 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exception_entry.o)
 .debug_abbrev  0x00000000000018d7      0x10c c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_dev.o)
 .debug_abbrev  0x00000000000019e3      0x11d c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_file.o)
 .debug_abbrev  0x0000000000001b00      0x124 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_get_fd.o)
 .debug_abbrev  0x0000000000001c24       0xed c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_instruction_exception_entry.o)
 .debug_abbrev  0x0000000000001d11       0xc1 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-atexit.o)
 .debug_abbrev  0x0000000000001dd2      0x23e c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-exit.o)
 .debug_abbrev  0x0000000000002010      0x1db c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-impure.o)
 .debug_abbrev  0x00000000000021eb       0x39 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-int_errno.o)
 .debug_abbrev  0x0000000000002224       0x90 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-memcmp.o)
 .debug_abbrev  0x00000000000022b4       0x90 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-strlen.o)
 .debug_abbrev  0x0000000000002344      0x261 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__atexit.o)
 .debug_abbrev  0x00000000000025a5      0x266 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__call_atexit.o)
 .debug_abbrev  0x000000000000280b       0xab c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exit.o)

.debug_line     0x0000000000000000     0x1bc3
 *(.debug_line)
 .debug_line    0x0000000000000000       0x66 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp//obj/HAL/src/crt0.o
 .debug_line    0x0000000000000066       0x98 obj/default/hello_world.o
 .debug_line    0x00000000000000fe       0x8f c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_load.o)
 .debug_line    0x000000000000018d       0x99 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_main.o)
 .debug_line    0x0000000000000226       0xa9 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_line    0x00000000000002cf       0x99 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_fd.o)
 .debug_line    0x0000000000000368      0x1b9 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_init.o)
 .debug_line    0x0000000000000521      0x182 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_read.o)
 .debug_line    0x00000000000006a3      0x154 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
 .debug_line    0x00000000000007f7      0x117 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_close.o)
 .debug_line    0x000000000000090e       0x4e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_line    0x000000000000095c       0x99 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev.o)
 .debug_line    0x00000000000009f5       0xca c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev_llist_insert.o)
 .debug_line    0x0000000000000abf       0x69 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_do_ctors.o)
 .debug_line    0x0000000000000b28       0x69 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_do_dtors.o)
 .debug_line    0x0000000000000b91       0x4c c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_errno.o)
 .debug_line    0x0000000000000bdd       0x4c c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_line    0x0000000000000c29       0xf4 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic.o)
 .debug_line    0x0000000000000d1d       0xbc c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic_isr_register.o)
 .debug_line    0x0000000000000dd9       0xc9 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_io_redirect.o)
 .debug_line    0x0000000000000ea2       0x6b c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_entry.o)
 .debug_line    0x0000000000000f0d       0xb4 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_handler.o)
 .debug_line    0x0000000000000fc1       0x43 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_vars.o)
 .debug_line    0x0000000000001004      0x159 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_open.o)
 .debug_line    0x000000000000115d       0x77 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_release_fd.o)
 .debug_line    0x00000000000011d4       0x51 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_line    0x0000000000001225       0x9d c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exception_entry.o)
 .debug_line    0x00000000000012c2       0xa1 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_dev.o)
 .debug_line    0x0000000000001363       0xd7 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_file.o)
 .debug_line    0x000000000000143a       0xb3 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_get_fd.o)
 .debug_line    0x00000000000014ed       0x9b c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_instruction_exception_entry.o)
 .debug_line    0x0000000000001588       0x65 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-atexit.o)
 .debug_line    0x00000000000015ed       0xa6 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-exit.o)
 .debug_line    0x0000000000001693       0x56 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-impure.o)
 .debug_line    0x00000000000016e9       0x3a c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-int_errno.o)
 .debug_line    0x0000000000001723       0xe1 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-memcmp.o)
 .debug_line    0x0000000000001804       0xc6 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-strlen.o)
 .debug_line    0x00000000000018ca      0x100 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__atexit.o)
 .debug_line    0x00000000000019ca      0x17f c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__call_atexit.o)
 .debug_line    0x0000000000001b49       0x7a c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exit.o)

.debug_frame    0x0000000000000000      0x9ac
 *(.debug_frame)
 .debug_frame   0x0000000000000000       0x34 obj/default/hello_world.o
 .debug_frame   0x0000000000000034       0x5c c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_load.o)
 .debug_frame   0x0000000000000090       0x2c c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_main.o)
 .debug_frame   0x00000000000000bc       0x88 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_sys_init.o)
 .debug_frame   0x0000000000000144       0x88 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_fd.o)
 .debug_frame   0x00000000000001cc       0xcc c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_init.o)
 .debug_frame   0x0000000000000298       0x60 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_read.o)
 .debug_frame   0x00000000000002f8       0x60 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
 .debug_frame   0x0000000000000358       0x60 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_close.o)
 .debug_frame   0x00000000000003b8       0x34 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_frame   0x00000000000003ec       0x34 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev.o)
 .debug_frame   0x0000000000000420       0x60 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev_llist_insert.o)
 .debug_frame   0x0000000000000480       0x38 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_do_ctors.o)
 .debug_frame   0x00000000000004b8       0x38 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_do_dtors.o)
 .debug_frame   0x00000000000004f0       0x34 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_frame   0x0000000000000524       0xa4 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic.o)
 .debug_frame   0x00000000000005c8       0x38 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic_isr_register.o)
 .debug_frame   0x0000000000000600       0x60 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_io_redirect.o)
 .debug_frame   0x0000000000000660       0x38 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_handler.o)
 .debug_frame   0x0000000000000698       0x84 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_open.o)
 .debug_frame   0x000000000000071c       0x34 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_release_fd.o)
 .debug_frame   0x0000000000000750       0x34 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_frame   0x0000000000000784       0x38 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_dev.o)
 .debug_frame   0x00000000000007bc       0x38 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_file.o)
 .debug_frame   0x00000000000007f4       0x34 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_get_fd.o)
 .debug_frame   0x0000000000000828       0x5c c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_instruction_exception_entry.o)
 .debug_frame   0x0000000000000884       0x20 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-atexit.o)
 .debug_frame   0x00000000000008a4       0x28 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-exit.o)
 .debug_frame   0x00000000000008cc       0x20 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-memcmp.o)
 .debug_frame   0x00000000000008ec       0x20 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-strlen.o)
 .debug_frame   0x000000000000090c       0x20 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__atexit.o)
 .debug_frame   0x000000000000092c       0x54 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__call_atexit.o)
 .debug_frame   0x0000000000000980       0x2c c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exit.o)

.debug_str      0x0000000000000000     0x124e
 *(.debug_str)
 .debug_str     0x0000000000000000       0x95 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp//obj/HAL/src/crt0.o
 .debug_str     0x0000000000000095       0xc3 obj/default/hello_world.o
                                        0x110 (size before relaxing)
 .debug_str     0x0000000000000158      0x108 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_load.o)
                                        0x1f0 (size before relaxing)
 .debug_str     0x0000000000000260       0x6f c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_main.o)
                                        0x175 (size before relaxing)
 .debug_str     0x00000000000002cf      0x1f0 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_sys_init.o)
                                        0x32c (size before relaxing)
 .debug_str     0x00000000000004bf       0x57 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_fd.o)
                                        0x2d5 (size before relaxing)
 .debug_str     0x0000000000000516       0x83 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_init.o)
                                        0x23d (size before relaxing)
 .debug_str     0x0000000000000599       0x60 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_read.o)
                                        0x208 (size before relaxing)
 .debug_str     0x00000000000005f9        0x9 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
                                        0x200 (size before relaxing)
 .debug_str     0x0000000000000602       0x27 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_close.o)
                                        0x1c0 (size before relaxing)
 .debug_str     0x0000000000000629       0xfd c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_str     0x0000000000000629      0x133 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev.o)
                                        0x319 (size before relaxing)
 .debug_str     0x000000000000075c       0x11 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev_llist_insert.o)
                                        0x174 (size before relaxing)
 .debug_str     0x000000000000076d       0x27 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_do_ctors.o)
                                         0x89 (size before relaxing)
 .debug_str     0x0000000000000794       0x2b c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_do_dtors.o)
                                         0x88 (size before relaxing)
 .debug_str     0x00000000000007bf        0x8 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_errno.o)
                                         0xfa (size before relaxing)
 .debug_str     0x00000000000007c7       0xfd c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
 .debug_str     0x00000000000007c7       0x8d c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic.o)
                                        0x1f6 (size before relaxing)
 .debug_str     0x0000000000000854       0x18 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic_isr_register.o)
                                        0x1b5 (size before relaxing)
 .debug_str     0x000000000000086c       0x2c c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_io_redirect.o)
                                        0x324 (size before relaxing)
 .debug_str     0x0000000000000898       0x18 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_entry.o)
                                         0x9e (size before relaxing)
 .debug_str     0x00000000000008b0       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_handler.o)
                                        0x144 (size before relaxing)
 .debug_str     0x00000000000008d0       0x12 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_vars.o)
                                         0xf3 (size before relaxing)
 .debug_str     0x00000000000008e2       0x42 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_open.o)
                                        0x234 (size before relaxing)
 .debug_str     0x0000000000000924      0x17d c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_release_fd.o)
 .debug_str     0x0000000000000924      0x103 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_str     0x0000000000000924       0x1e c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exception_entry.o)
                                         0xa4 (size before relaxing)
 .debug_str     0x0000000000000942        0xe c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_dev.o)
                                        0x1a4 (size before relaxing)
 .debug_str     0x0000000000000950      0x1b1 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_file.o)
 .debug_str     0x0000000000000950       0x10 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_get_fd.o)
                                        0x1c1 (size before relaxing)
 .debug_str     0x0000000000000960      0x461 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_instruction_exception_entry.o)
                                        0x546 (size before relaxing)
 .debug_str     0x0000000000000dc1       0xad c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-atexit.o)
                                        0x149 (size before relaxing)
 .debug_str     0x0000000000000e6e      0x384 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-exit.o)
                                        0x4f2 (size before relaxing)
 .debug_str     0x00000000000011f2        0xc c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-impure.o)
                                        0x4e9 (size before relaxing)
 .debug_str     0x00000000000011fe      0x104 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-int_errno.o)
 .debug_str     0x00000000000011fe      0x10c c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-memcmp.o)
 .debug_str     0x00000000000011fe        0xd c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-strlen.o)
                                        0x11f (size before relaxing)
 .debug_str     0x000000000000120b        0x5 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__atexit.o)
                                        0x51f (size before relaxing)
 .debug_str     0x0000000000001210       0x27 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__call_atexit.o)
                                        0x513 (size before relaxing)
 .debug_str     0x0000000000001237       0x17 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exit.o)
                                        0x105 (size before relaxing)

.debug_loc
 *(.debug_loc)

.debug_macinfo
 *(.debug_macinfo)

.debug_weaknames
 *(.debug_weaknames)

.debug_funcnames
 *(.debug_funcnames)

.debug_typenames
 *(.debug_typenames)

.debug_varnames
 *(.debug_varnames)

.debug_alt_sim_info
                0x0000000000000000       0x10
 *(.debug_alt_sim_info)
 .debug_alt_sim_info
                0x0000000000000000       0x10 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp//obj/HAL/src/crt0.o
                0x0000000000031800                __alt_data_end = 0x31800
                0x0000000000031800                PROVIDE (__alt_stack_pointer = __alt_data_end)
                [!provide]                        PROVIDE (__alt_stack_limit = __alt_stack_base)
                [!provide]                        PROVIDE (__alt_heap_start = end)
                [!provide]                        PROVIDE (__alt_heap_limit = 0x31800)
OUTPUT(UART_ocm_mem_test.elf elf32-littlenios2)
LOAD linker stubs

.debug_ranges   0x0000000000000000       0x70
 .debug_ranges  0x0000000000000000       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp//obj/HAL/src/crt0.o
 .debug_ranges  0x0000000000000020       0x28 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_entry.o)
 .debug_ranges  0x0000000000000048       0x28 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exception_entry.o)

.debug_line_str
                0x0000000000000000      0xc73
 .debug_line_str
                0x0000000000000000      0x144 obj/default/hello_world.o
                                        0x1d3 (size before relaxing)
 .debug_line_str
                0x0000000000000144       0xcd c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_load.o)
                                        0x162 (size before relaxing)
 .debug_line_str
                0x0000000000000211       0xb5 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_main.o)
                                        0x229 (size before relaxing)
 .debug_line_str
                0x00000000000002c6       0x88 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_sys_init.o)
                                        0x1d1 (size before relaxing)
 .debug_line_str
                0x000000000000034e       0x30 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_fd.o)
                                        0x1cf (size before relaxing)
 .debug_line_str
                0x000000000000037e       0x26 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_init.o)
                                        0x1cf (size before relaxing)
 .debug_line_str
                0x00000000000003a4       0x32 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_read.o)
                                        0x1db (size before relaxing)
 .debug_line_str
                0x00000000000003d6       0x27 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_avalon_uart_write.o)
                                        0x1de (size before relaxing)
 .debug_line_str
                0x00000000000003fd       0x14 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_close.o)
                                        0x1e5 (size before relaxing)
 .debug_line_str
                0x0000000000000411       0x1f c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dcache_flush_all.o)
                                        0x14b (size before relaxing)
 .debug_line_str
                0x0000000000000430       0x30 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev.o)
                                        0x260 (size before relaxing)
 .debug_line_str
                0x0000000000000460       0x1f c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_dev_llist_insert.o)
                                        0x190 (size before relaxing)
 .debug_line_str
                0x000000000000047f       0x17 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_do_ctors.o)
                                        0x133 (size before relaxing)
 .debug_line_str
                0x0000000000000496       0x17 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_do_dtors.o)
                                        0x133 (size before relaxing)
 .debug_line_str
                0x00000000000004ad       0x14 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_errno.o)
                                        0x19e (size before relaxing)
 .debug_line_str
                0x00000000000004c1       0x1f c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_icache_flush_all.o)
                                        0x14b (size before relaxing)
 .debug_line_str
                0x00000000000004e0       0x3a c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic.o)
                                        0x189 (size before relaxing)
 .debug_line_str
                0x000000000000051a       0x2f c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_iic_isr_register.o)
                                        0x198 (size before relaxing)
 .debug_line_str
                0x0000000000000549       0x2b c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_io_redirect.o)
                                        0x289 (size before relaxing)
 .debug_line_str
                0x0000000000000574       0x1a c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_handler.o)
                                        0x16a (size before relaxing)
 .debug_line_str
                0x000000000000058e       0x17 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_vars.o)
                                        0x149 (size before relaxing)
 .debug_line_str
                0x00000000000005a5       0x13 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_open.o)
                                        0x187 (size before relaxing)
 .debug_line_str
                0x00000000000005b8       0x19 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_release_fd.o)
                                        0x18d (size before relaxing)
 .debug_line_str
                0x00000000000005d1       0x20 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(altera_nios2_gen2_irq.o)
                                        0x14e (size before relaxing)
 .debug_line_str
                0x00000000000005f1       0x86 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_dev.o)
                                        0x22a (size before relaxing)
 .debug_line_str
                0x0000000000000677       0x18 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_find_file.o)
                                        0x247 (size before relaxing)
 .debug_line_str
                0x000000000000068f       0x15 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_get_fd.o)
                                        0x190 (size before relaxing)
 .debug_line_str
                0x00000000000006a4       0x3b c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_instruction_exception_entry.o)
                                        0x1a1 (size before relaxing)
 .debug_line_str
                0x00000000000006df      0x161 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-atexit.o)
                                        0x23a (size before relaxing)
 .debug_line_str
                0x0000000000000840      0x118 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-exit.o)
                                        0x32a (size before relaxing)
 .debug_line_str
                0x0000000000000958       0xfa c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-impure.o)
                                        0x2b5 (size before relaxing)
 .debug_line_str
                0x0000000000000a52       0x41 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-int_errno.o)
                                        0x1d1 (size before relaxing)
 .debug_line_str
                0x0000000000000a93       0xfd c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-memcmp.o)
                                        0x2a7 (size before relaxing)
 .debug_line_str
                0x0000000000000b90       0x3f c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-strlen.o)
                                        0x2a7 (size before relaxing)
 .debug_line_str
                0x0000000000000bcf       0x41 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__atexit.o)
                                        0x2c9 (size before relaxing)
 .debug_line_str
                0x0000000000000c10       0x46 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__call_atexit.o)
                                        0x2cf (size before relaxing)
 .debug_line_str
                0x0000000000000c56       0x1d c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_exit.o)
                                        0x13f (size before relaxing)

.debug_rnglists
                0x0000000000000000       0xb8
 .debug_rnglists
                0x0000000000000000       0x14 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_irq_handler.o)
 .debug_rnglists
                0x0000000000000014       0x19 c:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/Software_workspace/software/UART_ocm_mem_test_bsp/\libhal_bsp.a(alt_instruction_exception_entry.o)
 .debug_rnglists
                0x000000000000002d       0x13 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-atexit.o)
 .debug_rnglists
                0x0000000000000040       0x13 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-exit.o)
 .debug_rnglists
                0x0000000000000053       0x13 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-memcmp.o)
 .debug_rnglists
                0x0000000000000066       0x14 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-strlen.o)
 .debug_rnglists
                0x000000000000007a       0x14 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__atexit.o)
 .debug_rnglists
                0x000000000000008e       0x2a c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__call_atexit.o)

.debug_loclists
                0x0000000000000000      0x355
 .debug_loclists
                0x0000000000000000       0x2a c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-atexit.o)
 .debug_loclists
                0x000000000000002a       0x20 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-exit.o)
 .debug_loclists
                0x000000000000004a       0xe1 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-memcmp.o)
 .debug_loclists
                0x000000000000012b       0x4d c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-strlen.o)
 .debug_loclists
                0x0000000000000178       0xa8 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__atexit.o)
 .debug_loclists
                0x0000000000000220      0x135 c:/intelfpga_lite/22.1std/nios2eds/bin/gnu/h-x86_64-mingw32/bin/../lib/gcc/nios2-elf/12.2.1/../../../../../H-x86_64-mingw32/nios2-elf/lib/mno-hw-mul\libc.a(lib_a-__call_atexit.o)
