\hypertarget{group___l_p_u_a_r_t___peripheral___access___layer}{}\doxysection{LPUART Peripheral Access Layer}
\label{group___l_p_u_a_r_t___peripheral___access___layer}\index{LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}}
Collaboration diagram for LPUART Peripheral Access Layer\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___l_p_u_a_r_t___peripheral___access___layer}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___l_p_u_a_r_t___register___masks}{LPUART Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_l_p_u_a_r_t___type}{LPUART\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em LPUART -\/ Size of Registers Arrays. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_ga928c2245e995db36b9e1e42ed00f7398}{LPUART\+\_\+\+INSTANCE\+\_\+\+COUNT}}~(3u)
\begin{DoxyCompactList}\small\item\em Number of instances of the LPUART module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_ga8d65c662026d150cdf0aa1e586fde2cb}{LPUART0\+\_\+\+BASE}}~(0x4006\+A000u)
\begin{DoxyCompactList}\small\item\em Peripheral LPUART0 base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_ga5b2895bb50a19a21ddb954c28977629b}{LPUART0}}~((\mbox{\hyperlink{struct_l_p_u_a_r_t___type}{LPUART\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_ga8d65c662026d150cdf0aa1e586fde2cb}{LPUART0\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral LPUART0 base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_ga42584c807077cea9525819eaf29c7e34}{LPUART1\+\_\+\+BASE}}~(0x4006\+B000u)
\begin{DoxyCompactList}\small\item\em Peripheral LPUART1 base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_ga73eb37d103f4e4f2d18ec3d3f5208ab9}{LPUART1}}~((\mbox{\hyperlink{struct_l_p_u_a_r_t___type}{LPUART\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_ga42584c807077cea9525819eaf29c7e34}{LPUART1\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral LPUART1 base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_gac5a4522c462710a2981143cbbadd7d99}{LPUART2\+\_\+\+BASE}}~(0x4006\+C000u)
\begin{DoxyCompactList}\small\item\em Peripheral LPUART2 base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_gaeb546d3c2b55e486a3d4711255c46fc9}{LPUART2}}~((\mbox{\hyperlink{struct_l_p_u_a_r_t___type}{LPUART\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_gac5a4522c462710a2981143cbbadd7d99}{LPUART2\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral LPUART2 base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_ga5c0c0d1905e4cb91614fe021176e8178}{LPUART\+\_\+\+BASE\+\_\+\+ADDRS}}~\{ \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_ga8d65c662026d150cdf0aa1e586fde2cb}{LPUART0\+\_\+\+BASE}}, \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_ga42584c807077cea9525819eaf29c7e34}{LPUART1\+\_\+\+BASE}}, \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_gac5a4522c462710a2981143cbbadd7d99}{LPUART2\+\_\+\+BASE}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of LPUART peripheral base addresses. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_ga23d9c24323d49602ca4e69ed873982de}{LPUART\+\_\+\+BASE\+\_\+\+PTRS}}~\{ \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_ga5b2895bb50a19a21ddb954c28977629b}{LPUART0}}, \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_ga73eb37d103f4e4f2d18ec3d3f5208ab9}{LPUART1}}, \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_gaeb546d3c2b55e486a3d4711255c46fc9}{LPUART2}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of LPUART peripheral base pointers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_ga3cedaef64e624cb3f651b36bd46d31ab}{LPUART\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of interrupt vector arrays for the LPUART module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_ga3290bd65d1c90e3d7a179ee17d426a46}{LPUART\+\_\+\+RX\+\_\+\+TX\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of interrupt channels for the RX\+\_\+\+TX type of LPUART module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_ga5fc5deafd2728edf687f15b780aa116b}{LPUART\+\_\+\+RX\+\_\+\+TX\+\_\+\+IRQS}}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a99bed7c53ed6541421cd0ccef0027eef}{LPUART0\+\_\+\+Rx\+Tx\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8af6160738b33b8152b63ea44914e41d61}{LPUART1\+\_\+\+Rx\+Tx\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a4f057852c2d158a2eb7560466eb56dd3}{LPUART2\+\_\+\+Rx\+Tx\+\_\+\+IRQn}} \}
\begin{DoxyCompactList}\small\item\em Interrupt vectors for the LPUART peripheral type. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_l_p_u_a_r_t___type}{LPUART\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_gab1637be1717d400faede611a8fbc25da}{LPUART\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___l_p_u_a_r_t___peripheral___access___layer_ga5b2895bb50a19a21ddb954c28977629b}\label{group___l_p_u_a_r_t___peripheral___access___layer_ga5b2895bb50a19a21ddb954c28977629b}} 
\index{LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}!LPUART0@{LPUART0}}
\index{LPUART0@{LPUART0}!LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPUART0}{LPUART0}}
{\footnotesize\ttfamily \#define LPUART0~((\mbox{\hyperlink{struct_l_p_u_a_r_t___type}{LPUART\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_ga8d65c662026d150cdf0aa1e586fde2cb}{LPUART0\+\_\+\+BASE}})}



Peripheral LPUART0 base pointer. 

\mbox{\Hypertarget{group___l_p_u_a_r_t___peripheral___access___layer_ga8d65c662026d150cdf0aa1e586fde2cb}\label{group___l_p_u_a_r_t___peripheral___access___layer_ga8d65c662026d150cdf0aa1e586fde2cb}} 
\index{LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}!LPUART0\_BASE@{LPUART0\_BASE}}
\index{LPUART0\_BASE@{LPUART0\_BASE}!LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPUART0\_BASE}{LPUART0\_BASE}}
{\footnotesize\ttfamily \#define LPUART0\+\_\+\+BASE~(0x4006\+A000u)}



Peripheral LPUART0 base address. 

\mbox{\Hypertarget{group___l_p_u_a_r_t___peripheral___access___layer_ga73eb37d103f4e4f2d18ec3d3f5208ab9}\label{group___l_p_u_a_r_t___peripheral___access___layer_ga73eb37d103f4e4f2d18ec3d3f5208ab9}} 
\index{LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}!LPUART1@{LPUART1}}
\index{LPUART1@{LPUART1}!LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPUART1}{LPUART1}}
{\footnotesize\ttfamily \#define LPUART1~((\mbox{\hyperlink{struct_l_p_u_a_r_t___type}{LPUART\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_ga42584c807077cea9525819eaf29c7e34}{LPUART1\+\_\+\+BASE}})}



Peripheral LPUART1 base pointer. 

\mbox{\Hypertarget{group___l_p_u_a_r_t___peripheral___access___layer_ga42584c807077cea9525819eaf29c7e34}\label{group___l_p_u_a_r_t___peripheral___access___layer_ga42584c807077cea9525819eaf29c7e34}} 
\index{LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}!LPUART1\_BASE@{LPUART1\_BASE}}
\index{LPUART1\_BASE@{LPUART1\_BASE}!LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPUART1\_BASE}{LPUART1\_BASE}}
{\footnotesize\ttfamily \#define LPUART1\+\_\+\+BASE~(0x4006\+B000u)}



Peripheral LPUART1 base address. 

\mbox{\Hypertarget{group___l_p_u_a_r_t___peripheral___access___layer_gaeb546d3c2b55e486a3d4711255c46fc9}\label{group___l_p_u_a_r_t___peripheral___access___layer_gaeb546d3c2b55e486a3d4711255c46fc9}} 
\index{LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}!LPUART2@{LPUART2}}
\index{LPUART2@{LPUART2}!LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPUART2}{LPUART2}}
{\footnotesize\ttfamily \#define LPUART2~((\mbox{\hyperlink{struct_l_p_u_a_r_t___type}{LPUART\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_gac5a4522c462710a2981143cbbadd7d99}{LPUART2\+\_\+\+BASE}})}



Peripheral LPUART2 base pointer. 

\mbox{\Hypertarget{group___l_p_u_a_r_t___peripheral___access___layer_gac5a4522c462710a2981143cbbadd7d99}\label{group___l_p_u_a_r_t___peripheral___access___layer_gac5a4522c462710a2981143cbbadd7d99}} 
\index{LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}!LPUART2\_BASE@{LPUART2\_BASE}}
\index{LPUART2\_BASE@{LPUART2\_BASE}!LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPUART2\_BASE}{LPUART2\_BASE}}
{\footnotesize\ttfamily \#define LPUART2\+\_\+\+BASE~(0x4006\+C000u)}



Peripheral LPUART2 base address. 

\mbox{\Hypertarget{group___l_p_u_a_r_t___peripheral___access___layer_ga5c0c0d1905e4cb91614fe021176e8178}\label{group___l_p_u_a_r_t___peripheral___access___layer_ga5c0c0d1905e4cb91614fe021176e8178}} 
\index{LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}!LPUART\_BASE\_ADDRS@{LPUART\_BASE\_ADDRS}}
\index{LPUART\_BASE\_ADDRS@{LPUART\_BASE\_ADDRS}!LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPUART\_BASE\_ADDRS}{LPUART\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define LPUART\+\_\+\+BASE\+\_\+\+ADDRS~\{ \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_ga8d65c662026d150cdf0aa1e586fde2cb}{LPUART0\+\_\+\+BASE}}, \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_ga42584c807077cea9525819eaf29c7e34}{LPUART1\+\_\+\+BASE}}, \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_gac5a4522c462710a2981143cbbadd7d99}{LPUART2\+\_\+\+BASE}} \}}



Array initializer of LPUART peripheral base addresses. 

\mbox{\Hypertarget{group___l_p_u_a_r_t___peripheral___access___layer_ga23d9c24323d49602ca4e69ed873982de}\label{group___l_p_u_a_r_t___peripheral___access___layer_ga23d9c24323d49602ca4e69ed873982de}} 
\index{LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}!LPUART\_BASE\_PTRS@{LPUART\_BASE\_PTRS}}
\index{LPUART\_BASE\_PTRS@{LPUART\_BASE\_PTRS}!LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPUART\_BASE\_PTRS}{LPUART\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define LPUART\+\_\+\+BASE\+\_\+\+PTRS~\{ \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_ga5b2895bb50a19a21ddb954c28977629b}{LPUART0}}, \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_ga73eb37d103f4e4f2d18ec3d3f5208ab9}{LPUART1}}, \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_gaeb546d3c2b55e486a3d4711255c46fc9}{LPUART2}} \}}



Array initializer of LPUART peripheral base pointers. 

\mbox{\Hypertarget{group___l_p_u_a_r_t___peripheral___access___layer_ga928c2245e995db36b9e1e42ed00f7398}\label{group___l_p_u_a_r_t___peripheral___access___layer_ga928c2245e995db36b9e1e42ed00f7398}} 
\index{LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}!LPUART\_INSTANCE\_COUNT@{LPUART\_INSTANCE\_COUNT}}
\index{LPUART\_INSTANCE\_COUNT@{LPUART\_INSTANCE\_COUNT}!LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPUART\_INSTANCE\_COUNT}{LPUART\_INSTANCE\_COUNT}}
{\footnotesize\ttfamily \#define LPUART\+\_\+\+INSTANCE\+\_\+\+COUNT~(3u)}



Number of instances of the LPUART module. 

\mbox{\Hypertarget{group___l_p_u_a_r_t___peripheral___access___layer_ga3cedaef64e624cb3f651b36bd46d31ab}\label{group___l_p_u_a_r_t___peripheral___access___layer_ga3cedaef64e624cb3f651b36bd46d31ab}} 
\index{LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}!LPUART\_IRQS\_ARR\_COUNT@{LPUART\_IRQS\_ARR\_COUNT}}
\index{LPUART\_IRQS\_ARR\_COUNT@{LPUART\_IRQS\_ARR\_COUNT}!LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPUART\_IRQS\_ARR\_COUNT}{LPUART\_IRQS\_ARR\_COUNT}}
{\footnotesize\ttfamily \#define LPUART\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT~(1u)}



Number of interrupt vector arrays for the LPUART module. 

\mbox{\Hypertarget{group___l_p_u_a_r_t___peripheral___access___layer_ga5fc5deafd2728edf687f15b780aa116b}\label{group___l_p_u_a_r_t___peripheral___access___layer_ga5fc5deafd2728edf687f15b780aa116b}} 
\index{LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}!LPUART\_RX\_TX\_IRQS@{LPUART\_RX\_TX\_IRQS}}
\index{LPUART\_RX\_TX\_IRQS@{LPUART\_RX\_TX\_IRQS}!LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPUART\_RX\_TX\_IRQS}{LPUART\_RX\_TX\_IRQS}}
{\footnotesize\ttfamily \#define LPUART\+\_\+\+RX\+\_\+\+TX\+\_\+\+IRQS~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a99bed7c53ed6541421cd0ccef0027eef}{LPUART0\+\_\+\+Rx\+Tx\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8af6160738b33b8152b63ea44914e41d61}{LPUART1\+\_\+\+Rx\+Tx\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a4f057852c2d158a2eb7560466eb56dd3}{LPUART2\+\_\+\+Rx\+Tx\+\_\+\+IRQn}} \}}



Interrupt vectors for the LPUART peripheral type. 

\mbox{\Hypertarget{group___l_p_u_a_r_t___peripheral___access___layer_ga3290bd65d1c90e3d7a179ee17d426a46}\label{group___l_p_u_a_r_t___peripheral___access___layer_ga3290bd65d1c90e3d7a179ee17d426a46}} 
\index{LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}!LPUART\_RX\_TX\_IRQS\_CH\_COUNT@{LPUART\_RX\_TX\_IRQS\_CH\_COUNT}}
\index{LPUART\_RX\_TX\_IRQS\_CH\_COUNT@{LPUART\_RX\_TX\_IRQS\_CH\_COUNT}!LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPUART\_RX\_TX\_IRQS\_CH\_COUNT}{LPUART\_RX\_TX\_IRQS\_CH\_COUNT}}
{\footnotesize\ttfamily \#define LPUART\+\_\+\+RX\+\_\+\+TX\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT~(1u)}



Number of interrupt channels for the RX\+\_\+\+TX type of LPUART module. 



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___l_p_u_a_r_t___peripheral___access___layer_gab1637be1717d400faede611a8fbc25da}\label{group___l_p_u_a_r_t___peripheral___access___layer_gab1637be1717d400faede611a8fbc25da}} 
\index{LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}!LPUART\_MemMapPtr@{LPUART\_MemMapPtr}}
\index{LPUART\_MemMapPtr@{LPUART\_MemMapPtr}!LPUART Peripheral Access Layer@{LPUART Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPUART\_MemMapPtr}{LPUART\_MemMapPtr}}
{\footnotesize\ttfamily typedef  struct \mbox{\hyperlink{struct_l_p_u_a_r_t___type}{LPUART\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___l_p_u_a_r_t___peripheral___access___layer_gab1637be1717d400faede611a8fbc25da}{LPUART\+\_\+\+Mem\+Map\+Ptr}}}

