Important Notice	2
Trademarks	3
Chip Handling Guide	4
Revision History	5
Table of Contents	6
List of Figures	26
List of Tables	36
List of Examples	40
List of Conventions	41

1 Product Overview	42
	1.1 Overview	42
	1.2 Block Diagram of Exynos 4412	43
	1.3 Features of Exynos 4412	44
		1.3.1 Multi-Core Processing Unit	46
		1.3.2 Memory Subsystem	47
		1.3.3 Multimedia	48
		1.3.4 Audio Subsystem	51
		1.3.5 Image Signal Processing Subsystem	51
		1.3.6 Security Subsystem	51
		1.3.7 GPS Subsystem	51
		1.3.8 Connectivity	52
		1.3.9 System Peripheral	54
	1.4 Conventions	56
		1.4.1 Register R/W Conventions	56
		1.4.2 Register Value Conventions	56
2 Ball Map and Description	57
	2.1 Overview	57
	2.2 Pin Map	58
		2.2.1 Block Diagram of 804-ball FCFBGA (POP)	58
	2.3 Pin Assignments and Pin Number Order	59
	2.4 I/O Control Type Conventions	65
	2.5 Pin Description	66
		2.5.1 Signal Pin	66
		2.5.2 Digital IO Power Pin	79
		2.5.3 Analog/HSI Power Pin	80
		2.5.4 Memory Power Pin	81
3 Memory Map	82
	3.1 Overview	82
	3.2 SFR Base Address	83
4 Chip ID	88
	4.1 Overview	88
	4.2 Register Description	89
		4.2.1 Register Map Summary	89
			4.2.1.1 PRO_ID	89
			4.2.1.2 PACKAGE_ID	89
5 Booting Sequence	90
	5.1 Overview	90
	5.2 Functional Description	90
		5.2.1 Block Diagram	91
		5.2.2 Scenario Description	92
			5.2.2.1 Reset Status	92
			5.2.2.2 PLL and Clock Setting at Booting Time	93
			5.2.2.3 OM Pin Configuration	94
6 General Purpose Input/Output (GPIO) Control	95
	6.1 Overview	95
		6.1.1 Features of GPIO	97
		6.1.2 Input/Output Description	97
			6.1.2.1 General Purpose Input/Output Block Diagram	98
	6.2 Register Description	99
		6.2.1 Registers Summary	99
		6.2.2 Part 1	115
			6.2.2.1 GPA0CON	116
			6.2.2.2 GPA0DAT	117
			6.2.2.3 GPA0PUD	117
			6.2.2.4 GPA0DRV	117
			6.2.2.5 GPA0CONPDN	118
			6.2.2.6 GPA0PUDPDN	118
			6.2.2.7 GPA1CON	119
			6.2.2.8 GPA1DAT	120
			6.2.2.9 GPA1PUD	120
			6.2.2.10 GPA1DRV	120
			6.2.2.11 GPA1CONPDN	121
			6.2.2.12 GPA1PUDPDN	121

			6.2.2.13 GPBCON	122
			6.2.2.14 GPBDAT	124
			6.2.2.15 GPBPUD	124
			6.2.2.16 GPBDRV	124
			6.2.2.17 GPBCONPDN	125
			6.2.2.18 GPBPUDPDN	125
			6.2.2.19 GPC0CON	126
			6.2.2.20 GPC0DAT	127
			6.2.2.21 GPC0PUD	127
			6.2.2.22 GPC0DRV	127
			6.2.2.23 GPC0CONPDN	128
			6.2.2.24 GPC0PUDPDN	128
			6.2.2.25 GPC1CON	129
			6.2.2.26 GPC1DAT	130
			6.2.2.27 GPC1PUD	130
			6.2.2.28 GPC1DRV	130
			6.2.2.29 GPC1CONPDN	131
			6.2.2.30 GPC1PUDPDN	131
			6.2.2.31 GPD0CON	132
			6.2.2.32 GPD0DAT	133
			6.2.2.33 GPD0PUD	133
			6.2.2.34 GPD0DRV	133
			6.2.2.35 GPD0CONPDN	134
			6.2.2.36 GPD0PUDPDN	134
			6.2.2.37 GPD1CON	135
			6.2.2.38 GPD1DAT	136
			6.2.2.39 GPD1PUD	136
			6.2.2.40 GPD1DRV	136
			6.2.2.41 GPD1CONPDN	137
			6.2.2.42 GPD1PUDPDN	137
			6.2.2.43 GPF0CON	138
			6.2.2.44 GPF0DAT	139
			6.2.2.45 GPF0PUD	139
			6.2.2.46 GPF0DRV	139
			6.2.2.47 GPF0CONPDN	140
			6.2.2.48 GPF0PUDPDN	140
			6.2.2.49 GPF1CON	141
			6.2.2.50 GPF1DAT	142
			6.2.2.51 GPF1PUD	142
			6.2.2.52 GPF1DRV	142
			6.2.2.53 GPF1CONPDN	143
			6.2.2.54 GPF1PUDPDN	143
			6.2.2.55 GPF2CON	144
			6.2.2.56 GPF2DAT	145
			6.2.2.57 GPF2PUD	145
			6.2.2.58 GPF2DRV	145
			6.2.2.59 GPF2CONPDN	146
			6.2.2.60 GPF2PUDPDN	146
			6.2.2.61 GPF3CON	147
			6.2.2.62 GPF3DAT	148
			6.2.2.63 GPF3PUD	148
			6.2.2.64 GPF3DRV	148
			6.2.2.65 GPF3CONPDN	148
			6.2.2.66 GPF3PUDPDN	149
			6.2.2.67 ETC1PUD	149
			6.2.2.68 ETC1DRV	149
			6.2.2.69 GPJ0CON	150
			6.2.2.70 GPJ0DAT	151
			6.2.2.71 GPJ0PUD	151
			6.2.2.72 GPJ0DRV	151
			6.2.2.73 GPJ0CONPDN	152
			6.2.2.74 GPJ0PUDPDN	152
			6.2.2.75 GPJ1CON	153
			6.2.2.76 GPJ1DAT	154
			6.2.2.77 GPJ1PUD	154
			6.2.2.78 GPJ1DRV	154
			6.2.2.79 GPJ1CONPDN	155
			6.2.2.80 GPJ1PUDPDN	155
			6.2.2.81 EXT_INT1CON	156
			6.2.2.82 EXT_INT2CON	158
			6.2.2.83 EXT_INT3CON	160
			6.2.2.84 EXT_INT4CON	162
			6.2.2.85 EXT_INT5CON	163
			6.2.2.86 EXT_INT6CON	164
			6.2.2.87 EXT_INT7CON	165
			6.2.2.88 EXT_INT13CON	166
			6.2.2.89 EXT_INT14CON	168
			6.2.2.90 EXT_INT15CON	170
			6.2.2.91 EXT_INT16CON	172
			6.2.2.92 EXT_INT21CON	174
			6.2.2.93 EXT_INT22CON	176
			6.2.2.94 EXT_INT1_FLTCON0	177
			6.2.2.95 EXT_INT1_FLTCON1	178
			6.2.2.96 EXT_INT2_FLTCON0	179
			6.2.2.97 EXT_INT2_FLTCON1	179
			6.2.2.98 EXT_INT3_FLTCON0	180
			6.2.2.99 EXT_INT3_FLTCON1	181
			6.2.2.100 EXT_INT4_FLTCON0	182
			6.2.2.101 EXT_INT4_FLTCON1	182
			6.2.2.102 EXT_INT5_FLTCON0	183
			6.2.2.103 EXT_INT5_FLTCON1	183
			6.2.2.104 EXT_INT6_FLTCON0	184
			6.2.2.105 EXT_INT6_FLTCON1	184
			6.2.2.106 EXT_INT7_FLTCON0	185
			6.2.2.107 EXT_INT7_FLTCON1	185
			6.2.2.108 EXT_INT13_FLTCON0	186
			6.2.2.109 EXT_INT13_FLTCON1	187
			6.2.2.110 EXT_INT14_FLTCON0	188
			6.2.2.111 EXT_INT14_FLTCON1	189
			6.2.2.112 EXT_INT15_FLTCON0	190
			6.2.2.113 EXT_INT15_FLTCON1	191
			6.2.2.114 EXT_INT16_FLTCON0	192
			6.2.2.115 EXT_INT16_FLTCON1	192
			6.2.2.116 EXT_INT21_FLTCON0	193
			6.2.2.117 EXT_INT21_FLTCON1	194
			6.2.2.118 EXT_INT22_FLTCON0	195
			6.2.2.119 EXT_INT22_FLTCON1	195
			6.2.2.120 EXT_INT1_MASK	196
			6.2.2.121 EXT_INT2_MASK	197
			6.2.2.122 EXT_INT3_MASK	198
			6.2.2.123 EXT_INT4_MASK	199
			6.2.2.124 EXT_INT5_MASK	199
			6.2.2.125 EXT_INT6_MASK	200
			6.2.2.126 EXT_INT7_MASK	200
			6.2.2.127 EXT_INT13_MASK	201
			6.2.2.128 EXT_INT14_MASK	202
			6.2.2.129 EXT_INT15_MASK	203
			6.2.2.130 EXT_INT16_MASK	203
			6.2.2.131 EXT_INT21_MASK	204
			6.2.2.132 EXT_INT22_MASK	204
			6.2.2.133 EXT_INT1_PEND	205
			6.2.2.134 EXT_INT2_PEND	205
			6.2.2.135 EXT_INT3_PEND	206
			6.2.2.136 EXT_INT4_PEND	207
			6.2.2.137 EXT_INT5_PEND	207
			6.2.2.138 EXT_INT6_PEND	208
			6.2.2.139 EXT_INT7_PEND	208
			6.2.2.140 EXT_INT13_PEND	209
			6.2.2.141 EXT_INT14_PEND	210
			6.2.2.142 EXT_INT15_PEND	211
			6.2.2.143 EXT_INT16_PEND	211
			6.2.2.144 EXT_INT21_PEND	212
			6.2.2.145 EXT_INT22_PEND	212
			6.2.2.146 EXT_INT_SERVICE_XB	213
			6.2.2.147 EXT_INT_SERVICE_PEND_XB	213
			6.2.2.148 EXT_INT_GRPFIXPRI_XB	214
			6.2.2.149 EXT_INT1_FIXPRI	215
			6.2.2.150 EXT_INT2_FIXPRI	215
			6.2.2.151 EXT_INT3_FIXPRI	215
			6.2.2.152 EXT_INT4_FIXPRI	215
			6.2.2.153 EXT_INT5_FIXPRI	216
			6.2.2.154 EXT_INT6_FIXPRI	216
			6.2.2.155 EXT_INT7_FIXPRI	216
			6.2.2.156 EXT_INT13_FIXPRI	217
			6.2.2.157 EXT_INT14_FIXPRI	217
			6.2.2.158 EXT_INT15_FIXPRI	217
			6.2.2.159 EXT_INT16_FIXPRI	217
			6.2.2.160 EXT_INT21_FIXPRI	218
			6.2.2.161 EXT_INT22_FIXPRI	218
			6.2.2.162 PDNEN	219
		6.2.3 Part 2	220
			6.2.3.1 GPK0CON	221
			6.2.3.2 GPK0DAT	222
			6.2.3.3 GPK0PUD	222
			6.2.3.4 GPK0DRV	222
			6.2.3.5 GPK0CONPDN	223
			6.2.3.6 GPK0PUDPDN	223
			6.2.3.7 GPK1CON	224
			6.2.3.8 GPK1DAT	226
			6.2.3.9 GPK1PUD	226
			6.2.3.10 GPK1DRV	226
			6.2.3.11 GPK1CONPDN	227
			6.2.3.12 GPK1PUDPDN	227
			6.2.3.13 GPK2CON	228
			6.2.3.14 GPK2DAT	229
			6.2.3.15 GPK2PUD	229
			6.2.3.16 GPK2DRV	229
			6.2.3.17 GPK2CONPDN	230
			6.2.3.18 GPK2PUDPDN	230
			6.2.3.19 GPK3CON	231
			6.2.3.20 GPK3DAT	232
			6.2.3.21 GPK3PUD	232
			6.2.3.22 GPK3DRV	232
			6.2.3.23 GPK3CONPDN	233
			6.2.3.24 GPK3PUDPDN	233
			6.2.3.25 GPL0CON	234
			6.2.3.26 GPL0DAT	235
			6.2.3.27 GPL0PUD	235
			6.2.3.28 GPL0DRV	235
			6.2.3.29 GPL0CONPDN	236
			6.2.3.30 GPL0PUDPDN	236
			6.2.3.31 GPL1CON	237
			6.2.3.32 GPL1DAT	237
			6.2.3.33 GPL1PUD	237
			6.2.3.34 GPL1DRV	238
			6.2.3.35 GPL1CONPDN	238
			6.2.3.36 GPL1PUDPDN	238
			6.2.3.37 GPL2CON	239
			6.2.3.38 GPL2DAT	241
			6.2.3.39 GPL2PUD	241
			6.2.3.40 GPL2DRV	241
			6.2.3.41 GPL2CONPDN	242
			6.2.3.42 GPL2PUDPDN	242
			6.2.3.43 GPY0CON	243
			6.2.3.44 GPY0DAT	244
			6.2.3.45 GPY0PUD	244
			6.2.3.46 GPY0DRV	244
			6.2.3.47 GPY0CONPDN	245
			6.2.3.48 GPY0PUDPDN	245
			6.2.3.49 GPY1CON	246
			6.2.3.50 GPY1DAT	247
			6.2.3.51 GPY1PUD	247
			6.2.3.52 GPY1DRV	247
			6.2.3.53 GPY1CONPDN	248
			6.2.3.54 GPY1PUDPDN	248
			6.2.3.55 GPY2CON	249
			6.2.3.56 GPY2DAT	251
			6.2.3.57 GPY2PUD	251
			6.2.3.58 GPY2DRV	251
			6.2.3.59 GPY2CONPDN	252
			6.2.3.60 GPY2PUDPDN	252
			6.2.3.61 GPY3CON	253
			6.2.3.62 GPY3DAT	254
			6.2.3.63 GPY3PUD	254
			6.2.3.64 GPY3DRV	254
			6.2.3.65 GPY3CONPDN	255
			6.2.3.66 GPY3PUDPDN	255
			6.2.3.67 GPY4CON	256
			6.2.3.68 GPY4DAT	258
			6.2.3.69 GPY4PUD	258
			6.2.3.70 GPY4DRV	258
			6.2.3.71 GPY4CONPDN	259
			6.2.3.72 GPY4PUDPDN	259
			6.2.3.73 GPY5CON	260
			6.2.3.74 GPY5DAT	261
			6.2.3.75 GPY5PUD	261
			6.2.3.76 GPY5DRV	261
			6.2.3.77 GPY5CONPDN	262
			6.2.3.78 GPY5PUDPDN	262
			6.2.3.79 GPY6CON	263
			6.2.3.80 GPY6DAT	264
			6.2.3.81 GPY6PUD	264
			6.2.3.82 GPY6DRV	264
			6.2.3.83 GPY6CONPDN	265
			6.2.3.84 GPY6PUDPDN	265
			6.2.3.85 ETC0PUD	266
			6.2.3.86 ETC0DRV	266
			6.2.3.87 ETC6PUD	267
			6.2.3.88 ETC6DRV	268
			6.2.3.89 GPM0CON	269
			6.2.3.90 GPM0DAT	271
			6.2.3.91 GPM0PUD	271
			6.2.3.92 GPM0DRV	271
			6.2.3.93 GPM0CONPDN	272
			6.2.3.94 GPM0PUDPDN	272
			6.2.3.95 GPM1CON	273
			6.2.3.96 GPM1DAT	275
			6.2.3.97 GPM1PUD	275
			6.2.3.98 GPM1DRV	275
			6.2.3.99 GPM1CONPDN	276
			6.2.3.100 GPM1PUDPDN	276
			6.2.3.101 GPM2CON	277
			6.2.3.102 GPM2DAT	278
			6.2.3.103 GPM2PUD	278
			6.2.3.104 GPM2DRV	278
			6.2.3.105 GPM2CONPDN	279
			6.2.3.106 GPM2PUDPDN	279
			6.2.3.107 GPM3CON	280
			6.2.3.108 GPM3DAT	282
			6.2.3.109 GPM3PUD	282
			6.2.3.110 GPM3DRV	282
			6.2.3.111 GPM3CONPDN	283
			6.2.3.112 GPM3PUDPDN	283
			6.2.3.113 GPM4CON	284
			6.2.3.114 GPM4DAT	286
			6.2.3.115 GPM4PUD	286
			6.2.3.116 GPM4DRV	286
			6.2.3.117 GPM4CONPDN	287
			6.2.3.118 GPM4PUDPDN	287
			6.2.3.119 EXT_INT23CON	288
			6.2.3.120 EXT_INT24CON	290
			6.2.3.121 EXT_INT25CON	292
			6.2.3.122 EXT_INT26CON	294
			6.2.3.123 EXT_INT27CON	296
			6.2.3.124 EXT_INT28CON	298
			6.2.3.125 EXT_INT29CON	299
			6.2.3.126 EXT_INT8CON	301
			6.2.3.127 EXT_INT9CON	303
			6.2.3.128 EXT_INT10CON	305
			6.2.3.129 EXT_INT11CON	306
			6.2.3.130 EXT_INT12CON	308
			6.2.3.131 EXT_INT23_FLTCON0	310
			6.2.3.132 EXT_INT23_FLTCON1	310
			6.2.3.133 EXT_INT24_FLTCON0	311
			6.2.3.134 EXT_INT24_FLTCON1	311
			6.2.3.135 EXT_INT25_FLTCON0	312
			6.2.3.136 EXT_INT25_FLTCON1	312
			6.2.3.137 EXT_INT26_FLTCON0	313
			6.2.3.138 EXT_INT26_FLTCON1	313
			6.2.3.139 EXT_INT27_FLTCON0	314
			6.2.3.140 EXT_INT27_FLTCON1	314
			6.2.3.141 EXT_INT28_FLTCON0	315
			6.2.3.142 EXT_INT28_FLTCON1	315
			6.2.3.143 EXT_INT29_FLTCON0	316
			6.2.3.144 EXT_INT29_FLTCON1	317
			6.2.3.145 EXT_INT8_FLTCON0	318
			6.2.3.146 EXT_INT8_FLTCON1	319
			6.2.3.147 EXT_INT9_FLTCON0	320
			6.2.3.148 EXT_INT9_FLTCON1	320
			6.2.3.149 EXT_INT10_FLTCON0	321
			6.2.3.150 EXT_INT10_FLTCON1	321
			6.2.3.151 EXT_INT11_FLTCON0	322
			6.2.3.152 EXT_INT11_FLTCON1	323
			6.2.3.153 EXT_INT12_FLTCON0	324
			6.2.3.154 EXT_INT12_FLTCON1	325
			6.2.3.155 EXT_INT23_MASK	326
			6.2.3.156 EXT_INT24_MASK	326
			6.2.3.157 EXT_INT25_MASK	327
			6.2.3.158 EXT_INT26_MASK	327
			6.2.3.159 EXT_INT27_MASK	328
			6.2.3.160 EXT_INT28_MASK	328
			6.2.3.161 EXT_INT29_MASK	329
			6.2.3.162 EXT_INT8_MASK	330
			6.2.3.163 EXT_INT9_MASK	331
			6.2.3.164 EXT_INT10_MASK	331
			6.2.3.165 EXT_INT11_MASK	332
			6.2.3.166 EXT_INT12_MASK	333
			6.2.3.167 EXT_INT23_PEND	334
			6.2.3.168 EXT_INT24_PEND	334
			6.2.3.169 EXT_INT25_PEND	335
			6.2.3.170 EXT_INT26_PEND	335
			6.2.3.171 EXT_INT27_PEND	336
			6.2.3.172 EXT_INT28_PEND	336
			6.2.3.173 EXT_INT29_PEND	337
			6.2.3.174 EXT_INT8_PEND	338
			6.2.3.175 EXT_INT9_PEND	339
			6.2.3.176 EXT_INT10_PEND	339
			6.2.3.177 EXT_INT11_PEND	340
			6.2.3.178 EXT_INT12_PEND	341
			6.2.3.179 EXT_INT_SERVICE_XA	342
			6.2.3.180 EXT_INT_SERVICE_PEND_XA	342
			6.2.3.181 EXT_INT_GRPFIXPRI_XA	343
			6.2.3.182 EXT_INT23_FIXPRI	344
			6.2.3.183 EXT_INT24_FIXPRI	344
			6.2.3.184 EXT_INT25_FIXPRI	344
			6.2.3.185 EXT_INT26_FIXPRI	345
			6.2.3.186 EXT_INT27_FIXPRI	345
			6.2.3.187 EXT_INT28_FIXPRI	345
			6.2.3.188 EXT_INT29_FIXPRI	345
			6.2.3.189 EXT_INT8_FIXPRI	346
			6.2.3.190 EXT_INT9_FIXPRI	346
			6.2.3.191 EXT_INT10_FIXPRI	346
			6.2.3.192 EXT_INT11_FIXPRI	347
			6.2.3.193 EXT_INT12_FIXPRI	347
			6.2.3.194 GPX0CON	348
			6.2.3.195 GPX0DAT	350
			6.2.3.196 GPX0PUD	350
			6.2.3.197 GPX0DRV	350
			6.2.3.198 GPX1CON	351
			6.2.3.199 GPX1DAT	353
			6.2.3.200 GPX1PUD	353
			6.2.3.201 GPX1DRV	353
			6.2.3.202 GPX2CON	354
			6.2.3.203 GPX2DAT	356
			6.2.3.204 GPX2PUD	356
			6.2.3.205 GPX2DRV	356
			6.2.3.206 GPX3CON	357
			6.2.3.207 GPX3DAT	359
			6.2.3.208 GPX3PUD	359
			6.2.3.209 GPX3DRV	359
			6.2.3.210 EXT_INT40CON	360
			6.2.3.211 EXT_INT41CON	362
			6.2.3.212 EXT_INT42CON	364
			6.2.3.213 EXT_INT43CON	366
			6.2.3.214 EXT_INT40_FLTCON0	368
			6.2.3.215 EXT_INT40_FLTCON1	369
			6.2.3.216 EXT_INT41_FLTCON0	370
			6.2.3.217 EXT_INT41_FLTCON1	371
			6.2.3.218 EXT_INT42_FLTCON0	372
			6.2.3.219 EXT_INT42_FLTCON1	373
			6.2.3.220 EXT_INT43_FLTCON0	374
			6.2.3.221 EXT_INT43_FLTCON1	375
			6.2.3.222 EXT_INT40_MASK	376
			6.2.3.223 EXT_INT41_MASK	377
			6.2.3.224 EXT_INT42_MASK	378
			6.2.3.225 EXT_INT43_MASK	379
			6.2.3.226 EXT_INT40_PEND	380
			6.2.3.227 EXT_INT41_PEND	381
			6.2.3.228 EXT_INT42_PEND	382
			6.2.3.229 EXT_INT43_PEND	383
			6.2.3.230 PDNEN	384
		6.2.4 Part 3	385
			6.2.4.1 GPZCON	385
			6.2.4.2 GPZDAT	386
			6.2.4.3 GPZPUD	386
			6.2.4.4 GPZDRV	386
			6.2.4.5 GPZCONPDN	387
			6.2.4.6 GPZPUDPDN	387
			6.2.4.7 EXT_INT50CON	388
			6.2.4.8 EXT_INT50_FLTCON0	390
			6.2.4.9 EXT_INT50_FLTCON1	390
			6.2.4.10 EXT_INT50_MASK	391
			6.2.4.11 EXT_INT50_PEND	391
			6.2.4.12 EXT_INT_SERVICE_XD	392
			6.2.4.13 EXT_INT_SERVICE_PEND_XD	392
			6.2.4.14 EXT_INT_GRPFIXPRI_XD	392
			6.2.4.15 EXT_INT50_FIXPRI	393
			6.2.4.16 PDNEN	393
		6.2.5 Part 4	394
			6.2.5.1 GPV0CON	394
			6.2.5.2 GPV0DAT	395
			6.2.5.3 GPV0PUD	395
			6.2.5.4 GPV0DRV	395
			6.2.5.5 GPV0CONPDN	396
			6.2.5.6 GPV0PUDPDN	396
			6.2.5.7 GPV1CON	397
			6.2.5.8 GPV1DAT	398
			6.2.5.9 GPV1PUD	398
			6.2.5.10 GPV1DRV	398
			6.2.5.11 GPV1CONPDN	399
			6.2.5.12 GPV1PUDPDN	399
			6.2.5.13 ETC7PUD	400
			6.2.5.14 ETC7DRV	400
			6.2.5.15 GPV2CON	401
			6.2.5.16 GPV2DAT	402
			6.2.5.17 GPV2PUD	402
			6.2.5.18 GPV2DRV	402
			6.2.5.19 GPV2CONPDN	403
			6.2.5.20 GPV2PUDPDN	403
			6.2.5.21 GPV3CON	404
			6.2.5.22 GPV3DAT	405
			6.2.5.23 GPV3PUD	405
			6.2.5.24 GPV3DRV	405
			6.2.5.25 GPV3CONPDN	406
			6.2.5.26 GPV3PUDPDN	406
			6.2.5.27 ETC8PUD	407
			6.2.5.28 ETC8DRV	407
			6.2.5.29 GPV4CON	408
			6.2.5.30 GPV4DAT	408
			6.2.5.31 GPV4PUD	408
			6.2.5.32 GPV4DRV	409
			6.2.5.33 GPV4CONPDN	409
			6.2.5.34 GPV4PUDPDN	409
			6.2.5.35 EXT_INT30CON	410
			6.2.5.36 EXT_INT31CON	412
			6.2.5.37 EXT_INT32CON	414
			6.2.5.38 EXT_INT33CON	416
			6.2.5.39 EXT_INT34CON	418
			6.2.5.40 EXT_INT30_FLTCON0	419
			6.2.5.41 EXT_INT30_FLTCON1	420
			6.2.5.42 EXT_INT31_FLTCON0	421
			6.2.5.43 EXT_INT31_FLTCON1	422
			6.2.5.44 EXT_INT32_FLTCON0	423
			6.2.5.45 EXT_INT32_FLTCON1	424
			6.2.5.46 EXT_INT33_FLTCON0	425
			6.2.5.47 EXT_INT33_FLTCON1	426
			6.2.5.48 EXT_INT34_FLTCON0	427
			6.2.5.49 EXT_INT34_FLTCON1	427
			6.2.5.50 EXT_INT30_MASK	428
			6.2.5.51 EXT_INT31_MASK	429
			6.2.5.52 EXT_INT32_MASK	430
			6.2.5.53 EXT_INT33_MASK	431
			6.2.5.54 EXT_INT34_MASK	431
			6.2.5.55 EXT_INT30_PEND	432
			6.2.5.56 EXT_INT31_PEND	433
			6.2.5.57 EXT_INT32_PEND	434
			6.2.5.58 EXT_INT33_PEND	435
			6.2.5.59 EXT_INT34_PEND	435
			6.2.5.60 EXT_INT_SERVICE_XC	436
			6.2.5.61 EXT_INT_SERVICE_PEND_XC	436
			6.2.5.62 EXT_INT_GRPFIXPRI_XC	436
			6.2.5.63 EXT_INT30_FIXPRI	437
			6.2.5.64 EXT_INT31_FIXPRI	437
			6.2.5.65 EXT_INT32_FIXPRI	437
			6.2.5.66 EXT_INT33_FIXPRI	438
			6.2.5.67 EXT_INT34_FIXPR	438
			6.2.5.68 PDNEN	439
7 Clock Management Unit	440
	7.1 Clock Domains	440
	7.2 Clock Declaration	443
		7.2.1 Clocks from Clock Pads	443
		7.2.2 Clocks from CMU	444
	7.3 Clock Relationship	445
		7.3.1 Recommended PLL PMS Value for APLL and MPLL	447
		7.3.2 Recommended PLL PMS Value for EPLL	448
		7.3.3 Recommended PLL PMS Value for VPLL	449
	7.4 Clock Generation	450
	7.5 Clock Configuration Procedure	455
		7.5.1 Clock Gating	456
		7.5.2 Clock Diving	456
	7.6 Special Clock Description	457
		7.6.1 Special Clock Table	457
	7.7 CLKOUT	460
	7.8 I/O Description	463
	7.9 Register Description	464
		7.9.1 Register Map Summary	466
			7.9.1.1 CLK_SRC_LEFTBUS	475
			7.9.1.2 CLK_MUX_STAT_LEFTBUS	475
			7.9.1.3 CLK_DIV_LEFTBUS	476
			7.9.1.4 CLK_DIV_STAT_LEFTBUS	476
			7.9.1.5 CLK_GATE_IP_LEFTBUS	477
			7.9.1.6 CLK_GATE_IP_IMAGE	478
			7.9.1.7 CLKOUT_CMU_LEFTBUS	479
			7.9.1.8 CLKOUT_CMU_LEFTBUS_DIV_STAT	479
			7.9.1.9 CLK_SRC_RIGHTBUS	480
			7.9.1.10 CLK_MUX_STAT_RIGHTBUS	480
			7.9.1.11 CLK_DIV_RIGHTBUS	481
			7.9.1.12 CLK_DIV_STAT_RIGHTBUS	481
			7.9.1.13 CLK_GATE_IP_RIGHTBUS	482
			7.9.1.14 CLK_GATE_IP_PERIR	483
			7.9.1.15 CLKOUT_CMU_RIGHTBUS	485
			7.9.1.16 CLKOUT_CMU_RIGHTBUS_DIV_STAT	486
			7.9.1.17 EPLL_LOCK	486
			7.9.1.18 VPLL_LOCK	486
			7.9.1.19 EPLL_CON0	488
			7.9.1.20 EPLL_CON1	489
			7.9.1.21 EPLL_CON2	490
			7.9.1.22 VPLL_CON0	491
			7.9.1.23 VPLL_CON1	492
			7.9.1.24 VPLL_CON2	493
			7.9.1.25 CLK_SRC_TOP0	494
			7.9.1.26 CLK_SRC_TOP1	495
			7.9.1.27 CLK_SRC_CAM0	496
			7.9.1.28 CLK_SRC_TV	499
			7.9.1.29 CLK_SRC_MFC	499
			7.9.1.30 CLK_SRC_G3D	500
			7.9.1.31 CLK_SRC_LCD0	501
			7.9.1.32 CLK_SRC_ISP	503
			7.9.1.33 CLK_SRC_MAUDIO	505
			7.9.1.34 CLK_SRC_FSYS	506
			7.9.1.35 CLK_SRC_PERIL0	508
			7.9.1.36 CLK_SRC_PERIL1	510
			7.9.1.37 CLK_SRC_CAM1	512
			7.9.1.38 CLK_SRC_MASK_CAM0	513
			7.9.1.39 CLK_SRC_MASK_TV	514
			7.9.1.40 CLK_SRC_MASK_LCD	514
			7.9.1.41 CLK_SRC_MASK_ISP	515
			7.9.1.42 CLK_SRC_MASK_MAUDIO	515
			7.9.1.43 CLK_SRC_MASK_FSYS	516
			7.9.1.44 CLK_SRC_MASK_PERIL0	517
			7.9.1.45 CLK_SRC_MASK_PERIL1	518
			7.9.1.46 CLK_MUX_STAT_TOP	519
			7.9.1.47 CLK_MUX_STAT_TOP1	521
			7.9.1.48 CLK_MUX_STAT_MFC	522
			7.9.1.49 CLK_MUX_STAT_G3D	522
			7.9.1.50 CLK_MUX_STAT_CAM1	523
			7.9.1.51 CLK_DIV_TOP	524
			7.9.1.52 CLK_DIV_CAM0	525
			7.9.1.53 CLK_DIV_TV	525
			7.9.1.54 CLK_DIV_MFC	526
			7.9.1.55 CLK_DIV_G3D	526
			7.9.1.56 CLK_DIV_LCD	526
			7.9.1.57 CLK_DIV_ISP	527
			7.9.1.58 CLK_DIV_MAUDIO	527
			7.9.1.59 CLK_DIV_FSYS0	528
			7.9.1.60 CLK_DIV_FSYS1	528
			7.9.1.61 CLK_DIV_FSYS2	529
			7.9.1.62 CLK_DIV_FSYS3	529
			7.9.1.63 CLK_DIV_PERIL0	530
			7.9.1.64 CLK_DIV_PERIL1	530
			7.9.1.65 CLK_DIV_PERIL2	531
			7.9.1.66 CLK_DIV_PERIL3	531
			7.9.1.67 CLK_DIV_PERIL4	532
			7.9.1.68 CLK_DIV_PERIL5	532
			7.9.1.69 CLK_DIV_CAM1	532
			7.9.1.70 CLKDIV2_RATIO	533
			7.9.1.71 CLK_DIV_STAT_TOP	534
			7.9.1.72 CLK_DIV_STAT_CAM0	535
			7.9.1.73 CLK_DIV_STAT_TV	536
			7.9.1.74 CLK_DIV_STAT_MFC	536
			7.9.1.75 CLK_DIV_STAT_G3D	536
			7.9.1.76 CLK_DIV_STAT_LCD	537
			7.9.1.77 CLK_DIV_STAT_ISP	538
			7.9.1.78 CLK_DIV_STAT_MAUDIO	539
			7.9.1.79 CLK_DIV_STAT_FSYS0	539
			7.9.1.80 CLK_DIV_STAT_FSYS1	540
			7.9.1.81 CLK_DIV_STAT_FSYS2	541
			7.9.1.82 CLK_DIV_STAT_FSYS3	541
			7.9.1.83 CLK_DIV_STAT_PERIL0	542
			7.9.1.84 CLK_DIV_STAT_PERIL1	543
			7.9.1.85 CLK_DIV_STAT_PERIL2	543
			7.9.1.86 CLK_DIV_STAT_PERIL3	544
			7.9.1.87 CLK_DIV_STAT_PERIL4	544
			7.9.1.88 CLK_DIV_STAT_PERIL5	545
			7.9.1.89 CLK_DIV_STAT_CAM1	545
			7.9.1.90 CLKDIV2_STAT	546
			7.9.1.91 CLK_GATE_BUS_FSYS1	546
			7.9.1.92 CLK_GATE_IP_CAM	548
			7.9.1.93 CLK_GATE_IP_TV	550
			7.9.1.94 CLK_GATE_IP_MFC	551
			7.9.1.95 CLK_GATE_IP_G3D	552
			7.9.1.96 CLK_GATE_IP_LCD	552
			7.9.1.97 CLK_GATE_IP_ISP	553
			7.9.1.98 CLK_GATE_IP_FSYS	554
			7.9.1.99 CLK_GATE_IP_GPS	556
			7.9.1.100 CLK_GATE_IP_PERIL	557
			7.9.1.101 CLK_GATE_BLOCK	559
			7.9.1.102 CLKOUT_CMU_TOP	560
			7.9.1.103 CLKOUT_CMU_TOP_DIV_STAT	561
			7.9.1.104 MPLL_LOCK	561
			7.9.1.105 MPLL_CON0	562
			7.9.1.106 MPLL_CON1	563
			7.9.1.107 CLK_SRC_DMC	564
			7.9.1.108 CLK_SRC_MASK_DMC	566
			7.9.1.109 CLK_MUX_STAT_DMC	567
			7.9.1.110 CLK_DIV_DMC0	568
			7.9.1.111 CLK_DIV_DMC1	569
			7.9.1.112 CLK_DIV_STAT_DMC0	570
			7.9.1.113 CLK_DIV_STAT_DMC1	571
			7.9.1.114 CLK_GATE_IP_DMC	572
			7.9.1.115 CLK_GATE_IP_DMC1	574
			7.9.1.116 CLKOUT_CMU_DMC	575
			7.9.1.117 CLKOUT_CMU_DMC_DIV_STAT	575
			7.9.1.118 DCGIDX_MAP0	576
			7.9.1.119 DCGIDX_MAP1	576
			7.9.1.120 DCGIDX_MAP2	576
			7.9.1.121 DCGPERF_MAP0	576
			7.9.1.122 DCGPERF_MAP1	576
			7.9.1.123 DVCIDX_MAP	577
			7.9.1.124 FREQ_CPU	577
			7.9.1.125 FREQ_DPM	577
			7.9.1.126 DVSEMCLK_EN	577
			7.9.1.127 MAXPERF	578
			7.9.1.128 DMC_PAUSE_CTRL	578
			7.9.1.129 DDRPHY_LOCK_CTRL	579
			7.9.1.130 C2C_STATE	579
			7.9.1.131 APLL_LOCK	579
			7.9.1.132 APLL_CON0	580
			7.9.1.133 APLL_CON1	581
			7.9.1.134 CLK_SRC_CPU	583
			7.9.1.135 CLK_MUX_STAT_CPU	584
			7.9.1.136 CLK_DIV_CPU0	585
			7.9.1.137 CLK_DIV_CPU1	586
			7.9.1.138 CLK_DIV_STAT_CPU0	587
			7.9.1.139 CLK_DIV_STAT_CPU1	588
			7.9.1.140 CLK_GATE_IP_CPU	588
			7.9.1.141 CLKOUT_CMU_CPU	589
			7.9.1.142 CLKOUT_CMU_CPU_DIV_STAT	589
			7.9.1.143 ARMCLK_STOPCTRL	590
			7.9.1.144 ATCLK_STOPCTRL	590
			7.9.1.145 PWR_CTRL	591
			7.9.1.146 PWR_CTRL2	593
			7.9.1.147 L2_STATUS	594
			7.9.1.148 CPU_STATUS	595
			7.9.1.149 PTM_STATUS	595
			7.9.1.150 CLK_DIV_ISP0	596
			7.9.1.151 CLK_DIV_ISP1	596
			7.9.1.152 CLK_DIV_STAT_ISP0	597
			7.9.1.153 CLK_DIV_STAT_ISP1	597
			7.9.1.154 CLK_GATE_IP_ISP0	598
			7.9.1.155 CLK_GATE_IP_ISP1	600
			7.9.1.156 CLKOUT_CMU_ISP	600
			7.9.1.157 CLKOUT_CMU_ISP_DIV_STAT	601
			7.9.1.158 CMU_ISP_SPARE0	601
			7.9.1.159 CMU_ISP_SPARE1	601
			7.9.1.160 CMU_ISP_SPARE2	601
			7.9.1.161 CMU_ISP_SPARE3	601
8 Power Management Unit	602
	8.1 Overview	602
	8.2 Background	603
	8.3 Power Domains	605
	8.4 Local Power Control	607
		8.4.1 Overview	607
		8.4.2 Sequence	608
			8.4.2.1 Power on/off Sequence of MFC	608
			8.4.2.2 Power on/off Sequence of TV/LCD/CAM	608
			8.4.2.3 Power on/off Sequence of ISP/GPS	608
			8.4.2.4 Power on/off Sequence of G3D	608
			8.4.2.5 Power on/off Sequence of Core 0	609
			8.4.2.6 Power on/off Sequence of Core 1, Core 2 and Core 3	609
			8.4.2.7 Power on/off Sequence of CPU_L2_0	610
			8.4.2.8 Power on/off Sequence of CPU_L2_1	610
	8.5 System-level Power Control	611
		8.5.1 Overview on System-level Power Control	611
		8.5.2 Power-down Sequence	615
		8.5.3 System-Level Power-down Configuration Registers	617
		8.5.4 Wake-up Sources	621
			8.5.4.1 External Interrupts	622
			8.5.4.2 RTC Alarm	622
			8.5.4.3 System Timer	622
	8.6 Reset	623
		8.6.1 Hardware Reset	625
		8.6.2 Watchdog Reset	627
		8.6.3 Software Reset	628
		8.6.4 Wakeup Reset	628
	8.7 IO Description	629
	8.8 Register Description	630
		8.8.1 Register Map Summary	630
			8.8.1.1 OM_STAT	639
			8.8.1.2 LPI_MASK0	639
			8.8.1.3 LPI_MASK1	640
			8.8.1.4 LPI_MASK2	641
			8.8.1.5 RTC_CLKO_SEL	641
			8.8.1.6 GNSS_RTC_OUT_CTRL	641
			8.8.1.7 LPI_DENIAL_MASK0	642
			8.8.1.8 LPI_DENIAL_MASK1	643
			8.8.1.9 LPI_DENIAL_MASK2	644
			8.8.1.10 C2C_CTRL	644
			8.8.1.11 INTR_SPREAD_ENABLE	644
			8.8.1.12 INTR_SPREAD_USE_STANDBYWFI	644
			8.8.1.13 INTR_SPREAD_BLOCKING_DURATION	644
			8.8.1.14 CENTRAL_SEQ_CONFIGURATION	645
			8.8.1.15 CENTRAL_SEQ_OPTION	646
			8.8.1.16 CENTRAL_SEQ_CONFIGURATION_COREBLK	649
			8.8.1.17 SWRESET	650
			8.8.1.18 RST_STAT	650
			8.8.1.19 AUTOMATIC_WDT_RESET_DISABLE	651
			8.8.1.20 MASK_WDT_RESET_REQUEST	652
			8.8.1.21 WAKEUP_STAT	653
			8.8.1.22 EINT_WAKEUP_MASK	655
			8.8.1.23 WAKEUP_MASK	656
			8.8.1.24 WAKEUP_STAT_COREBLK	658
			8.8.1.25 WAKEUP_MASK_COREBLK	658
			8.8.1.26 HDMI_PHY_CONTROL	659
			8.8.1.27 USB_PHY_CONTROL	659
			8.8.1.28 HSIC_1_PHY_CONTROL	660
			8.8.1.29 HSIC_2_PHY_CONTROL	660
			8.8.1.30 MIPI_PHY0_CONTROL	661
			8.8.1.31 MIPI_PHY1_CONTROL	661
			8.8.1.32 ADC_PHY_CONTROL	662
			8.8.1.33 BODY_BIAS_CON0	663
			8.8.1.34 BODY_BIAS_CON1	664
			8.8.1.35 BODY_BIAS_CON2	665
			8.8.1.36 BODY_BIAS_CON3	666
			8.8.1.37 INFORM0	667
			8.8.1.38 INFORM1	667
			8.8.1.39 INFORM2	667
			8.8.1.40 INFORM3	667
			8.8.1.41 INFORM4	668
			8.8.1.42 INFORM5	668
			8.8.1.43 INFORM6	668
			8.8.1.44 INFORM7	668
			8.8.1.45 IROM_DATA_REG0	669
			8.8.1.46 IROM_DATA_REG1	669
			8.8.1.47 IROM_DATA_REG2	669
			8.8.1.48 IROM_DATA_REG3	669
			8.8.1.49 PMU_DEBUG	670
			8.8.1.50 ARM_CORE0_SYS_PWR_REG	671
			8.8.1.51 DIS_IRQ_ARM_CORE0_LOCAL_SYS_PWR_REG	671
			8.8.1.52 DIS_IRQ_ARM_CORE0_CENTRAL_SYS_PWR_REG	671
			8.8.1.53 ARM_CORE1_SYS_PWR_REG	672
			8.8.1.54 DIS_IRQ_ARM_CORE1_LOCAL_SYS_PWR_REG	672
			8.8.1.55 DIS_IRQ_ARM_CORE1_CENTRAL_SYS_PWR_REG	672
			8.8.1.56 ARM_CORE2_SYS_PWR_REG	673
			8.8.1.57 DIS_IRQ_ARM_CORE2_LOCAL_SYS_PWR_REG	673
			8.8.1.58 DIS_IRQ_ARM_CORE2_CENTRAL_SYS_PWR_REG	673
			8.8.1.59 ARM_CORE3_SYS_PWR_REG	674
			8.8.1.60 DIS_IRQ_ARM_CORE3_LOCAL_SYS_PWR_REG	674
			8.8.1.61 DIS_IRQ_ARM_CORE3_CENTRAL_SYS_PWR_REG	674
			8.8.1.62 ISP_ARM_SYS_PWR_REG	675
			8.8.1.63 DIS_IRQ_ISP_ARM_LOCAL_SYS_PWR_REG	675
			8.8.1.64 DIS_IRQ_ISP_ARM_CENTRAL_SYS_PWR_REG	675
			8.8.1.65 ARM_COMMON_SYS_PWR_REG	676
			8.8.1.66 ARM_L2_0_SYS_PWR_REG	676
			8.8.1.67 ARM_L2_1_SYS_PWR_REG	676
			8.8.1.68 CMU_ACLKSTOP_SYS_PWR_REG	677
			8.8.1.69 CMU_SCLKSTOP_SYS_PWR_REG	677
			8.8.1.70 CMU_RESET_SYS_PWR_REG	677
			8.8.1.71 CMU_ACLKSTOP_COREBLK_SYS_PWR_REG	678
			8.8.1.72  CMU_SCLKSTOP_COREBLK_SYS_PWR_REG	678
			8.8.1.73 CMU_RESET_COREBLK_SYS_PWR_REG	678
			8.8.1.74 APLL_SYSCLK_SYS_PWR_REG	679
			8.8.1.75 MPLL_SYSCLK_SYS_PWR_REG	679
			8.8.1.76 VPLL_SYSCLK_SYS_PWR_REG	679
			8.8.1.77 EPLL_SYSCLK_SYS_PWR_REG	680
			8.8.1.78 MPLLUSER_SYSCLK_SYS_PWR_REG	680
			8.8.1.79 CMU_CLKSTOP_GPS_ALIVE_SYS_PWR_REG	681
			8.8.1.80 CMU_RESET_GPS_ALIVE_SYS_PWR_REG	681
			8.8.1.81 CMU_CLKSTOP_CAM_SYS_PWR_REG	681
			8.8.1.82 CMU_CLKSTOP_TV_SYS_PWR_REG	682
			8.8.1.83 CMU_CLKSTOP_MFC_SYS_PWR_REG	682
			8.8.1.84 CMU_CLKSTOP_G3D_SYS_PWR_REG	682
			8.8.1.85 CMU_CLKSTOP_LCD0_SYS_PWR_REG	683
			8.8.1.86 CMU_CLKSTOP_ISP_SYS_PWR_REG	683
			8.8.1.87 CMU_CLKSTOP_MAUDIO_SYS_PWR_REG	683
			8.8.1.88 CMU_CLKSTOP_GPS_SYS_PWR_REG	684
			8.8.1.89 CMU_RESET_CAM_SYS_PWR_REG	684
			8.8.1.90 CMU_RESET_TV_SYS_PWR_REG	684
			8.8.1.91 CMU_RESET_MFC_SYS_PWR_REG	685
			8.8.1.92 CMU_RESET_G3D_SYS_PWR_REG	685
			8.8.1.93 CMU_RESET_LCD0_SYS_PWR_REG	685
			8.8.1.94 CMU_RESET_ISP_SYS_PWR_REG	686
			8.8.1.95 CMU_RESET_MAUDIO_SYS_PWR_REG	686
			8.8.1.96 CMU_RESET_GPS_SYS_PWR_REG	686
			8.8.1.97 TOP_BUS_SYS_PWR_REG	687
			8.8.1.98 TOP_RETENTION_SYS_PWR_REG	687
			8.8.1.99 TOP_PWR_SYS_PWR_REG	687
			8.8.1.100 TOP_BUS_COREBLK_SYS_PWR_REG	688
			8.8.1.101 TOP_RETENTION_COREBLK_SYS_PWR_REG	688
			8.8.1.102 TOP_PWR_COREBLK_SYS_PWR_REG	688
			8.8.1.103 LOGIC_RESET_SYS_PWR_REG	689
			8.8.1.104 OSCCLK_GATE_SYS_PWR_REG	689
			8.8.1.105 LOGIC_RESET_COREBLK_SYS_PWR_REG	690
			8.8.1.106 OSCCLK_GATE_COREBLK_SYS_PWR_REG	690
			8.8.1.107 OneNANDXL_MEM_SYS_PWR_REG	691
			8.8.1.108 HSI_MEM_SYS_PWR_REG	691
			8.8.1.109 G2D_ACP_MEM_SYS_PWR_REG	691
			8.8.1.110 USBOG_MEM_SYS_PWR_REG	692
			8.8.1.111 SDMMC_MEM_SYS_PWR_REG	692
			8.8.1.112 CSSYS_MEM_SYS_PWR_REG	692
			8.8.1.113 SECSS_MEM_SYS_PWR_REG	693
			8.8.1.114 ROTATOR_MEM_SYS_PWR_REG	693
			8.8.1.115 PAD_RETENTION_DRAM_SYS_PWR_REG	694
			8.8.1.116 PAD_RETENTION_MAUDIO_SYS_PWR_REG	694
			8.8.1.117 PAD_RETENTION_GPIO_SYS_PWR_REG	694
			8.8.1.118 PAD_RETENTION_UART_SYS_PWR_REG	695
			8.8.1.119 PAD_RETENTION_MMCA_SYS_PWR_REG	695
			8.8.1.120 PAD_RETENTION_MMCB_SYS_PWR_REG	695
			8.8.1.121 PAD_RETENTION_EBIA_SYS_PWR_REG	696
			8.8.1.122 PAD_RETENTION_EBIB_SYS_PWR_REG	696
			8.8.1.123 PAD_RETENTION_GPIO_COREBLK_SYS_PWR_REG	696
			8.8.1.124 PAD_ISOLATION_SYS_PWR_REG	697
			8.8.1.125 PAD_ISOLATION_COREBLK_SYS_PWR_REG	697
			8.8.1.126 PAD_ALV_SEL_SYS_PWR_REG	697
			8.8.1.127 XUSBXTI_SYS_PWR_REG	698
			8.8.1.128 XXTI_SYS_PWR_REG	698
			8.8.1.129 EXT_REGULATOR_SYS_PWR_REG	698
			8.8.1.130 GPIO_MODE_SYS_PWR_REG	699
			8.8.1.131 GPIO_MODE_COREBLK_SYS_PWR_REG	699
			8.8.1.132 GPIO_MODE_MAUDIO_SYS_PWR_REG	699
			8.8.1.133  TOP_ASB_RESET_SYS_PWR_REG	700
			8.8.1.134 TOP_ASB_ISOLATION_SYS_PWR_REG	700
			8.8.1.135 CAM_SYS_PWR_REG	701
			8.8.1.136 TV_SYS_PWR_REG	701
			8.8.1.137 MFC_SYS_PWR_REG	701
			8.8.1.138 G3D_SYS_PWR_REG	702
			8.8.1.139 LCD0_SYS_PWR_REG	702
			8.8.1.140  ISP_SYS_PWR_REG	702
			8.8.1.141 MAUDIO_SYS_PWR_REG	703
			8.8.1.142 GPS_SYS_PWR_REG	703
			8.8.1.143 GPS_ALIVE_SYS_PWR_REG	703
			8.8.1.144 DRAM_FREQ_DOWN_SYS_PWR_REG	704
			8.8.1.145 DDRPHY_DLLOFF_SYS_PWR_REG	704
			8.8.1.146 CMU_SYSCLK_ISP_SYS_PWR_REG	705
			8.8.1.147 CMU_SYSCLK_GPS_SYS_PWR_REG	705
			8.8.1.148 LPDDR_PHY_DLL_LOCK_SYS_PWR_REG	705
			8.8.1.149 ARM_CORE0_CONFIGURATION	706
			8.8.1.150 ARM_CORE0_STATUS	706
			8.8.1.151 ARM_CORE0_OPTION	706
			8.8.1.152 ARM_CORE1_CONFIGURATION	707
			8.8.1.153 ARM_CORE1_STATUS	707
			8.8.1.154 ARM_CORE1_OPTION	707
			8.8.1.155 ARM_CORE2_CONFIGURATION	708
			8.8.1.156 ARM_CORE2_STATUS	708
			8.8.1.157 ARM_CORE2_OPTION	708
			8.8.1.158 ARM_CORE3_CONFIGURATION	709
			8.8.1.159 ARM_CORE3_STATUS	709
			8.8.1.160 ARM_CORE3_OPTION	709
			8.8.1.161 ISP_ARM_CONFIGURATION	710
			8.8.1.162 ISP_ARM_STATUS	710
			8.8.1.163 ISP_ARM_OPTION	711
			8.8.1.164 ARM_COMMON_OPTION	712
			8.8.1.165 ARM_L2_0_CONFIGURATION	712
			8.8.1.166 ARM_L2_0_STATUS	712
			8.8.1.167 ARM_L2_0_OPTION	713
			8.8.1.168 ARM_L2_1_CONFIGURATION	713
			8.8.1.169 ARM_L2_1_STATUS	713
			8.8.1.170 ARM_L2_1_OPTION	714
			8.8.1.171 DRAM_FREQ_DOWN_OPTION	714
			8.8.1.172 DDRPHY_DLLOFF_OPTION	715
			8.8.1.173 OneNANDXL_MEM_OPTION	715
			8.8.1.174 HSI_MEM_OPTION	715
			8.8.1.175 G2D_ACP_MEM_OPTION	716
			8.8.1.176 USBOTG_MEM_OPTION	716
			8.8.1.177 SDMMC_MEM_OPTION	716
			8.8.1.178 CSSYS_MEM_OPTION	717
			8.8.1.179 SECSS_MEM_OPTION	717
			8.8.1.180 ROTATOR_MEM_OPTION	717
			8.8.1.181 PAD_RETENTION_MAUDIO_OPTION	718
			8.8.1.182 PAD_RETENTION_GPIO_OPTION	718
			8.8.1.183 PAD_RETENTION_UART_OPTION	718
			8.8.1.184 PAD_RETENTION_MMCA_OPTION	719
			8.8.1.185 PAD_RETENTION_MMCB_OPTION	719
			8.8.1.186 PAD_RETENTION_EBIA_OPTION	719
			8.8.1.187 PAD_RETENTION_EBIB_OPTION	720
			8.8.1.188 PAD_RETENTION_GPIO_COREBLK_OPTION	720
			8.8.1.189 PS_HOLD_CONTROL	721
			8.8.1.190 XUSBXTI_CONFIGURATION	722
			8.8.1.191 XUSBXTI_STATUS	722
			8.8.1.192 XUSBXTI_DURATION	722
			8.8.1.193 XXTI_CONFIGURATION	723
			8.8.1.194 XXTI_STATUS	723
			8.8.1.195 XXTI_DURATION	723
			8.8.1.196 EXT_REGULATOR_DURATION	724
			8.8.1.197 CAM_CONFIGURATION	725
			8.8.1.198 CAM_STATUS	725
			8.8.1.199 CAM_OPTION	725
			8.8.1.200 TV_CONFIGURATION	726
			8.8.1.201 TV_STATUS	726
			8.8.1.202 TV_OPTION	726
			8.8.1.203 MFC_CONFIGURATION	727
			8.8.1.204 MFC_STATUS	727
			8.8.1.205 MFC_OPTION	727
			8.8.1.206 G3D_CONFIGURATION	728
			8.8.1.207 G3D_STATUS	728
			8.8.1.208 G3D_OPTION	728
			8.8.1.209 LCD0_CONFIGURATION	729
			8.8.1.210 LCD0_STATUS	729
			8.8.1.211 LCD0_OPTION	729
			8.8.1.212 ISP_CONFIGURATION	730
			8.8.1.213 ISP_STATUS	730
			8.8.1.214 ISP_OPTION	731
			8.8.1.215 ISP_DURATION0	732
			8.8.1.216 ISP_DURATION2	732
			8.8.1.217 MAUDIO_CONFIGURATION	733
			8.8.1.218 MAUDIO_STATUS	733
			8.8.1.219 MAUDIO_OPTION	734
			8.8.1.220 GPS_CONFIGURATION	735
			8.8.1.221 GPS_STATUS	735
			8.8.1.222 GPS_OPTION	735
			8.8.1.223 GPS_ALIVE_CONFIGURATION	736
			8.8.1.224 GPS_ALIVE_STATUS	736
			8.8.1.225 GPS_ALIVE_OPTION	736
9 Interrupt Controller	737
	9.1 Overview	737
		9.1.1 Features	737
		9.1.2 Security Extensions Support	738
		9.1.3 Implementation-Specific Configurable Features	739
		9.1.4 Terminology	740
			9.1.4.1 Interrupt States	740
			9.1.4.2 Interrupt Types	741
				9.1.4.2.1 Software-Generated Interrupt	741
			9.1.4.3 Spurious Interrupts	742
			9.1.4.4 Processor Security State and Secure and Non-Secure GIC Accesses	742
			9.1.4.5 Banking	743
				9.1.4.5.1 Interrupt Banking	743
				9.1.4.5.2 Register Banking	743
	9.2 Interrupt Source	744
		9.2.1 Interrupt Sources Connection	744
		9.2.2 GIC Interrupt Table	745
	9.3 Functional Overview	753
		9.3.1 Functional Interfaces	754
			9.3.1.1 AMBA Slave Interfaces	755
			9.3.1.2 Distributor	756
			9.3.1.3 CPU Interface	757
			9.3.1.4 Clock and Reset	757
		9.3.2 The Distributor	758
			9.3.2.1 Interrupt IDs	758
		9.3.3 CPU Interfaces	759
	9.4 Interrupt Handling and Prioritization	760
		9.4.1 About Interrupt Handling and Prioritization	760
			9.4.1.1 Handling Different Interrupt Types in a Multiprocessor System	760
			9.4.1.2 Identifying the Supported Interrupts	761
		9.4.2 General Handling of Interrupts	763
			9.4.2.1 Interrupt Controls in GIC	765
				9.4.2.1.1 Enabling Interrupt	765
				9.4.2.1.2 Setting and Clearing Pending State of an Interrupt	765
				9.4.2.1.3 Finding the Active or Pending State of an Interrupt	766
				9.4.2.1.4 Generating an SGI	766
			9.4.2.2 Implications of the 1-N Model	767
			9.4.2.3 Interrupt Handling State Machine	768
			9.4.2.4 Special Interrupt Numbers	771
		9.4.3 Interrupt Prioritization	772
			9.4.3.1 Preemption	773
			9.4.3.2 Priority Masking	773
			9.4.3.3 Priority Grouping	774
		9.4.4 The Effect of the Security Extensions on Interrupt Handling	775
			9.4.4.1 Security Extensions Support	775
			9.4.4.2 Special Interrupt Numbers when the Security Extensions are Implemented	776
			9.4.4.3 Effect of the Security Extensions on Interrupt Acknowledgement	776
		9.4.5 The Effect of the Security Extensions on Interrupt Prioritization	777
	9.5 Register Description	778
		9.5.1 Register Map Summary	778
			9.5.1.1 ICCICR_CPUn	786
			9.5.1.2 ICCPMR_CPUn	786
			9.5.1.3 ICCBPR_CPUn	787
			9.5.1.4 ICCIAR_CPUn	788
				9.5.1.4.1 Effect of the Security Extensions on Reads of the ICCIAR	788
			9.5.1.5 ICCEOIR_CPUn	789
				9.5.1.5.1 Effect of the Security Extensions on Writes to the ICCEOIR	789
			9.5.1.6 ICCRPR_CPUn	790
			9.5.1.7 ICCHPIR_CPUn	791
				9.5.1.7.1 Effect of the Security Extensions on Reads of the ICCHPIR	791
			9.5.1.8 ICCABPR_CPUn	792
			9.5.1.9 INTEG_EN_C_CPUn	792
			9.5.1.10 INTERRUPT_OUT_CPUn	793
			9.5.1.11 ICCIIDR	793
			9.5.1.12 ICDDCR	794
			9.5.1.13 ICDICTR	795
			9.5.1.14 ICDIIDR	797
			9.5.1.15 ICDISR_CPU	798
			9.5.1.16 ICDISER_CPU	800
			9.5.1.17 ICDICER_CPU	802
			9.5.1.18 ICDISPR_CPU	804
			9.5.1.19 ICDICPR_CPU	806
				9.5.1.19.1 Control of the Pending Status of Level-Sensitive Interrupts	808
			9.5.1.20 ICDABR_CPU	809
			9.5.1.21 ICDIPR_CPU	811
			9.5.1.22 ICDIPTR_CPU	814
				9.5.1.22.1 The Effect of Changes to an ICDIPTR	817
			9.5.1.23 ICDICFR_CPU	818
			9.5.1.24 PPI_STATUS_CPU	820
			9.5.1.25 SPI_STATUS	820
			9.5.1.26 ICDSGIR	822
				9.5.1.26.1 SGI Generation when the GIC Implements the Security Extensions	823
10 Interrupt Combiner	824
	10.1 Overview	824
		10.1.1 Features	824
		10.1.2 Block Diagram	825
	10.2 Interrupt Sources	827
		10.2.1 Interrupt Combiner	827
	10.3 Functional Description	832
	10.4 Register Description	833
		10.4.1 Register Map Summary	833
		10.4.2 Interrupt Combiner	834
			10.4.2.1 IESR0	834
			10.4.2.2 IECR0	835
			10.4.2.3 ISTR0	836
			10.4.2.4 IMSR0	837
			10.4.2.5 IESR1	838
			10.4.2.6 IECR1	839
			10.4.2.7 ISTR1	840
			10.4.2.8 IMSR1	841
			10.4.2.9 IESR2	842
			10.4.2.10 IECR2	843
			10.4.2.11 ISTR2	844
			10.4.2.12 IMSR2	845
			10.4.2.13 IESR3	846
			10.4.2.14 IECR3	847
			10.4.2.15 ISTR3	848
			10.4.2.16 IMSR3	849
			10.4.2.17 IESR4	850
			10.4.2.18 IECR4	851
			10.4.2.19 ISTR4	852
			10.4.2.20 IMSR4	853
			10.4.2.21 CIPSR0	854
11 Direct Memory Access Controller (DMAC)	855
	11.1 Overview of DMA Controller	856
		11.1.1 Features of DMA Controller	857
	11.2 Register Description	860
		11.2.1 Register Map Summary	860
			11.2.1.1 CC	868
	11.3 Instruction	869
		11.3.1 Key Instruction	870
			11.3.1.1 DMAMOV	870
			11.3.1.2 DMALD and DMALDP	871
			11.3.1.3 DMAST and DMASTP	871
			11.3.1.4 DMASTZ	871
			11.3.1.5 DMALP and DMALPEND	871
			11.3.1.6 DMAWFP	871
			11.3.1.7 DMAFLUSHP	871
			11.3.1.8 DMAEND	871
		11.3.2 USAGE Model	872
			11.3.2.1 Security Scheme	873
			11.3.2.2 Interrupts	873
			11.3.2.3 Summary	874
12 System Registers	875
	12.1 Overview	875
	12.2 Register Description	876
		12.2.1 Register Map Summary	876
			12.2.1.1 GENERAL_CTRL_C2C	877
			12.2.1.2 GENERAL_CTRL_GPS	878
			12.2.1.3 ADC_CFG	878
			12.2.1.4 ISPBLK_CFG	879
			12.2.1.5 LCDBLK_CFG	880
			12.2.1.6 LCDBLK_CFG2	881
			12.2.1.7 CAMBLK_CFG	882
			12.2.1.8 USB_CFG	885
			12.2.1.9 PPMU_CON	886
			12.2.1.10 SMMU_CON	888
13 CoreSight	890
	13.1 Overview	890
	13.2 Components of CoreSight	892
		13.2.1 This Section Includes:	892
		13.2.2 Debug Access Port (DAP)	892
		13.2.3 Single Wire and JTAG Debug Port (SWJ-DP)	893
		13.2.4 APB Multiplexer	893
		13.2.5 Trace Funnel	894
		13.2.6 Cross Trigger Interface (CTI) and Cross Trigger Matrix (CTM)	894
		13.2.7 ROM Table and Multi-Drop ID	895
	13.3 Clock Description	898
		13.3.1 PCLKENDBG Generation	899
	13.4 Reset	900
	13.5 Power	901
	13.6 I/O Description	902
14 TrustZone Protection Controller (TZPC)	903
	14.1 Overview	903
		14.1.1 Features of TZPC	903
		14.1.2 Block Diagram	903
	14.2 Functional Description	904
	14.3 TZPC Configuration	906
	14.4 Register Description	909
		14.4.1 Registers Map Summary	909
		14.4.2 TZPC0 Registers	915
			14.4.2.1 R0SIZE	915
			14.4.2.2 DECPROTnStat	915
			14.4.2.3 DECPROTnSet	916
			14.4.2.4 DECPROTnClr	916
			14.4.2.5 PERIPHID0	917
			14.4.2.6 PERIPHID1	917
			14.4.2.7 PERIPHID2	917
			14.4.2.8 PERIPHID3	917
			14.4.2.9 PCELLID0	918
			14.4.2.10 PCELLID1	918
			14.4.2.11 PCELLID2	918
			14.4.2.12 PCELLID3	918
		14.4.3 TZPC1 Registers	919
			14.4.3.1 DECPROTnStat	919
			14.4.3.2 DECPROTnSet	919
			14.4.3.3 DECPROTnClr	920
			14.4.3.4 PERIPHID0	920
			14.4.3.5 PERIPHID1	920
			14.4.3.6 PERIPHID2	921
			14.4.3.7 PERIPHID3	921
			14.4.3.8 PCELLID0	921
			14.4.3.9 PCELLID1	921
			14.4.3.10 PCELLID2	922
			14.4.3.11 PCELLID3	922
		14.4.4 TZPC2 Registers	923
			14.4.4.1 DECPROTnStat	923
			14.4.4.2 DECPROTnSet	923
			14.4.4.3 DECPROTnClr	924
			14.4.4.4 PERIPHID0	924
			14.4.4.5 PERIPHID1	924
			14.4.4.6 PERIPHID2	925
			14.4.4.7 PERIPHID3	925
			14.4.4.8 PCELLID0	925
			14.4.4.9 PCELLID1	925
			14.4.4.10 PCELLID2	926
			14.4.4.11 PCELLID3	926
		14.4.5 TZPC3 Registers	927
			14.4.5.1 DECPROTnStat	927
			14.4.5.2 DECPROTnSet	927
			14.4.5.3 DECPROTnClr	928
			14.4.5.4 PERIPHID0	928
			14.4.5.5 PERIPHID1	928
			14.4.5.6 PERIPHID2	929
			14.4.5.7 PERIPHID3	929
			14.4.5.8 PCELLID0	929
			14.4.5.9 PCELLID1	929
			14.4.5.10 PCELLID2	930
			14.4.5.11 PCELLID3	930
		14.4.6 TZPC4 Registers	931
			14.4.6.1 DECPROTnStat	931
			14.4.6.2 DECPROTnSet	931
			14.4.6.3 DECPROTnClr	932
			14.4.6.4 PERIPHID0	932
			14.4.6.5 PERIPHID1	932
			14.4.6.6 PERIPHID2	933
			14.4.6.7 PERIPHID3	933
			14.4.6.8 PCELLID0	933
			14.4.6.9 PCELLID1	933
			14.4.6.10 PCELLID2	934
			14.4.6.11 PCELLID3	934
		14.4.7 TZPC5 Registers	935
			14.4.7.1 DECPROTnStat	935
			14.4.7.2 DECPROTnSet	935
			14.4.7.3 DECPROTnClr	936
			14.4.7.4 PERIPHID0	936
			14.4.7.5 PERIPHID1	936
			14.4.7.6 PERIPHID2	937
			14.4.7.7 PERIPHID3	937
			14.4.7.8 PCELLID0	937
			14.4.7.9 PCELLID1	937
			14.4.7.10 PCELLID2	938
			14.4.7.11 PCELLID3	938
15 TrustZone Address Access Controller (TZASC)	939
	15.1 Overview	939
		15.1.1 Features of the TZASC	939
		15.1.2 Block Diagram	939
	15.2 Functional Description	940
		15.2.1 Functional Interfaces	940
			15.2.1.1 AXI Bus Interfaces	940
				15.2.1.1.1 AXI Slave Interface	941
				15.2.1.1.2 AXI Master Interface	941
			15.2.1.2 APB Slave Interface	942
			15.2.1.3 Miscellaneous Signals	942
			15.2.1.4 Clock and Reset	943
				15.2.1.4.1 Clock	943
				15.2.1.4.2 Reset	943
				15.2.1.4.3 pclken	943
		15.2.2 Functional Operation	944
			15.2.2.1 Regions	945
			15.2.2.2 Priority	945
			15.2.2.3 Subregions	946
			15.2.2.4 Subregion Disable	947
			15.2.2.5 Region Security Permissions	948
				15.2.2.5.1 Security Inversion	948
				15.2.2.5.2 Programming Security Permissions when Security Inversion is Disabled	948
				15.2.2.5.3 Programming Security Permissions when Security Inversion is Enabled	949
			15.2.2.6 Denied AXI Transactions	951
				15.2.2.6.1 Reads	951
				15.2.2.6.2 Writes	951
			15.2.2.7 Speculative Accesses	951
			15.2.2.8 Preventing Writes to Registers and using secure_boot_lock	952
				15.2.2.8.1 Locking Down the Region Using Lockdown_range and Lockdown_select Registers	952
			15.2.2.9 Using Locked Transaction Sequences	953
				15.2.2.9.1 Transaction Sequence Crosses a 4 KB Boundary	953
				15.2.2.9.2 Secure State Change	953
				15.2.2.9.3 Reads and Writes	953
			15.2.2.10 Using Exclusive Accesses	953
		15.2.3 Constraints of Use	954
	15.3 Register Description	955
		15.3.1 Registers Map Summary	955
			15.3.1.1 Configuration	957
			15.3.1.2 Action	958
			15.3.1.3 lockdown_range	958
			15.3.1.4 lockdown_select	959
			15.3.1.5 int_status	960
			15.3.1.6 int_clear	960
			15.3.1.7 fail_address_low	961
			15.3.1.8 fail_address_high	961
			15.3.1.9 fail_control	962
			15.3.1.10 fail_id	962
			15.3.1.11 speculation_control	963
			15.3.1.12 security_inversion_en	963
			15.3.1.13 region_setup_low_n	964
			15.3.1.14 region_setup_high_n	964
			15.3.1.15 region_attributes_n	965
			15.3.1.16 itcrg	968
			15.3.1.17 itip	968
			15.3.1.18 itop	968
			15.3.1.19 periph_id_4	969
			15.3.1.20 periph_id_0	969
			15.3.1.21 periph_id_1	970
			15.3.1.22 periph_id_2	970
			15.3.1.23 periph_id_3	971
			15.3.1.24 component_id_0	971
			15.3.1.25 component_id_1	972
			15.3.1.26 component_id_2	972
			15.3.1.27 component_id_3	973
16 System Memory Management Unit	974
	16.1 Introduction	974
		16.1.1 Key Features	974
		16.1.2 Functional Description	975
		16.1.3 Functional Overview	975
		16.1.4 Address Translation	977
		16.1.5 Page Table Walk	979
	16.2 Configuration and Programming View	981
		16.2.1 Disable Mode	981
		16.2.2 Enable Mode	981
		16.2.3 Block Mode	981
		16.2.4 TLB Replacement Policy	981
		16.2.5 TLB Flush	981
		16.2.6 Fault Handling	982
			16.2.6.1 Access Protection Fault	982
			16.2.6.2 Security Protection Fault	982
			16.2.6.3 TLB Multi-hit Fault	982
			16.2.6.4 Page Fault	983
			16.2.6.5 Bus Error	983
		16.2.7 Miss Rate Measurement	984
		16.2.8 Register Descriptions	986
		16.2.9 Register Map Summary	986
			16.2.9.1 MMU_CTRL	988
			16.2.9.2 MMU_CFG	989
			16.2.9.3 MMU_STATUS	991
			16.2.9.4 MMU_FLUSH	992
			16.2.9.5 MMU_FLUSH_ENTRY	993
			16.2.9.6 PT_BASE_ADDR	994
			16.2.9.7 INT_STATUS	995
			16.2.9.8 INT_CLEAR	996
			16.2.9.9 INT_MASK	997
			16.2.9.10 PAGE_FAULT_ADDR	998
			16.2.9.11 AW_FAULT_ADDR	999
			16.2.9.12 AR_FAULT_ADDR	1000
			16.2.9.13 DEFAUT_SLAVE_ADDR	1001
			16.2.9.14 MMU_VERSION	1002
			16.2.9.15 PPC_PMNC	1003
			16.2.9.16 PPC_CNTENS	1005
			16.2.9.17 PPC_CNTENC	1006
			16.2.9.18 PPC_INTENS	1007
			16.2.9.19 PPC_INTENC	1008
			16.2.9.20 PPC_FLAG	1009
			16.2.9.21 PPC_CCNT	1010
			16.2.9.22 PPC_PMCNT0	1011
			16.2.9.23 PPC_PMCNT1	1012
			16.2.9.24 PPC_PMCNT2	1013
			16.2.9.25 PPC_PMCNT3	1014
17 System Memory Management Unit	1015
	17.1 Overview	1015
		17.1.1 Features	1015
	17.2 Functional Description	1016
		17.2.1 Functional Overview	1017
		17.2.2 Address Translation	1019
		17.2.3 Page Table Walk	1022
		17.2.4 L2-TLB Access Unit	1024
	17.3 Configuration and Programming View	1025
		17.3.1 Disable Mode	1025
		17.3.2 Enable Mode	1025
		17.3.3 Block Mode	1025
		17.3.4 L1-TLB Replacement Policy	1025
		17.3.5 TLB Flush	1026
		17.3.6 Fault Handling	1026
		17.3.7 Access Protection Fault	1026
		17.3.8 Security Protection Fault	1026
		17.3.9 L1-TLB Multi-hit Fault	1027
		17.3.10 Page Fault	1027
		17.3.11 Bus Error	1027
		17.3.12 Miss Rate Measurement	1028
	17.4 Register Descriptions	1030
		17.4.1 Register Map Summary	1030
			17.4.1.1 MMU_CTRL	1032
			17.4.1.2 MMU_CFG	1033
			17.4.1.3 MMU_STATUS	1034
			17.4.1.4 MMU_FLUSH	1034
			17.4.1.5 MMU_FLUSH_ENTRY	1034
			17.4.1.6 PT_BASE_ADDR	1035
			17.4.1.7 INT_STATUS	1035
			17.4.1.8 INT_CLEAR	1036
			17.4.1.9 INT_MASK	1036
			17.4.1.10 PAGE_FAULT_ADDR	1037
			17.4.1.11 AW_FAULT_ADDR	1037
			17.4.1.12 AR_FAULT_ADDR	1037
			17.4.1.13 DEFAUT_SLAVE_ADDR	1037
			17.4.1.14 MMU_VERSION	1038
			17.4.1.15 PPC_PMNC	1039
			17.4.1.16 PPC_CNTENS	1040
			17.4.1.17 PPC_CNTENC	1040
			17.4.1.18 PPC_INTENS	1040
			17.4.1.19 PPC_INTENC	1041
			17.4.1.20 PPC_FLAG	1041
			17.4.1.21 PPC_CCNT	1041
			17.4.1.22 PPC_PMCNT0	1042
			17.4.1.23 PPC_PMCNT1	1042
			17.4.1.24 PPC_PMCNT2	1042
			17.4.1.25 PPC_PMCNT3	1042
18 Dynamic Memory Controller	1043
	18.1 Overview	1043
		18.1.1 Features	1043
	18.2 Block Diagram	1044
	18.3 Initialization	1046
		18.3.1 LPDDR2-S4	1046
	18.4 Address Mapping	1048
		18.4.1 Linear Mapping	1048
		18.4.2 Interleaved Mapping	1049
	18.5 Low-Power Operation	1050
		18.5.1 AXI Low-Power Channel	1050
		18.5.2 Dynamic Power Down	1050
		18.5.3 Dynamic Self Refresh	1050
		18.5.4 Clock Stop	1051
		18.5.5 Direct Command	1051
	18.6 Precharge Policy	1052
		18.6.1 Bank Selective Precharge Policy	1052
		18.6.2 Timeout Precharge	1053
	18.7 Quality of Service	1054
		18.7.1 AXI_ID-Based QoS	1054
		18.7.2 Fast QoS	1056
		18.7.3 Default QoS	1057
		18.7.4 AxQoS-Based QoS	1057
	18.8 Read Data Capture	1058
	18.9 Memory Channels Interleaving	1060
	18.10 Performance Profiling	1061
	18.11 I/O Description	1065
	18.12 Register Description	1067
		18.12.1 Register Map Summary	1067
			18.12.1.1 CONCONTROL	1070
			18.12.1.2 MEMCONTROL	1072
			18.12.1.3 MEMORYCHIP0	1074
			18.12.1.4 MEMCONFIG1	1075
			18.12.1.5 DIRECTCMD	1076
			18.12.1.6 PRECHCONFIG	1078
			18.12.1.7 PHYCONTROL0	1079
			18.12.1.8 PHYCONTROL1	1081
			18.12.1.9 PHYCONTROL2	1085
			18.12.1.10 PHYCONTROL3	1086
			18.12.1.11 PWRDNCONFIG	1087
			18.12.1.12 TIMINGAREF	1087
			18.12.1.13 TIMINGROW	1088
			18.12.1.14 TIMINGDATA	1089
			18.12.1.15 TIMINGPOWER	1090
			18.12.1.16 PHYSTATUS	1091
			18.12.1.17 PHYZQCONTROL	1092
			18.12.1.18 CHIP0STATUS	1094
			18.12.1.19 CHIP1STATUS	1095
			18.12.1.20 AREFSTATUS	1096
			18.12.1.21 MRSTATUS	1096
			18.12.1.22 PHYTEST0	1097
			18.12.1.23 PHYTEST1	1097
			18.12.1.24 QOSCONTROL	1098
			18.12.1.25 QOSCONFIG	1099
			18.12.1.26 QOSTIMEOUT0	1100
			18.12.1.27 QOSTIMEOUT1	1101
			18.12.1.28 IVCONTROL	1102
			18.12.1.29 PEREVCONFIG	1103
			18.12.1.30 PMNC_PPC_A (M)	1105
			18.12.1.31 CNTENS_PPC_A (M)	1106
			18.12.1.32 CNTENC_PPC_A (M)	1106
			18.12.1.33 INTENS_PPC_A (M)	1106
			18.12.1.34 INTENC_PPC_A (M)	1107
			18.12.1.35 FLAG_PPC_A (M)	1107
			18.12.1.36 CCNT_PPC_A (M)	1107
			18.12.1.37 PMCNT0_PPC_A (M)	1107
			18.12.1.38 PMCNT1_PPC_A (M)	1108
			18.12.1.39 PMCNT2_PPC_A (M)	1108
			18.12.1.40 PMCNT3_PPC_A (M)	1108
19 SROM Controller	1109
	19.1 Overview	1109
		19.1.1 Features of SROMC	1109
		19.1.2 Block Diagram	1109
	19.2 Functional Description	1110
		19.2.1 nWAIT Pin Operation	1110
		19.2.2 Programmable Access Cycle	1111
	19.3 I/O Description	1112
	19.4 Register Description	1113
		19.4.1 Register Map Summary	1113
			19.4.1.1 SROM_BW	1114
			19.4.1.2 SROM_BCn (n = 0 to 3)	1116
20 NAND Flash Controller	1118
	20.1 Overview	1118
	20.2 Features	1118
		20.2.1 Block Diagram	1119
		20.2.2 NAND Flash Memory Timing	1120
	20.3 Software Mode	1121
		20.3.1 Data Register Configuration	1121
			20.3.1.1 8-bit NAND Flash Memory Interface	1121
		20.3.2 1/4/8/12/16-bit ECC	1122
		20.3.3 2048 Byte 1-bit ECC Parity Code Assignment Table	1123
		20.3.4 32 Byte 1-bit ECC Parity Code Assignment Table	1123
		20.3.5 1-bit ECC Module Features	1123
		20.3.6 1-bit ECC Programming Guide	1124
		20.3.7 4-bit ECC Programming Guide (ENCODING)	1125
		20.3.8 4-bit ECC Programming Guide (DECODING)	1126
		20.3.9 8/12/16-bit ECC Programming Guide (ENCODING)	1127
		20.3.10 8/12/16-bit ECC Programming Guide (DECODING)	1128
		20.3.11 ECC Parity Conversion Code Guide for 8/12/16-bit ECC	1129
		20.3.12 Lock Scheme for Data Protection	1130
	20.4 Programming Constraints	1131
	20.5 I/O Description	1131
	20.6 Register Description	1132
		20.6.1 Register Map Summary	1132
		20.6.2 NAND Flash Interface and 1/4-bit ECC Registers	1134
			20.6.2.1 NFCONF	1134
			20.6.2.2 NFCONT	1135
			20.6.2.3 NFCMMD	1137
			20.6.2.4 NFADDR	1137
			20.6.2.5 NFDATA	1137
			20.6.2.6 NFMECCD	1137
			20.6.2.7 NFMECCD1	1138
			20.6.2.8 NFSECCD	1138
			20.6.2.9 NFSBLK	1139
			20.6.2.10 NFEBLK	1139
			20.6.2.11 NFSTAT	1140
			20.6.2.12 NFECCERR0	1142
			20.6.2.13 NFECCERR1	1144
			20.6.2.14 NFMECC0	1145
			20.6.2.15 NFMECC1	1146
			20.6.2.16 NFSECC	1146
			20.6.2.17 NFMLCBITPT	1146
		20.6.3 ECC Registers for 8, 12 and 16-bit ECC	1147
			20.6.3.1 NFECCCONF	1147
			20.6.3.2 NFECCCONT	1147
			20.6.3.3 NFECCSTAT	1148
			20.6.3.4 NFECCSECSTAT	1148
			20.6.3.5 NFECCPRGECCn (n = 0 to 6)	1149
			20.6.3.6 NFECCERLn (n = 0 to 7)	1151
			20.6.3.7 NFECCERPn (n = 0 to 3)	1153
			20.6.3.8 NFECCCONECCn (n = 0 to 6)	1154
21 External Bus Interface (EBI)	1156
	21.1 Overview of External Bus Interface	1156
	21.2 Features of Exynos 4412 EBI	1156
	21.3 Block Diagram of Memory Interface through EBI	1157
	21.4 Clock Scheme of Memory Controllers and EBI	1158
22 Secure Digital/MultiMediaCard MMC Controller	1159
	22.1 Overview	1159
	22.2 Features	1159
	22.3 Block Diagram	1160
	22.4 Operation Sequence	1161
		22.4.1 SD Card Detection Sequence	1161
		22.4.2 SD Clock Supply Sequence	1162
		22.4.3 SD Clock Stop Sequence	1163
		22.4.4 SD Clock Frequency Change Sequence	1163
		22.4.5 SD Bus Power Control Sequence	1164
		22.4.6 Change Bus Width Sequence	1165
		22.4.7 Timeout Setting for DAT Line	1166
		22.4.8 SD Transaction Generation	1166
		22.4.9 SD Command Issue Sequence	1167
		22.4.10 Command Complete Sequence	1169
		22.4.11 Transaction Control with Data Transfer Using DAT Line	1171
		22.4.12 Sequence without Using DMA	1172
		22.4.13 Sequence Using DMA	1174
	22.5 Abort Transaction	1176
	22.6 DMA Transaction	1176
	22.7 Advanced DMA	1177
		22.7.1 Block Diagram of ADMA	1177
		22.7.2 Example of ADMA Programming	1178
		22.7.3 Data Address and Data Length Requirements	1178
		22.7.4 Descriptor Table	1179
		22.7.5 ADMA States	1180
	22.8 I/O Description	1182
	22.9 Register Description	1184
		22.9.1 Register Map Summary	1184
			22.9.1.1 SDMASYSADn (n = 0 to 3)	1186
			22.9.1.2 BLKSIZEn (n = 0 to 3)	1187
			22.9.1.3 BLKCNTn (n = 0 to 3)	1188
			22.9.1.4 ARGUMENTn (n = 0 to 3)	1188
			22.9.1.5 TRNMODn (n = 0 to 3)	1189
			22.9.1.6 CMDREGn (n = 0 to 3)	1191
			22.9.1.7 RSPREG0_n (n = 0 to 3)	1194
			22.9.1.8 RSPREG1_n (n = 0 to 3)	1194
			22.9.1.9 RSPREG2_n (n = 0 to 3)	1195
			22.9.1.10 RSPREG3_n (n = 0 to 3)	1195
				22.9.1.10.1 Response Bit Definition for Each Response Type	1196
			22.9.1.11 BDATAn (n = 0 to 3)	1197
			22.9.1.12 PRNSTSn (n = 0 to 3)	1198
			22.9.1.13 HOSTCTLn (n = 0 to 3)	1204
			22.9.1.14 PWRCONn (n = 0 to 3)	1205
			22.9.1.15 BLKGAPn (n = 0 to 3)	1206
			22.9.1.16 WAKCONn (n = 0 to 3)	1208
			22.9.1.17 CLKCONn (n = 0 to 3)	1209
			22.9.1.18 TIMEOUTCONn (n = 0 to 3)	1210
			22.9.1.19 SWRSTn (n = 0 to 3)	1211
			22.9.1.20 NORINTSTSn (n = 0 to 3)	1213
			22.9.1.21 ERRINTSTSn (n = 0 to 3)	1218
			22.9.1.22 NORINTSTSENn (n = 0 to 3)	1221
			22.9.1.23 ERRINTSTSENn (n = 0 to 3)	1223
			22.9.1.24 NORINTSIGENn (n = 0 to 3)	1224
			22.9.1.25 ERRINTSIGENn (n = 0 to 3)	1226
			22.9.1.26 ACMD12ERRSTSn (n = 0 to 3)	1227
			22.9.1.27 CAPAREGn (n = 0 to 3)	1229
			22.9.1.28 MAXCURRn (n = 0 to 3)	1231
			22.9.1.29 FEAERn (n = 0 to 3)	1232
			22.9.1.30 FEERRn (n = 0 to 3)	1233
			22.9.1.31 ADMAERRn (n = 0 to 3)	1234
			22.9.1.32 ADMASYSADDRn (n = 0 to 3)	1236
			22.9.1.33 CONTROL2_n (n = 0 to 3)	1237
			22.9.1.34 CONTROL3_n (n = 0 to 3)	1240
			22.9.1.35 CONTROL4_n (n = 0 to 3)	1241
			22.9.1.36 HCVERn (n = 0 to 3)	1241
23 Mobile Storage Host	1242
	23.1 Overview	1242
	23.2 Features of Mobile Storage Host	1243
	23.3 Block Diagram of Mobile Storage Host	1244
	23.4 Clock Phase Shifter	1245
	23.5 I/O Description	1246
	23.6 Register Description	1247
		23.6.1 Register Map Summary	1247
			23.6.1.1 CTRL	1249
			23.6.1.2 PWREN	1252
			23.6.1.3 CLKDIV	1253
			23.6.1.4 CLKSRC	1253
			23.6.1.5 CLKENA	1254
			23.6.1.6 TMOUT	1254
			23.6.1.7 CTYPE	1255
			23.6.1.8 BLKSIZE	1255
			23.6.1.9 BYTCNT	1256
			23.6.1.10 INTMASK	1256
			23.6.1.11 CMDARG	1257
			23.6.1.12 CMD	1257
			23.6.1.13 RESP0	1261
			23.6.1.14 RESP1	1261
			23.6.1.15 RESP2	1261
			23.6.1.16 RESP3	1261
			23.6.1.17 MINTSTS	1262
			23.6.1.18 RINTSTS	1263
			23.6.1.19 STATUS	1264
			23.6.1.20 FIFOTH	1266
			23.6.1.21 CDETECT	1268
			23.6.1.22 WRTORT	1268
			23.6.1.23 GPIO	1268
			23.6.1.24 TCBCNT	1269
			23.6.1.25 TBBCNT	1269
			23.6.1.26 DEBNCE	1270
			23.6.1.27 USRID	1270
			23.6.1.28 VERID	1270
			23.6.1.29 HCON	1271
			23.6.1.30 UHS_REG	1273
			23.6.1.31 BMOD	1274
			23.6.1.32 PLDMND	1275
			23.6.1.33 DBADDR	1275
			23.6.1.34 IDSTS	1276
			23.6.1.35 IDINTEN	1278
			23.6.1.36 DSCADDR	1279
			23.6.1.37 BUFADDR	1279
			23.6.1.38 CLKSEL	1279
24 Pulse Width Modulation Timer	1280
	24.1 Overview	1280
	24.2 Features of PWM Timer	1283
	24.3 PWM Operation	1284
		24.3.1 Prescaler and Divider	1284
		24.3.2 Basic Timer Operation	1285
		24.3.3 Auto-reload and Double Buffering	1287
		24.3.4 Timer Operation Example	1288
		24.3.5 Initialize Timer (Setting Manual-Up Data and Inverter)	1289
		24.3.6 PWM	1289
		24.3.7 During Current ISR. (Interrupt Service Routine) Output Level Control	1290
		24.3.8 Dead Zone Generator	1291
	24.4 I/O Description	1292
	24.5 Register Description	1293
		24.5.1 Register Map Summary	1293
			24.5.1.1 TCFG0	1294
			24.5.1.2 TCFG1	1295
			24.5.1.3 TCON	1296
			24.5.1.4 TCNTB0	1298
			24.5.1.5 TCMPB0	1298
			24.5.1.6 TCNTO0	1298
			24.5.1.7 TCNTB1	1298
			24.5.1.8 TCMPB1	1299
			24.5.1.9 TCNTO1	1299
			24.5.1.10 TCNTB2	1299
			24.5.1.11 TCMPB2	1299
			24.5.1.12 TCNTO2	1300
			24.5.1.13 TCNTB3	1300
			24.5.1.14 TCMPB3	1300
			24.5.1.15 TCNTO3	1300
			24.5.1.16 TCNTB4	1301
			24.5.1.17 TCNTO4	1301
			24.5.1.18 TINT_CSTAT	1302
25 Multi Core Timer (MCT)	1303
	25.1 Overview	1303
	25.2 Features of MTC	1304
	25.3 Internal Function of MCT	1305
		25.3.1 Global Timer	1306
			25.3.1.1 Internal Function of Global Timer	1306
		25.3.2 Local Timer	1308
			25.3.2.1 Internal Function of Local Timer	1308
			25.3.2.2 Detailed Operation of Local Timer	1310
		25.3.3 Usage Model	1312
			25.3.3.1 Usage Model of Global Timer	1312
			25.3.3.2 Usage Model of Local Timer	1313
				25.3.3.2.1 Counter Setting	1313
				25.3.3.2.2 Interrupt and Write Status Check	1313
				25.3.3.2.3 Count Value Update	1313
				25.3.3.2.4 Start Timer	1314
				25.3.3.2.5 STOP Timer	1315
				25.3.3.2.6 Change Interval Interrupt at Run-time	1315
	25.4 Register Description	1316
		25.4.1 Register Map Summary	1316
			25.4.1.1 MCT_CFG	1318
			25.4.1.2 G_CNT_L	1319
			25.4.1.3 G_CNT_U	1319
			25.4.1.4 G_CNT_WSTAT	1319
			25.4.1.5 G_COMP0_L	1320
			25.4.1.6 G_COMP0_U	1320
			25.4.1.7 G_COMP0_ADD_INCR	1320
			25.4.1.8 G_COMP1_L	1321
			25.4.1.9 G_COMP1_U	1321
			25.4.1.10 G_COMP1_ADD_INCR	1321
			25.4.1.11 G_COMP2_L	1322
			25.4.1.12 G_COMP2_U	1322
			25.4.1.13 G_COMP2_ADD_INCR	1322
			25.4.1.14 G_COMP3_L	1323
			25.4.1.15 G_COMP3_U	1323
			25.4.1.16 G_COMP3_ADD_INCR	1323
			25.4.1.17 G_TCON	1324
			25.4.1.18 G_INT_CSTAT	1326
			25.4.1.19 G_INT_ENB	1326
			25.4.1.20 G_WSTAT	1327
			25.4.1.21 L0_TCNTB	1329
			25.4.1.22 L0_TCNTO	1329
			25.4.1.23 L0_ICNTB	1329
			25.4.1.24 L0_ICNTO	1330
			25.4.1.25 L0_FRCNTB	1330
			25.4.1.26 L0_FRCNTO	1330
			25.4.1.27 L0_TCON	1331
			25.4.1.28 L0_INT_CSTAT	1332
			25.4.1.29 L0_INT_ENB	1332
			25.4.1.30 L0_WSTAT	1333
			25.4.1.31 L1_TCNTB	1333
			25.4.1.32 L1_TCNTO	1333
			25.4.1.33 L1_ICNTB	1334
			25.4.1.34 L1_ICNTO	1334
			25.4.1.35 L1_FRCNTB	1334
			25.4.1.36 L1_FRCNTO	1334
			25.4.1.37 L1_TCON	1335
			25.4.1.38 L1_INT_CSTAT	1335
			25.4.1.39 L1_INT_ENB	1336
			25.4.1.40 L1_WSTAT	1336
			25.4.1.41 L2_TCNTB	1337
			25.4.1.42 L2_TCNTO	1337
			25.4.1.43 L2_ICNTB	1337
			25.4.1.44 L2_ICNTO	1338
			25.4.1.45 L2_FRCNTB	1338
			25.4.1.46 L2_FRCNTO	1338
			25.4.1.47 L2_TCON	1339
			25.4.1.48 L2_INT_CSTAT	1340
			25.4.1.49 L2_INT_ENB	1340
			25.4.1.50 L2_WSTAT	1341
			25.4.1.51 L3_TCNTB	1342
			25.4.1.52 L3_TCNTO	1342
			25.4.1.53 L3_ICNTB	1342
			25.4.1.54 L3_ICNTO	1343
			25.4.1.55 L3_FRCNTB	1343
			25.4.1.56 L3_FRCNTO	1343
			25.4.1.57 L3_TCON	1344
			25.4.1.58 L3_INT_CSTAT	1345
			25.4.1.59 L3_INT_ENB	1345
			25.4.1.60 L3_WSTAT	1346
26 Watchdog Timer	1347
	26.1 Overview	1347
	26.2 Features of WDT	1347
	26.3 Functional Description	1348
		26.3.1 WDT Operation	1348
		26.3.2 WTDAT and WTCNT	1349
		26.3.3 WDT Start	1349
		26.3.4 Consideration of Debugging Environment	1349
	26.4 Register Description	1350
		26.4.1 Register Map Summary	1350
			26.4.1.1 WTCON	1351
			26.4.1.2 WTDAT	1352
			26.4.1.3 WTCNT	1352
			26.4.1.4 WTCLRINT	1352
27 Real Time Clock (RTC)	1353
	27.1 Overview	1353
	27.2 Features of RTC	1353
		27.2.1 Block Diagram	1354
	27.3 Leap Year Generator	1355
	27.4 Read/Write Register	1356
		27.4.1 Backup Battery Operation	1356
	27.5 Alarm Function	1357
	27.6 Tick Time Interrupt	1358
	27.7 32.768 kHz X-Tal Connection Example	1359
	27.8 I/O Description	1360
	27.9 Register Description	1361
		27.9.1 Register Map Summary	1361
			27.9.1.1 INTP	1362
			27.9.1.2 RTCCON	1363
			27.9.1.3 TICNT	1365
			27.9.1.4 RTCALM	1365
			27.9.1.5 ALMSEC	1366
			27.9.1.6 ALMMIN	1366
			27.9.1.7 ALMHOUR	1366
			27.9.1.8 ALMDAY	1367
			27.9.1.9 ALMMON	1367
			27.9.1.10 ALMYEAR	1367
			27.9.1.11 BCDSEC	1368
			27.9.1.12 BCDMIN	1368
			27.9.1.13 BCDHOUR	1368
			27.9.1.14 BCDDAYWEEK	1368
			27.9.1.15 BCDDAY	1369
			27.9.1.16 BCDMON	1369
			27.9.1.17 BCDYEAR	1369
			27.9.1.18 CURTICCNT	1369
28 Universal Asynchronous Receiver and Transmitter	1370
	28.1 Overview	1370
	28.2 Features	1371
	28.3 UART Description	1372
		28.3.1 Data Transmission	1374
		28.3.2 Data Reception	1374
		28.3.3 AFC	1375
		28.3.4 Example of Non AFC (Controlling nRTS and nCTS by Software)	1376
			28.3.4.1 Rx Operation with FIFO	1376
			28.3.4.2 Tx Operation with FIFO	1376
		28.3.5 Trigger Level of Tx/Rx FIFO and DMA Burst Size in DMA Mode	1376
		28.3.6 RS-232C Interface	1376
		28.3.7 Interrupt/DMA Request Generation	1377
		28.3.8 UART Error Status FIFO	1379
			28.3.8.1 Infra-Red Mode	1380
	28.4 UART Input Clock Description	1382
	28.5 I/O Description	1383
	28.6 Register Description	1384
		28.6.1 Register Map Summary	1384
			28.6.1.1 ULCONn (n = 0 to 4)	1385
			28.6.1.2 UCONn (n = 0 to 4)	1386
			28.6.1.3 UFCONn (n = 0 to 4)	1389
			28.6.1.4 UMCONn (n = 0, 1, 2, 4)	1391
			28.6.1.5 UTRSTATn (n = 0 to 4)	1393
			28.6.1.6 UERSTATn (n = 0 to 4)	1395
			28.6.1.7 UFSTATn (n = 0 to 4)	1396
			28.6.1.8 UMSTATn (n = 0, 1, 2, 4)	1397
			28.6.1.9 UTXHn (n = 0 to 4)	1398
			28.6.1.10 URXHn (n = 0 to 4)	1398
			28.6.1.11 UBRDIVn (n = 0 to 4)	1398
			28.6.1.12 UFRACVALn (n = 0 to 4)	1399
			28.6.1.13 UINTPn (n = 0 to 4)	1400
			28.6.1.14 UINTSPn (n = 0 to 4)	1400
			28.6.1.15 UINTMn (n = 0 to 4)	1401
29 Inter-Integrated Circuit	1402
	29.1 Overview	1402
	29.2 Features	1403
	29.3 Block Diagram	1403
	29.4 I2C-Bus Interface Operation	1404
		29.4.1 Start and Stop Conditions	1405
		29.4.2 Data Transfer Format	1406
		29.4.3 ACK Signal Transmission	1407
		29.4.4 Read-Write Operation	1408
		29.4.5 Bus Arbitration Procedures	1408
		29.4.6 Abort Conditions	1408
		29.4.7 Configuring I2C-Bus	1408
		29.4.8 Flowcharts of Operations in Each Mode	1409
	29.5 I/O Description	1413
	29.6 Register Description	1414
		29.6.1 Register Map Summary	1414
			29.6.1.1 I2CCONn (n = 0 to 7)	1415
			29.6.1.2 I2CSTATn (n = 0 to 7)	1416
			29.6.1.3 I2CADDn (n = 0 to 7)	1417
			29.6.1.4 I2CDSn (n = 0 to 7)	1417
			29.6.1.5 I2CLCn (n = 0 to 7)	1418
30 Serial Peripheral Interface	1419
	30.1 Overview	1419
	30.2 Features	1419
		30.2.1 Operation of SPI	1420
			30.2.1.1 Operation Mode	1420
			30.2.1.2 FIFO Access	1420
			30.2.1.3 Trailing Bytes in the Rx FIFO	1420
			30.2.1.4 Packet Number Control	1420
			30.2.1.5 Chip Select Control	1421
			30.2.1.6 High Speed Operation as Slave	1421
			30.2.1.7 Feedback Clock Selection	1421
			30.2.1.8 SPI Transfer Format	1422
	30.3 SPI Input Clock Description	1423
	30.4 IO Description	1424
	30.5 Register Description	1425
		30.5.1 Register Map Summary	1425
			30.5.1.1 CH_CFGn (n = 0 to 2)	1426
			30.5.1.2 MODE_CFGn (n = 0 to 2)	1427
			30.5.1.3 CS_REGn (n = 0 to 2)	1428
			30.5.1.4 SPI_INT_ENn (n = 0 to 2)	1429
			30.5.1.5 SPI_STATUSn (n = 0 to 2)	1430
			30.5.1.6 SPI_TX_DATAn (n = 0 to 2)	1431
			30.5.1.7 SPI_RX_DATAn (n = 0 to 2)	1431
			30.5.1.8 PACKET_CNT_REGn (n = 0 to 2)	1431
			30.5.1.9 PENDING_CLR_REGn (n = 0 to 2)	1432
			30.5.1.10 SWAP_CFGn (n = 0 to 2)	1433
			30.5.1.11 FB_CLK_SELn (n = 0 to 2)	1434
31 USB 2.0 Host Controller	1435
	31.1 Overview	1435
	31.2 Block Diagram	1436
	31.3 I/O Description	1438
	31.4 HSIC Enable/Disable Setting	1438
	31.5 Register Description	1439
		31.5.1 Register Map Summary	1439
		31.5.2 Implemented Specific Registers	1441
			31.5.2.1 INSNREG00	1441
			31.5.2.2 INSNREG01	1443
			31.5.2.3 INSNREG02	1444
			31.5.2.4 INSNREG03	1444
			31.5.2.5 INSNREG04	1445
			31.5.2.6 INSNREG05	1445
			31.5.2.7 INSNREG06	1445
			31.5.2.8 INSNREG07	1445
32 USB2.0 Device	1446
	32.1 Overview of USB2.0 Device	1446
	32.2 Key Features of USB2.0 Device	1446
	32.3 Block Diagram of USB2.0 Device	1447
	32.4 Modes of Operation	1448
		32.4.1 DMA Mode	1448
		32.4.2 Slave Mode	1448
	32.5 Power Management Unit Setting	1449
	32.6 Register Map	1450
		32.6.1 Overview of Register Map	1450
		32.6.2 Device Link CSR Memory Map	1450
		32.6.3 Device FIFO Address Mapping	1451
		32.6.4 Application Access to the CSRs	1453
	32.7 I/O Description	1454
	32.8 Register Description	1455
		32.8.1 Register Map Summary	1455
		32.8.2 USB PHY Control Register	1462
			32.8.2.1 UPHYPWR	1462
			32.8.2.2 UPHYCLK	1464
			32.8.2.3 URSTCON	1466
		32.8.3 OTG LINK Core Register (OTG Global Register)	1467
			32.8.3.1 GOTGCTL	1467
			32.8.3.2 GOTGINT	1469
			32.8.3.3 GAHBCFG	1470
			32.8.3.4 GUSBCFG	1471
			32.8.3.5 GRSTCTL	1473
			32.8.3.6 GINTSTS	1475
			32.8.3.7 GINTMSK	1480
			32.8.3.8 GRXSTSR/GRXSTSP (Host Mode)	1482
			32.8.3.9 GRXSTSR/GRXSTSP (Device Mode)	1483
			32.8.3.10 GRXFSIZ	1484
			32.8.3.11 GNPTXFSIZ	1485
			32.8.3.12 GNPTXSTS	1486
			32.8.3.13 GLPMCFG	1487
			32.8.3.14 HPTXFSIZ	1491
			32.8.3.15 DIEPTXFn (n = 1 to 15)	1492
		32.8.4 Device Mode Register (Device Global Register)	1493
			32.8.4.1 DCFG	1493
			32.8.4.2 DCTL	1495
			32.8.4.3 DSTS	1498
			32.8.4.4 DIEPMSK	1499
			32.8.4.5 DOEPMSK	1500
			32.8.4.6 DAINT	1501
			32.8.4.7 DAINTMSK	1502
			32.8.4.8 DVBUSDIS	1502
			32.8.4.9 DVBUSPULSE	1503
			32.8.4.10 DTHRCTL	1504
			32.8.4.11 DIEPEMPMSK	1506
		32.8.5 Device Logical Endpoint-Specific Register	1507
			32.8.5.1 DIEPCTL0	1507
			32.8.5.2 DOEPCTL0	1509
			32.8.5.3 DIEPCTLn/DOEPCTLn (n = 1 to 15)	1511
			32.8.5.4 DIEPINTn/DOEPINTn (n = 0 to 15)	1515
			32.8.5.5 DIEPTSIZ0	1518
			32.8.5.6 DOEPTSIZ0	1519
			32.8.5.7 DIEPTSIZn/DOEPTSIZn (n = 0 to 15)	1520
			32.8.5.8 DIEPDMAn/DOEPDMAn (n = 0 to 15)	1522
			32.8.5.9 DTXFSTSn (n = 0 to 15)	1523
			32.8.5.10 DIEPDMABn/DOEPDMABn (n = 0 to 15)	1524
33 Transport Stream Interface	1525
	33.1 Overview	1525
		33.1.1 Features	1525
		33.1.2 Broadcast Mode	1526
		33.1.3 Block Diagram	1528
		33.1.4 I/O Description of TSI	1529
		33.1.5 Functional Description	1530
			33.1.5.1 TSI Operation	1530
			33.1.5.2 Transport Stream Signals	1531
			33.1.5.3 Sync Detection	1532
				33.1.5.3.1 Using TS_SYNC Signal	1532
				33.1.5.3.2 Using Sync Byte	1533
			33.1.5.4 Error Detection	1535
			33.1.5.5 TS_CLK Filter	1537
			33.1.5.6 Transport Stream Write	1538
			33.1.5.7 Program ID filter	1538
			33.1.5.8 TSI Control FSM	1539
			33.1.5.9 Shadow Base Address	1540
	33.2 Register Description	1541
		33.2.1 Register Map Summary	1541
			33.2.1.1 TS_CLKCON	1543
			33.2.1.2 TS_CON	1544
			33.2.1.3 TS_SYNC	1546
			33.2.1.4 TS_CNT	1546
			33.2.1.5 TS_BASE	1546
			33.2.1.6 TS_SIZE	1547
			33.2.1.7 TS_CADDR	1547
			33.2.1.8 TS_INT_MASK	1548
			33.2.1.9 TS_INT	1549
			33.2.1.10 TS_PIDn (n = 0 to 31)	1550
			33.2.1.11 BYTE_SWAP	1552
34 Audio Subsystem	1553
	34.1 Overview	1553
	34.2 Features	1553
	34.3 Block Diagram of Audio Block	1554
	34.4 Functional Description	1558
		34.4.1 Reconfigurable Processor	1558
		34.4.2 ASS CLK CON	1558
		34.4.3 Commbox	1558
		34.4.4 I2S	1559
		34.4.5 SRAM	1559
	34.5 Input/Output Description	1560
	34.6 Register Description	1561
		34.6.1 Register Map Summary	1561
		34.6.2 Audio Subsystem CLKCON	1563
			34.6.2.1 ASS CLK SRC	1563
			34.6.2.2 ASS CLK DIV	1563
			34.6.2.3 ASS CLK GATE	1564
		34.6.3 Communication Box (Commbox)	1565
			34.6.3.1 SRP_RST_CONT	1565
			34.6.3.2 SRP_CONF	1565
			34.6.3.3 ASS_INTR	1565
			34.6.3.4 SRP_PENDING	1566
			34.6.3.5 INTREN	1566
			34.6.3.6 INTRMASK	1566
			34.6.3.7 INTRSRC	1567
35 IIS Multi Audio Interface	1568
	35.1 Overview	1568
	35.2 Features	1568
	35.3 Block Diagram	1569
	35.4 Functional Description	1570
		35.4.1 Master/Slave Mode	1570
			35.4.1.1 External DMA Transfer	1573
			35.4.1.2 Internal DMA Transfer	1573
			35.4.1.3 Sound Mixing	1574
	35.5 Audio Serial Data Format	1575
		35.5.1 IIS-Bus Format	1575
		35.5.2 MSB (Left) Justified	1575
		35.5.3 LSB (Right) Justified	1576
	35.6 PCM Bit Length (BLC), RFS Divider and BFS Divider for Sampling Frequency (IISLRCLK), Serial bit CLK (IISSCLK), and Root Clock (RCLK)	1577
		35.6.1 PCM Word Length and BFS Divider	1577
		35.6.2 BFS Divider and RFS Divider	1577
		35.6.3 RFS Divider and Root Clock	1577
	35.7 Programming Guide	1578
		35.7.1 Initialization	1578
		35.7.2 Play Mode (Tx Mode) with DMA	1578
		35.7.3 Recording Mode (Rx Mode) with DMA	1579
		35.7.4 Example Code	1580
			35.7.4.1 Tx Channel	1580
			35.7.4.2 Rx Channel	1583
	35.8 IO Description	1586
	35.9 Register Description	1587
		35.9.1 Register Map Summary	1587
			35.9.1.1 IISCON	1588
			35.9.1.2 IISMOD	1591
			35.9.1.3 IISFIC	1594
			35.9.1.4 IISPSR	1595
			35.9.1.5 IISTXD	1595
			35.9.1.6 IISRXD	1595
			35.9.1.7 IISFICS	1596
			35.9.1.8 IISTXDS	1596
			35.9.1.9 IISAHB	1597
			35.9.1.10 IISSTR0	1600
			35.9.1.11 IISSIZE	1600
			35.9.1.12 IISTRNCNT	1601
			35.9.1.13 IISLVL0ADDR	1601
			35.9.1.14 IISLVL1ADDR	1602
			35.9.1.15 IISLVL2ADDR	1602
			35.9.1.16 IISLVL3ADDR	1603
			35.9.1.17 IISSTR1	1603
36 IIS-Bus Interface	1604
	36.1 Overview	1604
	36.2 Features	1604
	36.3 Block Diagram	1605
	36.4 Functional Description	1606
		36.4.1 Master/Slave Mode	1606
		36.4.2 DMA Transfer	1607
		36.4.3 Audio Serial Data Format	1608
			36.4.3.1 IIS-bus Format	1608
			36.4.3.2 MSB (Left) Justified	1608
			36.4.3.3 LSB (Right) Justified	1609
			36.4.3.4 Sampling Frequency and Master Clock	1610
		36.4.4 PCM Word Length and BFS Divider	1611
		36.4.5 BFS Divider and RFS Divider	1611
		36.4.6 RFS Divider and Root Clock	16