INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTR
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/new/control_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segc
INFO: [VRFC 10-311] analyzing module seg_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sim_1/new/CPU_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_t
