

================================================================
== Vivado HLS Report for 'filtre1'
================================================================
* Date:           Thu Dec 21 14:59:21 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        main_module
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.61|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|   48|    1|   49|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-------------------+-----+-----+-----+-----+---------+
        |                             |                   |  Latency  |  Interval | Pipeline|
        |           Instance          |       Module      | min | max | min | max |   Type  |
        +-----------------------------+-------------------+-----+-----+-----+-----+---------+
        |grp_filtre1_do_filtre_fu_72  |filtre1_do_filtre  |   47|   47|   47|   47|   none  |
        +-----------------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     25|    1885|   1768|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|     25|    1885|   1768|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|     10|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------+---------+-------+------+------+
    |           Instance          |       Module      | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------+-------------------+---------+-------+------+------+
    |grp_filtre1_do_filtre_fu_72  |filtre1_do_filtre  |        0|     25|  1885|  1768|
    +-----------------------------+-------------------+---------+-------+------+------+
    |Total                        |                   |        0|     25|  1885|  1768|
    +-----------------------------+-------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |filtre1_mem_x_U  |filtre1_filtre1_mibs  |        2|  0|   0|     2|   32|     1|           64|
    |filtre1_mem_y_U  |filtre1_filtre1_mibs  |        2|  0|   0|     2|   32|     1|           64|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        4|  0|   0|     4|   64|     2|          128|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------+-----+-----+------------+--------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | filtre1::filtre1.1 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | filtre1::filtre1.1 | return value |
|clk        |  in |    1| ap_ctrl_hs | filtre1::filtre1.1 | return value |
|reset      |  in |    1| ap_ctrl_hs | filtre1::filtre1.1 | return value |
|e_dout     |  in |   32|   ap_fifo  |          e         |    pointer   |
|e_empty_n  |  in |    1|   ap_fifo  |          e         |    pointer   |
|e_read     | out |    1|   ap_fifo  |          e         |    pointer   |
|s_din      | out |   32|   ap_fifo  |          s         |    pointer   |
|s_full_n   |  in |    1|   ap_fifo  |          s         |    pointer   |
|s_write    | out |    1|   ap_fifo  |          s         |    pointer   |
+-----------+-----+-----+------------+--------------------+--------------+

