module module_0 (
    input id_1,
    input logic [id_1 : id_1] id_2,
    input logic id_3,
    input logic [id_3 : 1] id_4,
    output id_5,
    inout id_6,
    output id_7,
    output id_8,
    input id_9,
    id_10,
    input [id_5 : id_7] id_11,
    output logic id_12,
    output logic [id_5 : id_2] id_13,
    input id_14,
    output [id_12[1] : id_13] id_15,
    output [id_14 : id_13] id_16,
    input logic id_17,
    output [id_3 : 1] id_18,
    input id_19,
    output [id_18 : id_9] id_20,
    input logic [id_17 : id_14] id_21
);
  id_22 id_23 (
      .id_2 (id_12),
      .id_20(id_1)
  );
  id_24 id_25 (
      .id_12(id_21),
      .id_20(id_23[id_7]),
      .id_16(id_19),
      .id_7 (1'b0),
      .id_19(id_1[id_2]),
      .id_18(id_1),
      .id_6 (id_18),
      .id_1 (id_14)
  );
  logic [id_25[id_13] : id_19] id_26;
endmodule
