<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3910" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3910{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3910{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3910{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3910{left:69px;bottom:1088px;letter-spacing:-0.18px;word-spacing:-0.38px;}
#t5_3910{left:159px;bottom:1088px;letter-spacing:-0.04px;}
#t6_3910{left:175px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_3910{left:69px;bottom:1061px;}
#t8_3910{left:95px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_3910{left:69px;bottom:1040px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_3910{left:69px;bottom:1014px;}
#tb_3910{left:95px;bottom:1017px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_3910{left:571px;bottom:1017px;letter-spacing:-0.09px;}
#td_3910{left:587px;bottom:1017px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#te_3910{left:95px;bottom:1001px;letter-spacing:-0.14px;}
#tf_3910{left:69px;bottom:976px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tg_3910{left:69px;bottom:950px;}
#th_3910{left:95px;bottom:953px;letter-spacing:-0.15px;word-spacing:-1.28px;}
#ti_3910{left:95px;bottom:936px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_3910{left:95px;bottom:920px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tk_3910{left:69px;bottom:893px;}
#tl_3910{left:95px;bottom:897px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#tm_3910{left:95px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_3910{left:69px;bottom:854px;}
#to_3910{left:95px;bottom:857px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_3910{left:95px;bottom:840px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tq_3910{left:69px;bottom:816px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_3910{left:69px;bottom:791px;letter-spacing:-0.16px;word-spacing:-0.53px;}
#ts_3910{left:69px;bottom:774px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_3910{left:69px;bottom:748px;}
#tu_3910{left:95px;bottom:752px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tv_3910{left:95px;bottom:735px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tw_3910{left:69px;bottom:708px;}
#tx_3910{left:95px;bottom:712px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ty_3910{left:95px;bottom:695px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_3910{left:69px;bottom:669px;}
#t10_3910{left:95px;bottom:672px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t11_3910{left:95px;bottom:655px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t12_3910{left:69px;bottom:629px;}
#t13_3910{left:95px;bottom:632px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t14_3910{left:95px;bottom:616px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t15_3910{left:95px;bottom:599px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t16_3910{left:69px;bottom:572px;}
#t17_3910{left:95px;bottom:576px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t18_3910{left:95px;bottom:559px;letter-spacing:-0.18px;}
#t19_3910{left:69px;bottom:533px;}
#t1a_3910{left:95px;bottom:536px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1b_3910{left:95px;bottom:519px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#t1c_3910{left:69px;bottom:495px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1d_3910{left:69px;bottom:469px;}
#t1e_3910{left:95px;bottom:472px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1f_3910{left:69px;bottom:446px;}
#t1g_3910{left:95px;bottom:449px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1h_3910{left:69px;bottom:423px;}
#t1i_3910{left:95px;bottom:426px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#t1j_3910{left:95px;bottom:409px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1k_3910{left:69px;bottom:383px;}
#t1l_3910{left:95px;bottom:386px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1m_3910{left:95px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1n_3910{left:69px;bottom:343px;}
#t1o_3910{left:95px;bottom:347px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1p_3910{left:69px;bottom:322px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1q_3910{left:69px;bottom:296px;}
#t1r_3910{left:95px;bottom:299px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#t1s_3910{left:95px;bottom:283px;letter-spacing:-0.14px;word-spacing:-1.26px;}
#t1t_3910{left:581px;bottom:283px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#t1u_3910{left:95px;bottom:266px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1v_3910{left:69px;bottom:239px;}
#t1w_3910{left:95px;bottom:243px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t1x_3910{left:95px;bottom:226px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1y_3910{left:95px;bottom:209px;letter-spacing:-0.15px;word-spacing:-0.46px;}

.s1_3910{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3910{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3910{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3910{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_3910{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3910" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3910Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3910" style="-webkit-user-select: none;"><object width="935" height="1210" data="3910/3910.svg" type="image/svg+xml" id="pdf3910" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3910" class="t s1_3910">23-18 </span><span id="t2_3910" class="t s1_3910">Vol. 3B </span>
<span id="t3_3910" class="t s2_3910">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_3910" class="t s3_3910">The Pentium </span><span id="t5_3910" class="t s4_3910">III </span><span id="t6_3910" class="t s3_3910">processor introduced one new control flag in control register CR4: </span>
<span id="t7_3910" class="t s5_3910">• </span><span id="t8_3910" class="t s3_3910">OSXMMEXCPT (bit 10) — The OS will set this bit if it supports unmasked SIMD floating-point exceptions. </span>
<span id="t9_3910" class="t s3_3910">The Pentium II processor introduced one new control flag in control register CR4: </span>
<span id="ta_3910" class="t s5_3910">• </span><span id="tb_3910" class="t s3_3910">OSFXSR (bit 9) — The OS supports saving and restoring the Pentium </span><span id="tc_3910" class="t s4_3910">III </span><span id="td_3910" class="t s3_3910">processor state during context </span>
<span id="te_3910" class="t s3_3910">switches. </span>
<span id="tf_3910" class="t s3_3910">The Pentium Pro processor introduced three new control flags in control register CR4: </span>
<span id="tg_3910" class="t s5_3910">• </span><span id="th_3910" class="t s3_3910">PAE (bit 5) — Physical address extension. Enables paging mechanism to reference extended physical addresses </span>
<span id="ti_3910" class="t s3_3910">when set; restricts physical addresses to 32 bits when clear (see also: Section 23.22.1.1, “Physical Memory </span>
<span id="tj_3910" class="t s3_3910">Addressing Extension”). </span>
<span id="tk_3910" class="t s5_3910">• </span><span id="tl_3910" class="t s3_3910">PGE (bit 7) — Page global enable. Inhibits flushing of frequently-used or shared pages on CR3 writes (see also: </span>
<span id="tm_3910" class="t s3_3910">Section 23.22.1.2, “Global Pages”). </span>
<span id="tn_3910" class="t s5_3910">• </span><span id="to_3910" class="t s3_3910">PCE (bit 8) — Performance-monitoring counter enable. Enables execution of the RDPMC instruction at any </span>
<span id="tp_3910" class="t s3_3910">protection level. </span>
<span id="tq_3910" class="t s3_3910">The content of CR4 is 0H following a hardware reset. </span>
<span id="tr_3910" class="t s3_3910">Control register CR4 was introduced in the Pentium processor. This register contains flags that enable certain new </span>
<span id="ts_3910" class="t s3_3910">extensions provided in the Pentium processor: </span>
<span id="tt_3910" class="t s5_3910">• </span><span id="tu_3910" class="t s3_3910">VME — Virtual-8086 mode extensions. Enables support for a virtual interrupt flag in virtual-8086 mode (see </span>
<span id="tv_3910" class="t s3_3910">Section 21.3, “Interrupt and Exception Handling in Virtual-8086 Mode”). </span>
<span id="tw_3910" class="t s5_3910">• </span><span id="tx_3910" class="t s3_3910">PVI — Protected-mode virtual interrupts. Enables support for a virtual interrupt flag in protected mode (see </span>
<span id="ty_3910" class="t s3_3910">Section 21.4, “Protected-Mode Virtual Interrupts”). </span>
<span id="tz_3910" class="t s5_3910">• </span><span id="t10_3910" class="t s3_3910">TSD — Time-stamp disable. Restricts the execution of the RDTSC instruction to procedures running at </span>
<span id="t11_3910" class="t s3_3910">privileged level 0. </span>
<span id="t12_3910" class="t s5_3910">• </span><span id="t13_3910" class="t s3_3910">DE — Debugging extensions. Causes an undefined opcode (#UD) exception to be generated when debug </span>
<span id="t14_3910" class="t s3_3910">registers DR4 and DR5 are references for improved performance (see Section 23.23.3, “Debug Registers DR4 </span>
<span id="t15_3910" class="t s3_3910">and DR5”). </span>
<span id="t16_3910" class="t s5_3910">• </span><span id="t17_3910" class="t s3_3910">PSE — Page size extensions. Enables 4-MByte pages with 32-bit paging when set (see Section 4.3, “32-Bit </span>
<span id="t18_3910" class="t s3_3910">Paging”). </span>
<span id="t19_3910" class="t s5_3910">• </span><span id="t1a_3910" class="t s3_3910">MCE — Machine-check enable. Enables the machine-check exception, allowing exception handling for certain </span>
<span id="t1b_3910" class="t s3_3910">hardware error conditions (see Chapter 16, “Machine-Check Architecture”). </span>
<span id="t1c_3910" class="t s3_3910">The Intel486 processor introduced five new flags in control register CR0: </span>
<span id="t1d_3910" class="t s5_3910">• </span><span id="t1e_3910" class="t s3_3910">NE — Numeric error. Enables the normal mechanism for reporting floating-point numeric errors. </span>
<span id="t1f_3910" class="t s5_3910">• </span><span id="t1g_3910" class="t s3_3910">WP — Write protect. Write-protects read-only pages against supervisor-mode accesses. </span>
<span id="t1h_3910" class="t s5_3910">• </span><span id="t1i_3910" class="t s3_3910">AM — Alignment mask. Controls whether alignment checking is performed. Operates in conjunction with the AC </span>
<span id="t1j_3910" class="t s3_3910">(Alignment Check) flag. </span>
<span id="t1k_3910" class="t s5_3910">• </span><span id="t1l_3910" class="t s3_3910">NW — Not write-through. Enables write-throughs and cache invalidation cycles when clear and disables invali- </span>
<span id="t1m_3910" class="t s3_3910">dation cycles and write-throughs that hit in the cache when set. </span>
<span id="t1n_3910" class="t s5_3910">• </span><span id="t1o_3910" class="t s3_3910">CD — Cache disable. Enables the internal cache when clear and disables the cache when set. </span>
<span id="t1p_3910" class="t s3_3910">The Intel486 processor introduced two new flags in control register CR3: </span>
<span id="t1q_3910" class="t s5_3910">• </span><span id="t1r_3910" class="t s3_3910">PCD — Page-level cache disable. The state of this flag is driven on the PCD# pin during bus cycles that are not </span>
<span id="t1s_3910" class="t s3_3910">paged, such as interrupt acknowledge cycles, when paging is enabled. </span><span id="t1t_3910" class="t s3_3910">The PCD# pin is used to control caching </span>
<span id="t1u_3910" class="t s3_3910">in an external cache on a cycle-by-cycle basis. </span>
<span id="t1v_3910" class="t s5_3910">• </span><span id="t1w_3910" class="t s3_3910">PWT — Page-level write-through. The state of this flag is driven on the PWT# pin during bus cycles that are not </span>
<span id="t1x_3910" class="t s3_3910">paged, such as interrupt acknowledge cycles, when paging is enabled. The PWT# pin is used to control write </span>
<span id="t1y_3910" class="t s3_3910">through in an external cache on a cycle-by-cycle basis. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
