INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sfarhat/Bureau/Compilor-2.0-main/Microprocessor/Microprocessor.sim/sim_1/synth/func/xsim/MICROPROCESSOR_TEST_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MICROPROCESSOR
INFO: [VRFC 10-311] analyzing module glbl
