// Seed: 2965023518
module module_0 (
    input uwire id_0,
    input tri   id_1
);
  bit id_3;
  initial begin : LABEL_0
    fork
      if (-1) id_3 <= -1 - 1;
      begin : LABEL_1
        if (-1'b0 == -1) id_3 <= -1;
        else id_3 <= id_3;
      end
    join
  end
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    output supply1 id_2,
    output supply0 id_3,
    input wire id_4,
    input tri1 id_5,
    output tri0 id_6,
    input tri id_7,
    input tri id_8,
    input tri0 id_9,
    output tri id_10,
    input supply1 id_11,
    output tri id_12,
    output wire id_13,
    output uwire id_14,
    input wor id_15,
    input tri0 id_16,
    output wor id_17
    , id_20,
    output tri id_18
);
  module_0 modCall_1 (
      id_15,
      id_11
  );
  assign modCall_1.id_0 = 0;
endmodule
