// Seed: 1053049385
module module_0 (
    id_1
);
  inout wire id_1;
  wand id_2;
  assign {id_1, 1, id_1, 1, 1, 1} = 1;
  wire id_3;
  assign id_2 = 1;
  assign id_2 = 1;
  wire id_4;
  supply0 id_5 = 1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output wire id_0,
    inout  wor  id_1
);
  assign id_0 = 1;
  wire id_3;
  module_0(
      id_3
  );
endmodule
module module_0 (
    input  uwire id_0,
    output tri   id_1,
    input  tri   id_2,
    output wor   module_2,
    input  tri   id_4,
    output tri1  id_5,
    output uwire id_6,
    input  wor   id_7,
    input  tri1  id_8,
    input  wor   id_9,
    output tri0  id_10,
    input  tri   id_11
    , id_13
);
  module_0(
      id_13
  ); timeprecision 1ps;
endmodule
