{ "Info" "ICPT_EVAL_MODE" "5 Jul 02, 2020 " "Thank you for using the Quartus Prime software 30-day evaluation. You have 5 days remaining (until Jul 02, 2020) to use the Quartus Prime software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus Prime software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus Prime software with compilation and simulation support." 0 0 "Design Software" 0 -1 1593285359445 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1593285359448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593285359455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 27 23:45:59 2020 " "Processing started: Sat Jun 27 23:45:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593285359455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593285359455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593285359455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1593285360365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1593285360365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newrom.v 1 1 " "Found 1 design units, including 1 entities, in source file newrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 newRom " "Found entity 1: newRom" {  } { { "newRom.v" "" { Text "C:/intelFPGA/18.1/test/newRom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593285371080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593285371080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out.v 1 1 " "Found 1 design units, including 1 entities, in source file out.v" { { "Info" "ISGN_ENTITY_NAME" "1 outt " "Found entity 1: outt" {  } { { "out.v" "" { Text "C:/intelFPGA/18.1/test/out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593285371089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593285371089 ""}
{ "Warning" "WSGN_SEARCH_FILE" "test.bdf 1 1 " "Using design file test.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593285371291 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1593285371291 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1593285371293 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tanh_controller.v 2 2 " "Using design file tanh_controller.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tanh_Controller " "Found entity 1: tanh_Controller" {  } { { "tanh_controller.v" "" { Text "C:/intelFPGA/18.1/test/tanh_controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593285371342 ""} { "Info" "ISGN_ENTITY_NAME" "2 tanh " "Found entity 2: tanh" {  } { { "tanh_controller.v" "" { Text "C:/intelFPGA/18.1/test/tanh_controller.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593285371342 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1593285371342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tanh_Controller tanh_Controller:inst0 " "Elaborating entity \"tanh_Controller\" for hierarchy \"tanh_Controller:inst0\"" {  } { { "test.bdf" "inst0" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { -152 -512 -360 120 "inst0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593285371344 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tanh_controller.v(30) " "Verilog HDL Case Statement information at tanh_controller.v(30): all case item expressions in this case statement are onehot" {  } { { "tanh_controller.v" "" { Text "C:/intelFPGA/18.1/test/tanh_controller.v" 30 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1593285371346 "|test|tanh_Controller:inst0"}
{ "Warning" "WSGN_SEARCH_FILE" "counter.v 1 1 " "Using design file counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "counter.v" "" { Text "C:/intelFPGA/18.1/test/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593285371377 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1593285371377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:inst1 " "Elaborating entity \"Counter\" for hierarchy \"Counter:inst1\"" {  } { { "test.bdf" "inst1" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { -40 -96 80 72 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593285371378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter.v(6) " "Verilog HDL assignment warning at counter.v(6): truncated value with size 32 to match size of target (3)" {  } { { "counter.v" "" { Text "C:/intelFPGA/18.1/test/counter.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593285371379 "|test|Counter:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outt outt:inst " "Elaborating entity \"outt\" for hierarchy \"outt:inst\"" {  } { { "test.bdf" "inst" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 136 1144 1320 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593285371381 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[13..0\] out.v(1) " "Output port \"out\[13..0\]\" at out.v(1) has no driver" {  } { { "out.v" "" { Text "C:/intelFPGA/18.1/test/out.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1593285371386 "|test|outt:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "expr_register.v 1 1 " "Using design file expr_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 expr_Register " "Found entity 1: expr_Register" {  } { { "expr_register.v" "" { Text "C:/intelFPGA/18.1/test/expr_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593285371428 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1593285371428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expr_Register expr_Register:inst22 " "Elaborating entity \"expr_Register\" for hierarchy \"expr_Register:inst22\"" {  } { { "test.bdf" "inst22" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 488 64 256 600 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593285371430 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4.v 1 1 " "Using design file mux4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "mux4.v" "" { Text "C:/intelFPGA/18.1/test/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593285371464 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1593285371464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 Mux4:inst21 " "Elaborating entity \"Mux4\" for hierarchy \"Mux4:inst21\"" {  } { { "test.bdf" "inst21" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 488 -208 -8 600 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593285371465 ""}
{ "Warning" "WSGN_SEARCH_FILE" "add_subtract.v 1 1 " "Using design file add_subtract.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Add_Subtract " "Found entity 1: Add_Subtract" {  } { { "add_subtract.v" "" { Text "C:/intelFPGA/18.1/test/add_subtract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593285371498 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1593285371498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Subtract Add_Subtract:inst14 " "Elaborating entity \"Add_Subtract\" for hierarchy \"Add_Subtract:inst14\"" {  } { { "test.bdf" "inst14" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 312 1144 1344 424 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593285371499 ""}
{ "Warning" "WSGN_SEARCH_FILE" "term_register.v 1 1 " "Using design file term_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 term_Register " "Found entity 1: term_Register" {  } { { "term_register.v" "" { Text "C:/intelFPGA/18.1/test/term_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593285371531 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1593285371531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "term_Register term_Register:inst24 " "Elaborating entity \"term_Register\" for hierarchy \"term_Register:inst24\"" {  } { { "test.bdf" "inst24" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 528 904 1096 640 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593285371533 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux3.v 1 1 " "Using design file mux3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3 " "Found entity 1: Mux3" {  } { { "mux3.v" "" { Text "C:/intelFPGA/18.1/test/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593285371570 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1593285371570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3 Mux3:inst23 " "Elaborating entity \"Mux3\" for hierarchy \"Mux3:inst23\"" {  } { { "test.bdf" "inst23" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 528 648 840 640 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593285371572 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplyer.v 1 1 " "Using design file multiplyer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplyer " "Found entity 1: Multiplyer" {  } { { "multiplyer.v" "" { Text "C:/intelFPGA/18.1/test/multiplyer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593285371605 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1593285371605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplyer Multiplyer:inst9 " "Elaborating entity \"Multiplyer\" for hierarchy \"Multiplyer:inst9\"" {  } { { "test.bdf" "inst9" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { -8 848 1032 72 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593285371607 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux1.v 1 1 " "Using design file mux1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux1 " "Found entity 1: Mux1" {  } { { "mux1.v" "" { Text "C:/intelFPGA/18.1/test/mux1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593285371641 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1593285371641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux1 Mux1:inst7 " "Elaborating entity \"Mux1\" for hierarchy \"Mux1:inst7\"" {  } { { "test.bdf" "inst7" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { -32 480 688 112 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593285371644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newRom newRom:inst2 " "Elaborating entity \"newRom\" for hierarchy \"newRom:inst2\"" {  } { { "test.bdf" "inst2" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { -272 152 368 -144 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593285371655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram newRom:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"newRom:inst2\|altsyncram:altsyncram_component\"" {  } { { "newRom.v" "altsyncram_component" { Text "C:/intelFPGA/18.1/test/newRom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593285371759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "newRom:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"newRom:inst2\|altsyncram:altsyncram_component\"" {  } { { "newRom.v" "" { Text "C:/intelFPGA/18.1/test/newRom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593285371766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "newRom:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"newRom:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593285371767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593285371767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593285371767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test.mif " "Parameter \"init_file\" = \"test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593285371767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593285371767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593285371767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593285371767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593285371767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593285371767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593285371767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593285371767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593285371767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593285371767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1593285371767 ""}  } { { "newRom.v" "" { Text "C:/intelFPGA/18.1/test/newRom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1593285371767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t391 " "Found entity 1: altsyncram_t391" {  } { { "db/altsyncram_t391.tdf" "" { Text "C:/intelFPGA/18.1/test/db/altsyncram_t391.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593285371836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593285371836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t391 newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated " "Elaborating entity \"altsyncram_t391\" for hierarchy \"newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593285371839 ""}
{ "Warning" "WSGN_SEARCH_FILE" "xsq_register.v 1 1 " "Using design file xsq_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Xsq_Register " "Found entity 1: Xsq_Register" {  } { { "xsq_register.v" "" { Text "C:/intelFPGA/18.1/test/xsq_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593285371898 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1593285371898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xsq_Register Xsq_Register:inst10 " "Elaborating entity \"Xsq_Register\" for hierarchy \"Xsq_Register:inst10\"" {  } { { "test.bdf" "inst10" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { -8 1128 1312 104 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593285371901 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2.v 1 1 " "Using design file mux2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "mux2.v" "" { Text "C:/intelFPGA/18.1/test/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593285371939 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1593285371939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Mux2:inst11 " "Elaborating entity \"Mux2\" for hierarchy \"Mux2:inst11\"" {  } { { "test.bdf" "inst11" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 184 512 704 296 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593285371942 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[0\] " "Synthesized away node \"newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_t391.tdf" "" { Text "C:/intelFPGA/18.1/test/db/altsyncram_t391.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newRom.v" "" { Text "C:/intelFPGA/18.1/test/newRom.v" 81 0 0 } } { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { -272 152 368 -144 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285372380 "|test|newRom:inst2|altsyncram:altsyncram_component|altsyncram_t391:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[1\] " "Synthesized away node \"newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_t391.tdf" "" { Text "C:/intelFPGA/18.1/test/db/altsyncram_t391.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newRom.v" "" { Text "C:/intelFPGA/18.1/test/newRom.v" 81 0 0 } } { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { -272 152 368 -144 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285372380 "|test|newRom:inst2|altsyncram:altsyncram_component|altsyncram_t391:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[2\] " "Synthesized away node \"newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_t391.tdf" "" { Text "C:/intelFPGA/18.1/test/db/altsyncram_t391.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newRom.v" "" { Text "C:/intelFPGA/18.1/test/newRom.v" 81 0 0 } } { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { -272 152 368 -144 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285372380 "|test|newRom:inst2|altsyncram:altsyncram_component|altsyncram_t391:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[3\] " "Synthesized away node \"newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_t391.tdf" "" { Text "C:/intelFPGA/18.1/test/db/altsyncram_t391.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newRom.v" "" { Text "C:/intelFPGA/18.1/test/newRom.v" 81 0 0 } } { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { -272 152 368 -144 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285372380 "|test|newRom:inst2|altsyncram:altsyncram_component|altsyncram_t391:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[4\] " "Synthesized away node \"newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_t391.tdf" "" { Text "C:/intelFPGA/18.1/test/db/altsyncram_t391.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newRom.v" "" { Text "C:/intelFPGA/18.1/test/newRom.v" 81 0 0 } } { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { -272 152 368 -144 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285372380 "|test|newRom:inst2|altsyncram:altsyncram_component|altsyncram_t391:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[5\] " "Synthesized away node \"newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_t391.tdf" "" { Text "C:/intelFPGA/18.1/test/db/altsyncram_t391.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newRom.v" "" { Text "C:/intelFPGA/18.1/test/newRom.v" 81 0 0 } } { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { -272 152 368 -144 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285372380 "|test|newRom:inst2|altsyncram:altsyncram_component|altsyncram_t391:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[6\] " "Synthesized away node \"newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_t391.tdf" "" { Text "C:/intelFPGA/18.1/test/db/altsyncram_t391.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newRom.v" "" { Text "C:/intelFPGA/18.1/test/newRom.v" 81 0 0 } } { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { -272 152 368 -144 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285372380 "|test|newRom:inst2|altsyncram:altsyncram_component|altsyncram_t391:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[7\] " "Synthesized away node \"newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_t391.tdf" "" { Text "C:/intelFPGA/18.1/test/db/altsyncram_t391.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newRom.v" "" { Text "C:/intelFPGA/18.1/test/newRom.v" 81 0 0 } } { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { -272 152 368 -144 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285372380 "|test|newRom:inst2|altsyncram:altsyncram_component|altsyncram_t391:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[8\] " "Synthesized away node \"newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_t391.tdf" "" { Text "C:/intelFPGA/18.1/test/db/altsyncram_t391.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newRom.v" "" { Text "C:/intelFPGA/18.1/test/newRom.v" 81 0 0 } } { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { -272 152 368 -144 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285372380 "|test|newRom:inst2|altsyncram:altsyncram_component|altsyncram_t391:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[9\] " "Synthesized away node \"newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_t391.tdf" "" { Text "C:/intelFPGA/18.1/test/db/altsyncram_t391.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newRom.v" "" { Text "C:/intelFPGA/18.1/test/newRom.v" 81 0 0 } } { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { -272 152 368 -144 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285372380 "|test|newRom:inst2|altsyncram:altsyncram_component|altsyncram_t391:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[10\] " "Synthesized away node \"newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_t391.tdf" "" { Text "C:/intelFPGA/18.1/test/db/altsyncram_t391.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newRom.v" "" { Text "C:/intelFPGA/18.1/test/newRom.v" 81 0 0 } } { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { -272 152 368 -144 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285372380 "|test|newRom:inst2|altsyncram:altsyncram_component|altsyncram_t391:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[11\] " "Synthesized away node \"newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_t391.tdf" "" { Text "C:/intelFPGA/18.1/test/db/altsyncram_t391.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newRom.v" "" { Text "C:/intelFPGA/18.1/test/newRom.v" 81 0 0 } } { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { -272 152 368 -144 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285372380 "|test|newRom:inst2|altsyncram:altsyncram_component|altsyncram_t391:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[12\] " "Synthesized away node \"newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_t391.tdf" "" { Text "C:/intelFPGA/18.1/test/db/altsyncram_t391.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newRom.v" "" { Text "C:/intelFPGA/18.1/test/newRom.v" 81 0 0 } } { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { -272 152 368 -144 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285372380 "|test|newRom:inst2|altsyncram:altsyncram_component|altsyncram_t391:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[13\] " "Synthesized away node \"newRom:inst2\|altsyncram:altsyncram_component\|altsyncram_t391:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_t391.tdf" "" { Text "C:/intelFPGA/18.1/test/db/altsyncram_t391.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "newRom.v" "" { Text "C:/intelFPGA/18.1/test/newRom.v" 81 0 0 } } { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { -272 152 368 -144 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285372380 "|test|newRom:inst2|altsyncram:altsyncram_component|altsyncram_t391:auto_generated|ram_block1a13"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1593285372380 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1593285372380 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rBus\[15\] GND " "Pin \"rBus\[15\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 160 1344 1520 176 "rBus\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593285372747 "|test|rBus[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rBus\[14\] GND " "Pin \"rBus\[14\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 160 1344 1520 176 "rBus\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593285372747 "|test|rBus[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rBus\[13\] GND " "Pin \"rBus\[13\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 160 1344 1520 176 "rBus\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593285372747 "|test|rBus[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rBus\[12\] GND " "Pin \"rBus\[12\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 160 1344 1520 176 "rBus\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593285372747 "|test|rBus[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rBus\[11\] GND " "Pin \"rBus\[11\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 160 1344 1520 176 "rBus\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593285372747 "|test|rBus[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rBus\[10\] GND " "Pin \"rBus\[10\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 160 1344 1520 176 "rBus\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593285372747 "|test|rBus[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rBus\[9\] GND " "Pin \"rBus\[9\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 160 1344 1520 176 "rBus\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593285372747 "|test|rBus[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rBus\[8\] GND " "Pin \"rBus\[8\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 160 1344 1520 176 "rBus\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593285372747 "|test|rBus[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rBus\[7\] GND " "Pin \"rBus\[7\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 160 1344 1520 176 "rBus\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593285372747 "|test|rBus[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rBus\[6\] GND " "Pin \"rBus\[6\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 160 1344 1520 176 "rBus\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593285372747 "|test|rBus[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rBus\[5\] GND " "Pin \"rBus\[5\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 160 1344 1520 176 "rBus\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593285372747 "|test|rBus[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rBus\[4\] GND " "Pin \"rBus\[4\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 160 1344 1520 176 "rBus\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593285372747 "|test|rBus[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rBus\[3\] GND " "Pin \"rBus\[3\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 160 1344 1520 176 "rBus\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593285372747 "|test|rBus[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rBus\[2\] GND " "Pin \"rBus\[2\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 160 1344 1520 176 "rBus\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593285372747 "|test|rBus[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rBus\[1\] GND " "Pin \"rBus\[1\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 160 1344 1520 176 "rBus\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593285372747 "|test|rBus[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rBus\[0\] GND " "Pin \"rBus\[0\]\" is stuck at GND" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 160 1344 1520 176 "rBus\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593285372747 "|test|rBus[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1593285372747 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1593285372811 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1593285373148 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1593285373317 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593285373317 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xBus\[15\] " "No output dependent on input pin \"xBus\[15\]\"" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 120 -912 -744 136 "xBus" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285373401 "|test|xBus[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xBus\[14\] " "No output dependent on input pin \"xBus\[14\]\"" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 120 -912 -744 136 "xBus" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285373401 "|test|xBus[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xBus\[13\] " "No output dependent on input pin \"xBus\[13\]\"" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 120 -912 -744 136 "xBus" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285373401 "|test|xBus[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xBus\[12\] " "No output dependent on input pin \"xBus\[12\]\"" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 120 -912 -744 136 "xBus" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285373401 "|test|xBus[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xBus\[11\] " "No output dependent on input pin \"xBus\[11\]\"" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 120 -912 -744 136 "xBus" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285373401 "|test|xBus[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xBus\[10\] " "No output dependent on input pin \"xBus\[10\]\"" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 120 -912 -744 136 "xBus" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285373401 "|test|xBus[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xBus\[9\] " "No output dependent on input pin \"xBus\[9\]\"" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 120 -912 -744 136 "xBus" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285373401 "|test|xBus[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xBus\[8\] " "No output dependent on input pin \"xBus\[8\]\"" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 120 -912 -744 136 "xBus" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285373401 "|test|xBus[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xBus\[7\] " "No output dependent on input pin \"xBus\[7\]\"" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 120 -912 -744 136 "xBus" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285373401 "|test|xBus[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xBus\[6\] " "No output dependent on input pin \"xBus\[6\]\"" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 120 -912 -744 136 "xBus" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285373401 "|test|xBus[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xBus\[5\] " "No output dependent on input pin \"xBus\[5\]\"" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 120 -912 -744 136 "xBus" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285373401 "|test|xBus[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xBus\[4\] " "No output dependent on input pin \"xBus\[4\]\"" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 120 -912 -744 136 "xBus" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285373401 "|test|xBus[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xBus\[3\] " "No output dependent on input pin \"xBus\[3\]\"" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 120 -912 -744 136 "xBus" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285373401 "|test|xBus[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xBus\[2\] " "No output dependent on input pin \"xBus\[2\]\"" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 120 -912 -744 136 "xBus" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285373401 "|test|xBus[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xBus\[1\] " "No output dependent on input pin \"xBus\[1\]\"" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 120 -912 -744 136 "xBus" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285373401 "|test|xBus[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xBus\[0\] " "No output dependent on input pin \"xBus\[0\]\"" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { 120 -912 -744 136 "xBus" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593285373401 "|test|xBus[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1593285373401 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1593285373402 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1593285373402 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1593285373402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1593285373402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593285373431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 27 23:46:13 2020 " "Processing ended: Sat Jun 27 23:46:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593285373431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593285373431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593285373431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1593285373431 ""}
{ "Info" "ICPT_EVAL_MODE" "5 Jul 02, 2020 " "Thank you for using the Quartus Prime software 30-day evaluation. You have 5 days remaining (until Jul 02, 2020) to use the Quartus Prime software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus Prime software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus Prime software with compilation and simulation support." 0 0 "Analysis & Synthesis" 0 -1 1593285374510 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1593285374983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593285374990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 27 23:46:14 2020 " "Processing started: Sat Jun 27 23:46:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593285374990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1593285374990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1593285374990 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1593285375295 ""}
{ "Info" "0" "" "Project  = test" {  } {  } 0 0 "Project  = test" 0 0 "Fitter" 0 0 1593285375295 ""}
{ "Info" "0" "" "Revision = test" {  } {  } 0 0 "Revision = test" 0 0 "Fitter" 0 0 1593285375295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1593285375470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1593285375470 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EP4CGX15BF14A7 " "Selected device EP4CGX15BF14A7 for design \"test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1593285375480 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1593285375535 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1593285375535 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1593285375666 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX15BF14C7 " "Device EP4CGX15BF14C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1593285376221 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX15BF14I7 " "Device EP4CGX15BF14I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1593285376221 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C7 " "Device EP4CGX30BF14C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1593285376221 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14I7 " "Device EP4CGX30BF14I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1593285376221 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C7 " "Device EP4CGX22BF14C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1593285376221 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14I7 " "Device EP4CGX22BF14I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1593285376221 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1593285376221 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/test/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1593285376223 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/test/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1593285376223 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/test/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1593285376223 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/test/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1593285376223 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/test/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1593285376223 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1593285376223 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1593285376226 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "No exact pin location assignment(s) for 36 pins of 36 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1593285376426 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1593285376615 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1593285376616 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1593285376617 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1593285376617 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1593285376617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1593285376629 ""}  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { -128 -936 -768 -112 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/test/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1593285376629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node rst~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1593285376629 ""}  } { { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { -96 -952 -784 -80 "rst" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/test/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1593285376629 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1593285376858 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1593285376859 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1593285376859 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593285376859 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1593285376860 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1593285376860 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1593285376860 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1593285376860 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1593285376860 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 2.5V 17 17 0 " "Number of I/O pins in group: 34 (unused VREF, 2.5V VCCIO, 17 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1593285376861 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1593285376861 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1593285376861 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1593285376862 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1593285376862 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1593285376862 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1593285376862 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1593285376862 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1593285376862 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1593285376862 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1593285376862 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1593285376862 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1593285376862 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1593285376862 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1593285376862 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593285376878 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1593285376883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1593285377393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593285377418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1593285377427 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1593285377898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593285377899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1593285378127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y21 X10_Y31 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31" {  } { { "loc" "" { Generic "C:/intelFPGA/18.1/test/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X10_Y31"} { { 12 { 0 ""} 0 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1593285378495 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1593285378495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1593285378651 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1593285378651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593285378654 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1593285378803 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593285378808 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593285378927 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1593285378929 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1593285379149 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1593285379499 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V J7 " "Pin clk uses I/O standard 2.5 V at J7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { -128 -936 -768 -112 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/test/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1593285379697 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 2.5 V J6 " "Pin rst uses I/O standard 2.5 V at J6" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { rst } } } { "test.bdf" "" { Schematic "C:/intelFPGA/18.1/test/test.bdf" { { -96 -952 -784 -80 "rst" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/test/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1593285379697 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1593285379697 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA/18.1/test/output_files/test.fit.smsg " "Generated suppressed messages file C:/intelFPGA/18.1/test/output_files/test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1593285379735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5496 " "Peak virtual memory: 5496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593285380241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 27 23:46:20 2020 " "Processing ended: Sat Jun 27 23:46:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593285380241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593285380241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593285380241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1593285380241 ""}
{ "Info" "ICPT_EVAL_MODE" "5 Jul 02, 2020 " "Thank you for using the Quartus Prime software 30-day evaluation. You have 5 days remaining (until Jul 02, 2020) to use the Quartus Prime software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus Prime software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus Prime software with compilation and simulation support." 0 0 "Fitter" 0 -1 1593285381451 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1593285381455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593285381462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 27 23:46:21 2020 " "Processing started: Sat Jun 27 23:46:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593285381462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1593285381462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1593285381462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1593285381884 ""}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Can't generate programming files because you are currently using the Quartus Prime software in Evaluation Mode." {  } {  } 0 292011 "Can't generate programming files because you are currently using the Quartus Prime software in Evaluation Mode." 0 0 "Assembler" 0 -1 1593285381885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593285381997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 27 23:46:21 2020 " "Processing ended: Sat Jun 27 23:46:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593285381997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593285381997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593285381997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1593285381997 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1593285382609 ""}
{ "Info" "ICPT_EVAL_MODE" "5 Jul 02, 2020 " "Thank you for using the Quartus Prime software 30-day evaluation. You have 5 days remaining (until Jul 02, 2020) to use the Quartus Prime software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus Prime software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus Prime software with compilation and simulation support." 0 0 "Assembler" 0 -1 1593285383097 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1593285383449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593285383455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 27 23:46:22 2020 " "Processing started: Sat Jun 27 23:46:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593285383455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1593285383455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test -c test " "Command: quartus_sta test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1593285383455 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1593285383716 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1593285384286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1593285384286 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593285384330 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593285384330 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1593285384549 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1593285384549 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1593285384549 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1593285384549 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1593285384550 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1593285384550 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1593285384550 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Timing Analyzer" 0 0 1593285384559 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1593285384577 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1593285384577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.924 " "Worst-case setup slack is -0.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285384581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285384581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.924              -4.544 clk  " "   -0.924              -4.544 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285384581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593285384581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.425 " "Worst-case hold slack is 0.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285384585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285384585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 clk  " "    0.425               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285384585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593285384585 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1593285384590 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1593285384595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285384599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285384599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.713 clk  " "   -3.000             -19.713 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285384599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593285384599 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1593285384620 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1593285384638 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1593285384843 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1593285384917 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1593285384922 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1593285384922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.664 " "Worst-case setup slack is -0.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285384927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285384927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.664              -2.873 clk  " "   -0.664              -2.873 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285384927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593285384927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285384931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285384931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 clk  " "    0.343               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285384931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593285384931 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1593285384936 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1593285384940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285384944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285384944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -16.500 clk  " "   -3.000             -16.500 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285384944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593285384944 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1593285384967 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1593285385110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.120 " "Worst-case setup slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285385124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285385124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 clk  " "    0.120               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285385124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593285385124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285385134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285385134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk  " "    0.178               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285385134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593285385134 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1593285385141 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1593285385146 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1593285385147 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1593285385147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285385151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285385151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.234 clk  " "   -3.000             -12.234 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1593285385151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1593285385151 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1593285385690 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1593285385690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593285385751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 27 23:46:25 2020 " "Processing ended: Sat Jun 27 23:46:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593285385751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593285385751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593285385751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1593285385751 ""}
{ "Info" "ICPT_EVAL_MODE" "5 Jul 02, 2020 " "Thank you for using the Quartus Prime software 30-day evaluation. You have 5 days remaining (until Jul 02, 2020) to use the Quartus Prime software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus Prime software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus Prime software with compilation and simulation support." 0 0 "Timing Analyzer" 0 -1 1593285386932 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1593285386936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593285386944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 27 23:46:26 2020 " "Processing started: Sat Jun 27 23:46:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593285386944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1593285386944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1593285386945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1593285389243 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_7_1200mv_125c_slow.vo C:/intelFPGA/18.1/test/simulation/modelsim/ simulation " "Generated file test_7_1200mv_125c_slow.vo in folder \"C:/intelFPGA/18.1/test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1593285389797 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_7_1200mv_-40c_slow.vo C:/intelFPGA/18.1/test/simulation/modelsim/ simulation " "Generated file test_7_1200mv_-40c_slow.vo in folder \"C:/intelFPGA/18.1/test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1593285390041 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_min_1200mv_-40c_fast.vo C:/intelFPGA/18.1/test/simulation/modelsim/ simulation " "Generated file test_min_1200mv_-40c_fast.vo in folder \"C:/intelFPGA/18.1/test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1593285390264 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test.vo C:/intelFPGA/18.1/test/simulation/modelsim/ simulation " "Generated file test.vo in folder \"C:/intelFPGA/18.1/test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1593285390467 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_7_1200mv_125c_v_slow.sdo C:/intelFPGA/18.1/test/simulation/modelsim/ simulation " "Generated file test_7_1200mv_125c_v_slow.sdo in folder \"C:/intelFPGA/18.1/test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1593285390527 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_7_1200mv_-40c_v_slow.sdo C:/intelFPGA/18.1/test/simulation/modelsim/ simulation " "Generated file test_7_1200mv_-40c_v_slow.sdo in folder \"C:/intelFPGA/18.1/test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1593285390587 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_min_1200mv_-40c_v_fast.sdo C:/intelFPGA/18.1/test/simulation/modelsim/ simulation " "Generated file test_min_1200mv_-40c_v_fast.sdo in folder \"C:/intelFPGA/18.1/test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1593285390651 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_v.sdo C:/intelFPGA/18.1/test/simulation/modelsim/ simulation " "Generated file test_v.sdo in folder \"C:/intelFPGA/18.1/test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1593285390712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593285390888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 27 23:46:30 2020 " "Processing ended: Sat Jun 27 23:46:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593285390888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593285390888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593285390888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1593285390888 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 78 s " "Quartus Prime Full Compilation was successful. 0 errors, 78 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1593285391708 ""}
