<module name="MCU_ARMSS0_COMPARE_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CCMSR1" acronym="CCMSR1" offset="0x0" width="32" description="This register shows the error and self-test status of the CPU output compare block.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved. Reads return 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="CMPE1" width="1" begin="16" end="16" resetval="0x0" description="Compare error for CPU output compare diagnostic." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved. Reads return 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="STC1" width="1" begin="8" end="8" resetval="0x0" description="Self-test complete for CPU output compare diagnostic." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved. Reads return 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="STET1" width="1" begin="1" end="1" resetval="0x0" description="Self-test error type for CPU output compare diagnostic." range="" rwaccess="RW"/>
    <bitfield id="STE1" width="1" begin="0" end="0" resetval="0x0" description="Self-test error for CPU output compare diagnostic." range="" rwaccess="RW"/>
  </register>
  <register id="CCMKEYR1" acronym="CCMKEYR1" offset="0x4" width="32" description="This register is used to select the operating mode of the CPU output compare block.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved. Reads return 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MKEY1" width="4" begin="3" end="0" resetval="0x0" description="Mode key to select operation for CPU output compare diagnostic." range="" rwaccess="RW"/>
  </register>
  <register id="CCMSR3" acronym="CCMSR3" offset="0x10" width="32" description="This register shows the error and self-test status of the inactivity monitor block.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved. Reads return 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="CMPE3" width="1" begin="16" end="16" resetval="0x0" description="Compare error for inactivity monitor." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved. Reads return 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="STC3" width="1" begin="8" end="8" resetval="0x0" description="Self-test complete for inactivity monitor." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved. Reads return 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="STET3" width="1" begin="1" end="1" resetval="0x0" description="Self-test error type for inactivity monitor." range="" rwaccess="RW"/>
    <bitfield id="STE3" width="1" begin="0" end="0" resetval="0x0" description="Self-test error for inactivity monitor." range="" rwaccess="RW"/>
  </register>
  <register id="CCMKEYR3" acronym="CCMKEYR3" offset="0x14" width="32" description="This register is used to select the operating mode of the inactivity monitor block.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved. Reads return 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MKEY3" width="4" begin="3" end="0" resetval="0x0" description="Mode key to select operation for CPU output compare diagnostic." range="" rwaccess="RW"/>
  </register>
  <register id="CCMPOLCNTRL" acronym="CCMPOLCNTRL" offset="0x18" width="32" description="This register is used for polarity inversion of CPU compare signals.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved. Reads return 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="POL_INV" width="8" begin="7" end="0" resetval="0x0" description="Polarity inversion. This value is used to invert one of the 8 output compare signals from CPU1 to the CCMR5. Inverting any one signal will lead to compare error by the CPU output compare diagnostic." range="" rwaccess="RW"/>
  </register>
</module>
