Running: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\fuse.exe -ise C:/Users/Filippo/XilinxProject/DLXSourceCodeVHDL/DLX 11.1 Rewrite/DLXPipe/DLXPipe.ise -intstyle ise -incremental -o C:/Users/Filippo/XilinxProject/DLXSourceCodeVHDL/DLX 11.1 Rewrite/DLXPipe/Decode_Stage_Test_isim_beh.exe -prj C:/Users/Filippo/XilinxProject/DLXSourceCodeVHDL/DLX 11.1 Rewrite/DLXPipe/Decode_Stage_Test_beh.prj Decode_Stage_Test 
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Filippo/XilinxProject/DLXSourceCodeVHDL/DLX 11.1 Rewrite/DLXPipe/Global.vhd" into library work
Parsing VHDL file "C:/Users/Filippo/XilinxProject/DLXSourceCodeVHDL/DLX 11.1 Rewrite/DLXPipe/Float_32.vhd" into library work
Parsing VHDL file "C:/Users/Filippo/XilinxProject/DLXSourceCodeVHDL/DLX 11.1 Rewrite/DLXPipe/Decode_Stage.vhd" into library work
Parsing VHDL file "C:/Users/Filippo/XilinxProject/DLXSourceCodeVHDL/DLX 11.1 Rewrite/DLXPipe/Decode_Stage_Test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 86184 KB
Fuse CPU Usage: 264 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Compiling package global
Compiling package float_32
Compiling architecture arch1_decode_stage of entity decode_stage [decode_stage_default]
Compiling architecture test of entity decode_stage_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable C:/Users/Filippo/XilinxProject/DLXSourceCodeVHDL/DLX 11.1 Rewrite/DLXPipe/Decode_Stage_Test_isim_beh.exe
Fuse Memory Usage: 96152 KB
Fuse CPU Usage: 404 ms
