+incdir+../../dgn/rtl/altera/
+incdir+../../dgn/rtl/common/
+incdir+../../dgn/rtl/i2c/
+incdir+../../dgn/rtl/rst_cntrl/
+incdir+../../dgn/rtl/acortex/
+incdir+../../dgn/rtl/fgyrus/
+incdir+../../dgn/rtl/cortex/

//Altera Libraries
../../dgn/rtl/altera/altera_mf.v
../../dgn/rtl/altera/altera_lnsim.sv
../../dgn/rtl/altera/cyclonev_atoms.v
../../dgn/rtl/altera/async_dpram_32W_256D.v
../../dgn/rtl/altera/sync_dpram_32W_256D.v
../../dgn/rtl/altera/complex_mult.v
../../dgn/rtl/altera/cordic_ram.v
../../dgn/rtl/altera/divider.v
../../dgn/rtl/altera/ff_64x256_fwft.v
../../dgn/rtl/altera/twiddle_ram.v
../../dgn/rtl/altera/win_ram.v

//Common
../../dgn/rtl/common/clk_mux.sv
../../dgn/rtl/common/dd_sync.sv
../../dgn/rtl/common/pulse_toggle_sync.sv
../../dgn/rtl/common/lb_splitter.sv

//Clock Reset Control
../../dgn/rtl/rst_cntrl/rst_cntrl.sv

//I2C
../../dgn/rtl/i2c/i2c_master.sv

//Acortex
../../dgn/rtl/acortex/pcm_bffr.sv
../../dgn/rtl/acortex/ssm2603_drvr.sv
../../dgn/rtl/acortex/acortex.sv

//Fgyrus
../../dgn/rtl/fgyrus/but_wing.sv
../../dgn/rtl/fgyrus/fft_cache.sv
../../dgn/rtl/fgyrus/fgyrus_fsm.sv
../../dgn/rtl/fgyrus/fgyrus.sv

//Cortex
../../dgn/rtl/cortex/cortex.sv
