

================================================================
== Vitis HLS Report for 'convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s'
================================================================
* Date:           Mon Jan 29 21:01:24 2024

* Version:        2019.2 (Build 2708876 on Wed Nov 06 22:05:07 MST 2019)
* Project:        line_buffer_code_C
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.66 ns | 4.503 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-------+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   |  min  | max |   Type  |
    +---------+---------+-----------+----------+-------+-----+---------+
    |    10242|        ?| 68.212 us |         ?|  10242|    ?|   none  |
    +---------+---------+-----------+----------+-------+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- L_L_Push_pixel     |    10241|        ?|   5 ~ ?  |          -|          -|   2048|    no    |
        | + L_L_Push_pixel.1  |        1|        ?|         2|          1|          1| 1 ~ ? |    yes   |
        | + Shift_win_right   |       46|        ?|        47|          1|          1| 1 ~ ? |    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      546|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   102|     6775|     8352|    -|
|Memory               |       40|     -|      448|       50|    -|
|Multiplexer          |        -|     -|        -|      335|    -|
|Register             |        -|     -|     3600|      352|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       40|   102|    10823|     9635|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|     4|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |     1|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |CNN_add_11ns_11ns_11_1_1_U79            |CNN_add_11ns_11ns_11_1_1            |        0|   0|    0|   10|    0|
    |CNN_add_11ns_11ns_11_1_1_U84            |CNN_add_11ns_11ns_11_1_1            |        0|   0|    0|   10|    0|
    |CNN_add_11ns_11ns_11_1_1_U85            |CNN_add_11ns_11ns_11_1_1            |        0|   0|    0|   11|    0|
    |CNN_add_11ns_11ns_11_1_1_U86            |CNN_add_11ns_11ns_11_1_1            |        0|   0|    0|   11|    0|
    |CNN_add_11ns_11ns_11_1_1_U87            |CNN_add_11ns_11ns_11_1_1            |        0|   0|    0|   11|    0|
    |CNN_add_11ns_11ns_11_1_1_U88            |CNN_add_11ns_11ns_11_1_1            |        0|   0|    0|   11|    0|
    |CNN_add_11ns_11ns_11_1_1_U89            |CNN_add_11ns_11ns_11_1_1            |        0|   0|    0|   11|    0|
    |CNN_add_11ns_11ns_11_1_1_U90            |CNN_add_11ns_11ns_11_1_1            |        0|   0|    0|   11|    0|
    |CNN_add_11ns_11ns_11_1_1_U91            |CNN_add_11ns_11ns_11_1_1            |        0|   0|    0|   11|    0|
    |CNN_add_11ns_11ns_11_1_1_U92            |CNN_add_11ns_11ns_11_1_1            |        0|   0|    0|   11|    0|
    |CNN_add_12ns_12ns_12_1_1_U80            |CNN_add_12ns_12ns_12_1_1            |        0|   0|    0|   12|    0|
    |CNN_add_31ns_31ns_31_1_1_U94            |CNN_add_31ns_31ns_31_1_1            |        0|   0|    0|   31|    0|
    |CNN_add_32ns_32ns_32_1_1_U75            |CNN_add_32ns_32ns_32_1_1            |        0|   0|    0|   32|    0|
    |CNN_add_32ns_32ns_32_1_1_U76            |CNN_add_32ns_32ns_32_1_1            |        0|   0|    0|   32|    0|
    |CNN_add_32ns_32ns_32_1_1_U77            |CNN_add_32ns_32ns_32_1_1            |        0|   0|    0|   32|    0|
    |CNN_add_4ns_4ns_4_1_1_U83               |CNN_add_4ns_4ns_4_1_1               |        0|   0|    0|    6|    0|
    |CNN_add_4ns_4ns_4_1_1_U93               |CNN_add_4ns_4ns_4_1_1               |        0|   0|    0|    6|    0|
    |CNN_add_4ns_4ns_4_1_1_U95               |CNN_add_4ns_4ns_4_1_1               |        0|   0|    0|    6|    0|
    |CNN_add_5ns_5ns_5_1_1_U81               |CNN_add_5ns_5ns_5_1_1               |        0|   0|    0|    6|    0|
    |CNN_add_5ns_5ns_5_1_1_U96               |CNN_add_5ns_5ns_5_1_1               |        0|   0|    0|    6|    0|
    |CNN_add_8ns_8ns_8_1_1_U78               |CNN_add_8ns_8ns_8_1_1               |        0|   0|    0|    7|    0|
    |CNN_add_8ns_8ns_8_1_1_U82               |CNN_add_8ns_8ns_8_1_1               |        0|   0|    0|    7|    0|
    |CNN_add_9ns_9ns_9_1_1_U97               |CNN_add_9ns_9ns_9_1_1               |        0|   0|    0|    9|    0|
    |CNN_dadd_64ns_64ns_64_4_full_dsp_1_U55  |CNN_dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|  430|  708|    0|
    |CNN_dadd_64ns_64ns_64_4_full_dsp_1_U56  |CNN_dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|  430|  708|    0|
    |CNN_dadd_64ns_64ns_64_4_full_dsp_1_U57  |CNN_dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|  430|  708|    0|
    |CNN_dadd_64ns_64ns_64_4_full_dsp_1_U58  |CNN_dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|  430|  708|    0|
    |CNN_dadd_64ns_64ns_64_4_full_dsp_1_U59  |CNN_dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|  430|  708|    0|
    |CNN_dadd_64ns_64ns_64_4_full_dsp_1_U60  |CNN_dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|  430|  708|    0|
    |CNN_dadd_64ns_64ns_64_4_full_dsp_1_U61  |CNN_dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|  430|  708|    0|
    |CNN_dadd_64ns_64ns_64_4_full_dsp_1_U62  |CNN_dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|  430|  708|    0|
    |CNN_dadd_64ns_64ns_64_4_full_dsp_1_U63  |CNN_dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|  430|  708|    0|
    |CNN_dadd_64ns_64ns_64_4_full_dsp_1_U64  |CNN_dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|  430|  708|    0|
    |CNN_dcmp_64ns_64ns_1_2_no_dsp_1_U74     |CNN_dcmp_64ns_64ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |CNN_dmul_64ns_64ns_64_4_max_dsp_1_U65   |CNN_dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|  275|  108|    0|
    |CNN_dmul_64ns_64ns_64_4_max_dsp_1_U66   |CNN_dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|  275|  108|    0|
    |CNN_dmul_64ns_64ns_64_4_max_dsp_1_U67   |CNN_dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|  275|  108|    0|
    |CNN_dmul_64ns_64ns_64_4_max_dsp_1_U68   |CNN_dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|  275|  108|    0|
    |CNN_dmul_64ns_64ns_64_4_max_dsp_1_U69   |CNN_dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|  275|  108|    0|
    |CNN_dmul_64ns_64ns_64_4_max_dsp_1_U70   |CNN_dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|  275|  108|    0|
    |CNN_dmul_64ns_64ns_64_4_max_dsp_1_U71   |CNN_dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|  275|  108|    0|
    |CNN_dmul_64ns_64ns_64_4_max_dsp_1_U72   |CNN_dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|  275|  108|    0|
    |CNN_dmul_64ns_64ns_64_4_max_dsp_1_U73   |CNN_dmul_64ns_64ns_64_4_max_dsp_1   |        0|   8|  275|  108|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                   |                                    |        0| 102| 6775| 8352|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+----------------------------------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |       Memory      |                                      Module                                      | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------------------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |bias_conv2_U       |convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_bias_conv2     |        0|   64|   8|    0|     8|   64|     1|          512|
    |kernel_conv2_U     |convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_kernel_conv2   |       40|    0|   0|    0|  1152|   64|     1|        73728|
    |line_buffer_1_4_U  |convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffeeOg  |        0|  128|  14|    0|    14|   64|     1|          896|
    |line_buffer_0_4_U  |convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffefYi  |        0|  128|  14|    0|    14|   64|     1|          896|
    |line_buffer_2_4_U  |convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffefYi  |        0|  128|  14|    0|    14|   64|     1|          896|
    +-------------------+----------------------------------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total              |                                                                                  |       40|  448|  50|    0|  1202|  320|     5|        76928|
    +-------------------+----------------------------------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |and_ln11_fu_1138_p2        |    and   |   0|  0|   2|           1|           1|
    |and_ln39_fu_802_p2         |    and   |   0|  0|   2|           1|           1|
    |cmp4827_fu_641_p2          |   icmp   |   0|  0|  20|          32|           1|
    |icmp_ln11_7_fu_1126_p2     |   icmp   |   0|  0|  29|          52|           1|
    |icmp_ln11_fu_1120_p2       |   icmp   |   0|  0|  13|          11|           2|
    |icmp_ln39_fu_708_p2        |   icmp   |   0|  0|  13|          12|          13|
    |icmp_ln40_fu_720_p2        |   icmp   |   0|  0|  13|           9|           8|
    |icmp_ln41_fu_796_p2        |   icmp   |   0|  0|  11|           5|           6|
    |icmp_ln42_7_fu_1011_p2     |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln42_fu_623_p2        |   icmp   |   0|  0|  20|          32|           1|
    |icmp_ln45_14_fu_989_p2     |   icmp   |   0|  0|   9|           4|           1|
    |icmp_ln45_15_fu_995_p2     |   icmp   |   0|  0|   9|           4|           2|
    |icmp_ln45_7_fu_1034_p2     |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln45_fu_1028_p2       |   icmp   |   0|  0|   9|           4|           1|
    |icmp_ln52_fu_1067_p2       |   icmp   |   0|  0|   9|           4|           1|
    |icmp_ln64_fu_1077_p2       |   icmp   |   0|  0|  20|          32|          32|
    |or_ln11_fu_1132_p2         |    or    |   0|  0|   2|           1|           1|
    |or_ln40_fu_966_p2          |    or    |   0|  0|   2|           1|           1|
    |or_ln45_13_fu_1039_p2      |    or    |   0|  0|   2|           1|           1|
    |or_ln45_14_fu_1045_p2      |    or    |   0|  0|   2|           1|           1|
    |or_ln45_fu_1001_p2         |    or    |   0|  0|   2|           1|           1|
    |line_buffer_2_4_d0         |  select  |   0|  0|  63|           1|           1|
    |output_conv2               |  select  |   0|  0|  63|           1|          64|
    |select_ln39_19_fu_770_p3   |  select  |   0|  0|   8|           1|           8|
    |select_ln39_20_fu_960_p3   |  select  |   0|  0|  63|           1|          64|
    |select_ln39_21_fu_782_p3   |  select  |   0|  0|  11|           1|          11|
    |select_ln39_22_fu_808_p3   |  select  |   0|  0|   5|           1|           5|
    |select_ln39_fu_726_p3      |  select  |   0|  0|   4|           1|           1|
    |select_ln40_19_fu_978_p3   |  select  |   0|  0|  63|           1|          64|
    |select_ln40_20_fu_851_p3   |  select  |   0|  0|  11|           1|          11|
    |select_ln40_21_fu_952_p3   |  select  |   0|  0|   4|           1|           4|
    |select_ln40_22_fu_1164_p3  |  select  |   0|  0|   9|           1|           1|
    |select_ln40_fu_970_p3      |  select  |   0|  0|   5|           1|           1|
    |ap_enable_pp0              |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp1              |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |   0|  0|   2|           2|           1|
    |xor_ln39_fu_790_p2         |    xor   |   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 546|         289|         382|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1                        |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter26                       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter46                       |   9|          2|    1|          2|
    |ap_phi_mux_window_buffer_load_0_phi_fu_471_p4  |   9|          2|   64|        128|
    |ap_phi_mux_window_buffer_load_1_phi_fu_492_p4  |   9|          2|   64|        128|
    |ap_phi_mux_window_buffer_load_2_phi_fu_513_p4  |   9|          2|   64|        128|
    |b_reg_447                                      |   9|          2|   31|         62|
    |bias_conv2_address0                            |  15|          3|    3|          9|
    |i_reg_424                                      |   9|          2|    5|         10|
    |indvar_flatten109_reg_390                      |   9|          2|   12|         24|
    |indvar_flatten_reg_412                         |   9|          2|    9|         18|
    |j_reg_436                                      |   9|          2|    4|          8|
    |line_buffer_0_4_address0                       |  15|          3|    4|         12|
    |line_buffer_0_4_address1                       |  15|          3|    4|         12|
    |line_buffer_1_4_address0                       |  21|          4|    4|         16|
    |line_buffer_1_4_address1                       |  15|          3|    4|         12|
    |line_buffer_2_4_address0                       |  15|          3|    4|         12|
    |line_buffer_2_4_address1                       |  15|          3|    4|         12|
    |num_channel_reg_401                            |   9|          2|    5|         10|
    |num_ker_reg_378                                |   9|          2|    4|          8|
    |window_buffer_load_0_reg_468                   |   9|          2|   64|        128|
    |window_buffer_load_13_0_reg_458                |   9|          2|   64|        128|
    |window_buffer_load_13_1_reg_479                |   9|          2|   64|        128|
    |window_buffer_load_13_2_reg_500                |   9|          2|   64|        128|
    |window_buffer_load_1_reg_489                   |   9|          2|   64|        128|
    |window_buffer_load_2_reg_510                   |   9|          2|   64|        128|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 335|         71|  677|       1394|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln31_reg_1171                |  32|   0|   32|          0|
    |add_ln39_reg_1218                |  12|   0|   12|          0|
    |and_ln39_reg_1230                |   1|   0|    1|          0|
    |ap_CS_fsm                        |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter36         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter37         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter38         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter39         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter40         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter41         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter42         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter43         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter44         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter45         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter46         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9          |   1|   0|    1|          0|
    |b_reg_447                        |  31|   0|   31|          0|
    |bias_conv2_load_reg_1210         |  64|   0|   64|          0|
    |bitcast_ln49_reg_1194            |  64|   0|   64|          0|
    |cmp4827_reg_1190                 |   1|   0|    1|          0|
    |empty_61_reg_1199                |   3|   0|    3|          0|
    |i_reg_424                        |   5|   0|    5|          0|
    |icmp_ln40_reg_1223               |   1|   0|    1|          0|
    |icmp_ln42_7_reg_1357             |   1|   0|    1|          0|
    |icmp_ln42_reg_1176               |   1|   0|    1|          0|
    |icmp_ln64_reg_1416               |   1|   0|    1|          0|
    |indvar_flatten109_reg_390        |  12|   0|   12|          0|
    |indvar_flatten_reg_412           |   9|   0|    9|          0|
    |j_cast5_reg_1366                 |   4|   0|   64|         60|
    |j_reg_436                        |   4|   0|    4|          0|
    |kernel_conv2_load_1_reg_1312     |  64|   0|   64|          0|
    |kernel_conv2_load_2_reg_1317     |  64|   0|   64|          0|
    |kernel_conv2_load_3_reg_1322     |  64|   0|   64|          0|
    |kernel_conv2_load_4_reg_1327     |  64|   0|   64|          0|
    |kernel_conv2_load_5_reg_1332     |  64|   0|   64|          0|
    |kernel_conv2_load_6_reg_1337     |  64|   0|   64|          0|
    |kernel_conv2_load_7_reg_1342     |  64|   0|   64|          0|
    |kernel_conv2_load_8_reg_1347     |  64|   0|   64|          0|
    |kernel_conv2_load_reg_1307       |  64|   0|   64|          0|
    |line_buffer_0_4_load_2_reg_1436  |  64|   0|   64|          0|
    |line_buffer_1_4_addr_reg_1371    |   4|   0|    4|          0|
    |line_buffer_1_4_load_3_reg_1472  |  64|   0|   64|          0|
    |line_buffer_2_4_load_3_reg_1513  |  64|   0|   64|          0|
    |mul_0_1_reg_1447                 |  64|   0|   64|          0|
    |mul_0_2_reg_1452                 |  64|   0|   64|          0|
    |mul_1_1_reg_1488                 |  64|   0|   64|          0|
    |mul_1_2_reg_1493                 |  64|   0|   64|          0|
    |mul_1_reg_1483                   |  64|   0|   64|          0|
    |mul_2_1_reg_1529                 |  64|   0|   64|          0|
    |mul_2_2_reg_1534                 |  64|   0|   64|          0|
    |mul_2_reg_1524                   |  64|   0|   64|          0|
    |mul_reg_1442                     |  64|   0|   64|          0|
    |num_channel_reg_401              |   5|   0|    5|          0|
    |num_ker_reg_378                  |   4|   0|    4|          0|
    |or_ln45_reg_1352                 |   1|   0|    1|          0|
    |p_cast_reg_1425                  |   4|   0|   64|         60|
    |select_ln39_22_reg_1236          |   5|   0|    5|          0|
    |select_ln40_19_reg_1302          |  64|   0|   64|          0|
    |select_ln40_21_reg_1291          |   4|   0|    4|          0|
    |select_ln40_reg_1296             |   5|   0|    5|          0|
    |sub13_reg_1180                   |  32|   0|   32|          0|
    |sub47_reg_1185                   |  32|   0|   32|          0|
    |sum_26_0_1_reg_1467              |  64|   0|   64|          0|
    |sum_26_0_2_reg_1478              |  64|   0|   64|          0|
    |sum_26_1_1_reg_1508              |  64|   0|   64|          0|
    |sum_26_1_2_reg_1519              |  64|   0|   64|          0|
    |sum_26_1_reg_1498                |  64|   0|   64|          0|
    |sum_26_2_1_reg_1544              |  64|   0|   64|          0|
    |sum_26_2_2_reg_1549              |  64|   0|   64|          0|
    |sum_26_2_reg_1539                |  64|   0|   64|          0|
    |sum_reg_1554                     |  64|   0|   64|          0|
    |sum_reg_1554_pp1_iter45_reg      |  64|   0|   64|          0|
    |sum_s_reg_1457                   |  64|   0|   64|          0|
    |window_buffer_load_0_reg_468     |  64|   0|   64|          0|
    |window_buffer_load_13_0_reg_458  |  64|   0|   64|          0|
    |window_buffer_load_13_1_reg_479  |  64|   0|   64|          0|
    |window_buffer_load_13_2_reg_500  |  64|   0|   64|          0|
    |window_buffer_load_1_reg_489     |  64|   0|   64|          0|
    |window_buffer_load_2_reg_510     |  64|   0|   64|          0|
    |icmp_ln64_reg_1416               |  64|  32|    1|          0|
    |line_buffer_0_4_load_2_reg_1436  |  64|  32|   64|          0|
    |line_buffer_1_4_load_3_reg_1472  |  64|  32|   64|          0|
    |line_buffer_2_4_load_3_reg_1513  |  64|  32|   64|          0|
    |mul_0_1_reg_1447                 |  64|  32|   64|          0|
    |mul_0_2_reg_1452                 |  64|  32|   64|          0|
    |mul_1_1_reg_1488                 |  64|  32|   64|          0|
    |mul_1_2_reg_1493                 |  64|  32|   64|          0|
    |mul_2_1_reg_1529                 |  64|  32|   64|          0|
    |mul_2_2_reg_1534                 |  64|  32|   64|          0|
    |p_cast_reg_1425                  |  64|  32|   64|         60|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |3600| 352| 3657|        180|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1> | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1> | return value |
|ap_start             |  in |    1| ap_ctrl_hs | convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1> | return value |
|ap_done              | out |    1| ap_ctrl_hs | convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1> | return value |
|ap_idle              | out |    1| ap_ctrl_hs | convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1> | return value |
|ap_ready             | out |    1| ap_ctrl_hs | convolution<double, double, double, double, 14, 14, 16, 8, 14, 14, 3, 3, 1, 1> | return value |
|p_read               |  in |   64|   ap_none  |                                     p_read                                     |    scalar    |
|output_conv2         | out |   64|   ap_vld   |                                  output_conv2                                  |    pointer   |
|output_conv2_ap_vld  | out |    1|   ap_vld   |                                  output_conv2                                  |    pointer   |
|padding              |  in |   31|   ap_none  |                                     padding                                    |    scalar    |
+---------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

