;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 0, 332
	SUB 2, <0
	JMN 0, <332
	SUB 22, 0
	SUB 1, 10
	ADD <-30, 3
	CMP @121, 103
	SLT <-30, 3
	SPL 2, <404
	SUB @-127, 100
	JMN @7, #201
	ADD <-30, 3
	SUB @621, -103
	JMN 2, @0
	ADD #260, 10
	ADD <16, @2
	ADD #260, 10
	SLT -6, <120
	SUB @121, 103
	ADD <-30, 3
	JMZ 32, 9
	ADD <-30, 3
	JMZ 32, 9
	ADD <-132, 3
	SPL 2, <404
	DJN 0, <332
	SUB @721, <113
	SUB #1, 0
	SUB #1, 0
	SUB 22, 0
	DJN 10, #2
	JMN @1, 0
	SUB #1, 0
	SUB @721, <113
	SUB @721, <113
	ADD 0, 332
	SUB 1, 10
	SUB 22, 0
	MOV -1, <-20
	CMP 1, 10
	SUB 1, 10
	SPL 0, <332
	MOV -1, <-20
	CMP -207, <-120
	ADD #270, <1
