-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--ZC1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5]
--register power-up is low

ZC1_W_alu_result[5] = DFFEAS(ZC1L309, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4]
--register power-up is low

ZC1_W_alu_result[4] = DFFEAS(ZC1L308, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14]
--register power-up is low

ZC1_W_alu_result[14] = DFFEAS(ZC1L318, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13]
--register power-up is low

ZC1_W_alu_result[13] = DFFEAS(ZC1L317, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12]
--register power-up is low

ZC1_W_alu_result[12] = DFFEAS(ZC1L316, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11]
--register power-up is low

ZC1_W_alu_result[11] = DFFEAS(ZC1L315, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10]
--register power-up is low

ZC1_W_alu_result[10] = DFFEAS(ZC1L314, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9]
--register power-up is low

ZC1_W_alu_result[9] = DFFEAS(ZC1L313, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8]
--register power-up is low

ZC1_W_alu_result[8] = DFFEAS(ZC1L312, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7]
--register power-up is low

ZC1_W_alu_result[7] = DFFEAS(ZC1L311, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6]
--register power-up is low

ZC1_W_alu_result[6] = DFFEAS(ZC1L310, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2]
--register power-up is low

ZC1_W_alu_result[2] = DFFEAS(ZC1L306, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3]
--register power-up is low

ZC1_W_alu_result[3] = DFFEAS(ZC1L307, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--DB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]
--register power-up is low

DB1_td_shift[0] = AMPP_FUNCTION(A1L18, DB1L69, !A1L10, !A1L16, DB1L57);


--VD1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]
--register power-up is low

VD1_sr[1] = DFFEAS(VD1L57, A1L44,  ,  , VD1L15,  ,  , VD1L14,  );


--ED2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[0]_PORT_A_data_in = ZC1L799;
ED2_q_b[0]_PORT_A_data_in_reg = DFFE(ED2_q_b[0]_PORT_A_data_in, ED2_q_b[0]_clock_0, , , );
ED2_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[0]_PORT_A_address_reg = DFFE(ED2_q_b[0]_PORT_A_address, ED2_q_b[0]_clock_0, , , );
ED2_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[0]_PORT_B_address_reg = DFFE(ED2_q_b[0]_PORT_B_address, ED2_q_b[0]_clock_1, , , );
ED2_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[0]_PORT_A_write_enable_reg = DFFE(ED2_q_b[0]_PORT_A_write_enable, ED2_q_b[0]_clock_0, , , );
ED2_q_b[0]_PORT_B_read_enable = VCC;
ED2_q_b[0]_PORT_B_read_enable_reg = DFFE(ED2_q_b[0]_PORT_B_read_enable, ED2_q_b[0]_clock_1, , , );
ED2_q_b[0]_clock_0 = CLOCK_50;
ED2_q_b[0]_clock_1 = CLOCK_50;
ED2_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[0]_PORT_B_data_out = MEMORY(ED2_q_b[0]_PORT_A_data_in_reg, , ED2_q_b[0]_PORT_A_address_reg, ED2_q_b[0]_PORT_B_address_reg, ED2_q_b[0]_PORT_A_write_enable_reg, , , ED2_q_b[0]_PORT_B_read_enable_reg, , , ED2_q_b[0]_clock_0, ED2_q_b[0]_clock_1, ED2_q_b[0]_clock_enable_0, , , , , );
ED2_q_b[0] = ED2_q_b[0]_PORT_B_data_out[0];


--ZC1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]
--register power-up is low

ZC1_E_shift_rot_result[5] = DFFEAS(ZC1L431, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[5],  ,  , ZC1_E_new_inst);


--ZC1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]
--register power-up is low

ZC1_E_src2[5] = DFFEAS(ZC1_D_iw[11], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[5],  , ZC1L508, !ZC1_R_src2_use_imm);


--ZC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1
ZC1L54_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[5]) ) + ( ZC1_E_src1[5] ) + ( ZC1L59 );
ZC1L54 = SUM(ZC1L54_adder_eqn);

--ZC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2
ZC1L55_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[5]) ) + ( ZC1_E_src1[5] ) + ( ZC1L59 );
ZC1L55 = CARRY(ZC1L55_adder_eqn);


--ZC1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]
--register power-up is low

ZC1_E_shift_rot_result[4] = DFFEAS(ZC1L430, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[4],  ,  , ZC1_E_new_inst);


--ZC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5
ZC1L58_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[4]) ) + ( ZC1_E_src1[4] ) + ( ZC1L103 );
ZC1L58 = SUM(ZC1L58_adder_eqn);

--ZC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6
ZC1L59_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[4]) ) + ( ZC1_E_src1[4] ) + ( ZC1L103 );
ZC1L59 = CARRY(ZC1L59_adder_eqn);


--ZC1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]
--register power-up is low

ZC1_E_shift_rot_result[14] = DFFEAS(ZC1L440, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[14],  ,  , ZC1_E_new_inst);


--ZC1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]
--register power-up is low

ZC1_E_src2[14] = DFFEAS(ZC1_D_iw[20], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[14],  , ZC1L508, !ZC1_R_src2_use_imm);


--ZC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9
ZC1L62_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[14]) ) + ( ZC1_E_src1[14] ) + ( ZC1L67 );
ZC1L62 = SUM(ZC1L62_adder_eqn);

--ZC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10
ZC1L63_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[14]) ) + ( ZC1_E_src1[14] ) + ( ZC1L67 );
ZC1L63 = CARRY(ZC1L63_adder_eqn);


--ZC1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]
--register power-up is low

ZC1_E_shift_rot_result[13] = DFFEAS(ZC1L439, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[13],  ,  , ZC1_E_new_inst);


--ZC1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]
--register power-up is low

ZC1_E_src2[13] = DFFEAS(ZC1_D_iw[19], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[13],  , ZC1L508, !ZC1_R_src2_use_imm);


--ZC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13
ZC1L66_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[13]) ) + ( ZC1_E_src1[13] ) + ( ZC1L71 );
ZC1L66 = SUM(ZC1L66_adder_eqn);

--ZC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14
ZC1L67_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[13]) ) + ( ZC1_E_src1[13] ) + ( ZC1L71 );
ZC1L67 = CARRY(ZC1L67_adder_eqn);


--ZC1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]
--register power-up is low

ZC1_E_shift_rot_result[12] = DFFEAS(ZC1L438, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[12],  ,  , ZC1_E_new_inst);


--ZC1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]
--register power-up is low

ZC1_E_src2[12] = DFFEAS(ZC1_D_iw[18], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[12],  , ZC1L508, !ZC1_R_src2_use_imm);


--ZC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17
ZC1L70_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[12]) ) + ( ZC1_E_src1[12] ) + ( ZC1L75 );
ZC1L70 = SUM(ZC1L70_adder_eqn);

--ZC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18
ZC1L71_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[12]) ) + ( ZC1_E_src1[12] ) + ( ZC1L75 );
ZC1L71 = CARRY(ZC1L71_adder_eqn);


--ZC1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]
--register power-up is low

ZC1_E_shift_rot_result[11] = DFFEAS(ZC1L437, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[11],  ,  , ZC1_E_new_inst);


--ZC1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]
--register power-up is low

ZC1_E_src2[11] = DFFEAS(ZC1_D_iw[17], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[11],  , ZC1L508, !ZC1_R_src2_use_imm);


--ZC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21
ZC1L74_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[11]) ) + ( ZC1_E_src1[11] ) + ( ZC1L79 );
ZC1L74 = SUM(ZC1L74_adder_eqn);

--ZC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22
ZC1L75_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[11]) ) + ( ZC1_E_src1[11] ) + ( ZC1L79 );
ZC1L75 = CARRY(ZC1L75_adder_eqn);


--ZC1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]
--register power-up is low

ZC1_E_shift_rot_result[10] = DFFEAS(ZC1L436, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[10],  ,  , ZC1_E_new_inst);


--ZC1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]
--register power-up is low

ZC1_E_src2[10] = DFFEAS(ZC1_D_iw[16], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[10],  , ZC1L508, !ZC1_R_src2_use_imm);


--ZC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25
ZC1L78_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[10]) ) + ( ZC1_E_src1[10] ) + ( ZC1L83 );
ZC1L78 = SUM(ZC1L78_adder_eqn);

--ZC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26
ZC1L79_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[10]) ) + ( ZC1_E_src1[10] ) + ( ZC1L83 );
ZC1L79 = CARRY(ZC1L79_adder_eqn);


--ZC1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]
--register power-up is low

ZC1_E_shift_rot_result[9] = DFFEAS(ZC1L435, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[9],  ,  , ZC1_E_new_inst);


--ZC1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]
--register power-up is low

ZC1_E_src2[9] = DFFEAS(ZC1_D_iw[15], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[9],  , ZC1L508, !ZC1_R_src2_use_imm);


--ZC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29
ZC1L82_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[9]) ) + ( ZC1_E_src1[9] ) + ( ZC1L87 );
ZC1L82 = SUM(ZC1L82_adder_eqn);

--ZC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30
ZC1L83_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[9]) ) + ( ZC1_E_src1[9] ) + ( ZC1L87 );
ZC1L83 = CARRY(ZC1L83_adder_eqn);


--ZC1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]
--register power-up is low

ZC1_E_shift_rot_result[8] = DFFEAS(ZC1L434, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[8],  ,  , ZC1_E_new_inst);


--ZC1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]
--register power-up is low

ZC1_E_src2[8] = DFFEAS(ZC1_D_iw[14], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[8],  , ZC1L508, !ZC1_R_src2_use_imm);


--ZC1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33
ZC1L86_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[8]) ) + ( ZC1_E_src1[8] ) + ( ZC1L91 );
ZC1L86 = SUM(ZC1L86_adder_eqn);

--ZC1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34
ZC1L87_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[8]) ) + ( ZC1_E_src1[8] ) + ( ZC1L91 );
ZC1L87 = CARRY(ZC1L87_adder_eqn);


--ZC1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]
--register power-up is low

ZC1_E_shift_rot_result[7] = DFFEAS(ZC1L433, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[7],  ,  , ZC1_E_new_inst);


--ZC1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]
--register power-up is low

ZC1_E_src2[7] = DFFEAS(ZC1_D_iw[13], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[7],  , ZC1L508, !ZC1_R_src2_use_imm);


--ZC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37
ZC1L90_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[7]) ) + ( ZC1_E_src1[7] ) + ( ZC1L95 );
ZC1L90 = SUM(ZC1L90_adder_eqn);

--ZC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38
ZC1L91_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[7]) ) + ( ZC1_E_src1[7] ) + ( ZC1L95 );
ZC1L91 = CARRY(ZC1L91_adder_eqn);


--ZC1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]
--register power-up is low

ZC1_E_shift_rot_result[6] = DFFEAS(ZC1L432, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[6],  ,  , ZC1_E_new_inst);


--ZC1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]
--register power-up is low

ZC1_E_src2[6] = DFFEAS(ZC1_D_iw[12], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[6],  , ZC1L508, !ZC1_R_src2_use_imm);


--ZC1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41
ZC1L94_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[6]) ) + ( ZC1_E_src1[6] ) + ( ZC1L55 );
ZC1L94 = SUM(ZC1L94_adder_eqn);

--ZC1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42
ZC1L95_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[6]) ) + ( ZC1_E_src1[6] ) + ( ZC1L55 );
ZC1L95 = CARRY(ZC1L95_adder_eqn);


--ZC1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]
--register power-up is low

ZC1_E_shift_rot_result[2] = DFFEAS(ZC1L428, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[2],  ,  , ZC1_E_new_inst);


--ZC1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45
ZC1L98_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[2]) ) + ( ZC1_E_src1[2] ) + ( ZC1L107 );
ZC1L98 = SUM(ZC1L98_adder_eqn);

--ZC1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46
ZC1L99_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[2]) ) + ( ZC1_E_src1[2] ) + ( ZC1L107 );
ZC1L99 = CARRY(ZC1L99_adder_eqn);


--ZC1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]
--register power-up is low

ZC1_E_shift_rot_result[3] = DFFEAS(ZC1L429, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[3],  ,  , ZC1_E_new_inst);


--ZC1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49
ZC1L102_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[3]) ) + ( ZC1_E_src1[3] ) + ( ZC1L99 );
ZC1L102 = SUM(ZC1L102_adder_eqn);

--ZC1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50
ZC1L103_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[3]) ) + ( ZC1_E_src1[3] ) + ( ZC1L99 );
ZC1L103 = CARRY(ZC1L103_adder_eqn);


--ZC1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st
--register power-up is low

ZC1_R_ctrl_st = DFFEAS(ZC1L246, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , !ZC1_D_iw[2],  );


--DC2_byteen_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|byteen_reg[0]
--register power-up is low

DC2_byteen_reg[0] = DFFEAS(WB2_src_data[34], CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  , DC2_use_reg,  );


--DC2_byteen_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|byteen_reg[1]
--register power-up is low

DC2_byteen_reg[1] = DFFEAS(WB2_src_data[35], CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  , DC2_use_reg,  );


--ED2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[1]_PORT_A_data_in = ZC1L803;
ED2_q_b[1]_PORT_A_data_in_reg = DFFE(ED2_q_b[1]_PORT_A_data_in, ED2_q_b[1]_clock_0, , , );
ED2_q_b[1]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[1]_PORT_A_address_reg = DFFE(ED2_q_b[1]_PORT_A_address, ED2_q_b[1]_clock_0, , , );
ED2_q_b[1]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[1]_PORT_B_address_reg = DFFE(ED2_q_b[1]_PORT_B_address, ED2_q_b[1]_clock_1, , , );
ED2_q_b[1]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[1]_PORT_A_write_enable_reg = DFFE(ED2_q_b[1]_PORT_A_write_enable, ED2_q_b[1]_clock_0, , , );
ED2_q_b[1]_PORT_B_read_enable = VCC;
ED2_q_b[1]_PORT_B_read_enable_reg = DFFE(ED2_q_b[1]_PORT_B_read_enable, ED2_q_b[1]_clock_1, , , );
ED2_q_b[1]_clock_0 = CLOCK_50;
ED2_q_b[1]_clock_1 = CLOCK_50;
ED2_q_b[1]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[1]_PORT_B_data_out = MEMORY(ED2_q_b[1]_PORT_A_data_in_reg, , ED2_q_b[1]_PORT_A_address_reg, ED2_q_b[1]_PORT_B_address_reg, ED2_q_b[1]_PORT_A_write_enable_reg, , , ED2_q_b[1]_PORT_B_read_enable_reg, , , ED2_q_b[1]_clock_0, ED2_q_b[1]_clock_1, ED2_q_b[1]_clock_enable_0, , , , , );
ED2_q_b[1] = ED2_q_b[1]_PORT_B_data_out[0];


--ED2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[2]_PORT_A_data_in = ZC1L804;
ED2_q_b[2]_PORT_A_data_in_reg = DFFE(ED2_q_b[2]_PORT_A_data_in, ED2_q_b[2]_clock_0, , , );
ED2_q_b[2]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[2]_PORT_A_address_reg = DFFE(ED2_q_b[2]_PORT_A_address, ED2_q_b[2]_clock_0, , , );
ED2_q_b[2]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[2]_PORT_B_address_reg = DFFE(ED2_q_b[2]_PORT_B_address, ED2_q_b[2]_clock_1, , , );
ED2_q_b[2]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[2]_PORT_A_write_enable_reg = DFFE(ED2_q_b[2]_PORT_A_write_enable, ED2_q_b[2]_clock_0, , , );
ED2_q_b[2]_PORT_B_read_enable = VCC;
ED2_q_b[2]_PORT_B_read_enable_reg = DFFE(ED2_q_b[2]_PORT_B_read_enable, ED2_q_b[2]_clock_1, , , );
ED2_q_b[2]_clock_0 = CLOCK_50;
ED2_q_b[2]_clock_1 = CLOCK_50;
ED2_q_b[2]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[2]_PORT_B_data_out = MEMORY(ED2_q_b[2]_PORT_A_data_in_reg, , ED2_q_b[2]_PORT_A_address_reg, ED2_q_b[2]_PORT_B_address_reg, ED2_q_b[2]_PORT_A_write_enable_reg, , , ED2_q_b[2]_PORT_B_read_enable_reg, , , ED2_q_b[2]_clock_0, ED2_q_b[2]_clock_1, ED2_q_b[2]_clock_enable_0, , , , , );
ED2_q_b[2] = ED2_q_b[2]_PORT_B_data_out[0];


--ED2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[3]_PORT_A_data_in = ZC1L805;
ED2_q_b[3]_PORT_A_data_in_reg = DFFE(ED2_q_b[3]_PORT_A_data_in, ED2_q_b[3]_clock_0, , , );
ED2_q_b[3]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[3]_PORT_A_address_reg = DFFE(ED2_q_b[3]_PORT_A_address, ED2_q_b[3]_clock_0, , , );
ED2_q_b[3]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[3]_PORT_B_address_reg = DFFE(ED2_q_b[3]_PORT_B_address, ED2_q_b[3]_clock_1, , , );
ED2_q_b[3]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[3]_PORT_A_write_enable_reg = DFFE(ED2_q_b[3]_PORT_A_write_enable, ED2_q_b[3]_clock_0, , , );
ED2_q_b[3]_PORT_B_read_enable = VCC;
ED2_q_b[3]_PORT_B_read_enable_reg = DFFE(ED2_q_b[3]_PORT_B_read_enable, ED2_q_b[3]_clock_1, , , );
ED2_q_b[3]_clock_0 = CLOCK_50;
ED2_q_b[3]_clock_1 = CLOCK_50;
ED2_q_b[3]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[3]_PORT_B_data_out = MEMORY(ED2_q_b[3]_PORT_A_data_in_reg, , ED2_q_b[3]_PORT_A_address_reg, ED2_q_b[3]_PORT_B_address_reg, ED2_q_b[3]_PORT_A_write_enable_reg, , , ED2_q_b[3]_PORT_B_read_enable_reg, , , ED2_q_b[3]_clock_0, ED2_q_b[3]_clock_1, ED2_q_b[3]_clock_enable_0, , , , , );
ED2_q_b[3] = ED2_q_b[3]_PORT_B_data_out[0];


--ED2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[4]_PORT_A_data_in = ZC1L806;
ED2_q_b[4]_PORT_A_data_in_reg = DFFE(ED2_q_b[4]_PORT_A_data_in, ED2_q_b[4]_clock_0, , , );
ED2_q_b[4]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[4]_PORT_A_address_reg = DFFE(ED2_q_b[4]_PORT_A_address, ED2_q_b[4]_clock_0, , , );
ED2_q_b[4]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[4]_PORT_B_address_reg = DFFE(ED2_q_b[4]_PORT_B_address, ED2_q_b[4]_clock_1, , , );
ED2_q_b[4]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[4]_PORT_A_write_enable_reg = DFFE(ED2_q_b[4]_PORT_A_write_enable, ED2_q_b[4]_clock_0, , , );
ED2_q_b[4]_PORT_B_read_enable = VCC;
ED2_q_b[4]_PORT_B_read_enable_reg = DFFE(ED2_q_b[4]_PORT_B_read_enable, ED2_q_b[4]_clock_1, , , );
ED2_q_b[4]_clock_0 = CLOCK_50;
ED2_q_b[4]_clock_1 = CLOCK_50;
ED2_q_b[4]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[4]_PORT_B_data_out = MEMORY(ED2_q_b[4]_PORT_A_data_in_reg, , ED2_q_b[4]_PORT_A_address_reg, ED2_q_b[4]_PORT_B_address_reg, ED2_q_b[4]_PORT_A_write_enable_reg, , , ED2_q_b[4]_PORT_B_read_enable_reg, , , ED2_q_b[4]_clock_0, ED2_q_b[4]_clock_1, ED2_q_b[4]_clock_enable_0, , , , , );
ED2_q_b[4] = ED2_q_b[4]_PORT_B_data_out[0];


--ED2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[5]_PORT_A_data_in = ZC1L807;
ED2_q_b[5]_PORT_A_data_in_reg = DFFE(ED2_q_b[5]_PORT_A_data_in, ED2_q_b[5]_clock_0, , , );
ED2_q_b[5]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[5]_PORT_A_address_reg = DFFE(ED2_q_b[5]_PORT_A_address, ED2_q_b[5]_clock_0, , , );
ED2_q_b[5]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[5]_PORT_B_address_reg = DFFE(ED2_q_b[5]_PORT_B_address, ED2_q_b[5]_clock_1, , , );
ED2_q_b[5]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[5]_PORT_A_write_enable_reg = DFFE(ED2_q_b[5]_PORT_A_write_enable, ED2_q_b[5]_clock_0, , , );
ED2_q_b[5]_PORT_B_read_enable = VCC;
ED2_q_b[5]_PORT_B_read_enable_reg = DFFE(ED2_q_b[5]_PORT_B_read_enable, ED2_q_b[5]_clock_1, , , );
ED2_q_b[5]_clock_0 = CLOCK_50;
ED2_q_b[5]_clock_1 = CLOCK_50;
ED2_q_b[5]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[5]_PORT_B_data_out = MEMORY(ED2_q_b[5]_PORT_A_data_in_reg, , ED2_q_b[5]_PORT_A_address_reg, ED2_q_b[5]_PORT_B_address_reg, ED2_q_b[5]_PORT_A_write_enable_reg, , , ED2_q_b[5]_PORT_B_read_enable_reg, , , ED2_q_b[5]_clock_0, ED2_q_b[5]_clock_1, ED2_q_b[5]_clock_enable_0, , , , , );
ED2_q_b[5] = ED2_q_b[5]_PORT_B_data_out[0];


--ED2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[6]_PORT_A_data_in = ZC1L808;
ED2_q_b[6]_PORT_A_data_in_reg = DFFE(ED2_q_b[6]_PORT_A_data_in, ED2_q_b[6]_clock_0, , , );
ED2_q_b[6]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[6]_PORT_A_address_reg = DFFE(ED2_q_b[6]_PORT_A_address, ED2_q_b[6]_clock_0, , , );
ED2_q_b[6]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[6]_PORT_B_address_reg = DFFE(ED2_q_b[6]_PORT_B_address, ED2_q_b[6]_clock_1, , , );
ED2_q_b[6]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[6]_PORT_A_write_enable_reg = DFFE(ED2_q_b[6]_PORT_A_write_enable, ED2_q_b[6]_clock_0, , , );
ED2_q_b[6]_PORT_B_read_enable = VCC;
ED2_q_b[6]_PORT_B_read_enable_reg = DFFE(ED2_q_b[6]_PORT_B_read_enable, ED2_q_b[6]_clock_1, , , );
ED2_q_b[6]_clock_0 = CLOCK_50;
ED2_q_b[6]_clock_1 = CLOCK_50;
ED2_q_b[6]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[6]_PORT_B_data_out = MEMORY(ED2_q_b[6]_PORT_A_data_in_reg, , ED2_q_b[6]_PORT_A_address_reg, ED2_q_b[6]_PORT_B_address_reg, ED2_q_b[6]_PORT_A_write_enable_reg, , , ED2_q_b[6]_PORT_B_read_enable_reg, , , ED2_q_b[6]_clock_0, ED2_q_b[6]_clock_1, ED2_q_b[6]_clock_enable_0, , , , , );
ED2_q_b[6] = ED2_q_b[6]_PORT_B_data_out[0];


--ED2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[7]_PORT_A_data_in = ZC1L809;
ED2_q_b[7]_PORT_A_data_in_reg = DFFE(ED2_q_b[7]_PORT_A_data_in, ED2_q_b[7]_clock_0, , , );
ED2_q_b[7]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[7]_PORT_A_address_reg = DFFE(ED2_q_b[7]_PORT_A_address, ED2_q_b[7]_clock_0, , , );
ED2_q_b[7]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[7]_PORT_B_address_reg = DFFE(ED2_q_b[7]_PORT_B_address, ED2_q_b[7]_clock_1, , , );
ED2_q_b[7]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[7]_PORT_A_write_enable_reg = DFFE(ED2_q_b[7]_PORT_A_write_enable, ED2_q_b[7]_clock_0, , , );
ED2_q_b[7]_PORT_B_read_enable = VCC;
ED2_q_b[7]_PORT_B_read_enable_reg = DFFE(ED2_q_b[7]_PORT_B_read_enable, ED2_q_b[7]_clock_1, , , );
ED2_q_b[7]_clock_0 = CLOCK_50;
ED2_q_b[7]_clock_1 = CLOCK_50;
ED2_q_b[7]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[7]_PORT_B_data_out = MEMORY(ED2_q_b[7]_PORT_A_data_in_reg, , ED2_q_b[7]_PORT_A_address_reg, ED2_q_b[7]_PORT_B_address_reg, ED2_q_b[7]_PORT_A_write_enable_reg, , , ED2_q_b[7]_PORT_B_read_enable_reg, , , ED2_q_b[7]_clock_0, ED2_q_b[7]_clock_1, ED2_q_b[7]_clock_enable_0, , , , , );
ED2_q_b[7] = ED2_q_b[7]_PORT_B_data_out[0];


--DB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]
--register power-up is low

DB1_count[1] = AMPP_FUNCTION(A1L18, DB1_count[0], !A1L10, !A1L16, DB1L57);


--DB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]
--register power-up is low

DB1_td_shift[9] = AMPP_FUNCTION(A1L18, DB1L70, !A1L10, !A1L16, DB1L57);


--VD1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]
--register power-up is low

VD1_sr[2] = DFFEAS(VD1L58, A1L44,  ,  , VD1L15,  ,  , VD1L14,  );


--HD1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]
--register power-up is low

HD1_break_readreg[0] = DFFEAS(UD1_jdo[0], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--ZC1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]
--register power-up is low

ZC1_av_ld_byte0_data[0] = DFFEAS(LC1L3, CLOCK_50, !Z1_r_sync_rst,  , ZC1L854, ZC1_av_ld_byte1_data[0],  ,  , ZC1L944);


--ZC1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0]
--register power-up is low

ZC1_W_alu_result[0] = DFFEAS(ZC1L304, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22]
--register power-up is low

ZC1_D_iw[22] = DFFEAS(ZC1L629, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  , ZC1L993,  );


--ZC1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23]
--register power-up is low

ZC1_D_iw[23] = DFFEAS(ZC1L630, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  , ZC1L993,  );


--ZC1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24]
--register power-up is low

ZC1_D_iw[24] = DFFEAS(ZC1L631, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  , ZC1L993,  );


--ZC1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25]
--register power-up is low

ZC1_D_iw[25] = DFFEAS(ZC1L632, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  , ZC1L993,  );


--ZC1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26]
--register power-up is low

ZC1_D_iw[26] = DFFEAS(ZC1L633, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  , ZC1L993,  );


--ZC1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12]
--register power-up is low

ZC1_D_iw[12] = DFFEAS(ZC1L615, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  , ZC1L993,  );


--ZC1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14]
--register power-up is low

ZC1_D_iw[14] = DFFEAS(ZC1L619, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  , ZC1L993,  );


--ZC1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0]
--register power-up is low

ZC1_D_iw[0] = DFFEAS(ZC1L591, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  , ZC1L993,  );


--ZC1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2]
--register power-up is low

ZC1_D_iw[2] = DFFEAS(ZC1L595, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  , ZC1L993,  );


--ZC1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9]
--register power-up is low

ZC1_D_iw[9] = DFFEAS(ZC1L609, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  , ZC1L993,  );


--ZC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1
ZC1L2_adder_eqn = ( ZC1_F_pc[3] ) + ( GND ) + ( ZC1L7 );
ZC1L2 = SUM(ZC1L2_adder_eqn);

--ZC1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2
ZC1L3_adder_eqn = ( ZC1_F_pc[3] ) + ( GND ) + ( ZC1L7 );
ZC1L3 = CARRY(ZC1L3_adder_eqn);


--ED1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[5]_PORT_A_data_in = ZC1L807;
ED1_q_b[5]_PORT_A_data_in_reg = DFFE(ED1_q_b[5]_PORT_A_data_in, ED1_q_b[5]_clock_0, , , );
ED1_q_b[5]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[5]_PORT_A_address_reg = DFFE(ED1_q_b[5]_PORT_A_address, ED1_q_b[5]_clock_0, , , );
ED1_q_b[5]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[5]_PORT_B_address_reg = DFFE(ED1_q_b[5]_PORT_B_address, ED1_q_b[5]_clock_1, , , );
ED1_q_b[5]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[5]_PORT_A_write_enable_reg = DFFE(ED1_q_b[5]_PORT_A_write_enable, ED1_q_b[5]_clock_0, , , );
ED1_q_b[5]_PORT_B_read_enable = VCC;
ED1_q_b[5]_PORT_B_read_enable_reg = DFFE(ED1_q_b[5]_PORT_B_read_enable, ED1_q_b[5]_clock_1, , , );
ED1_q_b[5]_clock_0 = CLOCK_50;
ED1_q_b[5]_clock_1 = CLOCK_50;
ED1_q_b[5]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[5]_PORT_B_data_out = MEMORY(ED1_q_b[5]_PORT_A_data_in_reg, , ED1_q_b[5]_PORT_A_address_reg, ED1_q_b[5]_PORT_B_address_reg, ED1_q_b[5]_PORT_A_write_enable_reg, , , ED1_q_b[5]_PORT_B_read_enable_reg, , , ED1_q_b[5]_clock_0, ED1_q_b[5]_clock_1, ED1_q_b[5]_clock_enable_0, , , , , );
ED1_q_b[5] = ED1_q_b[5]_PORT_B_data_out[0];


--ZC1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10]
--register power-up is low

ZC1_D_iw[10] = DFFEAS(ZC1L611, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  , ZC1L993,  );


--ZC1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8]
--register power-up is low

ZC1_D_iw[8] = DFFEAS(ZC1L607, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  , ZC1L993,  );


--ZC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5
ZC1L6_adder_eqn = ( ZC1_F_pc[2] ) + ( GND ) + ( ZC1L51 );
ZC1L6 = SUM(ZC1L6_adder_eqn);

--ZC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6
ZC1L7_adder_eqn = ( ZC1_F_pc[2] ) + ( GND ) + ( ZC1L51 );
ZC1L7 = CARRY(ZC1L7_adder_eqn);


--ED1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[4]_PORT_A_data_in = ZC1L806;
ED1_q_b[4]_PORT_A_data_in_reg = DFFE(ED1_q_b[4]_PORT_A_data_in, ED1_q_b[4]_clock_0, , , );
ED1_q_b[4]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[4]_PORT_A_address_reg = DFFE(ED1_q_b[4]_PORT_A_address, ED1_q_b[4]_clock_0, , , );
ED1_q_b[4]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[4]_PORT_B_address_reg = DFFE(ED1_q_b[4]_PORT_B_address, ED1_q_b[4]_clock_1, , , );
ED1_q_b[4]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[4]_PORT_A_write_enable_reg = DFFE(ED1_q_b[4]_PORT_A_write_enable, ED1_q_b[4]_clock_0, , , );
ED1_q_b[4]_PORT_B_read_enable = VCC;
ED1_q_b[4]_PORT_B_read_enable_reg = DFFE(ED1_q_b[4]_PORT_B_read_enable, ED1_q_b[4]_clock_1, , , );
ED1_q_b[4]_clock_0 = CLOCK_50;
ED1_q_b[4]_clock_1 = CLOCK_50;
ED1_q_b[4]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[4]_PORT_B_data_out = MEMORY(ED1_q_b[4]_PORT_A_data_in_reg, , ED1_q_b[4]_PORT_A_address_reg, ED1_q_b[4]_PORT_B_address_reg, ED1_q_b[4]_PORT_A_write_enable_reg, , , ED1_q_b[4]_PORT_B_read_enable_reg, , , ED1_q_b[4]_clock_0, ED1_q_b[4]_clock_1, ED1_q_b[4]_clock_enable_0, , , , , );
ED1_q_b[4] = ED1_q_b[4]_PORT_B_data_out[0];


--ZC1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]
--register power-up is low

ZC1_E_shift_rot_result[15] = DFFEAS(ZC1L441, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[15],  ,  , ZC1_E_new_inst);


--ZC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9
ZC1L10_adder_eqn = ( !ZC1_F_pc[12] ) + ( GND ) + ( ZC1L15 );
ZC1L10 = SUM(ZC1L10_adder_eqn);


--ED1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[14]_PORT_A_data_in = ZC1L816;
ED1_q_b[14]_PORT_A_data_in_reg = DFFE(ED1_q_b[14]_PORT_A_data_in, ED1_q_b[14]_clock_0, , , );
ED1_q_b[14]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[14]_PORT_A_address_reg = DFFE(ED1_q_b[14]_PORT_A_address, ED1_q_b[14]_clock_0, , , );
ED1_q_b[14]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[14]_PORT_B_address_reg = DFFE(ED1_q_b[14]_PORT_B_address, ED1_q_b[14]_clock_1, , , );
ED1_q_b[14]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[14]_PORT_A_write_enable_reg = DFFE(ED1_q_b[14]_PORT_A_write_enable, ED1_q_b[14]_clock_0, , , );
ED1_q_b[14]_PORT_B_read_enable = VCC;
ED1_q_b[14]_PORT_B_read_enable_reg = DFFE(ED1_q_b[14]_PORT_B_read_enable, ED1_q_b[14]_clock_1, , , );
ED1_q_b[14]_clock_0 = CLOCK_50;
ED1_q_b[14]_clock_1 = CLOCK_50;
ED1_q_b[14]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[14]_PORT_B_data_out = MEMORY(ED1_q_b[14]_PORT_A_data_in_reg, , ED1_q_b[14]_PORT_A_address_reg, ED1_q_b[14]_PORT_B_address_reg, ED1_q_b[14]_PORT_A_write_enable_reg, , , ED1_q_b[14]_PORT_B_read_enable_reg, , , ED1_q_b[14]_clock_0, ED1_q_b[14]_clock_1, ED1_q_b[14]_clock_enable_0, , , , , );
ED1_q_b[14] = ED1_q_b[14]_PORT_B_data_out[0];


--ED2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[14]_PORT_A_data_in = ZC1L816;
ED2_q_b[14]_PORT_A_data_in_reg = DFFE(ED2_q_b[14]_PORT_A_data_in, ED2_q_b[14]_clock_0, , , );
ED2_q_b[14]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[14]_PORT_A_address_reg = DFFE(ED2_q_b[14]_PORT_A_address, ED2_q_b[14]_clock_0, , , );
ED2_q_b[14]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[14]_PORT_B_address_reg = DFFE(ED2_q_b[14]_PORT_B_address, ED2_q_b[14]_clock_1, , , );
ED2_q_b[14]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[14]_PORT_A_write_enable_reg = DFFE(ED2_q_b[14]_PORT_A_write_enable, ED2_q_b[14]_clock_0, , , );
ED2_q_b[14]_PORT_B_read_enable = VCC;
ED2_q_b[14]_PORT_B_read_enable_reg = DFFE(ED2_q_b[14]_PORT_B_read_enable, ED2_q_b[14]_clock_1, , , );
ED2_q_b[14]_clock_0 = CLOCK_50;
ED2_q_b[14]_clock_1 = CLOCK_50;
ED2_q_b[14]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[14]_PORT_B_data_out = MEMORY(ED2_q_b[14]_PORT_A_data_in_reg, , ED2_q_b[14]_PORT_A_address_reg, ED2_q_b[14]_PORT_B_address_reg, ED2_q_b[14]_PORT_A_write_enable_reg, , , ED2_q_b[14]_PORT_B_read_enable_reg, , , ED2_q_b[14]_clock_0, ED2_q_b[14]_clock_1, ED2_q_b[14]_clock_enable_0, , , , , );
ED2_q_b[14] = ED2_q_b[14]_PORT_B_data_out[0];


--ED2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[13]_PORT_A_data_in = ZC1L815;
ED2_q_b[13]_PORT_A_data_in_reg = DFFE(ED2_q_b[13]_PORT_A_data_in, ED2_q_b[13]_clock_0, , , );
ED2_q_b[13]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[13]_PORT_A_address_reg = DFFE(ED2_q_b[13]_PORT_A_address, ED2_q_b[13]_clock_0, , , );
ED2_q_b[13]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[13]_PORT_B_address_reg = DFFE(ED2_q_b[13]_PORT_B_address, ED2_q_b[13]_clock_1, , , );
ED2_q_b[13]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[13]_PORT_A_write_enable_reg = DFFE(ED2_q_b[13]_PORT_A_write_enable, ED2_q_b[13]_clock_0, , , );
ED2_q_b[13]_PORT_B_read_enable = VCC;
ED2_q_b[13]_PORT_B_read_enable_reg = DFFE(ED2_q_b[13]_PORT_B_read_enable, ED2_q_b[13]_clock_1, , , );
ED2_q_b[13]_clock_0 = CLOCK_50;
ED2_q_b[13]_clock_1 = CLOCK_50;
ED2_q_b[13]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[13]_PORT_B_data_out = MEMORY(ED2_q_b[13]_PORT_A_data_in_reg, , ED2_q_b[13]_PORT_A_address_reg, ED2_q_b[13]_PORT_B_address_reg, ED2_q_b[13]_PORT_A_write_enable_reg, , , ED2_q_b[13]_PORT_B_read_enable_reg, , , ED2_q_b[13]_clock_0, ED2_q_b[13]_clock_1, ED2_q_b[13]_clock_enable_0, , , , , );
ED2_q_b[13] = ED2_q_b[13]_PORT_B_data_out[0];


--ZC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13
ZC1L14_adder_eqn = ( ZC1_F_pc[11] ) + ( GND ) + ( ZC1L19 );
ZC1L14 = SUM(ZC1L14_adder_eqn);

--ZC1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14
ZC1L15_adder_eqn = ( ZC1_F_pc[11] ) + ( GND ) + ( ZC1L19 );
ZC1L15 = CARRY(ZC1L15_adder_eqn);


--ZC1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17]
--register power-up is low

ZC1_D_iw[17] = DFFEAS(ZC1L624, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  , ZC1L993,  );


--ED1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[13]_PORT_A_data_in = ZC1L815;
ED1_q_b[13]_PORT_A_data_in_reg = DFFE(ED1_q_b[13]_PORT_A_data_in, ED1_q_b[13]_clock_0, , , );
ED1_q_b[13]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[13]_PORT_A_address_reg = DFFE(ED1_q_b[13]_PORT_A_address, ED1_q_b[13]_clock_0, , , );
ED1_q_b[13]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[13]_PORT_B_address_reg = DFFE(ED1_q_b[13]_PORT_B_address, ED1_q_b[13]_clock_1, , , );
ED1_q_b[13]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[13]_PORT_A_write_enable_reg = DFFE(ED1_q_b[13]_PORT_A_write_enable, ED1_q_b[13]_clock_0, , , );
ED1_q_b[13]_PORT_B_read_enable = VCC;
ED1_q_b[13]_PORT_B_read_enable_reg = DFFE(ED1_q_b[13]_PORT_B_read_enable, ED1_q_b[13]_clock_1, , , );
ED1_q_b[13]_clock_0 = CLOCK_50;
ED1_q_b[13]_clock_1 = CLOCK_50;
ED1_q_b[13]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[13]_PORT_B_data_out = MEMORY(ED1_q_b[13]_PORT_A_data_in_reg, , ED1_q_b[13]_PORT_A_address_reg, ED1_q_b[13]_PORT_B_address_reg, ED1_q_b[13]_PORT_A_write_enable_reg, , , ED1_q_b[13]_PORT_B_read_enable_reg, , , ED1_q_b[13]_clock_0, ED1_q_b[13]_clock_1, ED1_q_b[13]_clock_enable_0, , , , , );
ED1_q_b[13] = ED1_q_b[13]_PORT_B_data_out[0];


--ED2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[12]_PORT_A_data_in = ZC1L814;
ED2_q_b[12]_PORT_A_data_in_reg = DFFE(ED2_q_b[12]_PORT_A_data_in, ED2_q_b[12]_clock_0, , , );
ED2_q_b[12]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[12]_PORT_A_address_reg = DFFE(ED2_q_b[12]_PORT_A_address, ED2_q_b[12]_clock_0, , , );
ED2_q_b[12]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[12]_PORT_B_address_reg = DFFE(ED2_q_b[12]_PORT_B_address, ED2_q_b[12]_clock_1, , , );
ED2_q_b[12]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[12]_PORT_A_write_enable_reg = DFFE(ED2_q_b[12]_PORT_A_write_enable, ED2_q_b[12]_clock_0, , , );
ED2_q_b[12]_PORT_B_read_enable = VCC;
ED2_q_b[12]_PORT_B_read_enable_reg = DFFE(ED2_q_b[12]_PORT_B_read_enable, ED2_q_b[12]_clock_1, , , );
ED2_q_b[12]_clock_0 = CLOCK_50;
ED2_q_b[12]_clock_1 = CLOCK_50;
ED2_q_b[12]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[12]_PORT_B_data_out = MEMORY(ED2_q_b[12]_PORT_A_data_in_reg, , ED2_q_b[12]_PORT_A_address_reg, ED2_q_b[12]_PORT_B_address_reg, ED2_q_b[12]_PORT_A_write_enable_reg, , , ED2_q_b[12]_PORT_B_read_enable_reg, , , ED2_q_b[12]_clock_0, ED2_q_b[12]_clock_1, ED2_q_b[12]_clock_enable_0, , , , , );
ED2_q_b[12] = ED2_q_b[12]_PORT_B_data_out[0];


--ZC1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17
ZC1L18_adder_eqn = ( ZC1_F_pc[10] ) + ( GND ) + ( ZC1L23 );
ZC1L18 = SUM(ZC1L18_adder_eqn);

--ZC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18
ZC1L19_adder_eqn = ( ZC1_F_pc[10] ) + ( GND ) + ( ZC1L23 );
ZC1L19 = CARRY(ZC1L19_adder_eqn);


--ED1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[12]_PORT_A_data_in = ZC1L814;
ED1_q_b[12]_PORT_A_data_in_reg = DFFE(ED1_q_b[12]_PORT_A_data_in, ED1_q_b[12]_clock_0, , , );
ED1_q_b[12]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[12]_PORT_A_address_reg = DFFE(ED1_q_b[12]_PORT_A_address, ED1_q_b[12]_clock_0, , , );
ED1_q_b[12]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[12]_PORT_B_address_reg = DFFE(ED1_q_b[12]_PORT_B_address, ED1_q_b[12]_clock_1, , , );
ED1_q_b[12]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[12]_PORT_A_write_enable_reg = DFFE(ED1_q_b[12]_PORT_A_write_enable, ED1_q_b[12]_clock_0, , , );
ED1_q_b[12]_PORT_B_read_enable = VCC;
ED1_q_b[12]_PORT_B_read_enable_reg = DFFE(ED1_q_b[12]_PORT_B_read_enable, ED1_q_b[12]_clock_1, , , );
ED1_q_b[12]_clock_0 = CLOCK_50;
ED1_q_b[12]_clock_1 = CLOCK_50;
ED1_q_b[12]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[12]_PORT_B_data_out = MEMORY(ED1_q_b[12]_PORT_A_data_in_reg, , ED1_q_b[12]_PORT_A_address_reg, ED1_q_b[12]_PORT_B_address_reg, ED1_q_b[12]_PORT_A_write_enable_reg, , , ED1_q_b[12]_PORT_B_read_enable_reg, , , ED1_q_b[12]_clock_0, ED1_q_b[12]_clock_1, ED1_q_b[12]_clock_enable_0, , , , , );
ED1_q_b[12] = ED1_q_b[12]_PORT_B_data_out[0];


--ED2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[11]_PORT_A_data_in = ZC1L813;
ED2_q_b[11]_PORT_A_data_in_reg = DFFE(ED2_q_b[11]_PORT_A_data_in, ED2_q_b[11]_clock_0, , , );
ED2_q_b[11]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[11]_PORT_A_address_reg = DFFE(ED2_q_b[11]_PORT_A_address, ED2_q_b[11]_clock_0, , , );
ED2_q_b[11]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[11]_PORT_B_address_reg = DFFE(ED2_q_b[11]_PORT_B_address, ED2_q_b[11]_clock_1, , , );
ED2_q_b[11]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[11]_PORT_A_write_enable_reg = DFFE(ED2_q_b[11]_PORT_A_write_enable, ED2_q_b[11]_clock_0, , , );
ED2_q_b[11]_PORT_B_read_enable = VCC;
ED2_q_b[11]_PORT_B_read_enable_reg = DFFE(ED2_q_b[11]_PORT_B_read_enable, ED2_q_b[11]_clock_1, , , );
ED2_q_b[11]_clock_0 = CLOCK_50;
ED2_q_b[11]_clock_1 = CLOCK_50;
ED2_q_b[11]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[11]_PORT_B_data_out = MEMORY(ED2_q_b[11]_PORT_A_data_in_reg, , ED2_q_b[11]_PORT_A_address_reg, ED2_q_b[11]_PORT_B_address_reg, ED2_q_b[11]_PORT_A_write_enable_reg, , , ED2_q_b[11]_PORT_B_read_enable_reg, , , ED2_q_b[11]_clock_0, ED2_q_b[11]_clock_1, ED2_q_b[11]_clock_enable_0, , , , , );
ED2_q_b[11] = ED2_q_b[11]_PORT_B_data_out[0];


--ZC1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21
ZC1L22_adder_eqn = ( ZC1_F_pc[9] ) + ( GND ) + ( ZC1L27 );
ZC1L22 = SUM(ZC1L22_adder_eqn);

--ZC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22
ZC1L23_adder_eqn = ( ZC1_F_pc[9] ) + ( GND ) + ( ZC1L27 );
ZC1L23 = CARRY(ZC1L23_adder_eqn);


--ED1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[11]_PORT_A_data_in = ZC1L813;
ED1_q_b[11]_PORT_A_data_in_reg = DFFE(ED1_q_b[11]_PORT_A_data_in, ED1_q_b[11]_clock_0, , , );
ED1_q_b[11]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[11]_PORT_A_address_reg = DFFE(ED1_q_b[11]_PORT_A_address, ED1_q_b[11]_clock_0, , , );
ED1_q_b[11]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[11]_PORT_B_address_reg = DFFE(ED1_q_b[11]_PORT_B_address, ED1_q_b[11]_clock_1, , , );
ED1_q_b[11]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[11]_PORT_A_write_enable_reg = DFFE(ED1_q_b[11]_PORT_A_write_enable, ED1_q_b[11]_clock_0, , , );
ED1_q_b[11]_PORT_B_read_enable = VCC;
ED1_q_b[11]_PORT_B_read_enable_reg = DFFE(ED1_q_b[11]_PORT_B_read_enable, ED1_q_b[11]_clock_1, , , );
ED1_q_b[11]_clock_0 = CLOCK_50;
ED1_q_b[11]_clock_1 = CLOCK_50;
ED1_q_b[11]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[11]_PORT_B_data_out = MEMORY(ED1_q_b[11]_PORT_A_data_in_reg, , ED1_q_b[11]_PORT_A_address_reg, ED1_q_b[11]_PORT_B_address_reg, ED1_q_b[11]_PORT_A_write_enable_reg, , , ED1_q_b[11]_PORT_B_read_enable_reg, , , ED1_q_b[11]_clock_0, ED1_q_b[11]_clock_1, ED1_q_b[11]_clock_enable_0, , , , , );
ED1_q_b[11] = ED1_q_b[11]_PORT_B_data_out[0];


--ED2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[10]_PORT_A_data_in = ZC1L812;
ED2_q_b[10]_PORT_A_data_in_reg = DFFE(ED2_q_b[10]_PORT_A_data_in, ED2_q_b[10]_clock_0, , , );
ED2_q_b[10]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[10]_PORT_A_address_reg = DFFE(ED2_q_b[10]_PORT_A_address, ED2_q_b[10]_clock_0, , , );
ED2_q_b[10]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[10]_PORT_B_address_reg = DFFE(ED2_q_b[10]_PORT_B_address, ED2_q_b[10]_clock_1, , , );
ED2_q_b[10]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[10]_PORT_A_write_enable_reg = DFFE(ED2_q_b[10]_PORT_A_write_enable, ED2_q_b[10]_clock_0, , , );
ED2_q_b[10]_PORT_B_read_enable = VCC;
ED2_q_b[10]_PORT_B_read_enable_reg = DFFE(ED2_q_b[10]_PORT_B_read_enable, ED2_q_b[10]_clock_1, , , );
ED2_q_b[10]_clock_0 = CLOCK_50;
ED2_q_b[10]_clock_1 = CLOCK_50;
ED2_q_b[10]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[10]_PORT_B_data_out = MEMORY(ED2_q_b[10]_PORT_A_data_in_reg, , ED2_q_b[10]_PORT_A_address_reg, ED2_q_b[10]_PORT_B_address_reg, ED2_q_b[10]_PORT_A_write_enable_reg, , , ED2_q_b[10]_PORT_B_read_enable_reg, , , ED2_q_b[10]_clock_0, ED2_q_b[10]_clock_1, ED2_q_b[10]_clock_enable_0, , , , , );
ED2_q_b[10] = ED2_q_b[10]_PORT_B_data_out[0];


--ZC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25
ZC1L26_adder_eqn = ( ZC1_F_pc[8] ) + ( GND ) + ( ZC1L31 );
ZC1L26 = SUM(ZC1L26_adder_eqn);

--ZC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26
ZC1L27_adder_eqn = ( ZC1_F_pc[8] ) + ( GND ) + ( ZC1L31 );
ZC1L27 = CARRY(ZC1L27_adder_eqn);


--ED1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[10]_PORT_A_data_in = ZC1L812;
ED1_q_b[10]_PORT_A_data_in_reg = DFFE(ED1_q_b[10]_PORT_A_data_in, ED1_q_b[10]_clock_0, , , );
ED1_q_b[10]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[10]_PORT_A_address_reg = DFFE(ED1_q_b[10]_PORT_A_address, ED1_q_b[10]_clock_0, , , );
ED1_q_b[10]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[10]_PORT_B_address_reg = DFFE(ED1_q_b[10]_PORT_B_address, ED1_q_b[10]_clock_1, , , );
ED1_q_b[10]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[10]_PORT_A_write_enable_reg = DFFE(ED1_q_b[10]_PORT_A_write_enable, ED1_q_b[10]_clock_0, , , );
ED1_q_b[10]_PORT_B_read_enable = VCC;
ED1_q_b[10]_PORT_B_read_enable_reg = DFFE(ED1_q_b[10]_PORT_B_read_enable, ED1_q_b[10]_clock_1, , , );
ED1_q_b[10]_clock_0 = CLOCK_50;
ED1_q_b[10]_clock_1 = CLOCK_50;
ED1_q_b[10]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[10]_PORT_B_data_out = MEMORY(ED1_q_b[10]_PORT_A_data_in_reg, , ED1_q_b[10]_PORT_A_address_reg, ED1_q_b[10]_PORT_B_address_reg, ED1_q_b[10]_PORT_A_write_enable_reg, , , ED1_q_b[10]_PORT_B_read_enable_reg, , , ED1_q_b[10]_clock_0, ED1_q_b[10]_clock_1, ED1_q_b[10]_clock_enable_0, , , , , );
ED1_q_b[10] = ED1_q_b[10]_PORT_B_data_out[0];


--ED2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[9]_PORT_A_data_in = ZC1L811;
ED2_q_b[9]_PORT_A_data_in_reg = DFFE(ED2_q_b[9]_PORT_A_data_in, ED2_q_b[9]_clock_0, , , );
ED2_q_b[9]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[9]_PORT_A_address_reg = DFFE(ED2_q_b[9]_PORT_A_address, ED2_q_b[9]_clock_0, , , );
ED2_q_b[9]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[9]_PORT_B_address_reg = DFFE(ED2_q_b[9]_PORT_B_address, ED2_q_b[9]_clock_1, , , );
ED2_q_b[9]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[9]_PORT_A_write_enable_reg = DFFE(ED2_q_b[9]_PORT_A_write_enable, ED2_q_b[9]_clock_0, , , );
ED2_q_b[9]_PORT_B_read_enable = VCC;
ED2_q_b[9]_PORT_B_read_enable_reg = DFFE(ED2_q_b[9]_PORT_B_read_enable, ED2_q_b[9]_clock_1, , , );
ED2_q_b[9]_clock_0 = CLOCK_50;
ED2_q_b[9]_clock_1 = CLOCK_50;
ED2_q_b[9]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[9]_PORT_B_data_out = MEMORY(ED2_q_b[9]_PORT_A_data_in_reg, , ED2_q_b[9]_PORT_A_address_reg, ED2_q_b[9]_PORT_B_address_reg, ED2_q_b[9]_PORT_A_write_enable_reg, , , ED2_q_b[9]_PORT_B_read_enable_reg, , , ED2_q_b[9]_clock_0, ED2_q_b[9]_clock_1, ED2_q_b[9]_clock_enable_0, , , , , );
ED2_q_b[9] = ED2_q_b[9]_PORT_B_data_out[0];


--ZC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29
ZC1L30_adder_eqn = ( ZC1_F_pc[7] ) + ( GND ) + ( ZC1L35 );
ZC1L30 = SUM(ZC1L30_adder_eqn);

--ZC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30
ZC1L31_adder_eqn = ( ZC1_F_pc[7] ) + ( GND ) + ( ZC1L35 );
ZC1L31 = CARRY(ZC1L31_adder_eqn);


--ED1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[9]_PORT_A_data_in = ZC1L811;
ED1_q_b[9]_PORT_A_data_in_reg = DFFE(ED1_q_b[9]_PORT_A_data_in, ED1_q_b[9]_clock_0, , , );
ED1_q_b[9]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[9]_PORT_A_address_reg = DFFE(ED1_q_b[9]_PORT_A_address, ED1_q_b[9]_clock_0, , , );
ED1_q_b[9]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[9]_PORT_B_address_reg = DFFE(ED1_q_b[9]_PORT_B_address, ED1_q_b[9]_clock_1, , , );
ED1_q_b[9]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[9]_PORT_A_write_enable_reg = DFFE(ED1_q_b[9]_PORT_A_write_enable, ED1_q_b[9]_clock_0, , , );
ED1_q_b[9]_PORT_B_read_enable = VCC;
ED1_q_b[9]_PORT_B_read_enable_reg = DFFE(ED1_q_b[9]_PORT_B_read_enable, ED1_q_b[9]_clock_1, , , );
ED1_q_b[9]_clock_0 = CLOCK_50;
ED1_q_b[9]_clock_1 = CLOCK_50;
ED1_q_b[9]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[9]_PORT_B_data_out = MEMORY(ED1_q_b[9]_PORT_A_data_in_reg, , ED1_q_b[9]_PORT_A_address_reg, ED1_q_b[9]_PORT_B_address_reg, ED1_q_b[9]_PORT_A_write_enable_reg, , , ED1_q_b[9]_PORT_B_read_enable_reg, , , ED1_q_b[9]_clock_0, ED1_q_b[9]_clock_1, ED1_q_b[9]_clock_enable_0, , , , , );
ED1_q_b[9] = ED1_q_b[9]_PORT_B_data_out[0];


--ED2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[8]_PORT_A_data_in = ZC1L810;
ED2_q_b[8]_PORT_A_data_in_reg = DFFE(ED2_q_b[8]_PORT_A_data_in, ED2_q_b[8]_clock_0, , , );
ED2_q_b[8]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[8]_PORT_A_address_reg = DFFE(ED2_q_b[8]_PORT_A_address, ED2_q_b[8]_clock_0, , , );
ED2_q_b[8]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[8]_PORT_B_address_reg = DFFE(ED2_q_b[8]_PORT_B_address, ED2_q_b[8]_clock_1, , , );
ED2_q_b[8]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[8]_PORT_A_write_enable_reg = DFFE(ED2_q_b[8]_PORT_A_write_enable, ED2_q_b[8]_clock_0, , , );
ED2_q_b[8]_PORT_B_read_enable = VCC;
ED2_q_b[8]_PORT_B_read_enable_reg = DFFE(ED2_q_b[8]_PORT_B_read_enable, ED2_q_b[8]_clock_1, , , );
ED2_q_b[8]_clock_0 = CLOCK_50;
ED2_q_b[8]_clock_1 = CLOCK_50;
ED2_q_b[8]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[8]_PORT_B_data_out = MEMORY(ED2_q_b[8]_PORT_A_data_in_reg, , ED2_q_b[8]_PORT_A_address_reg, ED2_q_b[8]_PORT_B_address_reg, ED2_q_b[8]_PORT_A_write_enable_reg, , , ED2_q_b[8]_PORT_B_read_enable_reg, , , ED2_q_b[8]_clock_0, ED2_q_b[8]_clock_1, ED2_q_b[8]_clock_enable_0, , , , , );
ED2_q_b[8] = ED2_q_b[8]_PORT_B_data_out[0];


--ZC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33
ZC1L34_adder_eqn = ( ZC1_F_pc[6] ) + ( GND ) + ( ZC1L39 );
ZC1L34 = SUM(ZC1L34_adder_eqn);

--ZC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34
ZC1L35_adder_eqn = ( ZC1_F_pc[6] ) + ( GND ) + ( ZC1L39 );
ZC1L35 = CARRY(ZC1L35_adder_eqn);


--ED1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[8]_PORT_A_data_in = ZC1L810;
ED1_q_b[8]_PORT_A_data_in_reg = DFFE(ED1_q_b[8]_PORT_A_data_in, ED1_q_b[8]_clock_0, , , );
ED1_q_b[8]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[8]_PORT_A_address_reg = DFFE(ED1_q_b[8]_PORT_A_address, ED1_q_b[8]_clock_0, , , );
ED1_q_b[8]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[8]_PORT_B_address_reg = DFFE(ED1_q_b[8]_PORT_B_address, ED1_q_b[8]_clock_1, , , );
ED1_q_b[8]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[8]_PORT_A_write_enable_reg = DFFE(ED1_q_b[8]_PORT_A_write_enable, ED1_q_b[8]_clock_0, , , );
ED1_q_b[8]_PORT_B_read_enable = VCC;
ED1_q_b[8]_PORT_B_read_enable_reg = DFFE(ED1_q_b[8]_PORT_B_read_enable, ED1_q_b[8]_clock_1, , , );
ED1_q_b[8]_clock_0 = CLOCK_50;
ED1_q_b[8]_clock_1 = CLOCK_50;
ED1_q_b[8]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[8]_PORT_B_data_out = MEMORY(ED1_q_b[8]_PORT_A_data_in_reg, , ED1_q_b[8]_PORT_A_address_reg, ED1_q_b[8]_PORT_B_address_reg, ED1_q_b[8]_PORT_A_write_enable_reg, , , ED1_q_b[8]_PORT_B_read_enable_reg, , , ED1_q_b[8]_clock_0, ED1_q_b[8]_clock_1, ED1_q_b[8]_clock_enable_0, , , , , );
ED1_q_b[8] = ED1_q_b[8]_PORT_B_data_out[0];


--ZC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37
ZC1L38_adder_eqn = ( ZC1_F_pc[5] ) + ( GND ) + ( ZC1L43 );
ZC1L38 = SUM(ZC1L38_adder_eqn);

--ZC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38
ZC1L39_adder_eqn = ( ZC1_F_pc[5] ) + ( GND ) + ( ZC1L43 );
ZC1L39 = CARRY(ZC1L39_adder_eqn);


--ED1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[7]_PORT_A_data_in = ZC1L809;
ED1_q_b[7]_PORT_A_data_in_reg = DFFE(ED1_q_b[7]_PORT_A_data_in, ED1_q_b[7]_clock_0, , , );
ED1_q_b[7]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[7]_PORT_A_address_reg = DFFE(ED1_q_b[7]_PORT_A_address, ED1_q_b[7]_clock_0, , , );
ED1_q_b[7]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[7]_PORT_B_address_reg = DFFE(ED1_q_b[7]_PORT_B_address, ED1_q_b[7]_clock_1, , , );
ED1_q_b[7]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[7]_PORT_A_write_enable_reg = DFFE(ED1_q_b[7]_PORT_A_write_enable, ED1_q_b[7]_clock_0, , , );
ED1_q_b[7]_PORT_B_read_enable = VCC;
ED1_q_b[7]_PORT_B_read_enable_reg = DFFE(ED1_q_b[7]_PORT_B_read_enable, ED1_q_b[7]_clock_1, , , );
ED1_q_b[7]_clock_0 = CLOCK_50;
ED1_q_b[7]_clock_1 = CLOCK_50;
ED1_q_b[7]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[7]_PORT_B_data_out = MEMORY(ED1_q_b[7]_PORT_A_data_in_reg, , ED1_q_b[7]_PORT_A_address_reg, ED1_q_b[7]_PORT_B_address_reg, ED1_q_b[7]_PORT_A_write_enable_reg, , , ED1_q_b[7]_PORT_B_read_enable_reg, , , ED1_q_b[7]_clock_0, ED1_q_b[7]_clock_1, ED1_q_b[7]_clock_enable_0, , , , , );
ED1_q_b[7] = ED1_q_b[7]_PORT_B_data_out[0];


--ZC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41
ZC1L42_adder_eqn = ( ZC1_F_pc[4] ) + ( GND ) + ( ZC1L3 );
ZC1L42 = SUM(ZC1L42_adder_eqn);

--ZC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42
ZC1L43_adder_eqn = ( ZC1_F_pc[4] ) + ( GND ) + ( ZC1L3 );
ZC1L43 = CARRY(ZC1L43_adder_eqn);


--ED1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[6]_PORT_A_data_in = ZC1L808;
ED1_q_b[6]_PORT_A_data_in_reg = DFFE(ED1_q_b[6]_PORT_A_data_in, ED1_q_b[6]_clock_0, , , );
ED1_q_b[6]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[6]_PORT_A_address_reg = DFFE(ED1_q_b[6]_PORT_A_address, ED1_q_b[6]_clock_0, , , );
ED1_q_b[6]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[6]_PORT_B_address_reg = DFFE(ED1_q_b[6]_PORT_B_address, ED1_q_b[6]_clock_1, , , );
ED1_q_b[6]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[6]_PORT_A_write_enable_reg = DFFE(ED1_q_b[6]_PORT_A_write_enable, ED1_q_b[6]_clock_0, , , );
ED1_q_b[6]_PORT_B_read_enable = VCC;
ED1_q_b[6]_PORT_B_read_enable_reg = DFFE(ED1_q_b[6]_PORT_B_read_enable, ED1_q_b[6]_clock_1, , , );
ED1_q_b[6]_clock_0 = CLOCK_50;
ED1_q_b[6]_clock_1 = CLOCK_50;
ED1_q_b[6]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[6]_PORT_B_data_out = MEMORY(ED1_q_b[6]_PORT_A_data_in_reg, , ED1_q_b[6]_PORT_A_address_reg, ED1_q_b[6]_PORT_B_address_reg, ED1_q_b[6]_PORT_A_write_enable_reg, , , ED1_q_b[6]_PORT_B_read_enable_reg, , , ED1_q_b[6]_clock_0, ED1_q_b[6]_clock_1, ED1_q_b[6]_clock_enable_0, , , , , );
ED1_q_b[6] = ED1_q_b[6]_PORT_B_data_out[0];


--ZC1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]
--register power-up is low

ZC1_E_shift_rot_result[1] = DFFEAS(ZC1L427, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[1],  ,  , ZC1_E_new_inst);


--ZC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45
ZC1L46_adder_eqn = ( ZC1_F_pc[0] ) + ( VCC ) + ( !VCC );
ZC1L46 = SUM(ZC1L46_adder_eqn);

--ZC1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46
ZC1L47_adder_eqn = ( ZC1_F_pc[0] ) + ( VCC ) + ( !VCC );
ZC1L47 = CARRY(ZC1L47_adder_eqn);


--ZC1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6]
--register power-up is low

ZC1_D_iw[6] = DFFEAS(ZC1L603, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  , ZC1L993,  );


--ED1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[2]_PORT_A_data_in = ZC1L804;
ED1_q_b[2]_PORT_A_data_in_reg = DFFE(ED1_q_b[2]_PORT_A_data_in, ED1_q_b[2]_clock_0, , , );
ED1_q_b[2]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[2]_PORT_A_address_reg = DFFE(ED1_q_b[2]_PORT_A_address, ED1_q_b[2]_clock_0, , , );
ED1_q_b[2]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[2]_PORT_B_address_reg = DFFE(ED1_q_b[2]_PORT_B_address, ED1_q_b[2]_clock_1, , , );
ED1_q_b[2]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[2]_PORT_A_write_enable_reg = DFFE(ED1_q_b[2]_PORT_A_write_enable, ED1_q_b[2]_clock_0, , , );
ED1_q_b[2]_PORT_B_read_enable = VCC;
ED1_q_b[2]_PORT_B_read_enable_reg = DFFE(ED1_q_b[2]_PORT_B_read_enable, ED1_q_b[2]_clock_1, , , );
ED1_q_b[2]_clock_0 = CLOCK_50;
ED1_q_b[2]_clock_1 = CLOCK_50;
ED1_q_b[2]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[2]_PORT_B_data_out = MEMORY(ED1_q_b[2]_PORT_A_data_in_reg, , ED1_q_b[2]_PORT_A_address_reg, ED1_q_b[2]_PORT_B_address_reg, ED1_q_b[2]_PORT_A_write_enable_reg, , , ED1_q_b[2]_PORT_B_read_enable_reg, , , ED1_q_b[2]_clock_0, ED1_q_b[2]_clock_1, ED1_q_b[2]_clock_enable_0, , , , , );
ED1_q_b[2] = ED1_q_b[2]_PORT_B_data_out[0];


--ZC1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53
ZC1L106_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[1]) ) + ( ZC1_E_src1[1] ) + ( ZC1L111 );
ZC1L106 = SUM(ZC1L106_adder_eqn);

--ZC1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54
ZC1L107_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[1]) ) + ( ZC1_E_src1[1] ) + ( ZC1L111 );
ZC1L107 = CARRY(ZC1L107_adder_eqn);


--ZC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49
ZC1L50_adder_eqn = ( ZC1_F_pc[1] ) + ( GND ) + ( ZC1L47 );
ZC1L50 = SUM(ZC1L50_adder_eqn);

--ZC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50
ZC1L51_adder_eqn = ( ZC1_F_pc[1] ) + ( GND ) + ( ZC1L47 );
ZC1L51 = CARRY(ZC1L51_adder_eqn);


--ZC1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7]
--register power-up is low

ZC1_D_iw[7] = DFFEAS(ZC1L605, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  , ZC1L993,  );


--ED1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[3]_PORT_A_data_in = ZC1L805;
ED1_q_b[3]_PORT_A_data_in_reg = DFFE(ED1_q_b[3]_PORT_A_data_in, ED1_q_b[3]_clock_0, , , );
ED1_q_b[3]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[3]_PORT_A_address_reg = DFFE(ED1_q_b[3]_PORT_A_address, ED1_q_b[3]_clock_0, , , );
ED1_q_b[3]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[3]_PORT_B_address_reg = DFFE(ED1_q_b[3]_PORT_B_address, ED1_q_b[3]_clock_1, , , );
ED1_q_b[3]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[3]_PORT_A_write_enable_reg = DFFE(ED1_q_b[3]_PORT_A_write_enable, ED1_q_b[3]_clock_0, , , );
ED1_q_b[3]_PORT_B_read_enable = VCC;
ED1_q_b[3]_PORT_B_read_enable_reg = DFFE(ED1_q_b[3]_PORT_B_read_enable, ED1_q_b[3]_clock_1, , , );
ED1_q_b[3]_clock_0 = CLOCK_50;
ED1_q_b[3]_clock_1 = CLOCK_50;
ED1_q_b[3]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[3]_PORT_B_data_out = MEMORY(ED1_q_b[3]_PORT_A_data_in_reg, , ED1_q_b[3]_PORT_A_address_reg, ED1_q_b[3]_PORT_B_address_reg, ED1_q_b[3]_PORT_A_write_enable_reg, , , ED1_q_b[3]_PORT_B_read_enable_reg, , , ED1_q_b[3]_clock_0, ED1_q_b[3]_clock_1, ED1_q_b[3]_clock_enable_0, , , , , );
ED1_q_b[3] = ED1_q_b[3]_PORT_B_data_out[0];


--ZC1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10]
--register power-up is low

ZC1_F_pc[10] = DFFEAS(ZC1L662, CLOCK_50, !Z1_r_sync_rst,  , ZC1_W_valid,  ,  , ZC1_R_ctrl_exception,  );


--ZC1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9]
--register power-up is low

ZC1_F_pc[9] = DFFEAS(ZC1L661, CLOCK_50, !Z1_r_sync_rst,  , ZC1_W_valid,  ,  , ZC1_R_ctrl_exception,  );


--ZC1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11]
--register power-up is low

ZC1_F_pc[11] = DFFEAS(ZC1L663, CLOCK_50, !Z1_r_sync_rst,  , ZC1_W_valid,  ,  , ZC1_R_ctrl_exception,  );


--ZC1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57
ZC1L110_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[0]) ) + ( ZC1_E_src1[0] ) + ( ZC1L119 );
ZC1L110 = SUM(ZC1L110_adder_eqn);

--ZC1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58
ZC1L111_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[0]) ) + ( ZC1_E_src1[0] ) + ( ZC1L119 );
ZC1L111 = CARRY(ZC1L111_adder_eqn);


--DC2_address_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[1]
--register power-up is low

DC2_address_reg[1] = DFFEAS(DC2L13, CLOCK_50, !Z1_r_sync_rst,  ,  , VCC,  ,  , !DC2_use_reg);


--SC5L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~1
SC5L2_adder_eqn = ( (!XB5L1 & (((SC5_burst_uncompress_address_offset[1])))) # (XB5L1 & ((!YB5_mem_used[0] & ((SC5_burst_uncompress_address_offset[1]))) # (YB5_mem_used[0] & (YB5_mem[0][19])))) ) + ( YB5_mem[0][45] ) + ( SC5L7 );
SC5L2 = SUM(SC5L2_adder_eqn);


--ZC1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]
--register power-up is low

ZC1_av_ld_byte0_data[1] = DFFEAS(LC1L6, CLOCK_50, !Z1_r_sync_rst,  , ZC1L854, ZC1_av_ld_byte1_data[1],  ,  , ZC1L944);


--ZC1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1]
--register power-up is low

ZC1_W_alu_result[1] = DFFEAS(ZC1L305, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]
--register power-up is low

ZC1_av_ld_byte0_data[2] = DFFEAS(LC1L9, CLOCK_50, !Z1_r_sync_rst,  , ZC1L854, ZC1_av_ld_byte1_data[2],  ,  , ZC1L944);


--ZC1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]
--register power-up is low

ZC1_av_ld_byte0_data[3] = DFFEAS(LC1L12, CLOCK_50, !Z1_r_sync_rst,  , ZC1L854, ZC1_av_ld_byte1_data[3],  ,  , ZC1L944);


--ZC1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4]
--register power-up is low

ZC1_av_ld_byte0_data[4] = DFFEAS(LC1L15, CLOCK_50, !Z1_r_sync_rst,  , ZC1L854, ZC1_av_ld_byte1_data[4],  ,  , ZC1L944);


--ZC1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]
--register power-up is low

ZC1_av_ld_byte0_data[5] = DFFEAS(LC1L19, CLOCK_50, !Z1_r_sync_rst,  , ZC1L854, ZC1_av_ld_byte1_data[5],  ,  , ZC1L944);


--ZC1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]
--register power-up is low

ZC1_av_ld_byte0_data[6] = DFFEAS(LC1L22, CLOCK_50, !Z1_r_sync_rst,  , ZC1L854, ZC1_av_ld_byte1_data[6],  ,  , ZC1L944);


--ZC1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]
--register power-up is low

ZC1_av_ld_byte0_data[7] = DFFEAS(LC1L26, CLOCK_50, !Z1_r_sync_rst,  , ZC1L854, ZC1_av_ld_byte1_data[7],  ,  , ZC1L944);


--DB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]
--register power-up is low

DB1_count[0] = AMPP_FUNCTION(A1L18, DB1L16, !A1L10, !A1L16, DB1L57);


--DB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]
--register power-up is low

DB1_td_shift[10] = AMPP_FUNCTION(A1L18, A1L19, !A1L10, !A1L16, DB1L57);


--DB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]
--register power-up is low

DB1_count[8] = AMPP_FUNCTION(A1L18, DB1_count[7], !A1L10, !A1L16, DB1L57);


--VD1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]
--register power-up is low

VD1_sr[3] = DFFEAS(VD1L59, A1L44,  ,  , VD1L15,  ,  , VD1L14,  );


--HD1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]
--register power-up is low

HD1_break_readreg[1] = DFFEAS(UD1_jdo[1], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--SD1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]
--register power-up is low

SD1_MonAReg[2] = DFFEAS(SD1L7, CLOCK_50,  ,  , UD1L49, UD1_jdo[26],  ,  , UD1_take_action_ocimem_a);


--SD1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]
--register power-up is low

SD1_MonAReg[4] = DFFEAS(SD1L11, CLOCK_50,  ,  , UD1L49, UD1_jdo[28],  ,  , UD1_take_action_ocimem_a);


--SD1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]
--register power-up is low

SD1_MonAReg[3] = DFFEAS(SD1L15, CLOCK_50,  ,  , UD1L49, UD1_jdo[27],  ,  , UD1_take_action_ocimem_a);


--DE1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[0]_PORT_A_data_in = SD1L133;
DE1_q_a[0]_PORT_A_data_in_reg = DFFE(DE1_q_a[0]_PORT_A_data_in, DE1_q_a[0]_clock_0, , , DE1_q_a[0]_clock_enable_0);
DE1_q_a[0]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[0]_PORT_A_address_reg = DFFE(DE1_q_a[0]_PORT_A_address, DE1_q_a[0]_clock_0, , , DE1_q_a[0]_clock_enable_0);
DE1_q_a[0]_PORT_A_write_enable = SD1L165;
DE1_q_a[0]_PORT_A_write_enable_reg = DFFE(DE1_q_a[0]_PORT_A_write_enable, DE1_q_a[0]_clock_0, , , DE1_q_a[0]_clock_enable_0);
DE1_q_a[0]_PORT_A_read_enable = !SD1L165;
DE1_q_a[0]_PORT_A_read_enable_reg = DFFE(DE1_q_a[0]_PORT_A_read_enable, DE1_q_a[0]_clock_0, , , DE1_q_a[0]_clock_enable_0);
DE1_q_a[0]_PORT_A_byte_mask = SD1L128;
DE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[0]_PORT_A_byte_mask, DE1_q_a[0]_clock_0, , , DE1_q_a[0]_clock_enable_0);
DE1_q_a[0]_clock_0 = CLOCK_50;
DE1_q_a[0]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[0]_PORT_A_data_out = MEMORY(DE1_q_a[0]_PORT_A_data_in_reg, , DE1_q_a[0]_PORT_A_address_reg, , DE1_q_a[0]_PORT_A_write_enable_reg, DE1_q_a[0]_PORT_A_read_enable_reg, , , DE1_q_a[0]_PORT_A_byte_mask_reg, , DE1_q_a[0]_clock_0, , DE1_q_a[0]_clock_enable_0, , , , , );
DE1_q_a[0] = DE1_q_a[0]_PORT_A_data_out[0];


--ZC1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]
--register power-up is low

ZC1_E_shift_rot_cnt[4] = DFFEAS(ZC1L189, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src2[4],  ,  , ZC1_E_new_inst);


--ZC1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3]
--register power-up is low

ZC1_E_shift_rot_cnt[3] = DFFEAS(ZC1L190, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src2[3],  ,  , ZC1_E_new_inst);


--ZC1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2]
--register power-up is low

ZC1_E_shift_rot_cnt[2] = DFFEAS(ZC1L191, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src2[2],  ,  , ZC1_E_new_inst);


--ZC1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1]
--register power-up is low

ZC1_E_shift_rot_cnt[1] = DFFEAS(ZC1L192, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src2[1],  ,  , ZC1_E_new_inst);


--ZC1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]
--register power-up is low

ZC1_E_shift_rot_cnt[0] = DFFEAS(ZC1_E_src2[0], CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1L387,  ,  , !ZC1_E_new_inst);


--EE1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[0]_PORT_A_data_in = DC2L39;
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(DC2L57, DC2L58, DC2L59, DC2L60, DC2L61, DC2L62, DC2L63, DC2L64, DC2L65, DC2L66, DC2L67);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = XB5L6;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !XB5L6;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = DC2L55;
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = CLOCK_50;
EE1_q_a[0]_clock_enable_0 = !Z1_r_early_rst;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[0] = EE1_q_a[0]_PORT_A_data_out[0];


--DC1_data_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[0]
--register power-up is low

DC1_data_reg[0] = DFFEAS(DC1L20, CLOCK_50, !Z1_r_sync_rst,  , XB5_rp_valid,  ,  , DC1L2,  );


--ZB1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]
--register power-up is low

ZB1_av_readdata_pre[0] = DFFEAS(T1_ien_AF, CLOCK_50, !Z1_r_sync_rst,  ,  , NB2_q_b[0],  ,  , T1_read_0);


--ZC1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61
ZC1L114_adder_eqn = ( ZC1_E_alu_sub ) + ( GND ) + ( ZC1L123 );
ZC1L114 = SUM(ZC1L114_adder_eqn);


--ZC1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27]
--register power-up is low

ZC1_E_src2[27] = DFFEAS(ZC1L733, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L738,  );


--ZC1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27]
--register power-up is low

ZC1_E_src1[27] = DFFEAS(ED1_q_b[27], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L490,  );


--ZC1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26]
--register power-up is low

ZC1_E_src2[26] = DFFEAS(ZC1L732, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L738,  );


--ZC1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26]
--register power-up is low

ZC1_E_src1[26] = DFFEAS(ED1_q_b[26], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L490,  );


--ZC1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]
--register power-up is low

ZC1_E_src1[1] = DFFEAS(ED1_q_b[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L490,  );


--ZC1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25]
--register power-up is low

ZC1_E_src2[25] = DFFEAS(ZC1L731, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L738,  );


--ZC1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25]
--register power-up is low

ZC1_E_src1[25] = DFFEAS(ED1_q_b[25], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L490,  );


--ZC1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31]
--register power-up is low

ZC1_E_src1[31] = DFFEAS(ED1_q_b[31], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L490,  );


--ZC1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30]
--register power-up is low

ZC1_E_src2[30] = DFFEAS(ZC1L736, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L738,  );


--ZC1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]
--register power-up is low

ZC1_E_src1[30] = DFFEAS(ED1_q_b[30], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L490,  );


--ZC1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29]
--register power-up is low

ZC1_E_src2[29] = DFFEAS(ZC1L735, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L738,  );


--ZC1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29]
--register power-up is low

ZC1_E_src1[29] = DFFEAS(ED1_q_b[29], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L490,  );


--ZC1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28]
--register power-up is low

ZC1_E_src2[28] = DFFEAS(ZC1L734, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L738,  );


--ZC1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]
--register power-up is low

ZC1_E_src1[28] = DFFEAS(ED1_q_b[28], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L490,  );


--ZC1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16]
--register power-up is low

ZC1_E_src2[16] = DFFEAS(ZC1L722, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L738,  );


--ZC1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16]
--register power-up is low

ZC1_E_src1[16] = DFFEAS(ED1_q_b[16], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L490,  );


--ZC1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]
--register power-up is low

ZC1_E_src2[15] = DFFEAS(ZC1_D_iw[21], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[15],  , ZC1L508, !ZC1_R_src2_use_imm);


--ZC1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15]
--register power-up is low

ZC1_E_src1[15] = DFFEAS(ED1_q_b[15], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L490,  );


--ZC1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18]
--register power-up is low

ZC1_E_src2[18] = DFFEAS(ZC1L724, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L738,  );


--ZC1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18]
--register power-up is low

ZC1_E_src1[18] = DFFEAS(ED1_q_b[18], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L490,  );


--ZC1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17]
--register power-up is low

ZC1_E_src2[17] = DFFEAS(ZC1L723, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L738,  );


--ZC1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]
--register power-up is low

ZC1_E_src1[17] = DFFEAS(ED1_q_b[17], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L490,  );


--ZC1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20]
--register power-up is low

ZC1_E_src2[20] = DFFEAS(ZC1L726, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L738,  );


--ZC1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20]
--register power-up is low

ZC1_E_src1[20] = DFFEAS(ED1_q_b[20], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L490,  );


--ZC1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19]
--register power-up is low

ZC1_E_src2[19] = DFFEAS(ZC1L725, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L738,  );


--ZC1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19]
--register power-up is low

ZC1_E_src1[19] = DFFEAS(ED1_q_b[19], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L490,  );


--ZC1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]
--register power-up is low

ZC1_E_src1[0] = DFFEAS(ED1_q_b[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L490,  );


--ZC1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24]
--register power-up is low

ZC1_E_src2[24] = DFFEAS(ZC1L730, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L738,  );


--ZC1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24]
--register power-up is low

ZC1_E_src1[24] = DFFEAS(ED1_q_b[24], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L490,  );


--ZC1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23]
--register power-up is low

ZC1_E_src2[23] = DFFEAS(ZC1L729, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L738,  );


--ZC1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23]
--register power-up is low

ZC1_E_src1[23] = DFFEAS(ED1_q_b[23], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L490,  );


--ZC1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22]
--register power-up is low

ZC1_E_src2[22] = DFFEAS(ZC1L728, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L738,  );


--ZC1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22]
--register power-up is low

ZC1_E_src1[22] = DFFEAS(ED1_q_b[22], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L490,  );


--ZC1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21]
--register power-up is low

ZC1_E_src2[21] = DFFEAS(ZC1L727, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L738,  );


--ZC1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21]
--register power-up is low

ZC1_E_src1[21] = DFFEAS(ED1_q_b[21], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L490,  );


--ZC1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg
--register power-up is low

ZC1_W_estatus_reg = DFFEAS(ZC1L792, CLOCK_50, !Z1_r_sync_rst,  , ZC1_E_valid_from_R, ZC1_W_status_reg_pie,  ,  , ZC1_R_ctrl_exception);


--ZC1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]
--register power-up is low

ZC1_E_shift_rot_result[0] = DFFEAS(ZC1L426, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[0],  ,  , ZC1_E_new_inst);


--EE1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[6]_PORT_A_data_in = DC2L45;
EE1_q_a[6]_PORT_A_data_in_reg = DFFE(EE1_q_a[6]_PORT_A_data_in, EE1_q_a[6]_clock_0, , , EE1_q_a[6]_clock_enable_0);
EE1_q_a[6]_PORT_A_address = BUS(DC2L57, DC2L58, DC2L59, DC2L60, DC2L61, DC2L62, DC2L63, DC2L64, DC2L65, DC2L66, DC2L67);
EE1_q_a[6]_PORT_A_address_reg = DFFE(EE1_q_a[6]_PORT_A_address, EE1_q_a[6]_clock_0, , , EE1_q_a[6]_clock_enable_0);
EE1_q_a[6]_PORT_A_write_enable = XB5L6;
EE1_q_a[6]_PORT_A_write_enable_reg = DFFE(EE1_q_a[6]_PORT_A_write_enable, EE1_q_a[6]_clock_0, , , EE1_q_a[6]_clock_enable_0);
EE1_q_a[6]_PORT_A_read_enable = !XB5L6;
EE1_q_a[6]_PORT_A_read_enable_reg = DFFE(EE1_q_a[6]_PORT_A_read_enable, EE1_q_a[6]_clock_0, , , EE1_q_a[6]_clock_enable_0);
EE1_q_a[6]_PORT_A_byte_mask = DC2L55;
EE1_q_a[6]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[6]_PORT_A_byte_mask, EE1_q_a[6]_clock_0, , , EE1_q_a[6]_clock_enable_0);
EE1_q_a[6]_clock_0 = CLOCK_50;
EE1_q_a[6]_clock_enable_0 = !Z1_r_early_rst;
EE1_q_a[6]_PORT_A_data_out = MEMORY(EE1_q_a[6]_PORT_A_data_in_reg, , EE1_q_a[6]_PORT_A_address_reg, , EE1_q_a[6]_PORT_A_write_enable_reg, EE1_q_a[6]_PORT_A_read_enable_reg, , , EE1_q_a[6]_PORT_A_byte_mask_reg, , EE1_q_a[6]_clock_0, , EE1_q_a[6]_clock_enable_0, , , , , );
EE1_q_a[6] = EE1_q_a[6]_PORT_A_data_out[0];


--EE1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[7]_PORT_A_data_in = DC2L46;
EE1_q_a[7]_PORT_A_data_in_reg = DFFE(EE1_q_a[7]_PORT_A_data_in, EE1_q_a[7]_clock_0, , , EE1_q_a[7]_clock_enable_0);
EE1_q_a[7]_PORT_A_address = BUS(DC2L57, DC2L58, DC2L59, DC2L60, DC2L61, DC2L62, DC2L63, DC2L64, DC2L65, DC2L66, DC2L67);
EE1_q_a[7]_PORT_A_address_reg = DFFE(EE1_q_a[7]_PORT_A_address, EE1_q_a[7]_clock_0, , , EE1_q_a[7]_clock_enable_0);
EE1_q_a[7]_PORT_A_write_enable = XB5L6;
EE1_q_a[7]_PORT_A_write_enable_reg = DFFE(EE1_q_a[7]_PORT_A_write_enable, EE1_q_a[7]_clock_0, , , EE1_q_a[7]_clock_enable_0);
EE1_q_a[7]_PORT_A_read_enable = !XB5L6;
EE1_q_a[7]_PORT_A_read_enable_reg = DFFE(EE1_q_a[7]_PORT_A_read_enable, EE1_q_a[7]_clock_0, , , EE1_q_a[7]_clock_enable_0);
EE1_q_a[7]_PORT_A_byte_mask = DC2L55;
EE1_q_a[7]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[7]_PORT_A_byte_mask, EE1_q_a[7]_clock_0, , , EE1_q_a[7]_clock_enable_0);
EE1_q_a[7]_clock_0 = CLOCK_50;
EE1_q_a[7]_clock_enable_0 = !Z1_r_early_rst;
EE1_q_a[7]_PORT_A_data_out = MEMORY(EE1_q_a[7]_PORT_A_data_in_reg, , EE1_q_a[7]_PORT_A_address_reg, , EE1_q_a[7]_PORT_A_write_enable_reg, EE1_q_a[7]_PORT_A_read_enable_reg, , , EE1_q_a[7]_PORT_A_byte_mask_reg, , EE1_q_a[7]_clock_0, , EE1_q_a[7]_clock_enable_0, , , , , );
EE1_q_a[7] = EE1_q_a[7]_PORT_A_data_out[0];


--EE1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[8]_PORT_A_data_in = DC2L47;
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(DC2L57, DC2L58, DC2L59, DC2L60, DC2L61, DC2L62, DC2L63, DC2L64, DC2L65, DC2L66, DC2L67);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = XB5L6;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !XB5L6;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = DC2L56;
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = CLOCK_50;
EE1_q_a[8]_clock_enable_0 = !Z1_r_early_rst;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[8] = EE1_q_a[8]_PORT_A_data_out[0];


--EE1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[9]_PORT_A_data_in = DC2L48;
EE1_q_a[9]_PORT_A_data_in_reg = DFFE(EE1_q_a[9]_PORT_A_data_in, EE1_q_a[9]_clock_0, , , EE1_q_a[9]_clock_enable_0);
EE1_q_a[9]_PORT_A_address = BUS(DC2L57, DC2L58, DC2L59, DC2L60, DC2L61, DC2L62, DC2L63, DC2L64, DC2L65, DC2L66, DC2L67);
EE1_q_a[9]_PORT_A_address_reg = DFFE(EE1_q_a[9]_PORT_A_address, EE1_q_a[9]_clock_0, , , EE1_q_a[9]_clock_enable_0);
EE1_q_a[9]_PORT_A_write_enable = XB5L6;
EE1_q_a[9]_PORT_A_write_enable_reg = DFFE(EE1_q_a[9]_PORT_A_write_enable, EE1_q_a[9]_clock_0, , , EE1_q_a[9]_clock_enable_0);
EE1_q_a[9]_PORT_A_read_enable = !XB5L6;
EE1_q_a[9]_PORT_A_read_enable_reg = DFFE(EE1_q_a[9]_PORT_A_read_enable, EE1_q_a[9]_clock_0, , , EE1_q_a[9]_clock_enable_0);
EE1_q_a[9]_PORT_A_byte_mask = DC2L56;
EE1_q_a[9]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[9]_PORT_A_byte_mask, EE1_q_a[9]_clock_0, , , EE1_q_a[9]_clock_enable_0);
EE1_q_a[9]_clock_0 = CLOCK_50;
EE1_q_a[9]_clock_enable_0 = !Z1_r_early_rst;
EE1_q_a[9]_PORT_A_data_out = MEMORY(EE1_q_a[9]_PORT_A_data_in_reg, , EE1_q_a[9]_PORT_A_address_reg, , EE1_q_a[9]_PORT_A_write_enable_reg, EE1_q_a[9]_PORT_A_read_enable_reg, , , EE1_q_a[9]_PORT_A_byte_mask_reg, , EE1_q_a[9]_clock_0, , EE1_q_a[9]_clock_enable_0, , , , , );
EE1_q_a[9] = EE1_q_a[9]_PORT_A_data_out[0];


--EE1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[10]_PORT_A_data_in = DC2L49;
EE1_q_a[10]_PORT_A_data_in_reg = DFFE(EE1_q_a[10]_PORT_A_data_in, EE1_q_a[10]_clock_0, , , EE1_q_a[10]_clock_enable_0);
EE1_q_a[10]_PORT_A_address = BUS(DC2L57, DC2L58, DC2L59, DC2L60, DC2L61, DC2L62, DC2L63, DC2L64, DC2L65, DC2L66, DC2L67);
EE1_q_a[10]_PORT_A_address_reg = DFFE(EE1_q_a[10]_PORT_A_address, EE1_q_a[10]_clock_0, , , EE1_q_a[10]_clock_enable_0);
EE1_q_a[10]_PORT_A_write_enable = XB5L6;
EE1_q_a[10]_PORT_A_write_enable_reg = DFFE(EE1_q_a[10]_PORT_A_write_enable, EE1_q_a[10]_clock_0, , , EE1_q_a[10]_clock_enable_0);
EE1_q_a[10]_PORT_A_read_enable = !XB5L6;
EE1_q_a[10]_PORT_A_read_enable_reg = DFFE(EE1_q_a[10]_PORT_A_read_enable, EE1_q_a[10]_clock_0, , , EE1_q_a[10]_clock_enable_0);
EE1_q_a[10]_PORT_A_byte_mask = DC2L56;
EE1_q_a[10]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[10]_PORT_A_byte_mask, EE1_q_a[10]_clock_0, , , EE1_q_a[10]_clock_enable_0);
EE1_q_a[10]_clock_0 = CLOCK_50;
EE1_q_a[10]_clock_enable_0 = !Z1_r_early_rst;
EE1_q_a[10]_PORT_A_data_out = MEMORY(EE1_q_a[10]_PORT_A_data_in_reg, , EE1_q_a[10]_PORT_A_address_reg, , EE1_q_a[10]_PORT_A_write_enable_reg, EE1_q_a[10]_PORT_A_read_enable_reg, , , EE1_q_a[10]_PORT_A_byte_mask_reg, , EE1_q_a[10]_clock_0, , EE1_q_a[10]_clock_enable_0, , , , , );
EE1_q_a[10] = EE1_q_a[10]_PORT_A_data_out[0];


--EE1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[11]_PORT_A_data_in = DC2L50;
EE1_q_a[11]_PORT_A_data_in_reg = DFFE(EE1_q_a[11]_PORT_A_data_in, EE1_q_a[11]_clock_0, , , EE1_q_a[11]_clock_enable_0);
EE1_q_a[11]_PORT_A_address = BUS(DC2L57, DC2L58, DC2L59, DC2L60, DC2L61, DC2L62, DC2L63, DC2L64, DC2L65, DC2L66, DC2L67);
EE1_q_a[11]_PORT_A_address_reg = DFFE(EE1_q_a[11]_PORT_A_address, EE1_q_a[11]_clock_0, , , EE1_q_a[11]_clock_enable_0);
EE1_q_a[11]_PORT_A_write_enable = XB5L6;
EE1_q_a[11]_PORT_A_write_enable_reg = DFFE(EE1_q_a[11]_PORT_A_write_enable, EE1_q_a[11]_clock_0, , , EE1_q_a[11]_clock_enable_0);
EE1_q_a[11]_PORT_A_read_enable = !XB5L6;
EE1_q_a[11]_PORT_A_read_enable_reg = DFFE(EE1_q_a[11]_PORT_A_read_enable, EE1_q_a[11]_clock_0, , , EE1_q_a[11]_clock_enable_0);
EE1_q_a[11]_PORT_A_byte_mask = DC2L56;
EE1_q_a[11]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[11]_PORT_A_byte_mask, EE1_q_a[11]_clock_0, , , EE1_q_a[11]_clock_enable_0);
EE1_q_a[11]_clock_0 = CLOCK_50;
EE1_q_a[11]_clock_enable_0 = !Z1_r_early_rst;
EE1_q_a[11]_PORT_A_data_out = MEMORY(EE1_q_a[11]_PORT_A_data_in_reg, , EE1_q_a[11]_PORT_A_address_reg, , EE1_q_a[11]_PORT_A_write_enable_reg, EE1_q_a[11]_PORT_A_read_enable_reg, , , EE1_q_a[11]_PORT_A_byte_mask_reg, , EE1_q_a[11]_clock_0, , EE1_q_a[11]_clock_enable_0, , , , , );
EE1_q_a[11] = EE1_q_a[11]_PORT_A_data_out[0];


--DC1_data_reg[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[11]
--register power-up is low

DC1_data_reg[11] = DFFEAS(DC1L21, CLOCK_50, !Z1_r_sync_rst,  , XB5_rp_valid,  ,  , DC1L2,  );


--EE1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[12]_PORT_A_data_in = DC2L51;
EE1_q_a[12]_PORT_A_data_in_reg = DFFE(EE1_q_a[12]_PORT_A_data_in, EE1_q_a[12]_clock_0, , , EE1_q_a[12]_clock_enable_0);
EE1_q_a[12]_PORT_A_address = BUS(DC2L57, DC2L58, DC2L59, DC2L60, DC2L61, DC2L62, DC2L63, DC2L64, DC2L65, DC2L66, DC2L67);
EE1_q_a[12]_PORT_A_address_reg = DFFE(EE1_q_a[12]_PORT_A_address, EE1_q_a[12]_clock_0, , , EE1_q_a[12]_clock_enable_0);
EE1_q_a[12]_PORT_A_write_enable = XB5L6;
EE1_q_a[12]_PORT_A_write_enable_reg = DFFE(EE1_q_a[12]_PORT_A_write_enable, EE1_q_a[12]_clock_0, , , EE1_q_a[12]_clock_enable_0);
EE1_q_a[12]_PORT_A_read_enable = !XB5L6;
EE1_q_a[12]_PORT_A_read_enable_reg = DFFE(EE1_q_a[12]_PORT_A_read_enable, EE1_q_a[12]_clock_0, , , EE1_q_a[12]_clock_enable_0);
EE1_q_a[12]_PORT_A_byte_mask = DC2L56;
EE1_q_a[12]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[12]_PORT_A_byte_mask, EE1_q_a[12]_clock_0, , , EE1_q_a[12]_clock_enable_0);
EE1_q_a[12]_clock_0 = CLOCK_50;
EE1_q_a[12]_clock_enable_0 = !Z1_r_early_rst;
EE1_q_a[12]_PORT_A_data_out = MEMORY(EE1_q_a[12]_PORT_A_data_in_reg, , EE1_q_a[12]_PORT_A_address_reg, , EE1_q_a[12]_PORT_A_write_enable_reg, EE1_q_a[12]_PORT_A_read_enable_reg, , , EE1_q_a[12]_PORT_A_byte_mask_reg, , EE1_q_a[12]_clock_0, , EE1_q_a[12]_clock_enable_0, , , , , );
EE1_q_a[12] = EE1_q_a[12]_PORT_A_data_out[0];


--DC1_data_reg[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[12]
--register power-up is low

DC1_data_reg[12] = DFFEAS(DC1L22, CLOCK_50, !Z1_r_sync_rst,  , XB5_rp_valid,  ,  , DC1L2,  );


--EE1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[13]_PORT_A_data_in = DC2L52;
EE1_q_a[13]_PORT_A_data_in_reg = DFFE(EE1_q_a[13]_PORT_A_data_in, EE1_q_a[13]_clock_0, , , EE1_q_a[13]_clock_enable_0);
EE1_q_a[13]_PORT_A_address = BUS(DC2L57, DC2L58, DC2L59, DC2L60, DC2L61, DC2L62, DC2L63, DC2L64, DC2L65, DC2L66, DC2L67);
EE1_q_a[13]_PORT_A_address_reg = DFFE(EE1_q_a[13]_PORT_A_address, EE1_q_a[13]_clock_0, , , EE1_q_a[13]_clock_enable_0);
EE1_q_a[13]_PORT_A_write_enable = XB5L6;
EE1_q_a[13]_PORT_A_write_enable_reg = DFFE(EE1_q_a[13]_PORT_A_write_enable, EE1_q_a[13]_clock_0, , , EE1_q_a[13]_clock_enable_0);
EE1_q_a[13]_PORT_A_read_enable = !XB5L6;
EE1_q_a[13]_PORT_A_read_enable_reg = DFFE(EE1_q_a[13]_PORT_A_read_enable, EE1_q_a[13]_clock_0, , , EE1_q_a[13]_clock_enable_0);
EE1_q_a[13]_PORT_A_byte_mask = DC2L56;
EE1_q_a[13]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[13]_PORT_A_byte_mask, EE1_q_a[13]_clock_0, , , EE1_q_a[13]_clock_enable_0);
EE1_q_a[13]_clock_0 = CLOCK_50;
EE1_q_a[13]_clock_enable_0 = !Z1_r_early_rst;
EE1_q_a[13]_PORT_A_data_out = MEMORY(EE1_q_a[13]_PORT_A_data_in_reg, , EE1_q_a[13]_PORT_A_address_reg, , EE1_q_a[13]_PORT_A_write_enable_reg, EE1_q_a[13]_PORT_A_read_enable_reg, , , EE1_q_a[13]_PORT_A_byte_mask_reg, , EE1_q_a[13]_clock_0, , EE1_q_a[13]_clock_enable_0, , , , , );
EE1_q_a[13] = EE1_q_a[13]_PORT_A_data_out[0];


--DC1_data_reg[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[13]
--register power-up is low

DC1_data_reg[13] = DFFEAS(DC1L23, CLOCK_50, !Z1_r_sync_rst,  , XB5_rp_valid,  ,  , DC1L2,  );


--EE1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[14]_PORT_A_data_in = DC2L53;
EE1_q_a[14]_PORT_A_data_in_reg = DFFE(EE1_q_a[14]_PORT_A_data_in, EE1_q_a[14]_clock_0, , , EE1_q_a[14]_clock_enable_0);
EE1_q_a[14]_PORT_A_address = BUS(DC2L57, DC2L58, DC2L59, DC2L60, DC2L61, DC2L62, DC2L63, DC2L64, DC2L65, DC2L66, DC2L67);
EE1_q_a[14]_PORT_A_address_reg = DFFE(EE1_q_a[14]_PORT_A_address, EE1_q_a[14]_clock_0, , , EE1_q_a[14]_clock_enable_0);
EE1_q_a[14]_PORT_A_write_enable = XB5L6;
EE1_q_a[14]_PORT_A_write_enable_reg = DFFE(EE1_q_a[14]_PORT_A_write_enable, EE1_q_a[14]_clock_0, , , EE1_q_a[14]_clock_enable_0);
EE1_q_a[14]_PORT_A_read_enable = !XB5L6;
EE1_q_a[14]_PORT_A_read_enable_reg = DFFE(EE1_q_a[14]_PORT_A_read_enable, EE1_q_a[14]_clock_0, , , EE1_q_a[14]_clock_enable_0);
EE1_q_a[14]_PORT_A_byte_mask = DC2L56;
EE1_q_a[14]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[14]_PORT_A_byte_mask, EE1_q_a[14]_clock_0, , , EE1_q_a[14]_clock_enable_0);
EE1_q_a[14]_clock_0 = CLOCK_50;
EE1_q_a[14]_clock_enable_0 = !Z1_r_early_rst;
EE1_q_a[14]_PORT_A_data_out = MEMORY(EE1_q_a[14]_PORT_A_data_in_reg, , EE1_q_a[14]_PORT_A_address_reg, , EE1_q_a[14]_PORT_A_write_enable_reg, EE1_q_a[14]_PORT_A_read_enable_reg, , , EE1_q_a[14]_PORT_A_byte_mask_reg, , EE1_q_a[14]_clock_0, , EE1_q_a[14]_clock_enable_0, , , , , );
EE1_q_a[14] = EE1_q_a[14]_PORT_A_data_out[0];


--DC1_data_reg[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[14]
--register power-up is low

DC1_data_reg[14] = DFFEAS(DC1L24, CLOCK_50, !Z1_r_sync_rst,  , XB5_rp_valid,  ,  , DC1L2,  );


--EE1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[15]_PORT_A_data_in = DC2L54;
EE1_q_a[15]_PORT_A_data_in_reg = DFFE(EE1_q_a[15]_PORT_A_data_in, EE1_q_a[15]_clock_0, , , EE1_q_a[15]_clock_enable_0);
EE1_q_a[15]_PORT_A_address = BUS(DC2L57, DC2L58, DC2L59, DC2L60, DC2L61, DC2L62, DC2L63, DC2L64, DC2L65, DC2L66, DC2L67);
EE1_q_a[15]_PORT_A_address_reg = DFFE(EE1_q_a[15]_PORT_A_address, EE1_q_a[15]_clock_0, , , EE1_q_a[15]_clock_enable_0);
EE1_q_a[15]_PORT_A_write_enable = XB5L6;
EE1_q_a[15]_PORT_A_write_enable_reg = DFFE(EE1_q_a[15]_PORT_A_write_enable, EE1_q_a[15]_clock_0, , , EE1_q_a[15]_clock_enable_0);
EE1_q_a[15]_PORT_A_read_enable = !XB5L6;
EE1_q_a[15]_PORT_A_read_enable_reg = DFFE(EE1_q_a[15]_PORT_A_read_enable, EE1_q_a[15]_clock_0, , , EE1_q_a[15]_clock_enable_0);
EE1_q_a[15]_PORT_A_byte_mask = DC2L56;
EE1_q_a[15]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[15]_PORT_A_byte_mask, EE1_q_a[15]_clock_0, , , EE1_q_a[15]_clock_enable_0);
EE1_q_a[15]_clock_0 = CLOCK_50;
EE1_q_a[15]_clock_enable_0 = !Z1_r_early_rst;
EE1_q_a[15]_PORT_A_data_out = MEMORY(EE1_q_a[15]_PORT_A_data_in_reg, , EE1_q_a[15]_PORT_A_address_reg, , EE1_q_a[15]_PORT_A_write_enable_reg, EE1_q_a[15]_PORT_A_read_enable_reg, , , EE1_q_a[15]_PORT_A_byte_mask_reg, , EE1_q_a[15]_clock_0, , EE1_q_a[15]_clock_enable_0, , , , , );
EE1_q_a[15] = EE1_q_a[15]_PORT_A_data_out[0];


--DC1_data_reg[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[15]
--register power-up is low

DC1_data_reg[15] = DFFEAS(DC1L25, CLOCK_50, !Z1_r_sync_rst,  , XB5_rp_valid,  ,  , DC1L2,  );


--EE1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[1]_PORT_A_data_in = DC2L40;
EE1_q_a[1]_PORT_A_data_in_reg = DFFE(EE1_q_a[1]_PORT_A_data_in, EE1_q_a[1]_clock_0, , , EE1_q_a[1]_clock_enable_0);
EE1_q_a[1]_PORT_A_address = BUS(DC2L57, DC2L58, DC2L59, DC2L60, DC2L61, DC2L62, DC2L63, DC2L64, DC2L65, DC2L66, DC2L67);
EE1_q_a[1]_PORT_A_address_reg = DFFE(EE1_q_a[1]_PORT_A_address, EE1_q_a[1]_clock_0, , , EE1_q_a[1]_clock_enable_0);
EE1_q_a[1]_PORT_A_write_enable = XB5L6;
EE1_q_a[1]_PORT_A_write_enable_reg = DFFE(EE1_q_a[1]_PORT_A_write_enable, EE1_q_a[1]_clock_0, , , EE1_q_a[1]_clock_enable_0);
EE1_q_a[1]_PORT_A_read_enable = !XB5L6;
EE1_q_a[1]_PORT_A_read_enable_reg = DFFE(EE1_q_a[1]_PORT_A_read_enable, EE1_q_a[1]_clock_0, , , EE1_q_a[1]_clock_enable_0);
EE1_q_a[1]_PORT_A_byte_mask = DC2L55;
EE1_q_a[1]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[1]_PORT_A_byte_mask, EE1_q_a[1]_clock_0, , , EE1_q_a[1]_clock_enable_0);
EE1_q_a[1]_clock_0 = CLOCK_50;
EE1_q_a[1]_clock_enable_0 = !Z1_r_early_rst;
EE1_q_a[1]_PORT_A_data_out = MEMORY(EE1_q_a[1]_PORT_A_data_in_reg, , EE1_q_a[1]_PORT_A_address_reg, , EE1_q_a[1]_PORT_A_write_enable_reg, EE1_q_a[1]_PORT_A_read_enable_reg, , , EE1_q_a[1]_PORT_A_byte_mask_reg, , EE1_q_a[1]_clock_0, , EE1_q_a[1]_clock_enable_0, , , , , );
EE1_q_a[1] = EE1_q_a[1]_PORT_A_data_out[0];


--DC1_data_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[1]
--register power-up is low

DC1_data_reg[1] = DFFEAS(DC1L26, CLOCK_50, !Z1_r_sync_rst,  , XB5_rp_valid,  ,  , DC1L2,  );


--EE1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[2]_PORT_A_data_in = DC2L41;
EE1_q_a[2]_PORT_A_data_in_reg = DFFE(EE1_q_a[2]_PORT_A_data_in, EE1_q_a[2]_clock_0, , , EE1_q_a[2]_clock_enable_0);
EE1_q_a[2]_PORT_A_address = BUS(DC2L57, DC2L58, DC2L59, DC2L60, DC2L61, DC2L62, DC2L63, DC2L64, DC2L65, DC2L66, DC2L67);
EE1_q_a[2]_PORT_A_address_reg = DFFE(EE1_q_a[2]_PORT_A_address, EE1_q_a[2]_clock_0, , , EE1_q_a[2]_clock_enable_0);
EE1_q_a[2]_PORT_A_write_enable = XB5L6;
EE1_q_a[2]_PORT_A_write_enable_reg = DFFE(EE1_q_a[2]_PORT_A_write_enable, EE1_q_a[2]_clock_0, , , EE1_q_a[2]_clock_enable_0);
EE1_q_a[2]_PORT_A_read_enable = !XB5L6;
EE1_q_a[2]_PORT_A_read_enable_reg = DFFE(EE1_q_a[2]_PORT_A_read_enable, EE1_q_a[2]_clock_0, , , EE1_q_a[2]_clock_enable_0);
EE1_q_a[2]_PORT_A_byte_mask = DC2L55;
EE1_q_a[2]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[2]_PORT_A_byte_mask, EE1_q_a[2]_clock_0, , , EE1_q_a[2]_clock_enable_0);
EE1_q_a[2]_clock_0 = CLOCK_50;
EE1_q_a[2]_clock_enable_0 = !Z1_r_early_rst;
EE1_q_a[2]_PORT_A_data_out = MEMORY(EE1_q_a[2]_PORT_A_data_in_reg, , EE1_q_a[2]_PORT_A_address_reg, , EE1_q_a[2]_PORT_A_write_enable_reg, EE1_q_a[2]_PORT_A_read_enable_reg, , , EE1_q_a[2]_PORT_A_byte_mask_reg, , EE1_q_a[2]_clock_0, , EE1_q_a[2]_clock_enable_0, , , , , );
EE1_q_a[2] = EE1_q_a[2]_PORT_A_data_out[0];


--DC1_data_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[2]
--register power-up is low

DC1_data_reg[2] = DFFEAS(DC1L27, CLOCK_50, !Z1_r_sync_rst,  , XB5_rp_valid,  ,  , DC1L2,  );


--EE1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[3]_PORT_A_data_in = DC2L42;
EE1_q_a[3]_PORT_A_data_in_reg = DFFE(EE1_q_a[3]_PORT_A_data_in, EE1_q_a[3]_clock_0, , , EE1_q_a[3]_clock_enable_0);
EE1_q_a[3]_PORT_A_address = BUS(DC2L57, DC2L58, DC2L59, DC2L60, DC2L61, DC2L62, DC2L63, DC2L64, DC2L65, DC2L66, DC2L67);
EE1_q_a[3]_PORT_A_address_reg = DFFE(EE1_q_a[3]_PORT_A_address, EE1_q_a[3]_clock_0, , , EE1_q_a[3]_clock_enable_0);
EE1_q_a[3]_PORT_A_write_enable = XB5L6;
EE1_q_a[3]_PORT_A_write_enable_reg = DFFE(EE1_q_a[3]_PORT_A_write_enable, EE1_q_a[3]_clock_0, , , EE1_q_a[3]_clock_enable_0);
EE1_q_a[3]_PORT_A_read_enable = !XB5L6;
EE1_q_a[3]_PORT_A_read_enable_reg = DFFE(EE1_q_a[3]_PORT_A_read_enable, EE1_q_a[3]_clock_0, , , EE1_q_a[3]_clock_enable_0);
EE1_q_a[3]_PORT_A_byte_mask = DC2L55;
EE1_q_a[3]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[3]_PORT_A_byte_mask, EE1_q_a[3]_clock_0, , , EE1_q_a[3]_clock_enable_0);
EE1_q_a[3]_clock_0 = CLOCK_50;
EE1_q_a[3]_clock_enable_0 = !Z1_r_early_rst;
EE1_q_a[3]_PORT_A_data_out = MEMORY(EE1_q_a[3]_PORT_A_data_in_reg, , EE1_q_a[3]_PORT_A_address_reg, , EE1_q_a[3]_PORT_A_write_enable_reg, EE1_q_a[3]_PORT_A_read_enable_reg, , , EE1_q_a[3]_PORT_A_byte_mask_reg, , EE1_q_a[3]_clock_0, , EE1_q_a[3]_clock_enable_0, , , , , );
EE1_q_a[3] = EE1_q_a[3]_PORT_A_data_out[0];


--DC1_data_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[3]
--register power-up is low

DC1_data_reg[3] = DFFEAS(DC1L28, CLOCK_50, !Z1_r_sync_rst,  , XB5_rp_valid,  ,  , DC1L2,  );


--EE1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[4]_PORT_A_data_in = DC2L43;
EE1_q_a[4]_PORT_A_data_in_reg = DFFE(EE1_q_a[4]_PORT_A_data_in, EE1_q_a[4]_clock_0, , , EE1_q_a[4]_clock_enable_0);
EE1_q_a[4]_PORT_A_address = BUS(DC2L57, DC2L58, DC2L59, DC2L60, DC2L61, DC2L62, DC2L63, DC2L64, DC2L65, DC2L66, DC2L67);
EE1_q_a[4]_PORT_A_address_reg = DFFE(EE1_q_a[4]_PORT_A_address, EE1_q_a[4]_clock_0, , , EE1_q_a[4]_clock_enable_0);
EE1_q_a[4]_PORT_A_write_enable = XB5L6;
EE1_q_a[4]_PORT_A_write_enable_reg = DFFE(EE1_q_a[4]_PORT_A_write_enable, EE1_q_a[4]_clock_0, , , EE1_q_a[4]_clock_enable_0);
EE1_q_a[4]_PORT_A_read_enable = !XB5L6;
EE1_q_a[4]_PORT_A_read_enable_reg = DFFE(EE1_q_a[4]_PORT_A_read_enable, EE1_q_a[4]_clock_0, , , EE1_q_a[4]_clock_enable_0);
EE1_q_a[4]_PORT_A_byte_mask = DC2L55;
EE1_q_a[4]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[4]_PORT_A_byte_mask, EE1_q_a[4]_clock_0, , , EE1_q_a[4]_clock_enable_0);
EE1_q_a[4]_clock_0 = CLOCK_50;
EE1_q_a[4]_clock_enable_0 = !Z1_r_early_rst;
EE1_q_a[4]_PORT_A_data_out = MEMORY(EE1_q_a[4]_PORT_A_data_in_reg, , EE1_q_a[4]_PORT_A_address_reg, , EE1_q_a[4]_PORT_A_write_enable_reg, EE1_q_a[4]_PORT_A_read_enable_reg, , , EE1_q_a[4]_PORT_A_byte_mask_reg, , EE1_q_a[4]_clock_0, , EE1_q_a[4]_clock_enable_0, , , , , );
EE1_q_a[4] = EE1_q_a[4]_PORT_A_data_out[0];


--DC1_data_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[4]
--register power-up is low

DC1_data_reg[4] = DFFEAS(DC1L29, CLOCK_50, !Z1_r_sync_rst,  , XB5_rp_valid,  ,  , DC1L2,  );


--EE1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[5]_PORT_A_data_in = DC2L44;
EE1_q_a[5]_PORT_A_data_in_reg = DFFE(EE1_q_a[5]_PORT_A_data_in, EE1_q_a[5]_clock_0, , , EE1_q_a[5]_clock_enable_0);
EE1_q_a[5]_PORT_A_address = BUS(DC2L57, DC2L58, DC2L59, DC2L60, DC2L61, DC2L62, DC2L63, DC2L64, DC2L65, DC2L66, DC2L67);
EE1_q_a[5]_PORT_A_address_reg = DFFE(EE1_q_a[5]_PORT_A_address, EE1_q_a[5]_clock_0, , , EE1_q_a[5]_clock_enable_0);
EE1_q_a[5]_PORT_A_write_enable = XB5L6;
EE1_q_a[5]_PORT_A_write_enable_reg = DFFE(EE1_q_a[5]_PORT_A_write_enable, EE1_q_a[5]_clock_0, , , EE1_q_a[5]_clock_enable_0);
EE1_q_a[5]_PORT_A_read_enable = !XB5L6;
EE1_q_a[5]_PORT_A_read_enable_reg = DFFE(EE1_q_a[5]_PORT_A_read_enable, EE1_q_a[5]_clock_0, , , EE1_q_a[5]_clock_enable_0);
EE1_q_a[5]_PORT_A_byte_mask = DC2L55;
EE1_q_a[5]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[5]_PORT_A_byte_mask, EE1_q_a[5]_clock_0, , , EE1_q_a[5]_clock_enable_0);
EE1_q_a[5]_clock_0 = CLOCK_50;
EE1_q_a[5]_clock_enable_0 = !Z1_r_early_rst;
EE1_q_a[5]_PORT_A_data_out = MEMORY(EE1_q_a[5]_PORT_A_data_in_reg, , EE1_q_a[5]_PORT_A_address_reg, , EE1_q_a[5]_PORT_A_write_enable_reg, EE1_q_a[5]_PORT_A_read_enable_reg, , , EE1_q_a[5]_PORT_A_byte_mask_reg, , EE1_q_a[5]_clock_0, , EE1_q_a[5]_clock_enable_0, , , , , );
EE1_q_a[5] = EE1_q_a[5]_PORT_A_data_out[0];


--DC1_data_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[5]
--register power-up is low

DC1_data_reg[5] = DFFEAS(DC1L30, CLOCK_50, !Z1_r_sync_rst,  , XB5_rp_valid,  ,  , DC1L2,  );


--DC1_data_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[9]
--register power-up is low

DC1_data_reg[9] = DFFEAS(DC1L31, CLOCK_50, !Z1_r_sync_rst,  , XB5_rp_valid,  ,  , DC1L2,  );


--ZC1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3]
--register power-up is low

ZC1_F_pc[3] = DFFEAS(ZC1L665, CLOCK_50, !Z1_r_sync_rst,  , ZC1_W_valid, VCC,  ,  , ZC1_R_ctrl_exception);


--ZC1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27]
--register power-up is low

ZC1_D_iw[27] = DFFEAS(ZC1L634, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  , ZC1L993,  );


--ZC1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28]
--register power-up is low

ZC1_D_iw[28] = DFFEAS(ZC1L635, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  , ZC1L993,  );


--ZC1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29]
--register power-up is low

ZC1_D_iw[29] = DFFEAS(ZC1L636, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  , ZC1L993,  );


--ZC1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30]
--register power-up is low

ZC1_D_iw[30] = DFFEAS(ZC1L637, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  , ZC1L993,  );


--ZC1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31]
--register power-up is low

ZC1_D_iw[31] = DFFEAS(ZC1L638, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  , ZC1L993,  );


--DC1_data_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[10]
--register power-up is low

DC1_data_reg[10] = DFFEAS(DC1L32, CLOCK_50, !Z1_r_sync_rst,  , XB5_rp_valid,  ,  , DC1L2,  );


--DC1_data_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[8]
--register power-up is low

DC1_data_reg[8] = DFFEAS(DC1L33, CLOCK_50, !Z1_r_sync_rst,  , XB5_rp_valid,  ,  , DC1L2,  );


--ZC1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2]
--register power-up is low

ZC1_F_pc[2] = DFFEAS(ZC1L655, CLOCK_50, !Z1_r_sync_rst,  , ZC1_W_valid,  ,  , ZC1_R_ctrl_exception,  );


--ZC1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]
--register power-up is low

ZC1_E_shift_rot_result[16] = DFFEAS(ZC1L442, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[16],  ,  , ZC1_E_new_inst);


--ZC1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]
--register power-up is low

ZC1_F_pc[8] = DFFEAS(ZC1L660, CLOCK_50, !Z1_r_sync_rst,  , ZC1_W_valid,  ,  , ZC1_R_ctrl_exception,  );


--ZC1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7]
--register power-up is low

ZC1_F_pc[7] = DFFEAS(ZC1L659, CLOCK_50, !Z1_r_sync_rst,  , ZC1_W_valid,  ,  , ZC1_R_ctrl_exception,  );


--ZC1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6]
--register power-up is low

ZC1_F_pc[6] = DFFEAS(ZC1L658, CLOCK_50, !Z1_r_sync_rst,  , ZC1_W_valid,  ,  , ZC1_R_ctrl_exception,  );


--ZC1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5]
--register power-up is low

ZC1_F_pc[5] = DFFEAS(ZC1L657, CLOCK_50, !Z1_r_sync_rst,  , ZC1_W_valid,  ,  , ZC1_R_ctrl_exception,  );


--ZC1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4]
--register power-up is low

ZC1_F_pc[4] = DFFEAS(ZC1L656, CLOCK_50, !Z1_r_sync_rst,  , ZC1_W_valid,  ,  , ZC1_R_ctrl_exception,  );


--ZC1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0]
--register power-up is low

ZC1_F_pc[0] = DFFEAS(ZC1L653, CLOCK_50, !Z1_r_sync_rst,  , ZC1_W_valid,  ,  , ZC1_R_ctrl_exception,  );


--DC1_data_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[6]
--register power-up is low

DC1_data_reg[6] = DFFEAS(DC1L34, CLOCK_50, !Z1_r_sync_rst,  , XB5_rp_valid,  ,  , DC1L2,  );


--ZC1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1]
--register power-up is low

ZC1_F_pc[1] = DFFEAS(ZC1L654, CLOCK_50, !Z1_r_sync_rst,  , ZC1_W_valid,  ,  , ZC1_R_ctrl_exception,  );


--DC1_data_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[7]
--register power-up is low

DC1_data_reg[7] = DFFEAS(DC1L35, CLOCK_50, !Z1_r_sync_rst,  , XB5_rp_valid,  ,  , DC1L2,  );


--ZC1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~66
ZC1L119_adder_eqn = ( ZC1_E_alu_sub ) + ( VCC ) + ( !VCC );
ZC1L119 = CARRY(ZC1L119_adder_eqn);


--SD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1
SD1L2_adder_eqn = ( SD1_MonAReg[10] ) + ( VCC ) + ( SD1L20 );
SD1L2 = SUM(SD1L2_adder_eqn);


--SC5L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~5
SC5L6_adder_eqn = ( (SC5_burst_uncompress_address_offset[0] & ((!XB5L1) # (!YB5_mem_used[0]))) ) + ( !YB5_mem[0][45] ) + ( !VCC );
SC5L6 = SUM(SC5L6_adder_eqn);

--SC5L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~6
SC5L7_adder_eqn = ( (SC5_burst_uncompress_address_offset[0] & ((!XB5L1) # (!YB5_mem_used[0]))) ) + ( !YB5_mem[0][45] ) + ( !VCC );
SC5L7 = CARRY(SC5L7_adder_eqn);


--ZB1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]
--register power-up is low

ZB1_av_readdata_pre[1] = DFFEAS(T1_ien_AE, CLOCK_50, !Z1_r_sync_rst,  ,  , NB2_q_b[1],  ,  , T1_read_0);


--ZB1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]
--register power-up is low

ZB1_av_readdata_pre[2] = DFFEAS(A1L71, CLOCK_50, !Z1_r_sync_rst,  ,  , NB2_q_b[2],  ,  , T1_read_0);


--ZB1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]
--register power-up is low

ZB1_av_readdata_pre[3] = DFFEAS(A1L71, CLOCK_50, !Z1_r_sync_rst,  ,  , NB2_q_b[3],  ,  , T1_read_0);


--ZB1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]
--register power-up is low

ZB1_av_readdata_pre[4] = DFFEAS(A1L71, CLOCK_50, !Z1_r_sync_rst,  ,  , NB2_q_b[4],  ,  , T1_read_0);


--ZB1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]
--register power-up is low

ZB1_av_readdata_pre[5] = DFFEAS(A1L71, CLOCK_50, !Z1_r_sync_rst,  ,  , NB2_q_b[5],  ,  , T1_read_0);


--ZB1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]
--register power-up is low

ZB1_av_readdata_pre[6] = DFFEAS(A1L71, CLOCK_50, !Z1_r_sync_rst,  ,  , NB2_q_b[6],  ,  , T1_read_0);


--ZB1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]
--register power-up is low

ZB1_av_readdata_pre[7] = DFFEAS(A1L71, CLOCK_50, !Z1_r_sync_rst,  ,  , NB2_q_b[7],  ,  , T1_read_0);


--NB1_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[7]_PORT_A_data_in = ZC1_d_writedata[7];
NB1_q_b[7]_PORT_A_data_in_reg = DFFE(NB1_q_b[7]_PORT_A_data_in, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[7]_PORT_A_address_reg = DFFE(NB1_q_b[7]_PORT_A_address, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[7]_PORT_B_address_reg = DFFE(NB1_q_b[7]_PORT_B_address, NB1_q_b[7]_clock_1, , , NB1_q_b[7]_clock_enable_1);
NB1_q_b[7]_PORT_A_write_enable = T1_fifo_wr;
NB1_q_b[7]_PORT_A_write_enable_reg = DFFE(NB1_q_b[7]_PORT_A_write_enable, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_B_read_enable = VCC;
NB1_q_b[7]_PORT_B_read_enable_reg = DFFE(NB1_q_b[7]_PORT_B_read_enable, NB1_q_b[7]_clock_1, , , NB1_q_b[7]_clock_enable_1);
NB1_q_b[7]_clock_0 = CLOCK_50;
NB1_q_b[7]_clock_1 = CLOCK_50;
NB1_q_b[7]_clock_enable_0 = T1_fifo_wr;
NB1_q_b[7]_clock_enable_1 = T1L82;
NB1_q_b[7]_PORT_B_data_out = MEMORY(NB1_q_b[7]_PORT_A_data_in_reg, , NB1_q_b[7]_PORT_A_address_reg, NB1_q_b[7]_PORT_B_address_reg, NB1_q_b[7]_PORT_A_write_enable_reg, , , NB1_q_b[7]_PORT_B_read_enable_reg, , , NB1_q_b[7]_clock_0, NB1_q_b[7]_clock_1, NB1_q_b[7]_clock_enable_0, NB1_q_b[7]_clock_enable_1, , , , );
NB1_q_b[7] = NB1_q_b[7]_PORT_B_data_out[0];


--DB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]
--register power-up is low

DB1_count[7] = AMPP_FUNCTION(A1L18, DB1_count[6], !A1L10, !A1L16, DB1L57);


--VD1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]
--register power-up is low

VD1_sr[4] = DFFEAS(VD1L60, A1L44,  ,  , VD1L15,  ,  , VD1L14,  );


--HD1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]
--register power-up is low

HD1_break_readreg[2] = DFFEAS(UD1_jdo[2], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--DE1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[1]_PORT_A_data_in = SD1L134;
DE1_q_a[1]_PORT_A_data_in_reg = DFFE(DE1_q_a[1]_PORT_A_data_in, DE1_q_a[1]_clock_0, , , DE1_q_a[1]_clock_enable_0);
DE1_q_a[1]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[1]_PORT_A_address_reg = DFFE(DE1_q_a[1]_PORT_A_address, DE1_q_a[1]_clock_0, , , DE1_q_a[1]_clock_enable_0);
DE1_q_a[1]_PORT_A_write_enable = SD1L165;
DE1_q_a[1]_PORT_A_write_enable_reg = DFFE(DE1_q_a[1]_PORT_A_write_enable, DE1_q_a[1]_clock_0, , , DE1_q_a[1]_clock_enable_0);
DE1_q_a[1]_PORT_A_read_enable = !SD1L165;
DE1_q_a[1]_PORT_A_read_enable_reg = DFFE(DE1_q_a[1]_PORT_A_read_enable, DE1_q_a[1]_clock_0, , , DE1_q_a[1]_clock_enable_0);
DE1_q_a[1]_PORT_A_byte_mask = SD1L128;
DE1_q_a[1]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[1]_PORT_A_byte_mask, DE1_q_a[1]_clock_0, , , DE1_q_a[1]_clock_enable_0);
DE1_q_a[1]_clock_0 = CLOCK_50;
DE1_q_a[1]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[1]_PORT_A_data_out = MEMORY(DE1_q_a[1]_PORT_A_data_in_reg, , DE1_q_a[1]_PORT_A_address_reg, , DE1_q_a[1]_PORT_A_write_enable_reg, DE1_q_a[1]_PORT_A_read_enable_reg, , , DE1_q_a[1]_PORT_A_byte_mask_reg, , DE1_q_a[1]_clock_0, , DE1_q_a[1]_clock_enable_0, , , , , );
DE1_q_a[1] = DE1_q_a[1]_PORT_A_data_out[0];


--SD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5
SD1L7_adder_eqn = ( SD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
SD1L7 = SUM(SD1L7_adder_eqn);

--SD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6
SD1L8_adder_eqn = ( SD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
SD1L8 = CARRY(SD1L8_adder_eqn);


--SD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9
SD1L11_adder_eqn = ( SD1_MonAReg[4] ) + ( GND ) + ( SD1L16 );
SD1L11 = SUM(SD1L11_adder_eqn);

--SD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10
SD1L12_adder_eqn = ( SD1_MonAReg[4] ) + ( GND ) + ( SD1L16 );
SD1L12 = CARRY(SD1L12_adder_eqn);


--SD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13
SD1L15_adder_eqn = ( SD1_MonAReg[3] ) + ( GND ) + ( SD1L8 );
SD1L15 = SUM(SD1L15_adder_eqn);

--SD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14
SD1L16_adder_eqn = ( SD1_MonAReg[3] ) + ( GND ) + ( SD1L8 );
SD1L16 = CARRY(SD1L16_adder_eqn);


--SD1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]
--register power-up is low

SD1_MonAReg[5] = DFFEAS(SD1L23, CLOCK_50,  ,  , UD1L49, UD1_jdo[29],  ,  , UD1_take_action_ocimem_a);


--SD1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]
--register power-up is low

SD1_MonAReg[6] = DFFEAS(SD1L27, CLOCK_50,  ,  , UD1L49, UD1_jdo[30],  ,  , UD1_take_action_ocimem_a);


--SD1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]
--register power-up is low

SD1_MonAReg[7] = DFFEAS(SD1L31, CLOCK_50,  ,  , UD1L49, UD1_jdo[31],  ,  , UD1_take_action_ocimem_a);


--SD1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]
--register power-up is low

SD1_MonAReg[8] = DFFEAS(SD1L35, CLOCK_50,  ,  , UD1L49, UD1_jdo[32],  ,  , UD1_take_action_ocimem_a);


--SD1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]
--register power-up is low

SD1_MonAReg[9] = DFFEAS(SD1L19, CLOCK_50,  ,  , UD1L49, UD1_jdo[33],  ,  , UD1_take_action_ocimem_a);


--DC2_data_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[0]
--register power-up is low

DC2_data_reg[0] = DFFEAS(WB2L23, CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  , DC2_use_reg,  );


--CD1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]
--register power-up is low

CD1_readdata[0] = DFFEAS(GD1L7, CLOCK_50,  ,  ,  , DE1_q_a[0],  ,  , !CD1_address[8]);


--NB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[0]_PORT_A_data_in = DB1_wdata[0];
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = T1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = CLOCK_50;
NB2_q_b[0]_clock_1 = CLOCK_50;
NB2_q_b[0]_clock_enable_0 = T1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = T1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[0] = NB2_q_b[0]_PORT_B_data_out[0];


--CB1_ram_block1a0 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a0_PORT_A_data_in = ZC1_d_writedata[0];
CB1_ram_block1a0_PORT_A_data_in_reg = DFFE(CB1_ram_block1a0_PORT_A_data_in, CB1_ram_block1a0_clock_0, , , );
CB1_ram_block1a0_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a0_PORT_A_address_reg = DFFE(CB1_ram_block1a0_PORT_A_address, CB1_ram_block1a0_clock_0, , , );
CB1_ram_block1a0_PORT_A_write_enable = R1L2;
CB1_ram_block1a0_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a0_PORT_A_write_enable, CB1_ram_block1a0_clock_0, , , );
CB1_ram_block1a0_PORT_A_read_enable = VCC;
CB1_ram_block1a0_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a0_PORT_A_read_enable, CB1_ram_block1a0_clock_0, , , );
CB1_ram_block1a0_clock_0 = CLOCK_50;
CB1_ram_block1a0_PORT_A_data_out = MEMORY(CB1_ram_block1a0_PORT_A_data_in_reg, , CB1_ram_block1a0_PORT_A_address_reg, , CB1_ram_block1a0_PORT_A_write_enable_reg, CB1_ram_block1a0_PORT_A_read_enable_reg, , , , , CB1_ram_block1a0_clock_0, , , , , , , );
CB1_ram_block1a0 = CB1_ram_block1a0_PORT_A_data_out[0];


--ZC1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69
ZC1L122_adder_eqn = ( !ZC1_E_invert_arith_src_msb $ (!ZC1_E_alu_sub $ (ZC1_E_src2[31])) ) + ( !ZC1_E_invert_arith_src_msb $ (!ZC1_E_src1[31]) ) + ( ZC1L127 );
ZC1L122 = SUM(ZC1L122_adder_eqn);

--ZC1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70
ZC1L123_adder_eqn = ( !ZC1_E_invert_arith_src_msb $ (!ZC1_E_alu_sub $ (ZC1_E_src2[31])) ) + ( !ZC1_E_invert_arith_src_msb $ (!ZC1_E_src1[31]) ) + ( ZC1L127 );
ZC1L123 = CARRY(ZC1L123_adder_eqn);


--ED2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[27]_PORT_A_data_in = ZC1L829;
ED2_q_b[27]_PORT_A_data_in_reg = DFFE(ED2_q_b[27]_PORT_A_data_in, ED2_q_b[27]_clock_0, , , );
ED2_q_b[27]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[27]_PORT_A_address_reg = DFFE(ED2_q_b[27]_PORT_A_address, ED2_q_b[27]_clock_0, , , );
ED2_q_b[27]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[27]_PORT_B_address_reg = DFFE(ED2_q_b[27]_PORT_B_address, ED2_q_b[27]_clock_1, , , );
ED2_q_b[27]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[27]_PORT_A_write_enable_reg = DFFE(ED2_q_b[27]_PORT_A_write_enable, ED2_q_b[27]_clock_0, , , );
ED2_q_b[27]_PORT_B_read_enable = VCC;
ED2_q_b[27]_PORT_B_read_enable_reg = DFFE(ED2_q_b[27]_PORT_B_read_enable, ED2_q_b[27]_clock_1, , , );
ED2_q_b[27]_clock_0 = CLOCK_50;
ED2_q_b[27]_clock_1 = CLOCK_50;
ED2_q_b[27]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[27]_PORT_B_data_out = MEMORY(ED2_q_b[27]_PORT_A_data_in_reg, , ED2_q_b[27]_PORT_A_address_reg, ED2_q_b[27]_PORT_B_address_reg, ED2_q_b[27]_PORT_A_write_enable_reg, , , ED2_q_b[27]_PORT_B_read_enable_reg, , , ED2_q_b[27]_clock_0, ED2_q_b[27]_clock_1, ED2_q_b[27]_clock_enable_0, , , , , );
ED2_q_b[27] = ED2_q_b[27]_PORT_B_data_out[0];


--ED1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[27]_PORT_A_data_in = ZC1L829;
ED1_q_b[27]_PORT_A_data_in_reg = DFFE(ED1_q_b[27]_PORT_A_data_in, ED1_q_b[27]_clock_0, , , );
ED1_q_b[27]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[27]_PORT_A_address_reg = DFFE(ED1_q_b[27]_PORT_A_address, ED1_q_b[27]_clock_0, , , );
ED1_q_b[27]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[27]_PORT_B_address_reg = DFFE(ED1_q_b[27]_PORT_B_address, ED1_q_b[27]_clock_1, , , );
ED1_q_b[27]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[27]_PORT_A_write_enable_reg = DFFE(ED1_q_b[27]_PORT_A_write_enable, ED1_q_b[27]_clock_0, , , );
ED1_q_b[27]_PORT_B_read_enable = VCC;
ED1_q_b[27]_PORT_B_read_enable_reg = DFFE(ED1_q_b[27]_PORT_B_read_enable, ED1_q_b[27]_clock_1, , , );
ED1_q_b[27]_clock_0 = CLOCK_50;
ED1_q_b[27]_clock_1 = CLOCK_50;
ED1_q_b[27]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[27]_PORT_B_data_out = MEMORY(ED1_q_b[27]_PORT_A_data_in_reg, , ED1_q_b[27]_PORT_A_address_reg, ED1_q_b[27]_PORT_B_address_reg, ED1_q_b[27]_PORT_A_write_enable_reg, , , ED1_q_b[27]_PORT_B_read_enable_reg, , , ED1_q_b[27]_clock_0, ED1_q_b[27]_clock_1, ED1_q_b[27]_clock_enable_0, , , , , );
ED1_q_b[27] = ED1_q_b[27]_PORT_B_data_out[0];


--ED2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[26]_PORT_A_data_in = ZC1L828;
ED2_q_b[26]_PORT_A_data_in_reg = DFFE(ED2_q_b[26]_PORT_A_data_in, ED2_q_b[26]_clock_0, , , );
ED2_q_b[26]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[26]_PORT_A_address_reg = DFFE(ED2_q_b[26]_PORT_A_address, ED2_q_b[26]_clock_0, , , );
ED2_q_b[26]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[26]_PORT_B_address_reg = DFFE(ED2_q_b[26]_PORT_B_address, ED2_q_b[26]_clock_1, , , );
ED2_q_b[26]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[26]_PORT_A_write_enable_reg = DFFE(ED2_q_b[26]_PORT_A_write_enable, ED2_q_b[26]_clock_0, , , );
ED2_q_b[26]_PORT_B_read_enable = VCC;
ED2_q_b[26]_PORT_B_read_enable_reg = DFFE(ED2_q_b[26]_PORT_B_read_enable, ED2_q_b[26]_clock_1, , , );
ED2_q_b[26]_clock_0 = CLOCK_50;
ED2_q_b[26]_clock_1 = CLOCK_50;
ED2_q_b[26]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[26]_PORT_B_data_out = MEMORY(ED2_q_b[26]_PORT_A_data_in_reg, , ED2_q_b[26]_PORT_A_address_reg, ED2_q_b[26]_PORT_B_address_reg, ED2_q_b[26]_PORT_A_write_enable_reg, , , ED2_q_b[26]_PORT_B_read_enable_reg, , , ED2_q_b[26]_clock_0, ED2_q_b[26]_clock_1, ED2_q_b[26]_clock_enable_0, , , , , );
ED2_q_b[26] = ED2_q_b[26]_PORT_B_data_out[0];


--ED1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[26]_PORT_A_data_in = ZC1L828;
ED1_q_b[26]_PORT_A_data_in_reg = DFFE(ED1_q_b[26]_PORT_A_data_in, ED1_q_b[26]_clock_0, , , );
ED1_q_b[26]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[26]_PORT_A_address_reg = DFFE(ED1_q_b[26]_PORT_A_address, ED1_q_b[26]_clock_0, , , );
ED1_q_b[26]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[26]_PORT_B_address_reg = DFFE(ED1_q_b[26]_PORT_B_address, ED1_q_b[26]_clock_1, , , );
ED1_q_b[26]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[26]_PORT_A_write_enable_reg = DFFE(ED1_q_b[26]_PORT_A_write_enable, ED1_q_b[26]_clock_0, , , );
ED1_q_b[26]_PORT_B_read_enable = VCC;
ED1_q_b[26]_PORT_B_read_enable_reg = DFFE(ED1_q_b[26]_PORT_B_read_enable, ED1_q_b[26]_clock_1, , , );
ED1_q_b[26]_clock_0 = CLOCK_50;
ED1_q_b[26]_clock_1 = CLOCK_50;
ED1_q_b[26]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[26]_PORT_B_data_out = MEMORY(ED1_q_b[26]_PORT_A_data_in_reg, , ED1_q_b[26]_PORT_A_address_reg, ED1_q_b[26]_PORT_B_address_reg, ED1_q_b[26]_PORT_A_write_enable_reg, , , ED1_q_b[26]_PORT_B_read_enable_reg, , , ED1_q_b[26]_clock_0, ED1_q_b[26]_clock_1, ED1_q_b[26]_clock_enable_0, , , , , );
ED1_q_b[26] = ED1_q_b[26]_PORT_B_data_out[0];


--ED1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[1]_PORT_A_data_in = ZC1L803;
ED1_q_b[1]_PORT_A_data_in_reg = DFFE(ED1_q_b[1]_PORT_A_data_in, ED1_q_b[1]_clock_0, , , );
ED1_q_b[1]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[1]_PORT_A_address_reg = DFFE(ED1_q_b[1]_PORT_A_address, ED1_q_b[1]_clock_0, , , );
ED1_q_b[1]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[1]_PORT_B_address_reg = DFFE(ED1_q_b[1]_PORT_B_address, ED1_q_b[1]_clock_1, , , );
ED1_q_b[1]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[1]_PORT_A_write_enable_reg = DFFE(ED1_q_b[1]_PORT_A_write_enable, ED1_q_b[1]_clock_0, , , );
ED1_q_b[1]_PORT_B_read_enable = VCC;
ED1_q_b[1]_PORT_B_read_enable_reg = DFFE(ED1_q_b[1]_PORT_B_read_enable, ED1_q_b[1]_clock_1, , , );
ED1_q_b[1]_clock_0 = CLOCK_50;
ED1_q_b[1]_clock_1 = CLOCK_50;
ED1_q_b[1]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[1]_PORT_B_data_out = MEMORY(ED1_q_b[1]_PORT_A_data_in_reg, , ED1_q_b[1]_PORT_A_address_reg, ED1_q_b[1]_PORT_B_address_reg, ED1_q_b[1]_PORT_A_write_enable_reg, , , ED1_q_b[1]_PORT_B_read_enable_reg, , , ED1_q_b[1]_clock_0, ED1_q_b[1]_clock_1, ED1_q_b[1]_clock_enable_0, , , , , );
ED1_q_b[1] = ED1_q_b[1]_PORT_B_data_out[0];


--ED2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[25]_PORT_A_data_in = ZC1L827;
ED2_q_b[25]_PORT_A_data_in_reg = DFFE(ED2_q_b[25]_PORT_A_data_in, ED2_q_b[25]_clock_0, , , );
ED2_q_b[25]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[25]_PORT_A_address_reg = DFFE(ED2_q_b[25]_PORT_A_address, ED2_q_b[25]_clock_0, , , );
ED2_q_b[25]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[25]_PORT_B_address_reg = DFFE(ED2_q_b[25]_PORT_B_address, ED2_q_b[25]_clock_1, , , );
ED2_q_b[25]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[25]_PORT_A_write_enable_reg = DFFE(ED2_q_b[25]_PORT_A_write_enable, ED2_q_b[25]_clock_0, , , );
ED2_q_b[25]_PORT_B_read_enable = VCC;
ED2_q_b[25]_PORT_B_read_enable_reg = DFFE(ED2_q_b[25]_PORT_B_read_enable, ED2_q_b[25]_clock_1, , , );
ED2_q_b[25]_clock_0 = CLOCK_50;
ED2_q_b[25]_clock_1 = CLOCK_50;
ED2_q_b[25]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[25]_PORT_B_data_out = MEMORY(ED2_q_b[25]_PORT_A_data_in_reg, , ED2_q_b[25]_PORT_A_address_reg, ED2_q_b[25]_PORT_B_address_reg, ED2_q_b[25]_PORT_A_write_enable_reg, , , ED2_q_b[25]_PORT_B_read_enable_reg, , , ED2_q_b[25]_clock_0, ED2_q_b[25]_clock_1, ED2_q_b[25]_clock_enable_0, , , , , );
ED2_q_b[25] = ED2_q_b[25]_PORT_B_data_out[0];


--ED1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[25]_PORT_A_data_in = ZC1L827;
ED1_q_b[25]_PORT_A_data_in_reg = DFFE(ED1_q_b[25]_PORT_A_data_in, ED1_q_b[25]_clock_0, , , );
ED1_q_b[25]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[25]_PORT_A_address_reg = DFFE(ED1_q_b[25]_PORT_A_address, ED1_q_b[25]_clock_0, , , );
ED1_q_b[25]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[25]_PORT_B_address_reg = DFFE(ED1_q_b[25]_PORT_B_address, ED1_q_b[25]_clock_1, , , );
ED1_q_b[25]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[25]_PORT_A_write_enable_reg = DFFE(ED1_q_b[25]_PORT_A_write_enable, ED1_q_b[25]_clock_0, , , );
ED1_q_b[25]_PORT_B_read_enable = VCC;
ED1_q_b[25]_PORT_B_read_enable_reg = DFFE(ED1_q_b[25]_PORT_B_read_enable, ED1_q_b[25]_clock_1, , , );
ED1_q_b[25]_clock_0 = CLOCK_50;
ED1_q_b[25]_clock_1 = CLOCK_50;
ED1_q_b[25]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[25]_PORT_B_data_out = MEMORY(ED1_q_b[25]_PORT_A_data_in_reg, , ED1_q_b[25]_PORT_A_address_reg, ED1_q_b[25]_PORT_B_address_reg, ED1_q_b[25]_PORT_A_write_enable_reg, , , ED1_q_b[25]_PORT_B_read_enable_reg, , , ED1_q_b[25]_clock_0, ED1_q_b[25]_clock_1, ED1_q_b[25]_clock_enable_0, , , , , );
ED1_q_b[25] = ED1_q_b[25]_PORT_B_data_out[0];


--ED2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[31]_PORT_A_data_in = ZC1L833;
ED2_q_b[31]_PORT_A_data_in_reg = DFFE(ED2_q_b[31]_PORT_A_data_in, ED2_q_b[31]_clock_0, , , );
ED2_q_b[31]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[31]_PORT_A_address_reg = DFFE(ED2_q_b[31]_PORT_A_address, ED2_q_b[31]_clock_0, , , );
ED2_q_b[31]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[31]_PORT_B_address_reg = DFFE(ED2_q_b[31]_PORT_B_address, ED2_q_b[31]_clock_1, , , );
ED2_q_b[31]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[31]_PORT_A_write_enable_reg = DFFE(ED2_q_b[31]_PORT_A_write_enable, ED2_q_b[31]_clock_0, , , );
ED2_q_b[31]_PORT_B_read_enable = VCC;
ED2_q_b[31]_PORT_B_read_enable_reg = DFFE(ED2_q_b[31]_PORT_B_read_enable, ED2_q_b[31]_clock_1, , , );
ED2_q_b[31]_clock_0 = CLOCK_50;
ED2_q_b[31]_clock_1 = CLOCK_50;
ED2_q_b[31]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[31]_PORT_B_data_out = MEMORY(ED2_q_b[31]_PORT_A_data_in_reg, , ED2_q_b[31]_PORT_A_address_reg, ED2_q_b[31]_PORT_B_address_reg, ED2_q_b[31]_PORT_A_write_enable_reg, , , ED2_q_b[31]_PORT_B_read_enable_reg, , , ED2_q_b[31]_clock_0, ED2_q_b[31]_clock_1, ED2_q_b[31]_clock_enable_0, , , , , );
ED2_q_b[31] = ED2_q_b[31]_PORT_B_data_out[0];


--ED1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[31]_PORT_A_data_in = ZC1L833;
ED1_q_b[31]_PORT_A_data_in_reg = DFFE(ED1_q_b[31]_PORT_A_data_in, ED1_q_b[31]_clock_0, , , );
ED1_q_b[31]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[31]_PORT_A_address_reg = DFFE(ED1_q_b[31]_PORT_A_address, ED1_q_b[31]_clock_0, , , );
ED1_q_b[31]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[31]_PORT_B_address_reg = DFFE(ED1_q_b[31]_PORT_B_address, ED1_q_b[31]_clock_1, , , );
ED1_q_b[31]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[31]_PORT_A_write_enable_reg = DFFE(ED1_q_b[31]_PORT_A_write_enable, ED1_q_b[31]_clock_0, , , );
ED1_q_b[31]_PORT_B_read_enable = VCC;
ED1_q_b[31]_PORT_B_read_enable_reg = DFFE(ED1_q_b[31]_PORT_B_read_enable, ED1_q_b[31]_clock_1, , , );
ED1_q_b[31]_clock_0 = CLOCK_50;
ED1_q_b[31]_clock_1 = CLOCK_50;
ED1_q_b[31]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[31]_PORT_B_data_out = MEMORY(ED1_q_b[31]_PORT_A_data_in_reg, , ED1_q_b[31]_PORT_A_address_reg, ED1_q_b[31]_PORT_B_address_reg, ED1_q_b[31]_PORT_A_write_enable_reg, , , ED1_q_b[31]_PORT_B_read_enable_reg, , , ED1_q_b[31]_clock_0, ED1_q_b[31]_clock_1, ED1_q_b[31]_clock_enable_0, , , , , );
ED1_q_b[31] = ED1_q_b[31]_PORT_B_data_out[0];


--ED2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[30]_PORT_A_data_in = ZC1L832;
ED2_q_b[30]_PORT_A_data_in_reg = DFFE(ED2_q_b[30]_PORT_A_data_in, ED2_q_b[30]_clock_0, , , );
ED2_q_b[30]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[30]_PORT_A_address_reg = DFFE(ED2_q_b[30]_PORT_A_address, ED2_q_b[30]_clock_0, , , );
ED2_q_b[30]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[30]_PORT_B_address_reg = DFFE(ED2_q_b[30]_PORT_B_address, ED2_q_b[30]_clock_1, , , );
ED2_q_b[30]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[30]_PORT_A_write_enable_reg = DFFE(ED2_q_b[30]_PORT_A_write_enable, ED2_q_b[30]_clock_0, , , );
ED2_q_b[30]_PORT_B_read_enable = VCC;
ED2_q_b[30]_PORT_B_read_enable_reg = DFFE(ED2_q_b[30]_PORT_B_read_enable, ED2_q_b[30]_clock_1, , , );
ED2_q_b[30]_clock_0 = CLOCK_50;
ED2_q_b[30]_clock_1 = CLOCK_50;
ED2_q_b[30]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[30]_PORT_B_data_out = MEMORY(ED2_q_b[30]_PORT_A_data_in_reg, , ED2_q_b[30]_PORT_A_address_reg, ED2_q_b[30]_PORT_B_address_reg, ED2_q_b[30]_PORT_A_write_enable_reg, , , ED2_q_b[30]_PORT_B_read_enable_reg, , , ED2_q_b[30]_clock_0, ED2_q_b[30]_clock_1, ED2_q_b[30]_clock_enable_0, , , , , );
ED2_q_b[30] = ED2_q_b[30]_PORT_B_data_out[0];


--ED1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[30]_PORT_A_data_in = ZC1L832;
ED1_q_b[30]_PORT_A_data_in_reg = DFFE(ED1_q_b[30]_PORT_A_data_in, ED1_q_b[30]_clock_0, , , );
ED1_q_b[30]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[30]_PORT_A_address_reg = DFFE(ED1_q_b[30]_PORT_A_address, ED1_q_b[30]_clock_0, , , );
ED1_q_b[30]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[30]_PORT_B_address_reg = DFFE(ED1_q_b[30]_PORT_B_address, ED1_q_b[30]_clock_1, , , );
ED1_q_b[30]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[30]_PORT_A_write_enable_reg = DFFE(ED1_q_b[30]_PORT_A_write_enable, ED1_q_b[30]_clock_0, , , );
ED1_q_b[30]_PORT_B_read_enable = VCC;
ED1_q_b[30]_PORT_B_read_enable_reg = DFFE(ED1_q_b[30]_PORT_B_read_enable, ED1_q_b[30]_clock_1, , , );
ED1_q_b[30]_clock_0 = CLOCK_50;
ED1_q_b[30]_clock_1 = CLOCK_50;
ED1_q_b[30]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[30]_PORT_B_data_out = MEMORY(ED1_q_b[30]_PORT_A_data_in_reg, , ED1_q_b[30]_PORT_A_address_reg, ED1_q_b[30]_PORT_B_address_reg, ED1_q_b[30]_PORT_A_write_enable_reg, , , ED1_q_b[30]_PORT_B_read_enable_reg, , , ED1_q_b[30]_clock_0, ED1_q_b[30]_clock_1, ED1_q_b[30]_clock_enable_0, , , , , );
ED1_q_b[30] = ED1_q_b[30]_PORT_B_data_out[0];


--ED2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[29]_PORT_A_data_in = ZC1L831;
ED2_q_b[29]_PORT_A_data_in_reg = DFFE(ED2_q_b[29]_PORT_A_data_in, ED2_q_b[29]_clock_0, , , );
ED2_q_b[29]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[29]_PORT_A_address_reg = DFFE(ED2_q_b[29]_PORT_A_address, ED2_q_b[29]_clock_0, , , );
ED2_q_b[29]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[29]_PORT_B_address_reg = DFFE(ED2_q_b[29]_PORT_B_address, ED2_q_b[29]_clock_1, , , );
ED2_q_b[29]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[29]_PORT_A_write_enable_reg = DFFE(ED2_q_b[29]_PORT_A_write_enable, ED2_q_b[29]_clock_0, , , );
ED2_q_b[29]_PORT_B_read_enable = VCC;
ED2_q_b[29]_PORT_B_read_enable_reg = DFFE(ED2_q_b[29]_PORT_B_read_enable, ED2_q_b[29]_clock_1, , , );
ED2_q_b[29]_clock_0 = CLOCK_50;
ED2_q_b[29]_clock_1 = CLOCK_50;
ED2_q_b[29]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[29]_PORT_B_data_out = MEMORY(ED2_q_b[29]_PORT_A_data_in_reg, , ED2_q_b[29]_PORT_A_address_reg, ED2_q_b[29]_PORT_B_address_reg, ED2_q_b[29]_PORT_A_write_enable_reg, , , ED2_q_b[29]_PORT_B_read_enable_reg, , , ED2_q_b[29]_clock_0, ED2_q_b[29]_clock_1, ED2_q_b[29]_clock_enable_0, , , , , );
ED2_q_b[29] = ED2_q_b[29]_PORT_B_data_out[0];


--ED1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[29]_PORT_A_data_in = ZC1L831;
ED1_q_b[29]_PORT_A_data_in_reg = DFFE(ED1_q_b[29]_PORT_A_data_in, ED1_q_b[29]_clock_0, , , );
ED1_q_b[29]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[29]_PORT_A_address_reg = DFFE(ED1_q_b[29]_PORT_A_address, ED1_q_b[29]_clock_0, , , );
ED1_q_b[29]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[29]_PORT_B_address_reg = DFFE(ED1_q_b[29]_PORT_B_address, ED1_q_b[29]_clock_1, , , );
ED1_q_b[29]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[29]_PORT_A_write_enable_reg = DFFE(ED1_q_b[29]_PORT_A_write_enable, ED1_q_b[29]_clock_0, , , );
ED1_q_b[29]_PORT_B_read_enable = VCC;
ED1_q_b[29]_PORT_B_read_enable_reg = DFFE(ED1_q_b[29]_PORT_B_read_enable, ED1_q_b[29]_clock_1, , , );
ED1_q_b[29]_clock_0 = CLOCK_50;
ED1_q_b[29]_clock_1 = CLOCK_50;
ED1_q_b[29]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[29]_PORT_B_data_out = MEMORY(ED1_q_b[29]_PORT_A_data_in_reg, , ED1_q_b[29]_PORT_A_address_reg, ED1_q_b[29]_PORT_B_address_reg, ED1_q_b[29]_PORT_A_write_enable_reg, , , ED1_q_b[29]_PORT_B_read_enable_reg, , , ED1_q_b[29]_clock_0, ED1_q_b[29]_clock_1, ED1_q_b[29]_clock_enable_0, , , , , );
ED1_q_b[29] = ED1_q_b[29]_PORT_B_data_out[0];


--ED2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[28]_PORT_A_data_in = ZC1L830;
ED2_q_b[28]_PORT_A_data_in_reg = DFFE(ED2_q_b[28]_PORT_A_data_in, ED2_q_b[28]_clock_0, , , );
ED2_q_b[28]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[28]_PORT_A_address_reg = DFFE(ED2_q_b[28]_PORT_A_address, ED2_q_b[28]_clock_0, , , );
ED2_q_b[28]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[28]_PORT_B_address_reg = DFFE(ED2_q_b[28]_PORT_B_address, ED2_q_b[28]_clock_1, , , );
ED2_q_b[28]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[28]_PORT_A_write_enable_reg = DFFE(ED2_q_b[28]_PORT_A_write_enable, ED2_q_b[28]_clock_0, , , );
ED2_q_b[28]_PORT_B_read_enable = VCC;
ED2_q_b[28]_PORT_B_read_enable_reg = DFFE(ED2_q_b[28]_PORT_B_read_enable, ED2_q_b[28]_clock_1, , , );
ED2_q_b[28]_clock_0 = CLOCK_50;
ED2_q_b[28]_clock_1 = CLOCK_50;
ED2_q_b[28]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[28]_PORT_B_data_out = MEMORY(ED2_q_b[28]_PORT_A_data_in_reg, , ED2_q_b[28]_PORT_A_address_reg, ED2_q_b[28]_PORT_B_address_reg, ED2_q_b[28]_PORT_A_write_enable_reg, , , ED2_q_b[28]_PORT_B_read_enable_reg, , , ED2_q_b[28]_clock_0, ED2_q_b[28]_clock_1, ED2_q_b[28]_clock_enable_0, , , , , );
ED2_q_b[28] = ED2_q_b[28]_PORT_B_data_out[0];


--ED1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[28]_PORT_A_data_in = ZC1L830;
ED1_q_b[28]_PORT_A_data_in_reg = DFFE(ED1_q_b[28]_PORT_A_data_in, ED1_q_b[28]_clock_0, , , );
ED1_q_b[28]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[28]_PORT_A_address_reg = DFFE(ED1_q_b[28]_PORT_A_address, ED1_q_b[28]_clock_0, , , );
ED1_q_b[28]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[28]_PORT_B_address_reg = DFFE(ED1_q_b[28]_PORT_B_address, ED1_q_b[28]_clock_1, , , );
ED1_q_b[28]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[28]_PORT_A_write_enable_reg = DFFE(ED1_q_b[28]_PORT_A_write_enable, ED1_q_b[28]_clock_0, , , );
ED1_q_b[28]_PORT_B_read_enable = VCC;
ED1_q_b[28]_PORT_B_read_enable_reg = DFFE(ED1_q_b[28]_PORT_B_read_enable, ED1_q_b[28]_clock_1, , , );
ED1_q_b[28]_clock_0 = CLOCK_50;
ED1_q_b[28]_clock_1 = CLOCK_50;
ED1_q_b[28]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[28]_PORT_B_data_out = MEMORY(ED1_q_b[28]_PORT_A_data_in_reg, , ED1_q_b[28]_PORT_A_address_reg, ED1_q_b[28]_PORT_B_address_reg, ED1_q_b[28]_PORT_A_write_enable_reg, , , ED1_q_b[28]_PORT_B_read_enable_reg, , , ED1_q_b[28]_clock_0, ED1_q_b[28]_clock_1, ED1_q_b[28]_clock_enable_0, , , , , );
ED1_q_b[28] = ED1_q_b[28]_PORT_B_data_out[0];


--ED2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[16]_PORT_A_data_in = ZC1L818;
ED2_q_b[16]_PORT_A_data_in_reg = DFFE(ED2_q_b[16]_PORT_A_data_in, ED2_q_b[16]_clock_0, , , );
ED2_q_b[16]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[16]_PORT_A_address_reg = DFFE(ED2_q_b[16]_PORT_A_address, ED2_q_b[16]_clock_0, , , );
ED2_q_b[16]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[16]_PORT_B_address_reg = DFFE(ED2_q_b[16]_PORT_B_address, ED2_q_b[16]_clock_1, , , );
ED2_q_b[16]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[16]_PORT_A_write_enable_reg = DFFE(ED2_q_b[16]_PORT_A_write_enable, ED2_q_b[16]_clock_0, , , );
ED2_q_b[16]_PORT_B_read_enable = VCC;
ED2_q_b[16]_PORT_B_read_enable_reg = DFFE(ED2_q_b[16]_PORT_B_read_enable, ED2_q_b[16]_clock_1, , , );
ED2_q_b[16]_clock_0 = CLOCK_50;
ED2_q_b[16]_clock_1 = CLOCK_50;
ED2_q_b[16]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[16]_PORT_B_data_out = MEMORY(ED2_q_b[16]_PORT_A_data_in_reg, , ED2_q_b[16]_PORT_A_address_reg, ED2_q_b[16]_PORT_B_address_reg, ED2_q_b[16]_PORT_A_write_enable_reg, , , ED2_q_b[16]_PORT_B_read_enable_reg, , , ED2_q_b[16]_clock_0, ED2_q_b[16]_clock_1, ED2_q_b[16]_clock_enable_0, , , , , );
ED2_q_b[16] = ED2_q_b[16]_PORT_B_data_out[0];


--ED1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[16]_PORT_A_data_in = ZC1L818;
ED1_q_b[16]_PORT_A_data_in_reg = DFFE(ED1_q_b[16]_PORT_A_data_in, ED1_q_b[16]_clock_0, , , );
ED1_q_b[16]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[16]_PORT_A_address_reg = DFFE(ED1_q_b[16]_PORT_A_address, ED1_q_b[16]_clock_0, , , );
ED1_q_b[16]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[16]_PORT_B_address_reg = DFFE(ED1_q_b[16]_PORT_B_address, ED1_q_b[16]_clock_1, , , );
ED1_q_b[16]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[16]_PORT_A_write_enable_reg = DFFE(ED1_q_b[16]_PORT_A_write_enable, ED1_q_b[16]_clock_0, , , );
ED1_q_b[16]_PORT_B_read_enable = VCC;
ED1_q_b[16]_PORT_B_read_enable_reg = DFFE(ED1_q_b[16]_PORT_B_read_enable, ED1_q_b[16]_clock_1, , , );
ED1_q_b[16]_clock_0 = CLOCK_50;
ED1_q_b[16]_clock_1 = CLOCK_50;
ED1_q_b[16]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[16]_PORT_B_data_out = MEMORY(ED1_q_b[16]_PORT_A_data_in_reg, , ED1_q_b[16]_PORT_A_address_reg, ED1_q_b[16]_PORT_B_address_reg, ED1_q_b[16]_PORT_A_write_enable_reg, , , ED1_q_b[16]_PORT_B_read_enable_reg, , , ED1_q_b[16]_clock_0, ED1_q_b[16]_clock_1, ED1_q_b[16]_clock_enable_0, , , , , );
ED1_q_b[16] = ED1_q_b[16]_PORT_B_data_out[0];


--ED2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[15]_PORT_A_data_in = ZC1L817;
ED2_q_b[15]_PORT_A_data_in_reg = DFFE(ED2_q_b[15]_PORT_A_data_in, ED2_q_b[15]_clock_0, , , );
ED2_q_b[15]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[15]_PORT_A_address_reg = DFFE(ED2_q_b[15]_PORT_A_address, ED2_q_b[15]_clock_0, , , );
ED2_q_b[15]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[15]_PORT_B_address_reg = DFFE(ED2_q_b[15]_PORT_B_address, ED2_q_b[15]_clock_1, , , );
ED2_q_b[15]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[15]_PORT_A_write_enable_reg = DFFE(ED2_q_b[15]_PORT_A_write_enable, ED2_q_b[15]_clock_0, , , );
ED2_q_b[15]_PORT_B_read_enable = VCC;
ED2_q_b[15]_PORT_B_read_enable_reg = DFFE(ED2_q_b[15]_PORT_B_read_enable, ED2_q_b[15]_clock_1, , , );
ED2_q_b[15]_clock_0 = CLOCK_50;
ED2_q_b[15]_clock_1 = CLOCK_50;
ED2_q_b[15]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[15]_PORT_B_data_out = MEMORY(ED2_q_b[15]_PORT_A_data_in_reg, , ED2_q_b[15]_PORT_A_address_reg, ED2_q_b[15]_PORT_B_address_reg, ED2_q_b[15]_PORT_A_write_enable_reg, , , ED2_q_b[15]_PORT_B_read_enable_reg, , , ED2_q_b[15]_clock_0, ED2_q_b[15]_clock_1, ED2_q_b[15]_clock_enable_0, , , , , );
ED2_q_b[15] = ED2_q_b[15]_PORT_B_data_out[0];


--ED1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[15]_PORT_A_data_in = ZC1L817;
ED1_q_b[15]_PORT_A_data_in_reg = DFFE(ED1_q_b[15]_PORT_A_data_in, ED1_q_b[15]_clock_0, , , );
ED1_q_b[15]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[15]_PORT_A_address_reg = DFFE(ED1_q_b[15]_PORT_A_address, ED1_q_b[15]_clock_0, , , );
ED1_q_b[15]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[15]_PORT_B_address_reg = DFFE(ED1_q_b[15]_PORT_B_address, ED1_q_b[15]_clock_1, , , );
ED1_q_b[15]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[15]_PORT_A_write_enable_reg = DFFE(ED1_q_b[15]_PORT_A_write_enable, ED1_q_b[15]_clock_0, , , );
ED1_q_b[15]_PORT_B_read_enable = VCC;
ED1_q_b[15]_PORT_B_read_enable_reg = DFFE(ED1_q_b[15]_PORT_B_read_enable, ED1_q_b[15]_clock_1, , , );
ED1_q_b[15]_clock_0 = CLOCK_50;
ED1_q_b[15]_clock_1 = CLOCK_50;
ED1_q_b[15]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[15]_PORT_B_data_out = MEMORY(ED1_q_b[15]_PORT_A_data_in_reg, , ED1_q_b[15]_PORT_A_address_reg, ED1_q_b[15]_PORT_B_address_reg, ED1_q_b[15]_PORT_A_write_enable_reg, , , ED1_q_b[15]_PORT_B_read_enable_reg, , , ED1_q_b[15]_clock_0, ED1_q_b[15]_clock_1, ED1_q_b[15]_clock_enable_0, , , , , );
ED1_q_b[15] = ED1_q_b[15]_PORT_B_data_out[0];


--ED2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[18]_PORT_A_data_in = ZC1L820;
ED2_q_b[18]_PORT_A_data_in_reg = DFFE(ED2_q_b[18]_PORT_A_data_in, ED2_q_b[18]_clock_0, , , );
ED2_q_b[18]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[18]_PORT_A_address_reg = DFFE(ED2_q_b[18]_PORT_A_address, ED2_q_b[18]_clock_0, , , );
ED2_q_b[18]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[18]_PORT_B_address_reg = DFFE(ED2_q_b[18]_PORT_B_address, ED2_q_b[18]_clock_1, , , );
ED2_q_b[18]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[18]_PORT_A_write_enable_reg = DFFE(ED2_q_b[18]_PORT_A_write_enable, ED2_q_b[18]_clock_0, , , );
ED2_q_b[18]_PORT_B_read_enable = VCC;
ED2_q_b[18]_PORT_B_read_enable_reg = DFFE(ED2_q_b[18]_PORT_B_read_enable, ED2_q_b[18]_clock_1, , , );
ED2_q_b[18]_clock_0 = CLOCK_50;
ED2_q_b[18]_clock_1 = CLOCK_50;
ED2_q_b[18]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[18]_PORT_B_data_out = MEMORY(ED2_q_b[18]_PORT_A_data_in_reg, , ED2_q_b[18]_PORT_A_address_reg, ED2_q_b[18]_PORT_B_address_reg, ED2_q_b[18]_PORT_A_write_enable_reg, , , ED2_q_b[18]_PORT_B_read_enable_reg, , , ED2_q_b[18]_clock_0, ED2_q_b[18]_clock_1, ED2_q_b[18]_clock_enable_0, , , , , );
ED2_q_b[18] = ED2_q_b[18]_PORT_B_data_out[0];


--ED1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[18]_PORT_A_data_in = ZC1L820;
ED1_q_b[18]_PORT_A_data_in_reg = DFFE(ED1_q_b[18]_PORT_A_data_in, ED1_q_b[18]_clock_0, , , );
ED1_q_b[18]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[18]_PORT_A_address_reg = DFFE(ED1_q_b[18]_PORT_A_address, ED1_q_b[18]_clock_0, , , );
ED1_q_b[18]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[18]_PORT_B_address_reg = DFFE(ED1_q_b[18]_PORT_B_address, ED1_q_b[18]_clock_1, , , );
ED1_q_b[18]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[18]_PORT_A_write_enable_reg = DFFE(ED1_q_b[18]_PORT_A_write_enable, ED1_q_b[18]_clock_0, , , );
ED1_q_b[18]_PORT_B_read_enable = VCC;
ED1_q_b[18]_PORT_B_read_enable_reg = DFFE(ED1_q_b[18]_PORT_B_read_enable, ED1_q_b[18]_clock_1, , , );
ED1_q_b[18]_clock_0 = CLOCK_50;
ED1_q_b[18]_clock_1 = CLOCK_50;
ED1_q_b[18]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[18]_PORT_B_data_out = MEMORY(ED1_q_b[18]_PORT_A_data_in_reg, , ED1_q_b[18]_PORT_A_address_reg, ED1_q_b[18]_PORT_B_address_reg, ED1_q_b[18]_PORT_A_write_enable_reg, , , ED1_q_b[18]_PORT_B_read_enable_reg, , , ED1_q_b[18]_clock_0, ED1_q_b[18]_clock_1, ED1_q_b[18]_clock_enable_0, , , , , );
ED1_q_b[18] = ED1_q_b[18]_PORT_B_data_out[0];


--ED2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[17]_PORT_A_data_in = ZC1L819;
ED2_q_b[17]_PORT_A_data_in_reg = DFFE(ED2_q_b[17]_PORT_A_data_in, ED2_q_b[17]_clock_0, , , );
ED2_q_b[17]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[17]_PORT_A_address_reg = DFFE(ED2_q_b[17]_PORT_A_address, ED2_q_b[17]_clock_0, , , );
ED2_q_b[17]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[17]_PORT_B_address_reg = DFFE(ED2_q_b[17]_PORT_B_address, ED2_q_b[17]_clock_1, , , );
ED2_q_b[17]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[17]_PORT_A_write_enable_reg = DFFE(ED2_q_b[17]_PORT_A_write_enable, ED2_q_b[17]_clock_0, , , );
ED2_q_b[17]_PORT_B_read_enable = VCC;
ED2_q_b[17]_PORT_B_read_enable_reg = DFFE(ED2_q_b[17]_PORT_B_read_enable, ED2_q_b[17]_clock_1, , , );
ED2_q_b[17]_clock_0 = CLOCK_50;
ED2_q_b[17]_clock_1 = CLOCK_50;
ED2_q_b[17]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[17]_PORT_B_data_out = MEMORY(ED2_q_b[17]_PORT_A_data_in_reg, , ED2_q_b[17]_PORT_A_address_reg, ED2_q_b[17]_PORT_B_address_reg, ED2_q_b[17]_PORT_A_write_enable_reg, , , ED2_q_b[17]_PORT_B_read_enable_reg, , , ED2_q_b[17]_clock_0, ED2_q_b[17]_clock_1, ED2_q_b[17]_clock_enable_0, , , , , );
ED2_q_b[17] = ED2_q_b[17]_PORT_B_data_out[0];


--ED1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[17]_PORT_A_data_in = ZC1L819;
ED1_q_b[17]_PORT_A_data_in_reg = DFFE(ED1_q_b[17]_PORT_A_data_in, ED1_q_b[17]_clock_0, , , );
ED1_q_b[17]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[17]_PORT_A_address_reg = DFFE(ED1_q_b[17]_PORT_A_address, ED1_q_b[17]_clock_0, , , );
ED1_q_b[17]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[17]_PORT_B_address_reg = DFFE(ED1_q_b[17]_PORT_B_address, ED1_q_b[17]_clock_1, , , );
ED1_q_b[17]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[17]_PORT_A_write_enable_reg = DFFE(ED1_q_b[17]_PORT_A_write_enable, ED1_q_b[17]_clock_0, , , );
ED1_q_b[17]_PORT_B_read_enable = VCC;
ED1_q_b[17]_PORT_B_read_enable_reg = DFFE(ED1_q_b[17]_PORT_B_read_enable, ED1_q_b[17]_clock_1, , , );
ED1_q_b[17]_clock_0 = CLOCK_50;
ED1_q_b[17]_clock_1 = CLOCK_50;
ED1_q_b[17]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[17]_PORT_B_data_out = MEMORY(ED1_q_b[17]_PORT_A_data_in_reg, , ED1_q_b[17]_PORT_A_address_reg, ED1_q_b[17]_PORT_B_address_reg, ED1_q_b[17]_PORT_A_write_enable_reg, , , ED1_q_b[17]_PORT_B_read_enable_reg, , , ED1_q_b[17]_clock_0, ED1_q_b[17]_clock_1, ED1_q_b[17]_clock_enable_0, , , , , );
ED1_q_b[17] = ED1_q_b[17]_PORT_B_data_out[0];


--ED2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[20]_PORT_A_data_in = ZC1L822;
ED2_q_b[20]_PORT_A_data_in_reg = DFFE(ED2_q_b[20]_PORT_A_data_in, ED2_q_b[20]_clock_0, , , );
ED2_q_b[20]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[20]_PORT_A_address_reg = DFFE(ED2_q_b[20]_PORT_A_address, ED2_q_b[20]_clock_0, , , );
ED2_q_b[20]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[20]_PORT_B_address_reg = DFFE(ED2_q_b[20]_PORT_B_address, ED2_q_b[20]_clock_1, , , );
ED2_q_b[20]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[20]_PORT_A_write_enable_reg = DFFE(ED2_q_b[20]_PORT_A_write_enable, ED2_q_b[20]_clock_0, , , );
ED2_q_b[20]_PORT_B_read_enable = VCC;
ED2_q_b[20]_PORT_B_read_enable_reg = DFFE(ED2_q_b[20]_PORT_B_read_enable, ED2_q_b[20]_clock_1, , , );
ED2_q_b[20]_clock_0 = CLOCK_50;
ED2_q_b[20]_clock_1 = CLOCK_50;
ED2_q_b[20]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[20]_PORT_B_data_out = MEMORY(ED2_q_b[20]_PORT_A_data_in_reg, , ED2_q_b[20]_PORT_A_address_reg, ED2_q_b[20]_PORT_B_address_reg, ED2_q_b[20]_PORT_A_write_enable_reg, , , ED2_q_b[20]_PORT_B_read_enable_reg, , , ED2_q_b[20]_clock_0, ED2_q_b[20]_clock_1, ED2_q_b[20]_clock_enable_0, , , , , );
ED2_q_b[20] = ED2_q_b[20]_PORT_B_data_out[0];


--ED1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[20]_PORT_A_data_in = ZC1L822;
ED1_q_b[20]_PORT_A_data_in_reg = DFFE(ED1_q_b[20]_PORT_A_data_in, ED1_q_b[20]_clock_0, , , );
ED1_q_b[20]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[20]_PORT_A_address_reg = DFFE(ED1_q_b[20]_PORT_A_address, ED1_q_b[20]_clock_0, , , );
ED1_q_b[20]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[20]_PORT_B_address_reg = DFFE(ED1_q_b[20]_PORT_B_address, ED1_q_b[20]_clock_1, , , );
ED1_q_b[20]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[20]_PORT_A_write_enable_reg = DFFE(ED1_q_b[20]_PORT_A_write_enable, ED1_q_b[20]_clock_0, , , );
ED1_q_b[20]_PORT_B_read_enable = VCC;
ED1_q_b[20]_PORT_B_read_enable_reg = DFFE(ED1_q_b[20]_PORT_B_read_enable, ED1_q_b[20]_clock_1, , , );
ED1_q_b[20]_clock_0 = CLOCK_50;
ED1_q_b[20]_clock_1 = CLOCK_50;
ED1_q_b[20]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[20]_PORT_B_data_out = MEMORY(ED1_q_b[20]_PORT_A_data_in_reg, , ED1_q_b[20]_PORT_A_address_reg, ED1_q_b[20]_PORT_B_address_reg, ED1_q_b[20]_PORT_A_write_enable_reg, , , ED1_q_b[20]_PORT_B_read_enable_reg, , , ED1_q_b[20]_clock_0, ED1_q_b[20]_clock_1, ED1_q_b[20]_clock_enable_0, , , , , );
ED1_q_b[20] = ED1_q_b[20]_PORT_B_data_out[0];


--ED2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[19]_PORT_A_data_in = ZC1L821;
ED2_q_b[19]_PORT_A_data_in_reg = DFFE(ED2_q_b[19]_PORT_A_data_in, ED2_q_b[19]_clock_0, , , );
ED2_q_b[19]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[19]_PORT_A_address_reg = DFFE(ED2_q_b[19]_PORT_A_address, ED2_q_b[19]_clock_0, , , );
ED2_q_b[19]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[19]_PORT_B_address_reg = DFFE(ED2_q_b[19]_PORT_B_address, ED2_q_b[19]_clock_1, , , );
ED2_q_b[19]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[19]_PORT_A_write_enable_reg = DFFE(ED2_q_b[19]_PORT_A_write_enable, ED2_q_b[19]_clock_0, , , );
ED2_q_b[19]_PORT_B_read_enable = VCC;
ED2_q_b[19]_PORT_B_read_enable_reg = DFFE(ED2_q_b[19]_PORT_B_read_enable, ED2_q_b[19]_clock_1, , , );
ED2_q_b[19]_clock_0 = CLOCK_50;
ED2_q_b[19]_clock_1 = CLOCK_50;
ED2_q_b[19]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[19]_PORT_B_data_out = MEMORY(ED2_q_b[19]_PORT_A_data_in_reg, , ED2_q_b[19]_PORT_A_address_reg, ED2_q_b[19]_PORT_B_address_reg, ED2_q_b[19]_PORT_A_write_enable_reg, , , ED2_q_b[19]_PORT_B_read_enable_reg, , , ED2_q_b[19]_clock_0, ED2_q_b[19]_clock_1, ED2_q_b[19]_clock_enable_0, , , , , );
ED2_q_b[19] = ED2_q_b[19]_PORT_B_data_out[0];


--ED1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[19]_PORT_A_data_in = ZC1L821;
ED1_q_b[19]_PORT_A_data_in_reg = DFFE(ED1_q_b[19]_PORT_A_data_in, ED1_q_b[19]_clock_0, , , );
ED1_q_b[19]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[19]_PORT_A_address_reg = DFFE(ED1_q_b[19]_PORT_A_address, ED1_q_b[19]_clock_0, , , );
ED1_q_b[19]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[19]_PORT_B_address_reg = DFFE(ED1_q_b[19]_PORT_B_address, ED1_q_b[19]_clock_1, , , );
ED1_q_b[19]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[19]_PORT_A_write_enable_reg = DFFE(ED1_q_b[19]_PORT_A_write_enable, ED1_q_b[19]_clock_0, , , );
ED1_q_b[19]_PORT_B_read_enable = VCC;
ED1_q_b[19]_PORT_B_read_enable_reg = DFFE(ED1_q_b[19]_PORT_B_read_enable, ED1_q_b[19]_clock_1, , , );
ED1_q_b[19]_clock_0 = CLOCK_50;
ED1_q_b[19]_clock_1 = CLOCK_50;
ED1_q_b[19]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[19]_PORT_B_data_out = MEMORY(ED1_q_b[19]_PORT_A_data_in_reg, , ED1_q_b[19]_PORT_A_address_reg, ED1_q_b[19]_PORT_B_address_reg, ED1_q_b[19]_PORT_A_write_enable_reg, , , ED1_q_b[19]_PORT_B_read_enable_reg, , , ED1_q_b[19]_clock_0, ED1_q_b[19]_clock_1, ED1_q_b[19]_clock_enable_0, , , , , );
ED1_q_b[19] = ED1_q_b[19]_PORT_B_data_out[0];


--ED1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[0]_PORT_A_data_in = ZC1L799;
ED1_q_b[0]_PORT_A_data_in_reg = DFFE(ED1_q_b[0]_PORT_A_data_in, ED1_q_b[0]_clock_0, , , );
ED1_q_b[0]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[0]_PORT_A_address_reg = DFFE(ED1_q_b[0]_PORT_A_address, ED1_q_b[0]_clock_0, , , );
ED1_q_b[0]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[0]_PORT_B_address_reg = DFFE(ED1_q_b[0]_PORT_B_address, ED1_q_b[0]_clock_1, , , );
ED1_q_b[0]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[0]_PORT_A_write_enable_reg = DFFE(ED1_q_b[0]_PORT_A_write_enable, ED1_q_b[0]_clock_0, , , );
ED1_q_b[0]_PORT_B_read_enable = VCC;
ED1_q_b[0]_PORT_B_read_enable_reg = DFFE(ED1_q_b[0]_PORT_B_read_enable, ED1_q_b[0]_clock_1, , , );
ED1_q_b[0]_clock_0 = CLOCK_50;
ED1_q_b[0]_clock_1 = CLOCK_50;
ED1_q_b[0]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[0]_PORT_B_data_out = MEMORY(ED1_q_b[0]_PORT_A_data_in_reg, , ED1_q_b[0]_PORT_A_address_reg, ED1_q_b[0]_PORT_B_address_reg, ED1_q_b[0]_PORT_A_write_enable_reg, , , ED1_q_b[0]_PORT_B_read_enable_reg, , , ED1_q_b[0]_clock_0, ED1_q_b[0]_clock_1, ED1_q_b[0]_clock_enable_0, , , , , );
ED1_q_b[0] = ED1_q_b[0]_PORT_B_data_out[0];


--ED2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[24]_PORT_A_data_in = ZC1L826;
ED2_q_b[24]_PORT_A_data_in_reg = DFFE(ED2_q_b[24]_PORT_A_data_in, ED2_q_b[24]_clock_0, , , );
ED2_q_b[24]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[24]_PORT_A_address_reg = DFFE(ED2_q_b[24]_PORT_A_address, ED2_q_b[24]_clock_0, , , );
ED2_q_b[24]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[24]_PORT_B_address_reg = DFFE(ED2_q_b[24]_PORT_B_address, ED2_q_b[24]_clock_1, , , );
ED2_q_b[24]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[24]_PORT_A_write_enable_reg = DFFE(ED2_q_b[24]_PORT_A_write_enable, ED2_q_b[24]_clock_0, , , );
ED2_q_b[24]_PORT_B_read_enable = VCC;
ED2_q_b[24]_PORT_B_read_enable_reg = DFFE(ED2_q_b[24]_PORT_B_read_enable, ED2_q_b[24]_clock_1, , , );
ED2_q_b[24]_clock_0 = CLOCK_50;
ED2_q_b[24]_clock_1 = CLOCK_50;
ED2_q_b[24]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[24]_PORT_B_data_out = MEMORY(ED2_q_b[24]_PORT_A_data_in_reg, , ED2_q_b[24]_PORT_A_address_reg, ED2_q_b[24]_PORT_B_address_reg, ED2_q_b[24]_PORT_A_write_enable_reg, , , ED2_q_b[24]_PORT_B_read_enable_reg, , , ED2_q_b[24]_clock_0, ED2_q_b[24]_clock_1, ED2_q_b[24]_clock_enable_0, , , , , );
ED2_q_b[24] = ED2_q_b[24]_PORT_B_data_out[0];


--ED1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[24]_PORT_A_data_in = ZC1L826;
ED1_q_b[24]_PORT_A_data_in_reg = DFFE(ED1_q_b[24]_PORT_A_data_in, ED1_q_b[24]_clock_0, , , );
ED1_q_b[24]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[24]_PORT_A_address_reg = DFFE(ED1_q_b[24]_PORT_A_address, ED1_q_b[24]_clock_0, , , );
ED1_q_b[24]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[24]_PORT_B_address_reg = DFFE(ED1_q_b[24]_PORT_B_address, ED1_q_b[24]_clock_1, , , );
ED1_q_b[24]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[24]_PORT_A_write_enable_reg = DFFE(ED1_q_b[24]_PORT_A_write_enable, ED1_q_b[24]_clock_0, , , );
ED1_q_b[24]_PORT_B_read_enable = VCC;
ED1_q_b[24]_PORT_B_read_enable_reg = DFFE(ED1_q_b[24]_PORT_B_read_enable, ED1_q_b[24]_clock_1, , , );
ED1_q_b[24]_clock_0 = CLOCK_50;
ED1_q_b[24]_clock_1 = CLOCK_50;
ED1_q_b[24]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[24]_PORT_B_data_out = MEMORY(ED1_q_b[24]_PORT_A_data_in_reg, , ED1_q_b[24]_PORT_A_address_reg, ED1_q_b[24]_PORT_B_address_reg, ED1_q_b[24]_PORT_A_write_enable_reg, , , ED1_q_b[24]_PORT_B_read_enable_reg, , , ED1_q_b[24]_clock_0, ED1_q_b[24]_clock_1, ED1_q_b[24]_clock_enable_0, , , , , );
ED1_q_b[24] = ED1_q_b[24]_PORT_B_data_out[0];


--ED2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[23]_PORT_A_data_in = ZC1L825;
ED2_q_b[23]_PORT_A_data_in_reg = DFFE(ED2_q_b[23]_PORT_A_data_in, ED2_q_b[23]_clock_0, , , );
ED2_q_b[23]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[23]_PORT_A_address_reg = DFFE(ED2_q_b[23]_PORT_A_address, ED2_q_b[23]_clock_0, , , );
ED2_q_b[23]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[23]_PORT_B_address_reg = DFFE(ED2_q_b[23]_PORT_B_address, ED2_q_b[23]_clock_1, , , );
ED2_q_b[23]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[23]_PORT_A_write_enable_reg = DFFE(ED2_q_b[23]_PORT_A_write_enable, ED2_q_b[23]_clock_0, , , );
ED2_q_b[23]_PORT_B_read_enable = VCC;
ED2_q_b[23]_PORT_B_read_enable_reg = DFFE(ED2_q_b[23]_PORT_B_read_enable, ED2_q_b[23]_clock_1, , , );
ED2_q_b[23]_clock_0 = CLOCK_50;
ED2_q_b[23]_clock_1 = CLOCK_50;
ED2_q_b[23]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[23]_PORT_B_data_out = MEMORY(ED2_q_b[23]_PORT_A_data_in_reg, , ED2_q_b[23]_PORT_A_address_reg, ED2_q_b[23]_PORT_B_address_reg, ED2_q_b[23]_PORT_A_write_enable_reg, , , ED2_q_b[23]_PORT_B_read_enable_reg, , , ED2_q_b[23]_clock_0, ED2_q_b[23]_clock_1, ED2_q_b[23]_clock_enable_0, , , , , );
ED2_q_b[23] = ED2_q_b[23]_PORT_B_data_out[0];


--ED1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[23]_PORT_A_data_in = ZC1L825;
ED1_q_b[23]_PORT_A_data_in_reg = DFFE(ED1_q_b[23]_PORT_A_data_in, ED1_q_b[23]_clock_0, , , );
ED1_q_b[23]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[23]_PORT_A_address_reg = DFFE(ED1_q_b[23]_PORT_A_address, ED1_q_b[23]_clock_0, , , );
ED1_q_b[23]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[23]_PORT_B_address_reg = DFFE(ED1_q_b[23]_PORT_B_address, ED1_q_b[23]_clock_1, , , );
ED1_q_b[23]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[23]_PORT_A_write_enable_reg = DFFE(ED1_q_b[23]_PORT_A_write_enable, ED1_q_b[23]_clock_0, , , );
ED1_q_b[23]_PORT_B_read_enable = VCC;
ED1_q_b[23]_PORT_B_read_enable_reg = DFFE(ED1_q_b[23]_PORT_B_read_enable, ED1_q_b[23]_clock_1, , , );
ED1_q_b[23]_clock_0 = CLOCK_50;
ED1_q_b[23]_clock_1 = CLOCK_50;
ED1_q_b[23]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[23]_PORT_B_data_out = MEMORY(ED1_q_b[23]_PORT_A_data_in_reg, , ED1_q_b[23]_PORT_A_address_reg, ED1_q_b[23]_PORT_B_address_reg, ED1_q_b[23]_PORT_A_write_enable_reg, , , ED1_q_b[23]_PORT_B_read_enable_reg, , , ED1_q_b[23]_clock_0, ED1_q_b[23]_clock_1, ED1_q_b[23]_clock_enable_0, , , , , );
ED1_q_b[23] = ED1_q_b[23]_PORT_B_data_out[0];


--ED2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[22]_PORT_A_data_in = ZC1L824;
ED2_q_b[22]_PORT_A_data_in_reg = DFFE(ED2_q_b[22]_PORT_A_data_in, ED2_q_b[22]_clock_0, , , );
ED2_q_b[22]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[22]_PORT_A_address_reg = DFFE(ED2_q_b[22]_PORT_A_address, ED2_q_b[22]_clock_0, , , );
ED2_q_b[22]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[22]_PORT_B_address_reg = DFFE(ED2_q_b[22]_PORT_B_address, ED2_q_b[22]_clock_1, , , );
ED2_q_b[22]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[22]_PORT_A_write_enable_reg = DFFE(ED2_q_b[22]_PORT_A_write_enable, ED2_q_b[22]_clock_0, , , );
ED2_q_b[22]_PORT_B_read_enable = VCC;
ED2_q_b[22]_PORT_B_read_enable_reg = DFFE(ED2_q_b[22]_PORT_B_read_enable, ED2_q_b[22]_clock_1, , , );
ED2_q_b[22]_clock_0 = CLOCK_50;
ED2_q_b[22]_clock_1 = CLOCK_50;
ED2_q_b[22]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[22]_PORT_B_data_out = MEMORY(ED2_q_b[22]_PORT_A_data_in_reg, , ED2_q_b[22]_PORT_A_address_reg, ED2_q_b[22]_PORT_B_address_reg, ED2_q_b[22]_PORT_A_write_enable_reg, , , ED2_q_b[22]_PORT_B_read_enable_reg, , , ED2_q_b[22]_clock_0, ED2_q_b[22]_clock_1, ED2_q_b[22]_clock_enable_0, , , , , );
ED2_q_b[22] = ED2_q_b[22]_PORT_B_data_out[0];


--ED1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[22]_PORT_A_data_in = ZC1L824;
ED1_q_b[22]_PORT_A_data_in_reg = DFFE(ED1_q_b[22]_PORT_A_data_in, ED1_q_b[22]_clock_0, , , );
ED1_q_b[22]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[22]_PORT_A_address_reg = DFFE(ED1_q_b[22]_PORT_A_address, ED1_q_b[22]_clock_0, , , );
ED1_q_b[22]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[22]_PORT_B_address_reg = DFFE(ED1_q_b[22]_PORT_B_address, ED1_q_b[22]_clock_1, , , );
ED1_q_b[22]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[22]_PORT_A_write_enable_reg = DFFE(ED1_q_b[22]_PORT_A_write_enable, ED1_q_b[22]_clock_0, , , );
ED1_q_b[22]_PORT_B_read_enable = VCC;
ED1_q_b[22]_PORT_B_read_enable_reg = DFFE(ED1_q_b[22]_PORT_B_read_enable, ED1_q_b[22]_clock_1, , , );
ED1_q_b[22]_clock_0 = CLOCK_50;
ED1_q_b[22]_clock_1 = CLOCK_50;
ED1_q_b[22]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[22]_PORT_B_data_out = MEMORY(ED1_q_b[22]_PORT_A_data_in_reg, , ED1_q_b[22]_PORT_A_address_reg, ED1_q_b[22]_PORT_B_address_reg, ED1_q_b[22]_PORT_A_write_enable_reg, , , ED1_q_b[22]_PORT_B_read_enable_reg, , , ED1_q_b[22]_clock_0, ED1_q_b[22]_clock_1, ED1_q_b[22]_clock_enable_0, , , , , );
ED1_q_b[22] = ED1_q_b[22]_PORT_B_data_out[0];


--ED2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED2_q_b[21]_PORT_A_data_in = ZC1L823;
ED2_q_b[21]_PORT_A_data_in_reg = DFFE(ED2_q_b[21]_PORT_A_data_in, ED2_q_b[21]_clock_0, , , );
ED2_q_b[21]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED2_q_b[21]_PORT_A_address_reg = DFFE(ED2_q_b[21]_PORT_A_address, ED2_q_b[21]_clock_0, , , );
ED2_q_b[21]_PORT_B_address = BUS(ZC1_D_iw[22], ZC1_D_iw[23], ZC1_D_iw[24], ZC1_D_iw[25], ZC1_D_iw[26]);
ED2_q_b[21]_PORT_B_address_reg = DFFE(ED2_q_b[21]_PORT_B_address, ED2_q_b[21]_clock_1, , , );
ED2_q_b[21]_PORT_A_write_enable = ZC1_W_rf_wren;
ED2_q_b[21]_PORT_A_write_enable_reg = DFFE(ED2_q_b[21]_PORT_A_write_enable, ED2_q_b[21]_clock_0, , , );
ED2_q_b[21]_PORT_B_read_enable = VCC;
ED2_q_b[21]_PORT_B_read_enable_reg = DFFE(ED2_q_b[21]_PORT_B_read_enable, ED2_q_b[21]_clock_1, , , );
ED2_q_b[21]_clock_0 = CLOCK_50;
ED2_q_b[21]_clock_1 = CLOCK_50;
ED2_q_b[21]_clock_enable_0 = ZC1_W_rf_wren;
ED2_q_b[21]_PORT_B_data_out = MEMORY(ED2_q_b[21]_PORT_A_data_in_reg, , ED2_q_b[21]_PORT_A_address_reg, ED2_q_b[21]_PORT_B_address_reg, ED2_q_b[21]_PORT_A_write_enable_reg, , , ED2_q_b[21]_PORT_B_read_enable_reg, , , ED2_q_b[21]_clock_0, ED2_q_b[21]_clock_1, ED2_q_b[21]_clock_enable_0, , , , , );
ED2_q_b[21] = ED2_q_b[21]_PORT_B_data_out[0];


--ED1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ED1_q_b[21]_PORT_A_data_in = ZC1L823;
ED1_q_b[21]_PORT_A_data_in_reg = DFFE(ED1_q_b[21]_PORT_A_data_in, ED1_q_b[21]_clock_0, , , );
ED1_q_b[21]_PORT_A_address = BUS(ZC1_R_dst_regnum[0], ZC1_R_dst_regnum[1], ZC1_R_dst_regnum[2], ZC1_R_dst_regnum[3], ZC1_R_dst_regnum[4]);
ED1_q_b[21]_PORT_A_address_reg = DFFE(ED1_q_b[21]_PORT_A_address, ED1_q_b[21]_clock_0, , , );
ED1_q_b[21]_PORT_B_address = BUS(ZC1_D_iw[27], ZC1_D_iw[28], ZC1_D_iw[29], ZC1_D_iw[30], ZC1_D_iw[31]);
ED1_q_b[21]_PORT_B_address_reg = DFFE(ED1_q_b[21]_PORT_B_address, ED1_q_b[21]_clock_1, , , );
ED1_q_b[21]_PORT_A_write_enable = ZC1_W_rf_wren;
ED1_q_b[21]_PORT_A_write_enable_reg = DFFE(ED1_q_b[21]_PORT_A_write_enable, ED1_q_b[21]_clock_0, , , );
ED1_q_b[21]_PORT_B_read_enable = VCC;
ED1_q_b[21]_PORT_B_read_enable_reg = DFFE(ED1_q_b[21]_PORT_B_read_enable, ED1_q_b[21]_clock_1, , , );
ED1_q_b[21]_clock_0 = CLOCK_50;
ED1_q_b[21]_clock_1 = CLOCK_50;
ED1_q_b[21]_clock_enable_0 = ZC1_W_rf_wren;
ED1_q_b[21]_PORT_B_data_out = MEMORY(ED1_q_b[21]_PORT_A_data_in_reg, , ED1_q_b[21]_PORT_A_address_reg, ED1_q_b[21]_PORT_B_address_reg, ED1_q_b[21]_PORT_A_write_enable_reg, , , ED1_q_b[21]_PORT_B_read_enable_reg, , , ED1_q_b[21]_clock_0, ED1_q_b[21]_clock_1, ED1_q_b[21]_clock_enable_0, , , , , );
ED1_q_b[21] = ED1_q_b[21]_PORT_B_data_out[0];


--ZC1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]
--register power-up is low

ZC1_E_shift_rot_result[31] = DFFEAS(ZC1L457, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[31],  ,  , ZC1_E_new_inst);


--CD1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]
--register power-up is low

CD1_readdata[22] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[22],  ,  , !CD1_address[8]);


--DC2_data_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[6]
--register power-up is low

DC2_data_reg[6] = DFFEAS(WB2L24, CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  , DC2_use_reg,  );


--CD1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]
--register power-up is low

CD1_readdata[23] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[23],  ,  , !CD1_address[8]);


--DC2_data_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[7]
--register power-up is low

DC2_data_reg[7] = DFFEAS(WB2L25, CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  , DC2_use_reg,  );


--CD1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]
--register power-up is low

CD1_readdata[24] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[24],  ,  , !CD1_address[8]);


--DC2_data_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[8]
--register power-up is low

DC2_data_reg[8] = DFFEAS(WB2L26, CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  , DC2_use_reg,  );


--ZC1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]
--register power-up is low

ZC1_d_writedata[8] = DFFEAS(ED2_q_b[0], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[8],  ,  , ZC1L230);


--CD1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]
--register power-up is low

CD1_readdata[25] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[25],  ,  , !CD1_address[8]);


--DC2_data_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[9]
--register power-up is low

DC2_data_reg[9] = DFFEAS(WB2L27, CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  , DC2_use_reg,  );


--ZC1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]
--register power-up is low

ZC1_d_writedata[9] = DFFEAS(ED2_q_b[1], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[9],  ,  , ZC1L230);


--CD1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]
--register power-up is low

CD1_readdata[26] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[26],  ,  , !CD1_address[8]);


--DC2_data_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[10]
--register power-up is low

DC2_data_reg[10] = DFFEAS(WB2L28, CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  , DC2_use_reg,  );


--ZC1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]
--register power-up is low

ZC1_d_writedata[10] = DFFEAS(ED2_q_b[2], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[10],  ,  , ZC1L230);


--CD1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]
--register power-up is low

CD1_readdata[11] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[11],  ,  , !CD1_address[8]);


--DC2_data_reg[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[11]
--register power-up is low

DC2_data_reg[11] = DFFEAS(WB2L29, CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  , DC2_use_reg,  );


--ZC1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]
--register power-up is low

ZC1_d_writedata[11] = DFFEAS(ED2_q_b[3], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[11],  ,  , ZC1L230);


--CD1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]
--register power-up is low

CD1_readdata[12] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[12],  ,  , !CD1_address[8]);


--DC2_data_reg[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[12]
--register power-up is low

DC2_data_reg[12] = DFFEAS(WB2L30, CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  , DC2_use_reg,  );


--ZC1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]
--register power-up is low

ZC1_d_writedata[12] = DFFEAS(ED2_q_b[4], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[12],  ,  , ZC1L230);


--CD1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]
--register power-up is low

CD1_readdata[13] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[13],  ,  , !CD1_address[8]);


--DC2_data_reg[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[13]
--register power-up is low

DC2_data_reg[13] = DFFEAS(WB2L31, CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  , DC2_use_reg,  );


--ZC1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]
--register power-up is low

ZC1_d_writedata[13] = DFFEAS(ED2_q_b[5], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[13],  ,  , ZC1L230);


--CD1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]
--register power-up is low

CD1_readdata[14] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[14],  ,  , !CD1_address[8]);


--DC2_data_reg[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[14]
--register power-up is low

DC2_data_reg[14] = DFFEAS(WB2L32, CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  , DC2_use_reg,  );


--ZC1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]
--register power-up is low

ZC1_d_writedata[14] = DFFEAS(ED2_q_b[6], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[14],  ,  , ZC1L230);


--CD1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]
--register power-up is low

CD1_readdata[15] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[15],  ,  , !CD1_address[8]);


--DC2_data_reg[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[15]
--register power-up is low

DC2_data_reg[15] = DFFEAS(WB2L33, CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  , DC2_use_reg,  );


--ZC1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]
--register power-up is low

ZC1_d_writedata[15] = DFFEAS(ED2_q_b[7], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[15],  ,  , ZC1L230);


--CD1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]
--register power-up is low

CD1_readdata[16] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[16],  ,  , !CD1_address[8]);


--CD1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]
--register power-up is low

CD1_readdata[1] = DFFEAS(CD1L51, CLOCK_50,  ,  ,  , DE1_q_a[1],  ,  , !CD1_address[8]);


--DC2_data_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[1]
--register power-up is low

DC2_data_reg[1] = DFFEAS(WB2L34, CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  , DC2_use_reg,  );


--CD1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]
--register power-up is low

CD1_readdata[2] = DFFEAS(CD1L52, CLOCK_50,  ,  ,  , DE1_q_a[2],  ,  , !CD1_address[8]);


--DC2_data_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[2]
--register power-up is low

DC2_data_reg[2] = DFFEAS(WB2L35, CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  , DC2_use_reg,  );


--CD1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]
--register power-up is low

CD1_readdata[3] = DFFEAS(CD1L53, CLOCK_50,  ,  ,  , DE1_q_a[3],  ,  , !CD1_address[8]);


--DC2_data_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[3]
--register power-up is low

DC2_data_reg[3] = DFFEAS(WB2L36, CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  , DC2_use_reg,  );


--CD1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]
--register power-up is low

CD1_readdata[4] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[4],  ,  , !CD1_address[8]);


--DC2_data_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[4]
--register power-up is low

DC2_data_reg[4] = DFFEAS(WB2L37, CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  , DC2_use_reg,  );


--CD1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]
--register power-up is low

CD1_readdata[5] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[5],  ,  , !CD1_address[8]);


--DC2_data_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[5]
--register power-up is low

DC2_data_reg[5] = DFFEAS(WB2L38, CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  , DC2_use_reg,  );


--CD1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]
--register power-up is low

CD1_readdata[9] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[9],  ,  , !CD1_address[8]);


--CD1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]
--register power-up is low

CD1_readdata[10] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[10],  ,  , !CD1_address[8]);


--CD1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]
--register power-up is low

CD1_readdata[8] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[8],  ,  , !CD1_address[8]);


--ZC1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]
--register power-up is low

ZC1_E_shift_rot_result[17] = DFFEAS(ZC1L443, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[17],  ,  , ZC1_E_new_inst);


--CD1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]
--register power-up is low

CD1_readdata[18] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[18],  ,  , !CD1_address[8]);


--CD1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]
--register power-up is low

CD1_readdata[20] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[20],  ,  , !CD1_address[8]);


--CD1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]
--register power-up is low

CD1_readdata[19] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[19],  ,  , !CD1_address[8]);


--CD1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]
--register power-up is low

CD1_readdata[17] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[17],  ,  , !CD1_address[8]);


--CD1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]
--register power-up is low

CD1_readdata[6] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[6],  ,  , !CD1_address[8]);


--CD1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]
--register power-up is low

CD1_readdata[7] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[7],  ,  , !CD1_address[8]);


--VD1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]
--register power-up is low

VD1_sr[17] = DFFEAS(VD1L65, A1L44,  ,  , VD1L29,  ,  , VD1L30,  );


--SD1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]
--register power-up is low

SD1_MonAReg[10] = DFFEAS(SD1L3, CLOCK_50,  ,  , UD1L49, UD1_jdo[17],  ,  , UD1_take_action_ocimem_a);


--SD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17
SD1L19_adder_eqn = ( SD1_MonAReg[9] ) + ( GND ) + ( SD1L36 );
SD1L19 = SUM(SD1L19_adder_eqn);

--SD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18
SD1L20_adder_eqn = ( SD1_MonAReg[9] ) + ( GND ) + ( SD1L36 );
SD1L20 = CARRY(SD1L20_adder_eqn);


--NB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[1]_PORT_A_data_in = DB1_wdata[1];
NB2_q_b[1]_PORT_A_data_in_reg = DFFE(NB2_q_b[1]_PORT_A_data_in, NB2_q_b[1]_clock_0, , , );
NB2_q_b[1]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[1]_PORT_A_address_reg = DFFE(NB2_q_b[1]_PORT_A_address, NB2_q_b[1]_clock_0, , , );
NB2_q_b[1]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[1]_PORT_B_address_reg = DFFE(NB2_q_b[1]_PORT_B_address, NB2_q_b[1]_clock_1, , , NB2_q_b[1]_clock_enable_1);
NB2_q_b[1]_PORT_A_write_enable = T1_wr_rfifo;
NB2_q_b[1]_PORT_A_write_enable_reg = DFFE(NB2_q_b[1]_PORT_A_write_enable, NB2_q_b[1]_clock_0, , , );
NB2_q_b[1]_PORT_B_read_enable = VCC;
NB2_q_b[1]_PORT_B_read_enable_reg = DFFE(NB2_q_b[1]_PORT_B_read_enable, NB2_q_b[1]_clock_1, , , NB2_q_b[1]_clock_enable_1);
NB2_q_b[1]_clock_0 = CLOCK_50;
NB2_q_b[1]_clock_1 = CLOCK_50;
NB2_q_b[1]_clock_enable_0 = T1_wr_rfifo;
NB2_q_b[1]_clock_enable_1 = T1L72;
NB2_q_b[1]_PORT_B_data_out = MEMORY(NB2_q_b[1]_PORT_A_data_in_reg, , NB2_q_b[1]_PORT_A_address_reg, NB2_q_b[1]_PORT_B_address_reg, NB2_q_b[1]_PORT_A_write_enable_reg, , , NB2_q_b[1]_PORT_B_read_enable_reg, , , NB2_q_b[1]_clock_0, NB2_q_b[1]_clock_1, NB2_q_b[1]_clock_enable_0, NB2_q_b[1]_clock_enable_1, , , , );
NB2_q_b[1] = NB2_q_b[1]_PORT_B_data_out[0];


--CB1_ram_block1a1 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a1
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a1_PORT_A_data_in = ZC1_d_writedata[1];
CB1_ram_block1a1_PORT_A_data_in_reg = DFFE(CB1_ram_block1a1_PORT_A_data_in, CB1_ram_block1a1_clock_0, , , );
CB1_ram_block1a1_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a1_PORT_A_address_reg = DFFE(CB1_ram_block1a1_PORT_A_address, CB1_ram_block1a1_clock_0, , , );
CB1_ram_block1a1_PORT_A_write_enable = R1L2;
CB1_ram_block1a1_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a1_PORT_A_write_enable, CB1_ram_block1a1_clock_0, , , );
CB1_ram_block1a1_PORT_A_read_enable = VCC;
CB1_ram_block1a1_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a1_PORT_A_read_enable, CB1_ram_block1a1_clock_0, , , );
CB1_ram_block1a1_clock_0 = CLOCK_50;
CB1_ram_block1a1_PORT_A_data_out = MEMORY(CB1_ram_block1a1_PORT_A_data_in_reg, , CB1_ram_block1a1_PORT_A_address_reg, , CB1_ram_block1a1_PORT_A_write_enable_reg, CB1_ram_block1a1_PORT_A_read_enable_reg, , , , , CB1_ram_block1a1_clock_0, , , , , , , );
CB1_ram_block1a1 = CB1_ram_block1a1_PORT_A_data_out[0];


--NB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[2]_PORT_A_data_in = DB1_wdata[2];
NB2_q_b[2]_PORT_A_data_in_reg = DFFE(NB2_q_b[2]_PORT_A_data_in, NB2_q_b[2]_clock_0, , , );
NB2_q_b[2]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[2]_PORT_A_address_reg = DFFE(NB2_q_b[2]_PORT_A_address, NB2_q_b[2]_clock_0, , , );
NB2_q_b[2]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[2]_PORT_B_address_reg = DFFE(NB2_q_b[2]_PORT_B_address, NB2_q_b[2]_clock_1, , , NB2_q_b[2]_clock_enable_1);
NB2_q_b[2]_PORT_A_write_enable = T1_wr_rfifo;
NB2_q_b[2]_PORT_A_write_enable_reg = DFFE(NB2_q_b[2]_PORT_A_write_enable, NB2_q_b[2]_clock_0, , , );
NB2_q_b[2]_PORT_B_read_enable = VCC;
NB2_q_b[2]_PORT_B_read_enable_reg = DFFE(NB2_q_b[2]_PORT_B_read_enable, NB2_q_b[2]_clock_1, , , NB2_q_b[2]_clock_enable_1);
NB2_q_b[2]_clock_0 = CLOCK_50;
NB2_q_b[2]_clock_1 = CLOCK_50;
NB2_q_b[2]_clock_enable_0 = T1_wr_rfifo;
NB2_q_b[2]_clock_enable_1 = T1L72;
NB2_q_b[2]_PORT_B_data_out = MEMORY(NB2_q_b[2]_PORT_A_data_in_reg, , NB2_q_b[2]_PORT_A_address_reg, NB2_q_b[2]_PORT_B_address_reg, NB2_q_b[2]_PORT_A_write_enable_reg, , , NB2_q_b[2]_PORT_B_read_enable_reg, , , NB2_q_b[2]_clock_0, NB2_q_b[2]_clock_1, NB2_q_b[2]_clock_enable_0, NB2_q_b[2]_clock_enable_1, , , , );
NB2_q_b[2] = NB2_q_b[2]_PORT_B_data_out[0];


--CB1_ram_block1a2 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a2
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a2_PORT_A_data_in = ZC1_d_writedata[2];
CB1_ram_block1a2_PORT_A_data_in_reg = DFFE(CB1_ram_block1a2_PORT_A_data_in, CB1_ram_block1a2_clock_0, , , );
CB1_ram_block1a2_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a2_PORT_A_address_reg = DFFE(CB1_ram_block1a2_PORT_A_address, CB1_ram_block1a2_clock_0, , , );
CB1_ram_block1a2_PORT_A_write_enable = R1L2;
CB1_ram_block1a2_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a2_PORT_A_write_enable, CB1_ram_block1a2_clock_0, , , );
CB1_ram_block1a2_PORT_A_read_enable = VCC;
CB1_ram_block1a2_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a2_PORT_A_read_enable, CB1_ram_block1a2_clock_0, , , );
CB1_ram_block1a2_clock_0 = CLOCK_50;
CB1_ram_block1a2_PORT_A_data_out = MEMORY(CB1_ram_block1a2_PORT_A_data_in_reg, , CB1_ram_block1a2_PORT_A_address_reg, , CB1_ram_block1a2_PORT_A_write_enable_reg, CB1_ram_block1a2_PORT_A_read_enable_reg, , , , , CB1_ram_block1a2_clock_0, , , , , , , );
CB1_ram_block1a2 = CB1_ram_block1a2_PORT_A_data_out[0];


--NB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[3]_PORT_A_data_in = DB1_wdata[3];
NB2_q_b[3]_PORT_A_data_in_reg = DFFE(NB2_q_b[3]_PORT_A_data_in, NB2_q_b[3]_clock_0, , , );
NB2_q_b[3]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[3]_PORT_A_address_reg = DFFE(NB2_q_b[3]_PORT_A_address, NB2_q_b[3]_clock_0, , , );
NB2_q_b[3]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[3]_PORT_B_address_reg = DFFE(NB2_q_b[3]_PORT_B_address, NB2_q_b[3]_clock_1, , , NB2_q_b[3]_clock_enable_1);
NB2_q_b[3]_PORT_A_write_enable = T1_wr_rfifo;
NB2_q_b[3]_PORT_A_write_enable_reg = DFFE(NB2_q_b[3]_PORT_A_write_enable, NB2_q_b[3]_clock_0, , , );
NB2_q_b[3]_PORT_B_read_enable = VCC;
NB2_q_b[3]_PORT_B_read_enable_reg = DFFE(NB2_q_b[3]_PORT_B_read_enable, NB2_q_b[3]_clock_1, , , NB2_q_b[3]_clock_enable_1);
NB2_q_b[3]_clock_0 = CLOCK_50;
NB2_q_b[3]_clock_1 = CLOCK_50;
NB2_q_b[3]_clock_enable_0 = T1_wr_rfifo;
NB2_q_b[3]_clock_enable_1 = T1L72;
NB2_q_b[3]_PORT_B_data_out = MEMORY(NB2_q_b[3]_PORT_A_data_in_reg, , NB2_q_b[3]_PORT_A_address_reg, NB2_q_b[3]_PORT_B_address_reg, NB2_q_b[3]_PORT_A_write_enable_reg, , , NB2_q_b[3]_PORT_B_read_enable_reg, , , NB2_q_b[3]_clock_0, NB2_q_b[3]_clock_1, NB2_q_b[3]_clock_enable_0, NB2_q_b[3]_clock_enable_1, , , , );
NB2_q_b[3] = NB2_q_b[3]_PORT_B_data_out[0];


--CB1_ram_block1a3 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a3
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a3_PORT_A_data_in = ZC1_d_writedata[3];
CB1_ram_block1a3_PORT_A_data_in_reg = DFFE(CB1_ram_block1a3_PORT_A_data_in, CB1_ram_block1a3_clock_0, , , );
CB1_ram_block1a3_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a3_PORT_A_address_reg = DFFE(CB1_ram_block1a3_PORT_A_address, CB1_ram_block1a3_clock_0, , , );
CB1_ram_block1a3_PORT_A_write_enable = R1L2;
CB1_ram_block1a3_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a3_PORT_A_write_enable, CB1_ram_block1a3_clock_0, , , );
CB1_ram_block1a3_PORT_A_read_enable = VCC;
CB1_ram_block1a3_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a3_PORT_A_read_enable, CB1_ram_block1a3_clock_0, , , );
CB1_ram_block1a3_clock_0 = CLOCK_50;
CB1_ram_block1a3_PORT_A_data_out = MEMORY(CB1_ram_block1a3_PORT_A_data_in_reg, , CB1_ram_block1a3_PORT_A_address_reg, , CB1_ram_block1a3_PORT_A_write_enable_reg, CB1_ram_block1a3_PORT_A_read_enable_reg, , , , , CB1_ram_block1a3_clock_0, , , , , , , );
CB1_ram_block1a3 = CB1_ram_block1a3_PORT_A_data_out[0];


--NB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[4]_PORT_A_data_in = DB1_wdata[4];
NB2_q_b[4]_PORT_A_data_in_reg = DFFE(NB2_q_b[4]_PORT_A_data_in, NB2_q_b[4]_clock_0, , , );
NB2_q_b[4]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[4]_PORT_A_address_reg = DFFE(NB2_q_b[4]_PORT_A_address, NB2_q_b[4]_clock_0, , , );
NB2_q_b[4]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[4]_PORT_B_address_reg = DFFE(NB2_q_b[4]_PORT_B_address, NB2_q_b[4]_clock_1, , , NB2_q_b[4]_clock_enable_1);
NB2_q_b[4]_PORT_A_write_enable = T1_wr_rfifo;
NB2_q_b[4]_PORT_A_write_enable_reg = DFFE(NB2_q_b[4]_PORT_A_write_enable, NB2_q_b[4]_clock_0, , , );
NB2_q_b[4]_PORT_B_read_enable = VCC;
NB2_q_b[4]_PORT_B_read_enable_reg = DFFE(NB2_q_b[4]_PORT_B_read_enable, NB2_q_b[4]_clock_1, , , NB2_q_b[4]_clock_enable_1);
NB2_q_b[4]_clock_0 = CLOCK_50;
NB2_q_b[4]_clock_1 = CLOCK_50;
NB2_q_b[4]_clock_enable_0 = T1_wr_rfifo;
NB2_q_b[4]_clock_enable_1 = T1L72;
NB2_q_b[4]_PORT_B_data_out = MEMORY(NB2_q_b[4]_PORT_A_data_in_reg, , NB2_q_b[4]_PORT_A_address_reg, NB2_q_b[4]_PORT_B_address_reg, NB2_q_b[4]_PORT_A_write_enable_reg, , , NB2_q_b[4]_PORT_B_read_enable_reg, , , NB2_q_b[4]_clock_0, NB2_q_b[4]_clock_1, NB2_q_b[4]_clock_enable_0, NB2_q_b[4]_clock_enable_1, , , , );
NB2_q_b[4] = NB2_q_b[4]_PORT_B_data_out[0];


--CB1_ram_block1a4 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a4
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a4_PORT_A_data_in = ZC1_d_writedata[4];
CB1_ram_block1a4_PORT_A_data_in_reg = DFFE(CB1_ram_block1a4_PORT_A_data_in, CB1_ram_block1a4_clock_0, , , );
CB1_ram_block1a4_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a4_PORT_A_address_reg = DFFE(CB1_ram_block1a4_PORT_A_address, CB1_ram_block1a4_clock_0, , , );
CB1_ram_block1a4_PORT_A_write_enable = R1L2;
CB1_ram_block1a4_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a4_PORT_A_write_enable, CB1_ram_block1a4_clock_0, , , );
CB1_ram_block1a4_PORT_A_read_enable = VCC;
CB1_ram_block1a4_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a4_PORT_A_read_enable, CB1_ram_block1a4_clock_0, , , );
CB1_ram_block1a4_clock_0 = CLOCK_50;
CB1_ram_block1a4_PORT_A_data_out = MEMORY(CB1_ram_block1a4_PORT_A_data_in_reg, , CB1_ram_block1a4_PORT_A_address_reg, , CB1_ram_block1a4_PORT_A_write_enable_reg, CB1_ram_block1a4_PORT_A_read_enable_reg, , , , , CB1_ram_block1a4_clock_0, , , , , , , );
CB1_ram_block1a4 = CB1_ram_block1a4_PORT_A_data_out[0];


--NB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[5]_PORT_A_data_in = DB1_wdata[5];
NB2_q_b[5]_PORT_A_data_in_reg = DFFE(NB2_q_b[5]_PORT_A_data_in, NB2_q_b[5]_clock_0, , , );
NB2_q_b[5]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[5]_PORT_A_address_reg = DFFE(NB2_q_b[5]_PORT_A_address, NB2_q_b[5]_clock_0, , , );
NB2_q_b[5]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[5]_PORT_B_address_reg = DFFE(NB2_q_b[5]_PORT_B_address, NB2_q_b[5]_clock_1, , , NB2_q_b[5]_clock_enable_1);
NB2_q_b[5]_PORT_A_write_enable = T1_wr_rfifo;
NB2_q_b[5]_PORT_A_write_enable_reg = DFFE(NB2_q_b[5]_PORT_A_write_enable, NB2_q_b[5]_clock_0, , , );
NB2_q_b[5]_PORT_B_read_enable = VCC;
NB2_q_b[5]_PORT_B_read_enable_reg = DFFE(NB2_q_b[5]_PORT_B_read_enable, NB2_q_b[5]_clock_1, , , NB2_q_b[5]_clock_enable_1);
NB2_q_b[5]_clock_0 = CLOCK_50;
NB2_q_b[5]_clock_1 = CLOCK_50;
NB2_q_b[5]_clock_enable_0 = T1_wr_rfifo;
NB2_q_b[5]_clock_enable_1 = T1L72;
NB2_q_b[5]_PORT_B_data_out = MEMORY(NB2_q_b[5]_PORT_A_data_in_reg, , NB2_q_b[5]_PORT_A_address_reg, NB2_q_b[5]_PORT_B_address_reg, NB2_q_b[5]_PORT_A_write_enable_reg, , , NB2_q_b[5]_PORT_B_read_enable_reg, , , NB2_q_b[5]_clock_0, NB2_q_b[5]_clock_1, NB2_q_b[5]_clock_enable_0, NB2_q_b[5]_clock_enable_1, , , , );
NB2_q_b[5] = NB2_q_b[5]_PORT_B_data_out[0];


--CB1_ram_block1a5 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a5
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a5_PORT_A_data_in = ZC1_d_writedata[5];
CB1_ram_block1a5_PORT_A_data_in_reg = DFFE(CB1_ram_block1a5_PORT_A_data_in, CB1_ram_block1a5_clock_0, , , );
CB1_ram_block1a5_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a5_PORT_A_address_reg = DFFE(CB1_ram_block1a5_PORT_A_address, CB1_ram_block1a5_clock_0, , , );
CB1_ram_block1a5_PORT_A_write_enable = R1L2;
CB1_ram_block1a5_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a5_PORT_A_write_enable, CB1_ram_block1a5_clock_0, , , );
CB1_ram_block1a5_PORT_A_read_enable = VCC;
CB1_ram_block1a5_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a5_PORT_A_read_enable, CB1_ram_block1a5_clock_0, , , );
CB1_ram_block1a5_clock_0 = CLOCK_50;
CB1_ram_block1a5_PORT_A_data_out = MEMORY(CB1_ram_block1a5_PORT_A_data_in_reg, , CB1_ram_block1a5_PORT_A_address_reg, , CB1_ram_block1a5_PORT_A_write_enable_reg, CB1_ram_block1a5_PORT_A_read_enable_reg, , , , , CB1_ram_block1a5_clock_0, , , , , , , );
CB1_ram_block1a5 = CB1_ram_block1a5_PORT_A_data_out[0];


--NB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[6]_PORT_A_data_in = DB1_wdata[6];
NB2_q_b[6]_PORT_A_data_in_reg = DFFE(NB2_q_b[6]_PORT_A_data_in, NB2_q_b[6]_clock_0, , , );
NB2_q_b[6]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[6]_PORT_A_address_reg = DFFE(NB2_q_b[6]_PORT_A_address, NB2_q_b[6]_clock_0, , , );
NB2_q_b[6]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[6]_PORT_B_address_reg = DFFE(NB2_q_b[6]_PORT_B_address, NB2_q_b[6]_clock_1, , , NB2_q_b[6]_clock_enable_1);
NB2_q_b[6]_PORT_A_write_enable = T1_wr_rfifo;
NB2_q_b[6]_PORT_A_write_enable_reg = DFFE(NB2_q_b[6]_PORT_A_write_enable, NB2_q_b[6]_clock_0, , , );
NB2_q_b[6]_PORT_B_read_enable = VCC;
NB2_q_b[6]_PORT_B_read_enable_reg = DFFE(NB2_q_b[6]_PORT_B_read_enable, NB2_q_b[6]_clock_1, , , NB2_q_b[6]_clock_enable_1);
NB2_q_b[6]_clock_0 = CLOCK_50;
NB2_q_b[6]_clock_1 = CLOCK_50;
NB2_q_b[6]_clock_enable_0 = T1_wr_rfifo;
NB2_q_b[6]_clock_enable_1 = T1L72;
NB2_q_b[6]_PORT_B_data_out = MEMORY(NB2_q_b[6]_PORT_A_data_in_reg, , NB2_q_b[6]_PORT_A_address_reg, NB2_q_b[6]_PORT_B_address_reg, NB2_q_b[6]_PORT_A_write_enable_reg, , , NB2_q_b[6]_PORT_B_read_enable_reg, , , NB2_q_b[6]_clock_0, NB2_q_b[6]_clock_1, NB2_q_b[6]_clock_enable_0, NB2_q_b[6]_clock_enable_1, , , , );
NB2_q_b[6] = NB2_q_b[6]_PORT_B_data_out[0];


--CB1_ram_block1a6 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a6
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a6_PORT_A_data_in = ZC1_d_writedata[6];
CB1_ram_block1a6_PORT_A_data_in_reg = DFFE(CB1_ram_block1a6_PORT_A_data_in, CB1_ram_block1a6_clock_0, , , );
CB1_ram_block1a6_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a6_PORT_A_address_reg = DFFE(CB1_ram_block1a6_PORT_A_address, CB1_ram_block1a6_clock_0, , , );
CB1_ram_block1a6_PORT_A_write_enable = R1L2;
CB1_ram_block1a6_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a6_PORT_A_write_enable, CB1_ram_block1a6_clock_0, , , );
CB1_ram_block1a6_PORT_A_read_enable = VCC;
CB1_ram_block1a6_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a6_PORT_A_read_enable, CB1_ram_block1a6_clock_0, , , );
CB1_ram_block1a6_clock_0 = CLOCK_50;
CB1_ram_block1a6_PORT_A_data_out = MEMORY(CB1_ram_block1a6_PORT_A_data_in_reg, , CB1_ram_block1a6_PORT_A_address_reg, , CB1_ram_block1a6_PORT_A_write_enable_reg, CB1_ram_block1a6_PORT_A_read_enable_reg, , , , , CB1_ram_block1a6_clock_0, , , , , , , );
CB1_ram_block1a6 = CB1_ram_block1a6_PORT_A_data_out[0];


--NB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[7]_PORT_A_data_in = DB1_wdata[7];
NB2_q_b[7]_PORT_A_data_in_reg = DFFE(NB2_q_b[7]_PORT_A_data_in, NB2_q_b[7]_clock_0, , , );
NB2_q_b[7]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[7]_PORT_A_address_reg = DFFE(NB2_q_b[7]_PORT_A_address, NB2_q_b[7]_clock_0, , , );
NB2_q_b[7]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[7]_PORT_B_address_reg = DFFE(NB2_q_b[7]_PORT_B_address, NB2_q_b[7]_clock_1, , , NB2_q_b[7]_clock_enable_1);
NB2_q_b[7]_PORT_A_write_enable = T1_wr_rfifo;
NB2_q_b[7]_PORT_A_write_enable_reg = DFFE(NB2_q_b[7]_PORT_A_write_enable, NB2_q_b[7]_clock_0, , , );
NB2_q_b[7]_PORT_B_read_enable = VCC;
NB2_q_b[7]_PORT_B_read_enable_reg = DFFE(NB2_q_b[7]_PORT_B_read_enable, NB2_q_b[7]_clock_1, , , NB2_q_b[7]_clock_enable_1);
NB2_q_b[7]_clock_0 = CLOCK_50;
NB2_q_b[7]_clock_1 = CLOCK_50;
NB2_q_b[7]_clock_enable_0 = T1_wr_rfifo;
NB2_q_b[7]_clock_enable_1 = T1L72;
NB2_q_b[7]_PORT_B_data_out = MEMORY(NB2_q_b[7]_PORT_A_data_in_reg, , NB2_q_b[7]_PORT_A_address_reg, NB2_q_b[7]_PORT_B_address_reg, NB2_q_b[7]_PORT_A_write_enable_reg, , , NB2_q_b[7]_PORT_B_read_enable_reg, , , NB2_q_b[7]_clock_0, NB2_q_b[7]_clock_1, NB2_q_b[7]_clock_enable_0, NB2_q_b[7]_clock_enable_1, , , , );
NB2_q_b[7] = NB2_q_b[7]_PORT_B_data_out[0];


--CB1_ram_block1a7 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a7
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a7_PORT_A_data_in = ZC1_d_writedata[7];
CB1_ram_block1a7_PORT_A_data_in_reg = DFFE(CB1_ram_block1a7_PORT_A_data_in, CB1_ram_block1a7_clock_0, , , );
CB1_ram_block1a7_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a7_PORT_A_address_reg = DFFE(CB1_ram_block1a7_PORT_A_address, CB1_ram_block1a7_clock_0, , , );
CB1_ram_block1a7_PORT_A_write_enable = R1L2;
CB1_ram_block1a7_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a7_PORT_A_write_enable, CB1_ram_block1a7_clock_0, , , );
CB1_ram_block1a7_PORT_A_read_enable = VCC;
CB1_ram_block1a7_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a7_PORT_A_read_enable, CB1_ram_block1a7_clock_0, , , );
CB1_ram_block1a7_clock_0 = CLOCK_50;
CB1_ram_block1a7_PORT_A_data_out = MEMORY(CB1_ram_block1a7_PORT_A_data_in_reg, , CB1_ram_block1a7_PORT_A_address_reg, , CB1_ram_block1a7_PORT_A_write_enable_reg, CB1_ram_block1a7_PORT_A_read_enable_reg, , , , , CB1_ram_block1a7_clock_0, , , , , , , );
CB1_ram_block1a7 = CB1_ram_block1a7_PORT_A_data_out[0];


--NB1_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[0]_PORT_A_data_in = ZC1_d_writedata[0];
NB1_q_b[0]_PORT_A_data_in_reg = DFFE(NB1_q_b[0]_PORT_A_data_in, NB1_q_b[0]_clock_0, , , );
NB1_q_b[0]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[0]_PORT_A_address_reg = DFFE(NB1_q_b[0]_PORT_A_address, NB1_q_b[0]_clock_0, , , );
NB1_q_b[0]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[0]_PORT_B_address_reg = DFFE(NB1_q_b[0]_PORT_B_address, NB1_q_b[0]_clock_1, , , NB1_q_b[0]_clock_enable_1);
NB1_q_b[0]_PORT_A_write_enable = T1_fifo_wr;
NB1_q_b[0]_PORT_A_write_enable_reg = DFFE(NB1_q_b[0]_PORT_A_write_enable, NB1_q_b[0]_clock_0, , , );
NB1_q_b[0]_PORT_B_read_enable = VCC;
NB1_q_b[0]_PORT_B_read_enable_reg = DFFE(NB1_q_b[0]_PORT_B_read_enable, NB1_q_b[0]_clock_1, , , NB1_q_b[0]_clock_enable_1);
NB1_q_b[0]_clock_0 = CLOCK_50;
NB1_q_b[0]_clock_1 = CLOCK_50;
NB1_q_b[0]_clock_enable_0 = T1_fifo_wr;
NB1_q_b[0]_clock_enable_1 = T1L82;
NB1_q_b[0]_PORT_B_data_out = MEMORY(NB1_q_b[0]_PORT_A_data_in_reg, , NB1_q_b[0]_PORT_A_address_reg, NB1_q_b[0]_PORT_B_address_reg, NB1_q_b[0]_PORT_A_write_enable_reg, , , NB1_q_b[0]_PORT_B_read_enable_reg, , , NB1_q_b[0]_clock_0, NB1_q_b[0]_clock_1, NB1_q_b[0]_clock_enable_0, NB1_q_b[0]_clock_enable_1, , , , );
NB1_q_b[0] = NB1_q_b[0]_PORT_B_data_out[0];


--DB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]
--register power-up is low

DB1_count[6] = AMPP_FUNCTION(A1L18, DB1_count[5], !A1L10, !A1L16, DB1L57);


--VD1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]
--register power-up is low

VD1_sr[25] = DFFEAS(VD1L66, A1L44,  ,  , VD1L29,  ,  , VD1L30,  );


--VD1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]
--register power-up is low

VD1_sr[5] = DFFEAS(VD1L67, A1L44,  ,  , VD1L15,  ,  , VD1L14,  );


--HD1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]
--register power-up is low

HD1_break_readreg[3] = DFFEAS(UD1_jdo[3], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--DE1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[2]_PORT_A_data_in = SD1L135;
DE1_q_a[2]_PORT_A_data_in_reg = DFFE(DE1_q_a[2]_PORT_A_data_in, DE1_q_a[2]_clock_0, , , DE1_q_a[2]_clock_enable_0);
DE1_q_a[2]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[2]_PORT_A_address_reg = DFFE(DE1_q_a[2]_PORT_A_address, DE1_q_a[2]_clock_0, , , DE1_q_a[2]_clock_enable_0);
DE1_q_a[2]_PORT_A_write_enable = SD1L165;
DE1_q_a[2]_PORT_A_write_enable_reg = DFFE(DE1_q_a[2]_PORT_A_write_enable, DE1_q_a[2]_clock_0, , , DE1_q_a[2]_clock_enable_0);
DE1_q_a[2]_PORT_A_read_enable = !SD1L165;
DE1_q_a[2]_PORT_A_read_enable_reg = DFFE(DE1_q_a[2]_PORT_A_read_enable, DE1_q_a[2]_clock_0, , , DE1_q_a[2]_clock_enable_0);
DE1_q_a[2]_PORT_A_byte_mask = SD1L128;
DE1_q_a[2]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[2]_PORT_A_byte_mask, DE1_q_a[2]_clock_0, , , DE1_q_a[2]_clock_enable_0);
DE1_q_a[2]_clock_0 = CLOCK_50;
DE1_q_a[2]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[2]_PORT_A_data_out = MEMORY(DE1_q_a[2]_PORT_A_data_in_reg, , DE1_q_a[2]_PORT_A_address_reg, , DE1_q_a[2]_PORT_A_write_enable_reg, DE1_q_a[2]_PORT_A_read_enable_reg, , , DE1_q_a[2]_PORT_A_byte_mask_reg, , DE1_q_a[2]_clock_0, , DE1_q_a[2]_clock_enable_0, , , , , );
DE1_q_a[2] = DE1_q_a[2]_PORT_A_data_out[0];


--VD1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26]
--register power-up is low

VD1_sr[26] = DFFEAS(VD1L68, A1L44,  ,  , VD1L29,  ,  , VD1L30,  );


--VD1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28]
--register power-up is low

VD1_sr[28] = DFFEAS(VD1L69, A1L44,  ,  , VD1L29,  ,  , VD1L30,  );


--VD1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]
--register power-up is low

VD1_sr[27] = DFFEAS(VD1L70, A1L44,  ,  , VD1L29,  ,  , VD1L30,  );


--SD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21
SD1L23_adder_eqn = ( SD1_MonAReg[5] ) + ( GND ) + ( SD1L12 );
SD1L23 = SUM(SD1L23_adder_eqn);

--SD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22
SD1L24_adder_eqn = ( SD1_MonAReg[5] ) + ( GND ) + ( SD1L12 );
SD1L24 = CARRY(SD1L24_adder_eqn);


--SD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25
SD1L27_adder_eqn = ( SD1_MonAReg[6] ) + ( GND ) + ( SD1L24 );
SD1L27 = SUM(SD1L27_adder_eqn);

--SD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26
SD1L28_adder_eqn = ( SD1_MonAReg[6] ) + ( GND ) + ( SD1L24 );
SD1L28 = CARRY(SD1L28_adder_eqn);


--SD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29
SD1L31_adder_eqn = ( SD1_MonAReg[7] ) + ( GND ) + ( SD1L28 );
SD1L31 = SUM(SD1L31_adder_eqn);

--SD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30
SD1L32_adder_eqn = ( SD1_MonAReg[7] ) + ( GND ) + ( SD1L28 );
SD1L32 = CARRY(SD1L32_adder_eqn);


--SD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33
SD1L35_adder_eqn = ( SD1_MonAReg[8] ) + ( GND ) + ( SD1L32 );
SD1L35 = SUM(SD1L35_adder_eqn);

--SD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34
SD1L36_adder_eqn = ( SD1_MonAReg[8] ) + ( GND ) + ( SD1L32 );
SD1L36 = CARRY(SD1L36_adder_eqn);


--CD1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]
--register power-up is low

CD1_readdata[21] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[21],  ,  , !CD1_address[8]);


--ZC1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]
--register power-up is low

ZC1_d_writedata[16] = DFFEAS(ED2_q_b[0], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[16],  ,  , ZC1L526);


--CB1_ram_block1a8 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a8
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a8_PORT_A_data_in = ZC1_d_writedata[8];
CB1_ram_block1a8_PORT_A_data_in_reg = DFFE(CB1_ram_block1a8_PORT_A_data_in, CB1_ram_block1a8_clock_0, , , );
CB1_ram_block1a8_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a8_PORT_A_address_reg = DFFE(CB1_ram_block1a8_PORT_A_address, CB1_ram_block1a8_clock_0, , , );
CB1_ram_block1a8_PORT_A_write_enable = R1L2;
CB1_ram_block1a8_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a8_PORT_A_write_enable, CB1_ram_block1a8_clock_0, , , );
CB1_ram_block1a8_PORT_A_read_enable = VCC;
CB1_ram_block1a8_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a8_PORT_A_read_enable, CB1_ram_block1a8_clock_0, , , );
CB1_ram_block1a8_clock_0 = CLOCK_50;
CB1_ram_block1a8_PORT_A_data_out = MEMORY(CB1_ram_block1a8_PORT_A_data_in_reg, , CB1_ram_block1a8_PORT_A_address_reg, , CB1_ram_block1a8_PORT_A_write_enable_reg, CB1_ram_block1a8_PORT_A_read_enable_reg, , , , , CB1_ram_block1a8_clock_0, , , , , , , );
CB1_ram_block1a8 = CB1_ram_block1a8_PORT_A_data_out[0];


--ZB1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]
--register power-up is low

ZB1_av_readdata_pre[16] = DFFEAS(T1L30, CLOCK_50, !Z1_r_sync_rst,  ,  , QB2_counter_reg_bit[0],  ,  , T1_read_0);


--ZC1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]
--register power-up is low

ZC1_av_ld_byte3_data[0] = DFFEAS(LC1L31, CLOCK_50, !Z1_r_sync_rst,  , !ZC1L944, ZC1L841,  ,  , ZC1_av_ld_aligning_data);


--ZC1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~73
ZC1L126_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[30]) ) + ( ZC1_E_src1[30] ) + ( ZC1L131 );
ZC1L126 = SUM(ZC1L126_adder_eqn);

--ZC1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74
ZC1L127_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[30]) ) + ( ZC1_E_src1[30] ) + ( ZC1L131 );
ZC1L127 = CARRY(ZC1L127_adder_eqn);


--ZC1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]
--register power-up is low

ZC1_av_ld_byte3_data[3] = DFFEAS(LC1L32, CLOCK_50, !Z1_r_sync_rst,  , !ZC1L944, ZC1L841,  ,  , ZC1_av_ld_aligning_data);


--ZC1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27]
--register power-up is low

ZC1_W_alu_result[27] = DFFEAS(ZC1L331, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]
--register power-up is low

ZC1_av_ld_byte3_data[2] = DFFEAS(LC1L34, CLOCK_50, !Z1_r_sync_rst,  , !ZC1L944, ZC1L841,  ,  , ZC1_av_ld_aligning_data);


--ZC1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26]
--register power-up is low

ZC1_W_alu_result[26] = DFFEAS(ZC1L330, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]
--register power-up is low

ZC1_av_ld_byte3_data[1] = DFFEAS(LC1L36, CLOCK_50, !Z1_r_sync_rst,  , !ZC1L944, ZC1L841,  ,  , ZC1_av_ld_aligning_data);


--ZC1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25]
--register power-up is low

ZC1_W_alu_result[25] = DFFEAS(ZC1L329, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]
--register power-up is low

ZC1_av_ld_byte3_data[7] = DFFEAS(LC1L37, CLOCK_50, !Z1_r_sync_rst,  , !ZC1L944, ZC1L841,  ,  , ZC1_av_ld_aligning_data);


--ZC1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31]
--register power-up is low

ZC1_W_alu_result[31] = DFFEAS(ZC1L335, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]
--register power-up is low

ZC1_av_ld_byte3_data[6] = DFFEAS(LC1L39, CLOCK_50, !Z1_r_sync_rst,  , !ZC1L944, ZC1L841,  ,  , ZC1_av_ld_aligning_data);


--ZC1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30]
--register power-up is low

ZC1_W_alu_result[30] = DFFEAS(ZC1L334, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]
--register power-up is low

ZC1_av_ld_byte3_data[5] = DFFEAS(LC1L41, CLOCK_50, !Z1_r_sync_rst,  , !ZC1L944, ZC1L841,  ,  , ZC1_av_ld_aligning_data);


--ZC1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29]
--register power-up is low

ZC1_W_alu_result[29] = DFFEAS(ZC1L333, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]
--register power-up is low

ZC1_av_ld_byte3_data[4] = DFFEAS(LC1L43, CLOCK_50, !Z1_r_sync_rst,  , !ZC1L944, ZC1L841,  ,  , ZC1_av_ld_aligning_data);


--ZC1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28]
--register power-up is low

ZC1_W_alu_result[28] = DFFEAS(ZC1L332, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16]
--register power-up is low

ZC1_W_alu_result[16] = DFFEAS(ZC1L320, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15]
--register power-up is low

ZC1_W_alu_result[15] = DFFEAS(ZC1L319, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18]
--register power-up is low

ZC1_W_alu_result[18] = DFFEAS(ZC1L322, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17]
--register power-up is low

ZC1_W_alu_result[17] = DFFEAS(ZC1L321, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20]
--register power-up is low

ZC1_W_alu_result[20] = DFFEAS(ZC1L324, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19]
--register power-up is low

ZC1_W_alu_result[19] = DFFEAS(ZC1L323, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24]
--register power-up is low

ZC1_W_alu_result[24] = DFFEAS(ZC1L328, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23]
--register power-up is low

ZC1_W_alu_result[23] = DFFEAS(ZC1L327, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22]
--register power-up is low

ZC1_W_alu_result[22] = DFFEAS(ZC1L326, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--ZC1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21]
--register power-up is low

ZC1_W_alu_result[21] = DFFEAS(ZC1L325, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  , ZC1L336,  );


--T1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1
T1L2_adder_eqn = ( !QB2_counter_reg_bit[4] ) + ( GND ) + ( T1L19 );
T1L2 = SUM(T1L2_adder_eqn);

--T1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2
T1L3_adder_eqn = ( !QB2_counter_reg_bit[4] ) + ( GND ) + ( T1L19 );
T1L3 = CARRY(T1L3_adder_eqn);


--T1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5
T1L6_adder_eqn = ( !QB2_counter_reg_bit[5] ) + ( GND ) + ( T1L3 );
T1L6 = SUM(T1L6_adder_eqn);

--T1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6
T1L7_adder_eqn = ( !QB2_counter_reg_bit[5] ) + ( GND ) + ( T1L3 );
T1L7 = CARRY(T1L7_adder_eqn);


--T1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9
T1L10_adder_eqn = ( !MB2_b_full ) + ( VCC ) + ( T1L7 );
T1L10 = SUM(T1L10_adder_eqn);

--T1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10
T1L11_adder_eqn = ( !MB2_b_full ) + ( VCC ) + ( T1L7 );
T1L11 = CARRY(T1L11_adder_eqn);


--T1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13
T1L14_adder_eqn = ( VCC ) + ( GND ) + ( T1L11 );
T1L14 = SUM(T1L14_adder_eqn);


--T1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17
T1L18_adder_eqn = ( !QB2_counter_reg_bit[3] ) + ( GND ) + ( T1L27 );
T1L18 = SUM(T1L18_adder_eqn);

--T1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18
T1L19_adder_eqn = ( !QB2_counter_reg_bit[3] ) + ( GND ) + ( T1L27 );
T1L19 = CARRY(T1L19_adder_eqn);


--T1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21
T1L22_adder_eqn = ( !QB2_counter_reg_bit[0] ) + ( !QB2_counter_reg_bit[1] ) + ( !VCC );
T1L22 = SUM(T1L22_adder_eqn);

--T1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22
T1L23_adder_eqn = ( !QB2_counter_reg_bit[0] ) + ( !QB2_counter_reg_bit[1] ) + ( !VCC );
T1L23 = CARRY(T1L23_adder_eqn);


--T1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25
T1L26_adder_eqn = ( !QB2_counter_reg_bit[2] ) + ( GND ) + ( T1L23 );
T1L26 = SUM(T1L26_adder_eqn);

--T1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26
T1L27_adder_eqn = ( !QB2_counter_reg_bit[2] ) + ( GND ) + ( T1L23 );
T1L27 = CARRY(T1L27_adder_eqn);


--ZC1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]
--register power-up is low

ZC1_E_shift_rot_result[30] = DFFEAS(ZC1L456, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[30],  ,  , ZC1_E_new_inst);


--DE1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[22]_PORT_A_data_in = SD1L155;
DE1_q_a[22]_PORT_A_data_in_reg = DFFE(DE1_q_a[22]_PORT_A_data_in, DE1_q_a[22]_clock_0, , , DE1_q_a[22]_clock_enable_0);
DE1_q_a[22]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[22]_PORT_A_address_reg = DFFE(DE1_q_a[22]_PORT_A_address, DE1_q_a[22]_clock_0, , , DE1_q_a[22]_clock_enable_0);
DE1_q_a[22]_PORT_A_write_enable = SD1L165;
DE1_q_a[22]_PORT_A_write_enable_reg = DFFE(DE1_q_a[22]_PORT_A_write_enable, DE1_q_a[22]_clock_0, , , DE1_q_a[22]_clock_enable_0);
DE1_q_a[22]_PORT_A_read_enable = !SD1L165;
DE1_q_a[22]_PORT_A_read_enable_reg = DFFE(DE1_q_a[22]_PORT_A_read_enable, DE1_q_a[22]_clock_0, , , DE1_q_a[22]_clock_enable_0);
DE1_q_a[22]_PORT_A_byte_mask = SD1L130;
DE1_q_a[22]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[22]_PORT_A_byte_mask, DE1_q_a[22]_clock_0, , , DE1_q_a[22]_clock_enable_0);
DE1_q_a[22]_clock_0 = CLOCK_50;
DE1_q_a[22]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[22]_PORT_A_data_out = MEMORY(DE1_q_a[22]_PORT_A_data_in_reg, , DE1_q_a[22]_PORT_A_address_reg, , DE1_q_a[22]_PORT_A_write_enable_reg, DE1_q_a[22]_PORT_A_read_enable_reg, , , DE1_q_a[22]_PORT_A_byte_mask_reg, , DE1_q_a[22]_clock_0, , DE1_q_a[22]_clock_enable_0, , , , , );
DE1_q_a[22] = DE1_q_a[22]_PORT_A_data_out[0];


--ZC1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]
--register power-up is low

ZC1_d_writedata[22] = DFFEAS(ED2_q_b[6], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[22],  ,  , ZC1L526);


--VD1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]
--register power-up is low

VD1_sr[21] = DFFEAS(VD1L71, A1L44,  ,  , VD1L29,  ,  , VD1L30,  );


--VD1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]
--register power-up is low

VD1_sr[20] = DFFEAS(VD1L72, A1L44,  ,  , VD1L29,  ,  , VD1L30,  );


--DE1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[23]_PORT_A_data_in = SD1L156;
DE1_q_a[23]_PORT_A_data_in_reg = DFFE(DE1_q_a[23]_PORT_A_data_in, DE1_q_a[23]_clock_0, , , DE1_q_a[23]_clock_enable_0);
DE1_q_a[23]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[23]_PORT_A_address_reg = DFFE(DE1_q_a[23]_PORT_A_address, DE1_q_a[23]_clock_0, , , DE1_q_a[23]_clock_enable_0);
DE1_q_a[23]_PORT_A_write_enable = SD1L165;
DE1_q_a[23]_PORT_A_write_enable_reg = DFFE(DE1_q_a[23]_PORT_A_write_enable, DE1_q_a[23]_clock_0, , , DE1_q_a[23]_clock_enable_0);
DE1_q_a[23]_PORT_A_read_enable = !SD1L165;
DE1_q_a[23]_PORT_A_read_enable_reg = DFFE(DE1_q_a[23]_PORT_A_read_enable, DE1_q_a[23]_clock_0, , , DE1_q_a[23]_clock_enable_0);
DE1_q_a[23]_PORT_A_byte_mask = SD1L130;
DE1_q_a[23]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[23]_PORT_A_byte_mask, DE1_q_a[23]_clock_0, , , DE1_q_a[23]_clock_enable_0);
DE1_q_a[23]_clock_0 = CLOCK_50;
DE1_q_a[23]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[23]_PORT_A_data_out = MEMORY(DE1_q_a[23]_PORT_A_data_in_reg, , DE1_q_a[23]_PORT_A_address_reg, , DE1_q_a[23]_PORT_A_write_enable_reg, DE1_q_a[23]_PORT_A_read_enable_reg, , , DE1_q_a[23]_PORT_A_byte_mask_reg, , DE1_q_a[23]_clock_0, , DE1_q_a[23]_clock_enable_0, , , , , );
DE1_q_a[23] = DE1_q_a[23]_PORT_A_data_out[0];


--ZC1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]
--register power-up is low

ZC1_d_writedata[23] = DFFEAS(ED2_q_b[7], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[23],  ,  , ZC1L526);


--DE1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[24]_PORT_A_data_in = SD1L157;
DE1_q_a[24]_PORT_A_data_in_reg = DFFE(DE1_q_a[24]_PORT_A_data_in, DE1_q_a[24]_clock_0, , , DE1_q_a[24]_clock_enable_0);
DE1_q_a[24]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[24]_PORT_A_address_reg = DFFE(DE1_q_a[24]_PORT_A_address, DE1_q_a[24]_clock_0, , , DE1_q_a[24]_clock_enable_0);
DE1_q_a[24]_PORT_A_write_enable = SD1L165;
DE1_q_a[24]_PORT_A_write_enable_reg = DFFE(DE1_q_a[24]_PORT_A_write_enable, DE1_q_a[24]_clock_0, , , DE1_q_a[24]_clock_enable_0);
DE1_q_a[24]_PORT_A_read_enable = !SD1L165;
DE1_q_a[24]_PORT_A_read_enable_reg = DFFE(DE1_q_a[24]_PORT_A_read_enable, DE1_q_a[24]_clock_0, , , DE1_q_a[24]_clock_enable_0);
DE1_q_a[24]_PORT_A_byte_mask = SD1L131;
DE1_q_a[24]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[24]_PORT_A_byte_mask, DE1_q_a[24]_clock_0, , , DE1_q_a[24]_clock_enable_0);
DE1_q_a[24]_clock_0 = CLOCK_50;
DE1_q_a[24]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[24]_PORT_A_data_out = MEMORY(DE1_q_a[24]_PORT_A_data_in_reg, , DE1_q_a[24]_PORT_A_address_reg, , DE1_q_a[24]_PORT_A_write_enable_reg, DE1_q_a[24]_PORT_A_read_enable_reg, , , DE1_q_a[24]_PORT_A_byte_mask_reg, , DE1_q_a[24]_clock_0, , DE1_q_a[24]_clock_enable_0, , , , , );
DE1_q_a[24] = DE1_q_a[24]_PORT_A_data_out[0];


--DE1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[25]_PORT_A_data_in = SD1L158;
DE1_q_a[25]_PORT_A_data_in_reg = DFFE(DE1_q_a[25]_PORT_A_data_in, DE1_q_a[25]_clock_0, , , DE1_q_a[25]_clock_enable_0);
DE1_q_a[25]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[25]_PORT_A_address_reg = DFFE(DE1_q_a[25]_PORT_A_address, DE1_q_a[25]_clock_0, , , DE1_q_a[25]_clock_enable_0);
DE1_q_a[25]_PORT_A_write_enable = SD1L165;
DE1_q_a[25]_PORT_A_write_enable_reg = DFFE(DE1_q_a[25]_PORT_A_write_enable, DE1_q_a[25]_clock_0, , , DE1_q_a[25]_clock_enable_0);
DE1_q_a[25]_PORT_A_read_enable = !SD1L165;
DE1_q_a[25]_PORT_A_read_enable_reg = DFFE(DE1_q_a[25]_PORT_A_read_enable, DE1_q_a[25]_clock_0, , , DE1_q_a[25]_clock_enable_0);
DE1_q_a[25]_PORT_A_byte_mask = SD1L131;
DE1_q_a[25]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[25]_PORT_A_byte_mask, DE1_q_a[25]_clock_0, , , DE1_q_a[25]_clock_enable_0);
DE1_q_a[25]_clock_0 = CLOCK_50;
DE1_q_a[25]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[25]_PORT_A_data_out = MEMORY(DE1_q_a[25]_PORT_A_data_in_reg, , DE1_q_a[25]_PORT_A_address_reg, , DE1_q_a[25]_PORT_A_write_enable_reg, DE1_q_a[25]_PORT_A_read_enable_reg, , , DE1_q_a[25]_PORT_A_byte_mask_reg, , DE1_q_a[25]_clock_0, , DE1_q_a[25]_clock_enable_0, , , , , );
DE1_q_a[25] = DE1_q_a[25]_PORT_A_data_out[0];


--DE1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[26]_PORT_A_data_in = SD1L159;
DE1_q_a[26]_PORT_A_data_in_reg = DFFE(DE1_q_a[26]_PORT_A_data_in, DE1_q_a[26]_clock_0, , , DE1_q_a[26]_clock_enable_0);
DE1_q_a[26]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[26]_PORT_A_address_reg = DFFE(DE1_q_a[26]_PORT_A_address, DE1_q_a[26]_clock_0, , , DE1_q_a[26]_clock_enable_0);
DE1_q_a[26]_PORT_A_write_enable = SD1L165;
DE1_q_a[26]_PORT_A_write_enable_reg = DFFE(DE1_q_a[26]_PORT_A_write_enable, DE1_q_a[26]_clock_0, , , DE1_q_a[26]_clock_enable_0);
DE1_q_a[26]_PORT_A_read_enable = !SD1L165;
DE1_q_a[26]_PORT_A_read_enable_reg = DFFE(DE1_q_a[26]_PORT_A_read_enable, DE1_q_a[26]_clock_0, , , DE1_q_a[26]_clock_enable_0);
DE1_q_a[26]_PORT_A_byte_mask = SD1L131;
DE1_q_a[26]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[26]_PORT_A_byte_mask, DE1_q_a[26]_clock_0, , , DE1_q_a[26]_clock_enable_0);
DE1_q_a[26]_clock_0 = CLOCK_50;
DE1_q_a[26]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[26]_PORT_A_data_out = MEMORY(DE1_q_a[26]_PORT_A_data_in_reg, , DE1_q_a[26]_PORT_A_address_reg, , DE1_q_a[26]_PORT_A_write_enable_reg, DE1_q_a[26]_PORT_A_read_enable_reg, , , DE1_q_a[26]_PORT_A_byte_mask_reg, , DE1_q_a[26]_clock_0, , DE1_q_a[26]_clock_enable_0, , , , , );
DE1_q_a[26] = DE1_q_a[26]_PORT_A_data_out[0];


--DE1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[11]_PORT_A_data_in = SD1L144;
DE1_q_a[11]_PORT_A_data_in_reg = DFFE(DE1_q_a[11]_PORT_A_data_in, DE1_q_a[11]_clock_0, , , DE1_q_a[11]_clock_enable_0);
DE1_q_a[11]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[11]_PORT_A_address_reg = DFFE(DE1_q_a[11]_PORT_A_address, DE1_q_a[11]_clock_0, , , DE1_q_a[11]_clock_enable_0);
DE1_q_a[11]_PORT_A_write_enable = SD1L165;
DE1_q_a[11]_PORT_A_write_enable_reg = DFFE(DE1_q_a[11]_PORT_A_write_enable, DE1_q_a[11]_clock_0, , , DE1_q_a[11]_clock_enable_0);
DE1_q_a[11]_PORT_A_read_enable = !SD1L165;
DE1_q_a[11]_PORT_A_read_enable_reg = DFFE(DE1_q_a[11]_PORT_A_read_enable, DE1_q_a[11]_clock_0, , , DE1_q_a[11]_clock_enable_0);
DE1_q_a[11]_PORT_A_byte_mask = SD1L129;
DE1_q_a[11]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[11]_PORT_A_byte_mask, DE1_q_a[11]_clock_0, , , DE1_q_a[11]_clock_enable_0);
DE1_q_a[11]_clock_0 = CLOCK_50;
DE1_q_a[11]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[11]_PORT_A_data_out = MEMORY(DE1_q_a[11]_PORT_A_data_in_reg, , DE1_q_a[11]_PORT_A_address_reg, , DE1_q_a[11]_PORT_A_write_enable_reg, DE1_q_a[11]_PORT_A_read_enable_reg, , , DE1_q_a[11]_PORT_A_byte_mask_reg, , DE1_q_a[11]_clock_0, , DE1_q_a[11]_clock_enable_0, , , , , );
DE1_q_a[11] = DE1_q_a[11]_PORT_A_data_out[0];


--DE1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[12]_PORT_A_data_in = SD1L145;
DE1_q_a[12]_PORT_A_data_in_reg = DFFE(DE1_q_a[12]_PORT_A_data_in, DE1_q_a[12]_clock_0, , , DE1_q_a[12]_clock_enable_0);
DE1_q_a[12]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[12]_PORT_A_address_reg = DFFE(DE1_q_a[12]_PORT_A_address, DE1_q_a[12]_clock_0, , , DE1_q_a[12]_clock_enable_0);
DE1_q_a[12]_PORT_A_write_enable = SD1L165;
DE1_q_a[12]_PORT_A_write_enable_reg = DFFE(DE1_q_a[12]_PORT_A_write_enable, DE1_q_a[12]_clock_0, , , DE1_q_a[12]_clock_enable_0);
DE1_q_a[12]_PORT_A_read_enable = !SD1L165;
DE1_q_a[12]_PORT_A_read_enable_reg = DFFE(DE1_q_a[12]_PORT_A_read_enable, DE1_q_a[12]_clock_0, , , DE1_q_a[12]_clock_enable_0);
DE1_q_a[12]_PORT_A_byte_mask = SD1L129;
DE1_q_a[12]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[12]_PORT_A_byte_mask, DE1_q_a[12]_clock_0, , , DE1_q_a[12]_clock_enable_0);
DE1_q_a[12]_clock_0 = CLOCK_50;
DE1_q_a[12]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[12]_PORT_A_data_out = MEMORY(DE1_q_a[12]_PORT_A_data_in_reg, , DE1_q_a[12]_PORT_A_address_reg, , DE1_q_a[12]_PORT_A_write_enable_reg, DE1_q_a[12]_PORT_A_read_enable_reg, , , DE1_q_a[12]_PORT_A_byte_mask_reg, , DE1_q_a[12]_clock_0, , DE1_q_a[12]_clock_enable_0, , , , , );
DE1_q_a[12] = DE1_q_a[12]_PORT_A_data_out[0];


--DE1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[13]_PORT_A_data_in = SD1L146;
DE1_q_a[13]_PORT_A_data_in_reg = DFFE(DE1_q_a[13]_PORT_A_data_in, DE1_q_a[13]_clock_0, , , DE1_q_a[13]_clock_enable_0);
DE1_q_a[13]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[13]_PORT_A_address_reg = DFFE(DE1_q_a[13]_PORT_A_address, DE1_q_a[13]_clock_0, , , DE1_q_a[13]_clock_enable_0);
DE1_q_a[13]_PORT_A_write_enable = SD1L165;
DE1_q_a[13]_PORT_A_write_enable_reg = DFFE(DE1_q_a[13]_PORT_A_write_enable, DE1_q_a[13]_clock_0, , , DE1_q_a[13]_clock_enable_0);
DE1_q_a[13]_PORT_A_read_enable = !SD1L165;
DE1_q_a[13]_PORT_A_read_enable_reg = DFFE(DE1_q_a[13]_PORT_A_read_enable, DE1_q_a[13]_clock_0, , , DE1_q_a[13]_clock_enable_0);
DE1_q_a[13]_PORT_A_byte_mask = SD1L129;
DE1_q_a[13]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[13]_PORT_A_byte_mask, DE1_q_a[13]_clock_0, , , DE1_q_a[13]_clock_enable_0);
DE1_q_a[13]_clock_0 = CLOCK_50;
DE1_q_a[13]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[13]_PORT_A_data_out = MEMORY(DE1_q_a[13]_PORT_A_data_in_reg, , DE1_q_a[13]_PORT_A_address_reg, , DE1_q_a[13]_PORT_A_write_enable_reg, DE1_q_a[13]_PORT_A_read_enable_reg, , , DE1_q_a[13]_PORT_A_byte_mask_reg, , DE1_q_a[13]_clock_0, , DE1_q_a[13]_clock_enable_0, , , , , );
DE1_q_a[13] = DE1_q_a[13]_PORT_A_data_out[0];


--DE1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[14]_PORT_A_data_in = SD1L147;
DE1_q_a[14]_PORT_A_data_in_reg = DFFE(DE1_q_a[14]_PORT_A_data_in, DE1_q_a[14]_clock_0, , , DE1_q_a[14]_clock_enable_0);
DE1_q_a[14]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[14]_PORT_A_address_reg = DFFE(DE1_q_a[14]_PORT_A_address, DE1_q_a[14]_clock_0, , , DE1_q_a[14]_clock_enable_0);
DE1_q_a[14]_PORT_A_write_enable = SD1L165;
DE1_q_a[14]_PORT_A_write_enable_reg = DFFE(DE1_q_a[14]_PORT_A_write_enable, DE1_q_a[14]_clock_0, , , DE1_q_a[14]_clock_enable_0);
DE1_q_a[14]_PORT_A_read_enable = !SD1L165;
DE1_q_a[14]_PORT_A_read_enable_reg = DFFE(DE1_q_a[14]_PORT_A_read_enable, DE1_q_a[14]_clock_0, , , DE1_q_a[14]_clock_enable_0);
DE1_q_a[14]_PORT_A_byte_mask = SD1L129;
DE1_q_a[14]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[14]_PORT_A_byte_mask, DE1_q_a[14]_clock_0, , , DE1_q_a[14]_clock_enable_0);
DE1_q_a[14]_clock_0 = CLOCK_50;
DE1_q_a[14]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[14]_PORT_A_data_out = MEMORY(DE1_q_a[14]_PORT_A_data_in_reg, , DE1_q_a[14]_PORT_A_address_reg, , DE1_q_a[14]_PORT_A_write_enable_reg, DE1_q_a[14]_PORT_A_read_enable_reg, , , DE1_q_a[14]_PORT_A_byte_mask_reg, , DE1_q_a[14]_clock_0, , DE1_q_a[14]_clock_enable_0, , , , , );
DE1_q_a[14] = DE1_q_a[14]_PORT_A_data_out[0];


--DE1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[15]_PORT_A_data_in = SD1L148;
DE1_q_a[15]_PORT_A_data_in_reg = DFFE(DE1_q_a[15]_PORT_A_data_in, DE1_q_a[15]_clock_0, , , DE1_q_a[15]_clock_enable_0);
DE1_q_a[15]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[15]_PORT_A_address_reg = DFFE(DE1_q_a[15]_PORT_A_address, DE1_q_a[15]_clock_0, , , DE1_q_a[15]_clock_enable_0);
DE1_q_a[15]_PORT_A_write_enable = SD1L165;
DE1_q_a[15]_PORT_A_write_enable_reg = DFFE(DE1_q_a[15]_PORT_A_write_enable, DE1_q_a[15]_clock_0, , , DE1_q_a[15]_clock_enable_0);
DE1_q_a[15]_PORT_A_read_enable = !SD1L165;
DE1_q_a[15]_PORT_A_read_enable_reg = DFFE(DE1_q_a[15]_PORT_A_read_enable, DE1_q_a[15]_clock_0, , , DE1_q_a[15]_clock_enable_0);
DE1_q_a[15]_PORT_A_byte_mask = SD1L129;
DE1_q_a[15]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[15]_PORT_A_byte_mask, DE1_q_a[15]_clock_0, , , DE1_q_a[15]_clock_enable_0);
DE1_q_a[15]_clock_0 = CLOCK_50;
DE1_q_a[15]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[15]_PORT_A_data_out = MEMORY(DE1_q_a[15]_PORT_A_data_in_reg, , DE1_q_a[15]_PORT_A_address_reg, , DE1_q_a[15]_PORT_A_write_enable_reg, DE1_q_a[15]_PORT_A_read_enable_reg, , , DE1_q_a[15]_PORT_A_byte_mask_reg, , DE1_q_a[15]_clock_0, , DE1_q_a[15]_clock_enable_0, , , , , );
DE1_q_a[15] = DE1_q_a[15]_PORT_A_data_out[0];


--DE1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[16]_PORT_A_data_in = SD1L149;
DE1_q_a[16]_PORT_A_data_in_reg = DFFE(DE1_q_a[16]_PORT_A_data_in, DE1_q_a[16]_clock_0, , , DE1_q_a[16]_clock_enable_0);
DE1_q_a[16]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[16]_PORT_A_address_reg = DFFE(DE1_q_a[16]_PORT_A_address, DE1_q_a[16]_clock_0, , , DE1_q_a[16]_clock_enable_0);
DE1_q_a[16]_PORT_A_write_enable = SD1L165;
DE1_q_a[16]_PORT_A_write_enable_reg = DFFE(DE1_q_a[16]_PORT_A_write_enable, DE1_q_a[16]_clock_0, , , DE1_q_a[16]_clock_enable_0);
DE1_q_a[16]_PORT_A_read_enable = !SD1L165;
DE1_q_a[16]_PORT_A_read_enable_reg = DFFE(DE1_q_a[16]_PORT_A_read_enable, DE1_q_a[16]_clock_0, , , DE1_q_a[16]_clock_enable_0);
DE1_q_a[16]_PORT_A_byte_mask = SD1L130;
DE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[16]_PORT_A_byte_mask, DE1_q_a[16]_clock_0, , , DE1_q_a[16]_clock_enable_0);
DE1_q_a[16]_clock_0 = CLOCK_50;
DE1_q_a[16]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[16]_PORT_A_data_out = MEMORY(DE1_q_a[16]_PORT_A_data_in_reg, , DE1_q_a[16]_PORT_A_address_reg, , DE1_q_a[16]_PORT_A_write_enable_reg, DE1_q_a[16]_PORT_A_read_enable_reg, , , DE1_q_a[16]_PORT_A_byte_mask_reg, , DE1_q_a[16]_clock_0, , DE1_q_a[16]_clock_enable_0, , , , , );
DE1_q_a[16] = DE1_q_a[16]_PORT_A_data_out[0];


--ZC1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]
--register power-up is low

ZC1_d_writedata[17] = DFFEAS(ED2_q_b[1], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[17],  ,  , ZC1L526);


--ZC1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]
--register power-up is low

ZC1_d_writedata[18] = DFFEAS(ED2_q_b[2], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[18],  ,  , ZC1L526);


--DE1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[3]_PORT_A_data_in = SD1L136;
DE1_q_a[3]_PORT_A_data_in_reg = DFFE(DE1_q_a[3]_PORT_A_data_in, DE1_q_a[3]_clock_0, , , DE1_q_a[3]_clock_enable_0);
DE1_q_a[3]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[3]_PORT_A_address_reg = DFFE(DE1_q_a[3]_PORT_A_address, DE1_q_a[3]_clock_0, , , DE1_q_a[3]_clock_enable_0);
DE1_q_a[3]_PORT_A_write_enable = SD1L165;
DE1_q_a[3]_PORT_A_write_enable_reg = DFFE(DE1_q_a[3]_PORT_A_write_enable, DE1_q_a[3]_clock_0, , , DE1_q_a[3]_clock_enable_0);
DE1_q_a[3]_PORT_A_read_enable = !SD1L165;
DE1_q_a[3]_PORT_A_read_enable_reg = DFFE(DE1_q_a[3]_PORT_A_read_enable, DE1_q_a[3]_clock_0, , , DE1_q_a[3]_clock_enable_0);
DE1_q_a[3]_PORT_A_byte_mask = SD1L128;
DE1_q_a[3]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[3]_PORT_A_byte_mask, DE1_q_a[3]_clock_0, , , DE1_q_a[3]_clock_enable_0);
DE1_q_a[3]_clock_0 = CLOCK_50;
DE1_q_a[3]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[3]_PORT_A_data_out = MEMORY(DE1_q_a[3]_PORT_A_data_in_reg, , DE1_q_a[3]_PORT_A_address_reg, , DE1_q_a[3]_PORT_A_write_enable_reg, DE1_q_a[3]_PORT_A_read_enable_reg, , , DE1_q_a[3]_PORT_A_byte_mask_reg, , DE1_q_a[3]_clock_0, , DE1_q_a[3]_clock_enable_0, , , , , );
DE1_q_a[3] = DE1_q_a[3]_PORT_A_data_out[0];


--ZC1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]
--register power-up is low

ZC1_d_writedata[19] = DFFEAS(ED2_q_b[3], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[19],  ,  , ZC1L526);


--DE1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[4]_PORT_A_data_in = SD1L137;
DE1_q_a[4]_PORT_A_data_in_reg = DFFE(DE1_q_a[4]_PORT_A_data_in, DE1_q_a[4]_clock_0, , , DE1_q_a[4]_clock_enable_0);
DE1_q_a[4]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[4]_PORT_A_address_reg = DFFE(DE1_q_a[4]_PORT_A_address, DE1_q_a[4]_clock_0, , , DE1_q_a[4]_clock_enable_0);
DE1_q_a[4]_PORT_A_write_enable = SD1L165;
DE1_q_a[4]_PORT_A_write_enable_reg = DFFE(DE1_q_a[4]_PORT_A_write_enable, DE1_q_a[4]_clock_0, , , DE1_q_a[4]_clock_enable_0);
DE1_q_a[4]_PORT_A_read_enable = !SD1L165;
DE1_q_a[4]_PORT_A_read_enable_reg = DFFE(DE1_q_a[4]_PORT_A_read_enable, DE1_q_a[4]_clock_0, , , DE1_q_a[4]_clock_enable_0);
DE1_q_a[4]_PORT_A_byte_mask = SD1L128;
DE1_q_a[4]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[4]_PORT_A_byte_mask, DE1_q_a[4]_clock_0, , , DE1_q_a[4]_clock_enable_0);
DE1_q_a[4]_clock_0 = CLOCK_50;
DE1_q_a[4]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[4]_PORT_A_data_out = MEMORY(DE1_q_a[4]_PORT_A_data_in_reg, , DE1_q_a[4]_PORT_A_address_reg, , DE1_q_a[4]_PORT_A_write_enable_reg, DE1_q_a[4]_PORT_A_read_enable_reg, , , DE1_q_a[4]_PORT_A_byte_mask_reg, , DE1_q_a[4]_clock_0, , DE1_q_a[4]_clock_enable_0, , , , , );
DE1_q_a[4] = DE1_q_a[4]_PORT_A_data_out[0];


--ZC1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]
--register power-up is low

ZC1_d_writedata[20] = DFFEAS(ED2_q_b[4], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[20],  ,  , ZC1L526);


--DE1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[5]_PORT_A_data_in = SD1L138;
DE1_q_a[5]_PORT_A_data_in_reg = DFFE(DE1_q_a[5]_PORT_A_data_in, DE1_q_a[5]_clock_0, , , DE1_q_a[5]_clock_enable_0);
DE1_q_a[5]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[5]_PORT_A_address_reg = DFFE(DE1_q_a[5]_PORT_A_address, DE1_q_a[5]_clock_0, , , DE1_q_a[5]_clock_enable_0);
DE1_q_a[5]_PORT_A_write_enable = SD1L165;
DE1_q_a[5]_PORT_A_write_enable_reg = DFFE(DE1_q_a[5]_PORT_A_write_enable, DE1_q_a[5]_clock_0, , , DE1_q_a[5]_clock_enable_0);
DE1_q_a[5]_PORT_A_read_enable = !SD1L165;
DE1_q_a[5]_PORT_A_read_enable_reg = DFFE(DE1_q_a[5]_PORT_A_read_enable, DE1_q_a[5]_clock_0, , , DE1_q_a[5]_clock_enable_0);
DE1_q_a[5]_PORT_A_byte_mask = SD1L128;
DE1_q_a[5]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[5]_PORT_A_byte_mask, DE1_q_a[5]_clock_0, , , DE1_q_a[5]_clock_enable_0);
DE1_q_a[5]_clock_0 = CLOCK_50;
DE1_q_a[5]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[5]_PORT_A_data_out = MEMORY(DE1_q_a[5]_PORT_A_data_in_reg, , DE1_q_a[5]_PORT_A_address_reg, , DE1_q_a[5]_PORT_A_write_enable_reg, DE1_q_a[5]_PORT_A_read_enable_reg, , , DE1_q_a[5]_PORT_A_byte_mask_reg, , DE1_q_a[5]_clock_0, , DE1_q_a[5]_clock_enable_0, , , , , );
DE1_q_a[5] = DE1_q_a[5]_PORT_A_data_out[0];


--ZC1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]
--register power-up is low

ZC1_d_writedata[21] = DFFEAS(ED2_q_b[5], CLOCK_50, !Z1_r_sync_rst,  ,  , ED2_q_b[21],  ,  , ZC1L526);


--DE1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[9]_PORT_A_data_in = SD1L142;
DE1_q_a[9]_PORT_A_data_in_reg = DFFE(DE1_q_a[9]_PORT_A_data_in, DE1_q_a[9]_clock_0, , , DE1_q_a[9]_clock_enable_0);
DE1_q_a[9]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[9]_PORT_A_address_reg = DFFE(DE1_q_a[9]_PORT_A_address, DE1_q_a[9]_clock_0, , , DE1_q_a[9]_clock_enable_0);
DE1_q_a[9]_PORT_A_write_enable = SD1L165;
DE1_q_a[9]_PORT_A_write_enable_reg = DFFE(DE1_q_a[9]_PORT_A_write_enable, DE1_q_a[9]_clock_0, , , DE1_q_a[9]_clock_enable_0);
DE1_q_a[9]_PORT_A_read_enable = !SD1L165;
DE1_q_a[9]_PORT_A_read_enable_reg = DFFE(DE1_q_a[9]_PORT_A_read_enable, DE1_q_a[9]_clock_0, , , DE1_q_a[9]_clock_enable_0);
DE1_q_a[9]_PORT_A_byte_mask = SD1L129;
DE1_q_a[9]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[9]_PORT_A_byte_mask, DE1_q_a[9]_clock_0, , , DE1_q_a[9]_clock_enable_0);
DE1_q_a[9]_clock_0 = CLOCK_50;
DE1_q_a[9]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[9]_PORT_A_data_out = MEMORY(DE1_q_a[9]_PORT_A_data_in_reg, , DE1_q_a[9]_PORT_A_address_reg, , DE1_q_a[9]_PORT_A_write_enable_reg, DE1_q_a[9]_PORT_A_read_enable_reg, , , DE1_q_a[9]_PORT_A_byte_mask_reg, , DE1_q_a[9]_clock_0, , DE1_q_a[9]_clock_enable_0, , , , , );
DE1_q_a[9] = DE1_q_a[9]_PORT_A_data_out[0];


--CD1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]
--register power-up is low

CD1_readdata[27] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[27],  ,  , !CD1_address[8]);


--CD1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]
--register power-up is low

CD1_readdata[28] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[28],  ,  , !CD1_address[8]);


--CD1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]
--register power-up is low

CD1_readdata[29] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[29],  ,  , !CD1_address[8]);


--CD1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]
--register power-up is low

CD1_readdata[30] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[30],  ,  , !CD1_address[8]);


--CD1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]
--register power-up is low

CD1_readdata[31] = DFFEAS(GD1L8, CLOCK_50,  ,  ,  , DE1_q_a[31],  ,  , !CD1_address[8]);


--DE1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[10]_PORT_A_data_in = SD1L143;
DE1_q_a[10]_PORT_A_data_in_reg = DFFE(DE1_q_a[10]_PORT_A_data_in, DE1_q_a[10]_clock_0, , , DE1_q_a[10]_clock_enable_0);
DE1_q_a[10]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[10]_PORT_A_address_reg = DFFE(DE1_q_a[10]_PORT_A_address, DE1_q_a[10]_clock_0, , , DE1_q_a[10]_clock_enable_0);
DE1_q_a[10]_PORT_A_write_enable = SD1L165;
DE1_q_a[10]_PORT_A_write_enable_reg = DFFE(DE1_q_a[10]_PORT_A_write_enable, DE1_q_a[10]_clock_0, , , DE1_q_a[10]_clock_enable_0);
DE1_q_a[10]_PORT_A_read_enable = !SD1L165;
DE1_q_a[10]_PORT_A_read_enable_reg = DFFE(DE1_q_a[10]_PORT_A_read_enable, DE1_q_a[10]_clock_0, , , DE1_q_a[10]_clock_enable_0);
DE1_q_a[10]_PORT_A_byte_mask = SD1L129;
DE1_q_a[10]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[10]_PORT_A_byte_mask, DE1_q_a[10]_clock_0, , , DE1_q_a[10]_clock_enable_0);
DE1_q_a[10]_clock_0 = CLOCK_50;
DE1_q_a[10]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[10]_PORT_A_data_out = MEMORY(DE1_q_a[10]_PORT_A_data_in_reg, , DE1_q_a[10]_PORT_A_address_reg, , DE1_q_a[10]_PORT_A_write_enable_reg, DE1_q_a[10]_PORT_A_read_enable_reg, , , DE1_q_a[10]_PORT_A_byte_mask_reg, , DE1_q_a[10]_clock_0, , DE1_q_a[10]_clock_enable_0, , , , , );
DE1_q_a[10] = DE1_q_a[10]_PORT_A_data_out[0];


--DE1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[8]_PORT_A_data_in = SD1L141;
DE1_q_a[8]_PORT_A_data_in_reg = DFFE(DE1_q_a[8]_PORT_A_data_in, DE1_q_a[8]_clock_0, , , DE1_q_a[8]_clock_enable_0);
DE1_q_a[8]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[8]_PORT_A_address_reg = DFFE(DE1_q_a[8]_PORT_A_address, DE1_q_a[8]_clock_0, , , DE1_q_a[8]_clock_enable_0);
DE1_q_a[8]_PORT_A_write_enable = SD1L165;
DE1_q_a[8]_PORT_A_write_enable_reg = DFFE(DE1_q_a[8]_PORT_A_write_enable, DE1_q_a[8]_clock_0, , , DE1_q_a[8]_clock_enable_0);
DE1_q_a[8]_PORT_A_read_enable = !SD1L165;
DE1_q_a[8]_PORT_A_read_enable_reg = DFFE(DE1_q_a[8]_PORT_A_read_enable, DE1_q_a[8]_clock_0, , , DE1_q_a[8]_clock_enable_0);
DE1_q_a[8]_PORT_A_byte_mask = SD1L129;
DE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[8]_PORT_A_byte_mask, DE1_q_a[8]_clock_0, , , DE1_q_a[8]_clock_enable_0);
DE1_q_a[8]_clock_0 = CLOCK_50;
DE1_q_a[8]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[8]_PORT_A_data_out = MEMORY(DE1_q_a[8]_PORT_A_data_in_reg, , DE1_q_a[8]_PORT_A_address_reg, , DE1_q_a[8]_PORT_A_write_enable_reg, DE1_q_a[8]_PORT_A_read_enable_reg, , , DE1_q_a[8]_PORT_A_byte_mask_reg, , DE1_q_a[8]_clock_0, , DE1_q_a[8]_clock_enable_0, , , , , );
DE1_q_a[8] = DE1_q_a[8]_PORT_A_data_out[0];


--ZC1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]
--register power-up is low

ZC1_E_shift_rot_result[18] = DFFEAS(ZC1L444, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[18],  ,  , ZC1_E_new_inst);


--DE1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[18]_PORT_A_data_in = SD1L151;
DE1_q_a[18]_PORT_A_data_in_reg = DFFE(DE1_q_a[18]_PORT_A_data_in, DE1_q_a[18]_clock_0, , , DE1_q_a[18]_clock_enable_0);
DE1_q_a[18]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[18]_PORT_A_address_reg = DFFE(DE1_q_a[18]_PORT_A_address, DE1_q_a[18]_clock_0, , , DE1_q_a[18]_clock_enable_0);
DE1_q_a[18]_PORT_A_write_enable = SD1L165;
DE1_q_a[18]_PORT_A_write_enable_reg = DFFE(DE1_q_a[18]_PORT_A_write_enable, DE1_q_a[18]_clock_0, , , DE1_q_a[18]_clock_enable_0);
DE1_q_a[18]_PORT_A_read_enable = !SD1L165;
DE1_q_a[18]_PORT_A_read_enable_reg = DFFE(DE1_q_a[18]_PORT_A_read_enable, DE1_q_a[18]_clock_0, , , DE1_q_a[18]_clock_enable_0);
DE1_q_a[18]_PORT_A_byte_mask = SD1L130;
DE1_q_a[18]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[18]_PORT_A_byte_mask, DE1_q_a[18]_clock_0, , , DE1_q_a[18]_clock_enable_0);
DE1_q_a[18]_clock_0 = CLOCK_50;
DE1_q_a[18]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[18]_PORT_A_data_out = MEMORY(DE1_q_a[18]_PORT_A_data_in_reg, , DE1_q_a[18]_PORT_A_address_reg, , DE1_q_a[18]_PORT_A_write_enable_reg, DE1_q_a[18]_PORT_A_read_enable_reg, , , DE1_q_a[18]_PORT_A_byte_mask_reg, , DE1_q_a[18]_clock_0, , DE1_q_a[18]_clock_enable_0, , , , , );
DE1_q_a[18] = DE1_q_a[18]_PORT_A_data_out[0];


--CB1_ram_block1a14 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a14
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a14_PORT_A_data_in = ZC1_d_writedata[14];
CB1_ram_block1a14_PORT_A_data_in_reg = DFFE(CB1_ram_block1a14_PORT_A_data_in, CB1_ram_block1a14_clock_0, , , );
CB1_ram_block1a14_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a14_PORT_A_address_reg = DFFE(CB1_ram_block1a14_PORT_A_address, CB1_ram_block1a14_clock_0, , , );
CB1_ram_block1a14_PORT_A_write_enable = R1L2;
CB1_ram_block1a14_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a14_PORT_A_write_enable, CB1_ram_block1a14_clock_0, , , );
CB1_ram_block1a14_PORT_A_read_enable = VCC;
CB1_ram_block1a14_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a14_PORT_A_read_enable, CB1_ram_block1a14_clock_0, , , );
CB1_ram_block1a14_clock_0 = CLOCK_50;
CB1_ram_block1a14_PORT_A_data_out = MEMORY(CB1_ram_block1a14_PORT_A_data_in_reg, , CB1_ram_block1a14_PORT_A_address_reg, , CB1_ram_block1a14_PORT_A_write_enable_reg, CB1_ram_block1a14_PORT_A_read_enable_reg, , , , , CB1_ram_block1a14_clock_0, , , , , , , );
CB1_ram_block1a14 = CB1_ram_block1a14_PORT_A_data_out[0];


--ZB1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]
--register power-up is low

ZB1_av_readdata_pre[22] = DFFEAS(T1L34, CLOCK_50, !Z1_r_sync_rst,  ,  , MB2_b_full,  ,  , T1_read_0);


--DE1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[20]_PORT_A_data_in = SD1L153;
DE1_q_a[20]_PORT_A_data_in_reg = DFFE(DE1_q_a[20]_PORT_A_data_in, DE1_q_a[20]_clock_0, , , DE1_q_a[20]_clock_enable_0);
DE1_q_a[20]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[20]_PORT_A_address_reg = DFFE(DE1_q_a[20]_PORT_A_address, DE1_q_a[20]_clock_0, , , DE1_q_a[20]_clock_enable_0);
DE1_q_a[20]_PORT_A_write_enable = SD1L165;
DE1_q_a[20]_PORT_A_write_enable_reg = DFFE(DE1_q_a[20]_PORT_A_write_enable, DE1_q_a[20]_clock_0, , , DE1_q_a[20]_clock_enable_0);
DE1_q_a[20]_PORT_A_read_enable = !SD1L165;
DE1_q_a[20]_PORT_A_read_enable_reg = DFFE(DE1_q_a[20]_PORT_A_read_enable, DE1_q_a[20]_clock_0, , , DE1_q_a[20]_clock_enable_0);
DE1_q_a[20]_PORT_A_byte_mask = SD1L130;
DE1_q_a[20]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[20]_PORT_A_byte_mask, DE1_q_a[20]_clock_0, , , DE1_q_a[20]_clock_enable_0);
DE1_q_a[20]_clock_0 = CLOCK_50;
DE1_q_a[20]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[20]_PORT_A_data_out = MEMORY(DE1_q_a[20]_PORT_A_data_in_reg, , DE1_q_a[20]_PORT_A_address_reg, , DE1_q_a[20]_PORT_A_write_enable_reg, DE1_q_a[20]_PORT_A_read_enable_reg, , , DE1_q_a[20]_PORT_A_byte_mask_reg, , DE1_q_a[20]_clock_0, , DE1_q_a[20]_clock_enable_0, , , , , );
DE1_q_a[20] = DE1_q_a[20]_PORT_A_data_out[0];


--DE1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[19]_PORT_A_data_in = SD1L152;
DE1_q_a[19]_PORT_A_data_in_reg = DFFE(DE1_q_a[19]_PORT_A_data_in, DE1_q_a[19]_clock_0, , , DE1_q_a[19]_clock_enable_0);
DE1_q_a[19]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[19]_PORT_A_address_reg = DFFE(DE1_q_a[19]_PORT_A_address, DE1_q_a[19]_clock_0, , , DE1_q_a[19]_clock_enable_0);
DE1_q_a[19]_PORT_A_write_enable = SD1L165;
DE1_q_a[19]_PORT_A_write_enable_reg = DFFE(DE1_q_a[19]_PORT_A_write_enable, DE1_q_a[19]_clock_0, , , DE1_q_a[19]_clock_enable_0);
DE1_q_a[19]_PORT_A_read_enable = !SD1L165;
DE1_q_a[19]_PORT_A_read_enable_reg = DFFE(DE1_q_a[19]_PORT_A_read_enable, DE1_q_a[19]_clock_0, , , DE1_q_a[19]_clock_enable_0);
DE1_q_a[19]_PORT_A_byte_mask = SD1L130;
DE1_q_a[19]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[19]_PORT_A_byte_mask, DE1_q_a[19]_clock_0, , , DE1_q_a[19]_clock_enable_0);
DE1_q_a[19]_clock_0 = CLOCK_50;
DE1_q_a[19]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[19]_PORT_A_data_out = MEMORY(DE1_q_a[19]_PORT_A_data_in_reg, , DE1_q_a[19]_PORT_A_address_reg, , DE1_q_a[19]_PORT_A_write_enable_reg, DE1_q_a[19]_PORT_A_read_enable_reg, , , DE1_q_a[19]_PORT_A_byte_mask_reg, , DE1_q_a[19]_clock_0, , DE1_q_a[19]_clock_enable_0, , , , , );
DE1_q_a[19] = DE1_q_a[19]_PORT_A_data_out[0];


--CB1_ram_block1a13 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a13
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a13_PORT_A_data_in = ZC1_d_writedata[13];
CB1_ram_block1a13_PORT_A_data_in_reg = DFFE(CB1_ram_block1a13_PORT_A_data_in, CB1_ram_block1a13_clock_0, , , );
CB1_ram_block1a13_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a13_PORT_A_address_reg = DFFE(CB1_ram_block1a13_PORT_A_address, CB1_ram_block1a13_clock_0, , , );
CB1_ram_block1a13_PORT_A_write_enable = R1L2;
CB1_ram_block1a13_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a13_PORT_A_write_enable, CB1_ram_block1a13_clock_0, , , );
CB1_ram_block1a13_PORT_A_read_enable = VCC;
CB1_ram_block1a13_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a13_PORT_A_read_enable, CB1_ram_block1a13_clock_0, , , );
CB1_ram_block1a13_clock_0 = CLOCK_50;
CB1_ram_block1a13_PORT_A_data_out = MEMORY(CB1_ram_block1a13_PORT_A_data_in_reg, , CB1_ram_block1a13_PORT_A_address_reg, , CB1_ram_block1a13_PORT_A_write_enable_reg, CB1_ram_block1a13_PORT_A_read_enable_reg, , , , , CB1_ram_block1a13_clock_0, , , , , , , );
CB1_ram_block1a13 = CB1_ram_block1a13_PORT_A_data_out[0];


--ZB1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]
--register power-up is low

ZB1_av_readdata_pre[21] = DFFEAS(T1L38, CLOCK_50, !Z1_r_sync_rst,  ,  , QB2_counter_reg_bit[5],  ,  , T1_read_0);


--DE1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[17]_PORT_A_data_in = SD1L150;
DE1_q_a[17]_PORT_A_data_in_reg = DFFE(DE1_q_a[17]_PORT_A_data_in, DE1_q_a[17]_clock_0, , , DE1_q_a[17]_clock_enable_0);
DE1_q_a[17]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[17]_PORT_A_address_reg = DFFE(DE1_q_a[17]_PORT_A_address, DE1_q_a[17]_clock_0, , , DE1_q_a[17]_clock_enable_0);
DE1_q_a[17]_PORT_A_write_enable = SD1L165;
DE1_q_a[17]_PORT_A_write_enable_reg = DFFE(DE1_q_a[17]_PORT_A_write_enable, DE1_q_a[17]_clock_0, , , DE1_q_a[17]_clock_enable_0);
DE1_q_a[17]_PORT_A_read_enable = !SD1L165;
DE1_q_a[17]_PORT_A_read_enable_reg = DFFE(DE1_q_a[17]_PORT_A_read_enable, DE1_q_a[17]_clock_0, , , DE1_q_a[17]_clock_enable_0);
DE1_q_a[17]_PORT_A_byte_mask = SD1L130;
DE1_q_a[17]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[17]_PORT_A_byte_mask, DE1_q_a[17]_clock_0, , , DE1_q_a[17]_clock_enable_0);
DE1_q_a[17]_clock_0 = CLOCK_50;
DE1_q_a[17]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[17]_PORT_A_data_out = MEMORY(DE1_q_a[17]_PORT_A_data_in_reg, , DE1_q_a[17]_PORT_A_address_reg, , DE1_q_a[17]_PORT_A_write_enable_reg, DE1_q_a[17]_PORT_A_read_enable_reg, , , DE1_q_a[17]_PORT_A_byte_mask_reg, , DE1_q_a[17]_clock_0, , DE1_q_a[17]_clock_enable_0, , , , , );
DE1_q_a[17] = DE1_q_a[17]_PORT_A_data_out[0];


--CB1_ram_block1a12 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a12
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a12_PORT_A_data_in = ZC1_d_writedata[12];
CB1_ram_block1a12_PORT_A_data_in_reg = DFFE(CB1_ram_block1a12_PORT_A_data_in, CB1_ram_block1a12_clock_0, , , );
CB1_ram_block1a12_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a12_PORT_A_address_reg = DFFE(CB1_ram_block1a12_PORT_A_address, CB1_ram_block1a12_clock_0, , , );
CB1_ram_block1a12_PORT_A_write_enable = R1L2;
CB1_ram_block1a12_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a12_PORT_A_write_enable, CB1_ram_block1a12_clock_0, , , );
CB1_ram_block1a12_PORT_A_read_enable = VCC;
CB1_ram_block1a12_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a12_PORT_A_read_enable, CB1_ram_block1a12_clock_0, , , );
CB1_ram_block1a12_clock_0 = CLOCK_50;
CB1_ram_block1a12_PORT_A_data_out = MEMORY(CB1_ram_block1a12_PORT_A_data_in_reg, , CB1_ram_block1a12_PORT_A_address_reg, , CB1_ram_block1a12_PORT_A_write_enable_reg, CB1_ram_block1a12_PORT_A_read_enable_reg, , , , , CB1_ram_block1a12_clock_0, , , , , , , );
CB1_ram_block1a12 = CB1_ram_block1a12_PORT_A_data_out[0];


--ZB1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]
--register power-up is low

ZB1_av_readdata_pre[20] = DFFEAS(T1L42, CLOCK_50, !Z1_r_sync_rst,  ,  , QB2_counter_reg_bit[4],  ,  , T1_read_0);


--CB1_ram_block1a11 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a11
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a11_PORT_A_data_in = ZC1_d_writedata[11];
CB1_ram_block1a11_PORT_A_data_in_reg = DFFE(CB1_ram_block1a11_PORT_A_data_in, CB1_ram_block1a11_clock_0, , , );
CB1_ram_block1a11_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a11_PORT_A_address_reg = DFFE(CB1_ram_block1a11_PORT_A_address, CB1_ram_block1a11_clock_0, , , );
CB1_ram_block1a11_PORT_A_write_enable = R1L2;
CB1_ram_block1a11_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a11_PORT_A_write_enable, CB1_ram_block1a11_clock_0, , , );
CB1_ram_block1a11_PORT_A_read_enable = VCC;
CB1_ram_block1a11_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a11_PORT_A_read_enable, CB1_ram_block1a11_clock_0, , , );
CB1_ram_block1a11_clock_0 = CLOCK_50;
CB1_ram_block1a11_PORT_A_data_out = MEMORY(CB1_ram_block1a11_PORT_A_data_in_reg, , CB1_ram_block1a11_PORT_A_address_reg, , CB1_ram_block1a11_PORT_A_write_enable_reg, CB1_ram_block1a11_PORT_A_read_enable_reg, , , , , CB1_ram_block1a11_clock_0, , , , , , , );
CB1_ram_block1a11 = CB1_ram_block1a11_PORT_A_data_out[0];


--ZB1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]
--register power-up is low

ZB1_av_readdata_pre[19] = DFFEAS(T1L46, CLOCK_50, !Z1_r_sync_rst,  ,  , QB2_counter_reg_bit[3],  ,  , T1_read_0);


--CB1_ram_block1a10 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a10
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a10_PORT_A_data_in = ZC1_d_writedata[10];
CB1_ram_block1a10_PORT_A_data_in_reg = DFFE(CB1_ram_block1a10_PORT_A_data_in, CB1_ram_block1a10_clock_0, , , );
CB1_ram_block1a10_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a10_PORT_A_address_reg = DFFE(CB1_ram_block1a10_PORT_A_address, CB1_ram_block1a10_clock_0, , , );
CB1_ram_block1a10_PORT_A_write_enable = R1L2;
CB1_ram_block1a10_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a10_PORT_A_write_enable, CB1_ram_block1a10_clock_0, , , );
CB1_ram_block1a10_PORT_A_read_enable = VCC;
CB1_ram_block1a10_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a10_PORT_A_read_enable, CB1_ram_block1a10_clock_0, , , );
CB1_ram_block1a10_clock_0 = CLOCK_50;
CB1_ram_block1a10_PORT_A_data_out = MEMORY(CB1_ram_block1a10_PORT_A_data_in_reg, , CB1_ram_block1a10_PORT_A_address_reg, , CB1_ram_block1a10_PORT_A_write_enable_reg, CB1_ram_block1a10_PORT_A_read_enable_reg, , , , , CB1_ram_block1a10_clock_0, , , , , , , );
CB1_ram_block1a10 = CB1_ram_block1a10_PORT_A_data_out[0];


--ZB1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]
--register power-up is low

ZB1_av_readdata_pre[18] = DFFEAS(T1L50, CLOCK_50, !Z1_r_sync_rst,  ,  , QB2_counter_reg_bit[2],  ,  , T1_read_0);


--CB1_ram_block1a9 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a9
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a9_PORT_A_data_in = ZC1_d_writedata[9];
CB1_ram_block1a9_PORT_A_data_in_reg = DFFE(CB1_ram_block1a9_PORT_A_data_in, CB1_ram_block1a9_clock_0, , , );
CB1_ram_block1a9_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a9_PORT_A_address_reg = DFFE(CB1_ram_block1a9_PORT_A_address, CB1_ram_block1a9_clock_0, , , );
CB1_ram_block1a9_PORT_A_write_enable = R1L2;
CB1_ram_block1a9_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a9_PORT_A_write_enable, CB1_ram_block1a9_clock_0, , , );
CB1_ram_block1a9_PORT_A_read_enable = VCC;
CB1_ram_block1a9_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a9_PORT_A_read_enable, CB1_ram_block1a9_clock_0, , , );
CB1_ram_block1a9_clock_0 = CLOCK_50;
CB1_ram_block1a9_PORT_A_data_out = MEMORY(CB1_ram_block1a9_PORT_A_data_in_reg, , CB1_ram_block1a9_PORT_A_address_reg, , CB1_ram_block1a9_PORT_A_write_enable_reg, CB1_ram_block1a9_PORT_A_read_enable_reg, , , , , CB1_ram_block1a9_clock_0, , , , , , , );
CB1_ram_block1a9 = CB1_ram_block1a9_PORT_A_data_out[0];


--ZB1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]
--register power-up is low

ZB1_av_readdata_pre[17] = DFFEAS(T1L54, CLOCK_50, !Z1_r_sync_rst,  ,  , QB2_counter_reg_bit[1],  ,  , T1_read_0);


--DE1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[6]_PORT_A_data_in = SD1L139;
DE1_q_a[6]_PORT_A_data_in_reg = DFFE(DE1_q_a[6]_PORT_A_data_in, DE1_q_a[6]_clock_0, , , DE1_q_a[6]_clock_enable_0);
DE1_q_a[6]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[6]_PORT_A_address_reg = DFFE(DE1_q_a[6]_PORT_A_address, DE1_q_a[6]_clock_0, , , DE1_q_a[6]_clock_enable_0);
DE1_q_a[6]_PORT_A_write_enable = SD1L165;
DE1_q_a[6]_PORT_A_write_enable_reg = DFFE(DE1_q_a[6]_PORT_A_write_enable, DE1_q_a[6]_clock_0, , , DE1_q_a[6]_clock_enable_0);
DE1_q_a[6]_PORT_A_read_enable = !SD1L165;
DE1_q_a[6]_PORT_A_read_enable_reg = DFFE(DE1_q_a[6]_PORT_A_read_enable, DE1_q_a[6]_clock_0, , , DE1_q_a[6]_clock_enable_0);
DE1_q_a[6]_PORT_A_byte_mask = SD1L128;
DE1_q_a[6]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[6]_PORT_A_byte_mask, DE1_q_a[6]_clock_0, , , DE1_q_a[6]_clock_enable_0);
DE1_q_a[6]_clock_0 = CLOCK_50;
DE1_q_a[6]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[6]_PORT_A_data_out = MEMORY(DE1_q_a[6]_PORT_A_data_in_reg, , DE1_q_a[6]_PORT_A_address_reg, , DE1_q_a[6]_PORT_A_write_enable_reg, DE1_q_a[6]_PORT_A_read_enable_reg, , , DE1_q_a[6]_PORT_A_byte_mask_reg, , DE1_q_a[6]_clock_0, , DE1_q_a[6]_clock_enable_0, , , , , );
DE1_q_a[6] = DE1_q_a[6]_PORT_A_data_out[0];


--DE1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[7]_PORT_A_data_in = SD1L140;
DE1_q_a[7]_PORT_A_data_in_reg = DFFE(DE1_q_a[7]_PORT_A_data_in, DE1_q_a[7]_clock_0, , , DE1_q_a[7]_clock_enable_0);
DE1_q_a[7]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[7]_PORT_A_address_reg = DFFE(DE1_q_a[7]_PORT_A_address, DE1_q_a[7]_clock_0, , , DE1_q_a[7]_clock_enable_0);
DE1_q_a[7]_PORT_A_write_enable = SD1L165;
DE1_q_a[7]_PORT_A_write_enable_reg = DFFE(DE1_q_a[7]_PORT_A_write_enable, DE1_q_a[7]_clock_0, , , DE1_q_a[7]_clock_enable_0);
DE1_q_a[7]_PORT_A_read_enable = !SD1L165;
DE1_q_a[7]_PORT_A_read_enable_reg = DFFE(DE1_q_a[7]_PORT_A_read_enable, DE1_q_a[7]_clock_0, , , DE1_q_a[7]_clock_enable_0);
DE1_q_a[7]_PORT_A_byte_mask = SD1L128;
DE1_q_a[7]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[7]_PORT_A_byte_mask, DE1_q_a[7]_clock_0, , , DE1_q_a[7]_clock_enable_0);
DE1_q_a[7]_clock_0 = CLOCK_50;
DE1_q_a[7]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[7]_PORT_A_data_out = MEMORY(DE1_q_a[7]_PORT_A_data_in_reg, , DE1_q_a[7]_PORT_A_address_reg, , DE1_q_a[7]_PORT_A_write_enable_reg, DE1_q_a[7]_PORT_A_read_enable_reg, , , DE1_q_a[7]_PORT_A_byte_mask_reg, , DE1_q_a[7]_clock_0, , DE1_q_a[7]_clock_enable_0, , , , , );
DE1_q_a[7] = DE1_q_a[7]_PORT_A_data_out[0];


--VD1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]
--register power-up is low

VD1_sr[18] = DFFEAS(VD1L73, A1L44,  ,  , VD1L29,  ,  , VD1L30,  );


--HD1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]
--register power-up is low

HD1_break_readreg[16] = DFFEAS(UD1_jdo[16], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--SD1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]
--register power-up is low

SD1_MonDReg[16] = DFFEAS(UD1_jdo[19], CLOCK_50,  ,  , SD1L50, DE1_q_a[16],  , SD1L57, !UD1_take_action_ocimem_b);


--CB1_ram_block1a15 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a15
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a15_PORT_A_data_in = ZC1_d_writedata[15];
CB1_ram_block1a15_PORT_A_data_in_reg = DFFE(CB1_ram_block1a15_PORT_A_data_in, CB1_ram_block1a15_clock_0, , , );
CB1_ram_block1a15_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a15_PORT_A_address_reg = DFFE(CB1_ram_block1a15_PORT_A_address, CB1_ram_block1a15_clock_0, , , );
CB1_ram_block1a15_PORT_A_write_enable = R1L2;
CB1_ram_block1a15_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a15_PORT_A_write_enable, CB1_ram_block1a15_clock_0, , , );
CB1_ram_block1a15_PORT_A_read_enable = VCC;
CB1_ram_block1a15_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a15_PORT_A_read_enable, CB1_ram_block1a15_clock_0, , , );
CB1_ram_block1a15_clock_0 = CLOCK_50;
CB1_ram_block1a15_PORT_A_data_out = MEMORY(CB1_ram_block1a15_PORT_A_data_in_reg, , CB1_ram_block1a15_PORT_A_address_reg, , CB1_ram_block1a15_PORT_A_write_enable_reg, CB1_ram_block1a15_PORT_A_read_enable_reg, , , , , CB1_ram_block1a15_clock_0, , , , , , , );
CB1_ram_block1a15 = CB1_ram_block1a15_PORT_A_data_out[0];


--PB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
PB2_counter_comb_bita0_adder_eqn = ( PB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB2_counter_comb_bita0 = SUM(PB2_counter_comb_bita0_adder_eqn);

--PB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
PB2L3_adder_eqn = ( PB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB2L3 = CARRY(PB2L3_adder_eqn);


--PB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
PB2_counter_comb_bita1_adder_eqn = ( PB2_counter_reg_bit[1] ) + ( GND ) + ( PB2L3 );
PB2_counter_comb_bita1 = SUM(PB2_counter_comb_bita1_adder_eqn);

--PB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
PB2L7_adder_eqn = ( PB2_counter_reg_bit[1] ) + ( GND ) + ( PB2L3 );
PB2L7 = CARRY(PB2L7_adder_eqn);


--PB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
PB2_counter_comb_bita2_adder_eqn = ( PB2_counter_reg_bit[2] ) + ( GND ) + ( PB2L7 );
PB2_counter_comb_bita2 = SUM(PB2_counter_comb_bita2_adder_eqn);

--PB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
PB2L11_adder_eqn = ( PB2_counter_reg_bit[2] ) + ( GND ) + ( PB2L7 );
PB2L11 = CARRY(PB2L11_adder_eqn);


--PB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
PB2_counter_comb_bita3_adder_eqn = ( PB2_counter_reg_bit[3] ) + ( GND ) + ( PB2L11 );
PB2_counter_comb_bita3 = SUM(PB2_counter_comb_bita3_adder_eqn);

--PB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
PB2L15_adder_eqn = ( PB2_counter_reg_bit[3] ) + ( GND ) + ( PB2L11 );
PB2L15 = CARRY(PB2L15_adder_eqn);


--PB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
PB2_counter_comb_bita4_adder_eqn = ( PB2_counter_reg_bit[4] ) + ( GND ) + ( PB2L15 );
PB2_counter_comb_bita4 = SUM(PB2_counter_comb_bita4_adder_eqn);

--PB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
PB2L19_adder_eqn = ( PB2_counter_reg_bit[4] ) + ( GND ) + ( PB2L15 );
PB2L19 = CARRY(PB2L19_adder_eqn);


--PB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
PB2_counter_comb_bita5_adder_eqn = ( PB2_counter_reg_bit[5] ) + ( GND ) + ( PB2L19 );
PB2_counter_comb_bita5 = SUM(PB2_counter_comb_bita5_adder_eqn);


--PB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
PB1_counter_comb_bita0_adder_eqn = ( PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB1_counter_comb_bita0 = SUM(PB1_counter_comb_bita0_adder_eqn);

--PB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
PB1L3_adder_eqn = ( PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB1L3 = CARRY(PB1L3_adder_eqn);


--PB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
PB1_counter_comb_bita1_adder_eqn = ( PB1_counter_reg_bit[1] ) + ( GND ) + ( PB1L3 );
PB1_counter_comb_bita1 = SUM(PB1_counter_comb_bita1_adder_eqn);

--PB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
PB1L7_adder_eqn = ( PB1_counter_reg_bit[1] ) + ( GND ) + ( PB1L3 );
PB1L7 = CARRY(PB1L7_adder_eqn);


--PB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
PB1_counter_comb_bita2_adder_eqn = ( PB1_counter_reg_bit[2] ) + ( GND ) + ( PB1L7 );
PB1_counter_comb_bita2 = SUM(PB1_counter_comb_bita2_adder_eqn);

--PB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
PB1L11_adder_eqn = ( PB1_counter_reg_bit[2] ) + ( GND ) + ( PB1L7 );
PB1L11 = CARRY(PB1L11_adder_eqn);


--PB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
PB1_counter_comb_bita3_adder_eqn = ( PB1_counter_reg_bit[3] ) + ( GND ) + ( PB1L11 );
PB1_counter_comb_bita3 = SUM(PB1_counter_comb_bita3_adder_eqn);

--PB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
PB1L15_adder_eqn = ( PB1_counter_reg_bit[3] ) + ( GND ) + ( PB1L11 );
PB1L15 = CARRY(PB1L15_adder_eqn);


--PB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
PB1_counter_comb_bita4_adder_eqn = ( PB1_counter_reg_bit[4] ) + ( GND ) + ( PB1L15 );
PB1_counter_comb_bita4 = SUM(PB1_counter_comb_bita4_adder_eqn);

--PB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
PB1L19_adder_eqn = ( PB1_counter_reg_bit[4] ) + ( GND ) + ( PB1L15 );
PB1L19 = CARRY(PB1L19_adder_eqn);


--PB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
PB1_counter_comb_bita5_adder_eqn = ( PB1_counter_reg_bit[5] ) + ( GND ) + ( PB1L19 );
PB1_counter_comb_bita5 = SUM(PB1_counter_comb_bita5_adder_eqn);


--QB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
QB2_counter_comb_bita1_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( !T1_wr_rfifo ) + ( QB2L3 );
QB2_counter_comb_bita1 = SUM(QB2_counter_comb_bita1_adder_eqn);

--QB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
QB2L7_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( !T1_wr_rfifo ) + ( QB2L3 );
QB2L7 = CARRY(QB2L7_adder_eqn);


--QB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
QB2_counter_comb_bita0_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2_counter_comb_bita0 = SUM(QB2_counter_comb_bita0_adder_eqn);

--QB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
QB2L3_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2L3 = CARRY(QB2L3_adder_eqn);


--QB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
QB2_counter_comb_bita5_adder_eqn = ( QB2_counter_reg_bit[5] ) + ( !T1_wr_rfifo ) + ( QB2L19 );
QB2_counter_comb_bita5 = SUM(QB2_counter_comb_bita5_adder_eqn);


--QB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
QB2_counter_comb_bita4_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( !T1_wr_rfifo ) + ( QB2L15 );
QB2_counter_comb_bita4 = SUM(QB2_counter_comb_bita4_adder_eqn);

--QB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
QB2L19_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( !T1_wr_rfifo ) + ( QB2L15 );
QB2L19 = CARRY(QB2L19_adder_eqn);


--QB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
QB2_counter_comb_bita3_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( !T1_wr_rfifo ) + ( QB2L11 );
QB2_counter_comb_bita3 = SUM(QB2_counter_comb_bita3_adder_eqn);

--QB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
QB2L15_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( !T1_wr_rfifo ) + ( QB2L11 );
QB2L15 = CARRY(QB2L15_adder_eqn);


--QB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
QB2_counter_comb_bita2_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( !T1_wr_rfifo ) + ( QB2L7 );
QB2_counter_comb_bita2 = SUM(QB2_counter_comb_bita2_adder_eqn);

--QB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
QB2L11_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( !T1_wr_rfifo ) + ( QB2L7 );
QB2L11 = CARRY(QB2L11_adder_eqn);


--NB1_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[1]_PORT_A_data_in = ZC1_d_writedata[1];
NB1_q_b[1]_PORT_A_data_in_reg = DFFE(NB1_q_b[1]_PORT_A_data_in, NB1_q_b[1]_clock_0, , , );
NB1_q_b[1]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[1]_PORT_A_address_reg = DFFE(NB1_q_b[1]_PORT_A_address, NB1_q_b[1]_clock_0, , , );
NB1_q_b[1]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[1]_PORT_B_address_reg = DFFE(NB1_q_b[1]_PORT_B_address, NB1_q_b[1]_clock_1, , , NB1_q_b[1]_clock_enable_1);
NB1_q_b[1]_PORT_A_write_enable = T1_fifo_wr;
NB1_q_b[1]_PORT_A_write_enable_reg = DFFE(NB1_q_b[1]_PORT_A_write_enable, NB1_q_b[1]_clock_0, , , );
NB1_q_b[1]_PORT_B_read_enable = VCC;
NB1_q_b[1]_PORT_B_read_enable_reg = DFFE(NB1_q_b[1]_PORT_B_read_enable, NB1_q_b[1]_clock_1, , , NB1_q_b[1]_clock_enable_1);
NB1_q_b[1]_clock_0 = CLOCK_50;
NB1_q_b[1]_clock_1 = CLOCK_50;
NB1_q_b[1]_clock_enable_0 = T1_fifo_wr;
NB1_q_b[1]_clock_enable_1 = T1L82;
NB1_q_b[1]_PORT_B_data_out = MEMORY(NB1_q_b[1]_PORT_A_data_in_reg, , NB1_q_b[1]_PORT_A_address_reg, NB1_q_b[1]_PORT_B_address_reg, NB1_q_b[1]_PORT_A_write_enable_reg, , , NB1_q_b[1]_PORT_B_read_enable_reg, , , NB1_q_b[1]_clock_0, NB1_q_b[1]_clock_1, NB1_q_b[1]_clock_enable_0, NB1_q_b[1]_clock_enable_1, , , , );
NB1_q_b[1] = NB1_q_b[1]_PORT_B_data_out[0];


--DB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]
--register power-up is low

DB1_count[5] = AMPP_FUNCTION(A1L18, DB1_count[4], !A1L10, !A1L16, DB1L57);


--HD1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]
--register power-up is low

HD1_break_readreg[24] = DFFEAS(UD1_jdo[24], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--SD1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]
--register power-up is low

SD1_MonDReg[24] = DFFEAS(UD1_jdo[27], CLOCK_50,  ,  , SD1L50, DE1_q_a[24],  , SD1L57, !UD1_take_action_ocimem_b);


--VD1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]
--register power-up is low

VD1_sr[6] = DFFEAS(VD1L74, A1L44,  ,  , VD1L15,  ,  , VD1L14,  );


--HD1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]
--register power-up is low

HD1_break_readreg[4] = DFFEAS(UD1_jdo[4], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--SD1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]
--register power-up is low

SD1_MonDReg[4] = DFFEAS(UD1_jdo[7], CLOCK_50,  ,  , SD1L50, DE1_q_a[4],  , SD1L57, !UD1_take_action_ocimem_b);


--HD1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]
--register power-up is low

HD1_break_readreg[25] = DFFEAS(UD1_jdo[25], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--SD1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]
--register power-up is low

SD1_MonDReg[25] = DFFEAS(UD1_jdo[28], CLOCK_50,  ,  , SD1L50, DE1_q_a[25],  , SD1L57, !UD1_take_action_ocimem_b);


--VD1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]
--register power-up is low

VD1_sr[29] = DFFEAS(VD1L75, A1L44,  ,  , VD1L29,  ,  , VD1L30,  );


--HD1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]
--register power-up is low

HD1_break_readreg[27] = DFFEAS(UD1_jdo[27], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--SD1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]
--register power-up is low

SD1_MonDReg[27] = DFFEAS(UD1_jdo[30], CLOCK_50,  ,  , SD1L50, DE1_q_a[27],  , SD1L57, !UD1_take_action_ocimem_b);


--HD1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]
--register power-up is low

HD1_break_readreg[26] = DFFEAS(UD1_jdo[26], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--SD1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]
--register power-up is low

SD1_MonDReg[26] = DFFEAS(UD1_jdo[29], CLOCK_50,  ,  , SD1L50, DE1_q_a[26],  , SD1L57, !UD1_take_action_ocimem_b);


--VD1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]
--register power-up is low

VD1_sr[30] = DFFEAS(VD1L76, A1L44,  ,  , VD1L29,  ,  , VD1L30,  );


--VD1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]
--register power-up is low

VD1_sr[32] = DFFEAS(VD1L80, A1L44,  ,  , VD1L29,  ,  , VD1L30,  );


--DE1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[21]_PORT_A_data_in = SD1L154;
DE1_q_a[21]_PORT_A_data_in_reg = DFFE(DE1_q_a[21]_PORT_A_data_in, DE1_q_a[21]_clock_0, , , DE1_q_a[21]_clock_enable_0);
DE1_q_a[21]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[21]_PORT_A_address_reg = DFFE(DE1_q_a[21]_PORT_A_address, DE1_q_a[21]_clock_0, , , DE1_q_a[21]_clock_enable_0);
DE1_q_a[21]_PORT_A_write_enable = SD1L165;
DE1_q_a[21]_PORT_A_write_enable_reg = DFFE(DE1_q_a[21]_PORT_A_write_enable, DE1_q_a[21]_clock_0, , , DE1_q_a[21]_clock_enable_0);
DE1_q_a[21]_PORT_A_read_enable = !SD1L165;
DE1_q_a[21]_PORT_A_read_enable_reg = DFFE(DE1_q_a[21]_PORT_A_read_enable, DE1_q_a[21]_clock_0, , , DE1_q_a[21]_clock_enable_0);
DE1_q_a[21]_PORT_A_byte_mask = SD1L130;
DE1_q_a[21]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[21]_PORT_A_byte_mask, DE1_q_a[21]_clock_0, , , DE1_q_a[21]_clock_enable_0);
DE1_q_a[21]_clock_0 = CLOCK_50;
DE1_q_a[21]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[21]_PORT_A_data_out = MEMORY(DE1_q_a[21]_PORT_A_data_in_reg, , DE1_q_a[21]_PORT_A_address_reg, , DE1_q_a[21]_PORT_A_write_enable_reg, DE1_q_a[21]_PORT_A_read_enable_reg, , , DE1_q_a[21]_PORT_A_byte_mask_reg, , DE1_q_a[21]_clock_0, , DE1_q_a[21]_clock_enable_0, , , , , );
DE1_q_a[21] = DE1_q_a[21]_PORT_A_data_out[0];


--PB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
PB4_counter_comb_bita0_adder_eqn = ( PB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB4_counter_comb_bita0 = SUM(PB4_counter_comb_bita0_adder_eqn);

--PB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
PB4L3_adder_eqn = ( PB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB4L3 = CARRY(PB4L3_adder_eqn);


--PB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
PB4_counter_comb_bita1_adder_eqn = ( PB4_counter_reg_bit[1] ) + ( GND ) + ( PB4L3 );
PB4_counter_comb_bita1 = SUM(PB4_counter_comb_bita1_adder_eqn);

--PB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
PB4L7_adder_eqn = ( PB4_counter_reg_bit[1] ) + ( GND ) + ( PB4L3 );
PB4L7 = CARRY(PB4L7_adder_eqn);


--PB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
PB4_counter_comb_bita2_adder_eqn = ( PB4_counter_reg_bit[2] ) + ( GND ) + ( PB4L7 );
PB4_counter_comb_bita2 = SUM(PB4_counter_comb_bita2_adder_eqn);

--PB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
PB4L11_adder_eqn = ( PB4_counter_reg_bit[2] ) + ( GND ) + ( PB4L7 );
PB4L11 = CARRY(PB4L11_adder_eqn);


--PB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
PB4_counter_comb_bita3_adder_eqn = ( PB4_counter_reg_bit[3] ) + ( GND ) + ( PB4L11 );
PB4_counter_comb_bita3 = SUM(PB4_counter_comb_bita3_adder_eqn);

--PB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
PB4L15_adder_eqn = ( PB4_counter_reg_bit[3] ) + ( GND ) + ( PB4L11 );
PB4L15 = CARRY(PB4L15_adder_eqn);


--PB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
PB4_counter_comb_bita4_adder_eqn = ( PB4_counter_reg_bit[4] ) + ( GND ) + ( PB4L15 );
PB4_counter_comb_bita4 = SUM(PB4_counter_comb_bita4_adder_eqn);

--PB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
PB4L19_adder_eqn = ( PB4_counter_reg_bit[4] ) + ( GND ) + ( PB4L15 );
PB4L19 = CARRY(PB4L19_adder_eqn);


--PB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
PB4_counter_comb_bita5_adder_eqn = ( PB4_counter_reg_bit[5] ) + ( GND ) + ( PB4L19 );
PB4_counter_comb_bita5 = SUM(PB4_counter_comb_bita5_adder_eqn);


--PB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
PB3_counter_comb_bita0_adder_eqn = ( PB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB3_counter_comb_bita0 = SUM(PB3_counter_comb_bita0_adder_eqn);

--PB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
PB3L3_adder_eqn = ( PB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB3L3 = CARRY(PB3L3_adder_eqn);


--PB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
PB3_counter_comb_bita1_adder_eqn = ( PB3_counter_reg_bit[1] ) + ( GND ) + ( PB3L3 );
PB3_counter_comb_bita1 = SUM(PB3_counter_comb_bita1_adder_eqn);

--PB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
PB3L7_adder_eqn = ( PB3_counter_reg_bit[1] ) + ( GND ) + ( PB3L3 );
PB3L7 = CARRY(PB3L7_adder_eqn);


--PB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
PB3_counter_comb_bita2_adder_eqn = ( PB3_counter_reg_bit[2] ) + ( GND ) + ( PB3L7 );
PB3_counter_comb_bita2 = SUM(PB3_counter_comb_bita2_adder_eqn);

--PB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
PB3L11_adder_eqn = ( PB3_counter_reg_bit[2] ) + ( GND ) + ( PB3L7 );
PB3L11 = CARRY(PB3L11_adder_eqn);


--PB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
PB3_counter_comb_bita3_adder_eqn = ( PB3_counter_reg_bit[3] ) + ( GND ) + ( PB3L11 );
PB3_counter_comb_bita3 = SUM(PB3_counter_comb_bita3_adder_eqn);

--PB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
PB3L15_adder_eqn = ( PB3_counter_reg_bit[3] ) + ( GND ) + ( PB3L11 );
PB3L15 = CARRY(PB3L15_adder_eqn);


--PB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
PB3_counter_comb_bita4_adder_eqn = ( PB3_counter_reg_bit[4] ) + ( GND ) + ( PB3L15 );
PB3_counter_comb_bita4 = SUM(PB3_counter_comb_bita4_adder_eqn);

--PB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
PB3L19_adder_eqn = ( PB3_counter_reg_bit[4] ) + ( GND ) + ( PB3L15 );
PB3L19 = CARRY(PB3L19_adder_eqn);


--PB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
PB3_counter_comb_bita5_adder_eqn = ( PB3_counter_reg_bit[5] ) + ( GND ) + ( PB3L19 );
PB3_counter_comb_bita5 = SUM(PB3_counter_comb_bita5_adder_eqn);


--T1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1
T1L30_adder_eqn = ( !QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
T1L30 = SUM(T1L30_adder_eqn);

--T1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2
T1L31_adder_eqn = ( !QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
T1L31 = CARRY(T1L31_adder_eqn);


--CB1_ram_block1a16 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a16
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a16_PORT_A_data_in = ZC1_d_writedata[16];
CB1_ram_block1a16_PORT_A_data_in_reg = DFFE(CB1_ram_block1a16_PORT_A_data_in, CB1_ram_block1a16_clock_0, , , );
CB1_ram_block1a16_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a16_PORT_A_address_reg = DFFE(CB1_ram_block1a16_PORT_A_address, CB1_ram_block1a16_clock_0, , , );
CB1_ram_block1a16_PORT_A_write_enable = R1L2;
CB1_ram_block1a16_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a16_PORT_A_write_enable, CB1_ram_block1a16_clock_0, , , );
CB1_ram_block1a16_PORT_A_read_enable = VCC;
CB1_ram_block1a16_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a16_PORT_A_read_enable, CB1_ram_block1a16_clock_0, , , );
CB1_ram_block1a16_clock_0 = CLOCK_50;
CB1_ram_block1a16_PORT_A_data_out = MEMORY(CB1_ram_block1a16_PORT_A_data_in_reg, , CB1_ram_block1a16_PORT_A_address_reg, , CB1_ram_block1a16_PORT_A_write_enable_reg, CB1_ram_block1a16_PORT_A_read_enable_reg, , , , , CB1_ram_block1a16_clock_0, , , , , , , );
CB1_ram_block1a16 = CB1_ram_block1a16_PORT_A_data_out[0];


--ZC1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77
ZC1L130_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[29]) ) + ( ZC1_E_src1[29] ) + ( ZC1L147 );
ZC1L130 = SUM(ZC1L130_adder_eqn);

--ZC1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78
ZC1L131_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[29]) ) + ( ZC1_E_src1[29] ) + ( ZC1L147 );
ZC1L131 = CARRY(ZC1L131_adder_eqn);


--ZC1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]
--register power-up is low

ZC1_E_shift_rot_result[27] = DFFEAS(ZC1L453, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[27],  ,  , ZC1_E_new_inst);


--ZC1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81
ZC1L134_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[27]) ) + ( ZC1_E_src1[27] ) + ( ZC1L139 );
ZC1L134 = SUM(ZC1L134_adder_eqn);

--ZC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82
ZC1L135_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[27]) ) + ( ZC1_E_src1[27] ) + ( ZC1L139 );
ZC1L135 = CARRY(ZC1L135_adder_eqn);


--ZC1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]
--register power-up is low

ZC1_E_shift_rot_result[26] = DFFEAS(ZC1L452, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[26],  ,  , ZC1_E_new_inst);


--ZC1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85
ZC1L138_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[26]) ) + ( ZC1_E_src1[26] ) + ( ZC1L143 );
ZC1L138 = SUM(ZC1L138_adder_eqn);

--ZC1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86
ZC1L139_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[26]) ) + ( ZC1_E_src1[26] ) + ( ZC1L143 );
ZC1L139 = CARRY(ZC1L139_adder_eqn);


--ZC1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]
--register power-up is low

ZC1_E_shift_rot_result[25] = DFFEAS(ZC1L451, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[25],  ,  , ZC1_E_new_inst);


--ZC1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89
ZC1L142_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[25]) ) + ( ZC1_E_src1[25] ) + ( ZC1L175 );
ZC1L142 = SUM(ZC1L142_adder_eqn);

--ZC1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90
ZC1L143_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[25]) ) + ( ZC1_E_src1[25] ) + ( ZC1L175 );
ZC1L143 = CARRY(ZC1L143_adder_eqn);


--ZC1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]
--register power-up is low

ZC1_E_shift_rot_result[29] = DFFEAS(ZC1L455, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[29],  ,  , ZC1_E_new_inst);


--ZC1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]
--register power-up is low

ZC1_E_shift_rot_result[28] = DFFEAS(ZC1L454, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[28],  ,  , ZC1_E_new_inst);


--ZC1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93
ZC1L146_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[28]) ) + ( ZC1_E_src1[28] ) + ( ZC1L135 );
ZC1L146 = SUM(ZC1L146_adder_eqn);

--ZC1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94
ZC1L147_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[28]) ) + ( ZC1_E_src1[28] ) + ( ZC1L135 );
ZC1L147 = CARRY(ZC1L147_adder_eqn);


--ZC1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97
ZC1L150_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[16]) ) + ( ZC1_E_src1[16] ) + ( ZC1L155 );
ZC1L150 = SUM(ZC1L150_adder_eqn);

--ZC1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98
ZC1L151_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[16]) ) + ( ZC1_E_src1[16] ) + ( ZC1L155 );
ZC1L151 = CARRY(ZC1L151_adder_eqn);


--ZC1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101
ZC1L154_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[15]) ) + ( ZC1_E_src1[15] ) + ( ZC1L63 );
ZC1L154 = SUM(ZC1L154_adder_eqn);

--ZC1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102
ZC1L155_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[15]) ) + ( ZC1_E_src1[15] ) + ( ZC1L63 );
ZC1L155 = CARRY(ZC1L155_adder_eqn);


--ZC1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105
ZC1L158_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[18]) ) + ( ZC1_E_src1[18] ) + ( ZC1L163 );
ZC1L158 = SUM(ZC1L158_adder_eqn);

--ZC1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106
ZC1L159_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[18]) ) + ( ZC1_E_src1[18] ) + ( ZC1L163 );
ZC1L159 = CARRY(ZC1L159_adder_eqn);


--ZC1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109
ZC1L162_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[17]) ) + ( ZC1_E_src1[17] ) + ( ZC1L151 );
ZC1L162 = SUM(ZC1L162_adder_eqn);

--ZC1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110
ZC1L163_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[17]) ) + ( ZC1_E_src1[17] ) + ( ZC1L151 );
ZC1L163 = CARRY(ZC1L163_adder_eqn);


--ZC1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]
--register power-up is low

ZC1_E_shift_rot_result[20] = DFFEAS(ZC1L446, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[20],  ,  , ZC1_E_new_inst);


--ZC1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113
ZC1L166_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[20]) ) + ( ZC1_E_src1[20] ) + ( ZC1L171 );
ZC1L166 = SUM(ZC1L166_adder_eqn);

--ZC1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114
ZC1L167_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[20]) ) + ( ZC1_E_src1[20] ) + ( ZC1L171 );
ZC1L167 = CARRY(ZC1L167_adder_eqn);


--ZC1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]
--register power-up is low

ZC1_E_shift_rot_result[19] = DFFEAS(ZC1L445, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[19],  ,  , ZC1_E_new_inst);


--ZC1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117
ZC1L170_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[19]) ) + ( ZC1_E_src1[19] ) + ( ZC1L159 );
ZC1L170 = SUM(ZC1L170_adder_eqn);

--ZC1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118
ZC1L171_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[19]) ) + ( ZC1_E_src1[19] ) + ( ZC1L159 );
ZC1L171 = CARRY(ZC1L171_adder_eqn);


--ZC1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]
--register power-up is low

ZC1_E_shift_rot_result[24] = DFFEAS(ZC1L450, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[24],  ,  , ZC1_E_new_inst);


--ZC1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121
ZC1L174_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[24]) ) + ( ZC1_E_src1[24] ) + ( ZC1L179 );
ZC1L174 = SUM(ZC1L174_adder_eqn);

--ZC1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122
ZC1L175_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[24]) ) + ( ZC1_E_src1[24] ) + ( ZC1L179 );
ZC1L175 = CARRY(ZC1L175_adder_eqn);


--ZC1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]
--register power-up is low

ZC1_E_shift_rot_result[23] = DFFEAS(ZC1L449, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[23],  ,  , ZC1_E_new_inst);


--ZC1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125
ZC1L178_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[23]) ) + ( ZC1_E_src1[23] ) + ( ZC1L183 );
ZC1L178 = SUM(ZC1L178_adder_eqn);

--ZC1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126
ZC1L179_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[23]) ) + ( ZC1_E_src1[23] ) + ( ZC1L183 );
ZC1L179 = CARRY(ZC1L179_adder_eqn);


--ZC1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]
--register power-up is low

ZC1_E_shift_rot_result[22] = DFFEAS(ZC1L448, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[22],  ,  , ZC1_E_new_inst);


--ZC1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129
ZC1L182_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[22]) ) + ( ZC1_E_src1[22] ) + ( ZC1L187 );
ZC1L182 = SUM(ZC1L182_adder_eqn);

--ZC1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130
ZC1L183_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[22]) ) + ( ZC1_E_src1[22] ) + ( ZC1L187 );
ZC1L183 = CARRY(ZC1L183_adder_eqn);


--ZC1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]
--register power-up is low

ZC1_E_shift_rot_result[21] = DFFEAS(ZC1L447, CLOCK_50, !Z1_r_sync_rst,  ,  , ZC1_E_src1[21],  ,  , ZC1_E_new_inst);


--ZC1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133
ZC1L186_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[21]) ) + ( ZC1_E_src1[21] ) + ( ZC1L167 );
ZC1L186 = SUM(ZC1L186_adder_eqn);

--ZC1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134
ZC1L187_adder_eqn = ( !ZC1_E_alu_sub $ (!ZC1_E_src2[21]) ) + ( ZC1_E_src1[21] ) + ( ZC1L167 );
ZC1L187 = CARRY(ZC1L187_adder_eqn);


--QB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
QB1_counter_comb_bita3_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( !T1_fifo_wr ) + ( QB1L11 );
QB1_counter_comb_bita3 = SUM(QB1_counter_comb_bita3_adder_eqn);

--QB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
QB1L15_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( !T1_fifo_wr ) + ( QB1L11 );
QB1L15 = CARRY(QB1L15_adder_eqn);


--QB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
QB1_counter_comb_bita0_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1_counter_comb_bita0 = SUM(QB1_counter_comb_bita0_adder_eqn);

--QB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
QB1L3_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1L3 = CARRY(QB1L3_adder_eqn);


--QB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
QB1_counter_comb_bita2_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( !T1_fifo_wr ) + ( QB1L7 );
QB1_counter_comb_bita2 = SUM(QB1_counter_comb_bita2_adder_eqn);

--QB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
QB1L11_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( !T1_fifo_wr ) + ( QB1L7 );
QB1L11 = CARRY(QB1L11_adder_eqn);


--QB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
QB1_counter_comb_bita1_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( !T1_fifo_wr ) + ( QB1L3 );
QB1_counter_comb_bita1 = SUM(QB1_counter_comb_bita1_adder_eqn);

--QB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
QB1L7_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( !T1_fifo_wr ) + ( QB1L3 );
QB1L7 = CARRY(QB1L7_adder_eqn);


--QB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
QB1_counter_comb_bita5_adder_eqn = ( QB1_counter_reg_bit[5] ) + ( !T1_fifo_wr ) + ( QB1L19 );
QB1_counter_comb_bita5 = SUM(QB1_counter_comb_bita5_adder_eqn);


--QB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
QB1_counter_comb_bita4_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( !T1_fifo_wr ) + ( QB1L15 );
QB1_counter_comb_bita4 = SUM(QB1_counter_comb_bita4_adder_eqn);

--QB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
QB1L19_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( !T1_fifo_wr ) + ( QB1L15 );
QB1L19 = CARRY(QB1L19_adder_eqn);


--SD1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]
--register power-up is low

SD1_MonDReg[22] = DFFEAS(UD1_jdo[25], CLOCK_50,  ,  , SD1L50, DE1_q_a[22],  , SD1L57, !UD1_take_action_ocimem_b);


--VD1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22]
--register power-up is low

VD1_sr[22] = DFFEAS(VD1L82, A1L44,  ,  , VD1L29,  ,  , VD1L30,  );


--HD1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]
--register power-up is low

HD1_break_readreg[20] = DFFEAS(UD1_jdo[20], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--SD1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]
--register power-up is low

SD1_MonDReg[20] = DFFEAS(UD1_jdo[23], CLOCK_50,  ,  , SD1L50, DE1_q_a[20],  , SD1L57, !UD1_take_action_ocimem_b);


--HD1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]
--register power-up is low

HD1_break_readreg[19] = DFFEAS(UD1_jdo[19], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--SD1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]
--register power-up is low

SD1_MonDReg[19] = DFFEAS(UD1_jdo[22], CLOCK_50,  ,  , SD1L50, DE1_q_a[19],  , SD1L57, !UD1_take_action_ocimem_b);


--VD1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]
--register power-up is low

VD1_sr[19] = DFFEAS(VD1L83, A1L44,  ,  , VD1L29,  ,  , VD1L30,  );


--SD1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]
--register power-up is low

SD1_MonDReg[23] = DFFEAS(UD1_jdo[26], CLOCK_50,  ,  , SD1L50, DE1_q_a[23],  , SD1L57, !UD1_take_action_ocimem_b);


--SD1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]
--register power-up is low

SD1_MonDReg[12] = DFFEAS(UD1_jdo[15], CLOCK_50,  ,  , SD1L50, DE1_q_a[12],  , SD1L57, !UD1_take_action_ocimem_b);


--SD1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]
--register power-up is low

SD1_MonDReg[13] = DFFEAS(UD1_jdo[16], CLOCK_50,  ,  , SD1L50, DE1_q_a[13],  , SD1L57, !UD1_take_action_ocimem_b);


--SD1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]
--register power-up is low

SD1_MonDReg[15] = DFFEAS(UD1_jdo[18], CLOCK_50,  ,  , SD1L50, DE1_q_a[15],  , SD1L57, !UD1_take_action_ocimem_b);


--DE1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[27]_PORT_A_data_in = SD1L160;
DE1_q_a[27]_PORT_A_data_in_reg = DFFE(DE1_q_a[27]_PORT_A_data_in, DE1_q_a[27]_clock_0, , , DE1_q_a[27]_clock_enable_0);
DE1_q_a[27]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[27]_PORT_A_address_reg = DFFE(DE1_q_a[27]_PORT_A_address, DE1_q_a[27]_clock_0, , , DE1_q_a[27]_clock_enable_0);
DE1_q_a[27]_PORT_A_write_enable = SD1L165;
DE1_q_a[27]_PORT_A_write_enable_reg = DFFE(DE1_q_a[27]_PORT_A_write_enable, DE1_q_a[27]_clock_0, , , DE1_q_a[27]_clock_enable_0);
DE1_q_a[27]_PORT_A_read_enable = !SD1L165;
DE1_q_a[27]_PORT_A_read_enable_reg = DFFE(DE1_q_a[27]_PORT_A_read_enable, DE1_q_a[27]_clock_0, , , DE1_q_a[27]_clock_enable_0);
DE1_q_a[27]_PORT_A_byte_mask = SD1L131;
DE1_q_a[27]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[27]_PORT_A_byte_mask, DE1_q_a[27]_clock_0, , , DE1_q_a[27]_clock_enable_0);
DE1_q_a[27]_clock_0 = CLOCK_50;
DE1_q_a[27]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[27]_PORT_A_data_out = MEMORY(DE1_q_a[27]_PORT_A_data_in_reg, , DE1_q_a[27]_PORT_A_address_reg, , DE1_q_a[27]_PORT_A_write_enable_reg, DE1_q_a[27]_PORT_A_read_enable_reg, , , DE1_q_a[27]_PORT_A_byte_mask_reg, , DE1_q_a[27]_clock_0, , DE1_q_a[27]_clock_enable_0, , , , , );
DE1_q_a[27] = DE1_q_a[27]_PORT_A_data_out[0];


--DE1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[28]_PORT_A_data_in = SD1L161;
DE1_q_a[28]_PORT_A_data_in_reg = DFFE(DE1_q_a[28]_PORT_A_data_in, DE1_q_a[28]_clock_0, , , DE1_q_a[28]_clock_enable_0);
DE1_q_a[28]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[28]_PORT_A_address_reg = DFFE(DE1_q_a[28]_PORT_A_address, DE1_q_a[28]_clock_0, , , DE1_q_a[28]_clock_enable_0);
DE1_q_a[28]_PORT_A_write_enable = SD1L165;
DE1_q_a[28]_PORT_A_write_enable_reg = DFFE(DE1_q_a[28]_PORT_A_write_enable, DE1_q_a[28]_clock_0, , , DE1_q_a[28]_clock_enable_0);
DE1_q_a[28]_PORT_A_read_enable = !SD1L165;
DE1_q_a[28]_PORT_A_read_enable_reg = DFFE(DE1_q_a[28]_PORT_A_read_enable, DE1_q_a[28]_clock_0, , , DE1_q_a[28]_clock_enable_0);
DE1_q_a[28]_PORT_A_byte_mask = SD1L131;
DE1_q_a[28]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[28]_PORT_A_byte_mask, DE1_q_a[28]_clock_0, , , DE1_q_a[28]_clock_enable_0);
DE1_q_a[28]_clock_0 = CLOCK_50;
DE1_q_a[28]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[28]_PORT_A_data_out = MEMORY(DE1_q_a[28]_PORT_A_data_in_reg, , DE1_q_a[28]_PORT_A_address_reg, , DE1_q_a[28]_PORT_A_write_enable_reg, DE1_q_a[28]_PORT_A_read_enable_reg, , , DE1_q_a[28]_PORT_A_byte_mask_reg, , DE1_q_a[28]_clock_0, , DE1_q_a[28]_clock_enable_0, , , , , );
DE1_q_a[28] = DE1_q_a[28]_PORT_A_data_out[0];


--DE1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[29]_PORT_A_data_in = SD1L162;
DE1_q_a[29]_PORT_A_data_in_reg = DFFE(DE1_q_a[29]_PORT_A_data_in, DE1_q_a[29]_clock_0, , , DE1_q_a[29]_clock_enable_0);
DE1_q_a[29]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[29]_PORT_A_address_reg = DFFE(DE1_q_a[29]_PORT_A_address, DE1_q_a[29]_clock_0, , , DE1_q_a[29]_clock_enable_0);
DE1_q_a[29]_PORT_A_write_enable = SD1L165;
DE1_q_a[29]_PORT_A_write_enable_reg = DFFE(DE1_q_a[29]_PORT_A_write_enable, DE1_q_a[29]_clock_0, , , DE1_q_a[29]_clock_enable_0);
DE1_q_a[29]_PORT_A_read_enable = !SD1L165;
DE1_q_a[29]_PORT_A_read_enable_reg = DFFE(DE1_q_a[29]_PORT_A_read_enable, DE1_q_a[29]_clock_0, , , DE1_q_a[29]_clock_enable_0);
DE1_q_a[29]_PORT_A_byte_mask = SD1L131;
DE1_q_a[29]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[29]_PORT_A_byte_mask, DE1_q_a[29]_clock_0, , , DE1_q_a[29]_clock_enable_0);
DE1_q_a[29]_clock_0 = CLOCK_50;
DE1_q_a[29]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[29]_PORT_A_data_out = MEMORY(DE1_q_a[29]_PORT_A_data_in_reg, , DE1_q_a[29]_PORT_A_address_reg, , DE1_q_a[29]_PORT_A_write_enable_reg, DE1_q_a[29]_PORT_A_read_enable_reg, , , DE1_q_a[29]_PORT_A_byte_mask_reg, , DE1_q_a[29]_clock_0, , DE1_q_a[29]_clock_enable_0, , , , , );
DE1_q_a[29] = DE1_q_a[29]_PORT_A_data_out[0];


--DE1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[30]_PORT_A_data_in = SD1L163;
DE1_q_a[30]_PORT_A_data_in_reg = DFFE(DE1_q_a[30]_PORT_A_data_in, DE1_q_a[30]_clock_0, , , DE1_q_a[30]_clock_enable_0);
DE1_q_a[30]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[30]_PORT_A_address_reg = DFFE(DE1_q_a[30]_PORT_A_address, DE1_q_a[30]_clock_0, , , DE1_q_a[30]_clock_enable_0);
DE1_q_a[30]_PORT_A_write_enable = SD1L165;
DE1_q_a[30]_PORT_A_write_enable_reg = DFFE(DE1_q_a[30]_PORT_A_write_enable, DE1_q_a[30]_clock_0, , , DE1_q_a[30]_clock_enable_0);
DE1_q_a[30]_PORT_A_read_enable = !SD1L165;
DE1_q_a[30]_PORT_A_read_enable_reg = DFFE(DE1_q_a[30]_PORT_A_read_enable, DE1_q_a[30]_clock_0, , , DE1_q_a[30]_clock_enable_0);
DE1_q_a[30]_PORT_A_byte_mask = SD1L131;
DE1_q_a[30]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[30]_PORT_A_byte_mask, DE1_q_a[30]_clock_0, , , DE1_q_a[30]_clock_enable_0);
DE1_q_a[30]_clock_0 = CLOCK_50;
DE1_q_a[30]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[30]_PORT_A_data_out = MEMORY(DE1_q_a[30]_PORT_A_data_in_reg, , DE1_q_a[30]_PORT_A_address_reg, , DE1_q_a[30]_PORT_A_write_enable_reg, DE1_q_a[30]_PORT_A_read_enable_reg, , , DE1_q_a[30]_PORT_A_byte_mask_reg, , DE1_q_a[30]_clock_0, , DE1_q_a[30]_clock_enable_0, , , , , );
DE1_q_a[30] = DE1_q_a[30]_PORT_A_data_out[0];


--DE1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DE1_q_a[31]_PORT_A_data_in = SD1L164;
DE1_q_a[31]_PORT_A_data_in_reg = DFFE(DE1_q_a[31]_PORT_A_data_in, DE1_q_a[31]_clock_0, , , DE1_q_a[31]_clock_enable_0);
DE1_q_a[31]_PORT_A_address = BUS(SD1L120, SD1L121, SD1L122, SD1L123, SD1L124, SD1L125, SD1L126, SD1L127);
DE1_q_a[31]_PORT_A_address_reg = DFFE(DE1_q_a[31]_PORT_A_address, DE1_q_a[31]_clock_0, , , DE1_q_a[31]_clock_enable_0);
DE1_q_a[31]_PORT_A_write_enable = SD1L165;
DE1_q_a[31]_PORT_A_write_enable_reg = DFFE(DE1_q_a[31]_PORT_A_write_enable, DE1_q_a[31]_clock_0, , , DE1_q_a[31]_clock_enable_0);
DE1_q_a[31]_PORT_A_read_enable = !SD1L165;
DE1_q_a[31]_PORT_A_read_enable_reg = DFFE(DE1_q_a[31]_PORT_A_read_enable, DE1_q_a[31]_clock_0, , , DE1_q_a[31]_clock_enable_0);
DE1_q_a[31]_PORT_A_byte_mask = SD1L131;
DE1_q_a[31]_PORT_A_byte_mask_reg = DFFE(DE1_q_a[31]_PORT_A_byte_mask, DE1_q_a[31]_clock_0, , , DE1_q_a[31]_clock_enable_0);
DE1_q_a[31]_clock_0 = CLOCK_50;
DE1_q_a[31]_clock_enable_0 = SD1_ociram_reset_req;
DE1_q_a[31]_PORT_A_data_out = MEMORY(DE1_q_a[31]_PORT_A_data_in_reg, , DE1_q_a[31]_PORT_A_address_reg, , DE1_q_a[31]_PORT_A_write_enable_reg, DE1_q_a[31]_PORT_A_read_enable_reg, , , DE1_q_a[31]_PORT_A_byte_mask_reg, , DE1_q_a[31]_clock_0, , DE1_q_a[31]_clock_enable_0, , , , , );
DE1_q_a[31] = DE1_q_a[31]_PORT_A_data_out[0];


--T1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5
T1L34_adder_eqn = ( !MB1_b_full ) + ( VCC ) + ( T1L39 );
T1L34 = SUM(T1L34_adder_eqn);


--CB1_ram_block1a22 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a22
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a22_PORT_A_data_in = ZC1_d_writedata[22];
CB1_ram_block1a22_PORT_A_data_in_reg = DFFE(CB1_ram_block1a22_PORT_A_data_in, CB1_ram_block1a22_clock_0, , , );
CB1_ram_block1a22_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a22_PORT_A_address_reg = DFFE(CB1_ram_block1a22_PORT_A_address, CB1_ram_block1a22_clock_0, , , );
CB1_ram_block1a22_PORT_A_write_enable = R1L2;
CB1_ram_block1a22_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a22_PORT_A_write_enable, CB1_ram_block1a22_clock_0, , , );
CB1_ram_block1a22_PORT_A_read_enable = VCC;
CB1_ram_block1a22_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a22_PORT_A_read_enable, CB1_ram_block1a22_clock_0, , , );
CB1_ram_block1a22_clock_0 = CLOCK_50;
CB1_ram_block1a22_PORT_A_data_out = MEMORY(CB1_ram_block1a22_PORT_A_data_in_reg, , CB1_ram_block1a22_PORT_A_address_reg, , CB1_ram_block1a22_PORT_A_write_enable_reg, CB1_ram_block1a22_PORT_A_read_enable_reg, , , , , CB1_ram_block1a22_clock_0, , , , , , , );
CB1_ram_block1a22 = CB1_ram_block1a22_PORT_A_data_out[0];


--T1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9
T1L38_adder_eqn = ( !QB1_counter_reg_bit[5] ) + ( GND ) + ( T1L43 );
T1L38 = SUM(T1L38_adder_eqn);

--T1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10
T1L39_adder_eqn = ( !QB1_counter_reg_bit[5] ) + ( GND ) + ( T1L43 );
T1L39 = CARRY(T1L39_adder_eqn);


--CB1_ram_block1a21 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a21
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a21_PORT_A_data_in = ZC1_d_writedata[21];
CB1_ram_block1a21_PORT_A_data_in_reg = DFFE(CB1_ram_block1a21_PORT_A_data_in, CB1_ram_block1a21_clock_0, , , );
CB1_ram_block1a21_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a21_PORT_A_address_reg = DFFE(CB1_ram_block1a21_PORT_A_address, CB1_ram_block1a21_clock_0, , , );
CB1_ram_block1a21_PORT_A_write_enable = R1L2;
CB1_ram_block1a21_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a21_PORT_A_write_enable, CB1_ram_block1a21_clock_0, , , );
CB1_ram_block1a21_PORT_A_read_enable = VCC;
CB1_ram_block1a21_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a21_PORT_A_read_enable, CB1_ram_block1a21_clock_0, , , );
CB1_ram_block1a21_clock_0 = CLOCK_50;
CB1_ram_block1a21_PORT_A_data_out = MEMORY(CB1_ram_block1a21_PORT_A_data_in_reg, , CB1_ram_block1a21_PORT_A_address_reg, , CB1_ram_block1a21_PORT_A_write_enable_reg, CB1_ram_block1a21_PORT_A_read_enable_reg, , , , , CB1_ram_block1a21_clock_0, , , , , , , );
CB1_ram_block1a21 = CB1_ram_block1a21_PORT_A_data_out[0];


--SD1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]
--register power-up is low

SD1_MonDReg[17] = DFFEAS(UD1_jdo[20], CLOCK_50,  ,  , SD1L50, DE1_q_a[17],  , SD1L57, !UD1_take_action_ocimem_b);


--T1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13
T1L42_adder_eqn = ( !QB1_counter_reg_bit[4] ) + ( GND ) + ( T1L47 );
T1L42 = SUM(T1L42_adder_eqn);

--T1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14
T1L43_adder_eqn = ( !QB1_counter_reg_bit[4] ) + ( GND ) + ( T1L47 );
T1L43 = CARRY(T1L43_adder_eqn);


--CB1_ram_block1a20 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a20
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a20_PORT_A_data_in = ZC1_d_writedata[20];
CB1_ram_block1a20_PORT_A_data_in_reg = DFFE(CB1_ram_block1a20_PORT_A_data_in, CB1_ram_block1a20_clock_0, , , );
CB1_ram_block1a20_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a20_PORT_A_address_reg = DFFE(CB1_ram_block1a20_PORT_A_address, CB1_ram_block1a20_clock_0, , , );
CB1_ram_block1a20_PORT_A_write_enable = R1L2;
CB1_ram_block1a20_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a20_PORT_A_write_enable, CB1_ram_block1a20_clock_0, , , );
CB1_ram_block1a20_PORT_A_read_enable = VCC;
CB1_ram_block1a20_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a20_PORT_A_read_enable, CB1_ram_block1a20_clock_0, , , );
CB1_ram_block1a20_clock_0 = CLOCK_50;
CB1_ram_block1a20_PORT_A_data_out = MEMORY(CB1_ram_block1a20_PORT_A_data_in_reg, , CB1_ram_block1a20_PORT_A_address_reg, , CB1_ram_block1a20_PORT_A_write_enable_reg, CB1_ram_block1a20_PORT_A_read_enable_reg, , , , , CB1_ram_block1a20_clock_0, , , , , , , );
CB1_ram_block1a20 = CB1_ram_block1a20_PORT_A_data_out[0];


--T1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17
T1L46_adder_eqn = ( !QB1_counter_reg_bit[3] ) + ( GND ) + ( T1L51 );
T1L46 = SUM(T1L46_adder_eqn);

--T1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18
T1L47_adder_eqn = ( !QB1_counter_reg_bit[3] ) + ( GND ) + ( T1L51 );
T1L47 = CARRY(T1L47_adder_eqn);


--CB1_ram_block1a19 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a19
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a19_PORT_A_data_in = ZC1_d_writedata[19];
CB1_ram_block1a19_PORT_A_data_in_reg = DFFE(CB1_ram_block1a19_PORT_A_data_in, CB1_ram_block1a19_clock_0, , , );
CB1_ram_block1a19_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a19_PORT_A_address_reg = DFFE(CB1_ram_block1a19_PORT_A_address, CB1_ram_block1a19_clock_0, , , );
CB1_ram_block1a19_PORT_A_write_enable = R1L2;
CB1_ram_block1a19_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a19_PORT_A_write_enable, CB1_ram_block1a19_clock_0, , , );
CB1_ram_block1a19_PORT_A_read_enable = VCC;
CB1_ram_block1a19_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a19_PORT_A_read_enable, CB1_ram_block1a19_clock_0, , , );
CB1_ram_block1a19_clock_0 = CLOCK_50;
CB1_ram_block1a19_PORT_A_data_out = MEMORY(CB1_ram_block1a19_PORT_A_data_in_reg, , CB1_ram_block1a19_PORT_A_address_reg, , CB1_ram_block1a19_PORT_A_write_enable_reg, CB1_ram_block1a19_PORT_A_read_enable_reg, , , , , CB1_ram_block1a19_clock_0, , , , , , , );
CB1_ram_block1a19 = CB1_ram_block1a19_PORT_A_data_out[0];


--T1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21
T1L50_adder_eqn = ( !QB1_counter_reg_bit[2] ) + ( GND ) + ( T1L55 );
T1L50 = SUM(T1L50_adder_eqn);

--T1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~22
T1L51_adder_eqn = ( !QB1_counter_reg_bit[2] ) + ( GND ) + ( T1L55 );
T1L51 = CARRY(T1L51_adder_eqn);


--CB1_ram_block1a18 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a18
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a18_PORT_A_data_in = ZC1_d_writedata[18];
CB1_ram_block1a18_PORT_A_data_in_reg = DFFE(CB1_ram_block1a18_PORT_A_data_in, CB1_ram_block1a18_clock_0, , , );
CB1_ram_block1a18_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a18_PORT_A_address_reg = DFFE(CB1_ram_block1a18_PORT_A_address, CB1_ram_block1a18_clock_0, , , );
CB1_ram_block1a18_PORT_A_write_enable = R1L2;
CB1_ram_block1a18_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a18_PORT_A_write_enable, CB1_ram_block1a18_clock_0, , , );
CB1_ram_block1a18_PORT_A_read_enable = VCC;
CB1_ram_block1a18_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a18_PORT_A_read_enable, CB1_ram_block1a18_clock_0, , , );
CB1_ram_block1a18_clock_0 = CLOCK_50;
CB1_ram_block1a18_PORT_A_data_out = MEMORY(CB1_ram_block1a18_PORT_A_data_in_reg, , CB1_ram_block1a18_PORT_A_address_reg, , CB1_ram_block1a18_PORT_A_write_enable_reg, CB1_ram_block1a18_PORT_A_read_enable_reg, , , , , CB1_ram_block1a18_clock_0, , , , , , , );
CB1_ram_block1a18 = CB1_ram_block1a18_PORT_A_data_out[0];


--T1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25
T1L54_adder_eqn = ( !QB1_counter_reg_bit[1] ) + ( GND ) + ( T1L31 );
T1L54 = SUM(T1L54_adder_eqn);

--T1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~26
T1L55_adder_eqn = ( !QB1_counter_reg_bit[1] ) + ( GND ) + ( T1L31 );
T1L55 = CARRY(T1L55_adder_eqn);


--CB1_ram_block1a17 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a17
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a17_PORT_A_data_in = ZC1_d_writedata[17];
CB1_ram_block1a17_PORT_A_data_in_reg = DFFE(CB1_ram_block1a17_PORT_A_data_in, CB1_ram_block1a17_clock_0, , , );
CB1_ram_block1a17_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a17_PORT_A_address_reg = DFFE(CB1_ram_block1a17_PORT_A_address, CB1_ram_block1a17_clock_0, , , );
CB1_ram_block1a17_PORT_A_write_enable = R1L2;
CB1_ram_block1a17_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a17_PORT_A_write_enable, CB1_ram_block1a17_clock_0, , , );
CB1_ram_block1a17_PORT_A_read_enable = VCC;
CB1_ram_block1a17_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a17_PORT_A_read_enable, CB1_ram_block1a17_clock_0, , , );
CB1_ram_block1a17_clock_0 = CLOCK_50;
CB1_ram_block1a17_PORT_A_data_out = MEMORY(CB1_ram_block1a17_PORT_A_data_in_reg, , CB1_ram_block1a17_PORT_A_address_reg, , CB1_ram_block1a17_PORT_A_write_enable_reg, CB1_ram_block1a17_PORT_A_read_enable_reg, , , , , CB1_ram_block1a17_clock_0, , , , , , , );
CB1_ram_block1a17 = CB1_ram_block1a17_PORT_A_data_out[0];


--SD1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]
--register power-up is low

SD1_MonDReg[6] = DFFEAS(UD1_jdo[9], CLOCK_50,  ,  , SD1L50, DE1_q_a[6],  , SD1L57, !UD1_take_action_ocimem_b);


--SD1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]
--register power-up is low

SD1_MonDReg[7] = DFFEAS(UD1_jdo[10], CLOCK_50,  ,  , SD1L50, DE1_q_a[7],  , SD1L57, !UD1_take_action_ocimem_b);


--HD1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]
--register power-up is low

HD1_break_readreg[17] = DFFEAS(UD1_jdo[17], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--DB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]
--register power-up is low

DB1_td_shift[8] = AMPP_FUNCTION(A1L18, DB1L79, !A1L10, !A1L16, DB1L57);


--CB1_ram_block1a23 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a23
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a23_PORT_A_data_in = ZC1_d_writedata[23];
CB1_ram_block1a23_PORT_A_data_in_reg = DFFE(CB1_ram_block1a23_PORT_A_data_in, CB1_ram_block1a23_clock_0, , , );
CB1_ram_block1a23_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a23_PORT_A_address_reg = DFFE(CB1_ram_block1a23_PORT_A_address, CB1_ram_block1a23_clock_0, , , );
CB1_ram_block1a23_PORT_A_write_enable = R1L2;
CB1_ram_block1a23_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a23_PORT_A_write_enable, CB1_ram_block1a23_clock_0, , , );
CB1_ram_block1a23_PORT_A_read_enable = VCC;
CB1_ram_block1a23_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a23_PORT_A_read_enable, CB1_ram_block1a23_clock_0, , , );
CB1_ram_block1a23_clock_0 = CLOCK_50;
CB1_ram_block1a23_PORT_A_data_out = MEMORY(CB1_ram_block1a23_PORT_A_data_in_reg, , CB1_ram_block1a23_PORT_A_address_reg, , CB1_ram_block1a23_PORT_A_write_enable_reg, CB1_ram_block1a23_PORT_A_read_enable_reg, , , , , CB1_ram_block1a23_clock_0, , , , , , , );
CB1_ram_block1a23 = CB1_ram_block1a23_PORT_A_data_out[0];


--NB1_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[2]_PORT_A_data_in = ZC1_d_writedata[2];
NB1_q_b[2]_PORT_A_data_in_reg = DFFE(NB1_q_b[2]_PORT_A_data_in, NB1_q_b[2]_clock_0, , , );
NB1_q_b[2]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[2]_PORT_A_address_reg = DFFE(NB1_q_b[2]_PORT_A_address, NB1_q_b[2]_clock_0, , , );
NB1_q_b[2]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[2]_PORT_B_address_reg = DFFE(NB1_q_b[2]_PORT_B_address, NB1_q_b[2]_clock_1, , , NB1_q_b[2]_clock_enable_1);
NB1_q_b[2]_PORT_A_write_enable = T1_fifo_wr;
NB1_q_b[2]_PORT_A_write_enable_reg = DFFE(NB1_q_b[2]_PORT_A_write_enable, NB1_q_b[2]_clock_0, , , );
NB1_q_b[2]_PORT_B_read_enable = VCC;
NB1_q_b[2]_PORT_B_read_enable_reg = DFFE(NB1_q_b[2]_PORT_B_read_enable, NB1_q_b[2]_clock_1, , , NB1_q_b[2]_clock_enable_1);
NB1_q_b[2]_clock_0 = CLOCK_50;
NB1_q_b[2]_clock_1 = CLOCK_50;
NB1_q_b[2]_clock_enable_0 = T1_fifo_wr;
NB1_q_b[2]_clock_enable_1 = T1L82;
NB1_q_b[2]_PORT_B_data_out = MEMORY(NB1_q_b[2]_PORT_A_data_in_reg, , NB1_q_b[2]_PORT_A_address_reg, NB1_q_b[2]_PORT_B_address_reg, NB1_q_b[2]_PORT_A_write_enable_reg, , , NB1_q_b[2]_PORT_B_read_enable_reg, , , NB1_q_b[2]_clock_0, NB1_q_b[2]_clock_1, NB1_q_b[2]_clock_enable_0, NB1_q_b[2]_clock_enable_1, , , , );
NB1_q_b[2] = NB1_q_b[2]_PORT_B_data_out[0];


--DB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]
--register power-up is low

DB1_count[4] = AMPP_FUNCTION(A1L18, DB1_count[3], !A1L10, !A1L16, DB1L57);


--HD1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]
--register power-up is low

HD1_break_readreg[5] = DFFEAS(UD1_jdo[5], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--HD1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]
--register power-up is low

HD1_break_readreg[28] = DFFEAS(UD1_jdo[28], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--SD1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]
--register power-up is low

SD1_MonDReg[28] = DFFEAS(UD1_jdo[31], CLOCK_50,  ,  , SD1L50, DE1_q_a[28],  , SD1L57, !UD1_take_action_ocimem_b);


--HD1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]
--register power-up is low

HD1_break_readreg[29] = DFFEAS(UD1_jdo[29], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--SD1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]
--register power-up is low

SD1_MonDReg[30] = DFFEAS(UD1_jdo[33], CLOCK_50,  ,  , SD1L50, DE1_q_a[30],  , SD1L57, !UD1_take_action_ocimem_b);


--HD1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]
--register power-up is low

HD1_break_readreg[30] = DFFEAS(UD1_jdo[30], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--HD1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]
--register power-up is low

HD1_break_readreg[31] = DFFEAS(UD1_jdo[31], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--SD1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]
--register power-up is low

SD1_MonDReg[31] = DFFEAS(UD1_jdo[34], CLOCK_50,  ,  , SD1L50, DE1_q_a[31],  , SD1L57, !UD1_take_action_ocimem_b);


--SD1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]
--register power-up is low

SD1_MonDReg[21] = DFFEAS(UD1_jdo[24], CLOCK_50,  ,  , SD1L50, DE1_q_a[21],  , SD1L57, !UD1_take_action_ocimem_b);


--CB1_ram_block1a24 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a24
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a24_PORT_A_data_in = ZC1_d_writedata[24];
CB1_ram_block1a24_PORT_A_data_in_reg = DFFE(CB1_ram_block1a24_PORT_A_data_in, CB1_ram_block1a24_clock_0, , , );
CB1_ram_block1a24_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a24_PORT_A_address_reg = DFFE(CB1_ram_block1a24_PORT_A_address, CB1_ram_block1a24_clock_0, , , );
CB1_ram_block1a24_PORT_A_write_enable = R1L2;
CB1_ram_block1a24_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a24_PORT_A_write_enable, CB1_ram_block1a24_clock_0, , , );
CB1_ram_block1a24_PORT_A_read_enable = VCC;
CB1_ram_block1a24_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a24_PORT_A_read_enable, CB1_ram_block1a24_clock_0, , , );
CB1_ram_block1a24_clock_0 = CLOCK_50;
CB1_ram_block1a24_PORT_A_data_out = MEMORY(CB1_ram_block1a24_PORT_A_data_in_reg, , CB1_ram_block1a24_PORT_A_address_reg, , CB1_ram_block1a24_PORT_A_write_enable_reg, CB1_ram_block1a24_PORT_A_read_enable_reg, , , , , CB1_ram_block1a24_clock_0, , , , , , , );
CB1_ram_block1a24 = CB1_ram_block1a24_PORT_A_data_out[0];


--CB1_ram_block1a27 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a27
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a27_PORT_A_data_in = ZC1_d_writedata[27];
CB1_ram_block1a27_PORT_A_data_in_reg = DFFE(CB1_ram_block1a27_PORT_A_data_in, CB1_ram_block1a27_clock_0, , , );
CB1_ram_block1a27_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a27_PORT_A_address_reg = DFFE(CB1_ram_block1a27_PORT_A_address, CB1_ram_block1a27_clock_0, , , );
CB1_ram_block1a27_PORT_A_write_enable = R1L2;
CB1_ram_block1a27_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a27_PORT_A_write_enable, CB1_ram_block1a27_clock_0, , , );
CB1_ram_block1a27_PORT_A_read_enable = VCC;
CB1_ram_block1a27_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a27_PORT_A_read_enable, CB1_ram_block1a27_clock_0, , , );
CB1_ram_block1a27_clock_0 = CLOCK_50;
CB1_ram_block1a27_PORT_A_data_out = MEMORY(CB1_ram_block1a27_PORT_A_data_in_reg, , CB1_ram_block1a27_PORT_A_address_reg, , CB1_ram_block1a27_PORT_A_write_enable_reg, CB1_ram_block1a27_PORT_A_read_enable_reg, , , , , CB1_ram_block1a27_clock_0, , , , , , , );
CB1_ram_block1a27 = CB1_ram_block1a27_PORT_A_data_out[0];


--CB1_ram_block1a26 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a26
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a26_PORT_A_data_in = ZC1_d_writedata[26];
CB1_ram_block1a26_PORT_A_data_in_reg = DFFE(CB1_ram_block1a26_PORT_A_data_in, CB1_ram_block1a26_clock_0, , , );
CB1_ram_block1a26_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a26_PORT_A_address_reg = DFFE(CB1_ram_block1a26_PORT_A_address, CB1_ram_block1a26_clock_0, , , );
CB1_ram_block1a26_PORT_A_write_enable = R1L2;
CB1_ram_block1a26_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a26_PORT_A_write_enable, CB1_ram_block1a26_clock_0, , , );
CB1_ram_block1a26_PORT_A_read_enable = VCC;
CB1_ram_block1a26_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a26_PORT_A_read_enable, CB1_ram_block1a26_clock_0, , , );
CB1_ram_block1a26_clock_0 = CLOCK_50;
CB1_ram_block1a26_PORT_A_data_out = MEMORY(CB1_ram_block1a26_PORT_A_data_in_reg, , CB1_ram_block1a26_PORT_A_address_reg, , CB1_ram_block1a26_PORT_A_write_enable_reg, CB1_ram_block1a26_PORT_A_read_enable_reg, , , , , CB1_ram_block1a26_clock_0, , , , , , , );
CB1_ram_block1a26 = CB1_ram_block1a26_PORT_A_data_out[0];


--CB1_ram_block1a25 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a25
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a25_PORT_A_data_in = ZC1_d_writedata[25];
CB1_ram_block1a25_PORT_A_data_in_reg = DFFE(CB1_ram_block1a25_PORT_A_data_in, CB1_ram_block1a25_clock_0, , , );
CB1_ram_block1a25_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a25_PORT_A_address_reg = DFFE(CB1_ram_block1a25_PORT_A_address, CB1_ram_block1a25_clock_0, , , );
CB1_ram_block1a25_PORT_A_write_enable = R1L2;
CB1_ram_block1a25_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a25_PORT_A_write_enable, CB1_ram_block1a25_clock_0, , , );
CB1_ram_block1a25_PORT_A_read_enable = VCC;
CB1_ram_block1a25_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a25_PORT_A_read_enable, CB1_ram_block1a25_clock_0, , , );
CB1_ram_block1a25_clock_0 = CLOCK_50;
CB1_ram_block1a25_PORT_A_data_out = MEMORY(CB1_ram_block1a25_PORT_A_data_in_reg, , CB1_ram_block1a25_PORT_A_address_reg, , CB1_ram_block1a25_PORT_A_write_enable_reg, CB1_ram_block1a25_PORT_A_read_enable_reg, , , , , CB1_ram_block1a25_clock_0, , , , , , , );
CB1_ram_block1a25 = CB1_ram_block1a25_PORT_A_data_out[0];


--CB1_ram_block1a31 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a31
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a31_PORT_A_data_in = ZC1_d_writedata[31];
CB1_ram_block1a31_PORT_A_data_in_reg = DFFE(CB1_ram_block1a31_PORT_A_data_in, CB1_ram_block1a31_clock_0, , , );
CB1_ram_block1a31_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a31_PORT_A_address_reg = DFFE(CB1_ram_block1a31_PORT_A_address, CB1_ram_block1a31_clock_0, , , );
CB1_ram_block1a31_PORT_A_write_enable = R1L2;
CB1_ram_block1a31_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a31_PORT_A_write_enable, CB1_ram_block1a31_clock_0, , , );
CB1_ram_block1a31_PORT_A_read_enable = VCC;
CB1_ram_block1a31_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a31_PORT_A_read_enable, CB1_ram_block1a31_clock_0, , , );
CB1_ram_block1a31_clock_0 = CLOCK_50;
CB1_ram_block1a31_PORT_A_data_out = MEMORY(CB1_ram_block1a31_PORT_A_data_in_reg, , CB1_ram_block1a31_PORT_A_address_reg, , CB1_ram_block1a31_PORT_A_write_enable_reg, CB1_ram_block1a31_PORT_A_read_enable_reg, , , , , CB1_ram_block1a31_clock_0, , , , , , , );
CB1_ram_block1a31 = CB1_ram_block1a31_PORT_A_data_out[0];


--CB1_ram_block1a30 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a30
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a30_PORT_A_data_in = ZC1_d_writedata[30];
CB1_ram_block1a30_PORT_A_data_in_reg = DFFE(CB1_ram_block1a30_PORT_A_data_in, CB1_ram_block1a30_clock_0, , , );
CB1_ram_block1a30_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a30_PORT_A_address_reg = DFFE(CB1_ram_block1a30_PORT_A_address, CB1_ram_block1a30_clock_0, , , );
CB1_ram_block1a30_PORT_A_write_enable = R1L2;
CB1_ram_block1a30_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a30_PORT_A_write_enable, CB1_ram_block1a30_clock_0, , , );
CB1_ram_block1a30_PORT_A_read_enable = VCC;
CB1_ram_block1a30_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a30_PORT_A_read_enable, CB1_ram_block1a30_clock_0, , , );
CB1_ram_block1a30_clock_0 = CLOCK_50;
CB1_ram_block1a30_PORT_A_data_out = MEMORY(CB1_ram_block1a30_PORT_A_data_in_reg, , CB1_ram_block1a30_PORT_A_address_reg, , CB1_ram_block1a30_PORT_A_write_enable_reg, CB1_ram_block1a30_PORT_A_read_enable_reg, , , , , CB1_ram_block1a30_clock_0, , , , , , , );
CB1_ram_block1a30 = CB1_ram_block1a30_PORT_A_data_out[0];


--CB1_ram_block1a29 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a29
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a29_PORT_A_data_in = ZC1_d_writedata[29];
CB1_ram_block1a29_PORT_A_data_in_reg = DFFE(CB1_ram_block1a29_PORT_A_data_in, CB1_ram_block1a29_clock_0, , , );
CB1_ram_block1a29_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a29_PORT_A_address_reg = DFFE(CB1_ram_block1a29_PORT_A_address, CB1_ram_block1a29_clock_0, , , );
CB1_ram_block1a29_PORT_A_write_enable = R1L2;
CB1_ram_block1a29_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a29_PORT_A_write_enable, CB1_ram_block1a29_clock_0, , , );
CB1_ram_block1a29_PORT_A_read_enable = VCC;
CB1_ram_block1a29_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a29_PORT_A_read_enable, CB1_ram_block1a29_clock_0, , , );
CB1_ram_block1a29_clock_0 = CLOCK_50;
CB1_ram_block1a29_PORT_A_data_out = MEMORY(CB1_ram_block1a29_PORT_A_data_in_reg, , CB1_ram_block1a29_PORT_A_address_reg, , CB1_ram_block1a29_PORT_A_write_enable_reg, CB1_ram_block1a29_PORT_A_read_enable_reg, , , , , CB1_ram_block1a29_clock_0, , , , , , , );
CB1_ram_block1a29 = CB1_ram_block1a29_PORT_A_data_out[0];


--CB1_ram_block1a28 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a28
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
CB1_ram_block1a28_PORT_A_data_in = ZC1_d_writedata[28];
CB1_ram_block1a28_PORT_A_data_in_reg = DFFE(CB1_ram_block1a28_PORT_A_data_in, CB1_ram_block1a28_clock_0, , , );
CB1_ram_block1a28_PORT_A_address = BUS(ZC1_W_alu_result[2], ZC1_W_alu_result[3], ZC1_W_alu_result[4], ZC1_W_alu_result[5], ZC1_W_alu_result[6], ZC1_W_alu_result[7], ZC1_W_alu_result[8], ZC1_W_alu_result[9], ZC1_W_alu_result[10], ZC1_W_alu_result[11], ZC1_W_alu_result[12], ZC1_W_alu_result[13]);
CB1_ram_block1a28_PORT_A_address_reg = DFFE(CB1_ram_block1a28_PORT_A_address, CB1_ram_block1a28_clock_0, , , );
CB1_ram_block1a28_PORT_A_write_enable = R1L2;
CB1_ram_block1a28_PORT_A_write_enable_reg = DFFE(CB1_ram_block1a28_PORT_A_write_enable, CB1_ram_block1a28_clock_0, , , );
CB1_ram_block1a28_PORT_A_read_enable = VCC;
CB1_ram_block1a28_PORT_A_read_enable_reg = DFFE(CB1_ram_block1a28_PORT_A_read_enable, CB1_ram_block1a28_clock_0, , , );
CB1_ram_block1a28_clock_0 = CLOCK_50;
CB1_ram_block1a28_PORT_A_data_out = MEMORY(CB1_ram_block1a28_PORT_A_data_in_reg, , CB1_ram_block1a28_PORT_A_address_reg, , CB1_ram_block1a28_PORT_A_write_enable_reg, CB1_ram_block1a28_PORT_A_read_enable_reg, , , , , CB1_ram_block1a28_clock_0, , , , , , , );
CB1_ram_block1a28 = CB1_ram_block1a28_PORT_A_data_out[0];


--VD1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]
--register power-up is low

VD1_sr[23] = DFFEAS(VD1L86, A1L44,  ,  , VD1L29,  ,  , VD1L30,  );


--HD1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]
--register power-up is low

HD1_break_readreg[21] = DFFEAS(UD1_jdo[21], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--HD1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]
--register power-up is low

HD1_break_readreg[18] = DFFEAS(UD1_jdo[18], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--VD1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]
--register power-up is low

VD1_sr[16] = DFFEAS(VD1L87, A1L44,  ,  , VD1L29,  ,  , VD1L30,  );


--NB1_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[3]_PORT_A_data_in = ZC1_d_writedata[3];
NB1_q_b[3]_PORT_A_data_in_reg = DFFE(NB1_q_b[3]_PORT_A_data_in, NB1_q_b[3]_clock_0, , , );
NB1_q_b[3]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[3]_PORT_A_address_reg = DFFE(NB1_q_b[3]_PORT_A_address, NB1_q_b[3]_clock_0, , , );
NB1_q_b[3]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[3]_PORT_B_address_reg = DFFE(NB1_q_b[3]_PORT_B_address, NB1_q_b[3]_clock_1, , , NB1_q_b[3]_clock_enable_1);
NB1_q_b[3]_PORT_A_write_enable = T1_fifo_wr;
NB1_q_b[3]_PORT_A_write_enable_reg = DFFE(NB1_q_b[3]_PORT_A_write_enable, NB1_q_b[3]_clock_0, , , );
NB1_q_b[3]_PORT_B_read_enable = VCC;
NB1_q_b[3]_PORT_B_read_enable_reg = DFFE(NB1_q_b[3]_PORT_B_read_enable, NB1_q_b[3]_clock_1, , , NB1_q_b[3]_clock_enable_1);
NB1_q_b[3]_clock_0 = CLOCK_50;
NB1_q_b[3]_clock_1 = CLOCK_50;
NB1_q_b[3]_clock_enable_0 = T1_fifo_wr;
NB1_q_b[3]_clock_enable_1 = T1L82;
NB1_q_b[3]_PORT_B_data_out = MEMORY(NB1_q_b[3]_PORT_A_data_in_reg, , NB1_q_b[3]_PORT_A_address_reg, NB1_q_b[3]_PORT_B_address_reg, NB1_q_b[3]_PORT_A_write_enable_reg, , , NB1_q_b[3]_PORT_B_read_enable_reg, , , NB1_q_b[3]_clock_0, NB1_q_b[3]_clock_1, NB1_q_b[3]_clock_enable_0, NB1_q_b[3]_clock_enable_1, , , , );
NB1_q_b[3] = NB1_q_b[3]_PORT_B_data_out[0];


--DB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]
--register power-up is low

DB1_count[3] = AMPP_FUNCTION(A1L18, DB1_count[2], !A1L10, !A1L16, DB1L57);


--VD1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]
--register power-up is low

VD1_sr[24] = DFFEAS(VD1L88, A1L44,  ,  , VD1L29,  ,  , VD1L30,  );


--VD1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]
--register power-up is low

VD1_sr[8] = DFFEAS(VD1L89, A1L44,  ,  , VD1L15,  ,  , VD1L14,  );


--HD1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]
--register power-up is low

HD1_break_readreg[6] = DFFEAS(UD1_jdo[6], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--HD1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]
--register power-up is low

HD1_break_readreg[22] = DFFEAS(UD1_jdo[22], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--VD1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]
--register power-up is low

VD1_sr[14] = DFFEAS(VD1L90, A1L44,  ,  , VD1L15,  ,  , VD1L14,  );


--VD1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12]
--register power-up is low

VD1_sr[12] = DFFEAS(VD1L93, A1L44,  ,  , VD1L15,  ,  , VD1L14,  );


--VD1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]
--register power-up is low

VD1_sr[13] = DFFEAS(VD1L94, A1L44,  ,  , VD1L15,  ,  , VD1L14,  );


--VD1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]
--register power-up is low

VD1_sr[11] = DFFEAS(VD1L95, A1L44,  ,  , VD1L15,  ,  , VD1L14,  );


--VD1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]
--register power-up is low

VD1_sr[9] = DFFEAS(VD1L96, A1L44,  ,  , VD1L15,  ,  , VD1L14,  );


--VD1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]
--register power-up is low

VD1_sr[10] = DFFEAS(VD1L97, A1L44,  ,  , VD1L15,  ,  , VD1L14,  );


--HD1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]
--register power-up is low

HD1_break_readreg[15] = DFFEAS(UD1_jdo[15], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--NB1_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[4]_PORT_A_data_in = ZC1_d_writedata[4];
NB1_q_b[4]_PORT_A_data_in_reg = DFFE(NB1_q_b[4]_PORT_A_data_in, NB1_q_b[4]_clock_0, , , );
NB1_q_b[4]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[4]_PORT_A_address_reg = DFFE(NB1_q_b[4]_PORT_A_address, NB1_q_b[4]_clock_0, , , );
NB1_q_b[4]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[4]_PORT_B_address_reg = DFFE(NB1_q_b[4]_PORT_B_address, NB1_q_b[4]_clock_1, , , NB1_q_b[4]_clock_enable_1);
NB1_q_b[4]_PORT_A_write_enable = T1_fifo_wr;
NB1_q_b[4]_PORT_A_write_enable_reg = DFFE(NB1_q_b[4]_PORT_A_write_enable, NB1_q_b[4]_clock_0, , , );
NB1_q_b[4]_PORT_B_read_enable = VCC;
NB1_q_b[4]_PORT_B_read_enable_reg = DFFE(NB1_q_b[4]_PORT_B_read_enable, NB1_q_b[4]_clock_1, , , NB1_q_b[4]_clock_enable_1);
NB1_q_b[4]_clock_0 = CLOCK_50;
NB1_q_b[4]_clock_1 = CLOCK_50;
NB1_q_b[4]_clock_enable_0 = T1_fifo_wr;
NB1_q_b[4]_clock_enable_1 = T1L82;
NB1_q_b[4]_PORT_B_data_out = MEMORY(NB1_q_b[4]_PORT_A_data_in_reg, , NB1_q_b[4]_PORT_A_address_reg, NB1_q_b[4]_PORT_B_address_reg, NB1_q_b[4]_PORT_A_write_enable_reg, , , NB1_q_b[4]_PORT_B_read_enable_reg, , , NB1_q_b[4]_clock_0, NB1_q_b[4]_clock_1, NB1_q_b[4]_clock_enable_0, NB1_q_b[4]_clock_enable_1, , , , );
NB1_q_b[4] = NB1_q_b[4]_PORT_B_data_out[0];


--NB1_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[5]_PORT_A_data_in = ZC1_d_writedata[5];
NB1_q_b[5]_PORT_A_data_in_reg = DFFE(NB1_q_b[5]_PORT_A_data_in, NB1_q_b[5]_clock_0, , , );
NB1_q_b[5]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[5]_PORT_A_address_reg = DFFE(NB1_q_b[5]_PORT_A_address, NB1_q_b[5]_clock_0, , , );
NB1_q_b[5]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[5]_PORT_B_address_reg = DFFE(NB1_q_b[5]_PORT_B_address, NB1_q_b[5]_clock_1, , , NB1_q_b[5]_clock_enable_1);
NB1_q_b[5]_PORT_A_write_enable = T1_fifo_wr;
NB1_q_b[5]_PORT_A_write_enable_reg = DFFE(NB1_q_b[5]_PORT_A_write_enable, NB1_q_b[5]_clock_0, , , );
NB1_q_b[5]_PORT_B_read_enable = VCC;
NB1_q_b[5]_PORT_B_read_enable_reg = DFFE(NB1_q_b[5]_PORT_B_read_enable, NB1_q_b[5]_clock_1, , , NB1_q_b[5]_clock_enable_1);
NB1_q_b[5]_clock_0 = CLOCK_50;
NB1_q_b[5]_clock_1 = CLOCK_50;
NB1_q_b[5]_clock_enable_0 = T1_fifo_wr;
NB1_q_b[5]_clock_enable_1 = T1L82;
NB1_q_b[5]_PORT_B_data_out = MEMORY(NB1_q_b[5]_PORT_A_data_in_reg, , NB1_q_b[5]_PORT_A_address_reg, NB1_q_b[5]_PORT_B_address_reg, NB1_q_b[5]_PORT_A_write_enable_reg, , , NB1_q_b[5]_PORT_B_read_enable_reg, , , NB1_q_b[5]_clock_0, NB1_q_b[5]_clock_1, NB1_q_b[5]_clock_enable_0, NB1_q_b[5]_clock_enable_1, , , , );
NB1_q_b[5] = NB1_q_b[5]_PORT_B_data_out[0];


--NB1_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[6]_PORT_A_data_in = ZC1_d_writedata[6];
NB1_q_b[6]_PORT_A_data_in_reg = DFFE(NB1_q_b[6]_PORT_A_data_in, NB1_q_b[6]_clock_0, , , );
NB1_q_b[6]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[6]_PORT_A_address_reg = DFFE(NB1_q_b[6]_PORT_A_address, NB1_q_b[6]_clock_0, , , );
NB1_q_b[6]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[6]_PORT_B_address_reg = DFFE(NB1_q_b[6]_PORT_B_address, NB1_q_b[6]_clock_1, , , NB1_q_b[6]_clock_enable_1);
NB1_q_b[6]_PORT_A_write_enable = T1_fifo_wr;
NB1_q_b[6]_PORT_A_write_enable_reg = DFFE(NB1_q_b[6]_PORT_A_write_enable, NB1_q_b[6]_clock_0, , , );
NB1_q_b[6]_PORT_B_read_enable = VCC;
NB1_q_b[6]_PORT_B_read_enable_reg = DFFE(NB1_q_b[6]_PORT_B_read_enable, NB1_q_b[6]_clock_1, , , NB1_q_b[6]_clock_enable_1);
NB1_q_b[6]_clock_0 = CLOCK_50;
NB1_q_b[6]_clock_1 = CLOCK_50;
NB1_q_b[6]_clock_enable_0 = T1_fifo_wr;
NB1_q_b[6]_clock_enable_1 = T1L82;
NB1_q_b[6]_PORT_B_data_out = MEMORY(NB1_q_b[6]_PORT_A_data_in_reg, , NB1_q_b[6]_PORT_A_address_reg, NB1_q_b[6]_PORT_B_address_reg, NB1_q_b[6]_PORT_A_write_enable_reg, , , NB1_q_b[6]_PORT_B_read_enable_reg, , , NB1_q_b[6]_clock_0, NB1_q_b[6]_clock_1, NB1_q_b[6]_clock_enable_0, NB1_q_b[6]_clock_enable_1, , , , );
NB1_q_b[6] = NB1_q_b[6]_PORT_B_data_out[0];


--DB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]
--register power-up is low

DB1_count[2] = AMPP_FUNCTION(A1L18, DB1_count[1], !A1L10, !A1L16, DB1L57);


--HD1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]
--register power-up is low

HD1_break_readreg[23] = DFFEAS(UD1_jdo[23], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--HD1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]
--register power-up is low

HD1_break_readreg[7] = DFFEAS(UD1_jdo[7], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--HD1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]
--register power-up is low

HD1_break_readreg[13] = DFFEAS(UD1_jdo[13], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--HD1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]
--register power-up is low

HD1_break_readreg[14] = DFFEAS(UD1_jdo[14], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--HD1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]
--register power-up is low

HD1_break_readreg[11] = DFFEAS(UD1_jdo[11], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--HD1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]
--register power-up is low

HD1_break_readreg[12] = DFFEAS(UD1_jdo[12], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--HD1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]
--register power-up is low

HD1_break_readreg[10] = DFFEAS(UD1_jdo[10], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--HD1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]
--register power-up is low

HD1_break_readreg[8] = DFFEAS(UD1_jdo[8], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--HD1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]
--register power-up is low

HD1_break_readreg[9] = DFFEAS(UD1_jdo[9], CLOCK_50,  ,  , HD1L9,  ,  , HD1L10,  );


--SD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12
SD1L97 = ( !SD1_jtag_ram_rd_d1 & ( (!UD1_take_action_ocimem_b & (!SD1_MonAReg[3] & (SD1_MonAReg[4] & (!SD1_MonAReg[2])))) # (UD1_take_action_ocimem_b & ((((UD1_jdo[32]))))) ) ) # ( SD1_jtag_ram_rd_d1 & ( (((!UD1_take_action_ocimem_b & (DE1_q_a[29])) # (UD1_take_action_ocimem_b & ((UD1_jdo[32]))))) ) );


--SD1L101 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16
SD1L101 = ( !SD1_jtag_ram_rd_d1 & ( (!UD1_take_action_ocimem_b & (SD1_MonAReg[3] & (!SD1_MonAReg[4] & (!SD1_MonAReg[2])))) # (UD1_take_action_ocimem_b & ((((UD1_jdo[21]))))) ) ) # ( SD1_jtag_ram_rd_d1 & ( (((!UD1_take_action_ocimem_b & (DE1_q_a[18])) # (UD1_take_action_ocimem_b & ((UD1_jdo[21]))))) ) );


--SD1L105 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20
SD1L105 = ( !SD1_jtag_ram_rd_d1 & ( (!UD1_take_action_ocimem_b & (!SD1_MonAReg[3] & (!SD1_MonAReg[4] & (!SD1_MonAReg[2])))) # (UD1_take_action_ocimem_b & ((((UD1_jdo[8]))))) ) ) # ( SD1_jtag_ram_rd_d1 & ( (((!UD1_take_action_ocimem_b & (DE1_q_a[5])) # (UD1_take_action_ocimem_b & ((UD1_jdo[8]))))) ) );


--SD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~24
SD1L68 = ( !SD1_jtag_ram_rd_d1 & ( (!UD1_take_action_ocimem_b & (!SD1_MonAReg[3] & (!SD1_MonAReg[4] $ ((SD1_MonAReg[2]))))) # (UD1_take_action_ocimem_b & ((((UD1_jdo[17]))))) ) ) # ( SD1_jtag_ram_rd_d1 & ( (((!UD1_take_action_ocimem_b & (DE1_q_a[14])) # (UD1_take_action_ocimem_b & ((UD1_jdo[17]))))) ) );


--ZC1L931 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~22
ZC1L931 = ( !ZC1L670 & ( (!ZC1_av_ld_aligning_data & (((LC1L30 & ((EE1_q_a[7])))) # (ZC1L930))) # (ZC1_av_ld_aligning_data & ((((ZC1L841))))) ) ) # ( ZC1L670 & ( (!ZC1_av_ld_aligning_data & (((LC1L30 & ((EE1_q_a[7])))) # (ZC1L930))) # (ZC1_av_ld_aligning_data & ((((ZC1_av_ld_byte3_data[7]))))) ) );


--ZC1L747 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1
ZC1L747 = ( !ZC1_D_iw[14] & ( (!ZC1_D_iw[13] & (ZC1_D_iw[12] & (!ZC1_D_iw[16] & (!ZC1_D_iw[11] & ZC1L541)))) ) ) # ( ZC1_D_iw[14] & ( (!ZC1_D_iw[13] & (ZC1_D_iw[12] & (ZC1_D_iw[15] & (!ZC1_D_iw[11] & ZC1L541)))) ) );


--ZC1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1
ZC1L341 = ( !ZC1_D_iw[7] & ( (ZC1L587 & (ZC1_D_iw[8] & (ZC1_W_ipending_reg[0] & (!ZC1_D_iw[6])))) ) ) # ( ZC1_D_iw[7] & ( (ZC1L587 & (!ZC1_D_iw[8] & ((!ZC1_D_iw[6] & (ZC1_W_bstatus_reg)) # (ZC1_D_iw[6] & ((ZC1_W_ienable_reg[0])))))) ) );


--DB1L45 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1
DB1L45 = AMPP_FUNCTION(!A1L11, !A1L21, !A1L14, !A1L16, !DB1_state, !A1L19, !A1L12);


--ZC1L799 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31
ZC1L799 = ( !ZC1_R_ctrl_rd_ctl_reg & ( (!ZC1_R_ctrl_ld & (((!ZC1_R_ctrl_br_cmp & ((ZC1_W_alu_result[0]))) # (ZC1_R_ctrl_br_cmp & (ZC1_W_cmp_result))))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte0_data[0])))) ) ) # ( ZC1_R_ctrl_rd_ctl_reg & ( (!ZC1_R_ctrl_ld & (((!ZC1_R_ctrl_br_cmp & ((ZC1_W_control_rd_data[0]))) # (ZC1_R_ctrl_br_cmp & (ZC1_W_cmp_result))))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte0_data[0])))) ) );


--KEY[2] is KEY[2]
KEY[2] = INPUT();


--KEY[3] is KEY[3]
KEY[3] = INPUT();


--Hex0[0] is Hex0[0]
Hex0[0] = OUTPUT(A1L71);


--Hex0[1] is Hex0[1]
Hex0[1] = OUTPUT(A1L71);


--Hex0[2] is Hex0[2]
Hex0[2] = OUTPUT(A1L71);


--Hex0[3] is Hex0[3]
Hex0[3] = OUTPUT(A1L71);


--Hex0[4] is Hex0[4]
Hex0[4] = OUTPUT(A1L71);


--Hex0[5] is Hex0[5]
Hex0[5] = OUTPUT(A1L71);


--Hex0[6] is Hex0[6]
Hex0[6] = OUTPUT(A1L71);


--LEDR[0] is LEDR[0]
LEDR[0] = OUTPUT(U1_data_out[0]);


--LEDR[1] is LEDR[1]
LEDR[1] = OUTPUT(U1_data_out[1]);


--LEDR[2] is LEDR[2]
LEDR[2] = OUTPUT(U1_data_out[2]);


--LEDR[3] is LEDR[3]
LEDR[3] = OUTPUT(U1_data_out[3]);


--LEDR[4] is LEDR[4]
LEDR[4] = OUTPUT(U1_data_out[4]);


--LEDR[5] is LEDR[5]
LEDR[5] = OUTPUT(U1_data_out[5]);


--LEDR[6] is LEDR[6]
LEDR[6] = OUTPUT(U1_data_out[6]);


--LEDR[7] is LEDR[7]
LEDR[7] = OUTPUT(U1_data_out[7]);


--LEDR[8] is LEDR[8]
LEDR[8] = OUTPUT(A1L71);


--LEDR[9] is LEDR[9]
LEDR[9] = OUTPUT(A1L71);


--A1L15 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_rti
A1L15 = INPUT();


--A1L20 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdo
A1L20 = OUTPUT(DB1_adapted_tdo);


--A1L13 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_out_0_
A1L13 = OUTPUT(A1L12);


--A1L45 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms
A1L45 = INPUT();


--A1L41 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr
A1L41 = INPUT();


--A1L38 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs
A1L38 = INPUT();


--A1L30 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr
A1L30 = INPUT();


--A1L34 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr
A1L34 = INPUT();


--A1L32 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr
A1L32 = INPUT();


--A1L40 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs
A1L40 = INPUT();


--A1L29 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir
A1L29 = INPUT();


--A1L39 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir
A1L39 = INPUT();


--A1L31 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir
A1L31 = INPUT();


--A1L35 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir
A1L35 = INPUT();


--A1L33 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir
A1L33 = INPUT();


--A1L43 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir
A1L43 = INPUT();


--A1L22 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr
A1L22 = INPUT();


--A1L47 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo
A1L47 = OUTPUT(VD1_sr[0]);


--A1L26 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_
A1L26 = OUTPUT(VD1_ir_out[0]);


--A1L27 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_
A1L27 = OUTPUT(VD1_ir_out[1]);


--U1_data_out[0] is nios_system:u0|nios_system_leds:leds|data_out[0]
--register power-up is low

U1_data_out[0] = DFFEAS(ZC1_d_writedata[0], CLOCK_50, !Z1_r_sync_rst,  , U1L3,  ,  ,  ,  );


--U1_data_out[1] is nios_system:u0|nios_system_leds:leds|data_out[1]
--register power-up is low

U1_data_out[1] = DFFEAS(ZC1_d_writedata[1], CLOCK_50, !Z1_r_sync_rst,  , U1L3,  ,  ,  ,  );


--U1_data_out[2] is nios_system:u0|nios_system_leds:leds|data_out[2]
--register power-up is low

U1_data_out[2] = DFFEAS(ZC1_d_writedata[2], CLOCK_50, !Z1_r_sync_rst,  , U1L3,  ,  ,  ,  );


--U1_data_out[3] is nios_system:u0|nios_system_leds:leds|data_out[3]
--register power-up is low

U1_data_out[3] = DFFEAS(ZC1_d_writedata[3], CLOCK_50, !Z1_r_sync_rst,  , U1L3,  ,  ,  ,  );


--U1_data_out[4] is nios_system:u0|nios_system_leds:leds|data_out[4]
--register power-up is low

U1_data_out[4] = DFFEAS(ZC1_d_writedata[4], CLOCK_50, !Z1_r_sync_rst,  , U1L3,  ,  ,  ,  );


--U1_data_out[5] is nios_system:u0|nios_system_leds:leds|data_out[5]
--register power-up is low

U1_data_out[5] = DFFEAS(ZC1_d_writedata[5], CLOCK_50, !Z1_r_sync_rst,  , U1L3,  ,  ,  ,  );


--U1_data_out[6] is nios_system:u0|nios_system_leds:leds|data_out[6]
--register power-up is low

U1_data_out[6] = DFFEAS(ZC1_d_writedata[6], CLOCK_50, !Z1_r_sync_rst,  , U1L3,  ,  ,  ,  );


--U1_data_out[7] is nios_system:u0|nios_system_leds:leds|data_out[7]
--register power-up is low

U1_data_out[7] = DFFEAS(ZC1_d_writedata[7], CLOCK_50, !Z1_r_sync_rst,  , U1L3,  ,  ,  ,  );


--DB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo
--register power-up is low

DB1_adapted_tdo = AMPP_FUNCTION(!A1L18, DB1_td_shift[0], !A1L10);


--A1L12 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_in_0_
A1L12 = INPUT();


--VD1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]
--register power-up is low

VD1_sr[0] = DFFEAS(VD1L56, A1L44,  ,  ,  ,  ,  ,  ,  );


--VD1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]
--register power-up is low

VD1_ir_out[0] = DFFEAS(XD3_dreg[0], A1L44,  ,  ,  ,  ,  ,  ,  );


--VD1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]
--register power-up is low

VD1_ir_out[1] = DFFEAS(XD2_dreg[0], A1L44,  ,  ,  ,  ,  ,  ,  );


--ZC1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0]
--register power-up is low

ZC1_d_writedata[0] = DFFEAS(ED2_q_b[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CLOCK_50 is CLOCK_50
CLOCK_50 = INPUT();


--Z1_r_sync_rst is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst
--register power-up is low

Z1_r_sync_rst = DFFEAS(Z1L1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--EC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0
EC1L3 = ( !ZC1_W_alu_result[10] & ( !ZC1_W_alu_result[9] & ( (ZC1_W_alu_result[14] & (ZC1_W_alu_result[13] & (!ZC1_W_alu_result[12] & !ZC1_W_alu_result[11]))) ) ) );


--EC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~1
EC1L4 = (!ZC1_W_alu_result[8] & (!ZC1_W_alu_result[7] & !ZC1_W_alu_result[6]));


--DB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1
--register power-up is low

DB1_rst1 = AMPP_FUNCTION(CLOCK_50, GND, !Z1_r_sync_rst);


--ZB7_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]
--register power-up is low

ZB7_wait_latency_counter[1] = DFFEAS(ZB7L19, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L1 is nios_system:u0|nios_system_leds:leds|always0~0
U1L1 = (DB1_rst1 & !ZB7_wait_latency_counter[1]);


--ZB7_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]
--register power-up is low

ZB7_wait_latency_counter[0] = DFFEAS(ZB7L20, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB7_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

YB7_mem_used[1] = DFFEAS(YB7L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write
--register power-up is low

ZC1_d_write = DFFEAS(ZC1_E_st_stall, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted
--register power-up is low

BC1_write_accepted = DFFEAS(BC1L11, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L2 is nios_system:u0|nios_system_leds:leds|always0~1
U1L2 = ( ZC1_d_write & ( !BC1_write_accepted & ( (!ZB7_wait_latency_counter[0] & (!YB7_mem_used[1] & (!ZC1_W_alu_result[2] & !ZC1_W_alu_result[3]))) ) ) );


--U1L3 is nios_system:u0|nios_system_leds:leds|always0~2
U1L3 = ( U1L1 & ( U1L2 & ( (!ZC1_W_alu_result[5] & (!ZC1_W_alu_result[4] & (EC1L3 & EC1L4))) ) ) );


--ZC1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1]
--register power-up is low

ZC1_d_writedata[1] = DFFEAS(ED2_q_b[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2]
--register power-up is low

ZC1_d_writedata[2] = DFFEAS(ED2_q_b[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3]
--register power-up is low

ZC1_d_writedata[3] = DFFEAS(ED2_q_b[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4]
--register power-up is low

ZC1_d_writedata[4] = DFFEAS(ED2_q_b[4], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5]
--register power-up is low

ZC1_d_writedata[5] = DFFEAS(ED2_q_b[5], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6]
--register power-up is low

ZC1_d_writedata[6] = DFFEAS(ED2_q_b[6], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7]
--register power-up is low

ZC1_d_writedata[7] = DFFEAS(ED2_q_b[7], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--A1L18 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_raw_tck
A1L18 = INPUT();


--A1L10 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_clr
A1L10 = INPUT();


--A1L37 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr
A1L37 = INPUT();


--A1L48 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1
A1L48 = INPUT();


--A1L23 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena
A1L23 = INPUT();


--TD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0
TD1L2 = (A1L37 & (!A1L48 & A1L23));


--A1L28 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr
A1L28 = INPUT();


--VD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5
VD1L54 = (VD1_sr[0] & (((!A1L23) # (!A1L28)) # (A1L48)));


--XD3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]
--register power-up is low

XD3_dreg[0] = DFFEAS(XD3_din_s1, A1L44,  ,  ,  ,  ,  ,  ,  );


--A1L24 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_
A1L24 = INPUT();


--A1L25 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_
A1L25 = INPUT();


--VD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6
VD1L55 = ( !A1L24 & ( !A1L25 & ( (!A1L48 & (A1L23 & (A1L28 & XD3_dreg[0]))) ) ) );


--VD1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000
--register power-up is low

VD1_DRsize.000 = DFFEAS(VCC, A1L44,  ,  , TD1_virtual_state_uir,  ,  ,  ,  );


--A1L46 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi
A1L46 = INPUT();


--VD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7
VD1L56 = ( VD1_DRsize.000 & ( A1L46 & ( (!TD1L2 & (((VD1L55)) # (VD1L54))) # (TD1L2 & (((VD1_sr[1])))) ) ) ) # ( !VD1_DRsize.000 & ( A1L46 & ( ((VD1L55) # (VD1L54)) # (TD1L2) ) ) ) # ( VD1_DRsize.000 & ( !A1L46 & ( (!TD1L2 & (((VD1L55)) # (VD1L54))) # (TD1L2 & (((VD1_sr[1])))) ) ) ) # ( !VD1_DRsize.000 & ( !A1L46 & ( (!TD1L2 & ((VD1L55) # (VD1L54))) ) ) );


--A1L44 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck
A1L44 = INPUT();


--XD2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]
--register power-up is low

XD2_dreg[0] = DFFEAS(XD2_din_s1, A1L44,  ,  ,  ,  ,  ,  ,  );


--Z1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[4] = DFFEAS(Z1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1_r_sync_rst_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]
--register power-up is low

Z1_r_sync_rst_chain[1] = DFFEAS(Z1L17, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1L1 is nios_system:u0|altera_reset_controller:rst_controller|WideOr0~0
Z1L1 = ((Z1_r_sync_rst & !Z1_r_sync_rst_chain[1])) # (Z1_altera_reset_synchronizer_int_chain[4]);


--ZC1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot
--register power-up is low

ZC1_R_ctrl_shift_rot = DFFEAS(ZC1L242, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic
--register power-up is low

ZC1_R_ctrl_logic = DFFEAS(ZC1L227, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1]
--register power-up is low

ZC1_R_logic_op[1] = DFFEAS(ZC1L295, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0]
--register power-up is low

ZC1_R_logic_op[0] = DFFEAS(ZC1L294, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5]
--register power-up is low

ZC1_E_src1[5] = DFFEAS(ZC1L710, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L353 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~0
ZC1L353 = (!ZC1_E_src1[5] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src2[5])) # (ZC1_R_logic_op[1] & ((ZC1_E_src2[5]))))) # (ZC1_E_src1[5] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src2[5])))));


--ZC1L309 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~0
ZC1L309 = ( ZC1L54 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L353)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[5])))) ) ) # ( !ZC1L54 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & ((ZC1L353)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[5])))) ) );


--ZC1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg
--register power-up is low

ZC1_R_ctrl_rd_ctl_reg = DFFEAS(ZC1_D_op_rdctl, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp
--register power-up is low

ZC1_R_ctrl_br_cmp = DFFEAS(ZC1L203, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1
ZC1L336 = (ZC1_R_ctrl_br_cmp) # (ZC1_R_ctrl_rd_ctl_reg);


--ZC1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4]
--register power-up is low

ZC1_E_src2[4] = DFFEAS(ZC1L743, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4]
--register power-up is low

ZC1_E_src1[4] = DFFEAS(ZC1L709, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L352 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~1
ZC1L352 = (!ZC1_E_src2[4] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[4])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[4]))))) # (ZC1_E_src2[4] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[4])))));


--ZC1L308 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~2
ZC1L308 = ( ZC1L58 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L352)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[4])))) ) ) # ( !ZC1L58 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & ((ZC1L352)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[4])))) ) );


--ZC1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14]
--register power-up is low

ZC1_E_src1[14] = DFFEAS(ZC1L719, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~2
ZC1L362 = (!ZC1_E_src1[14] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src2[14])) # (ZC1_R_logic_op[1] & ((ZC1_E_src2[14]))))) # (ZC1_E_src1[14] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src2[14])))));


--ZC1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~3
ZC1L318 = ( ZC1L62 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L362)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[14])))) ) ) # ( !ZC1L62 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & ((ZC1L362)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[14])))) ) );


--ZC1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13]
--register power-up is low

ZC1_E_src1[13] = DFFEAS(ZC1L718, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~3
ZC1L361 = (!ZC1_E_src2[13] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[13])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[13]))))) # (ZC1_E_src2[13] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[13])))));


--ZC1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~4
ZC1L317 = ( ZC1L66 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L361)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[13])))) ) ) # ( !ZC1L66 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & ((ZC1L361)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[13])))) ) );


--ZC1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12]
--register power-up is low

ZC1_E_src1[12] = DFFEAS(ZC1L717, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~4
ZC1L360 = (!ZC1_E_src2[12] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[12])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[12]))))) # (ZC1_E_src2[12] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[12])))));


--ZC1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~5
ZC1L316 = ( ZC1L70 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L360)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[12])))) ) ) # ( !ZC1L70 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & ((ZC1L360)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[12])))) ) );


--ZC1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11]
--register power-up is low

ZC1_E_src1[11] = DFFEAS(ZC1L716, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~5
ZC1L359 = (!ZC1_E_src2[11] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[11])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[11]))))) # (ZC1_E_src2[11] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[11])))));


--ZC1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~6
ZC1L315 = ( ZC1L74 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L359)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[11])))) ) ) # ( !ZC1L74 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & ((ZC1L359)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[11])))) ) );


--ZC1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10]
--register power-up is low

ZC1_E_src1[10] = DFFEAS(ZC1L715, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~6
ZC1L358 = (!ZC1_E_src2[10] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[10])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[10]))))) # (ZC1_E_src2[10] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[10])))));


--ZC1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~7
ZC1L314 = ( ZC1L78 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L358)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[10])))) ) ) # ( !ZC1L78 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & ((ZC1L358)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[10])))) ) );


--ZC1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9]
--register power-up is low

ZC1_E_src1[9] = DFFEAS(ZC1L714, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~7
ZC1L357 = (!ZC1_E_src2[9] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[9])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[9]))))) # (ZC1_E_src2[9] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[9])))));


--ZC1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~8
ZC1L313 = ( ZC1L82 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L357)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[9])))) ) ) # ( !ZC1L82 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & ((ZC1L357)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[9])))) ) );


--ZC1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8]
--register power-up is low

ZC1_E_src1[8] = DFFEAS(ZC1L713, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~8
ZC1L356 = (!ZC1_E_src2[8] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[8])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[8]))))) # (ZC1_E_src2[8] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[8])))));


--ZC1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~9
ZC1L312 = ( ZC1L86 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L356)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[8])))) ) ) # ( !ZC1L86 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & ((ZC1L356)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[8])))) ) );


--ZC1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7]
--register power-up is low

ZC1_E_src1[7] = DFFEAS(ZC1L712, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~9
ZC1L355 = (!ZC1_E_src2[7] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[7])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[7]))))) # (ZC1_E_src2[7] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[7])))));


--ZC1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~10
ZC1L311 = ( ZC1L90 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L355)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[7])))) ) ) # ( !ZC1L90 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & ((ZC1L355)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[7])))) ) );


--ZC1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6]
--register power-up is low

ZC1_E_src1[6] = DFFEAS(ZC1L711, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~10
ZC1L354 = (!ZC1_E_src2[6] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[6])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[6]))))) # (ZC1_E_src2[6] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[6])))));


--ZC1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~11
ZC1L310 = ( ZC1L94 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L354)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[6])))) ) ) # ( !ZC1L94 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & ((ZC1L354)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[6])))) ) );


--U1L4 is nios_system:u0|nios_system_leds:leds|always0~3
U1L4 = (ZC1_d_write & !BC1_write_accepted);


--EC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~2
EC1L5 = (!ZC1_W_alu_result[5] & (!ZC1_W_alu_result[4] & (EC1L3 & EC1L4)));


--ZC1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read
--register power-up is low

ZC1_d_read = DFFEAS(ZC1_d_read_nxt, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted
--register power-up is low

BC1_read_accepted = DFFEAS(BC1L8, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0
TB1L8 = ( BC1_read_accepted & ( (ZC1_d_write & (!BC1_write_accepted & DB1_rst1)) ) ) # ( !BC1_read_accepted & ( (DB1_rst1 & (((ZC1_d_write & !BC1_write_accepted)) # (ZC1_d_read))) ) );


--ZB7L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]~0
ZB7L18 = ( EC1L5 & ( TB1L8 & ( (!YB7_mem_used[1] & ((!ZB7_wait_latency_counter[0] $ (U1L4)) # (ZB7_wait_latency_counter[1]))) ) ) );


--ZB7L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~1
ZB7L19 = (ZB7L18 & (!ZB7_wait_latency_counter[0] $ (!ZB7_wait_latency_counter[1])));


--ZB7L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~2
ZB7L20 = (!ZB7_wait_latency_counter[0] & ZB7L18);


--BC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0
BC1L9 = (ZC1_d_read & !BC1_read_accepted);


--ZB7_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0]
--register power-up is low

ZB7_read_latency_shift_reg[0] = DFFEAS(ZB7L14, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB7_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

YB7_mem_used[0] = DFFEAS(YB7L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB7L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|m0_write~0
XB7L1 = (ZC1_d_write & (!BC1_write_accepted & DB1_rst1));


--ZB7L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~0
ZB7L12 = ( U1L1 & ( (EC1L5 & (!ZB7_wait_latency_counter[0] $ (((!XB7L1) # (YB7_mem_used[1]))))) ) );


--YB7L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~0
YB7L5 = ( ZB7L12 & ( (!YB7_mem_used[0] & (YB7_mem_used[1])) # (YB7_mem_used[0] & (!ZB7_read_latency_shift_reg[0] & ((BC1L9) # (YB7_mem_used[1])))) ) ) # ( !ZB7L12 & ( (YB7_mem_used[1] & ((!ZB7_read_latency_shift_reg[0]) # (!YB7_mem_used[0]))) ) );


--ZC1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2]
--register power-up is low

ZC1_E_src1[2] = DFFEAS(ZC1L707, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2]
--register power-up is low

ZC1_E_src2[2] = DFFEAS(ZC1L741, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~11
ZC1L350 = (!ZC1_E_src1[2] & ((!ZC1_E_src2[2] & (!ZC1_R_logic_op[1] & !ZC1_R_logic_op[0])) # (ZC1_E_src2[2] & (ZC1_R_logic_op[1])))) # (ZC1_E_src1[2] & (!ZC1_R_logic_op[1] $ (((!ZC1_E_src2[2]) # (!ZC1_R_logic_op[0])))));


--ZC1L306 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~12
ZC1L306 = ( ZC1L98 & ( (!ZC1_R_ctrl_shift_rot & (((!ZC1_R_ctrl_logic) # (ZC1L350)))) # (ZC1_R_ctrl_shift_rot & (ZC1_E_shift_rot_result[2])) ) ) # ( !ZC1L98 & ( (!ZC1_R_ctrl_shift_rot & (((ZC1_R_ctrl_logic & ZC1L350)))) # (ZC1_R_ctrl_shift_rot & (ZC1_E_shift_rot_result[2])) ) );


--ZC1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3]
--register power-up is low

ZC1_E_src1[3] = DFFEAS(ZC1L708, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3]
--register power-up is low

ZC1_E_src2[3] = DFFEAS(ZC1L742, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L351 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~12
ZC1L351 = (!ZC1_E_src1[3] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src2[3])) # (ZC1_R_logic_op[1] & ((ZC1_E_src2[3]))))) # (ZC1_E_src1[3] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src2[3])))));


--ZC1L307 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~13
ZC1L307 = ( ZC1L102 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L351)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[3])))) ) ) # ( !ZC1L102 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & ((ZC1L351)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[3])))) ) );


--ZC1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst
--register power-up is low

ZC1_E_new_inst = DFFEAS(ZC1_R_valid, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L955 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0
ZC1L955 = (ZC1_E_new_inst & ZC1_R_ctrl_st);


--BC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0
BC1L1 = (!BC1_write_accepted & !ZC1_d_read);


--YB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]
--register power-up is low

YB2_mem_used[1] = DFFEAS(YB2L8, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter[1]
--register power-up is low

ZB2_wait_latency_counter[1] = DFFEAS(ZB2L42, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter[0]
--register power-up is low

ZB2_wait_latency_counter[0] = DFFEAS(ZB2L43, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~0
EC1L6 = (ZC1_W_alu_result[5] & (!ZC1_W_alu_result[4] & (EC1L3 & EC1L4)));


--EC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0
EC1L8 = ( ZC1_d_read & ( !BC1_read_accepted & ( (!ZC1_W_alu_result[5] & (ZC1_W_alu_result[4] & (EC1L3 & EC1L4))) ) ) );


--EC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~0
EC1L11 = (ZC1_W_alu_result[14] & (!ZC1_W_alu_result[13] & ((!ZC1_W_alu_result[12]) # (ZC1_W_alu_result[11]))));


--EC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~1
EC1L12 = ( !EC1L8 & ( !EC1L11 & ( (!EC1L5 & ((!EC1L6) # ((ZC1_W_alu_result[3] & !BC1L9)))) ) ) );


--ZB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg~0
ZB2L37 = ( ZB2_wait_latency_counter[0] & ( EC1L12 & ( (DB1_rst1 & (!XB7L1 & (!YB2_mem_used[1] & !ZB2_wait_latency_counter[1]))) ) ) ) # ( !ZB2_wait_latency_counter[0] & ( EC1L12 & ( (DB1_rst1 & (XB7L1 & (!YB2_mem_used[1] & !ZB2_wait_latency_counter[1]))) ) ) );


--YB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

YB3_mem_used[1] = DFFEAS(YB3L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1
EC1L9 = (ZC1_W_alu_result[3] & (ZC1_d_read & !BC1_read_accepted));


--XB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|m0_write~0
XB3L1 = ( !YB3_mem_used[1] & ( EC1L9 & ( (ZC1_W_alu_result[5] & (!ZC1_W_alu_result[4] & (EC1L3 & EC1L4))) ) ) );


--ZB3_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]
--register power-up is low

ZB3_wait_latency_counter[1] = DFFEAS(ZB3L15, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB3_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]
--register power-up is low

ZB3_wait_latency_counter[0] = DFFEAS(ZB3L16, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0
TB1L4 = ( ZB3_wait_latency_counter[0] & ( (DB1_rst1 & (!XB7L1 & (XB3L1 & !ZB3_wait_latency_counter[1]))) ) ) # ( !ZB3_wait_latency_counter[0] & ( (DB1_rst1 & (XB7L1 & (XB3L1 & !ZB3_wait_latency_counter[1]))) ) );


--YB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

YB5_mem_used[1] = DFFEAS(YB5L21, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[0]
--register power-up is low

WB2_saved_grant[0] = DFFEAS(QC2L1, CLOCK_50, !Z1_r_sync_rst,  , WB2L40,  ,  ,  ,  );


--DC2_use_reg is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|use_reg
--register power-up is low

DC2_use_reg = DFFEAS(DC2L69, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0]
--register power-up is low

ZC1_d_byteenable[0] = DFFEAS(ZC1L383, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[1]
--register power-up is low

WB2_saved_grant[1] = DFFEAS(QC2L2, CLOCK_50, !Z1_r_sync_rst,  , WB2L40,  ,  ,  ,  );


--DC2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[16]~0
DC2L55 = ( WB2_saved_grant[1] & ( (!DC2_use_reg) # (DC2_byteen_reg[0]) ) ) # ( !WB2_saved_grant[1] & ( (!DC2_use_reg & (WB2_saved_grant[0] & ((ZC1_d_byteenable[0])))) # (DC2_use_reg & (((DC2_byteen_reg[0])))) ) );


--ZC1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1]
--register power-up is low

ZC1_d_byteenable[1] = DFFEAS(ZC1L380, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[17]~1
DC2L56 = ( ZC1_d_byteenable[1] & ( (!DC2_use_reg & (((WB2_saved_grant[1])) # (WB2_saved_grant[0]))) # (DC2_use_reg & (((DC2_byteen_reg[1])))) ) ) # ( !ZC1_d_byteenable[1] & ( (!DC2_use_reg & (WB2_saved_grant[1])) # (DC2_use_reg & ((DC2_byteen_reg[1]))) ) );


--DC2_count[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|count[0]
--register power-up is low

DC2_count[0] = DFFEAS(DC2L19, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|last_cycle~0
WB2L2 = ( DC2_count[0] & ( (!YB5_mem_used[1] & (((!DC2L55 & !DC2L56)) # (DB1_rst1))) ) );


--YB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

YB6_mem_used[1] = DFFEAS(YB6L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[1]
--register power-up is low

ZB6_wait_latency_counter[1] = DFFEAS(ZB6L9, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[0]
--register power-up is low

ZB6_wait_latency_counter[0] = DFFEAS(ZB6L10, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1
TB1L5 = ( ZB6_wait_latency_counter[0] & ( EC1L8 & ( (DB1_rst1 & (!XB7L1 & (!YB6_mem_used[1] & !ZB6_wait_latency_counter[1]))) ) ) ) # ( !ZB6_wait_latency_counter[0] & ( EC1L8 & ( (DB1_rst1 & (XB7L1 & (!YB6_mem_used[1] & !ZB6_wait_latency_counter[1]))) ) ) );


--ZB7L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~1
ZB7L13 = ( U1L1 & ( (!YB7_mem_used[1] & (EC1L5 & (!ZB7_wait_latency_counter[0] $ (!XB7L1)))) ) );


--TB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2
TB1L6 = (ZC1_W_alu_result[14] & (!ZC1_W_alu_result[13] & (!ZC1_W_alu_result[12] & WB2_saved_grant[0])));


--YB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

YB1_mem_used[1] = DFFEAS(YB1L6, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest
--register power-up is low

T1_av_waitrequest = DFFEAS(T1L68, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~1
EC1L7 = ( EC1L4 & ( (!ZC1_W_alu_result[3] & (ZC1_W_alu_result[5] & (!ZC1_W_alu_result[4] & EC1L3))) ) );


--WB1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0]
--register power-up is low

WB1_saved_grant[0] = DFFEAS(QC1L1, CLOCK_50, !Z1_r_sync_rst,  , WB1L54,  ,  ,  ,  );


--SD1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest
--register power-up is low

SD1_waitrequest = DFFEAS(SD1L168, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

YB4_mem_used[1] = DFFEAS(YB4L11, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0
YB4L16 = (!SD1_waitrequest & !YB4_mem_used[1]);


--EC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0
EC1L2 = (ZC1_W_alu_result[14] & (!ZC1_W_alu_result[13] & (ZC1_W_alu_result[12] & ZC1_W_alu_result[11])));


--TB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0
TB1L1 = ( YB4L16 & ( EC1L2 & ( ((!YB1_mem_used[1] & (T1_av_waitrequest & EC1L7))) # (WB1_saved_grant[0]) ) ) ) # ( !YB4L16 & ( EC1L2 & ( (!YB1_mem_used[1] & (T1_av_waitrequest & EC1L7)) ) ) ) # ( YB4L16 & ( !EC1L2 & ( (!YB1_mem_used[1] & (T1_av_waitrequest & EC1L7)) ) ) ) # ( !YB4L16 & ( !EC1L2 & ( (!YB1_mem_used[1] & (T1_av_waitrequest & EC1L7)) ) ) );


--TB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1
TB1L2 = ( TB1L6 & ( !TB1L1 & ( (!TB1L4 & (!WB2L2 & (!TB1L5 & !ZB7L13))) ) ) ) # ( !TB1L6 & ( !TB1L1 & ( (!TB1L4 & (!TB1L5 & !ZB7L13)) ) ) );


--BC1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer
--register power-up is low

BC1_end_begintransfer = DFFEAS(BC1L6, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]
--register power-up is low

ZB4_read_latency_shift_reg[0] = DFFEAS(ZB4L36, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4_mem[0][72] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]
--register power-up is low

YB4_mem[0][72] = DFFEAS(YB4L14, CLOCK_50, !Z1_r_sync_rst,  , YB4L12,  ,  ,  ,  );


--YB4_mem[0][54] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]
--register power-up is low

YB4_mem[0][54] = DFFEAS(YB4L15, CLOCK_50, !Z1_r_sync_rst,  , YB4L12,  ,  ,  ,  );


--UB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0
UB2L1 = (ZB4_read_latency_shift_reg[0] & ((!YB4_mem[0][72]) # (!YB4_mem[0][54])));


--ZB5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]
--register power-up is low

ZB5_read_latency_shift_reg[0] = DFFEAS(ZB5L4, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73]
--register power-up is low

YB5_mem[0][73] = DFFEAS(YB5L24, CLOCK_50, !Z1_r_sync_rst,  , YB5L22,  ,  ,  ,  );


--YB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

YB5_mem_used[0] = DFFEAS(YB5L19, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB5_rp_valid is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|rp_valid
XB5_rp_valid = ((YB5_mem[0][73] & YB5_mem_used[0])) # (ZB5_read_latency_shift_reg[0]);


--YB5_mem[0][19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][19]
--register power-up is low

YB5_mem[0][19] = DFFEAS(YB5L25, CLOCK_50, !Z1_r_sync_rst,  , YB5L22,  ,  ,  ,  );


--SC5_burst_uncompress_address_base[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]
--register power-up is low

SC5_burst_uncompress_address_base[1] = DFFEAS(SC5L11, CLOCK_50, !Z1_r_sync_rst,  , XB5L2,  ,  ,  ,  );


--SC5_burst_uncompress_address_offset[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]
--register power-up is low

SC5_burst_uncompress_address_offset[1] = DFFEAS(SC5_p1_burst_uncompress_address_offset[1], CLOCK_50, !Z1_r_sync_rst,  , XB5L2,  ,  ,  ,  );


--SC5L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0
SC5L18 = ( SC5_burst_uncompress_address_base[1] & ( SC5_burst_uncompress_address_offset[1] & ( (YB5_mem_used[0] & (!YB5_mem[0][19] & ((YB5_mem[0][73]) # (ZB5_read_latency_shift_reg[0])))) ) ) ) # ( !SC5_burst_uncompress_address_base[1] & ( SC5_burst_uncompress_address_offset[1] & ( (YB5_mem_used[0] & (!YB5_mem[0][19] & ((YB5_mem[0][73]) # (ZB5_read_latency_shift_reg[0])))) ) ) ) # ( SC5_burst_uncompress_address_base[1] & ( !SC5_burst_uncompress_address_offset[1] & ( (YB5_mem_used[0] & (!YB5_mem[0][19] & ((YB5_mem[0][73]) # (ZB5_read_latency_shift_reg[0])))) ) ) ) # ( !SC5_burst_uncompress_address_base[1] & ( !SC5_burst_uncompress_address_offset[1] & ( (!YB5_mem_used[0]) # ((!YB5_mem[0][19]) # ((!ZB5_read_latency_shift_reg[0] & !YB5_mem[0][73]))) ) ) );


--YB5_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]
--register power-up is low

YB5_mem[0][74] = DFFEAS(YB5L26, CLOCK_50, !Z1_r_sync_rst,  , YB5L22,  ,  ,  ,  );


--YB5_mem[0][42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][42]
--register power-up is low

YB5_mem[0][42] = DFFEAS(YB5L27, CLOCK_50, !Z1_r_sync_rst,  , YB5L22,  ,  ,  ,  );


--DC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|always10~0
DC1L1 = (!YB5_mem[0][74] & YB5_mem[0][42]);


--YB5_mem[0][54] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]
--register power-up is low

YB5_mem[0][54] = DFFEAS(YB5L28, CLOCK_50, !Z1_r_sync_rst,  , YB5L22,  ,  ,  ,  );


--YB5_mem[0][36] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36]
--register power-up is low

YB5_mem[0][36] = DFFEAS(YB5L29, CLOCK_50, !Z1_r_sync_rst,  , YB5L22,  ,  ,  ,  );


--UB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src1_valid~0
UB3L2 = (YB5_mem[0][54] & YB5_mem[0][36]);


--ZB1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]
--register power-up is low

ZB1_read_latency_shift_reg[0] = DFFEAS(ZB1L28, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg[0]
--register power-up is low

ZB2_read_latency_shift_reg[0] = DFFEAS(ZB2L38, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]
--register power-up is low

ZB3_read_latency_shift_reg[0] = DFFEAS(ZB3L10, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg[0]
--register power-up is low

ZB6_read_latency_shift_reg[0] = DFFEAS(TB1L5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0
LC1L2 = ( !ZB6_read_latency_shift_reg[0] & ( (!ZB7_read_latency_shift_reg[0] & (!ZB1_read_latency_shift_reg[0] & (!ZB2_read_latency_shift_reg[0] & !ZB3_read_latency_shift_reg[0]))) ) );


--LC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1
LC1_WideOr1 = ( UB3L2 & ( LC1L2 & ( !UB2L1 ) ) ) # ( !UB3L2 & ( LC1L2 & ( (!UB2L1 & ((!XB5_rp_valid) # ((SC5L18 & DC1L1)))) ) ) );


--BC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1
BC1L2 = ( BC1_end_begintransfer & ( LC1_WideOr1 & ( (ZC1_d_write & (!ZC1_d_read & ((DB1_rst1) # (BC1_write_accepted)))) ) ) ) # ( !BC1_end_begintransfer & ( LC1_WideOr1 & ( (ZC1_d_write & (BC1_write_accepted & !ZC1_d_read)) ) ) ) # ( BC1_end_begintransfer & ( !LC1_WideOr1 & ( ((ZC1_d_write & ((DB1_rst1) # (BC1_write_accepted)))) # (ZC1_d_read) ) ) ) # ( !BC1_end_begintransfer & ( !LC1_WideOr1 & ( ((ZC1_d_write & BC1_write_accepted)) # (ZC1_d_read) ) ) );


--ZC1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall
ZC1_E_st_stall = ( TB1L2 & ( BC1L2 & ( ((ZC1_d_write & (BC1L1 & !ZB2L37))) # (ZC1L955) ) ) ) # ( !TB1L2 & ( BC1L2 & ( ZC1L955 ) ) ) # ( TB1L2 & ( !BC1L2 & ( (ZC1L955) # (ZC1_d_write) ) ) ) # ( !TB1L2 & ( !BC1L2 & ( (ZC1L955) # (ZC1_d_write) ) ) );


--ZB3L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0
ZB3L6 = ( !ZB3_wait_latency_counter[1] & ( ZB3_wait_latency_counter[0] & ( (!XB7L1) # ((!EC1L6) # ((!EC1L9) # (YB3_mem_used[1]))) ) ) ) # ( !ZB3_wait_latency_counter[1] & ( !ZB3_wait_latency_counter[0] & ( (XB7L1 & (EC1L6 & (!YB3_mem_used[1] & EC1L9))) ) ) );


--TB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2
TB1L3 = ( TB1L6 & ( !TB1L1 & ( (!WB2L2 & ((!DB1_rst1) # ((!XB3L1) # (!ZB3L6)))) ) ) ) # ( !TB1L6 & ( !TB1L1 & ( (!DB1_rst1) # ((!XB3L1) # (!ZB3L6)) ) ) );


--BC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2
BC1L3 = ( TB1L3 & ( BC1L2 & ( (!BC1L1) # (((ZB7L13) # (ZB2L37)) # (TB1L5)) ) ) ) # ( !TB1L3 & ( BC1L2 ) );


--BC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0
BC1L11 = ( TB1L2 & ( !BC1L3 & ( ((ZC1_d_write & (DB1_rst1 & ZB2L37))) # (BC1_write_accepted) ) ) ) # ( !TB1L2 & ( !BC1L3 & ( ((ZC1_d_write & DB1_rst1)) # (BC1_write_accepted) ) ) );


--DB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state
--register power-up is low

DB1_state = AMPP_FUNCTION(A1L18, DB1L45, !A1L10);


--DB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid
--register power-up is low

DB1_user_saw_rvalid = AMPP_FUNCTION(A1L18, DB1L81, !A1L10);


--A1L19 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdi
A1L19 = INPUT();


--DB1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0
DB1L68 = AMPP_FUNCTION(!A1L12, !DB1_state, !DB1_count[1], !DB1_user_saw_rvalid, !DB1_td_shift[9], !A1L19);


--DB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav
--register power-up is low

DB1_tck_t_dav = AMPP_FUNCTION(A1L18, DB1L54, !A1L10);


--DB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]
--register power-up is low

DB1_td_shift[1] = AMPP_FUNCTION(A1L18, DB1L72, !A1L10, DB1L57);


--DB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]
--register power-up is low

DB1_count[9] = AMPP_FUNCTION(A1L18, DB1L15, !A1L10, DB1L57);


--DB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid
--register power-up is low

DB1_rvalid = AMPP_FUNCTION(CLOCK_50, DB1_rvalid0, !Z1_r_sync_rst);


--DB1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1
DB1L69 = AMPP_FUNCTION(!DB1_state, !DB1L68, !DB1_tck_t_dav, !DB1_td_shift[1], !DB1_count[9], !DB1_rvalid);


--A1L16 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_sdr
A1L16 = INPUT();


--A1L21 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_usr1
A1L21 = INPUT();


--A1L11 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ena
A1L11 = INPUT();


--A1L14 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_cdr
A1L14 = INPUT();


--DB1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2
DB1L57 = AMPP_FUNCTION(!A1L16, !A1L21, !A1L11, !A1L14);


--XD3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1
--register power-up is low

XD3_din_s1 = DFFEAS(KD1_monitor_ready, A1L44,  ,  ,  ,  ,  ,  ,  );


--SD1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]
--register power-up is low

SD1_MonDReg[0] = DFFEAS(SD1L90, CLOCK_50,  ,  , SD1L50,  ,  ,  ,  );


--VD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8
VD1L57 = ( SD1_MonDReg[0] & ( (!TD1L2 & ((!A1L25) # ((HD1_break_readreg[0])))) # (TD1L2 & (((VD1_sr[2])))) ) ) # ( !SD1_MonDReg[0] & ( (!TD1L2 & (A1L25 & ((HD1_break_readreg[0])))) # (TD1L2 & (((VD1_sr[2])))) ) );


--VD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9
VD1L14 = (A1L24 & ((!A1L37) # ((!A1L23) # (A1L48))));


--VD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10
VD1L15 = (!A1L48 & (A1L23 & ((A1L28) # (A1L37))));


--A1L42 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr
A1L42 = INPUT();


--TD1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir
TD1_virtual_state_uir = (A1L48 & (A1L23 & A1L42));


--XD2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1
--register power-up is low

XD2_din_s1 = DFFEAS(ZC1_hbreak_enabled, A1L44,  ,  ,  ,  ,  ,  ,  );


--ZC1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg
--register power-up is low

ZC1_R_wr_dst_reg = DFFEAS(ZC1_D_wr_dst_reg, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid
--register power-up is low

ZC1_W_valid = DFFEAS(ZC1L840, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren
ZC1_W_rf_wren = ((ZC1_R_wr_dst_reg & ZC1_W_valid)) # (Z1_r_sync_rst);


--ZC1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld
--register power-up is low

ZC1_R_ctrl_ld = DFFEAS(ZC1L225, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result
--register power-up is low

ZC1_W_cmp_result = DFFEAS(ZC1L339, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0]
--register power-up is low

ZC1_W_control_rd_data[0] = DFFEAS(ZC1L340, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]
--register power-up is low

ZC1_R_dst_regnum[0] = DFFEAS(ZC1L251, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]
--register power-up is low

ZC1_R_dst_regnum[1] = DFFEAS(ZC1L253, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]
--register power-up is low

ZC1_R_dst_regnum[2] = DFFEAS(ZC1L255, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]
--register power-up is low

ZC1_R_dst_regnum[3] = DFFEAS(ZC1L257, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]
--register power-up is low

ZC1_R_dst_regnum[4] = DFFEAS(ZC1L259, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[3] = DFFEAS(Z1_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[2] = DFFEAS(Z1_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1_r_sync_rst_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]
--register power-up is low

Z1_r_sync_rst_chain[2] = DFFEAS(Z1L18, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1L17 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~0
Z1L17 = (Z1_altera_reset_synchronizer_int_chain[2] & Z1_r_sync_rst_chain[2]);


--ZC1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11]
--register power-up is low

ZC1_D_iw[11] = DFFEAS(ZC1L613, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  ,  ,  );


--ZC1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13]
--register power-up is low

ZC1_D_iw[13] = DFFEAS(ZC1L617, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  ,  ,  );


--ZC1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15]
--register power-up is low

ZC1_D_iw[15] = DFFEAS(ZC1L621, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  ,  ,  );


--ZC1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16]
--register power-up is low

ZC1_D_iw[16] = DFFEAS(ZC1L623, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  ,  ,  );


--ZC1L556 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0
ZC1L556 = ( ZC1_D_iw[15] & ( !ZC1_D_iw[16] & ( (!ZC1_D_iw[11] & (ZC1_D_iw[12] & (!ZC1_D_iw[13] & ZC1_D_iw[14]))) ) ) );


--ZC1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]
--register power-up is low

ZC1_D_iw[1] = DFFEAS(ZC1L593, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  ,  ,  );


--ZC1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3]
--register power-up is low

ZC1_D_iw[3] = DFFEAS(ZC1L597, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  ,  ,  );


--ZC1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4]
--register power-up is low

ZC1_D_iw[4] = DFFEAS(ZC1L599, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  ,  ,  );


--ZC1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5]
--register power-up is low

ZC1_D_iw[5] = DFFEAS(ZC1L601, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  ,  ,  );


--ZC1L541 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0
ZC1L541 = ( ZC1_D_iw[4] & ( ZC1_D_iw[5] & ( (!ZC1_D_iw[0] & (ZC1_D_iw[1] & (!ZC1_D_iw[2] & ZC1_D_iw[3]))) ) ) );


--ZC1L557 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1
ZC1L557 = ( !ZC1_D_iw[15] & ( !ZC1_D_iw[16] & ( (ZC1_D_iw[11] & (ZC1_D_iw[12] & (!ZC1_D_iw[13] & ZC1_D_iw[14]))) ) ) );


--ZC1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0
ZC1L204 = (!ZC1_D_iw[14] & ZC1_D_iw[15]);


--ZC1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0
ZC1L226 = ( ZC1L541 & ( (!ZC1_D_iw[11] & (ZC1_D_iw[12] & (ZC1_D_iw[13] & !ZC1_D_iw[16]))) ) );


--ZC1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right
--register power-up is low

ZC1_R_ctrl_shift_rot_right = DFFEAS(ZC1L240, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L431 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~0
ZC1L431 = (!ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[4])) # (ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[6])));


--ZC1L297 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0
ZC1L297 = (!ZC1L541 & ((ZC1_D_iw[4]))) # (ZC1L541 & (ZC1_D_iw[15]));


--ZC1L558 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2
ZC1L558 = ( !ZC1_D_iw[15] & ( !ZC1_D_iw[16] & ( (!ZC1_D_iw[11] & (!ZC1_D_iw[12] & (!ZC1_D_iw[13] & ZC1_D_iw[14]))) ) ) );


--ZC1L542 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1
ZC1L542 = ( !ZC1_D_iw[4] & ( ZC1_D_iw[5] & ( (!ZC1_D_iw[0] & (!ZC1_D_iw[1] & (!ZC1_D_iw[2] & ZC1_D_iw[3]))) ) ) );


--ZC1L543 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2
ZC1L543 = ( !ZC1_D_iw[4] & ( !ZC1_D_iw[5] & ( (!ZC1_D_iw[0] & (!ZC1_D_iw[1] & (!ZC1_D_iw[2] & ZC1_D_iw[3]))) ) ) );


--ZC1L544 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3
ZC1L544 = ( !ZC1_D_iw[4] & ( !ZC1_D_iw[5] & ( (!ZC1_D_iw[0] & (ZC1_D_iw[1] & (ZC1_D_iw[2] & ZC1_D_iw[3]))) ) ) );


--ZC1L545 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4
ZC1L545 = ( !ZC1_D_iw[4] & ( !ZC1_D_iw[5] & ( (!ZC1_D_iw[0] & (ZC1_D_iw[1] & (ZC1_D_iw[2] & !ZC1_D_iw[3]))) ) ) );


--ZC1L546 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5
ZC1L546 = ( ZC1_D_iw[4] & ( !ZC1_D_iw[5] & ( (!ZC1_D_iw[0] & (!ZC1_D_iw[1] & (!ZC1_D_iw[2] & ZC1_D_iw[3]))) ) ) );


--ZC1L547 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6
ZC1L547 = ( !ZC1_D_iw[4] & ( ZC1_D_iw[5] & ( (!ZC1_D_iw[0] & (!ZC1_D_iw[1] & (!ZC1_D_iw[2] & !ZC1_D_iw[3]))) ) ) );


--ZC1L295 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0
ZC1L295 = (ZC1L195) # (ZC1L297);


--ZC1L296 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1
ZC1L296 = (!ZC1L541 & ((ZC1_D_iw[3]))) # (ZC1L541 & (ZC1_D_iw[14]));


--ZC1L294 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1
ZC1L294 = (ZC1L296) # (ZC1L195);


--ZC1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R
--register power-up is low

ZC1_E_valid_from_R = DFFEAS(ZC1L540, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br
--register power-up is low

ZC1_R_ctrl_br = DFFEAS(ZC1L676, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid
--register power-up is low

ZC1_R_valid = DFFEAS(ZC1_D_valid, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr
--register power-up is low

ZC1_R_ctrl_retaddr = DFFEAS(ZC1L235, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L720 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0
ZC1L720 = (!ZC1_E_valid_from_R & (((ZC1_R_valid & ZC1_R_ctrl_retaddr)))) # (ZC1_E_valid_from_R & (((ZC1_R_valid & ZC1_R_ctrl_retaddr)) # (ZC1_R_ctrl_br)));


--ZC1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct
--register power-up is low

ZC1_R_ctrl_jmp_direct = DFFEAS(ZC1L223, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L721 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1
ZC1L721 = (ZC1_E_valid_from_R & ZC1_R_ctrl_jmp_direct);


--ZC1L710 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~2
ZC1L710 = ( ED1_q_b[5] & ( (!ZC1L720 & ((!ZC1L721) # ((ZC1_D_iw[9])))) # (ZC1L720 & (((ZC1L2)))) ) ) # ( !ED1_q_b[5] & ( (!ZC1L720 & (ZC1L721 & (ZC1_D_iw[9]))) # (ZC1L720 & (((ZC1L2)))) ) );


--ZC1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot
--register power-up is low

ZC1_R_ctrl_src_imm5_shift_rot = DFFEAS(ZC1L245, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16
--register power-up is low

ZC1_R_ctrl_hi_imm16 = DFFEAS(ZC1L216, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero
--register power-up is low

ZC1_R_ctrl_force_src2_zero = DFFEAS(ZC1L215, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L508 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]~0
ZC1L508 = ((ZC1_R_ctrl_force_src2_zero) # (ZC1_R_ctrl_hi_imm16)) # (ZC1_R_ctrl_src_imm5_shift_rot);


--ZC1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm
--register power-up is low

ZC1_R_src2_use_imm = DFFEAS(ZC1L746, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub
--register power-up is low

ZC1_E_alu_sub = DFFEAS(ZC1L338, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L559 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3
ZC1L559 = ( !ZC1_D_iw[15] & ( ZC1_D_iw[16] & ( (!ZC1_D_iw[11] & (ZC1_D_iw[12] & (ZC1_D_iw[13] & !ZC1_D_iw[14]))) ) ) );


--ZC1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl
ZC1_D_op_rdctl = (ZC1L541 & ZC1L559);


--ZC1L560 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4
ZC1L560 = ( ZC1_D_iw[15] & ( !ZC1_D_iw[16] & ( (!ZC1_D_iw[11] & (!ZC1_D_iw[12] & (!ZC1_D_iw[13] & !ZC1_D_iw[14]))) ) ) );


--ZC1L561 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5
ZC1L561 = ( ZC1_D_iw[15] & ( ZC1_D_iw[16] & ( (!ZC1_D_iw[11] & (!ZC1_D_iw[12] & (!ZC1_D_iw[13] & !ZC1_D_iw[14]))) ) ) );


--ZC1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0
ZC1L201 = (ZC1L541 & (((ZC1L561) # (ZC1L560)) # (ZC1L196)));


--ZC1L548 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7
ZC1L548 = ( ZC1_D_iw[4] & ( ZC1_D_iw[5] & ( (!ZC1_D_iw[0] & (!ZC1_D_iw[1] & (!ZC1_D_iw[2] & !ZC1_D_iw[3]))) ) ) );


--ZC1L549 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8
ZC1L549 = ( ZC1_D_iw[4] & ( !ZC1_D_iw[5] & ( (!ZC1_D_iw[0] & (!ZC1_D_iw[1] & (!ZC1_D_iw[2] & !ZC1_D_iw[3]))) ) ) );


--ZC1L676 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0
ZC1L676 = ( ZC1_D_iw[1] & ( ZC1_D_iw[2] & ( (!ZC1_D_iw[0] & ((!ZC1_D_iw[4]) # ((!ZC1_D_iw[5]) # (!ZC1_D_iw[3])))) ) ) );


--ZC1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1
ZC1L202 = (!ZC1L543 & (!ZC1L549 & !ZC1L676));


--ZC1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~2
ZC1L203 = ( ZC1L548 & ( ZC1L202 ) ) # ( !ZC1L548 & ( ZC1L202 & ( (((ZC1L201) # (ZC1L547)) # (ZC1L546)) # (ZC1L542) ) ) ) # ( ZC1L548 & ( !ZC1L202 ) ) # ( !ZC1L548 & ( !ZC1L202 ) );


--ZC1L430 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~1
ZC1L430 = (!ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[3])) # (ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[5])));


--ZC1L744 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0
ZC1L744 = (!ZC1_R_src2_use_imm & !ZC1_R_ctrl_src_imm5_shift_rot);


--ZC1L743 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~1
ZC1L743 = ( ZC1_D_iw[10] & ( (!ZC1_R_ctrl_hi_imm16 & (!ZC1_R_ctrl_force_src2_zero & ((!ZC1L744) # (ED2_q_b[4])))) ) ) # ( !ZC1_D_iw[10] & ( (ED2_q_b[4] & (ZC1L744 & (!ZC1_R_ctrl_hi_imm16 & !ZC1_R_ctrl_force_src2_zero))) ) );


--ZC1L709 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~3
ZC1L709 = ( ED1_q_b[4] & ( (!ZC1L720 & ((!ZC1L721) # ((ZC1_D_iw[8])))) # (ZC1L720 & (((ZC1L6)))) ) ) # ( !ED1_q_b[4] & ( (!ZC1L720 & (ZC1L721 & (ZC1_D_iw[8]))) # (ZC1L720 & (((ZC1L6)))) ) );


--ZC1L440 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~2
ZC1L440 = (!ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[13])) # (ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[15])));


--ZC1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18]
--register power-up is low

ZC1_D_iw[18] = DFFEAS(ZC1L625, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  ,  ,  );


--ZC1L719 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~4
ZC1L719 = ( ED1_q_b[14] & ( (!ZC1L720 & ((!ZC1L721) # ((ZC1_D_iw[18])))) # (ZC1L720 & (((ZC1L10)))) ) ) # ( !ED1_q_b[14] & ( (!ZC1L720 & (ZC1L721 & ((ZC1_D_iw[18])))) # (ZC1L720 & (((ZC1L10)))) ) );


--ZC1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20]
--register power-up is low

ZC1_D_iw[20] = DFFEAS(ZC1L627, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  ,  ,  );


--ZC1L439 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~3
ZC1L439 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[12]))) # (ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[14]));


--ZC1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19]
--register power-up is low

ZC1_D_iw[19] = DFFEAS(ZC1L626, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  ,  ,  );


--ZC1L718 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~5
ZC1L718 = ( ED1_q_b[13] & ( (!ZC1L720 & ((!ZC1L721) # ((ZC1_D_iw[17])))) # (ZC1L720 & (((ZC1L14)))) ) ) # ( !ED1_q_b[13] & ( (!ZC1L720 & (ZC1L721 & ((ZC1_D_iw[17])))) # (ZC1L720 & (((ZC1L14)))) ) );


--ZC1L438 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~4
ZC1L438 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[11]))) # (ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[13]));


--ZC1L717 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~6
ZC1L717 = ( ED1_q_b[12] & ( (!ZC1L720 & (((!ZC1L721)) # (ZC1_D_iw[16]))) # (ZC1L720 & (((ZC1L18)))) ) ) # ( !ED1_q_b[12] & ( (!ZC1L720 & (ZC1_D_iw[16] & (ZC1L721))) # (ZC1L720 & (((ZC1L18)))) ) );


--ZC1L437 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~5
ZC1L437 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[10]))) # (ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[12]));


--ZC1L716 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~7
ZC1L716 = ( ED1_q_b[11] & ( (!ZC1L720 & (((!ZC1L721)) # (ZC1_D_iw[15]))) # (ZC1L720 & (((ZC1L22)))) ) ) # ( !ED1_q_b[11] & ( (!ZC1L720 & (ZC1_D_iw[15] & (ZC1L721))) # (ZC1L720 & (((ZC1L22)))) ) );


--ZC1L436 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~6
ZC1L436 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[9]))) # (ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[11]));


--ZC1L715 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~8
ZC1L715 = ( ED1_q_b[10] & ( (!ZC1L720 & (((!ZC1L721)) # (ZC1_D_iw[14]))) # (ZC1L720 & (((ZC1L26)))) ) ) # ( !ED1_q_b[10] & ( (!ZC1L720 & (ZC1_D_iw[14] & (ZC1L721))) # (ZC1L720 & (((ZC1L26)))) ) );


--ZC1L435 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~7
ZC1L435 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[8]))) # (ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[10]));


--ZC1L714 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~9
ZC1L714 = ( ED1_q_b[9] & ( (!ZC1L720 & (((!ZC1L721)) # (ZC1_D_iw[13]))) # (ZC1L720 & (((ZC1L30)))) ) ) # ( !ED1_q_b[9] & ( (!ZC1L720 & (ZC1_D_iw[13] & (ZC1L721))) # (ZC1L720 & (((ZC1L30)))) ) );


--ZC1L434 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~8
ZC1L434 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[7]))) # (ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[9]));


--ZC1L713 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~10
ZC1L713 = ( ED1_q_b[8] & ( (!ZC1L720 & (((!ZC1L721)) # (ZC1_D_iw[12]))) # (ZC1L720 & (((ZC1L34)))) ) ) # ( !ED1_q_b[8] & ( (!ZC1L720 & (ZC1_D_iw[12] & (ZC1L721))) # (ZC1L720 & (((ZC1L34)))) ) );


--ZC1L433 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~9
ZC1L433 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[6]))) # (ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[8]));


--ZC1L712 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~11
ZC1L712 = ( ED1_q_b[7] & ( (!ZC1L720 & (((!ZC1L721)) # (ZC1_D_iw[11]))) # (ZC1L720 & (((ZC1L38)))) ) ) # ( !ED1_q_b[7] & ( (!ZC1L720 & (ZC1_D_iw[11] & (ZC1L721))) # (ZC1L720 & (((ZC1L38)))) ) );


--ZC1L432 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~10
ZC1L432 = (!ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[5])) # (ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[7])));


--ZC1L711 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~12
ZC1L711 = ( ED1_q_b[6] & ( (!ZC1L720 & ((!ZC1L721) # ((ZC1_D_iw[10])))) # (ZC1L720 & (((ZC1L42)))) ) ) # ( !ED1_q_b[6] & ( (!ZC1L720 & (ZC1L721 & (ZC1_D_iw[10]))) # (ZC1L720 & (((ZC1L42)))) ) );


--ZC1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt
ZC1_d_read_nxt = (!ZC1_d_read & (ZC1_E_new_inst & ((ZC1_R_ctrl_ld)))) # (ZC1_d_read & (((ZC1_E_new_inst & ZC1_R_ctrl_ld)) # (LC1_WideOr1)));


--BC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0
BC1L8 = ( TB1L2 & ( LC1_WideOr1 & ( ((DB1_rst1 & (ZC1_d_read & ZB2L37))) # (BC1_read_accepted) ) ) ) # ( !TB1L2 & ( LC1_WideOr1 & ( ((DB1_rst1 & ZC1_d_read)) # (BC1_read_accepted) ) ) );


--ZB7L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~2
ZB7L14 = (BC1L9 & ZB7L13);


--YB7L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]~1
YB7L3 = ( ZB7L13 & ( ((YB7_mem_used[0] & ((!ZB7_read_latency_shift_reg[0]) # (YB7_mem_used[1])))) # (BC1L9) ) ) # ( !ZB7L13 & ( (YB7_mem_used[0] & ((!ZB7_read_latency_shift_reg[0]) # (YB7_mem_used[1]))) ) );


--ZC1L428 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~11
ZC1L428 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[1]))) # (ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[3]));


--ZC1L707 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~13
ZC1L707 = ( ED1_q_b[2] & ( (!ZC1L720 & (((!ZC1L721) # (ZC1_D_iw[6])))) # (ZC1L720 & (ZC1L46)) ) ) # ( !ED1_q_b[2] & ( (!ZC1L720 & (((ZC1L721 & ZC1_D_iw[6])))) # (ZC1L720 & (ZC1L46)) ) );


--ZC1L741 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~2
ZC1L741 = ( !ZC1_R_ctrl_force_src2_zero & ( (!ZC1_R_ctrl_hi_imm16 & ((!ZC1L744 & ((ZC1_D_iw[8]))) # (ZC1L744 & (ED2_q_b[2])))) ) );


--ZC1L429 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~12
ZC1L429 = (!ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[2])) # (ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[4])));


--ZC1L708 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~14
ZC1L708 = ( ED1_q_b[3] & ( (!ZC1L720 & ((!ZC1L721) # ((ZC1_D_iw[7])))) # (ZC1L720 & (((ZC1L50)))) ) ) # ( !ED1_q_b[3] & ( (!ZC1L720 & (ZC1L721 & ((ZC1_D_iw[7])))) # (ZC1L720 & (((ZC1L50)))) ) );


--ZC1L742 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~3
ZC1L742 = ( ZC1_D_iw[9] & ( (!ZC1_R_ctrl_hi_imm16 & (!ZC1_R_ctrl_force_src2_zero & ((!ZC1L744) # (ED2_q_b[3])))) ) ) # ( !ZC1_D_iw[9] & ( (ED2_q_b[3] & (ZC1L744 & (!ZC1_R_ctrl_hi_imm16 & !ZC1_R_ctrl_force_src2_zero))) ) );


--ZC1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0
ZC1L246 = (ZC1_D_iw[0] & (!ZC1_D_iw[1] & ((!ZC1_D_iw[4]) # (!ZC1_D_iw[3]))));


--EC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~2
EC1L13 = ( BC1L9 & ( !EC1L11 & ( ((!EC1L3) # (!EC1L4)) # (ZC1_W_alu_result[5]) ) ) ) # ( !BC1L9 & ( !EC1L11 & ( (((!EC1L3) # (!EC1L4)) # (ZC1_W_alu_result[4])) # (ZC1_W_alu_result[5]) ) ) );


--EC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~3
EC1L14 = ( EC1L4 & ( BC1L9 & ( (ZC1_W_alu_result[5] & (!ZC1_W_alu_result[4] & EC1L3)) ) ) ) # ( EC1L4 & ( !BC1L9 & ( (!ZC1_W_alu_result[3] & (ZC1_W_alu_result[5] & (!ZC1_W_alu_result[4] & EC1L3))) ) ) );


--ZB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_waitrequest_generated~0
ZB2L34 = ( EC1L13 & ( EC1L14 & ( (!ZB2_wait_latency_counter[1] & ZB2_wait_latency_counter[0]) ) ) ) # ( !EC1L13 & ( EC1L14 & ( (!ZB2_wait_latency_counter[1] & ZB2_wait_latency_counter[0]) ) ) ) # ( EC1L13 & ( !EC1L14 & ( (!ZB2_wait_latency_counter[1] & (!ZB2_wait_latency_counter[0] $ (((!XB7L1) # (YB2_mem_used[1]))))) ) ) ) # ( !EC1L13 & ( !EC1L14 & ( (!ZB2_wait_latency_counter[1] & ZB2_wait_latency_counter[0]) ) ) );


--YB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[0]
--register power-up is low

YB2_mem_used[0] = DFFEAS(YB2L4, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0
YB2L6 = (YB2_mem_used[1] & ((!ZB2_read_latency_shift_reg[0]) # (!YB2_mem_used[0])));


--YB2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1
YB2L7 = (BC1L9 & (!ZB2_read_latency_shift_reg[0] & YB2_mem_used[0]));


--YB2L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2
YB2L8 = ( YB2L7 & ( ((DB1_rst1 & (EC1L12 & ZB2L34))) # (YB2L6) ) ) # ( !YB2L7 & ( YB2L6 ) );


--ZB2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter~0
ZB2L42 = ( ZB2_wait_latency_counter[0] & ( EC1L12 & ( (U1L4 & (TB1L8 & (!YB2_mem_used[1] & !ZB2_wait_latency_counter[1]))) ) ) ) # ( !ZB2_wait_latency_counter[0] & ( EC1L12 & ( (TB1L8 & (!YB2_mem_used[1] & ZB2_wait_latency_counter[1])) ) ) );


--ZB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter~1
ZB2L43 = ( !ZB2L34 & ( (TB1L8 & (!YB2_mem_used[1] & (!ZB2_wait_latency_counter[0] & EC1L12))) ) );


--YB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

YB3_mem_used[0] = DFFEAS(YB3L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~2
EC1L10 = ( EC1L9 & ( (ZC1_W_alu_result[5] & (!ZC1_W_alu_result[4] & (EC1L3 & EC1L4))) ) );


--ZB3L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0
ZB3L9 = ( !ZB3_wait_latency_counter[1] & ( ZB3_wait_latency_counter[0] & ( (DB1_rst1 & (EC1L10 & ((!XB7L1) # (YB3_mem_used[1])))) ) ) ) # ( !ZB3_wait_latency_counter[1] & ( !ZB3_wait_latency_counter[0] & ( (DB1_rst1 & (XB7L1 & (!YB3_mem_used[1] & EC1L10))) ) ) );


--YB3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0
YB3L5 = (!YB3_mem_used[0] & (YB3_mem_used[1])) # (YB3_mem_used[0] & (!ZB3_read_latency_shift_reg[0] & ((ZB3L9) # (YB3_mem_used[1]))));


--ZB3L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0
ZB3L13 = ( ZB3_wait_latency_counter[0] & ( (TB1L8 & (XB3L1 & ((ZB3_wait_latency_counter[1]) # (U1L4)))) ) ) # ( !ZB3_wait_latency_counter[0] & ( (TB1L8 & (XB3L1 & ((!U1L4) # (ZB3_wait_latency_counter[1])))) ) );


--ZB3L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1
ZB3L15 = (ZB3L13 & (!ZB3_wait_latency_counter[1] $ (!ZB3_wait_latency_counter[0])));


--ZB3L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~2
ZB3L16 = (!ZB3_wait_latency_counter[0] & ZB3L13);


--XB5L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|cp_ready~0
XB5L4 = (!DB1_rst1 & ((DC2L56) # (DC2L55)));


--XB5L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|comb~0
XB5L1 = (YB5_mem[0][73]) # (ZB5_read_latency_shift_reg[0]);


--EC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal0~0
EC1L1 = (ZC1_W_alu_result[14] & (!ZC1_W_alu_result[13] & !ZC1_W_alu_result[12]));


--ZC1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read
--register power-up is low

ZC1_i_read = DFFEAS(ZC1L995, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted
--register power-up is low

BC2_read_accepted = DFFEAS(BC2L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|cp_valid~0
AC2L1 = (DB1_rst1 & (!ZC1_i_read & !BC2_read_accepted));


--ZC1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12]
--register power-up is low

ZC1_F_pc[12] = DFFEAS(ZC1L664, CLOCK_50, !Z1_r_sync_rst,  , ZC1_W_valid,  ,  ,  ,  );


--FC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0
FC1L1 = (!ZC1_F_pc[12] & (ZC1_F_pc[10] & (ZC1_F_pc[9] & !ZC1_F_pc[11])));


--WB2_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|WideOr1
WB2_WideOr1 = ( AC2L1 & ( FC1L1 & ( (TB1L8 & (WB2_saved_grant[0] & EC1L1)) ) ) ) # ( !AC2L1 & ( FC1L1 & ( (TB1L8 & (WB2_saved_grant[0] & EC1L1)) ) ) ) # ( AC2L1 & ( !FC1L1 & ( ((TB1L8 & (WB2_saved_grant[0] & EC1L1))) # (WB2_saved_grant[1]) ) ) ) # ( !AC2L1 & ( !FC1L1 & ( (TB1L8 & (WB2_saved_grant[0] & EC1L1)) ) ) );


--YB5L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0
YB5L23 = ( BC2_read_accepted & ( (BC1L9 & WB2_saved_grant[0]) ) ) # ( !BC2_read_accepted & ( (!BC1L9 & (((WB2_saved_grant[1] & !ZC1_i_read)))) # (BC1L9 & (((WB2_saved_grant[1] & !ZC1_i_read)) # (WB2_saved_grant[0]))) ) );


--YB5L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0
YB5L21 = ( WB2_WideOr1 & ( YB5L23 & ( (!YB5_mem_used[0] & (YB5_mem_used[1])) # (YB5_mem_used[0] & (!XB5L1 & ((!XB5L4) # (YB5_mem_used[1])))) ) ) ) # ( !WB2_WideOr1 & ( YB5L23 & ( (YB5_mem_used[1] & ((!XB5L1) # (!YB5_mem_used[0]))) ) ) ) # ( WB2_WideOr1 & ( !YB5L23 & ( (YB5_mem_used[1] & ((!XB5L1) # (!YB5_mem_used[0]))) ) ) ) # ( !WB2_WideOr1 & ( !YB5L23 & ( (YB5_mem_used[1] & ((!XB5L1) # (!YB5_mem_used[0]))) ) ) );


--TB1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~0
TB1L10 = ( BC1_read_accepted & ( EC1L1 & ( (ZC1_d_write & (!BC1_write_accepted & DB1_rst1)) ) ) ) # ( !BC1_read_accepted & ( EC1L1 & ( (DB1_rst1 & (((ZC1_d_write & !BC1_write_accepted)) # (ZC1_d_read))) ) ) );


--QC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

QC2_top_priority_reg[0] = DFFEAS(QC2L6, CLOCK_50, !Z1_r_sync_rst,  , QC2L5,  ,  ,  ,  );


--QC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

QC2_top_priority_reg[1] = DFFEAS(QC2L1, CLOCK_50, !Z1_r_sync_rst,  , QC2L5,  ,  ,  ,  );


--UB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0
UB1L2 = ( AC2L1 & ( ((!ZC1_F_pc[10]) # ((!ZC1_F_pc[9]) # (ZC1_F_pc[11]))) # (ZC1_F_pc[12]) ) );


--QC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~0
QC2L1 = (TB1L10 & ((!QC2_top_priority_reg[0]) # ((QC2_top_priority_reg[1] & !UB1L2))));


--WB2_src_payload[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload[0]
WB2_src_payload[0] = (WB2_saved_grant[1]) # (WB2_saved_grant[0]);


--WB2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress
--register power-up is low

WB2_packet_in_progress = DFFEAS(WB2L4, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|update_grant~0
WB2L40 = (!WB2_WideOr1 & (((!WB2_packet_in_progress)))) # (WB2_WideOr1 & (WB2L2 & (WB2_src_payload[0])));


--XB5_cp_ready is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|cp_ready
XB5_cp_ready = (!YB5_mem_used[1] & (((!DC2L55 & !DC2L56)) # (DB1_rst1)));


--DC2L69 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|use_reg~0
DC2L69 = (!DC2_use_reg & (XB5_cp_ready & ((WB2_WideOr1)))) # (DC2_use_reg & ((!XB5_cp_ready) # ((!DC2_count[0]))));


--ZC1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2]
--register power-up is low

ZC1_d_byteenable[2] = DFFEAS(ZC1L381, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[34]
WB2_src_data[34] = ((WB2_saved_grant[0] & ZC1_d_byteenable[2])) # (WB2_saved_grant[1]);


--DC2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[7]~0
DC2L29 = ( DC2L56 & ( (!DC2_use_reg) # ((DB1_rst1 & !YB5_mem_used[1])) ) ) # ( !DC2L56 & ( (!DC2_use_reg) # ((!YB5_mem_used[1] & ((!DC2L55) # (DB1_rst1)))) ) );


--ZC1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0
ZC1L229 = (ZC1_D_iw[0] & (!ZC1_D_iw[3] & ((ZC1_D_iw[2]) # (ZC1_D_iw[1]))));


--ZC1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1
ZC1L230 = (!ZC1L229) # (ZC1_D_iw[4]);


--ZC1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0
ZC1L231 = (ZC1_D_iw[0] & (ZC1_D_iw[3] & ((ZC1_D_iw[2]) # (ZC1_D_iw[1]))));


--ZC1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1
ZC1L232 = (!ZC1_D_iw[4] & ZC1L231);


--ZC1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0
ZC1L383 = (!ZC1L106 & ((!ZC1L110) # ((ZC1L232) # (ZC1L230)))) # (ZC1L106 & ((!ZC1L230 $ (!ZC1L232))));


--QC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[1]~1
QC2L2 = (UB1L2 & (((!TB1L10 & !QC2_top_priority_reg[0])) # (QC2_top_priority_reg[1])));


--ZC1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3]
--register power-up is low

ZC1_d_byteenable[3] = DFFEAS(ZC1L382, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[35]
WB2_src_data[35] = ((WB2_saved_grant[0] & ZC1_d_byteenable[3])) # (WB2_saved_grant[1]);


--ZC1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~1
ZC1L380 = (!ZC1L106 & (((ZC1L232) # (ZC1L230)) # (ZC1L110))) # (ZC1L106 & ((!ZC1L230 $ (!ZC1L232))));


--DC2L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|count[0]~0
DC2L19 = (!DC2_use_reg & (((XB5_cp_ready & WB2_WideOr1)) # (DC2_count[0]))) # (DC2_use_reg & (!XB5_cp_ready $ ((!DC2_count[0]))));


--TB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3
TB1L7 = ( ZB6_wait_latency_counter[0] & ( EC1L8 & ( (DB1_rst1 & (!ZB6_wait_latency_counter[1] & ((!XB7L1) # (YB6_mem_used[1])))) ) ) ) # ( !ZB6_wait_latency_counter[0] & ( EC1L8 & ( (DB1_rst1 & (XB7L1 & (!YB6_mem_used[1] & !ZB6_wait_latency_counter[1]))) ) ) );


--YB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

YB6_mem_used[0] = DFFEAS(YB6L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB6L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]~0
YB6L5 = (!YB6_mem_used[0] & (YB6_mem_used[1])) # (YB6_mem_used[0] & (!ZB6_read_latency_shift_reg[0] & ((TB1L7) # (YB6_mem_used[1]))));


--ZB6L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[0]~0
ZB6L7 = ( ZB6_wait_latency_counter[0] & ( EC1L8 & ( (TB1L8 & (!YB6_mem_used[1] & ((ZB6_wait_latency_counter[1]) # (U1L4)))) ) ) ) # ( !ZB6_wait_latency_counter[0] & ( EC1L8 & ( (TB1L8 & (!YB6_mem_used[1] & ((!U1L4) # (ZB6_wait_latency_counter[1])))) ) ) );


--ZB6L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter~1
ZB6L9 = (ZB6L7 & (!ZB6_wait_latency_counter[1] $ (!ZB6_wait_latency_counter[0])));


--ZB6L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter~2
ZB6L10 = (!ZB6_wait_latency_counter[0] & ZB6L7);


--YB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

YB1_mem_used[0] = DFFEAS(YB1L3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0
YB1L5 = (DB1_rst1 & (BC1L9 & (!ZB1_read_latency_shift_reg[0] & YB1_mem_used[0])));


--YB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1
YB1L6 = ( YB1_mem_used[0] & ( YB1L5 & ( (!YB1_mem_used[1] & (T1_av_waitrequest & (EC1L7))) # (YB1_mem_used[1] & ((!ZB1_read_latency_shift_reg[0]) # ((T1_av_waitrequest & EC1L7)))) ) ) ) # ( !YB1_mem_used[0] & ( YB1L5 & ( ((T1_av_waitrequest & EC1L7)) # (YB1_mem_used[1]) ) ) ) # ( YB1_mem_used[0] & ( !YB1L5 & ( (YB1_mem_used[1] & !ZB1_read_latency_shift_reg[0]) ) ) ) # ( !YB1_mem_used[0] & ( !YB1L5 & ( YB1_mem_used[1] ) ) );


--T1L67 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0
T1L67 = (DB1_rst1 & (!YB1_mem_used[1] & (!T1_av_waitrequest & EC1L7)));


--T1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1
T1L68 = (T1L67 & ((BC1L9) # (U1L4)));


--TB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~1
TB1L9 = ( BC1_read_accepted & ( EC1L2 & ( (ZC1_d_write & (!BC1_write_accepted & DB1_rst1)) ) ) ) # ( !BC1_read_accepted & ( EC1L2 & ( (DB1_rst1 & (((ZC1_d_write & !BC1_write_accepted)) # (ZC1_d_read))) ) ) );


--QC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

QC1_top_priority_reg[0] = DFFEAS(QC1L6, CLOCK_50, !Z1_r_sync_rst,  , QC1L5,  ,  ,  ,  );


--QC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

QC1_top_priority_reg[1] = DFFEAS(QC1L1, CLOCK_50, !Z1_r_sync_rst,  , QC1L5,  ,  ,  ,  );


--UB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0
UB1L1 = ( AC2L1 & ( (!ZC1_F_pc[12] & (ZC1_F_pc[10] & (ZC1_F_pc[9] & !ZC1_F_pc[11]))) ) );


--QC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0
QC1L1 = (TB1L9 & ((!QC1_top_priority_reg[0]) # ((QC1_top_priority_reg[1] & !UB1L1))));


--WB1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress
--register power-up is low

WB1_packet_in_progress = DFFEAS(WB1L2, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_valid~0
WB1L53 = ( TB1L8 & ( WB1_saved_grant[0] & ( (ZC1_W_alu_result[14] & (!ZC1_W_alu_result[13] & (ZC1_W_alu_result[12] & ZC1_W_alu_result[11]))) ) ) );


--WB1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1]
--register power-up is low

WB1_saved_grant[1] = DFFEAS(QC1L2, CLOCK_50, !Z1_r_sync_rst,  , WB1L54,  ,  ,  ,  );


--WB1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0
WB1L54 = ( WB1L53 & ( WB1_saved_grant[1] & ( YB4L16 ) ) ) # ( !WB1L53 & ( WB1_saved_grant[1] & ( (!UB1L1 & ((!WB1_packet_in_progress))) # (UB1L1 & (YB4L16)) ) ) ) # ( WB1L53 & ( !WB1_saved_grant[1] & ( (WB1_saved_grant[0] & YB4L16) ) ) ) # ( !WB1L53 & ( !WB1_saved_grant[1] & ( !WB1_packet_in_progress ) ) );


--CD1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write
--register power-up is low

CD1_write = DFFEAS(CD1L90, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CD1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8]
--register power-up is low

CD1_address[8] = DFFEAS(WB1_src_data[46], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access
--register power-up is low

SD1_jtag_ram_access = DFFEAS(SD1L112, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0
SD1L167 = (!CD1_address[8] & SD1_jtag_ram_access);


--CD1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read
--register power-up is low

CD1_read = DFFEAS(CD1L54, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready
--register power-up is low

SD1_avalon_ociram_readdata_ready = DFFEAS(SD1L110, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L168 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1
SD1L168 = ( SD1_avalon_ociram_readdata_ready & ( (!SD1_waitrequest) # ((!CD1_write & ((!CD1_read))) # (CD1_write & (SD1L167))) ) ) # ( !SD1_avalon_ociram_readdata_ready & ( (!SD1_waitrequest) # ((!CD1_write) # (SD1L167)) ) );


--YB4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0
YB4L13 = ( WB1_saved_grant[1] & ( (!BC1L9 & (((!ZC1_i_read & !BC2_read_accepted)))) # (BC1L9 & (((!ZC1_i_read & !BC2_read_accepted)) # (WB1_saved_grant[0]))) ) ) # ( !WB1_saved_grant[1] & ( (BC1L9 & WB1_saved_grant[0]) ) );


--XB4L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0
XB4L1 = (YB4L13 & (((UB1L1 & WB1_saved_grant[1])) # (WB1L53)));


--YB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

YB4_mem_used[0] = DFFEAS(YB4L9, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0
YB4L11 = ( YB4_mem_used[0] & ( (!ZB4_read_latency_shift_reg[0] & (((!SD1_waitrequest & XB4L1)) # (YB4_mem_used[1]))) ) ) # ( !YB4_mem_used[0] & ( YB4_mem_used[1] ) );


--BC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0
BC1L5 = (!U1L4 & (!BC1L9 & !BC1_end_begintransfer));


--BC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1
BC1L6 = ( TB1L3 & ( !BC1L5 & ( (!DB1_rst1) # ((!TB1L5 & (!ZB2L37 & !ZB7L13))) ) ) ) # ( !TB1L3 & ( !BC1L5 & ( !DB1_rst1 ) ) );


--ZB4L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0
ZB4L36 = (DB1_rst1 & (YB4L16 & XB4L1));


--YB4_mem[1][72] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]
--register power-up is low

YB4_mem[1][72] = DFFEAS(YB4L14, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1
YB4L14 = (!YB4_mem_used[1] & (WB1_saved_grant[1])) # (YB4_mem_used[1] & ((YB4_mem[1][72])));


--YB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1
YB4L12 = (!YB4_mem_used[0]) # (ZB4_read_latency_shift_reg[0]);


--YB4_mem[1][54] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][54]
--register power-up is low

YB4_mem[1][54] = DFFEAS(YB4L15, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2
YB4L15 = (!YB4_mem_used[1] & (YB4L13)) # (YB4_mem_used[1] & ((YB4_mem[1][54])));


--ZB5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0
ZB5L3 = (!YB5_mem_used[1] & (WB2_WideOr1 & YB5L23));


--ZB5L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~1
ZB5L4 = (DB1_rst1 & (ZB5L3 & ((DC2L56) # (DC2L55))));


--YB5_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]
--register power-up is low

YB5_mem[1][73] = DFFEAS(YB5L24, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1
YB5L24 = ( YB5_mem[1][73] & ( ((!DC2L55 & (!DC2L56 & ZB5L3))) # (YB5_mem_used[1]) ) ) # ( !YB5_mem[1][73] & ( (!DC2L55 & (!DC2L56 & ZB5L3)) ) );


--YB5L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1
YB5L22 = ((!YB5_mem_used[0]) # (YB5_mem[0][73])) # (ZB5_read_latency_shift_reg[0]);


--YB5L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2
YB5L19 = ( ZB5L3 & ( (!XB5L4) # ((YB5_mem_used[0] & ((!XB5L1) # (YB5_mem_used[1])))) ) ) # ( !ZB5L3 & ( (YB5_mem_used[0] & ((!XB5L1) # (YB5_mem_used[1]))) ) );


--YB5_mem[1][19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][19]
--register power-up is low

YB5_mem[1][19] = DFFEAS(YB5L25, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[19]~2
DC2L57 = (DC2_use_reg & DC2_address_reg[1]);


--YB5L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2
YB5L25 = (!YB5_mem_used[1] & ((DC2L57))) # (YB5_mem_used[1] & (YB5_mem[1][19]));


--SC5L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base~0
SC5L11 = (!YB5_mem[0][42] & YB5_mem[0][19]);


--XB5L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|comb~1
XB5L2 = (YB5_mem_used[0] & ((YB5_mem[0][73]) # (ZB5_read_latency_shift_reg[0])));


--SC5_p1_burst_uncompress_address_offset[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|p1_burst_uncompress_address_offset[1]
SC5_p1_burst_uncompress_address_offset[1] = (YB5_mem[0][42] & SC5L2);


--YB5_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]
--register power-up is low

YB5_mem[1][74] = DFFEAS(YB5L26, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC2_endofpacket_reg is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|endofpacket_reg
--register power-up is low

DC2_endofpacket_reg = DFFEAS(WB2_src_payload[0], CLOCK_50, !Z1_r_sync_rst,  , !DC2_use_reg,  ,  ,  ,  );


--YB5L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~3
YB5L26 = ( DC2_endofpacket_reg & ( (!YB5_mem_used[1] & (DC2_use_reg & (DC2_count[0]))) # (YB5_mem_used[1] & (((YB5_mem[1][74])))) ) ) # ( !DC2_endofpacket_reg & ( (YB5_mem_used[1] & YB5_mem[1][74]) ) );


--YB5_mem[1][71] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]
--register power-up is low

YB5_mem[1][71] = DFFEAS(YB5L27, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~4
YB5L27 = (!YB5_mem_used[1] & (WB2_src_payload[0])) # (YB5_mem_used[1] & ((YB5_mem[1][71])));


--YB5_mem[1][54] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][54]
--register power-up is low

YB5_mem[1][54] = DFFEAS(YB5L28, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~5
YB5L28 = (!YB5_mem_used[1] & (WB2_saved_grant[1])) # (YB5_mem_used[1] & ((YB5_mem[1][54])));


--YB5_mem[1][36] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][36]
--register power-up is low

YB5_mem[1][36] = DFFEAS(YB5L29, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~6
YB5L29 = (!YB5_mem_used[1] & (YB5L23)) # (YB5_mem_used[1] & ((YB5_mem[1][36])));


--ZB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0
ZB1L27 = (DB1_rst1 & !YB1_mem_used[1]);


--ZB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1
ZB1L28 = (BC1L9 & (T1_av_waitrequest & (EC1L7 & ZB1L27)));


--ZB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg~1
ZB2L38 = ( ZB2L34 & ( (DB1_rst1 & (BC1L9 & (!YB2_mem_used[1] & EC1L12))) ) );


--ZB3L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1
ZB3L10 = (!YB3_mem_used[1] & ZB3L9);


--ZC1L803 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0
ZC1L803 = ( ZC1_W_alu_result[1] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte0_data[1])))) ) ) # ( !ZC1_W_alu_result[1] & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte0_data[1]) ) );


--ZC1L804 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1
ZC1L804 = ( ZC1_av_ld_byte0_data[2] & ( ((ZC1_W_alu_result[2] & (!ZC1_R_ctrl_rd_ctl_reg & !ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld) ) ) # ( !ZC1_av_ld_byte0_data[2] & ( (ZC1_W_alu_result[2] & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp & !ZC1_R_ctrl_ld))) ) );


--ZC1L805 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2
ZC1L805 = ( ZC1_av_ld_byte0_data[3] & ( ((ZC1_W_alu_result[3] & (!ZC1_R_ctrl_rd_ctl_reg & !ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld) ) ) # ( !ZC1_av_ld_byte0_data[3] & ( (ZC1_W_alu_result[3] & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp & !ZC1_R_ctrl_ld))) ) );


--ZC1L806 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3
ZC1L806 = ( ZC1_av_ld_byte0_data[4] & ( ((ZC1_W_alu_result[4] & (!ZC1_R_ctrl_rd_ctl_reg & !ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld) ) ) # ( !ZC1_av_ld_byte0_data[4] & ( (ZC1_W_alu_result[4] & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp & !ZC1_R_ctrl_ld))) ) );


--ZC1L807 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4
ZC1L807 = ( ZC1_av_ld_byte0_data[5] & ( ((ZC1_W_alu_result[5] & (!ZC1_R_ctrl_rd_ctl_reg & !ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld) ) ) # ( !ZC1_av_ld_byte0_data[5] & ( (ZC1_W_alu_result[5] & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp & !ZC1_R_ctrl_ld))) ) );


--ZC1L808 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5
ZC1L808 = ( ZC1_av_ld_byte0_data[6] & ( ((ZC1_W_alu_result[6] & (!ZC1_R_ctrl_rd_ctl_reg & !ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld) ) ) # ( !ZC1_av_ld_byte0_data[6] & ( (ZC1_W_alu_result[6] & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp & !ZC1_R_ctrl_ld))) ) );


--ZC1L809 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~6
ZC1L809 = ( ZC1_av_ld_byte0_data[7] & ( ((ZC1_W_alu_result[7] & (!ZC1_R_ctrl_rd_ctl_reg & !ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld) ) ) # ( !ZC1_av_ld_byte0_data[7] & ( (ZC1_W_alu_result[7] & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp & !ZC1_R_ctrl_ld))) ) );


--DB1L44 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0
DB1L44 = AMPP_FUNCTION(!A1L16, !A1L21, !A1L11);


--DB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0
DB1L81 = AMPP_FUNCTION(!A1L12, !DB1_td_shift[0], !DB1_state, !DB1_user_saw_rvalid, !DB1L44, !DB1_count[0]);


--DB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]
--register power-up is low

DB1_rdata[7] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[7], !Z1_r_sync_rst, DB1L22);


--DB1L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3
DB1L70 = AMPP_FUNCTION(!DB1_count[9], !DB1_td_shift[10], !DB1_rdata[7]);


--T1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav
--register power-up is low

T1_t_dav = DFFEAS(MB2_b_full, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled
--register power-up is low

DB1_write_stalled = AMPP_FUNCTION(A1L18, DB1L96, !A1L10, DB1L97);


--DB1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4
DB1L71 = AMPP_FUNCTION(!A1L12, !DB1_state, !DB1_count[1], !DB1_user_saw_rvalid, !DB1_td_shift[9]);


--DB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]
--register power-up is low

DB1_td_shift[2] = AMPP_FUNCTION(A1L18, DB1L73, !A1L10, DB1L57);


--DB1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5
DB1L72 = AMPP_FUNCTION(!A1L12, !DB1_count[9], !A1L16, !DB1_write_stalled, !DB1L71, !DB1_td_shift[2]);


--DB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0
DB1L15 = AMPP_FUNCTION(!A1L12, !DB1_state, !A1L19, !A1L16, !DB1_count[8]);


--DB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0
--register power-up is low

DB1_rvalid0 = AMPP_FUNCTION(CLOCK_50, DB1L42, !Z1_r_sync_rst);


--KD1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready
--register power-up is low

KD1_monitor_ready = DFFEAS(KD1L10, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]
--register power-up is low

SD1_MonDReg[1] = DFFEAS(SD1L91, CLOCK_50,  ,  , SD1L50,  ,  ,  ,  );


--VD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11
VD1L58 = ( SD1_MonDReg[1] & ( (!TD1L2 & ((!A1L25) # ((HD1_break_readreg[1])))) # (TD1L2 & (((VD1_sr[3])))) ) ) # ( !SD1_MonDReg[1] & ( (!TD1L2 & (A1L25 & ((HD1_break_readreg[1])))) # (TD1L2 & (((VD1_sr[3])))) ) );


--UD1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]
--register power-up is low

UD1_jdo[0] = DFFEAS(VD1_sr[0], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]
--register power-up is low

UD1_jdo[36] = DFFEAS(VD1_sr[36], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]
--register power-up is low

UD1_jdo[37] = DFFEAS(VD1_sr[37], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]
--register power-up is low

UD1_ir[1] = DFFEAS(A1L25, CLOCK_50,  ,  , UD1_jxuir,  ,  ,  ,  );


--UD1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]
--register power-up is low

UD1_ir[0] = DFFEAS(A1L24, CLOCK_50,  ,  , UD1_jxuir,  ,  ,  ,  );


--UD1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe
--register power-up is low

UD1_enable_action_strobe = DFFEAS(UD1_update_jdo_strobe, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]~0
HD1L9 = (UD1_ir[1] & (!UD1_ir[0] & UD1_enable_action_strobe));


--HD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]~1
HD1L10 = (!UD1_jdo[36] & (!UD1_jdo[37] & HD1L9));


--UD1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]
--register power-up is low

UD1_jdo[35] = DFFEAS(VD1_sr[35], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b
UD1_take_action_ocimem_b = (!UD1_ir[1] & (!UD1_ir[0] & (UD1_enable_action_strobe & UD1_jdo[35])));


--UD1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]
--register power-up is low

UD1_jdo[3] = DFFEAS(VD1_sr[3], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--SD1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1
--register power-up is low

SD1_jtag_ram_rd_d1 = DFFEAS(SD1_jtag_ram_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0
SD1L89 = (SD1_MonAReg[2] & (!SD1_MonAReg[4] & (!SD1_jtag_ram_rd_d1 & !SD1_MonAReg[3])));


--SD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1
SD1L90 = ( DE1_q_a[0] & ( (!UD1_take_action_ocimem_b & (((SD1L89) # (SD1_jtag_ram_rd_d1)))) # (UD1_take_action_ocimem_b & (UD1_jdo[3])) ) ) # ( !DE1_q_a[0] & ( (!UD1_take_action_ocimem_b & ((SD1L89))) # (UD1_take_action_ocimem_b & (UD1_jdo[3])) ) );


--SD1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1
--register power-up is low

SD1_jtag_rd_d1 = DFFEAS(SD1_jtag_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2
SD1L50 = ( SD1_jtag_rd_d1 & ( (((!UD1_enable_action_strobe) # (UD1_jdo[35])) # (UD1_ir[0])) # (UD1_ir[1]) ) ) # ( !SD1_jtag_rd_d1 & ( (!UD1_ir[1] & (!UD1_ir[0] & (UD1_enable_action_strobe & UD1_jdo[35]))) ) );


--ZC1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled
--register power-up is low

ZC1_hbreak_enabled = DFFEAS(ZC1L990, CLOCK_50, !Z1_r_sync_rst,  , ZC1_E_valid_from_R,  ,  ,  ,  );


--ZC1L550 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9
ZC1L550 = ( !ZC1_D_iw[4] & ( !ZC1_D_iw[5] & ( (!ZC1_D_iw[0] & (!ZC1_D_iw[1] & (!ZC1_D_iw[2] & !ZC1_D_iw[3]))) ) ) );


--ZC1L562 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6
ZC1L562 = ( ZC1_D_iw[15] & ( ZC1_D_iw[16] & ( (!ZC1_D_iw[11] & (ZC1_D_iw[12] & (ZC1_D_iw[13] & ZC1_D_iw[14]))) ) ) );


--ZC1L563 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7
ZC1L563 = ( ZC1_D_iw[15] & ( ZC1_D_iw[16] & ( (ZC1_D_iw[11] & (ZC1_D_iw[12] & (ZC1_D_iw[13] & ZC1_D_iw[14]))) ) ) );


--ZC1L551 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10
ZC1L551 = ( !ZC1_D_iw[4] & ( !ZC1_D_iw[5] & ( (!ZC1_D_iw[0] & (ZC1_D_iw[1] & (!ZC1_D_iw[2] & !ZC1_D_iw[3]))) ) ) );


--ZC1L552 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11
ZC1L552 = ( !ZC1_D_iw[4] & ( ZC1_D_iw[5] & ( (!ZC1_D_iw[0] & (!ZC1_D_iw[1] & (ZC1_D_iw[2] & !ZC1_D_iw[3]))) ) ) );


--ZC1L553 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12
ZC1L553 = ( !ZC1_D_iw[4] & ( ZC1_D_iw[5] & ( (!ZC1_D_iw[0] & (ZC1_D_iw[1] & (!ZC1_D_iw[2] & ZC1_D_iw[3]))) ) ) );


--ZC1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0
ZC1L206 = ( !ZC1L211 & ( !ZC1L210 & ( (!ZC1L551 & (!ZC1L552 & (!ZC1L553 & !ZC1L212))) ) ) );


--ZC1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0
ZC1L200 = ( ZC1_D_iw[5] & ( ZC1_D_iw[4] & ( (!ZC1_D_iw[1] & (!ZC1_D_iw[0] & ((!ZC1_D_iw[3]) # (ZC1_D_iw[2])))) # (ZC1_D_iw[1] & (ZC1_D_iw[0] & ((!ZC1_D_iw[3]) # (!ZC1_D_iw[2])))) ) ) ) # ( !ZC1_D_iw[5] & ( ZC1_D_iw[4] & ( (!ZC1_D_iw[1] & (((!ZC1_D_iw[0])))) # (ZC1_D_iw[1] & (ZC1_D_iw[0] & ((!ZC1_D_iw[3]) # (!ZC1_D_iw[2])))) ) ) ) # ( ZC1_D_iw[5] & ( !ZC1_D_iw[4] & ( (!ZC1_D_iw[1] & (!ZC1_D_iw[0] & ((!ZC1_D_iw[2]) # (ZC1_D_iw[3])))) # (ZC1_D_iw[1] & (((ZC1_D_iw[0])))) ) ) ) # ( !ZC1_D_iw[5] & ( !ZC1_D_iw[4] & ( (!ZC1_D_iw[1] & ((!ZC1_D_iw[0]) # ((!ZC1_D_iw[3] & !ZC1_D_iw[2])))) # (ZC1_D_iw[1] & (((ZC1_D_iw[0])))) ) ) );


--ZC1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0
ZC1L252 = (!ZC1L200 & ((ZC1_D_iw[18]))) # (ZC1L200 & (ZC1_D_iw[23]));


--ZC1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1
ZC1L253 = ( ZC1L206 & ( ZC1L252 & ( (!ZC1L541) # (((!ZC1L219 & !ZC1L218)) # (ZC1L550)) ) ) ) # ( !ZC1L206 & ( ZC1L252 & ( ZC1L550 ) ) ) # ( ZC1L206 & ( !ZC1L252 & ( ZC1L550 ) ) ) # ( !ZC1L206 & ( !ZC1L252 & ( ZC1L550 ) ) );


--ZC1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~2
ZC1L250 = (!ZC1L200 & ((ZC1_D_iw[17]))) # (ZC1L200 & (ZC1_D_iw[22]));


--ZC1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~3
ZC1L251 = ( ZC1L206 & ( ZC1L250 ) ) # ( !ZC1L206 & ( ZC1L250 ) ) # ( ZC1L206 & ( !ZC1L250 & ( ((ZC1L541 & ((ZC1L218) # (ZC1L219)))) # (ZC1L550) ) ) ) # ( !ZC1L206 & ( !ZC1L250 ) );


--ZC1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~4
ZC1L254 = (!ZC1L200 & ((ZC1_D_iw[19]))) # (ZC1L200 & (ZC1_D_iw[24]));


--ZC1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~5
ZC1L255 = ( ZC1L206 & ( ZC1L254 ) ) # ( !ZC1L206 & ( ZC1L254 ) ) # ( ZC1L206 & ( !ZC1L254 & ( ((ZC1L541 & ((ZC1L218) # (ZC1L219)))) # (ZC1L550) ) ) ) # ( !ZC1L206 & ( !ZC1L254 ) );


--ZC1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]
--register power-up is low

ZC1_D_iw[21] = DFFEAS(ZC1L628, CLOCK_50, !Z1_r_sync_rst,  , ZC1L669,  ,  ,  ,  );


--ZC1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~6
ZC1L258 = (!ZC1L200 & ((ZC1_D_iw[21]))) # (ZC1L200 & (ZC1_D_iw[26]));


--ZC1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~7
ZC1L259 = ( ZC1L206 & ( ZC1L258 ) ) # ( !ZC1L206 & ( ZC1L258 ) ) # ( ZC1L206 & ( !ZC1L258 & ( ((ZC1L541 & ((ZC1L218) # (ZC1L219)))) # (ZC1L550) ) ) ) # ( !ZC1L206 & ( !ZC1L258 ) );


--ZC1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~8
ZC1L256 = (!ZC1L200 & ((ZC1_D_iw[20]))) # (ZC1L200 & (ZC1_D_iw[25]));


--ZC1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~9
ZC1L257 = ( ZC1L206 & ( ZC1L256 ) ) # ( !ZC1L206 & ( ZC1L256 ) ) # ( ZC1L206 & ( !ZC1L256 & ( ((ZC1L541 & ((ZC1L218) # (ZC1L219)))) # (ZC1L550) ) ) ) # ( !ZC1L206 & ( !ZC1L256 ) );


--ZC1L554 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~13
ZC1L554 = ( !ZC1_D_iw[4] & ( !ZC1_D_iw[5] & ( (ZC1_D_iw[0] & (!ZC1_D_iw[1] & (!ZC1_D_iw[2] & !ZC1_D_iw[3]))) ) ) );


--ZC1L302 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0
ZC1L302 = (!ZC1L554 & (!ZC1L676 & !ZC1L303));


--ZC1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg
ZC1_D_wr_dst_reg = ( ZC1L257 & ( ZC1L302 ) ) # ( !ZC1L257 & ( ZC1L302 & ( (((ZC1L259) # (ZC1L255)) # (ZC1L251)) # (ZC1L253) ) ) );


--ZC1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0
ZC1L233 = (ZC1_D_iw[0] & (ZC1_D_iw[2] & (!ZC1_D_iw[3] & ZC1_D_iw[4])));


--ZC1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data
--register power-up is low

ZC1_av_ld_aligning_data = DFFEAS(ZC1L849, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]
--register power-up is low

ZC1_av_ld_align_cycle[1] = DFFEAS(ZC1L846, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]
--register power-up is low

ZC1_av_ld_align_cycle[0] = DFFEAS(ZC1L845, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L848 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0
ZC1L848 = (ZC1_av_ld_align_cycle[1] & (!ZC1_av_ld_align_cycle[0] $ (((!ZC1L231) # (ZC1_D_iw[4])))));


--ZC1L849 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1
ZC1L849 = ( ZC1L233 & ( (ZC1_av_ld_aligning_data & !ZC1L848) ) ) # ( !ZC1L233 & ( (!ZC1_av_ld_aligning_data & (ZC1_d_read & (!LC1_WideOr1))) # (ZC1_av_ld_aligning_data & (((!ZC1L848)))) ) );


--ZC1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data
--register power-up is low

ZC1_av_ld_waiting_for_data = DFFEAS(ZC1L946, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L946 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0
ZC1L946 = ( ZC1_av_ld_waiting_for_data & ( (!ZC1_d_read) # (LC1_WideOr1) ) ) # ( !ZC1_av_ld_waiting_for_data & ( (ZC1_E_new_inst & ZC1_R_ctrl_ld) ) );


--ZC1L536 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0
ZC1L536 = ( ZC1L849 & ( ZC1L946 & ( (ZC1_R_ctrl_ld & ((ZC1_E_valid_from_R) # (ZC1_E_new_inst))) ) ) ) # ( !ZC1L849 & ( ZC1L946 & ( (ZC1_R_ctrl_ld & ((ZC1_E_valid_from_R) # (ZC1_E_new_inst))) ) ) ) # ( ZC1L849 & ( !ZC1L946 & ( (ZC1_R_ctrl_ld & (((ZC1_E_valid_from_R & !ZC1L233)) # (ZC1_E_new_inst))) ) ) ) # ( !ZC1L849 & ( !ZC1L946 & ( (ZC1_E_new_inst & ZC1_R_ctrl_ld) ) ) );


--ZC1L537 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1
ZC1L537 = (!ZC1_E_shift_rot_cnt[3] & (!ZC1_E_shift_rot_cnt[2] & (!ZC1_E_shift_rot_cnt[1] & !ZC1_E_shift_rot_cnt[0])));


--ZC1L538 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2
ZC1L538 = ( ZC1L537 & ( (ZC1_R_ctrl_shift_rot & (ZC1_E_valid_from_R & ((ZC1_E_shift_rot_cnt[4]) # (ZC1_E_new_inst)))) ) ) # ( !ZC1L537 & ( (ZC1_R_ctrl_shift_rot & ZC1_E_valid_from_R) ) );


--ZC1L840 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0
ZC1L840 = ( !ZC1L536 & ( !ZC1L538 & ( (!ZC1L955 & (ZC1_E_valid_from_R & ((!ZC1_d_write) # (BC1L3)))) ) ) );


--ZC1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0
ZC1L224 = ( ZC1_D_iw[2] & ( (ZC1_D_iw[0] & (ZC1_D_iw[1] & ((!ZC1_D_iw[4]) # (!ZC1_D_iw[3])))) ) );


--UB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src0_valid~0
UB3L1 = (XB5_rp_valid & (!UB3L2 & ((!SC5L18) # (!DC1L1))));


--ZB7_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[0]
--register power-up is low

ZB7_av_readdata_pre[0] = DFFEAS(U1_readdata[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]
--register power-up is low

ZB3_av_readdata_pre[30] = DFFEAS(ZC1_W_alu_result[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0
LC1L29 = (ZB3_read_latency_shift_reg[0] & ZB3_av_readdata_pre[30]);


--ZB4_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]
--register power-up is low

ZB4_av_readdata_pre[0] = DFFEAS(CD1_readdata[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[0]
--register power-up is low

ZB6_av_readdata_pre[0] = DFFEAS(Y1_readdata[0], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[0]
--register power-up is low

ZB2_av_readdata_pre[0] = DFFEAS(CB1_ram_block1a0, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0
LC1L3 = ( DC1_data_reg[0] & ( LC1L5 & ( (UB3L1 & (((SC5L18 & EE1_q_a[0])) # (YB5_mem[0][42]))) ) ) ) # ( !DC1_data_reg[0] & ( LC1L5 & ( (UB3L1 & (SC5L18 & EE1_q_a[0])) ) ) ) # ( DC1_data_reg[0] & ( !LC1L5 ) ) # ( !DC1_data_reg[0] & ( !LC1L5 ) );


--ZC1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]
--register power-up is low

ZC1_av_ld_byte1_data[0] = DFFEAS(ZC1L871, CLOCK_50, !Z1_r_sync_rst,  , ZC1L869,  ,  ,  ,  );


--ZC1L944 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0
ZC1L944 = ( ZC1_av_ld_align_cycle[0] & ( (ZC1_W_alu_result[1] & (ZC1_av_ld_aligning_data & !ZC1_av_ld_align_cycle[1])) ) ) # ( !ZC1_av_ld_align_cycle[0] & ( (ZC1_av_ld_aligning_data & ((!ZC1_W_alu_result[0] & (ZC1_W_alu_result[1] & !ZC1_av_ld_align_cycle[1])) # (ZC1_W_alu_result[0] & ((!ZC1_av_ld_align_cycle[1]) # (ZC1_W_alu_result[1]))))) ) );


--ZC1L854 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]~0
ZC1L854 = ( ZC1_av_ld_align_cycle[0] & ( (!ZC1_av_ld_aligning_data) # ((ZC1_W_alu_result[1] & !ZC1_av_ld_align_cycle[1])) ) ) # ( !ZC1_av_ld_align_cycle[0] & ( (!ZC1_av_ld_aligning_data) # ((!ZC1_W_alu_result[0] & (ZC1_W_alu_result[1] & !ZC1_av_ld_align_cycle[1])) # (ZC1_W_alu_result[0] & ((!ZC1_av_ld_align_cycle[1]) # (ZC1_W_alu_result[1])))) ) );


--ZC1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0]
--register power-up is low

ZC1_R_compare_op[0] = DFFEAS(ZC1L296, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~13
ZC1L375 = (!ZC1_E_src2[27] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[27])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[27]))))) # (ZC1_E_src2[27] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[27])))));


--ZC1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~14
ZC1L374 = (!ZC1_E_src2[26] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[26])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[26]))))) # (ZC1_E_src2[26] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[26])))));


--ZC1L573 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0
ZC1L573 = (!ZC1L375 & !ZC1L374);


--ZC1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1]
--register power-up is low

ZC1_E_src2[1] = DFFEAS(ZC1L740, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~15
ZC1L349 = (!ZC1_E_src2[1] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[1])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[1]))))) # (ZC1_E_src2[1] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[1])))));


--ZC1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~16
ZC1L373 = (!ZC1_E_src2[25] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[25])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[25]))))) # (ZC1_E_src2[25] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[25])))));


--ZC1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31]
--register power-up is low

ZC1_E_src2[31] = DFFEAS(ZC1L737, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~17
ZC1L379 = (!ZC1_E_src2[31] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[31])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[31]))))) # (ZC1_E_src2[31] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[31])))));


--ZC1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~18
ZC1L378 = (!ZC1_E_src2[30] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[30])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[30]))))) # (ZC1_E_src2[30] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[30])))));


--ZC1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~19
ZC1L377 = (!ZC1_E_src2[29] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[29])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[29]))))) # (ZC1_E_src2[29] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[29])))));


--ZC1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~20
ZC1L376 = (!ZC1_E_src2[28] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[28])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[28]))))) # (ZC1_E_src2[28] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[28])))));


--ZC1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1
ZC1L574 = ( !ZC1L377 & ( !ZC1L376 & ( (!ZC1L349 & (!ZC1L373 & (!ZC1L379 & !ZC1L378))) ) ) );


--ZC1L575 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2
ZC1L575 = (!ZC1L350 & !ZC1L353);


--ZC1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3
ZC1L576 = ( ZC1_E_src2[6] & ( ZC1_E_src1[6] & ( (!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & ((ZC1_E_src1[7]) # (ZC1_E_src2[7])))) # (ZC1_R_logic_op[1] & (ZC1_R_logic_op[0] & (!ZC1_E_src2[7] $ (ZC1_E_src1[7])))) ) ) ) # ( !ZC1_E_src2[6] & ( ZC1_E_src1[6] & ( (!ZC1_R_logic_op[1] & ((!ZC1_R_logic_op[0] & ((ZC1_E_src1[7]) # (ZC1_E_src2[7]))) # (ZC1_R_logic_op[0] & ((!ZC1_E_src2[7]) # (!ZC1_E_src1[7]))))) ) ) ) # ( ZC1_E_src2[6] & ( !ZC1_E_src1[6] & ( (!ZC1_R_logic_op[1] & ((!ZC1_R_logic_op[0] & ((ZC1_E_src1[7]) # (ZC1_E_src2[7]))) # (ZC1_R_logic_op[0] & ((!ZC1_E_src2[7]) # (!ZC1_E_src1[7]))))) ) ) ) # ( !ZC1_E_src2[6] & ( !ZC1_E_src1[6] & ( (!ZC1_E_src2[7] & ((!ZC1_R_logic_op[1] & (ZC1_R_logic_op[0])) # (ZC1_R_logic_op[1] & ((!ZC1_E_src1[7]))))) # (ZC1_E_src2[7] & (ZC1_R_logic_op[0] & (!ZC1_R_logic_op[1] $ (ZC1_E_src1[7])))) ) ) );


--ZC1L577 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4
ZC1L577 = ( ZC1_E_src2[8] & ( ZC1_E_src1[8] & ( (!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & ((ZC1_E_src1[9]) # (ZC1_E_src2[9])))) # (ZC1_R_logic_op[1] & (ZC1_R_logic_op[0] & (!ZC1_E_src2[9] $ (ZC1_E_src1[9])))) ) ) ) # ( !ZC1_E_src2[8] & ( ZC1_E_src1[8] & ( (!ZC1_R_logic_op[1] & ((!ZC1_R_logic_op[0] & ((ZC1_E_src1[9]) # (ZC1_E_src2[9]))) # (ZC1_R_logic_op[0] & ((!ZC1_E_src2[9]) # (!ZC1_E_src1[9]))))) ) ) ) # ( ZC1_E_src2[8] & ( !ZC1_E_src1[8] & ( (!ZC1_R_logic_op[1] & ((!ZC1_R_logic_op[0] & ((ZC1_E_src1[9]) # (ZC1_E_src2[9]))) # (ZC1_R_logic_op[0] & ((!ZC1_E_src2[9]) # (!ZC1_E_src1[9]))))) ) ) ) # ( !ZC1_E_src2[8] & ( !ZC1_E_src1[8] & ( (!ZC1_E_src2[9] & ((!ZC1_R_logic_op[1] & (ZC1_R_logic_op[0])) # (ZC1_R_logic_op[1] & ((!ZC1_E_src1[9]))))) # (ZC1_E_src2[9] & (ZC1_R_logic_op[0] & (!ZC1_R_logic_op[1] $ (ZC1_E_src1[9])))) ) ) );


--ZC1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5
ZC1L578 = ( ZC1_E_src2[10] & ( ZC1_E_src1[10] & ( (!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & ((ZC1_E_src1[11]) # (ZC1_E_src2[11])))) # (ZC1_R_logic_op[1] & (ZC1_R_logic_op[0] & (!ZC1_E_src2[11] $ (ZC1_E_src1[11])))) ) ) ) # ( !ZC1_E_src2[10] & ( ZC1_E_src1[10] & ( (!ZC1_R_logic_op[1] & ((!ZC1_R_logic_op[0] & ((ZC1_E_src1[11]) # (ZC1_E_src2[11]))) # (ZC1_R_logic_op[0] & ((!ZC1_E_src2[11]) # (!ZC1_E_src1[11]))))) ) ) ) # ( ZC1_E_src2[10] & ( !ZC1_E_src1[10] & ( (!ZC1_R_logic_op[1] & ((!ZC1_R_logic_op[0] & ((ZC1_E_src1[11]) # (ZC1_E_src2[11]))) # (ZC1_R_logic_op[0] & ((!ZC1_E_src2[11]) # (!ZC1_E_src1[11]))))) ) ) ) # ( !ZC1_E_src2[10] & ( !ZC1_E_src1[10] & ( (!ZC1_E_src2[11] & ((!ZC1_R_logic_op[1] & (ZC1_R_logic_op[0])) # (ZC1_R_logic_op[1] & ((!ZC1_E_src1[11]))))) # (ZC1_E_src2[11] & (ZC1_R_logic_op[0] & (!ZC1_R_logic_op[1] $ (ZC1_E_src1[11])))) ) ) );


--ZC1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6
ZC1L579 = ( ZC1_E_src1[14] & ( ZC1_E_src2[14] & ( (!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & ((ZC1_E_src1[4]) # (ZC1_E_src2[4])))) # (ZC1_R_logic_op[1] & (ZC1_R_logic_op[0] & (!ZC1_E_src2[4] $ (ZC1_E_src1[4])))) ) ) ) # ( !ZC1_E_src1[14] & ( ZC1_E_src2[14] & ( (!ZC1_R_logic_op[1] & ((!ZC1_R_logic_op[0] & ((ZC1_E_src1[4]) # (ZC1_E_src2[4]))) # (ZC1_R_logic_op[0] & ((!ZC1_E_src2[4]) # (!ZC1_E_src1[4]))))) ) ) ) # ( ZC1_E_src1[14] & ( !ZC1_E_src2[14] & ( (!ZC1_R_logic_op[1] & ((!ZC1_R_logic_op[0] & ((ZC1_E_src1[4]) # (ZC1_E_src2[4]))) # (ZC1_R_logic_op[0] & ((!ZC1_E_src2[4]) # (!ZC1_E_src1[4]))))) ) ) ) # ( !ZC1_E_src1[14] & ( !ZC1_E_src2[14] & ( (!ZC1_E_src2[4] & ((!ZC1_R_logic_op[1] & (ZC1_R_logic_op[0])) # (ZC1_R_logic_op[1] & ((!ZC1_E_src1[4]))))) # (ZC1_E_src2[4] & (ZC1_R_logic_op[0] & (!ZC1_R_logic_op[1] $ (ZC1_E_src1[4])))) ) ) );


--ZC1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7
ZC1L580 = ( ZC1L578 & ( ZC1L579 & ( (!ZC1L361 & (!ZC1L360 & (ZC1L576 & ZC1L577))) ) ) );


--ZC1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~21
ZC1L364 = (!ZC1_E_src2[16] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[16])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[16]))))) # (ZC1_E_src2[16] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[16])))));


--ZC1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~22
ZC1L363 = (!ZC1_E_src2[15] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[15])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[15]))))) # (ZC1_E_src2[15] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[15])))));


--ZC1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~8
ZC1L581 = (!ZC1L364 & !ZC1L363);


--ZC1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~23
ZC1L366 = (!ZC1_E_src2[18] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[18])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[18]))))) # (ZC1_E_src2[18] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[18])))));


--ZC1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~24
ZC1L365 = (!ZC1_E_src2[17] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[17])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[17]))))) # (ZC1_E_src2[17] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[17])))));


--ZC1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~9
ZC1L582 = (!ZC1L366 & !ZC1L365);


--ZC1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~25
ZC1L368 = (!ZC1_E_src2[20] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[20])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[20]))))) # (ZC1_E_src2[20] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[20])))));


--ZC1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~26
ZC1L367 = (!ZC1_E_src2[19] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[19])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[19]))))) # (ZC1_E_src2[19] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[19])))));


--ZC1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~10
ZC1L583 = (!ZC1L368 & !ZC1L367);


--ZC1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0]
--register power-up is low

ZC1_E_src2[0] = DFFEAS(ZC1L739, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~27
ZC1L348 = (!ZC1_E_src2[0] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[0])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[0]))))) # (ZC1_E_src2[0] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[0])))));


--ZC1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~28
ZC1L372 = (!ZC1_E_src2[24] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[24])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[24]))))) # (ZC1_E_src2[24] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[24])))));


--ZC1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~29
ZC1L371 = (!ZC1_E_src2[23] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[23])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[23]))))) # (ZC1_E_src2[23] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[23])))));


--ZC1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~30
ZC1L370 = (!ZC1_E_src2[22] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[22])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[22]))))) # (ZC1_E_src2[22] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[22])))));


--ZC1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~31
ZC1L369 = (!ZC1_E_src2[21] & ((!ZC1_R_logic_op[1] & (!ZC1_R_logic_op[0] & !ZC1_E_src1[21])) # (ZC1_R_logic_op[1] & ((ZC1_E_src1[21]))))) # (ZC1_E_src2[21] & (!ZC1_R_logic_op[1] $ (((!ZC1_R_logic_op[0]) # (!ZC1_E_src1[21])))));


--ZC1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~11
ZC1L584 = ( !ZC1L370 & ( !ZC1L369 & ( (!ZC1L351 & (!ZC1L348 & (!ZC1L372 & !ZC1L371))) ) ) );


--ZC1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~12
ZC1L585 = ( ZC1L583 & ( ZC1L584 & ( (ZC1L575 & (ZC1L580 & (ZC1L581 & ZC1L582))) ) ) );


--ZC1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1]
--register power-up is low

ZC1_R_compare_op[1] = DFFEAS(ZC1L297, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0
ZC1L339 = ( ZC1L585 & ( ZC1_R_compare_op[1] & ( (!ZC1_R_compare_op[0] & (ZC1L114)) # (ZC1_R_compare_op[0] & (((!ZC1L573) # (!ZC1L574)))) ) ) ) # ( !ZC1L585 & ( ZC1_R_compare_op[1] & ( (ZC1_R_compare_op[0]) # (ZC1L114) ) ) ) # ( ZC1L585 & ( !ZC1_R_compare_op[1] & ( (!ZC1_R_compare_op[0] & (((ZC1L573 & ZC1L574)))) # (ZC1_R_compare_op[0] & (!ZC1L114)) ) ) ) # ( !ZC1L585 & ( !ZC1_R_compare_op[1] & ( (!ZC1L114 & ZC1_R_compare_op[0]) ) ) );


--ZC1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie
--register power-up is low

ZC1_W_status_reg_pie = DFFEAS(ZC1L838, CLOCK_50, !Z1_r_sync_rst,  , ZC1_E_valid_from_R,  ,  ,  ,  );


--ZC1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0
ZC1L586 = ( !ZC1_D_iw[10] & ( (!ZC1_D_iw[6] & (!ZC1_D_iw[8] & (!ZC1_D_iw[7] & !ZC1_D_iw[9]))) ) );


--ZC1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~1
ZC1L587 = (!ZC1_D_iw[9] & !ZC1_D_iw[10]);


--ZC1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0
ZC1L588 = (ZC1_D_iw[6] & (!ZC1_D_iw[8] & (!ZC1_D_iw[7] & ZC1L587)));


--ZC1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg
--register power-up is low

ZC1_W_bstatus_reg = DFFEAS(ZC1L787, CLOCK_50, !Z1_r_sync_rst,  , ZC1_E_valid_from_R,  ,  ,  ,  );


--ZC1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0
ZC1L589 = (!ZC1_D_iw[6] & (!ZC1_D_iw[8] & (ZC1_D_iw[7] & ZC1L587)));


--ZC1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]
--register power-up is low

ZC1_W_ienable_reg[0] = DFFEAS(ZC1L795, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal135~0
ZC1L590 = (ZC1_D_iw[6] & (!ZC1_D_iw[8] & (ZC1_D_iw[7] & ZC1L587)));


--ZC1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0]
--register power-up is low

ZC1_W_ipending_reg[0] = DFFEAS(ZC1L798, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0
ZC1L340 = ( ZC1L341 & ( (!ZC1L586 & (((!ZC1L588) # (ZC1_W_estatus_reg)))) # (ZC1L586 & (ZC1_W_status_reg_pie)) ) ) # ( !ZC1L341 & ( (!ZC1L586 & (((ZC1L588 & ZC1_W_estatus_reg)))) # (ZC1L586 & (ZC1_W_status_reg_pie)) ) );


--ZC1L304 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~14
ZC1L304 = ( ZC1_E_shift_rot_result[0] & ( ((!ZC1_R_ctrl_logic & (ZC1L110)) # (ZC1_R_ctrl_logic & ((ZC1L348)))) # (ZC1_R_ctrl_shift_rot) ) ) # ( !ZC1_E_shift_rot_result[0] & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic & (ZC1L110)) # (ZC1_R_ctrl_logic & ((ZC1L348))))) ) );


--ZC1_intr_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req
ZC1_intr_req = (ZC1_W_status_reg_pie & ZC1_W_ipending_reg[0]);


--ZB4_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]
--register power-up is low

ZB4_av_readdata_pre[22] = DFFEAS(CD1_readdata[22], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0
UB2L2 = (ZB4_read_latency_shift_reg[0] & (YB4_mem[0][72] & YB4_mem[0][54]));


--MC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_payload~0
MC1L1 = (XB5_rp_valid & (!SC5L18 & UB3L2));


--ZC1L629 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~0
ZC1L629 = ( MC1L1 & ( (!ZC1_intr_req & (((ZB4_av_readdata_pre[22] & UB2L2)) # (EE1_q_a[6]))) ) ) # ( !MC1L1 & ( (!ZC1_intr_req & (ZB4_av_readdata_pre[22] & UB2L2)) ) );


--ZC1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending
--register power-up is low

ZC1_hbreak_pending = DFFEAS(ZC1L992, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KD1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break
--register power-up is low

KD1_jtag_break = DFFEAS(KD1L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZC1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst
--register power-up is low

ZC1_wait_for_one_post_bret_inst = DFFEAS(ZC1L998, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L993 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0
ZC1L993 = ( ZC1_wait_for_one_post_bret_inst & ( (ZC1_W_valid & (!ZC1_hbreak_enabled & ((KD1_jtag_break) # (ZC1_hbreak_pending)))) ) ) # ( !ZC1_wait_for_one_post_bret_inst & ( (!ZC1_hbreak_enabled & ((KD1_jtag_break) # (ZC1_hbreak_pending))) ) );


--ZC1L669 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0
ZC1L669 = ( !ZC1_i_read & ( UB2L2 ) ) # ( !ZC1_i_read & ( !UB2L2 & ( (XB5_rp_valid & (UB3L2 & ((!SC5L18) # (!DC1L1)))) ) ) );


--ZB4_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]
--register power-up is low

ZB4_av_readdata_pre[23] = DFFEAS(CD1_readdata[23], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L630 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~1
ZC1L630 = ( EE1_q_a[7] & ( (!ZC1_intr_req & (((UB2L2 & ZB4_av_readdata_pre[23])) # (MC1L1))) ) ) # ( !EE1_q_a[7] & ( (!ZC1_intr_req & (UB2L2 & ZB4_av_readdata_pre[23])) ) );


--ZB4_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]
--register power-up is low

ZB4_av_readdata_pre[24] = DFFEAS(CD1_readdata[24], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L631 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~2
ZC1L631 = ( EE1_q_a[8] & ( (!ZC1_intr_req & (((UB2L2 & ZB4_av_readdata_pre[24])) # (MC1L1))) ) ) # ( !EE1_q_a[8] & ( (!ZC1_intr_req & (UB2L2 & ZB4_av_readdata_pre[24])) ) );


--ZB4_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]
--register power-up is low

ZB4_av_readdata_pre[25] = DFFEAS(CD1_readdata[25], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L632 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~3
ZC1L632 = ( EE1_q_a[9] & ( (!ZC1_intr_req & (((UB2L2 & ZB4_av_readdata_pre[25])) # (MC1L1))) ) ) # ( !EE1_q_a[9] & ( (!ZC1_intr_req & (UB2L2 & ZB4_av_readdata_pre[25])) ) );


--ZB4_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]
--register power-up is low

ZB4_av_readdata_pre[26] = DFFEAS(CD1_readdata[26], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L633 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~4
ZC1L633 = ( EE1_q_a[10] & ( (!ZC1_intr_req & (((UB2L2 & ZB4_av_readdata_pre[26])) # (MC1L1))) ) ) # ( !EE1_q_a[10] & ( (!ZC1_intr_req & (UB2L2 & ZB4_av_readdata_pre[26])) ) );


--Z1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[1] = DFFEAS(Z1_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1_r_sync_rst_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]
--register power-up is low

Z1_r_sync_rst_chain[3] = DFFEAS(Z1_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1L18 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~1
Z1L18 = (Z1_altera_reset_synchronizer_int_chain[2] & Z1_r_sync_rst_chain[3]);


--UB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src1_valid~1
UB3L3 = (XB5_rp_valid & (UB3L2 & ((!SC5L18) # (!DC1L1))));


--ZB4_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]
--register power-up is low

ZB4_av_readdata_pre[11] = DFFEAS(CD1_readdata[11], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L273 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11]~0
ZC1L273 = (!ZC1_intr_req & !ZC1L993);


--ZC1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~5
ZC1L613 = ( DC1_data_reg[11] & ( ZC1L614 & ( (UB3L3 & (((SC5L18 & EE1_q_a[11])) # (YB5_mem[0][42]))) ) ) ) # ( !DC1_data_reg[11] & ( ZC1L614 & ( (UB3L3 & (SC5L18 & EE1_q_a[11])) ) ) ) # ( DC1_data_reg[11] & ( !ZC1L614 ) ) # ( !DC1_data_reg[11] & ( !ZC1L614 ) );


--ZB4_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]
--register power-up is low

ZB4_av_readdata_pre[12] = DFFEAS(CD1_readdata[12], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~6
ZC1L615 = ( ZC1L616 & ( !ZC1_intr_req ) ) # ( !ZC1L616 & ( (!ZC1_intr_req & (UB3L3 & (SC5L18 & EE1_q_a[12]))) ) );


--ZB4_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]
--register power-up is low

ZB4_av_readdata_pre[13] = DFFEAS(CD1_readdata[13], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~7
ZC1L617 = ( DC1_data_reg[13] & ( ZC1L618 & ( (UB3L3 & (((SC5L18 & EE1_q_a[13])) # (YB5_mem[0][42]))) ) ) ) # ( !DC1_data_reg[13] & ( ZC1L618 & ( (UB3L3 & (SC5L18 & EE1_q_a[13])) ) ) ) # ( DC1_data_reg[13] & ( !ZC1L618 ) ) # ( !DC1_data_reg[13] & ( !ZC1L618 ) );


--ZB4_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]
--register power-up is low

ZB4_av_readdata_pre[14] = DFFEAS(CD1_readdata[14], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~8
ZC1L619 = ( DC1_data_reg[14] & ( ZC1L620 & ( (UB3L3 & (((SC5L18 & EE1_q_a[14])) # (YB5_mem[0][42]))) ) ) ) # ( !DC1_data_reg[14] & ( ZC1L620 & ( (UB3L3 & (SC5L18 & EE1_q_a[14])) ) ) ) # ( DC1_data_reg[14] & ( !ZC1L620 ) ) # ( !DC1_data_reg[14] & ( !ZC1L620 ) );


--ZB4_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]
--register power-up is low

ZB4_av_readdata_pre[15] = DFFEAS(CD1_readdata[15], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L896 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~0
ZC1L896 = (!YB5_mem[0][42] & (SC5L18 & (EE1_q_a[15]))) # (YB5_mem[0][42] & (((SC5L18 & EE1_q_a[15])) # (DC1_data_reg[15])));


--ZC1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~9
ZC1L621 = ( DC1_data_reg[15] & ( ZC1L622 & ( (UB3L3 & (((SC5L18 & EE1_q_a[15])) # (YB5_mem[0][42]))) ) ) ) # ( !DC1_data_reg[15] & ( ZC1L622 & ( (UB3L3 & (SC5L18 & EE1_q_a[15])) ) ) ) # ( DC1_data_reg[15] & ( !ZC1L622 ) ) # ( !DC1_data_reg[15] & ( !ZC1L622 ) );


--ZB4_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]
--register power-up is low

ZB4_av_readdata_pre[16] = DFFEAS(CD1_readdata[16], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L623 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~10
ZC1L623 = ( ZB4_av_readdata_pre[16] & ( ((!ZC1L273) # ((EE1_q_a[0] & MC1L1))) # (UB2L2) ) ) # ( !ZB4_av_readdata_pre[16] & ( (!ZC1L273) # ((EE1_q_a[0] & MC1L1)) ) );


--ZC1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~11
ZC1L591 = ( ZC1L592 & ( !ZC1_intr_req ) ) # ( !ZC1L592 & ( (!ZC1_intr_req & (UB3L3 & (SC5L18 & EE1_q_a[0]))) ) );


--ZB4_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]
--register power-up is low

ZB4_av_readdata_pre[1] = DFFEAS(CD1_readdata[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~12
ZC1L593 = ( DC1_data_reg[1] & ( ZC1L594 & ( (UB3L3 & (((SC5L18 & EE1_q_a[1])) # (YB5_mem[0][42]))) ) ) ) # ( !DC1_data_reg[1] & ( ZC1L594 & ( (UB3L3 & (SC5L18 & EE1_q_a[1])) ) ) ) # ( DC1_data_reg[1] & ( !ZC1L594 ) ) # ( !DC1_data_reg[1] & ( !ZC1L594 ) );


--ZB4_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]
--register power-up is low

ZB4_av_readdata_pre[2] = DFFEAS(CD1_readdata[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~13
ZC1L595 = ( ZC1L596 & ( !ZC1_intr_req ) ) # ( !ZC1L596 & ( (!ZC1_intr_req & (UB3L3 & (SC5L18 & EE1_q_a[2]))) ) );


--ZB4_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]
--register power-up is low

ZB4_av_readdata_pre[3] = DFFEAS(CD1_readdata[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~14
ZC1L597 = ( DC1_data_reg[3] & ( ZC1L598 & ( (UB3L3 & (((SC5L18 & EE1_q_a[3])) # (YB5_mem[0][42]))) ) ) ) # ( !DC1_data_reg[3] & ( ZC1L598 & ( (UB3L3 & (SC5L18 & EE1_q_a[3])) ) ) ) # ( DC1_data_reg[3] & ( !ZC1L598 ) ) # ( !DC1_data_reg[3] & ( !ZC1L598 ) );


--ZB4_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]
--register power-up is low

ZB4_av_readdata_pre[4] = DFFEAS(CD1_readdata[4], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~15
ZC1L599 = ( DC1_data_reg[4] & ( ZC1L600 & ( (UB3L3 & (((SC5L18 & EE1_q_a[4])) # (YB5_mem[0][42]))) ) ) ) # ( !DC1_data_reg[4] & ( ZC1L600 & ( (UB3L3 & (SC5L18 & EE1_q_a[4])) ) ) ) # ( DC1_data_reg[4] & ( !ZC1L600 ) ) # ( !DC1_data_reg[4] & ( !ZC1L600 ) );


--ZB4_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]
--register power-up is low

ZB4_av_readdata_pre[5] = DFFEAS(CD1_readdata[5], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~16
ZC1L601 = ( DC1_data_reg[5] & ( ZC1L602 & ( (UB3L3 & (((SC5L18 & EE1_q_a[5])) # (YB5_mem[0][42]))) ) ) ) # ( !DC1_data_reg[5] & ( ZC1L602 & ( (UB3L3 & (SC5L18 & EE1_q_a[5])) ) ) ) # ( DC1_data_reg[5] & ( !ZC1L602 ) ) # ( !DC1_data_reg[5] & ( !ZC1L602 ) );


--ZC1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0
ZC1L239 = (ZC1_D_iw[12] & (((ZC1_D_iw[11] & !ZC1_D_iw[16])) # (ZC1_D_iw[15])));


--ZC1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1
ZC1L240 = (!ZC1_D_iw[13] & (ZC1_D_iw[14] & (ZC1L541 & ZC1L239)));


--ZC1L540 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0
ZC1L540 = ( ZC1L536 & ( ZC1L538 ) ) # ( !ZC1L536 & ( ZC1L538 ) ) # ( ZC1L536 & ( !ZC1L538 ) ) # ( !ZC1L536 & ( !ZC1L538 & ( (((ZC1_d_write & !BC1L3)) # (ZC1_R_valid)) # (ZC1L955) ) ) );


--ZC1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid
--register power-up is low

ZC1_D_valid = DFFEAS(ZC1L669, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1
ZC1L207 = (!ZC1L553 & (!ZC1L212 & (!ZC1L211 & !ZC1L210)));


--ZC1L564 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8
ZC1L564 = ( ZC1_D_iw[15] & ( ZC1_D_iw[16] & ( (!ZC1_D_iw[11] & (!ZC1_D_iw[12] & (ZC1_D_iw[13] & !ZC1_D_iw[14]))) ) ) );


--ZC1L565 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9
ZC1L565 = ( ZC1_D_iw[15] & ( ZC1_D_iw[16] & ( (ZC1_D_iw[11] & (!ZC1_D_iw[12] & (ZC1_D_iw[13] & !ZC1_D_iw[14]))) ) ) );


--ZC1L566 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10
ZC1L566 = ( ZC1_D_iw[15] & ( ZC1_D_iw[16] & ( (ZC1_D_iw[11] & (!ZC1_D_iw[12] & (ZC1_D_iw[13] & ZC1_D_iw[14]))) ) ) );


--ZC1L567 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11
ZC1L567 = ( ZC1_D_iw[15] & ( !ZC1_D_iw[16] & ( (ZC1_D_iw[11] & (!ZC1_D_iw[12] & (ZC1_D_iw[13] & ZC1_D_iw[14]))) ) ) );


--ZC1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0
ZC1L234 = (!ZC1L550 & (!ZC1L551 & ((!ZC1L541) # (!ZC1L236))));


--ZC1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1
ZC1L235 = ( ZC1L237 & ( ZC1L234 & ( ((!ZC1L207) # (ZC1L552)) # (ZC1L541) ) ) ) # ( !ZC1L237 & ( ZC1L234 & ( ((!ZC1L207) # ((ZC1L541 & ZC1L219))) # (ZC1L552) ) ) ) # ( ZC1L237 & ( !ZC1L234 ) ) # ( !ZC1L237 & ( !ZC1L234 ) );


--ZC1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0
ZC1L223 = ( !ZC1_D_iw[5] & ( (!ZC1_D_iw[1] & (!ZC1_D_iw[2] & (!ZC1_D_iw[3] & !ZC1_D_iw[4]))) ) );


--ZB4_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]
--register power-up is low

ZB4_av_readdata_pre[9] = DFFEAS(CD1_readdata[9], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~17
ZC1L609 = ( ZC1L610 & ( !ZC1_intr_req ) ) # ( !ZC1L610 & ( (!ZC1_intr_req & (UB3L3 & (SC5L18 & EE1_q_a[9]))) ) );


--ZC1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0
ZC1L244 = (!ZC1_D_iw[11] & ((!ZC1_D_iw[14] & ((!ZC1_D_iw[16]))) # (ZC1_D_iw[14] & (ZC1_D_iw[15]))));


--ZC1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1
ZC1L245 = (ZC1_D_iw[12] & (!ZC1_D_iw[13] & (ZC1L541 & ZC1L244)));


--ZC1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0
ZC1L216 = ( ZC1_D_iw[2] & ( ZC1_D_iw[5] & ( (!ZC1_D_iw[0] & (!ZC1_D_iw[1] & ((ZC1_D_iw[3]) # (ZC1_D_iw[4])))) ) ) );


--ZC1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0
ZC1L217 = ( !ZC1L220 & ( (!ZC1L562 & (!ZC1L563 & (!ZC1L222 & !ZC1L221))) ) );


--ZC1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12
ZC1L568 = ( !ZC1_D_iw[15] & ( !ZC1_D_iw[16] & ( (ZC1_D_iw[11] & (!ZC1_D_iw[12] & (ZC1_D_iw[13] & !ZC1_D_iw[14]))) ) ) );


--ZC1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13
ZC1L569 = ( !ZC1_D_iw[15] & ( !ZC1_D_iw[16] & ( (ZC1_D_iw[11] & (!ZC1_D_iw[12] & (ZC1_D_iw[13] & ZC1_D_iw[14]))) ) ) );


--ZC1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0
ZC1L213 = ( !ZC1L569 & ( (!ZC1L564 & (!ZC1L565 & (!ZC1L566 & !ZC1L568))) ) );


--ZC1L570 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14
ZC1L570 = ( !ZC1_D_iw[15] & ( !ZC1_D_iw[16] & ( (ZC1_D_iw[11] & (!ZC1_D_iw[12] & (!ZC1_D_iw[13] & !ZC1_D_iw[14]))) ) ) );


--ZC1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15
ZC1L571 = ( !ZC1_D_iw[15] & ( !ZC1_D_iw[16] & ( (ZC1_D_iw[11] & (!ZC1_D_iw[12] & (!ZC1_D_iw[13] & ZC1_D_iw[14]))) ) ) );


--ZC1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1
ZC1L214 = (!ZC1L554 & ((!ZC1L541) # ((!ZC1L570 & !ZC1L571))));


--ZC1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2
ZC1L215 = ( ZC1L234 & ( ZC1L214 & ( (!ZC1L207) # ((ZC1L541 & ((!ZC1L217) # (!ZC1L213)))) ) ) ) # ( !ZC1L234 & ( ZC1L214 ) ) # ( ZC1L234 & ( !ZC1L214 ) ) # ( !ZC1L234 & ( !ZC1L214 ) );


--ZC1L746 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0
ZC1L746 = ( ZC1L303 ) # ( !ZC1L303 & ( (((ZC1_R_valid & ZC1L676)) # (ZC1L747)) # (ZC1L200) ) );


--ZC1L555 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~14
ZC1L555 = ( ZC1_D_iw[4] & ( !ZC1_D_iw[5] & ( (!ZC1_D_iw[0] & (ZC1_D_iw[1] & (ZC1_D_iw[2] & !ZC1_D_iw[3]))) ) ) );


--ZC1L338 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0
ZC1L338 = ( ZC1L197 & ( ZC1_R_valid ) ) # ( !ZC1L197 & ( (ZC1_R_valid & (((ZC1L541 & ZC1L198)) # (ZC1L199))) ) );


--ZB4_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]
--register power-up is low

ZB4_av_readdata_pre[10] = DFFEAS(CD1_readdata[10], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L877 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~1
ZC1L877 = (!YB5_mem[0][42] & (SC5L18 & (EE1_q_a[10]))) # (YB5_mem[0][42] & (((SC5L18 & EE1_q_a[10])) # (DC1_data_reg[10])));


--ZC1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~18
ZC1L611 = ( ZC1L612 & ( !ZC1_intr_req ) ) # ( !ZC1L612 & ( (!ZC1_intr_req & (UB3L3 & (SC5L18 & EE1_q_a[10]))) ) );


--ZB4_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]
--register power-up is low

ZB4_av_readdata_pre[8] = DFFEAS(CD1_readdata[8], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L870 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~2
ZC1L870 = (!YB5_mem[0][42] & (SC5L18 & (EE1_q_a[8]))) # (YB5_mem[0][42] & (((SC5L18 & EE1_q_a[8])) # (DC1_data_reg[8])));


--ZC1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~19
ZC1L607 = ( ZC1L608 & ( !ZC1_intr_req ) ) # ( !ZC1L608 & ( (!ZC1_intr_req & (UB3L3 & (SC5L18 & EE1_q_a[8]))) ) );


--ZC1L441 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~13
ZC1L441 = (!ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[14])) # (ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[16])));


--ZB4_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]
--register power-up is low

ZB4_av_readdata_pre[18] = DFFEAS(CD1_readdata[18], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L625 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~20
ZC1L625 = ( EE1_q_a[2] & ( ZB4_av_readdata_pre[18] & ( ((!ZC1_intr_req & ((MC1L1) # (UB2L2)))) # (ZC1L993) ) ) ) # ( !EE1_q_a[2] & ( ZB4_av_readdata_pre[18] & ( ((!ZC1_intr_req & UB2L2)) # (ZC1L993) ) ) ) # ( EE1_q_a[2] & ( !ZB4_av_readdata_pre[18] & ( ((!ZC1_intr_req & MC1L1)) # (ZC1L993) ) ) ) # ( !EE1_q_a[2] & ( !ZB4_av_readdata_pre[18] & ( ZC1L993 ) ) );


--ZC1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]
--register power-up is low

ZC1_av_ld_byte1_data[6] = DFFEAS(ZC1L893, CLOCK_50, !Z1_r_sync_rst,  , ZC1L869,  ,  ,  ,  );


--ZC1L816 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~7
ZC1L816 = ( ZC1_av_ld_byte1_data[6] & ( ((ZC1_W_alu_result[14] & (!ZC1_R_ctrl_rd_ctl_reg & !ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld) ) ) # ( !ZC1_av_ld_byte1_data[6] & ( (ZC1_W_alu_result[14] & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp & !ZC1_R_ctrl_ld))) ) );


--ZB4_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]
--register power-up is low

ZB4_av_readdata_pre[20] = DFFEAS(CD1_readdata[20], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L627 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~21
ZC1L627 = ( ZB4_av_readdata_pre[20] & ( ((!ZC1L273) # ((MC1L1 & EE1_q_a[4]))) # (UB2L2) ) ) # ( !ZB4_av_readdata_pre[20] & ( (!ZC1L273) # ((MC1L1 & EE1_q_a[4])) ) );


--ZB4_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]
--register power-up is low

ZB4_av_readdata_pre[19] = DFFEAS(CD1_readdata[19], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L626 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~22
ZC1L626 = ( ZB4_av_readdata_pre[19] & ( ((!ZC1L273) # ((MC1L1 & EE1_q_a[3]))) # (UB2L2) ) ) # ( !ZB4_av_readdata_pre[19] & ( (!ZC1L273) # ((MC1L1 & EE1_q_a[3])) ) );


--ZC1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]
--register power-up is low

ZC1_av_ld_byte1_data[5] = DFFEAS(ZC1L889, CLOCK_50, !Z1_r_sync_rst,  , ZC1L869,  ,  ,  ,  );


--ZC1L815 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~8
ZC1L815 = ( ZC1_av_ld_byte1_data[5] & ( ((ZC1_W_alu_result[13] & (!ZC1_R_ctrl_rd_ctl_reg & !ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld) ) ) # ( !ZC1_av_ld_byte1_data[5] & ( (ZC1_W_alu_result[13] & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp & !ZC1_R_ctrl_ld))) ) );


--ZB4_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]
--register power-up is low

ZB4_av_readdata_pre[17] = DFFEAS(CD1_readdata[17], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L624 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~23
ZC1L624 = ( ZB4_av_readdata_pre[17] & ( (((MC1L1 & EE1_q_a[1])) # (UB2L2)) # (ZC1_intr_req) ) ) # ( !ZB4_av_readdata_pre[17] & ( ((MC1L1 & EE1_q_a[1])) # (ZC1_intr_req) ) );


--ZC1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]
--register power-up is low

ZC1_av_ld_byte1_data[4] = DFFEAS(ZC1L886, CLOCK_50, !Z1_r_sync_rst,  , ZC1L869,  ,  ,  ,  );


--ZC1L814 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~9
ZC1L814 = ( ZC1_av_ld_byte1_data[4] & ( ((ZC1_W_alu_result[12] & (!ZC1_R_ctrl_rd_ctl_reg & !ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld) ) ) # ( !ZC1_av_ld_byte1_data[4] & ( (ZC1_W_alu_result[12] & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp & !ZC1_R_ctrl_ld))) ) );


--ZC1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]
--register power-up is low

ZC1_av_ld_byte1_data[3] = DFFEAS(ZC1L881, CLOCK_50, !Z1_r_sync_rst,  , ZC1L869,  ,  ,  ,  );


--ZC1L813 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~10
ZC1L813 = ( ZC1_av_ld_byte1_data[3] & ( ((ZC1_W_alu_result[11] & (!ZC1_R_ctrl_rd_ctl_reg & !ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld) ) ) # ( !ZC1_av_ld_byte1_data[3] & ( (ZC1_W_alu_result[11] & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp & !ZC1_R_ctrl_ld))) ) );


--ZC1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]
--register power-up is low

ZC1_av_ld_byte1_data[2] = DFFEAS(ZC1L878, CLOCK_50, !Z1_r_sync_rst,  , ZC1L869,  ,  ,  ,  );


--ZC1L812 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~11
ZC1L812 = ( ZC1_av_ld_byte1_data[2] & ( ((ZC1_W_alu_result[10] & (!ZC1_R_ctrl_rd_ctl_reg & !ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld) ) ) # ( !ZC1_av_ld_byte1_data[2] & ( (ZC1_W_alu_result[10] & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp & !ZC1_R_ctrl_ld))) ) );


--ZC1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]
--register power-up is low

ZC1_av_ld_byte1_data[1] = DFFEAS(ZC1L874, CLOCK_50, !Z1_r_sync_rst,  , ZC1L869,  ,  ,  ,  );


--ZC1L811 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~12
ZC1L811 = ( ZC1_av_ld_byte1_data[1] & ( ((ZC1_W_alu_result[9] & (!ZC1_R_ctrl_rd_ctl_reg & !ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld) ) ) # ( !ZC1_av_ld_byte1_data[1] & ( (ZC1_W_alu_result[9] & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp & !ZC1_R_ctrl_ld))) ) );


--ZC1L810 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~13
ZC1L810 = ( ZC1_av_ld_byte1_data[0] & ( ((ZC1_W_alu_result[8] & (!ZC1_R_ctrl_rd_ctl_reg & !ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld) ) ) # ( !ZC1_av_ld_byte1_data[0] & ( (ZC1_W_alu_result[8] & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp & !ZC1_R_ctrl_ld))) ) );


--ZC1L427 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~14
ZC1L427 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[0]))) # (ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[2]));


--ZB4_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]
--register power-up is low

ZB4_av_readdata_pre[6] = DFFEAS(CD1_readdata[6], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~24
ZC1L603 = ( ZC1L604 & ( !ZC1_intr_req ) ) # ( !ZC1L604 & ( (!ZC1_intr_req & (UB3L3 & (SC5L18 & EE1_q_a[6]))) ) );


--ZB4_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]
--register power-up is low

ZB4_av_readdata_pre[7] = DFFEAS(CD1_readdata[7], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~25
ZC1L605 = ( ZC1L606 & ( !ZC1_intr_req ) ) # ( !ZC1L606 & ( (!ZC1_intr_req & (UB3L3 & (SC5L18 & EE1_q_a[7]))) ) );


--YB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3
YB2L3 = (YB2_mem_used[0] & ((!ZB2_read_latency_shift_reg[0]) # (YB2_mem_used[1])));


--YB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[0]~4
YB2L4 = ( ZB2L34 & ( YB2L3 ) ) # ( !ZB2L34 & ( YB2L3 ) ) # ( ZB2L34 & ( !YB2L3 & ( (DB1_rst1 & (BC1L9 & (!YB2_mem_used[1] & EC1L12))) ) ) );


--YB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1
YB3L3 = (!YB3_mem_used[1] & (((!ZB3_read_latency_shift_reg[0] & YB3_mem_used[0])) # (ZB3L9))) # (YB3_mem_used[1] & (((YB3_mem_used[0]))));


--ZC1L995 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0
ZC1L995 = (!ZC1_W_valid & (((UB3L3) # (UB2L2)) # (ZC1_i_read)));


--BC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0
BC2L2 = ( WB1_saved_grant[1] & ( (!FC1L1 & (((WB2_saved_grant[1] & WB2L2)))) # (FC1L1 & (YB4L16)) ) ) # ( !WB1_saved_grant[1] & ( (WB2_saved_grant[1] & (WB2L2 & !FC1L1)) ) );


--BC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1
BC2L3 = ( !UB3L3 & ( BC2L2 & ( (!UB2L2 & (((DB1_rst1 & !ZC1_i_read)) # (BC2_read_accepted))) ) ) ) # ( !UB3L3 & ( !BC2L2 & ( (BC2_read_accepted & !UB2L2) ) ) );


--ZC1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br
--register power-up is low

ZC1_R_ctrl_uncond_cti_non_br = DFFEAS(ZC1L248, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond
--register power-up is low

ZC1_R_ctrl_br_uncond = DFFEAS(ZC1L545, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L668 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0
ZC1L668 = (!ZC1_R_ctrl_uncond_cti_non_br & (!ZC1_R_ctrl_br_uncond & ((!ZC1_W_cmp_result) # (!ZC1_R_ctrl_br))));


--ZC1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception
--register power-up is low

ZC1_R_ctrl_exception = DFFEAS(ZC1L208, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break
--register power-up is low

ZC1_R_ctrl_break = DFFEAS(ZC1L205, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L664 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~0
ZC1L664 = ( !ZC1_R_ctrl_break & ( (!ZC1_R_ctrl_exception & ((!ZC1L668 & (!ZC1L62)) # (ZC1L668 & ((!ZC1L10))))) ) );


--ZC1L666 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0
ZC1L666 = (!ZC1_R_ctrl_exception & ZC1_R_ctrl_break);


--ZC1L667 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0
ZC1L667 = (!ZC1L668 & (!ZC1_R_ctrl_exception & !ZC1_R_ctrl_break));


--ZC1L662 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~1
ZC1L662 = ((!ZC1L667 & ((ZC1L18))) # (ZC1L667 & (ZC1L70))) # (ZC1L666);


--ZC1L661 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~2
ZC1L661 = ((!ZC1L667 & ((ZC1L22))) # (ZC1L667 & (ZC1L74))) # (ZC1L666);


--ZC1L663 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~3
ZC1L663 = (!ZC1L666 & ((!ZC1L667 & ((ZC1L14))) # (ZC1L667 & (ZC1L66))));


--QC2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
QC2L5 = ( UB1L2 & ( WB2_packet_in_progress & ( (WB2L2 & (((WB2_saved_grant[0] & TB1L10)) # (WB2_saved_grant[1]))) ) ) ) # ( !UB1L2 & ( WB2_packet_in_progress & ( (WB2_saved_grant[0] & (WB2L2 & TB1L10)) ) ) ) # ( UB1L2 & ( !WB2_packet_in_progress & ( ((!WB2_saved_grant[1] & ((!WB2_saved_grant[0]) # (!TB1L10)))) # (WB2L2) ) ) ) # ( !UB1L2 & ( !WB2_packet_in_progress & ( (TB1L10 & ((!WB2_saved_grant[0]) # (WB2L2))) ) ) );


--ZC1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~2
ZC1L381 = (!ZC1L106 & ((!ZC1L230 $ (!ZC1L232)))) # (ZC1L106 & ((!ZC1L110) # ((ZC1L232) # (ZC1L230))));


--ZC1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~3
ZC1L382 = (!ZC1L106 & ((!ZC1L230 $ (!ZC1L232)))) # (ZC1L106 & (((ZC1L232) # (ZC1L230)) # (ZC1L110)));


--YB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0]~1
YB6L3 = ((YB6_mem_used[0] & ((!ZB6_read_latency_shift_reg[0]) # (YB6_mem_used[1])))) # (TB1L5);


--YB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2
YB1L3 = ((YB1_mem_used[0] & ((!ZB1_read_latency_shift_reg[0]) # (YB1_mem_used[1])))) # (ZB1L28);


--QC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1
QC1L2 = (UB1L1 & (((!TB1L9 & !QC1_top_priority_reg[0])) # (QC1_top_priority_reg[1])));


--QC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
QC1L5 = ( WB1_packet_in_progress & ( WB1_saved_grant[1] & ( (YB4L16 & (((WB1_saved_grant[0] & TB1L9)) # (UB1L1))) ) ) ) # ( !WB1_packet_in_progress & ( WB1_saved_grant[1] & ( (!UB1L1 & (TB1L9 & ((!WB1_saved_grant[0]) # (YB4L16)))) # (UB1L1 & (((YB4L16)))) ) ) ) # ( WB1_packet_in_progress & ( !WB1_saved_grant[1] & ( (WB1_saved_grant[0] & (YB4L16 & TB1L9)) ) ) ) # ( !WB1_packet_in_progress & ( !WB1_saved_grant[1] & ( (!TB1L9 & (((UB1L1)))) # (TB1L9 & ((!WB1_saved_grant[0]) # ((YB4L16)))) ) ) );


--CD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0
CD1L89 = (U1L4 & (WB1_saved_grant[0] & (!YB4_mem_used[1] & !CD1_write)));


--CD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~1
CD1L90 = ( CD1_write & ( CD1L89 & ( (((UB1L1 & WB1_saved_grant[1])) # (WB1L53)) # (SD1_waitrequest) ) ) ) # ( !CD1_write & ( CD1L89 & ( ((UB1L1 & WB1_saved_grant[1])) # (WB1L53) ) ) ) # ( CD1_write & ( !CD1L89 & ( SD1_waitrequest ) ) );


--WB1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[46]
WB1_src_data[46] = (!ZC1_W_alu_result[10] & (((WB1_saved_grant[1] & ZC1_F_pc[8])))) # (ZC1_W_alu_result[10] & (((WB1_saved_grant[1] & ZC1_F_pc[8])) # (WB1_saved_grant[0])));


--UD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0
UD1L49 = (!UD1_ir[1] & (!UD1_ir[0] & UD1_enable_action_strobe));


--UD1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]
--register power-up is low

UD1_jdo[34] = DFFEAS(VD1_sr[34], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]
--register power-up is low

UD1_jdo[17] = DFFEAS(VD1_sr[17], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--SD1L112 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0
SD1L112 = ( SD1L2 & ( (UD1L49 & (((!UD1_jdo[34]) # (!UD1_jdo[17])) # (UD1_jdo[35]))) ) ) # ( !SD1L2 & ( (UD1L49 & (!UD1_jdo[35] & (UD1_jdo[34] & !UD1_jdo[17]))) ) );


--CD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0
CD1L54 = (!CD1_read & (((!YB4_mem_used[1] & XB4L1)))) # (CD1_read & (SD1_waitrequest));


--SD1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0
SD1L110 = ( SD1_avalon_ociram_readdata_ready & ( (SD1_waitrequest & (((!SD1L167 & CD1_read)) # (CD1_write))) ) ) # ( !SD1_avalon_ociram_readdata_ready & ( (SD1_waitrequest & (!CD1_write & (!SD1L167 & CD1_read))) ) );


--YB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2
YB4L9 = ( YB4_mem_used[0] & ( ((!ZB4_read_latency_shift_reg[0]) # ((!SD1_waitrequest & XB4L1))) # (YB4_mem_used[1]) ) ) # ( !YB4_mem_used[0] & ( (!SD1_waitrequest & (!YB4_mem_used[1] & XB4L1)) ) );


--DC2L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg~0
DC2L13 = !XB5_cp_ready $ (!DC2_address_reg[1]);


--YB5_mem[0][45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][45]
--register power-up is low

YB5_mem[0][45] = DFFEAS(YB5L30, CLOCK_50, !Z1_r_sync_rst,  , YB5L22,  ,  ,  ,  );


--ZB7_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[1]
--register power-up is low

ZB7_av_readdata_pre[1] = DFFEAS(U1_readdata[1], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[1]
--register power-up is low

ZB2_av_readdata_pre[1] = DFFEAS(CB1_ram_block1a1, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~1
LC1L6 = ( LC1L7 & ( LC1L8 ) ) # ( !LC1L7 & ( LC1L8 ) ) # ( LC1L7 & ( !LC1L8 & ( ((UB3L1 & (SC5L18 & EE1_q_a[1]))) # (LC1L29) ) ) ) # ( !LC1L7 & ( !LC1L8 ) );


--ZC1L305 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~15
ZC1L305 = ( ZC1L349 & ( (!ZC1_R_ctrl_shift_rot & (((ZC1L106)) # (ZC1_R_ctrl_logic))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[1])))) ) ) # ( !ZC1L349 & ( (!ZC1_R_ctrl_shift_rot & (!ZC1_R_ctrl_logic & ((ZC1L106)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[1])))) ) );


--ZB7_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[2]
--register power-up is low

ZB7_av_readdata_pre[2] = DFFEAS(U1_readdata[2], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[2]
--register power-up is low

ZB2_av_readdata_pre[2] = DFFEAS(CB1_ram_block1a2, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~2
LC1L9 = ( LC1L10 & ( LC1L11 ) ) # ( !LC1L10 & ( LC1L11 ) ) # ( LC1L10 & ( !LC1L11 & ( ((UB3L1 & (SC5L18 & EE1_q_a[2]))) # (LC1L29) ) ) ) # ( !LC1L10 & ( !LC1L11 ) );


--ZB2_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[3]
--register power-up is low

ZB2_av_readdata_pre[3] = DFFEAS(CB1_ram_block1a3, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB7_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[3]
--register power-up is low

ZB7_av_readdata_pre[3] = DFFEAS(U1_readdata[3], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~3
LC1L12 = ( LC1L14 ) # ( !LC1L14 & ( (!LC1L13) # ((UB3L1 & (SC5L18 & EE1_q_a[3]))) ) );


--ZB7_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[4]
--register power-up is low

ZB7_av_readdata_pre[4] = DFFEAS(U1_readdata[4], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[4]
--register power-up is low

ZB2_av_readdata_pre[4] = DFFEAS(CB1_ram_block1a4, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB3_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[28]
--register power-up is low

ZB3_av_readdata_pre[28] = DFFEAS(ZB3L4, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~4
LC1L15 = ( LC1L17 & ( LC1L18 & ( (!UB3L1) # ((!LC1L16) # ((SC5L18 & EE1_q_a[4]))) ) ) ) # ( !LC1L17 & ( LC1L18 ) ) # ( LC1L17 & ( !LC1L18 & ( (!LC1L16) # ((UB3L1 & (SC5L18 & EE1_q_a[4]))) ) ) ) # ( !LC1L17 & ( !LC1L18 & ( (!LC1L16) # (UB3L1) ) ) );


--ZB2_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[5]
--register power-up is low

ZB2_av_readdata_pre[5] = DFFEAS(CB1_ram_block1a5, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB7_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[5]
--register power-up is low

ZB7_av_readdata_pre[5] = DFFEAS(U1_readdata[5], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~5
LC1L19 = ( LC1L21 ) # ( !LC1L21 & ( (!LC1L20) # ((UB3L1 & (SC5L18 & EE1_q_a[5]))) ) );


--ZB7_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[6]
--register power-up is low

ZB7_av_readdata_pre[6] = DFFEAS(U1_readdata[6], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[6]
--register power-up is low

ZB2_av_readdata_pre[6] = DFFEAS(CB1_ram_block1a6, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB3_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[25]
--register power-up is low

ZB3_av_readdata_pre[25] = DFFEAS(VCC, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~6
LC1L22 = ( LC1L24 & ( LC1L25 & ( (!UB3L1) # ((!LC1L23) # ((SC5L18 & EE1_q_a[6]))) ) ) ) # ( !LC1L24 & ( LC1L25 ) ) # ( LC1L24 & ( !LC1L25 & ( (!LC1L23) # ((UB3L1 & (SC5L18 & EE1_q_a[6]))) ) ) ) # ( !LC1L24 & ( !LC1L25 & ( (!LC1L23) # (UB3L1) ) ) );


--ZB7_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[7]
--register power-up is low

ZB7_av_readdata_pre[7] = DFFEAS(U1_readdata[7], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[7]
--register power-up is low

ZB2_av_readdata_pre[7] = DFFEAS(CB1_ram_block1a7, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~7
LC1L26 = ( LC1L27 & ( LC1L28 ) ) # ( !LC1L27 & ( LC1L28 ) ) # ( LC1L27 & ( !LC1L28 & ( ((UB3L1 & (SC5L18 & EE1_q_a[7]))) # (LC1L29) ) ) ) # ( !LC1L27 & ( !LC1L28 ) );


--ZC1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]
--register power-up is low

ZC1_av_ld_byte1_data[7] = DFFEAS(ZC1L897, CLOCK_50, !Z1_r_sync_rst,  , ZC1L869,  ,  ,  ,  );


--T1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val
--register power-up is low

T1_r_val = DFFEAS(T1L82, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1
--register power-up is low

DB1_r_ena1 = AMPP_FUNCTION(CLOCK_50, DB1L41, !Z1_r_sync_rst);


--DB1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0
DB1L22 = AMPP_FUNCTION(!T1_r_val, !DB1_r_ena1);


--MB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

MB2_b_full = DFFEAS(MB2L6, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0
DB1L96 = AMPP_FUNCTION(!A1L19, !DB1_tck_t_dav, !DB1_td_shift[10], !DB1_write_stalled);


--DB1L97 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1
DB1L97 = AMPP_FUNCTION(!A1L12, !DB1_state, !DB1_count[1], !A1L16, !A1L21, !A1L11);


--DB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]
--register power-up is low

DB1_rdata[0] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[0], !Z1_r_sync_rst, DB1L22);


--DB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]
--register power-up is low

DB1_td_shift[3] = AMPP_FUNCTION(A1L18, DB1L74, !A1L10, DB1L57);


--DB1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6
DB1L73 = AMPP_FUNCTION(!A1L12, !DB1_count[9], !A1L16, !DB1L71, !DB1_rdata[0], !DB1_td_shift[3]);


--DB1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0
DB1L41 = AMPP_FUNCTION(!DB1_rvalid0, !T1_r_val, !DB1_r_ena1);


--DB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req
--register power-up is low

DB1_read_req = AMPP_FUNCTION(A1L18, DB1_td_shift[9], !A1L10, DB1L97);


--DB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1
--register power-up is low

DB1_read1 = AMPP_FUNCTION(CLOCK_50, DB1_read, !Z1_r_sync_rst);


--DB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2
--register power-up is low

DB1_read2 = AMPP_FUNCTION(CLOCK_50, DB1_read1, !Z1_r_sync_rst);


--DB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2
--register power-up is low

DB1_rst2 = AMPP_FUNCTION(CLOCK_50, DB1_rst1, !Z1_r_sync_rst);


--DB1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1
DB1L42 = AMPP_FUNCTION(!DB1_user_saw_rvalid, !DB1L41, !DB1_read_req, !DB1_read1, !DB1_read2, !DB1_rst2);


--UD1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a
UD1_take_action_ocimem_a = ( UD1_jdo[34] & ( (!UD1_ir[1] & (!UD1_ir[0] & (UD1_enable_action_strobe & !UD1_jdo[35]))) ) );


--UD1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]
--register power-up is low

UD1_jdo[25] = DFFEAS(VD1_sr[25], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--CD1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0]
--register power-up is low

CD1_writedata[0] = DFFEAS(WB1L20, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CD1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0]
--register power-up is low

CD1_address[0] = DFFEAS(WB1_src_data[38], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CD1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2]
--register power-up is low

CD1_address[2] = DFFEAS(WB1_src_data[40], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CD1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1]
--register power-up is low

CD1_address[1] = DFFEAS(WB1_src_data[39], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CD1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7]
--register power-up is low

CD1_address[7] = DFFEAS(WB1_src_data[45], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CD1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6]
--register power-up is low

CD1_address[6] = DFFEAS(WB1_src_data[44], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CD1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5]
--register power-up is low

CD1_address[5] = DFFEAS(WB1_src_data[43], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CD1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4]
--register power-up is low

CD1_address[4] = DFFEAS(WB1_src_data[42], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CD1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3]
--register power-up is low

CD1_address[3] = DFFEAS(WB1_src_data[41], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--GD1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0
GD1L1 = ( !CD1_address[4] & ( !CD1_address[3] & ( (CD1_address[8] & (!CD1_address[7] & (!CD1_address[6] & !CD1_address[5]))) ) ) );


--GD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1
GD1L2 = (!CD1_address[2] & (!CD1_address[1] & GD1L1));


--CD1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess
--register power-up is low

CD1_debugaccess = DFFEAS(WB1L21, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--GD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0
GD1L12 = (CD1_write & (!CD1_address[0] & (GD1L2 & CD1_debugaccess)));


--KD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0
KD1L10 = ( GD1L12 & ( (!KD1_monitor_ready & (CD1_writedata[0] & ((!UD1_take_action_ocimem_a) # (!UD1_jdo[25])))) # (KD1_monitor_ready & ((!UD1_take_action_ocimem_a) # ((!UD1_jdo[25])))) ) ) # ( !GD1L12 & ( (KD1_monitor_ready & ((!UD1_take_action_ocimem_a) # (!UD1_jdo[25]))) ) );


--SD1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]
--register power-up is low

SD1_MonDReg[2] = DFFEAS(SD1L92, CLOCK_50,  ,  , SD1L50,  ,  ,  ,  );


--VD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12
VD1L59 = ( SD1_MonDReg[2] & ( (!TD1L2 & ((!A1L25) # ((HD1_break_readreg[2])))) # (TD1L2 & (((VD1_sr[4])))) ) ) # ( !SD1_MonDReg[2] & ( (!TD1L2 & (A1L25 & ((HD1_break_readreg[2])))) # (TD1L2 & (((VD1_sr[4])))) ) );


--UD1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]
--register power-up is low

UD1_jdo[1] = DFFEAS(VD1_sr[1], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]
--register power-up is low

UD1_jdo[4] = DFFEAS(VD1_sr[4], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--SD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3
SD1L91 = ( DE1_q_a[1] & ( (!UD1_take_action_ocimem_b & (((SD1L89)) # (SD1_jtag_ram_rd_d1))) # (UD1_take_action_ocimem_b & (((UD1_jdo[4])))) ) ) # ( !DE1_q_a[1] & ( (!UD1_take_action_ocimem_b & (SD1L89)) # (UD1_take_action_ocimem_b & ((UD1_jdo[4]))) ) );


--UD1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe
--register power-up is low

UD1_update_jdo_strobe = DFFEAS(UD1L53, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]
--register power-up is low

VD1_sr[36] = DFFEAS(VD1L61, A1L44,  ,  , VD1L53,  ,  ,  ,  );


--VD1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]
--register power-up is low

VD1_sr[37] = DFFEAS(VD1L62, A1L44,  ,  , VD1L53,  ,  ,  ,  );


--UD1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir
--register power-up is low

UD1_jxuir = DFFEAS(UD1L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35]
--register power-up is low

VD1_sr[35] = DFFEAS(VD1L63, A1L44,  ,  ,  ,  ,  ,  ,  );


--SD1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd
--register power-up is low

SD1_jtag_ram_rd = DFFEAS(SD1L115, CLOCK_50,  ,  , !UD1_take_action_ocimem_b,  ,  ,  ,  );


--UD1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]
--register power-up is low

UD1_jdo[26] = DFFEAS(VD1_sr[26], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]
--register power-up is low

UD1_jdo[28] = DFFEAS(VD1_sr[28], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]
--register power-up is low

UD1_jdo[27] = DFFEAS(VD1_sr[27], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--SD1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr
--register power-up is low

SD1_jtag_ram_wr = DFFEAS(SD1L117, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L165 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0
SD1L165 = ( SD1_jtag_ram_wr & ( ((CD1_write & (!CD1_address[8] & CD1_debugaccess))) # (SD1_jtag_ram_access) ) ) # ( !SD1_jtag_ram_wr & ( (CD1_write & (!CD1_address[8] & (!SD1_jtag_ram_access & CD1_debugaccess))) ) );


--Z1_r_early_rst is nios_system:u0|altera_reset_controller:rst_controller|r_early_rst
--register power-up is low

Z1_r_early_rst = DFFEAS(Z1L9, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req
SD1_ociram_reset_req = (!Z1_r_early_rst) # (SD1_jtag_ram_access);


--SD1L133 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0
SD1L133 = (!SD1_jtag_ram_access & ((CD1_writedata[0]))) # (SD1_jtag_ram_access & (SD1_MonDReg[0]));


--SD1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0
SD1L120 = (!SD1_jtag_ram_access & ((CD1_address[0]))) # (SD1_jtag_ram_access & (SD1_MonAReg[2]));


--SD1L121 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1
SD1L121 = (!SD1_jtag_ram_access & ((CD1_address[1]))) # (SD1_jtag_ram_access & (SD1_MonAReg[3]));


--SD1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2
SD1L122 = (!SD1_jtag_ram_access & ((CD1_address[2]))) # (SD1_jtag_ram_access & (SD1_MonAReg[4]));


--SD1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3
SD1L123 = (!SD1_jtag_ram_access & ((CD1_address[3]))) # (SD1_jtag_ram_access & (SD1_MonAReg[5]));


--SD1L124 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4
SD1L124 = (!SD1_jtag_ram_access & ((CD1_address[4]))) # (SD1_jtag_ram_access & (SD1_MonAReg[6]));


--SD1L125 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5
SD1L125 = (!SD1_jtag_ram_access & ((CD1_address[5]))) # (SD1_jtag_ram_access & (SD1_MonAReg[7]));


--SD1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6
SD1L126 = (!SD1_jtag_ram_access & ((CD1_address[6]))) # (SD1_jtag_ram_access & (SD1_MonAReg[8]));


--SD1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7
SD1L127 = (!SD1_jtag_ram_access & ((CD1_address[7]))) # (SD1_jtag_ram_access & (SD1_MonAReg[9]));


--CD1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0]
--register power-up is low

CD1_byteenable[0] = DFFEAS(WB1_src_data[32], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L128 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0
SD1L128 = (CD1_byteenable[0]) # (SD1_jtag_ram_access);


--SD1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd
--register power-up is low

SD1_jtag_rd = DFFEAS(UD1L50, CLOCK_50,  ,  , !UD1_take_action_ocimem_b,  ,  ,  ,  );


--ZC1L990 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0
ZC1L990 = ((ZC1_hbreak_enabled & ((!ZC1L541) # (!ZC1L571)))) # (ZC1_R_ctrl_break);


--ZB4_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]
--register power-up is low

ZB4_av_readdata_pre[21] = DFFEAS(CD1_readdata[21], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L628 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~26
ZC1L628 = ( ZB4_av_readdata_pre[21] & ( ((!ZC1L273) # ((MC1L1 & EE1_q_a[5]))) # (UB2L2) ) ) # ( !ZB4_av_readdata_pre[21] & ( (!ZC1L273) # ((MC1L1 & EE1_q_a[5])) ) );


--ZC1L846 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0
ZC1L846 = (!ZC1_d_read & ((!ZC1_av_ld_align_cycle[1] $ (!ZC1_av_ld_align_cycle[0])))) # (ZC1_d_read & (LC1_WideOr1 & (!ZC1_av_ld_align_cycle[1] $ (!ZC1_av_ld_align_cycle[0]))));


--ZC1L845 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1
ZC1L845 = (!ZC1_av_ld_align_cycle[0] & ((!ZC1_d_read) # (LC1_WideOr1)));


--ZC1L189 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0
ZC1L189 = !ZC1_E_shift_rot_cnt[4] $ (!ZC1L537);


--ZC1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1
ZC1L190 = !ZC1_E_shift_rot_cnt[3] $ ((((ZC1_E_shift_rot_cnt[0]) # (ZC1_E_shift_rot_cnt[1])) # (ZC1_E_shift_rot_cnt[2])));


--ZC1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2
ZC1L191 = !ZC1_E_shift_rot_cnt[2] $ (((ZC1_E_shift_rot_cnt[0]) # (ZC1_E_shift_rot_cnt[1])));


--ZC1L192 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3
ZC1L192 = !ZC1_E_shift_rot_cnt[1] $ (ZC1_E_shift_rot_cnt[0]);


--U1_readdata[0] is nios_system:u0|nios_system_leds:leds|readdata[0]
U1_readdata[0] = (U1_data_out[0] & (!ZC1_W_alu_result[2] & !ZC1_W_alu_result[3]));


--WB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_valid~0
WB2L39 = ( WB2_saved_grant[0] & ( (ZC1_W_alu_result[14] & (!ZC1_W_alu_result[13] & (!ZC1_W_alu_result[12] & TB1L8))) ) );


--XB5L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|m0_write~0
XB5L5 = (ZC1_d_write & (!BC1_write_accepted & (WB2_saved_grant[0] & !YB5_mem_used[1])));


--XB5L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|m0_write~1
XB5L6 = ( WB2L39 & ( XB5L5 & ( (DC2L56) # (DC2L55) ) ) ) # ( !WB2L39 & ( XB5L5 & ( (WB2_saved_grant[1] & (UB1L2 & ((DC2L56) # (DC2L55)))) ) ) );


--DC2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[0]~3
DC2L39 = (!DC2_use_reg & (ZC1_d_writedata[0] & (WB2_saved_grant[0]))) # (DC2_use_reg & (((DC2_data_reg[0]))));


--DC2_address_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[2]
--register power-up is low

DC2_address_reg[2] = DFFEAS(WB2_src_data[38], CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  ,  ,  );


--DC2L58 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[20]~4
DC2L58 = ( ZC1_F_pc[0] & ( DC2_address_reg[2] & ( (((ZC1_W_alu_result[2] & WB2_saved_grant[0])) # (WB2_saved_grant[1])) # (DC2_use_reg) ) ) ) # ( !ZC1_F_pc[0] & ( DC2_address_reg[2] & ( ((ZC1_W_alu_result[2] & WB2_saved_grant[0])) # (DC2_use_reg) ) ) ) # ( ZC1_F_pc[0] & ( !DC2_address_reg[2] & ( (!DC2_use_reg & (((ZC1_W_alu_result[2] & WB2_saved_grant[0])) # (WB2_saved_grant[1]))) ) ) ) # ( !ZC1_F_pc[0] & ( !DC2_address_reg[2] & ( (ZC1_W_alu_result[2] & (WB2_saved_grant[0] & !DC2_use_reg)) ) ) );


--DC2_address_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[3]
--register power-up is low

DC2_address_reg[3] = DFFEAS(WB2_src_data[39], CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  ,  ,  );


--DC2L59 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[21]~5
DC2L59 = ( ZC1_F_pc[1] & ( DC2_address_reg[3] & ( (((ZC1_W_alu_result[3] & WB2_saved_grant[0])) # (WB2_saved_grant[1])) # (DC2_use_reg) ) ) ) # ( !ZC1_F_pc[1] & ( DC2_address_reg[3] & ( ((ZC1_W_alu_result[3] & WB2_saved_grant[0])) # (DC2_use_reg) ) ) ) # ( ZC1_F_pc[1] & ( !DC2_address_reg[3] & ( (!DC2_use_reg & (((ZC1_W_alu_result[3] & WB2_saved_grant[0])) # (WB2_saved_grant[1]))) ) ) ) # ( !ZC1_F_pc[1] & ( !DC2_address_reg[3] & ( (ZC1_W_alu_result[3] & (WB2_saved_grant[0] & !DC2_use_reg)) ) ) );


--DC2_address_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[4]
--register power-up is low

DC2_address_reg[4] = DFFEAS(WB2_src_data[40], CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  ,  ,  );


--DC2L60 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[22]~6
DC2L60 = ( ZC1_F_pc[2] & ( DC2_address_reg[4] & ( (((ZC1_W_alu_result[4] & WB2_saved_grant[0])) # (WB2_saved_grant[1])) # (DC2_use_reg) ) ) ) # ( !ZC1_F_pc[2] & ( DC2_address_reg[4] & ( ((ZC1_W_alu_result[4] & WB2_saved_grant[0])) # (DC2_use_reg) ) ) ) # ( ZC1_F_pc[2] & ( !DC2_address_reg[4] & ( (!DC2_use_reg & (((ZC1_W_alu_result[4] & WB2_saved_grant[0])) # (WB2_saved_grant[1]))) ) ) ) # ( !ZC1_F_pc[2] & ( !DC2_address_reg[4] & ( (ZC1_W_alu_result[4] & (WB2_saved_grant[0] & !DC2_use_reg)) ) ) );


--DC2_address_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[5]
--register power-up is low

DC2_address_reg[5] = DFFEAS(WB2_src_data[41], CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  ,  ,  );


--DC2L61 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[23]~7
DC2L61 = ( ZC1_F_pc[3] & ( DC2_address_reg[5] & ( (((ZC1_W_alu_result[5] & WB2_saved_grant[0])) # (WB2_saved_grant[1])) # (DC2_use_reg) ) ) ) # ( !ZC1_F_pc[3] & ( DC2_address_reg[5] & ( ((ZC1_W_alu_result[5] & WB2_saved_grant[0])) # (DC2_use_reg) ) ) ) # ( ZC1_F_pc[3] & ( !DC2_address_reg[5] & ( (!DC2_use_reg & (((ZC1_W_alu_result[5] & WB2_saved_grant[0])) # (WB2_saved_grant[1]))) ) ) ) # ( !ZC1_F_pc[3] & ( !DC2_address_reg[5] & ( (ZC1_W_alu_result[5] & (WB2_saved_grant[0] & !DC2_use_reg)) ) ) );


--DC2_address_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[6]
--register power-up is low

DC2_address_reg[6] = DFFEAS(WB2_src_data[42], CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  ,  ,  );


--DC2L62 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[24]~8
DC2L62 = ( ZC1_F_pc[4] & ( DC2_address_reg[6] & ( (((ZC1_W_alu_result[6] & WB2_saved_grant[0])) # (WB2_saved_grant[1])) # (DC2_use_reg) ) ) ) # ( !ZC1_F_pc[4] & ( DC2_address_reg[6] & ( ((ZC1_W_alu_result[6] & WB2_saved_grant[0])) # (DC2_use_reg) ) ) ) # ( ZC1_F_pc[4] & ( !DC2_address_reg[6] & ( (!DC2_use_reg & (((ZC1_W_alu_result[6] & WB2_saved_grant[0])) # (WB2_saved_grant[1]))) ) ) ) # ( !ZC1_F_pc[4] & ( !DC2_address_reg[6] & ( (ZC1_W_alu_result[6] & (WB2_saved_grant[0] & !DC2_use_reg)) ) ) );


--DC2_address_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[7]
--register power-up is low

DC2_address_reg[7] = DFFEAS(WB2_src_data[43], CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  ,  ,  );


--DC2L63 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[25]~9
DC2L63 = ( ZC1_F_pc[5] & ( DC2_address_reg[7] & ( (((ZC1_W_alu_result[7] & WB2_saved_grant[0])) # (WB2_saved_grant[1])) # (DC2_use_reg) ) ) ) # ( !ZC1_F_pc[5] & ( DC2_address_reg[7] & ( ((ZC1_W_alu_result[7] & WB2_saved_grant[0])) # (DC2_use_reg) ) ) ) # ( ZC1_F_pc[5] & ( !DC2_address_reg[7] & ( (!DC2_use_reg & (((ZC1_W_alu_result[7] & WB2_saved_grant[0])) # (WB2_saved_grant[1]))) ) ) ) # ( !ZC1_F_pc[5] & ( !DC2_address_reg[7] & ( (ZC1_W_alu_result[7] & (WB2_saved_grant[0] & !DC2_use_reg)) ) ) );


--DC2_address_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[8]
--register power-up is low

DC2_address_reg[8] = DFFEAS(WB2_src_data[44], CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  ,  ,  );


--DC2L64 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[26]~10
DC2L64 = ( ZC1_F_pc[6] & ( DC2_address_reg[8] & ( (((ZC1_W_alu_result[8] & WB2_saved_grant[0])) # (WB2_saved_grant[1])) # (DC2_use_reg) ) ) ) # ( !ZC1_F_pc[6] & ( DC2_address_reg[8] & ( ((ZC1_W_alu_result[8] & WB2_saved_grant[0])) # (DC2_use_reg) ) ) ) # ( ZC1_F_pc[6] & ( !DC2_address_reg[8] & ( (!DC2_use_reg & (((ZC1_W_alu_result[8] & WB2_saved_grant[0])) # (WB2_saved_grant[1]))) ) ) ) # ( !ZC1_F_pc[6] & ( !DC2_address_reg[8] & ( (ZC1_W_alu_result[8] & (WB2_saved_grant[0] & !DC2_use_reg)) ) ) );


--DC2_address_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[9]
--register power-up is low

DC2_address_reg[9] = DFFEAS(WB2_src_data[45], CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  ,  ,  );


--DC2L65 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[27]~11
DC2L65 = ( ZC1_F_pc[7] & ( DC2_address_reg[9] & ( (((ZC1_W_alu_result[9] & WB2_saved_grant[0])) # (WB2_saved_grant[1])) # (DC2_use_reg) ) ) ) # ( !ZC1_F_pc[7] & ( DC2_address_reg[9] & ( ((ZC1_W_alu_result[9] & WB2_saved_grant[0])) # (DC2_use_reg) ) ) ) # ( ZC1_F_pc[7] & ( !DC2_address_reg[9] & ( (!DC2_use_reg & (((ZC1_W_alu_result[9] & WB2_saved_grant[0])) # (WB2_saved_grant[1]))) ) ) ) # ( !ZC1_F_pc[7] & ( !DC2_address_reg[9] & ( (ZC1_W_alu_result[9] & (WB2_saved_grant[0] & !DC2_use_reg)) ) ) );


--DC2_address_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[10]
--register power-up is low

DC2_address_reg[10] = DFFEAS(WB2_src_data[46], CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  ,  ,  );


--DC2L66 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[28]~12
DC2L66 = ( ZC1_F_pc[8] & ( DC2_address_reg[10] & ( (((ZC1_W_alu_result[10] & WB2_saved_grant[0])) # (WB2_saved_grant[1])) # (DC2_use_reg) ) ) ) # ( !ZC1_F_pc[8] & ( DC2_address_reg[10] & ( ((ZC1_W_alu_result[10] & WB2_saved_grant[0])) # (DC2_use_reg) ) ) ) # ( ZC1_F_pc[8] & ( !DC2_address_reg[10] & ( (!DC2_use_reg & (((ZC1_W_alu_result[10] & WB2_saved_grant[0])) # (WB2_saved_grant[1]))) ) ) ) # ( !ZC1_F_pc[8] & ( !DC2_address_reg[10] & ( (ZC1_W_alu_result[10] & (WB2_saved_grant[0] & !DC2_use_reg)) ) ) );


--DC2_address_reg[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[11]
--register power-up is low

DC2_address_reg[11] = DFFEAS(WB2_src_data[47], CLOCK_50, !Z1_r_sync_rst,  , DC2L29,  ,  ,  ,  );


--DC2L67 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[29]~13
DC2L67 = ( ZC1_F_pc[9] & ( DC2_address_reg[11] & ( (((ZC1_W_alu_result[11] & WB2_saved_grant[0])) # (WB2_saved_grant[1])) # (DC2_use_reg) ) ) ) # ( !ZC1_F_pc[9] & ( DC2_address_reg[11] & ( ((ZC1_W_alu_result[11] & WB2_saved_grant[0])) # (DC2_use_reg) ) ) ) # ( ZC1_F_pc[9] & ( !DC2_address_reg[11] & ( (!DC2_use_reg & (((ZC1_W_alu_result[11] & WB2_saved_grant[0])) # (WB2_saved_grant[1]))) ) ) ) # ( !ZC1_F_pc[9] & ( !DC2_address_reg[11] & ( (ZC1_W_alu_result[11] & (WB2_saved_grant[0] & !DC2_use_reg)) ) ) );


--DC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~0
DC1L20 = ((SC5L18 & EE1_q_a[0])) # (DC1_data_reg[0]);


--DC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|always10~1
DC1L2 = (!SC5L18) # (!DC1L1);


--Y1_readdata[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[0]
--register power-up is low

Y1_readdata[0] = DFFEAS(Y1_read_mux_out, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF
--register power-up is low

T1_ien_AF = DFFEAS(ZC1_d_writedata[0], CLOCK_50, !Z1_r_sync_rst,  , T1L77,  ,  ,  ,  );


--T1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0
--register power-up is low

T1_read_0 = DFFEAS(T1L73, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L670 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0
ZC1L670 = (!ZC1_W_alu_result[1] & (ZC1_W_alu_result[0] & (!ZC1_av_ld_align_cycle[1] & !ZC1_av_ld_align_cycle[0]))) # (ZC1_W_alu_result[1] & ((!ZC1_av_ld_align_cycle[1]) # ((ZC1_W_alu_result[0] & !ZC1_av_ld_align_cycle[0]))));


--ZB1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]
--register power-up is low

ZB1_av_readdata_pre[8] = DFFEAS(T1L64, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[8]
--register power-up is low

ZB2_av_readdata_pre[8] = DFFEAS(CB1_ram_block1a8, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed
--register power-up is low

ZC1_R_ctrl_ld_signed = DFFEAS(ZC1L224, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L841 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0
ZC1L841 = ( ZC1_R_ctrl_ld_signed & ( (!ZC1_D_iw[4] & ((!ZC1L231 & (ZC1_av_ld_byte0_data[7])) # (ZC1L231 & ((ZC1_av_ld_byte1_data[7]))))) # (ZC1_D_iw[4] & (((ZC1_av_ld_byte0_data[7])))) ) );


--ZC1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]
--register power-up is low

ZC1_av_ld_byte2_data[0] = DFFEAS(ZC1L909, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L871 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~3
ZC1L871 = ( ZC1L870 & ( ZC1L873 & ( (!ZC1_av_ld_aligning_data & (((UB3L1)))) # (ZC1_av_ld_aligning_data & (!ZC1L670 & (ZC1L841))) ) ) ) # ( !ZC1L870 & ( ZC1L873 & ( (ZC1_av_ld_aligning_data & (!ZC1L670 & ZC1L841)) ) ) ) # ( ZC1L870 & ( !ZC1L873 & ( (!ZC1_av_ld_aligning_data) # ((ZC1L841) # (ZC1L670)) ) ) ) # ( !ZC1L870 & ( !ZC1L873 & ( (!ZC1_av_ld_aligning_data) # ((ZC1L841) # (ZC1L670)) ) ) );


--ZC1L869 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0
ZC1L869 = ((!ZC1L231) # (ZC1L854)) # (ZC1_D_iw[4]);


--ZC1L733 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~0
ZC1L733 = ( ED2_q_b[27] & ( (!ZC1_R_ctrl_hi_imm16 & ((!ZC1_R_src2_use_imm) # ((ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[17])))) ) ) # ( !ED2_q_b[27] & ( (!ZC1_R_ctrl_hi_imm16 & (ZC1_R_src2_use_imm & ((ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[17])))) ) );


--ZC1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16
--register power-up is low

ZC1_R_ctrl_unsigned_lo_imm16 = DFFEAS(ZC1L249, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L738 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1
ZC1L738 = (ZC1_R_ctrl_unsigned_lo_imm16) # (ZC1_R_ctrl_force_src2_zero);


--ZC1L490 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]~0
ZC1L490 = (ZC1L721) # (ZC1L720);


--ZC1L732 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~2
ZC1L732 = ( ED2_q_b[26] & ( (!ZC1_R_ctrl_hi_imm16 & (((!ZC1_R_src2_use_imm) # (ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (ZC1_D_iw[16])) ) ) # ( !ED2_q_b[26] & ( (!ZC1_R_ctrl_hi_imm16 & (((ZC1_R_src2_use_imm & ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (ZC1_D_iw[16])) ) );


--ZC1L740 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4
ZC1L740 = ( ZC1_D_iw[7] & ( (!ZC1_R_ctrl_hi_imm16 & (!ZC1_R_ctrl_force_src2_zero & ((!ZC1L744) # (ED2_q_b[1])))) ) ) # ( !ZC1_D_iw[7] & ( (ED2_q_b[1] & (ZC1L744 & (!ZC1_R_ctrl_hi_imm16 & !ZC1_R_ctrl_force_src2_zero))) ) );


--ZC1L731 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~3
ZC1L731 = ( ED2_q_b[25] & ( (!ZC1_R_ctrl_hi_imm16 & (((!ZC1_R_src2_use_imm) # (ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (ZC1_D_iw[15])) ) ) # ( !ED2_q_b[25] & ( (!ZC1_R_ctrl_hi_imm16 & (((ZC1_R_src2_use_imm & ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (ZC1_D_iw[15])) ) );


--ZC1L737 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~4
ZC1L737 = ( ED2_q_b[31] & ( (!ZC1L738 & (((!ZC1_R_src2_use_imm & !ZC1_R_ctrl_hi_imm16)) # (ZC1_D_iw[21]))) ) ) # ( !ED2_q_b[31] & ( (ZC1_D_iw[21] & (!ZC1L738 & ((ZC1_R_ctrl_hi_imm16) # (ZC1_R_src2_use_imm)))) ) );


--ZC1L736 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~5
ZC1L736 = ( ED2_q_b[30] & ( (!ZC1_R_ctrl_hi_imm16 & ((!ZC1_R_src2_use_imm) # ((ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[20])))) ) ) # ( !ED2_q_b[30] & ( (!ZC1_R_ctrl_hi_imm16 & (ZC1_R_src2_use_imm & ((ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[20])))) ) );


--ZC1L735 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~6
ZC1L735 = ( ED2_q_b[29] & ( (!ZC1_R_ctrl_hi_imm16 & ((!ZC1_R_src2_use_imm) # ((ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[19])))) ) ) # ( !ED2_q_b[29] & ( (!ZC1_R_ctrl_hi_imm16 & (ZC1_R_src2_use_imm & ((ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[19])))) ) );


--ZC1L734 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~7
ZC1L734 = ( ED2_q_b[28] & ( (!ZC1_R_ctrl_hi_imm16 & ((!ZC1_R_src2_use_imm) # ((ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[18])))) ) ) # ( !ED2_q_b[28] & ( (!ZC1_R_ctrl_hi_imm16 & (ZC1_R_src2_use_imm & ((ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[18])))) ) );


--ZC1L722 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~8
ZC1L722 = ( ED2_q_b[16] & ( (!ZC1_R_ctrl_hi_imm16 & (((!ZC1_R_src2_use_imm) # (ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (ZC1_D_iw[6])) ) ) # ( !ED2_q_b[16] & ( (!ZC1_R_ctrl_hi_imm16 & (((ZC1_R_src2_use_imm & ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (ZC1_D_iw[6])) ) );


--ZC1L724 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~9
ZC1L724 = ( ED2_q_b[18] & ( (!ZC1_R_ctrl_hi_imm16 & ((!ZC1_R_src2_use_imm) # ((ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[8])))) ) ) # ( !ED2_q_b[18] & ( (!ZC1_R_ctrl_hi_imm16 & (ZC1_R_src2_use_imm & ((ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[8])))) ) );


--ZC1L723 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~10
ZC1L723 = ( ED2_q_b[17] & ( (!ZC1_R_ctrl_hi_imm16 & ((!ZC1_R_src2_use_imm) # ((ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[7])))) ) ) # ( !ED2_q_b[17] & ( (!ZC1_R_ctrl_hi_imm16 & (ZC1_R_src2_use_imm & ((ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[7])))) ) );


--ZC1L726 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~11
ZC1L726 = ( ED2_q_b[20] & ( (!ZC1_R_ctrl_hi_imm16 & ((!ZC1_R_src2_use_imm) # ((ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[10])))) ) ) # ( !ED2_q_b[20] & ( (!ZC1_R_ctrl_hi_imm16 & (ZC1_R_src2_use_imm & ((ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[10])))) ) );


--ZC1L725 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~12
ZC1L725 = ( ED2_q_b[19] & ( (!ZC1_R_ctrl_hi_imm16 & ((!ZC1_R_src2_use_imm) # ((ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[9])))) ) ) # ( !ED2_q_b[19] & ( (!ZC1_R_ctrl_hi_imm16 & (ZC1_R_src2_use_imm & ((ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (((ZC1_D_iw[9])))) ) );


--ZC1L739 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5
ZC1L739 = ( !ZC1_R_ctrl_force_src2_zero & ( (!ZC1_R_ctrl_hi_imm16 & ((!ZC1L744 & ((ZC1_D_iw[6]))) # (ZC1L744 & (ED2_q_b[0])))) ) );


--ZC1L730 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~13
ZC1L730 = ( ED2_q_b[24] & ( (!ZC1_R_ctrl_hi_imm16 & (((!ZC1_R_src2_use_imm) # (ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (ZC1_D_iw[14])) ) ) # ( !ED2_q_b[24] & ( (!ZC1_R_ctrl_hi_imm16 & (((ZC1_R_src2_use_imm & ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (ZC1_D_iw[14])) ) );


--ZC1L729 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~14
ZC1L729 = ( ED2_q_b[23] & ( (!ZC1_R_ctrl_hi_imm16 & (((!ZC1_R_src2_use_imm) # (ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (ZC1_D_iw[13])) ) ) # ( !ED2_q_b[23] & ( (!ZC1_R_ctrl_hi_imm16 & (((ZC1_R_src2_use_imm & ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (ZC1_D_iw[13])) ) );


--ZC1L728 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~15
ZC1L728 = ( ED2_q_b[22] & ( (!ZC1_R_ctrl_hi_imm16 & (((!ZC1_R_src2_use_imm) # (ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (ZC1_D_iw[12])) ) ) # ( !ED2_q_b[22] & ( (!ZC1_R_ctrl_hi_imm16 & (((ZC1_R_src2_use_imm & ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (ZC1_D_iw[12])) ) );


--ZC1L727 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~16
ZC1L727 = ( ED2_q_b[21] & ( (!ZC1_R_ctrl_hi_imm16 & (((!ZC1_R_src2_use_imm) # (ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (ZC1_D_iw[11])) ) ) # ( !ED2_q_b[21] & ( (!ZC1_R_ctrl_hi_imm16 & (((ZC1_R_src2_use_imm & ZC1_D_iw[21])))) # (ZC1_R_ctrl_hi_imm16 & (ZC1_D_iw[11])) ) );


--ZC1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst
--register power-up is low

ZC1_R_ctrl_wrctl_inst = DFFEAS(ZC1_D_op_wrctl, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L836 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0
ZC1L836 = (!ZC1L586 & (((ZC1_W_status_reg_pie)))) # (ZC1L586 & ((!ZC1_R_ctrl_wrctl_inst & ((ZC1_W_status_reg_pie))) # (ZC1_R_ctrl_wrctl_inst & (ZC1_E_src1[0]))));


--ZC1L837 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1
ZC1L837 = ( ZC1L571 & ( ZC1L836 & ( (!ZC1L541) # ((!ZC1L570 & ((ZC1_W_bstatus_reg))) # (ZC1L570 & (ZC1_W_estatus_reg))) ) ) ) # ( !ZC1L571 & ( ZC1L836 & ( (!ZC1L541) # ((!ZC1L570) # (ZC1_W_estatus_reg)) ) ) ) # ( ZC1L571 & ( !ZC1L836 & ( (ZC1L541 & ((!ZC1L570 & ((ZC1_W_bstatus_reg))) # (ZC1L570 & (ZC1_W_estatus_reg)))) ) ) ) # ( !ZC1L571 & ( !ZC1L836 & ( (ZC1L541 & (ZC1_W_estatus_reg & ZC1L570)) ) ) );


--ZC1L838 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~2
ZC1L838 = (!ZC1_R_ctrl_exception & (!ZC1_R_ctrl_break & ZC1L837));


--ZC1L792 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0
ZC1L792 = (!ZC1L588 & (((ZC1_W_estatus_reg)))) # (ZC1L588 & ((!ZC1_R_ctrl_wrctl_inst & ((ZC1_W_estatus_reg))) # (ZC1_R_ctrl_wrctl_inst & (ZC1_E_src1[0]))));


--ZC1L787 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0
ZC1L787 = ( ZC1_R_ctrl_break & ( ZC1_R_ctrl_wrctl_inst & ( ZC1_W_status_reg_pie ) ) ) # ( !ZC1_R_ctrl_break & ( ZC1_R_ctrl_wrctl_inst & ( (!ZC1L589 & ((ZC1_W_bstatus_reg))) # (ZC1L589 & (ZC1_E_src1[0])) ) ) ) # ( ZC1_R_ctrl_break & ( !ZC1_R_ctrl_wrctl_inst & ( ZC1_W_status_reg_pie ) ) ) # ( !ZC1_R_ctrl_break & ( !ZC1_R_ctrl_wrctl_inst & ( ZC1_W_bstatus_reg ) ) );


--ZC1L795 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]~0
ZC1L795 = ( ZC1_R_ctrl_wrctl_inst & ( (!ZC1_E_valid_from_R & (((ZC1_W_ienable_reg[0])))) # (ZC1_E_valid_from_R & ((!ZC1L590 & ((ZC1_W_ienable_reg[0]))) # (ZC1L590 & (ZC1_E_src1[0])))) ) ) # ( !ZC1_R_ctrl_wrctl_inst & ( ZC1_W_ienable_reg[0] ) );


--GD1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]
--register power-up is low

GD1_oci_ienable[0] = DFFEAS(GD1L5, CLOCK_50, !Z1_r_sync_rst,  , GD1L11,  ,  ,  ,  );


--T1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE
--register power-up is low

T1_fifo_AE = DFFEAS(T1L58, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE
--register power-up is low

T1_ien_AE = DFFEAS(ZC1_d_writedata[1], CLOCK_50, !Z1_r_sync_rst,  , T1L77,  ,  ,  ,  );


--T1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9]
T1_av_readdata[9] = (T1_fifo_AE & T1_ien_AE);


--T1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq
--register power-up is low

T1_pause_irq = DFFEAS(T1L80, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF
--register power-up is low

T1_fifo_AF = DFFEAS(T1L60, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L64 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0
T1L64 = (T1_ien_AF & ((T1_fifo_AF) # (T1_pause_irq)));


--ZC1L798 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]~0
ZC1L798 = (ZC1_W_ienable_reg[0] & (!GD1_oci_ienable[0] & ((T1L64) # (T1_av_readdata[9]))));


--ZC1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical
--register power-up is low

ZC1_R_ctrl_shift_logical = DFFEAS(ZC1L238, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right
--register power-up is low

ZC1_R_ctrl_rot_right = DFFEAS(ZC1_R_ctrl_rot_right_nxt, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L392 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0
ZC1L392 = (!ZC1_R_ctrl_shift_logical & ((!ZC1_R_ctrl_rot_right & ((ZC1_E_shift_rot_result[31]))) # (ZC1_R_ctrl_rot_right & (ZC1_E_shift_rot_result[0]))));


--ZC1L426 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~15
ZC1L426 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1L392))) # (ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[1]));


--DC2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[6]~14
DC2L45 = (!DC2_use_reg & (ZC1_d_writedata[6] & (WB2_saved_grant[0]))) # (DC2_use_reg & (((DC2_data_reg[6]))));


--ZC1L992 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0
ZC1L992 = (!ZC1_hbreak_pending & ((ZC1L993))) # (ZC1_hbreak_pending & (!ZC1_hbreak_enabled));


--UD1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]
--register power-up is low

UD1_jdo[21] = DFFEAS(VD1_sr[21], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]
--register power-up is low

UD1_jdo[20] = DFFEAS(VD1_sr[20], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--KD1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset
--register power-up is low

KD1_break_on_reset = DFFEAS(KD1L2, CLOCK_50,  ,  , UD1_take_action_ocimem_a,  ,  ,  ,  );


--XD1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]
--register power-up is low

XD1_dreg[0] = DFFEAS(XD1_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0
KD1L4 = ( KD1_break_on_reset & ( XD1_dreg[0] & ( (!UD1_take_action_ocimem_a) # (((KD1_jtag_break & !UD1_jdo[20])) # (UD1_jdo[21])) ) ) ) # ( !KD1_break_on_reset & ( XD1_dreg[0] & ( (UD1_take_action_ocimem_a & (((KD1_jtag_break & !UD1_jdo[20])) # (UD1_jdo[21]))) ) ) ) # ( KD1_break_on_reset & ( !XD1_dreg[0] & ( (!UD1_take_action_ocimem_a & (KD1_jtag_break)) # (UD1_take_action_ocimem_a & (((KD1_jtag_break & !UD1_jdo[20])) # (UD1_jdo[21]))) ) ) ) # ( !KD1_break_on_reset & ( !XD1_dreg[0] & ( (!UD1_take_action_ocimem_a & (KD1_jtag_break)) # (UD1_take_action_ocimem_a & (((KD1_jtag_break & !UD1_jdo[20])) # (UD1_jdo[21]))) ) ) );


--GD1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode
--register power-up is low

GD1_oci_single_step_mode = DFFEAS(GD1L10, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L998 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0
ZC1L998 = (GD1_oci_single_step_mode & (((ZC1_wait_for_one_post_bret_inst & !ZC1L669)) # (ZC1_hbreak_enabled)));


--DC2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[7]~15
DC2L46 = (!DC2_use_reg & (ZC1_d_writedata[7] & (WB2_saved_grant[0]))) # (DC2_use_reg & (((DC2_data_reg[7]))));


--DC2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[8]~16
DC2L47 = (!DC2_use_reg & (WB2_saved_grant[0] & ((ZC1_d_writedata[8])))) # (DC2_use_reg & (((DC2_data_reg[8]))));


--DC2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[9]~17
DC2L48 = (!DC2_use_reg & (WB2_saved_grant[0] & ((ZC1_d_writedata[9])))) # (DC2_use_reg & (((DC2_data_reg[9]))));


--DC2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[10]~18
DC2L49 = (!DC2_use_reg & (WB2_saved_grant[0] & ((ZC1_d_writedata[10])))) # (DC2_use_reg & (((DC2_data_reg[10]))));


--Z1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]
--register power-up is low

Z1_altera_reset_synchronizer_int_chain[0] = DFFEAS(FE1_altera_reset_synchronizer_int_chain_out, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--DC2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[11]~19
DC2L50 = (!DC2_use_reg & (WB2_saved_grant[0] & ((ZC1_d_writedata[11])))) # (DC2_use_reg & (((DC2_data_reg[11]))));


--DC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~1
DC1L21 = ((SC5L18 & EE1_q_a[11])) # (DC1_data_reg[11]);


--DC2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[12]~20
DC2L51 = (!DC2_use_reg & (WB2_saved_grant[0] & ((ZC1_d_writedata[12])))) # (DC2_use_reg & (((DC2_data_reg[12]))));


--DC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~2
DC1L22 = ((SC5L18 & EE1_q_a[12])) # (DC1_data_reg[12]);


--DC2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[13]~21
DC2L52 = (!DC2_use_reg & (WB2_saved_grant[0] & ((ZC1_d_writedata[13])))) # (DC2_use_reg & (((DC2_data_reg[13]))));


--DC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~3
DC1L23 = ((SC5L18 & EE1_q_a[13])) # (DC1_data_reg[13]);


--DC2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[14]~22
DC2L53 = (!DC2_use_reg & (WB2_saved_grant[0] & ((ZC1_d_writedata[14])))) # (DC2_use_reg & (((DC2_data_reg[14]))));


--DC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~4
DC1L24 = ((SC5L18 & EE1_q_a[14])) # (DC1_data_reg[14]);


--DC2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[15]~23
DC2L54 = (!DC2_use_reg & (WB2_saved_grant[0] & ((ZC1_d_writedata[15])))) # (DC2_use_reg & (((DC2_data_reg[15]))));


--DC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~5
DC1L25 = ((SC5L18 & EE1_q_a[15])) # (DC1_data_reg[15]);


--DC2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[1]~24
DC2L40 = (!DC2_use_reg & (ZC1_d_writedata[1] & (WB2_saved_grant[0]))) # (DC2_use_reg & (((DC2_data_reg[1]))));


--DC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~6
DC1L26 = ((SC5L18 & EE1_q_a[1])) # (DC1_data_reg[1]);


--DC2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[2]~25
DC2L41 = (!DC2_use_reg & (ZC1_d_writedata[2] & (WB2_saved_grant[0]))) # (DC2_use_reg & (((DC2_data_reg[2]))));


--DC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~7
DC1L27 = ((SC5L18 & EE1_q_a[2])) # (DC1_data_reg[2]);


--DC2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[3]~26
DC2L42 = (!DC2_use_reg & (ZC1_d_writedata[3] & (WB2_saved_grant[0]))) # (DC2_use_reg & (((DC2_data_reg[3]))));


--DC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~8
DC1L28 = ((SC5L18 & EE1_q_a[3])) # (DC1_data_reg[3]);


--DC2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[4]~27
DC2L43 = (!DC2_use_reg & (ZC1_d_writedata[4] & (WB2_saved_grant[0]))) # (DC2_use_reg & (((DC2_data_reg[4]))));


--DC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~9
DC1L29 = ((SC5L18 & EE1_q_a[4])) # (DC1_data_reg[4]);


--DC2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[5]~28
DC2L44 = (!DC2_use_reg & (ZC1_d_writedata[5] & (WB2_saved_grant[0]))) # (DC2_use_reg & (((DC2_data_reg[5]))));


--DC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~10
DC1L30 = ((SC5L18 & EE1_q_a[5])) # (DC1_data_reg[5]);


--DC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~11
DC1L31 = ((SC5L18 & EE1_q_a[9])) # (DC1_data_reg[9]);


--ZC1L665 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~4
ZC1L665 = ((!ZC1L667 & ((ZC1L2))) # (ZC1L667 & (ZC1L54))) # (ZC1L666);


--ZB4_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]
--register power-up is low

ZB4_av_readdata_pre[27] = DFFEAS(CD1_readdata[27], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L634 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27
ZC1L634 = ( ZB4_av_readdata_pre[27] & ( (!ZC1_intr_req & (((MC1L1 & EE1_q_a[11])) # (UB2L2))) ) ) # ( !ZB4_av_readdata_pre[27] & ( (!ZC1_intr_req & (MC1L1 & EE1_q_a[11])) ) );


--ZB4_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]
--register power-up is low

ZB4_av_readdata_pre[28] = DFFEAS(CD1_readdata[28], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L635 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28
ZC1L635 = ( ZB4_av_readdata_pre[28] & ( (!ZC1_intr_req & (((MC1L1 & EE1_q_a[12])) # (UB2L2))) ) ) # ( !ZB4_av_readdata_pre[28] & ( (!ZC1_intr_req & (MC1L1 & EE1_q_a[12])) ) );


--ZB4_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]
--register power-up is low

ZB4_av_readdata_pre[29] = DFFEAS(CD1_readdata[29], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L636 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29
ZC1L636 = ( ZB4_av_readdata_pre[29] & ( (!ZC1_intr_req & (((MC1L1 & EE1_q_a[13])) # (UB2L2))) ) ) # ( !ZB4_av_readdata_pre[29] & ( (!ZC1_intr_req & (MC1L1 & EE1_q_a[13])) ) );


--ZB4_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]
--register power-up is low

ZB4_av_readdata_pre[30] = DFFEAS(CD1_readdata[30], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L637 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30
ZC1L637 = ( ZB4_av_readdata_pre[30] & ( (!ZC1_intr_req & (((MC1L1 & EE1_q_a[14])) # (UB2L2))) ) ) # ( !ZB4_av_readdata_pre[30] & ( (!ZC1_intr_req & (MC1L1 & EE1_q_a[14])) ) );


--ZB4_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]
--register power-up is low

ZB4_av_readdata_pre[31] = DFFEAS(CD1_readdata[31], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L638 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31
ZC1L638 = ( ZB4_av_readdata_pre[31] & ( (!ZC1_intr_req & (((MC1L1 & EE1_q_a[15])) # (UB2L2))) ) ) # ( !ZB4_av_readdata_pre[31] & ( (!ZC1_intr_req & (MC1L1 & EE1_q_a[15])) ) );


--DC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~12
DC1L32 = ((SC5L18 & EE1_q_a[10])) # (DC1_data_reg[10]);


--DC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~13
DC1L33 = ((SC5L18 & EE1_q_a[8])) # (DC1_data_reg[8]);


--ZC1L655 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~5
ZC1L655 = (!ZC1L666 & ((!ZC1L667 & ((ZC1L6))) # (ZC1L667 & (ZC1L58))));


--ZC1L442 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~16
ZC1L442 = (!ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[15])) # (ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[17])));


--ZB2_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[14]
--register power-up is low

ZB2_av_readdata_pre[14] = DFFEAS(CB1_ram_block1a14, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]
--register power-up is low

ZB1_av_readdata_pre[14] = DFFEAS(T1_woverflow, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L892 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~4
ZC1L892 = (!ZB1_read_latency_shift_reg[0] & (ZB3_read_latency_shift_reg[0] & (ZB3_av_readdata_pre[28]))) # (ZB1_read_latency_shift_reg[0] & (((ZB3_read_latency_shift_reg[0] & ZB3_av_readdata_pre[28])) # (ZB1_av_readdata_pre[14])));


--ZC1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]
--register power-up is low

ZC1_av_ld_byte2_data[6] = DFFEAS(ZC1L929, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L893 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~5
ZC1L893 = ( ZC1L894 & ( ZC1L895 & ( (ZC1_av_ld_aligning_data) # (UB3L1) ) ) ) # ( !ZC1L894 & ( ZC1L895 ) ) # ( ZC1L894 & ( !ZC1L895 & ( (UB3L1 & (!ZC1_av_ld_aligning_data & (SC5L18 & EE1_q_a[14]))) ) ) ) # ( !ZC1L894 & ( !ZC1L895 & ( !ZC1_av_ld_aligning_data ) ) );


--ZB1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]
--register power-up is low

ZB1_av_readdata_pre[13] = DFFEAS(ZB1L15, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[13]
--register power-up is low

ZB2_av_readdata_pre[13] = DFFEAS(CB1_ram_block1a13, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]
--register power-up is low

ZC1_av_ld_byte2_data[5] = DFFEAS(ZC1L926, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L889 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~6
ZC1L889 = ( ZC1L890 & ( ZC1L891 & ( (ZC1_av_ld_aligning_data) # (UB3L1) ) ) ) # ( !ZC1L890 & ( ZC1L891 ) ) # ( ZC1L890 & ( !ZC1L891 & ( (UB3L1 & (!ZC1_av_ld_aligning_data & (SC5L18 & EE1_q_a[13]))) ) ) ) # ( !ZC1L890 & ( !ZC1L891 & ( !ZC1_av_ld_aligning_data ) ) );


--ZB2_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[12]
--register power-up is low

ZB2_av_readdata_pre[12] = DFFEAS(CB1_ram_block1a12, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]
--register power-up is low

ZB1_av_readdata_pre[12] = DFFEAS(MB2_b_non_empty, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L885 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~7
ZC1L885 = (!ZB1_read_latency_shift_reg[0] & (ZB3_read_latency_shift_reg[0] & (ZB3_av_readdata_pre[28]))) # (ZB1_read_latency_shift_reg[0] & (((ZB3_read_latency_shift_reg[0] & ZB3_av_readdata_pre[28])) # (ZB1_av_readdata_pre[12])));


--ZC1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]
--register power-up is low

ZC1_av_ld_byte2_data[4] = DFFEAS(ZC1L923, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L886 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~8
ZC1L886 = ( ZC1L887 & ( ZC1L888 & ( (ZC1_av_ld_aligning_data) # (UB3L1) ) ) ) # ( !ZC1L887 & ( ZC1L888 ) ) # ( ZC1L887 & ( !ZC1L888 & ( (UB3L1 & (!ZC1_av_ld_aligning_data & (SC5L18 & EE1_q_a[12]))) ) ) ) # ( !ZC1L887 & ( !ZC1L888 & ( !ZC1_av_ld_aligning_data ) ) );


--ZB2_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[11]
--register power-up is low

ZB2_av_readdata_pre[11] = DFFEAS(CB1_ram_block1a11, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]
--register power-up is low

ZC1_av_ld_byte2_data[3] = DFFEAS(ZC1L920, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L881 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~9
ZC1L881 = ( ZC1L882 & ( ZC1L884 & ( (!UB3L1) # (((SC5L18 & EE1_q_a[11])) # (ZC1_av_ld_aligning_data)) ) ) ) # ( !ZC1L882 & ( ZC1L884 ) ) # ( ZC1L882 & ( !ZC1L884 & ( (UB3L1 & (!ZC1_av_ld_aligning_data & (SC5L18 & EE1_q_a[11]))) ) ) ) # ( !ZC1L882 & ( !ZC1L884 & ( (UB3L1 & !ZC1_av_ld_aligning_data) ) ) );


--ZB1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]
--register power-up is low

ZB1_av_readdata_pre[10] = DFFEAS(T1_ac, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[10]
--register power-up is low

ZB2_av_readdata_pre[10] = DFFEAS(CB1_ram_block1a10, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]
--register power-up is low

ZC1_av_ld_byte2_data[2] = DFFEAS(ZC1L915, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L878 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~10
ZC1L878 = ( ZC1L877 & ( ZC1L880 & ( (!ZC1_av_ld_aligning_data & (((UB3L1)))) # (ZC1_av_ld_aligning_data & (!ZC1L670 & (ZC1L841))) ) ) ) # ( !ZC1L877 & ( ZC1L880 & ( (ZC1_av_ld_aligning_data & (!ZC1L670 & ZC1L841)) ) ) ) # ( ZC1L877 & ( !ZC1L880 & ( (!ZC1_av_ld_aligning_data) # ((ZC1L841) # (ZC1L670)) ) ) ) # ( !ZC1L877 & ( !ZC1L880 & ( (!ZC1_av_ld_aligning_data) # ((ZC1L841) # (ZC1L670)) ) ) );


--ZC1L660 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~6
ZC1L660 = (!ZC1L666 & ((!ZC1L667 & ((ZC1L26))) # (ZC1L667 & (ZC1L78))));


--ZB1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]
--register power-up is low

ZB1_av_readdata_pre[9] = DFFEAS(T1_av_readdata[9], CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[9]
--register power-up is low

ZB2_av_readdata_pre[9] = DFFEAS(CB1_ram_block1a9, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]
--register power-up is low

ZC1_av_ld_byte2_data[1] = DFFEAS(ZC1L912, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L874 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~11
ZC1L874 = ( ZC1L875 & ( ZC1L876 & ( (ZC1_av_ld_aligning_data) # (UB3L1) ) ) ) # ( !ZC1L875 & ( ZC1L876 ) ) # ( ZC1L875 & ( !ZC1L876 & ( (UB3L1 & (!ZC1_av_ld_aligning_data & (SC5L18 & EE1_q_a[9]))) ) ) ) # ( !ZC1L875 & ( !ZC1L876 & ( !ZC1_av_ld_aligning_data ) ) );


--ZC1L659 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~7
ZC1L659 = (!ZC1L666 & ((!ZC1L667 & ((ZC1L30))) # (ZC1L667 & (ZC1L82))));


--ZC1L658 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~8
ZC1L658 = (!ZC1L666 & ((!ZC1L667 & ((ZC1L34))) # (ZC1L667 & (ZC1L86))));


--ZC1L657 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~9
ZC1L657 = (!ZC1L666 & ((!ZC1L667 & ((ZC1L38))) # (ZC1L667 & (ZC1L90))));


--ZC1L656 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~10
ZC1L656 = (!ZC1L666 & ((!ZC1L667 & ((ZC1L42))) # (ZC1L667 & (ZC1L94))));


--ZC1L653 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~11
ZC1L653 = (!ZC1L666 & ((!ZC1L667 & ((ZC1L46))) # (ZC1L667 & (ZC1L98))));


--DC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~14
DC1L34 = ((SC5L18 & EE1_q_a[6])) # (DC1_data_reg[6]);


--ZC1L654 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~12
ZC1L654 = (!ZC1L666 & ((!ZC1L667 & ((ZC1L50))) # (ZC1L667 & (ZC1L102))));


--DC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~15
DC1L35 = ((SC5L18 & EE1_q_a[7])) # (DC1_data_reg[7]);


--ZC1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0
ZC1L247 = (!ZC1L567 & (!ZC1L568 & !ZC1L569));


--ZC1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1
ZC1L248 = ( ZC1L223 ) # ( !ZC1L223 & ( (ZC1L541 & (((!ZC1L247) # (ZC1L571)) # (ZC1L570))) ) );


--ZC1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2
ZC1L208 = (!ZC1L206) # ((ZC1L541 & ((ZC1L209) # (ZC1L219))));


--ZC1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~1
ZC1L205 = ( ZC1L541 & ( (!ZC1_D_iw[12] & (ZC1_D_iw[13] & (ZC1_D_iw[16] & ZC1L204))) ) );


--VD1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]
--register power-up is low

VD1_sr[34] = DFFEAS(VD1L64, A1L44,  ,  , VD1L29,  ,  ,  ,  );


--YB5_mem[1][45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][45]
--register power-up is low

YB5_mem[1][45] = DFFEAS(YB5L30, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~7
YB5L30 = (!YB5_mem_used[1]) # (YB5_mem[1][45]);


--SC5_burst_uncompress_address_offset[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]
--register power-up is low

SC5_burst_uncompress_address_offset[0] = DFFEAS(SC5_p1_burst_uncompress_address_offset[0], CLOCK_50, !Z1_r_sync_rst,  , XB5L2,  ,  ,  ,  );


--U1_readdata[1] is nios_system:u0|nios_system_leds:leds|readdata[1]
U1_readdata[1] = (U1_data_out[1] & (!ZC1_W_alu_result[2] & !ZC1_W_alu_result[3]));


--U1_readdata[2] is nios_system:u0|nios_system_leds:leds|readdata[2]
U1_readdata[2] = (U1_data_out[2] & (!ZC1_W_alu_result[2] & !ZC1_W_alu_result[3]));


--U1_readdata[3] is nios_system:u0|nios_system_leds:leds|readdata[3]
U1_readdata[3] = (U1_data_out[3] & (!ZC1_W_alu_result[2] & !ZC1_W_alu_result[3]));


--U1_readdata[4] is nios_system:u0|nios_system_leds:leds|readdata[4]
U1_readdata[4] = (U1_data_out[4] & (!ZC1_W_alu_result[2] & !ZC1_W_alu_result[3]));


--U1_readdata[5] is nios_system:u0|nios_system_leds:leds|readdata[5]
U1_readdata[5] = (U1_data_out[5] & (!ZC1_W_alu_result[2] & !ZC1_W_alu_result[3]));


--U1_readdata[6] is nios_system:u0|nios_system_leds:leds|readdata[6]
U1_readdata[6] = (U1_data_out[6] & (!ZC1_W_alu_result[2] & !ZC1_W_alu_result[3]));


--U1_readdata[7] is nios_system:u0|nios_system_leds:leds|readdata[7]
U1_readdata[7] = (U1_data_out[7] & (!ZC1_W_alu_result[2] & !ZC1_W_alu_result[3]));


--ZB1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]
--register power-up is low

ZB1_av_readdata_pre[15] = DFFEAS(T1_rvalid, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[15]
--register power-up is low

ZB2_av_readdata_pre[15] = DFFEAS(CB1_ram_block1a15, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]
--register power-up is low

ZC1_av_ld_byte2_data[7] = DFFEAS(ZC1L931, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L897 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~12
ZC1L897 = ( ZC1L896 & ( ZC1L899 & ( (!ZC1_av_ld_aligning_data & (((UB3L1)))) # (ZC1_av_ld_aligning_data & (!ZC1L670 & (ZC1L841))) ) ) ) # ( !ZC1L896 & ( ZC1L899 & ( (ZC1_av_ld_aligning_data & (!ZC1L670 & ZC1L841)) ) ) ) # ( ZC1L896 & ( !ZC1L899 & ( (!ZC1_av_ld_aligning_data) # ((ZC1L841) # (ZC1L670)) ) ) ) # ( !ZC1L896 & ( !ZC1L899 & ( (!ZC1_av_ld_aligning_data) # ((ZC1L841) # (ZC1L670)) ) ) );


--T1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr
--register power-up is low

T1_fifo_wr = DFFEAS(T1L75, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

MB1_b_non_empty = DFFEAS(MB1L8, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0
T1L82 = (!DB1_rvalid0 & (MB1_b_non_empty & ((!T1_r_val) # (!DB1_r_ena1))));


--PB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

PB2_counter_reg_bit[0] = DFFEAS(PB2_counter_comb_bita0, CLOCK_50, !Z1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

PB2_counter_reg_bit[1] = DFFEAS(PB2_counter_comb_bita1, CLOCK_50, !Z1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

PB2_counter_reg_bit[2] = DFFEAS(PB2_counter_comb_bita2, CLOCK_50, !Z1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

PB2_counter_reg_bit[3] = DFFEAS(PB2_counter_comb_bita3, CLOCK_50, !Z1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

PB2_counter_reg_bit[4] = DFFEAS(PB2_counter_comb_bita4, CLOCK_50, !Z1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

PB2_counter_reg_bit[5] = DFFEAS(PB2_counter_comb_bita5, CLOCK_50, !Z1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--PB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

PB1_counter_reg_bit[0] = DFFEAS(PB1_counter_comb_bita0, CLOCK_50, !Z1_r_sync_rst,  , T1L82,  ,  ,  ,  );


--PB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

PB1_counter_reg_bit[1] = DFFEAS(PB1_counter_comb_bita1, CLOCK_50, !Z1_r_sync_rst,  , T1L82,  ,  ,  ,  );


--PB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

PB1_counter_reg_bit[2] = DFFEAS(PB1_counter_comb_bita2, CLOCK_50, !Z1_r_sync_rst,  , T1L82,  ,  ,  ,  );


--PB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

PB1_counter_reg_bit[3] = DFFEAS(PB1_counter_comb_bita3, CLOCK_50, !Z1_r_sync_rst,  , T1L82,  ,  ,  ,  );


--PB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

PB1_counter_reg_bit[4] = DFFEAS(PB1_counter_comb_bita4, CLOCK_50, !Z1_r_sync_rst,  , T1L82,  ,  ,  ,  );


--PB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

PB1_counter_reg_bit[5] = DFFEAS(PB1_counter_comb_bita5, CLOCK_50, !Z1_r_sync_rst,  , T1L82,  ,  ,  ,  );


--MB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

MB2_b_non_empty = DFFEAS(MB2L8, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0
T1L71 = (!ZC1_W_alu_result[2] & (ZC1_d_read & !BC1_read_accepted));


--T1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1
T1L72 = ( T1L71 & ( (!T1_av_waitrequest & (EC1L7 & (ZB1L27 & MB2_b_non_empty))) ) );


--QB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

QB2_counter_reg_bit[1] = DFFEAS(QB2_counter_comb_bita1, CLOCK_50, !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

QB2_counter_reg_bit[0] = DFFEAS(QB2_counter_comb_bita0, CLOCK_50, !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--DB1L50Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0
--register power-up is low

DB1L50Q = AMPP_FUNCTION(CLOCK_50, DB1L49, !Z1_r_sync_rst);


--QB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

QB2_counter_reg_bit[5] = DFFEAS(QB2_counter_comb_bita5, CLOCK_50, !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

QB2_counter_reg_bit[4] = DFFEAS(QB2_counter_comb_bita4, CLOCK_50, !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

QB2_counter_reg_bit[3] = DFFEAS(QB2_counter_comb_bita3, CLOCK_50, !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

QB2_counter_reg_bit[2] = DFFEAS(QB2_counter_comb_bita2, CLOCK_50, !Z1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--MB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
MB2L5 = ( QB2_counter_reg_bit[2] & ( (MB2_b_non_empty & (QB2_counter_reg_bit[5] & (QB2_counter_reg_bit[4] & QB2_counter_reg_bit[3]))) ) );


--MB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
MB2L6 = ( DB1L50Q & ( MB2L5 & ( (!T1L72 & (((QB2_counter_reg_bit[1] & QB2_counter_reg_bit[0])) # (MB2_b_full))) ) ) ) # ( !DB1L50Q & ( MB2L5 & ( (MB2_b_full & !T1L72) ) ) ) # ( DB1L50Q & ( !MB2L5 & ( (MB2_b_full & !T1L72) ) ) ) # ( !DB1L50Q & ( !MB2L5 & ( (MB2_b_full & !T1L72) ) ) );


--DB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]
--register power-up is low

DB1_td_shift[4] = AMPP_FUNCTION(A1L18, DB1L75, !A1L10, DB1L57);


--DB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]
--register power-up is low

DB1_rdata[1] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[1], !Z1_r_sync_rst, DB1L22);


--DB1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7
DB1L74 = AMPP_FUNCTION(!DB1_count[9], !A1L16, !DB1L71, !DB1_td_shift[4], !DB1_rdata[1]);


--DB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read
--register power-up is low

DB1_read = AMPP_FUNCTION(A1L18, DB1L36, !A1L10, DB1L97);


--WB1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~0
WB1L20 = (ZC1_d_writedata[0] & WB1_saved_grant[0]);


--WB1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[38]
WB1_src_data[38] = (!ZC1_W_alu_result[2] & (((ZC1_F_pc[0] & WB1_saved_grant[1])))) # (ZC1_W_alu_result[2] & (((ZC1_F_pc[0] & WB1_saved_grant[1])) # (WB1_saved_grant[0])));


--WB1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[40]
WB1_src_data[40] = (!ZC1_W_alu_result[4] & (((WB1_saved_grant[1] & ZC1_F_pc[2])))) # (ZC1_W_alu_result[4] & (((WB1_saved_grant[1] & ZC1_F_pc[2])) # (WB1_saved_grant[0])));


--WB1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[39]
WB1_src_data[39] = (!ZC1_W_alu_result[3] & (((ZC1_F_pc[1] & WB1_saved_grant[1])))) # (ZC1_W_alu_result[3] & (((ZC1_F_pc[1] & WB1_saved_grant[1])) # (WB1_saved_grant[0])));


--WB1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[45]
WB1_src_data[45] = (!ZC1_W_alu_result[9] & (((WB1_saved_grant[1] & ZC1_F_pc[7])))) # (ZC1_W_alu_result[9] & (((WB1_saved_grant[1] & ZC1_F_pc[7])) # (WB1_saved_grant[0])));


--WB1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[44]
WB1_src_data[44] = (!ZC1_W_alu_result[8] & (((WB1_saved_grant[1] & ZC1_F_pc[6])))) # (ZC1_W_alu_result[8] & (((WB1_saved_grant[1] & ZC1_F_pc[6])) # (WB1_saved_grant[0])));


--WB1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[43]
WB1_src_data[43] = (!ZC1_W_alu_result[7] & (((WB1_saved_grant[1] & ZC1_F_pc[5])))) # (ZC1_W_alu_result[7] & (((WB1_saved_grant[1] & ZC1_F_pc[5])) # (WB1_saved_grant[0])));


--WB1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[42]
WB1_src_data[42] = (!ZC1_W_alu_result[6] & (((WB1_saved_grant[1] & ZC1_F_pc[4])))) # (ZC1_W_alu_result[6] & (((WB1_saved_grant[1] & ZC1_F_pc[4])) # (WB1_saved_grant[0])));


--WB1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[41]
WB1_src_data[41] = (!ZC1_W_alu_result[5] & (((WB1_saved_grant[1] & ZC1_F_pc[3])))) # (ZC1_W_alu_result[5] & (((WB1_saved_grant[1] & ZC1_F_pc[3])) # (WB1_saved_grant[0])));


--WB1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~1
WB1L21 = (WB1_saved_grant[0] & ZC1_hbreak_enabled);


--SD1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]
--register power-up is low

SD1_MonDReg[3] = DFFEAS(SD1L93, CLOCK_50,  ,  , SD1L50,  ,  ,  ,  );


--VD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13
VD1L60 = ( SD1_MonDReg[3] & ( (!TD1L2 & ((!A1L25) # ((HD1_break_readreg[3])))) # (TD1L2 & (((VD1_sr[5])))) ) ) # ( !SD1_MonDReg[3] & ( (!TD1L2 & (A1L25 & ((HD1_break_readreg[3])))) # (TD1L2 & (((VD1_sr[5])))) ) );


--UD1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]
--register power-up is low

UD1_jdo[2] = DFFEAS(VD1_sr[2], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]
--register power-up is low

UD1_jdo[5] = DFFEAS(VD1_sr[5], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--SD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4
SD1L92 = ( DE1_q_a[2] & ( (!UD1_take_action_ocimem_b & (((SD1L89)) # (SD1_jtag_ram_rd_d1))) # (UD1_take_action_ocimem_b & (((UD1_jdo[5])))) ) ) # ( !DE1_q_a[2] & ( (!UD1_take_action_ocimem_b & (SD1L89)) # (UD1_take_action_ocimem_b & ((UD1_jdo[5]))) ) );


--CD1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1]
--register power-up is low

CD1_writedata[1] = DFFEAS(WB1L22, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1
SD1L134 = (!SD1_jtag_ram_access & ((CD1_writedata[1]))) # (SD1_jtag_ram_access & (SD1_MonDReg[1]));


--UD1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr
--register power-up is low

UD1_sync2_udr = DFFEAS(XD4_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XD4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]
--register power-up is low

XD4_dreg[0] = DFFEAS(XD4_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0
UD1L53 = (!UD1_sync2_udr & XD4_dreg[0]);


--VD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14
VD1L61 = (A1L37 & (!A1L48 & (A1L23 & VD1_sr[37])));


--VD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15
VD1L53 = ( A1L24 & ( A1L25 & ( (A1L37 & (!A1L48 & A1L23)) ) ) ) # ( !A1L24 & ( A1L25 & ( (!A1L48 & (A1L23 & ((A1L28) # (A1L37)))) ) ) ) # ( A1L24 & ( !A1L25 & ( (!A1L48 & (A1L23 & ((A1L28) # (A1L37)))) ) ) ) # ( !A1L24 & ( !A1L25 & ( (A1L37 & (!A1L48 & A1L23)) ) ) );


--VD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16
VD1L62 = (A1L37 & (!A1L48 & (A1L23 & A1L46)));


--UD1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir
--register power-up is low

UD1_sync2_uir = DFFEAS(XD5_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XD5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]
--register power-up is low

XD5_dreg[0] = DFFEAS(XD5_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UD1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0
UD1L45 = (!UD1_sync2_uir & XD5_dreg[0]);


--TD1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr
TD1_virtual_state_cdr = (!A1L48 & (A1L23 & A1L28));


--VD1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100
--register power-up is low

VD1_DRsize.100 = DFFEAS(VD1L4, A1L44,  ,  , TD1_virtual_state_uir,  ,  ,  ,  );


--VD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17
VD1L63 = ( VD1L98 & ( (!TD1L2) # ((!VD1_DRsize.100 & ((VD1_sr[36]))) # (VD1_DRsize.100 & (A1L46))) ) ) # ( !VD1L98 & ( (TD1L2 & ((!VD1_DRsize.100 & ((VD1_sr[36]))) # (VD1_DRsize.100 & (A1L46)))) ) );


--UD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1
UD1L50 = (!UD1_ir[1] & (!UD1_ir[0] & (UD1_enable_action_strobe & !UD1_jdo[35])));


--SD1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0
SD1L115 = (UD1L50 & ((!UD1_jdo[34] & ((SD1L2))) # (UD1_jdo[34] & (!UD1_jdo[17]))));


--SD1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0
SD1L117 = (UD1L49 & ((!UD1_jdo[35] & ((SD1_jtag_ram_wr))) # (UD1_jdo[35] & (SD1L2))));


--FE2_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

FE2_altera_reset_synchronizer_int_chain_out = DFFEAS(FE2_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1L9 is nios_system:u0|altera_reset_controller:rst_controller|always2~0
Z1L9 = (!Z1_r_sync_rst_chain[2]) # (FE2_altera_reset_synchronizer_int_chain_out);


--UD1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]
--register power-up is low

UD1_jdo[29] = DFFEAS(VD1_sr[29], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]
--register power-up is low

UD1_jdo[30] = DFFEAS(VD1_sr[30], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]
--register power-up is low

UD1_jdo[31] = DFFEAS(VD1_sr[31], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]
--register power-up is low

UD1_jdo[32] = DFFEAS(VD1_sr[32], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]
--register power-up is low

UD1_jdo[33] = DFFEAS(VD1_sr[33], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--WB1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[32]
WB1_src_data[32] = ((WB1_saved_grant[0] & ZC1_d_byteenable[0])) # (WB1_saved_grant[1]);


--WB2L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~0
WB2L23 = (WB2_saved_grant[0] & ZC1_d_writedata[16]);


--WB2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[38]
WB2_src_data[38] = (!ZC1_W_alu_result[2] & (((WB2_saved_grant[1] & ZC1_F_pc[0])))) # (ZC1_W_alu_result[2] & (((WB2_saved_grant[1] & ZC1_F_pc[0])) # (WB2_saved_grant[0])));


--WB2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[39]
WB2_src_data[39] = (!ZC1_W_alu_result[3] & (((WB2_saved_grant[1] & ZC1_F_pc[1])))) # (ZC1_W_alu_result[3] & (((WB2_saved_grant[1] & ZC1_F_pc[1])) # (WB2_saved_grant[0])));


--WB2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[40]
WB2_src_data[40] = (!ZC1_W_alu_result[4] & (((WB2_saved_grant[1] & ZC1_F_pc[2])))) # (ZC1_W_alu_result[4] & (((WB2_saved_grant[1] & ZC1_F_pc[2])) # (WB2_saved_grant[0])));


--WB2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[41]
WB2_src_data[41] = (!ZC1_W_alu_result[5] & (((WB2_saved_grant[1] & ZC1_F_pc[3])))) # (ZC1_W_alu_result[5] & (((WB2_saved_grant[1] & ZC1_F_pc[3])) # (WB2_saved_grant[0])));


--WB2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[42]
WB2_src_data[42] = (!ZC1_W_alu_result[6] & (((WB2_saved_grant[1] & ZC1_F_pc[4])))) # (ZC1_W_alu_result[6] & (((WB2_saved_grant[1] & ZC1_F_pc[4])) # (WB2_saved_grant[0])));


--WB2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[43]
WB2_src_data[43] = (!ZC1_W_alu_result[7] & (((WB2_saved_grant[1] & ZC1_F_pc[5])))) # (ZC1_W_alu_result[7] & (((WB2_saved_grant[1] & ZC1_F_pc[5])) # (WB2_saved_grant[0])));


--WB2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[44]
WB2_src_data[44] = (!ZC1_W_alu_result[8] & (((WB2_saved_grant[1] & ZC1_F_pc[6])))) # (ZC1_W_alu_result[8] & (((WB2_saved_grant[1] & ZC1_F_pc[6])) # (WB2_saved_grant[0])));


--WB2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[45]
WB2_src_data[45] = (!ZC1_W_alu_result[9] & (((WB2_saved_grant[1] & ZC1_F_pc[7])))) # (ZC1_W_alu_result[9] & (((WB2_saved_grant[1] & ZC1_F_pc[7])) # (WB2_saved_grant[0])));


--WB2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[46]
WB2_src_data[46] = (!ZC1_W_alu_result[10] & (((WB2_saved_grant[1] & ZC1_F_pc[8])))) # (ZC1_W_alu_result[10] & (((WB2_saved_grant[1] & ZC1_F_pc[8])) # (WB2_saved_grant[0])));


--WB2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[47]
WB2_src_data[47] = (!ZC1_W_alu_result[11] & (((WB2_saved_grant[1] & ZC1_F_pc[9])))) # (ZC1_W_alu_result[11] & (((WB2_saved_grant[1] & ZC1_F_pc[9])) # (WB2_saved_grant[0])));


--KD1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error
--register power-up is low

KD1_monitor_error = DFFEAS(KD1L6, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--GD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0
GD1L7 = (GD1L2 & ((!CD1_address[0] & ((KD1_monitor_error))) # (CD1_address[0] & (!GD1_oci_ienable[0]))));


--key1_d3 is key1_d3
--register power-up is low

key1_d3 = DFFEAS(key1_d2, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Y1_read_mux_out is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out
Y1_read_mux_out = (!ZC1_W_alu_result[2] & (!ZC1_W_alu_result[3] & key1_d3));


--T1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0
T1L77 = ( ZB1L27 & ( (ZC1_W_alu_result[2] & (U1L4 & (!T1_av_waitrequest & EC1L7))) ) );


--T1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo
T1_wr_rfifo = (!MB2_b_full & DB1L50Q);


--DB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]
--register power-up is low

DB1_wdata[0] = AMPP_FUNCTION(A1L18, A1L19, !A1L10, DB1L97);


--PB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

PB4_counter_reg_bit[0] = DFFEAS(PB4_counter_comb_bita0, CLOCK_50, !Z1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

PB4_counter_reg_bit[1] = DFFEAS(PB4_counter_comb_bita1, CLOCK_50, !Z1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

PB4_counter_reg_bit[2] = DFFEAS(PB4_counter_comb_bita2, CLOCK_50, !Z1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

PB4_counter_reg_bit[3] = DFFEAS(PB4_counter_comb_bita3, CLOCK_50, !Z1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

PB4_counter_reg_bit[4] = DFFEAS(PB4_counter_comb_bita4, CLOCK_50, !Z1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

PB4_counter_reg_bit[5] = DFFEAS(PB4_counter_comb_bita5, CLOCK_50, !Z1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--PB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

PB3_counter_reg_bit[0] = DFFEAS(PB3_counter_comb_bita0, CLOCK_50, !Z1_r_sync_rst,  , T1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

PB3_counter_reg_bit[1] = DFFEAS(PB3_counter_comb_bita1, CLOCK_50, !Z1_r_sync_rst,  , T1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

PB3_counter_reg_bit[2] = DFFEAS(PB3_counter_comb_bita2, CLOCK_50, !Z1_r_sync_rst,  , T1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

PB3_counter_reg_bit[3] = DFFEAS(PB3_counter_comb_bita3, CLOCK_50, !Z1_r_sync_rst,  , T1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

PB3_counter_reg_bit[4] = DFFEAS(PB3_counter_comb_bita4, CLOCK_50, !Z1_r_sync_rst,  , T1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

PB3_counter_reg_bit[5] = DFFEAS(PB3_counter_comb_bita5, CLOCK_50, !Z1_r_sync_rst,  , T1L72,  ,  ,  ,  );


--T1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2
T1L73 = (!T1_av_waitrequest & (EC1L7 & (ZB1L27 & T1L71)));


--R1L1 is nios_system:u0|raminfr:inferred_ram|RAM~45
R1L1 = (!Z1_r_sync_rst & (!ZB2_wait_latency_counter[1] & !ZB2_wait_latency_counter[0]));


--R1L2 is nios_system:u0|raminfr:inferred_ram|RAM~46
R1L2 = ( R1L1 & ( (XB7L1 & (!YB2_mem_used[1] & (EC1L13 & !EC1L14))) ) );


--LC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1
LC1L30 = (XB5_rp_valid & (!SC5L18 & !UB3L2));


--ZB2_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[16]
--register power-up is low

ZB2_av_readdata_pre[16] = DFFEAS(CB1_ram_block1a16, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L909 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~0
ZC1L909 = ( LC1L30 & ( ZC1L911 & ( (!ZC1_av_ld_aligning_data & (((EE1_q_a[0])))) # (ZC1_av_ld_aligning_data & (!ZC1L670 & (ZC1L841))) ) ) ) # ( !LC1L30 & ( ZC1L911 & ( (ZC1_av_ld_aligning_data & (!ZC1L670 & ZC1L841)) ) ) ) # ( LC1L30 & ( !ZC1L911 & ( (!ZC1_av_ld_aligning_data) # ((ZC1L841) # (ZC1L670)) ) ) ) # ( !LC1L30 & ( !ZC1L911 & ( (!ZC1_av_ld_aligning_data) # ((ZC1L841) # (ZC1L670)) ) ) );


--ZC1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb
--register power-up is low

ZC1_E_invert_arith_src_msb = DFFEAS(ZC1L347, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L829 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~14
ZC1L829 = ( ZC1_W_alu_result[27] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte3_data[3])))) ) ) # ( !ZC1_W_alu_result[27] & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte3_data[3]) ) );


--ZC1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0
ZC1L249 = (((ZC1L228) # (ZC1L747)) # (ZC1L548)) # (ZC1L542);


--ZC1L828 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~15
ZC1L828 = ( ZC1_W_alu_result[26] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte3_data[2])))) ) ) # ( !ZC1_W_alu_result[26] & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte3_data[2]) ) );


--ZC1L827 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~16
ZC1L827 = ( ZC1_W_alu_result[25] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte3_data[1])))) ) ) # ( !ZC1_W_alu_result[25] & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte3_data[1]) ) );


--ZC1L833 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~17
ZC1L833 = ( ZC1_W_alu_result[31] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte3_data[7])))) ) ) # ( !ZC1_W_alu_result[31] & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte3_data[7]) ) );


--ZC1L832 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~18
ZC1L832 = ( ZC1_W_alu_result[30] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte3_data[6])))) ) ) # ( !ZC1_W_alu_result[30] & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte3_data[6]) ) );


--ZC1L831 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~19
ZC1L831 = ( ZC1_W_alu_result[29] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte3_data[5])))) ) ) # ( !ZC1_W_alu_result[29] & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte3_data[5]) ) );


--ZC1L830 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~20
ZC1L830 = ( ZC1_W_alu_result[28] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte3_data[4])))) ) ) # ( !ZC1_W_alu_result[28] & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte3_data[4]) ) );


--ZC1L818 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~21
ZC1L818 = ( ZC1_W_alu_result[16] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte2_data[0])))) ) ) # ( !ZC1_W_alu_result[16] & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte2_data[0]) ) );


--ZC1L817 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~22
ZC1L817 = ( ZC1_W_alu_result[15] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte1_data[7])))) ) ) # ( !ZC1_W_alu_result[15] & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte1_data[7]) ) );


--ZC1L820 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~23
ZC1L820 = ( ZC1_W_alu_result[18] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte2_data[2])))) ) ) # ( !ZC1_W_alu_result[18] & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte2_data[2]) ) );


--ZC1L819 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~24
ZC1L819 = ( ZC1_W_alu_result[17] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte2_data[1])))) ) ) # ( !ZC1_W_alu_result[17] & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte2_data[1]) ) );


--ZC1L822 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~25
ZC1L822 = ( ZC1_W_alu_result[20] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte2_data[4])))) ) ) # ( !ZC1_W_alu_result[20] & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte2_data[4]) ) );


--ZC1L821 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~26
ZC1L821 = ( ZC1_W_alu_result[19] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte2_data[3])))) ) ) # ( !ZC1_W_alu_result[19] & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte2_data[3]) ) );


--ZC1L826 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~27
ZC1L826 = ( ZC1_W_alu_result[24] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte3_data[0])))) ) ) # ( !ZC1_W_alu_result[24] & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte3_data[0]) ) );


--ZC1L825 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~28
ZC1L825 = ( ZC1_W_alu_result[23] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte2_data[7])))) ) ) # ( !ZC1_W_alu_result[23] & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte2_data[7]) ) );


--ZC1L824 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~29
ZC1L824 = ( ZC1_W_alu_result[22] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte2_data[6])))) ) ) # ( !ZC1_W_alu_result[22] & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte2_data[6]) ) );


--ZC1L823 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~30
ZC1L823 = ( ZC1_W_alu_result[21] & ( (!ZC1_R_ctrl_ld & (!ZC1_R_ctrl_rd_ctl_reg & (!ZC1_R_ctrl_br_cmp))) # (ZC1_R_ctrl_ld & (((ZC1_av_ld_byte2_data[5])))) ) ) # ( !ZC1_W_alu_result[21] & ( (ZC1_R_ctrl_ld & ZC1_av_ld_byte2_data[5]) ) );


--ZC1L572 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16
ZC1L572 = ( !ZC1_D_iw[15] & ( ZC1_D_iw[16] & ( (!ZC1_D_iw[11] & (ZC1_D_iw[12] & (ZC1_D_iw[13] & ZC1_D_iw[14]))) ) ) );


--ZC1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl
ZC1_D_op_wrctl = (ZC1L541 & ZC1L572);


--GD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0
GD1L11 = ( GD1L1 & ( CD1_debugaccess & ( (CD1_write & (CD1_address[0] & (!CD1_address[2] & !CD1_address[1]))) ) ) );


--MB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

MB1_b_full = DFFEAS(MB1L4, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

QB1_counter_reg_bit[3] = DFFEAS(QB1_counter_comb_bita3, CLOCK_50, !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

QB1_counter_reg_bit[0] = DFFEAS(QB1_counter_comb_bita0, CLOCK_50, !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

QB1_counter_reg_bit[2] = DFFEAS(QB1_counter_comb_bita2, CLOCK_50, !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

QB1_counter_reg_bit[1] = DFFEAS(QB1_counter_comb_bita1, CLOCK_50, !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--T1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0
T1L57 = (QB1_counter_reg_bit[3] & (((QB1_counter_reg_bit[1]) # (QB1_counter_reg_bit[2])) # (QB1_counter_reg_bit[0])));


--QB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

QB1_counter_reg_bit[5] = DFFEAS(QB1_counter_comb_bita5, CLOCK_50, !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

QB1_counter_reg_bit[4] = DFFEAS(QB1_counter_comb_bita4, CLOCK_50, !Z1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--T1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1
T1L58 = (!MB1_b_full & (!T1L57 & (!QB1_counter_reg_bit[5] & !QB1_counter_reg_bit[4])));


--DB1L52Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0
--register power-up is low

DB1L52Q = AMPP_FUNCTION(CLOCK_50, DB1L51, !Z1_r_sync_rst);


--T1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0
T1L80 = (!T1_read_0 & (((MB2_b_non_empty & DB1L52Q)) # (T1_pause_irq))) # (T1_read_0 & (((MB2_b_non_empty & DB1L52Q))));


--T1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0
T1L59 = (T1L18 & (((T1L26) # (T1L22)) # (QB2_counter_reg_bit[0])));


--T1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1
T1L60 = ( !T1L59 & ( (!T1L2 & (!T1L6 & (!T1L10 & !T1L14))) ) );


--ZC1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0
ZC1L238 = (ZC1L541 & ((ZC1L243) # (ZC1L556)));


--ZC1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt
ZC1_R_ctrl_rot_right_nxt = (ZC1L557 & ZC1L541);


--ZC1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~17
ZC1L457 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[30]))) # (ZC1_R_ctrl_shift_rot_right & (ZC1L392));


--GD1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]
--register power-up is low

GD1_oci_ienable[31] = DFFEAS(VCC, CLOCK_50, !Z1_r_sync_rst,  , GD1L11,  ,  ,  ,  );


--GD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~1
GD1L8 = (CD1_address[0] & (GD1L2 & GD1_oci_ienable[31]));


--WB2L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~1
WB2L24 = (WB2_saved_grant[0] & ZC1_d_writedata[22]);


--UD1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]
--register power-up is low

UD1_jdo[19] = DFFEAS(VD1_sr[19], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--UD1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]
--register power-up is low

UD1_jdo[18] = DFFEAS(VD1_sr[18], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--KD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0
KD1L2 = ((KD1_break_on_reset & !UD1_jdo[18])) # (UD1_jdo[19]);


--XD1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
--register power-up is low

XD1_din_s1 = DFFEAS(Z1_r_sync_rst, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CD1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]
--register power-up is low

CD1_writedata[3] = DFFEAS(WB1L23, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--GD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0
GD1L10 = (!GD1L12 & (GD1_oci_single_step_mode)) # (GD1L12 & ((CD1_writedata[3])));


--WB2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~2
WB2L25 = (WB2_saved_grant[0] & ZC1_d_writedata[23]);


--ZC1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24]
--register power-up is low

ZC1_d_writedata[24] = DFFEAS(ZC1L527, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~3
WB2L26 = (WB2_saved_grant[0] & ZC1_d_writedata[24]);


--ZC1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25]
--register power-up is low

ZC1_d_writedata[25] = DFFEAS(ZC1L528, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~4
WB2L27 = (WB2_saved_grant[0] & ZC1_d_writedata[25]);


--ZC1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26]
--register power-up is low

ZC1_d_writedata[26] = DFFEAS(ZC1L529, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~5
WB2L28 = (WB2_saved_grant[0] & ZC1_d_writedata[26]);


--FE1_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

FE1_altera_reset_synchronizer_int_chain_out = DFFEAS(FE1_altera_reset_synchronizer_int_chain[0], CLOCK_50, !Z1L10,  ,  ,  ,  ,  ,  );


--ZC1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27]
--register power-up is low

ZC1_d_writedata[27] = DFFEAS(ZC1L530, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~6
WB2L29 = (WB2_saved_grant[0] & ZC1_d_writedata[27]);


--ZC1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28]
--register power-up is low

ZC1_d_writedata[28] = DFFEAS(ZC1L531, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~7
WB2L30 = (WB2_saved_grant[0] & ZC1_d_writedata[28]);


--ZC1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29]
--register power-up is low

ZC1_d_writedata[29] = DFFEAS(ZC1L532, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~8
WB2L31 = (WB2_saved_grant[0] & ZC1_d_writedata[29]);


--ZC1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30]
--register power-up is low

ZC1_d_writedata[30] = DFFEAS(ZC1L533, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~9
WB2L32 = (WB2_saved_grant[0] & ZC1_d_writedata[30]);


--ZC1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31]
--register power-up is low

ZC1_d_writedata[31] = DFFEAS(ZC1L534, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~10
WB2L33 = (WB2_saved_grant[0] & ZC1_d_writedata[31]);


--CD1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0
CD1L51 = (GD1L2 & ((!CD1_address[0] & (KD1_monitor_ready)) # (CD1_address[0] & ((GD1_oci_ienable[31])))));


--WB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~11
WB2L34 = (WB2_saved_grant[0] & ZC1_d_writedata[17]);


--KD1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go
--register power-up is low

KD1_monitor_go = DFFEAS(KD1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1
CD1L52 = (GD1L2 & ((!CD1_address[0] & ((KD1_monitor_go))) # (CD1_address[0] & (GD1_oci_ienable[31]))));


--WB2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~12
WB2L35 = (WB2_saved_grant[0] & ZC1_d_writedata[18]);


--CD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2
CD1L53 = (GD1L2 & ((!CD1_address[0] & (GD1_oci_single_step_mode)) # (CD1_address[0] & ((GD1_oci_ienable[31])))));


--WB2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~13
WB2L36 = (WB2_saved_grant[0] & ZC1_d_writedata[19]);


--WB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~14
WB2L37 = (WB2_saved_grant[0] & ZC1_d_writedata[20]);


--WB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~15
WB2L38 = (WB2_saved_grant[0] & ZC1_d_writedata[21]);


--ZC1L443 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~18
ZC1L443 = (!ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[16])) # (ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[18])));


--T1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow
--register power-up is low

T1_woverflow = DFFEAS(T1L88, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[22]
--register power-up is low

ZB2_av_readdata_pre[22] = DFFEAS(CB1_ram_block1a22, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L927 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~1
ZC1L927 = ( ZB1_av_readdata_pre[22] & ( ZB2_av_readdata_pre[22] & ( (!ZB1_read_latency_shift_reg[0] & (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[22])))) ) ) ) # ( !ZB1_av_readdata_pre[22] & ( ZB2_av_readdata_pre[22] & ( (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[22]))) ) ) ) # ( ZB1_av_readdata_pre[22] & ( !ZB2_av_readdata_pre[22] & ( (!ZB1_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[22]))) ) ) ) # ( !ZB1_av_readdata_pre[22] & ( !ZB2_av_readdata_pre[22] & ( (!UB2L1) # (!ZB4_av_readdata_pre[22]) ) ) );


--ZC1L928 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~2
ZC1L928 = (!ZC1L670 & (ZC1L841)) # (ZC1L670 & ((ZC1_av_ld_byte3_data[6])));


--ZC1L929 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~3
ZC1L929 = ( ZC1L928 & ( ((!ZC1L927) # ((EE1_q_a[6] & LC1L30))) # (ZC1_av_ld_aligning_data) ) ) # ( !ZC1L928 & ( (!ZC1_av_ld_aligning_data & ((!ZC1L927) # ((EE1_q_a[6] & LC1L30)))) ) );


--ZB2_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[21]
--register power-up is low

ZB2_av_readdata_pre[21] = DFFEAS(CB1_ram_block1a21, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L924 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~4
ZC1L924 = ( ZB1_av_readdata_pre[21] & ( ZB2_av_readdata_pre[21] & ( (!ZB1_read_latency_shift_reg[0] & (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[21])))) ) ) ) # ( !ZB1_av_readdata_pre[21] & ( ZB2_av_readdata_pre[21] & ( (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[21]))) ) ) ) # ( ZB1_av_readdata_pre[21] & ( !ZB2_av_readdata_pre[21] & ( (!ZB1_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[21]))) ) ) ) # ( !ZB1_av_readdata_pre[21] & ( !ZB2_av_readdata_pre[21] & ( (!UB2L1) # (!ZB4_av_readdata_pre[21]) ) ) );


--ZC1L925 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~5
ZC1L925 = (!ZC1L670 & (ZC1L841)) # (ZC1L670 & ((ZC1_av_ld_byte3_data[5])));


--ZC1L926 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~6
ZC1L926 = ( ZC1L925 & ( ((!ZC1L924) # ((EE1_q_a[5] & LC1L30))) # (ZC1_av_ld_aligning_data) ) ) # ( !ZC1L925 & ( (!ZC1_av_ld_aligning_data & ((!ZC1L924) # ((EE1_q_a[5] & LC1L30)))) ) );


--ZB2_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[20]
--register power-up is low

ZB2_av_readdata_pre[20] = DFFEAS(CB1_ram_block1a20, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L921 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~7
ZC1L921 = ( ZB1_av_readdata_pre[20] & ( ZB2_av_readdata_pre[20] & ( (!ZB1_read_latency_shift_reg[0] & (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[20])))) ) ) ) # ( !ZB1_av_readdata_pre[20] & ( ZB2_av_readdata_pre[20] & ( (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[20]))) ) ) ) # ( ZB1_av_readdata_pre[20] & ( !ZB2_av_readdata_pre[20] & ( (!ZB1_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[20]))) ) ) ) # ( !ZB1_av_readdata_pre[20] & ( !ZB2_av_readdata_pre[20] & ( (!UB2L1) # (!ZB4_av_readdata_pre[20]) ) ) );


--ZC1L922 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~8
ZC1L922 = (!ZC1L670 & (ZC1L841)) # (ZC1L670 & ((ZC1_av_ld_byte3_data[4])));


--ZC1L923 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~9
ZC1L923 = ( ZC1L922 & ( ((!ZC1L921) # ((EE1_q_a[4] & LC1L30))) # (ZC1_av_ld_aligning_data) ) ) # ( !ZC1L922 & ( (!ZC1_av_ld_aligning_data & ((!ZC1L921) # ((EE1_q_a[4] & LC1L30)))) ) );


--ZB2_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[19]
--register power-up is low

ZB2_av_readdata_pre[19] = DFFEAS(CB1_ram_block1a19, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L918 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~10
ZC1L918 = ( ZB1_av_readdata_pre[19] & ( ZB2_av_readdata_pre[19] & ( (!ZB1_read_latency_shift_reg[0] & (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[19])))) ) ) ) # ( !ZB1_av_readdata_pre[19] & ( ZB2_av_readdata_pre[19] & ( (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[19]))) ) ) ) # ( ZB1_av_readdata_pre[19] & ( !ZB2_av_readdata_pre[19] & ( (!ZB1_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[19]))) ) ) ) # ( !ZB1_av_readdata_pre[19] & ( !ZB2_av_readdata_pre[19] & ( (!UB2L1) # (!ZB4_av_readdata_pre[19]) ) ) );


--ZC1L919 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~11
ZC1L919 = (!ZC1L670 & (ZC1L841)) # (ZC1L670 & ((ZC1_av_ld_byte3_data[3])));


--ZC1L920 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~12
ZC1L920 = ( ZC1L919 & ( ((!ZC1L918) # ((EE1_q_a[3] & LC1L30))) # (ZC1_av_ld_aligning_data) ) ) # ( !ZC1L919 & ( (!ZC1_av_ld_aligning_data & ((!ZC1L918) # ((EE1_q_a[3] & LC1L30)))) ) );


--T1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac
--register power-up is low

T1_ac = DFFEAS(T1L62, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[18]
--register power-up is low

ZB2_av_readdata_pre[18] = DFFEAS(CB1_ram_block1a18, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L915 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~13
ZC1L915 = ( LC1L30 & ( ZC1L917 & ( (!ZC1_av_ld_aligning_data & (((EE1_q_a[2])))) # (ZC1_av_ld_aligning_data & (!ZC1L670 & (ZC1L841))) ) ) ) # ( !LC1L30 & ( ZC1L917 & ( (ZC1_av_ld_aligning_data & (!ZC1L670 & ZC1L841)) ) ) ) # ( LC1L30 & ( !ZC1L917 & ( (!ZC1_av_ld_aligning_data) # ((ZC1L841) # (ZC1L670)) ) ) ) # ( !LC1L30 & ( !ZC1L917 & ( (!ZC1_av_ld_aligning_data) # ((ZC1L841) # (ZC1L670)) ) ) );


--ZB2_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[17]
--register power-up is low

ZB2_av_readdata_pre[17] = DFFEAS(CB1_ram_block1a17, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZC1L912 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~14
ZC1L912 = ( LC1L30 & ( ZC1L914 & ( (!ZC1_av_ld_aligning_data & (((EE1_q_a[1])))) # (ZC1_av_ld_aligning_data & (!ZC1L670 & (ZC1L841))) ) ) ) # ( !LC1L30 & ( ZC1L914 & ( (ZC1_av_ld_aligning_data & (!ZC1L670 & ZC1L841)) ) ) ) # ( LC1L30 & ( !ZC1L914 & ( (!ZC1_av_ld_aligning_data) # ((ZC1L841) # (ZC1L670)) ) ) ) # ( !LC1L30 & ( !ZC1L914 & ( (!ZC1_av_ld_aligning_data) # ((ZC1L841) # (ZC1L670)) ) ) );


--VD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0
VD1L4 = (!A1L24 & !A1L25);


--VD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18
VD1L64 = (!TD1L2 & (VD1L4 & ((KD1_monitor_error)))) # (TD1L2 & (((VD1_sr[35]))));


--VD1L29 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~19
VD1L29 = ( A1L24 & ( A1L25 & ( (A1L37 & (!A1L48 & A1L23)) ) ) ) # ( !A1L24 & ( A1L25 & ( (!A1L48 & (A1L23 & ((A1L28) # (A1L37)))) ) ) ) # ( A1L24 & ( !A1L25 & ( (!A1L48 & (A1L23 & ((A1L28) # (A1L37)))) ) ) ) # ( !A1L24 & ( !A1L25 & ( (!A1L48 & (A1L23 & ((A1L28) # (A1L37)))) ) ) );


--VD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20
VD1L65 = ( SD1_MonDReg[16] & ( (!TD1L2 & ((!A1L25) # ((HD1_break_readreg[16])))) # (TD1L2 & (((VD1_sr[18])))) ) ) # ( !SD1_MonDReg[16] & ( (!TD1L2 & (A1L25 & ((HD1_break_readreg[16])))) # (TD1L2 & (((VD1_sr[18])))) ) );


--VD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~21
VD1L30 = ( !A1L25 & ( (A1L24 & ((!A1L37) # ((!A1L23) # (A1L48)))) ) );


--SC5_p1_burst_uncompress_address_offset[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|p1_burst_uncompress_address_offset[0]
SC5_p1_burst_uncompress_address_offset[0] = (YB5_mem[0][42] & SC5L6);


--DB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]
--register power-up is low

DB1_wdata[1] = AMPP_FUNCTION(A1L18, DB1_td_shift[5], !A1L10, DB1L85);


--DB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]
--register power-up is low

DB1_wdata[2] = AMPP_FUNCTION(A1L18, DB1_td_shift[6], !A1L10, DB1L85);


--DB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]
--register power-up is low

DB1_wdata[3] = AMPP_FUNCTION(A1L18, DB1_td_shift[7], !A1L10, DB1L85);


--DB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]
--register power-up is low

DB1_wdata[4] = AMPP_FUNCTION(A1L18, DB1_td_shift[8], !A1L10, DB1L85);


--DB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]
--register power-up is low

DB1_wdata[5] = AMPP_FUNCTION(A1L18, DB1_td_shift[9], !A1L10, DB1L85);


--DB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]
--register power-up is low

DB1_wdata[6] = AMPP_FUNCTION(A1L18, DB1_td_shift[10], !A1L10, DB1L85);


--DB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]
--register power-up is low

DB1_wdata[7] = AMPP_FUNCTION(A1L18, A1L19, !A1L10, DB1L85);


--T1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid
--register power-up is low

T1_rvalid = DFFEAS(T1L85, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[23]
--register power-up is low

ZB2_av_readdata_pre[23] = DFFEAS(CB1_ram_block1a23, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0
T1L75 = (!ZC1_W_alu_result[2] & (U1L4 & (T1L67 & !MB1_b_full)));


--MB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
MB1L6 = (!QB1_counter_reg_bit[2] & (!QB1_counter_reg_bit[1] & (!QB1_counter_reg_bit[5] & !QB1_counter_reg_bit[4])));


--MB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1
MB1L7 = (T1L82 & (!QB1_counter_reg_bit[3] & (QB1_counter_reg_bit[0] & MB1L6)));


--MB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2
MB1L8 = (((MB1_b_non_empty & !MB1L7)) # (MB1_b_full)) # (T1_fifo_wr);


--MB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
MB2L1 = (!QB2_counter_reg_bit[5] & (!QB2_counter_reg_bit[4] & !T1_wr_rfifo));


--MB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1
MB2L2 = ( MB2L1 & ( (!QB2_counter_reg_bit[3] & (!QB2_counter_reg_bit[2] & (!QB2_counter_reg_bit[1] & QB2_counter_reg_bit[0]))) ) );


--MB2L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
MB2L8 = ( MB2L2 & ( ((!MB2_b_non_empty & ((DB1L50Q))) # (MB2_b_non_empty & (!T1L72))) # (MB2_b_full) ) ) # ( !MB2L2 & ( ((DB1L50Q) # (MB2_b_non_empty)) # (MB2_b_full) ) );


--MB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2
MB2L3 = ( T1L71 & ( T1_wr_rfifo & ( ((!EC1L7) # ((!ZB1L27) # (!MB2_b_non_empty))) # (T1_av_waitrequest) ) ) ) # ( !T1L71 & ( T1_wr_rfifo ) ) # ( T1L71 & ( !T1_wr_rfifo & ( (!T1_av_waitrequest & (EC1L7 & (ZB1L27 & MB2_b_non_empty))) ) ) );


--DB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1
--register power-up is low

DB1_write1 = AMPP_FUNCTION(CLOCK_50, DB1_write, !Z1_r_sync_rst);


--DB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2
--register power-up is low

DB1_write2 = AMPP_FUNCTION(CLOCK_50, DB1_write1, !Z1_r_sync_rst);


--DB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0
DB1L2 = AMPP_FUNCTION(!DB1_write1, !DB1_write2);


--DB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid
--register power-up is low

DB1_write_valid = AMPP_FUNCTION(A1L18, DB1_td_shift[10], !A1L10, DB1L97);


--DB1L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0
DB1L49 = AMPP_FUNCTION(!T1_t_dav, !DB1_write_stalled, !DB1_rst2, !DB1L50Q, !DB1L2, !DB1_write_valid);


--DB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]
--register power-up is low

DB1_td_shift[5] = AMPP_FUNCTION(A1L18, DB1L76, !A1L10, DB1L57);


--DB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]
--register power-up is low

DB1_rdata[2] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[2], !Z1_r_sync_rst, DB1L22);


--DB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8
DB1L75 = AMPP_FUNCTION(!DB1_count[9], !A1L16, !DB1L71, !DB1_td_shift[5], !DB1_rdata[2]);


--VD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22
VD1L66 = ( SD1_MonDReg[24] & ( (!TD1L2 & ((!A1L25) # ((HD1_break_readreg[24])))) # (TD1L2 & (((VD1_sr[26])))) ) ) # ( !SD1_MonDReg[24] & ( (!TD1L2 & (A1L25 & ((HD1_break_readreg[24])))) # (TD1L2 & (((VD1_sr[26])))) ) );


--VD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23
VD1L67 = ( SD1_MonDReg[4] & ( (!TD1L2 & ((!A1L25) # ((HD1_break_readreg[4])))) # (TD1L2 & (((VD1_sr[6])))) ) ) # ( !SD1_MonDReg[4] & ( (!TD1L2 & (A1L25 & ((HD1_break_readreg[4])))) # (TD1L2 & (((VD1_sr[6])))) ) );


--UD1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]
--register power-up is low

UD1_jdo[6] = DFFEAS(VD1_sr[6], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--SD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5
SD1L93 = ( UD1_jdo[6] & ( (((SD1_jtag_ram_rd_d1 & DE1_q_a[3])) # (SD1L89)) # (UD1_take_action_ocimem_b) ) ) # ( !UD1_jdo[6] & ( (!UD1_take_action_ocimem_b & (((SD1_jtag_ram_rd_d1 & DE1_q_a[3])) # (SD1L89))) ) );


--CD1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2]
--register power-up is low

CD1_writedata[2] = DFFEAS(WB1L24, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2
SD1L135 = (!SD1_jtag_ram_access & ((CD1_writedata[2]))) # (SD1_jtag_ram_access & (SD1_MonDReg[2]));


--WB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~2
WB1L22 = (ZC1_d_writedata[1] & WB1_saved_grant[0]);


--XD4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1
--register power-up is low

XD4_din_s1 = DFFEAS(TD1L3, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XD5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1
--register power-up is low

XD5_din_s1 = DFFEAS(TD1_virtual_state_uir, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24
VD1L68 = ( SD1_MonDReg[25] & ( (!TD1L2 & ((!A1L25) # ((HD1_break_readreg[25])))) # (TD1L2 & (((VD1_sr[27])))) ) ) # ( !SD1_MonDReg[25] & ( (!TD1L2 & (A1L25 & ((HD1_break_readreg[25])))) # (TD1L2 & (((VD1_sr[27])))) ) );


--VD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25
VD1L69 = ( SD1_MonDReg[27] & ( (!TD1L2 & ((!A1L25) # ((HD1_break_readreg[27])))) # (TD1L2 & (((VD1_sr[29])))) ) ) # ( !SD1_MonDReg[27] & ( (!TD1L2 & (A1L25 & ((HD1_break_readreg[27])))) # (TD1L2 & (((VD1_sr[29])))) ) );


--VD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26
VD1L70 = ( SD1_MonDReg[26] & ( (!TD1L2 & ((!A1L25) # ((HD1_break_readreg[26])))) # (TD1L2 & (((VD1_sr[28])))) ) ) # ( !SD1_MonDReg[26] & ( (!TD1L2 & (A1L25 & ((HD1_break_readreg[26])))) # (TD1L2 & (((VD1_sr[28])))) ) );


--FE2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

FE2_altera_reset_synchronizer_int_chain[0] = DFFEAS(FE2_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]
--register power-up is low

VD1_sr[31] = DFFEAS(VD1L79, A1L44,  ,  ,  ,  ,  ,  ,  );


--VD1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33]
--register power-up is low

VD1_sr[33] = DFFEAS(VD1L81, A1L44,  ,  , VD1L29,  ,  ,  ,  );


--ZC1L526 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0
ZC1L526 = ((!ZC1L229 & !ZC1L231)) # (ZC1_D_iw[4]);


--KD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0
KD1L6 = ( KD1_monitor_error & ( (!UD1_take_action_ocimem_a) # (!UD1_jdo[25]) ) ) # ( !KD1_monitor_error & ( (GD1L12 & (CD1_writedata[1] & ((!UD1_take_action_ocimem_a) # (!UD1_jdo[25])))) ) );


--key1_d2 is key1_d2
--register power-up is low

key1_d2 = DFFEAS(key1_d1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB2_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[24]
--register power-up is low

ZB2_av_readdata_pre[24] = DFFEAS(CB1_ram_block1a24, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2
LC1L31 = ( LC1L30 & ( ZB2_av_readdata_pre[24] & ( (((UB2L1 & ZB4_av_readdata_pre[24])) # (EE1_q_a[8])) # (ZB2_read_latency_shift_reg[0]) ) ) ) # ( !LC1L30 & ( ZB2_av_readdata_pre[24] & ( ((UB2L1 & ZB4_av_readdata_pre[24])) # (ZB2_read_latency_shift_reg[0]) ) ) ) # ( LC1L30 & ( !ZB2_av_readdata_pre[24] & ( ((UB2L1 & ZB4_av_readdata_pre[24])) # (EE1_q_a[8]) ) ) ) # ( !LC1L30 & ( !ZB2_av_readdata_pre[24] & ( (UB2L1 & ZB4_av_readdata_pre[24]) ) ) );


--ZC1L346 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0
ZC1L346 = ( ZC1L560 & ( (!ZC1L541 & (!ZC1L543 & !ZC1L544)) ) ) # ( !ZC1L560 & ( (!ZC1L543 & (!ZC1L544 & ((!ZC1L541) # (!ZC1L558)))) ) );


--ZC1L347 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1
ZC1L347 = (ZC1_R_valid & (((!ZC1L346) # (ZC1L555)) # (ZC1L549)));


--ZB2_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[27]
--register power-up is low

ZB2_av_readdata_pre[27] = DFFEAS(CB1_ram_block1a27, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3
LC1L32 = ( LC1L30 & ( ZB2_av_readdata_pre[27] & ( (((UB2L1 & ZB4_av_readdata_pre[27])) # (EE1_q_a[11])) # (ZB2_read_latency_shift_reg[0]) ) ) ) # ( !LC1L30 & ( ZB2_av_readdata_pre[27] & ( ((UB2L1 & ZB4_av_readdata_pre[27])) # (ZB2_read_latency_shift_reg[0]) ) ) ) # ( LC1L30 & ( !ZB2_av_readdata_pre[27] & ( ((UB2L1 & ZB4_av_readdata_pre[27])) # (EE1_q_a[11]) ) ) ) # ( !LC1L30 & ( !ZB2_av_readdata_pre[27] & ( (UB2L1 & ZB4_av_readdata_pre[27]) ) ) );


--ZC1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~16
ZC1L331 = ( ZC1L134 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L375)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[27])))) ) ) # ( !ZC1L134 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & (ZC1L375))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[27])))) ) );


--ZB2_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[26]
--register power-up is low

ZB2_av_readdata_pre[26] = DFFEAS(CB1_ram_block1a26, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4
LC1L33 = (!LC1L29 & ((!ZB2_read_latency_shift_reg[0]) # (!ZB2_av_readdata_pre[26])));


--LC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5
LC1L34 = ( LC1L33 & ( (!UB2L1 & (((EE1_q_a[10] & LC1L30)))) # (UB2L1 & (((EE1_q_a[10] & LC1L30)) # (ZB4_av_readdata_pre[26]))) ) ) # ( !LC1L33 );


--ZC1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~17
ZC1L330 = ( ZC1L138 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L374)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[26])))) ) ) # ( !ZC1L138 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & (ZC1L374))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[26])))) ) );


--ZB2_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[25]
--register power-up is low

ZB2_av_readdata_pre[25] = DFFEAS(CB1_ram_block1a25, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6
LC1L35 = (!ZB2_read_latency_shift_reg[0] & (ZB3_read_latency_shift_reg[0] & (ZB3_av_readdata_pre[25]))) # (ZB2_read_latency_shift_reg[0] & (((ZB3_read_latency_shift_reg[0] & ZB3_av_readdata_pre[25])) # (ZB2_av_readdata_pre[25])));


--LC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7
LC1L36 = ( LC1L35 ) # ( !LC1L35 & ( (!UB2L1 & (((EE1_q_a[9] & LC1L30)))) # (UB2L1 & (((EE1_q_a[9] & LC1L30)) # (ZB4_av_readdata_pre[25]))) ) );


--ZC1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~18
ZC1L329 = ( ZC1L142 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L373)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[25])))) ) ) # ( !ZC1L142 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & (ZC1L373))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[25])))) ) );


--ZB2_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[31]
--register power-up is low

ZB2_av_readdata_pre[31] = DFFEAS(CB1_ram_block1a31, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8
LC1L37 = ( LC1L30 & ( ZB2_av_readdata_pre[31] & ( (((UB2L1 & ZB4_av_readdata_pre[31])) # (EE1_q_a[15])) # (ZB2_read_latency_shift_reg[0]) ) ) ) # ( !LC1L30 & ( ZB2_av_readdata_pre[31] & ( ((UB2L1 & ZB4_av_readdata_pre[31])) # (ZB2_read_latency_shift_reg[0]) ) ) ) # ( LC1L30 & ( !ZB2_av_readdata_pre[31] & ( ((UB2L1 & ZB4_av_readdata_pre[31])) # (EE1_q_a[15]) ) ) ) # ( !LC1L30 & ( !ZB2_av_readdata_pre[31] & ( (UB2L1 & ZB4_av_readdata_pre[31]) ) ) );


--ZC1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~19
ZC1L335 = ( ZC1_E_shift_rot_result[31] & ( ((!ZC1_R_ctrl_logic & ((ZC1L122))) # (ZC1_R_ctrl_logic & (ZC1L379))) # (ZC1_R_ctrl_shift_rot) ) ) # ( !ZC1_E_shift_rot_result[31] & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic & ((ZC1L122))) # (ZC1_R_ctrl_logic & (ZC1L379)))) ) );


--ZB2_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[30]
--register power-up is low

ZB2_av_readdata_pre[30] = DFFEAS(CB1_ram_block1a30, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9
LC1L38 = (!LC1L29 & ((!ZB2_read_latency_shift_reg[0]) # (!ZB2_av_readdata_pre[30])));


--LC1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10
LC1L39 = ( LC1L38 & ( (!UB2L1 & (EE1_q_a[14] & ((LC1L30)))) # (UB2L1 & (((EE1_q_a[14] & LC1L30)) # (ZB4_av_readdata_pre[30]))) ) ) # ( !LC1L38 );


--ZC1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~20
ZC1L334 = ( ZC1_E_shift_rot_result[30] & ( ((!ZC1_R_ctrl_logic & ((ZC1L126))) # (ZC1_R_ctrl_logic & (ZC1L378))) # (ZC1_R_ctrl_shift_rot) ) ) # ( !ZC1_E_shift_rot_result[30] & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic & ((ZC1L126))) # (ZC1_R_ctrl_logic & (ZC1L378)))) ) );


--ZB2_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[29]
--register power-up is low

ZB2_av_readdata_pre[29] = DFFEAS(CB1_ram_block1a29, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11
LC1L40 = (!LC1L29 & ((!ZB2_read_latency_shift_reg[0]) # (!ZB2_av_readdata_pre[29])));


--LC1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~12
LC1L41 = ( LC1L40 & ( (!UB2L1 & (EE1_q_a[13] & ((LC1L30)))) # (UB2L1 & (((EE1_q_a[13] & LC1L30)) # (ZB4_av_readdata_pre[29]))) ) ) # ( !LC1L40 );


--ZC1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~21
ZC1L333 = ( ZC1_E_shift_rot_result[29] & ( ((!ZC1_R_ctrl_logic & ((ZC1L130))) # (ZC1_R_ctrl_logic & (ZC1L377))) # (ZC1_R_ctrl_shift_rot) ) ) # ( !ZC1_E_shift_rot_result[29] & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic & ((ZC1L130))) # (ZC1_R_ctrl_logic & (ZC1L377)))) ) );


--ZB2_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[28]
--register power-up is low

ZB2_av_readdata_pre[28] = DFFEAS(CB1_ram_block1a28, CLOCK_50, !Z1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LC1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~13
LC1L42 = (!ZB2_read_latency_shift_reg[0] & (ZB3_read_latency_shift_reg[0] & (ZB3_av_readdata_pre[28]))) # (ZB2_read_latency_shift_reg[0] & (((ZB3_read_latency_shift_reg[0] & ZB3_av_readdata_pre[28])) # (ZB2_av_readdata_pre[28])));


--LC1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14
LC1L43 = ( LC1L42 ) # ( !LC1L42 & ( (!UB2L1 & (EE1_q_a[12] & ((LC1L30)))) # (UB2L1 & (((EE1_q_a[12] & LC1L30)) # (ZB4_av_readdata_pre[28]))) ) );


--ZC1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~22
ZC1L332 = ( ZC1L146 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L376)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[28])))) ) ) # ( !ZC1L146 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & (ZC1L376))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[28])))) ) );


--ZC1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~23
ZC1L320 = ( ZC1L150 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L364)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[16])))) ) ) # ( !ZC1L150 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & (ZC1L364))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[16])))) ) );


--ZC1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~24
ZC1L319 = ( ZC1L154 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L363)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[15])))) ) ) # ( !ZC1L154 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & ((ZC1L363)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[15])))) ) );


--ZC1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~25
ZC1L322 = ( ZC1L158 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L366)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[18])))) ) ) # ( !ZC1L158 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & (ZC1L366))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[18])))) ) );


--ZC1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~26
ZC1L321 = ( ZC1L162 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L365)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[17])))) ) ) # ( !ZC1L162 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & (ZC1L365))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[17])))) ) );


--ZC1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~27
ZC1L324 = ( ZC1L166 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L368)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[20])))) ) ) # ( !ZC1L166 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & (ZC1L368))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[20])))) ) );


--ZC1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~28
ZC1L323 = ( ZC1L170 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L367)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[19])))) ) ) # ( !ZC1L170 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & (ZC1L367))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[19])))) ) );


--ZC1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~29
ZC1L328 = ( ZC1L174 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L372)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[24])))) ) ) # ( !ZC1L174 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & (ZC1L372))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[24])))) ) );


--ZC1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~30
ZC1L327 = ( ZC1L178 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L371)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[23])))) ) ) # ( !ZC1L178 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & (ZC1L371))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[23])))) ) );


--ZC1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~31
ZC1L326 = ( ZC1L182 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L370)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[22])))) ) ) # ( !ZC1L182 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & (ZC1L370))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[22])))) ) );


--ZC1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~32
ZC1L325 = ( ZC1L186 & ( (!ZC1_R_ctrl_shift_rot & ((!ZC1_R_ctrl_logic) # ((ZC1L369)))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[21])))) ) ) # ( !ZC1L186 & ( (!ZC1_R_ctrl_shift_rot & (ZC1_R_ctrl_logic & (ZC1L369))) # (ZC1_R_ctrl_shift_rot & (((ZC1_E_shift_rot_result[21])))) ) );


--MB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
MB1L3 = ( QB1_counter_reg_bit[4] & ( (T1_fifo_wr & (MB1_b_non_empty & (QB1_counter_reg_bit[3] & QB1_counter_reg_bit[5]))) ) );


--MB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
MB1L4 = ( QB1_counter_reg_bit[1] & ( MB1L3 & ( (!T1L82 & (((QB1_counter_reg_bit[0] & QB1_counter_reg_bit[2])) # (MB1_b_full))) ) ) ) # ( !QB1_counter_reg_bit[1] & ( MB1L3 & ( (!T1L82 & MB1_b_full) ) ) ) # ( QB1_counter_reg_bit[1] & ( !MB1L3 & ( (!T1L82 & MB1_b_full) ) ) ) # ( !QB1_counter_reg_bit[1] & ( !MB1L3 & ( (!T1L82 & MB1_b_full) ) ) );


--MB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
MB1L1 = ( MB1_b_non_empty & ( !T1_fifo_wr $ ((((T1_r_val & DB1_r_ena1)) # (DB1_rvalid0))) ) ) # ( !MB1_b_non_empty & ( T1_fifo_wr ) );


--DB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1
--register power-up is low

DB1_jupdate1 = AMPP_FUNCTION(CLOCK_50, DB1_jupdate, !Z1_r_sync_rst);


--DB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2
--register power-up is low

DB1_jupdate2 = AMPP_FUNCTION(CLOCK_50, DB1_jupdate1, !Z1_r_sync_rst);


--DB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1
DB1L3 = AMPP_FUNCTION(!DB1_jupdate1, !DB1_jupdate2);


--DB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0
DB1L51 = AMPP_FUNCTION(!T1_t_dav, !DB1_write_stalled, !DB1_rst2, !DB1L2, !DB1_write_valid, !DB1L3);


--ZC1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~19
ZC1L456 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[29]))) # (ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[31]));


--CD1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22]
--register power-up is low

CD1_writedata[22] = DFFEAS(WB1L25, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3
SD1L155 = (!SD1_jtag_ram_access & ((CD1_writedata[22]))) # (SD1_jtag_ram_access & (SD1_MonDReg[22]));


--CD1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2]
--register power-up is low

CD1_byteenable[2] = DFFEAS(WB1_src_data[34], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1
SD1L130 = (CD1_byteenable[2]) # (SD1_jtag_ram_access);


--VD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27
VD1L71 = ( SD1_MonDReg[20] & ( (!TD1L2 & ((!A1L25) # ((HD1_break_readreg[20])))) # (TD1L2 & (((VD1_sr[22])))) ) ) # ( !SD1_MonDReg[20] & ( (!TD1L2 & (A1L25 & ((HD1_break_readreg[20])))) # (TD1L2 & (((VD1_sr[22])))) ) );


--VD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28
VD1L72 = ( SD1_MonDReg[19] & ( (!TD1L2 & ((!A1L25) # ((HD1_break_readreg[19])))) # (TD1L2 & (((VD1_sr[21])))) ) ) # ( !SD1_MonDReg[19] & ( (!TD1L2 & (A1L25 & ((HD1_break_readreg[19])))) # (TD1L2 & (((VD1_sr[21])))) ) );


--WB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~3
WB1L23 = (ZC1_d_writedata[3] & WB1_saved_grant[0]);


--CD1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23]
--register power-up is low

CD1_writedata[23] = DFFEAS(WB1L26, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4
SD1L156 = (!SD1_jtag_ram_access & ((CD1_writedata[23]))) # (SD1_jtag_ram_access & (SD1_MonDReg[23]));


--CD1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24]
--register power-up is low

CD1_writedata[24] = DFFEAS(WB1L27, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L157 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5
SD1L157 = (!SD1_jtag_ram_access & ((CD1_writedata[24]))) # (SD1_jtag_ram_access & (SD1_MonDReg[24]));


--CD1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3]
--register power-up is low

CD1_byteenable[3] = DFFEAS(WB1_src_data[35], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2
SD1L131 = (CD1_byteenable[3]) # (SD1_jtag_ram_access);


--ZC1L527 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1
ZC1L527 = ( ED2_q_b[24] & ( (!ZC1L230 & (ED2_q_b[0])) # (ZC1L230 & (((!ZC1L232) # (ED2_q_b[8])))) ) ) # ( !ED2_q_b[24] & ( (!ZC1L230 & (ED2_q_b[0])) # (ZC1L230 & (((ZC1L232 & ED2_q_b[8])))) ) );


--CD1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25]
--register power-up is low

CD1_writedata[25] = DFFEAS(WB1L28, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6
SD1L158 = (!SD1_jtag_ram_access & ((CD1_writedata[25]))) # (SD1_jtag_ram_access & (SD1_MonDReg[25]));


--ZC1L528 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2
ZC1L528 = ( ED2_q_b[25] & ( (!ZC1L230 & (ED2_q_b[1])) # (ZC1L230 & (((!ZC1L232) # (ED2_q_b[9])))) ) ) # ( !ED2_q_b[25] & ( (!ZC1L230 & (ED2_q_b[1])) # (ZC1L230 & (((ZC1L232 & ED2_q_b[9])))) ) );


--CD1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26]
--register power-up is low

CD1_writedata[26] = DFFEAS(WB1L29, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7
SD1L159 = (!SD1_jtag_ram_access & ((CD1_writedata[26]))) # (SD1_jtag_ram_access & (SD1_MonDReg[26]));


--ZC1L529 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3
ZC1L529 = ( ED2_q_b[26] & ( (!ZC1L230 & (ED2_q_b[2])) # (ZC1L230 & (((!ZC1L232) # (ED2_q_b[10])))) ) ) # ( !ED2_q_b[26] & ( (!ZC1L230 & (ED2_q_b[2])) # (ZC1L230 & (((ZC1L232 & ED2_q_b[10])))) ) );


--FE1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

FE1_altera_reset_synchronizer_int_chain[0] = DFFEAS(FE1_altera_reset_synchronizer_int_chain[1], CLOCK_50, !Z1L10,  ,  ,  ,  ,  ,  );


--key0_d3 is key0_d3
--register power-up is low

key0_d3 = DFFEAS(key0_d2, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KD1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest
--register power-up is low

KD1_resetrequest = DFFEAS(UD1_jdo[22], CLOCK_50,  ,  , UD1_take_action_ocimem_a,  ,  ,  ,  );


--Z1L10 is nios_system:u0|altera_reset_controller:rst_controller|merged_reset~0
Z1L10 = (!key0_d3) # (KD1_resetrequest);


--SD1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]
--register power-up is low

SD1_MonDReg[11] = DFFEAS(SD1L94, CLOCK_50,  ,  , SD1L50,  ,  ,  ,  );


--CD1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11]
--register power-up is low

CD1_writedata[11] = DFFEAS(WB1L30, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L144 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~8
SD1L144 = (!SD1_jtag_ram_access & ((CD1_writedata[11]))) # (SD1_jtag_ram_access & (SD1_MonDReg[11]));


--CD1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1]
--register power-up is low

CD1_byteenable[1] = DFFEAS(WB1_src_data[33], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L129 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3
SD1L129 = (CD1_byteenable[1]) # (SD1_jtag_ram_access);


--ZC1L530 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4
ZC1L530 = ( ED2_q_b[27] & ( (!ZC1L230 & (ED2_q_b[3])) # (ZC1L230 & (((!ZC1L232) # (ED2_q_b[11])))) ) ) # ( !ED2_q_b[27] & ( (!ZC1L230 & (ED2_q_b[3])) # (ZC1L230 & (((ZC1L232 & ED2_q_b[11])))) ) );


--CD1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12]
--register power-up is low

CD1_writedata[12] = DFFEAS(WB1L31, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L145 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~9
SD1L145 = (!SD1_jtag_ram_access & ((CD1_writedata[12]))) # (SD1_jtag_ram_access & (SD1_MonDReg[12]));


--ZC1L531 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5
ZC1L531 = ( ED2_q_b[28] & ( (!ZC1L230 & (ED2_q_b[4])) # (ZC1L230 & (((!ZC1L232) # (ED2_q_b[12])))) ) ) # ( !ED2_q_b[28] & ( (!ZC1L230 & (ED2_q_b[4])) # (ZC1L230 & (((ZC1L232 & ED2_q_b[12])))) ) );


--CD1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13]
--register power-up is low

CD1_writedata[13] = DFFEAS(WB1L32, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10
SD1L146 = (!SD1_jtag_ram_access & ((CD1_writedata[13]))) # (SD1_jtag_ram_access & (SD1_MonDReg[13]));


--ZC1L532 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6
ZC1L532 = ( ED2_q_b[29] & ( (!ZC1L230 & (ED2_q_b[5])) # (ZC1L230 & (((!ZC1L232) # (ED2_q_b[13])))) ) ) # ( !ED2_q_b[29] & ( (!ZC1L230 & (ED2_q_b[5])) # (ZC1L230 & (((ZC1L232 & ED2_q_b[13])))) ) );


--SD1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]
--register power-up is low

SD1_MonDReg[14] = DFFEAS(SD1L68, CLOCK_50,  ,  , SD1L67,  ,  ,  ,  );


--CD1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14]
--register power-up is low

CD1_writedata[14] = DFFEAS(WB1L33, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11
SD1L147 = (!SD1_jtag_ram_access & ((CD1_writedata[14]))) # (SD1_jtag_ram_access & (SD1_MonDReg[14]));


--ZC1L533 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7
ZC1L533 = ( ED2_q_b[30] & ( (!ZC1L230 & (ED2_q_b[6])) # (ZC1L230 & (((!ZC1L232) # (ED2_q_b[14])))) ) ) # ( !ED2_q_b[30] & ( (!ZC1L230 & (ED2_q_b[6])) # (ZC1L230 & (((ZC1L232 & ED2_q_b[14])))) ) );


--CD1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15]
--register power-up is low

CD1_writedata[15] = DFFEAS(WB1L34, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12
SD1L148 = (!SD1_jtag_ram_access & ((CD1_writedata[15]))) # (SD1_jtag_ram_access & (SD1_MonDReg[15]));


--ZC1L534 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8
ZC1L534 = ( ED2_q_b[31] & ( (!ZC1L230 & (ED2_q_b[7])) # (ZC1L230 & (((!ZC1L232) # (ED2_q_b[15])))) ) ) # ( !ED2_q_b[31] & ( (!ZC1L230 & (ED2_q_b[7])) # (ZC1L230 & (((ZC1L232 & ED2_q_b[15])))) ) );


--CD1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16]
--register power-up is low

CD1_writedata[16] = DFFEAS(WB1L35, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~13
SD1L149 = (!SD1_jtag_ram_access & ((CD1_writedata[16]))) # (SD1_jtag_ram_access & (SD1_MonDReg[16]));


--UD1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]
--register power-up is low

UD1_jdo[23] = DFFEAS(VD1_sr[23], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--A1L36 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti
A1L36 = INPUT();


--KD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0
KD1L8 = (!UD1_take_action_ocimem_a & (KD1_monitor_go & ((!A1L36)))) # (UD1_take_action_ocimem_a & (((KD1_monitor_go & !A1L36)) # (UD1_jdo[23])));


--SD1L136 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~14
SD1L136 = (!SD1_jtag_ram_access & ((CD1_writedata[3]))) # (SD1_jtag_ram_access & (SD1_MonDReg[3]));


--CD1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4]
--register power-up is low

CD1_writedata[4] = DFFEAS(WB1L36, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L137 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~15
SD1L137 = (!SD1_jtag_ram_access & ((CD1_writedata[4]))) # (SD1_jtag_ram_access & (SD1_MonDReg[4]));


--SD1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]
--register power-up is low

SD1_MonDReg[5] = DFFEAS(SD1L105, CLOCK_50,  ,  , SD1L50,  ,  ,  ,  );


--CD1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5]
--register power-up is low

CD1_writedata[5] = DFFEAS(WB1L37, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16
SD1L138 = (!SD1_jtag_ram_access & ((CD1_writedata[5]))) # (SD1_jtag_ram_access & (SD1_MonDReg[5]));


--SD1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]
--register power-up is low

SD1_MonDReg[9] = DFFEAS(SD1L95, CLOCK_50,  ,  , SD1L50,  ,  ,  ,  );


--CD1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9]
--register power-up is low

CD1_writedata[9] = DFFEAS(WB1L38, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~17
SD1L142 = (!SD1_jtag_ram_access & ((CD1_writedata[9]))) # (SD1_jtag_ram_access & (SD1_MonDReg[9]));


--SD1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]
--register power-up is low

SD1_MonDReg[10] = DFFEAS(SD1L96, CLOCK_50,  ,  , SD1L50,  ,  ,  ,  );


--CD1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10]
--register power-up is low

CD1_writedata[10] = DFFEAS(WB1L39, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18
SD1L143 = (!SD1_jtag_ram_access & ((CD1_writedata[10]))) # (SD1_jtag_ram_access & (SD1_MonDReg[10]));


--SD1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]
--register power-up is low

SD1_MonDReg[8] = DFFEAS(SD1L60, CLOCK_50,  ,  , SD1L67,  ,  ,  ,  );


--CD1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8]
--register power-up is low

CD1_writedata[8] = DFFEAS(WB1L40, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L141 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19
SD1L141 = (!SD1_jtag_ram_access & ((CD1_writedata[8]))) # (SD1_jtag_ram_access & (SD1_MonDReg[8]));


--ZC1L444 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~20
ZC1L444 = (!ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[17])) # (ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[19])));


--SD1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]
--register power-up is low

SD1_MonDReg[18] = DFFEAS(SD1L101, CLOCK_50,  ,  , SD1L50,  ,  ,  ,  );


--CD1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18]
--register power-up is low

CD1_writedata[18] = DFFEAS(WB1L41, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~20
SD1L151 = (!SD1_jtag_ram_access & ((CD1_writedata[18]))) # (SD1_jtag_ram_access & (SD1_MonDReg[18]));


--T1L88 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0
T1L88 = ( T1_woverflow & ( ((!U1L4) # ((!T1L67) # (MB1_b_full))) # (ZC1_W_alu_result[2]) ) ) # ( !T1_woverflow & ( (!ZC1_W_alu_result[2] & (U1L4 & (T1L67 & MB1_b_full))) ) );


--CD1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20]
--register power-up is low

CD1_writedata[20] = DFFEAS(WB1L42, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~21
SD1L153 = (!SD1_jtag_ram_access & ((CD1_writedata[20]))) # (SD1_jtag_ram_access & (SD1_MonDReg[20]));


--CD1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19]
--register power-up is low

CD1_writedata[19] = DFFEAS(WB1L43, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~22
SD1L152 = (!SD1_jtag_ram_access & ((CD1_writedata[19]))) # (SD1_jtag_ram_access & (SD1_MonDReg[19]));


--CD1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17]
--register power-up is low

CD1_writedata[17] = DFFEAS(WB1L44, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~23
SD1L150 = (!SD1_jtag_ram_access & ((CD1_writedata[17]))) # (SD1_jtag_ram_access & (SD1_MonDReg[17]));


--T1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0
T1L62 = ( T1_ac & ( (!ZC1_d_writedata[10]) # (((!T1L77) # (DB1L52Q)) # (DB1L50Q)) ) ) # ( !T1_ac & ( (DB1L52Q) # (DB1L50Q) ) );


--CD1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6]
--register power-up is low

CD1_writedata[6] = DFFEAS(WB1L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~24
SD1L139 = (!SD1_jtag_ram_access & ((CD1_writedata[6]))) # (SD1_jtag_ram_access & (SD1_MonDReg[6]));


--CD1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7]
--register power-up is low

CD1_writedata[7] = DFFEAS(WB1L46, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L140 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~25
SD1L140 = (!SD1_jtag_ram_access & ((CD1_writedata[7]))) # (SD1_jtag_ram_access & (SD1_MonDReg[7]));


--VD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29
VD1L73 = ( SD1_MonDReg[17] & ( (!TD1L2 & ((!A1L25) # ((HD1_break_readreg[17])))) # (TD1L2 & (((VD1_sr[19])))) ) ) # ( !SD1_MonDReg[17] & ( (!TD1L2 & (A1L25 & ((HD1_break_readreg[17])))) # (TD1L2 & (((VD1_sr[19])))) ) );


--UD1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]
--register power-up is low

UD1_jdo[16] = DFFEAS(VD1_sr[16], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--SD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~6
SD1L57 = (!UD1_take_action_ocimem_b & !SD1_jtag_ram_rd_d1);


--DB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0
DB1L85 = AMPP_FUNCTION(!A1L12, !DB1_state, !A1L16, !A1L21, !A1L11, !DB1_count[8]);


--DB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]
--register power-up is low

DB1_td_shift[6] = AMPP_FUNCTION(A1L18, DB1L77, !A1L10, DB1L57);


--DB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]
--register power-up is low

DB1_td_shift[7] = AMPP_FUNCTION(A1L18, DB1L78, !A1L10, DB1L57);


--T1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0
T1L85 = (!T1L73 & ((T1_rvalid))) # (T1L73 & (MB2_b_non_empty));


--DB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write
--register power-up is low

DB1_write = AMPP_FUNCTION(A1L18, DB1L99, !A1L10, DB1L85);


--DB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]
--register power-up is low

DB1_rdata[3] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[3], !Z1_r_sync_rst, DB1L22);


--DB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9
DB1L76 = AMPP_FUNCTION(!A1L12, !DB1_count[9], !A1L16, !DB1L71, !DB1_td_shift[6], !DB1_rdata[3]);


--UD1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]
--register power-up is low

UD1_jdo[24] = DFFEAS(VD1_sr[24], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--VD1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]
--register power-up is low

VD1_sr[7] = DFFEAS(VD1L85, A1L44,  ,  ,  ,  ,  ,  ,  );


--VD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30
VD1L74 = ( HD1_break_readreg[5] & ( (!TD1L2 & (((SD1_MonDReg[5])) # (A1L25))) # (TD1L2 & (((VD1_sr[7])))) ) ) # ( !HD1_break_readreg[5] & ( (!TD1L2 & (!A1L25 & (SD1_MonDReg[5]))) # (TD1L2 & (((VD1_sr[7])))) ) );


--UD1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]
--register power-up is low

UD1_jdo[7] = DFFEAS(VD1_sr[7], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--WB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~4
WB1L24 = (ZC1_d_writedata[2] & WB1_saved_grant[0]);


--TD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0
TD1L3 = (!A1L48 & (A1L23 & A1L42));


--VD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31
VD1L75 = ( SD1_MonDReg[28] & ( (!TD1L2 & ((!A1L25) # ((HD1_break_readreg[28])))) # (TD1L2 & (((VD1_sr[30])))) ) ) # ( !SD1_MonDReg[28] & ( (!TD1L2 & (A1L25 & ((HD1_break_readreg[28])))) # (TD1L2 & (((VD1_sr[30])))) ) );


--FE2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

FE2_altera_reset_synchronizer_int_chain[1] = DFFEAS(FE2L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]
--register power-up is low

SD1_MonDReg[29] = DFFEAS(SD1L97, CLOCK_50,  ,  , SD1L50,  ,  ,  ,  );


--VD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32
VD1L76 = ( SD1_MonDReg[29] & ( (!TD1L2 & ((!A1L25) # ((HD1_break_readreg[29])))) # (TD1L2 & (((VD1_sr[31])))) ) ) # ( !SD1_MonDReg[29] & ( (!TD1L2 & (A1L25 & ((HD1_break_readreg[29])))) # (TD1L2 & (((VD1_sr[31])))) ) );


--VD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~33
VD1L31 = ( A1L25 & ( (!A1L48 & (A1L23 & (A1L28 & !A1L24))) ) ) # ( !A1L25 & ( (!A1L48 & (A1L23 & A1L28)) ) );


--VD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34
VD1L77 = (!A1L25 & (SD1_MonDReg[30])) # (A1L25 & ((HD1_break_readreg[30])));


--VD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35
VD1L78 = (!A1L48 & (A1L23 & (A1L28 & !A1L24)));


--VD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36
VD1L79 = ( VD1L77 & ( VD1L78 & ( (!TD1L2) # (VD1_sr[32]) ) ) ) # ( !VD1L77 & ( VD1L78 & ( (!TD1L2 & (!VD1L31 & (VD1_sr[31]))) # (TD1L2 & (((VD1_sr[32])))) ) ) ) # ( VD1L77 & ( !VD1L78 & ( (!TD1L2 & (!VD1L31 & (VD1_sr[31]))) # (TD1L2 & (((VD1_sr[32])))) ) ) ) # ( !VD1L77 & ( !VD1L78 & ( (!TD1L2 & (!VD1L31 & (VD1_sr[31]))) # (TD1L2 & (((VD1_sr[32])))) ) ) );


--VD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37
VD1L80 = ( SD1_MonDReg[31] & ( (!TD1L2 & ((!A1L25) # ((HD1_break_readreg[31])))) # (TD1L2 & (((VD1_sr[33])))) ) ) # ( !SD1_MonDReg[31] & ( (!TD1L2 & (A1L25 & ((HD1_break_readreg[31])))) # (TD1L2 & (((VD1_sr[33])))) ) );


--KD1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch
--register power-up is low

KD1_resetlatch = DFFEAS(KD1L12, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38
VD1L81 = (!TD1L2 & (VD1L4 & ((KD1_resetlatch)))) # (TD1L2 & (((VD1_sr[34]))));


--CD1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21]
--register power-up is low

CD1_writedata[21] = DFFEAS(WB1L47, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~26
SD1L154 = (!SD1_jtag_ram_access & ((CD1_writedata[21]))) # (SD1_jtag_ram_access & (SD1_MonDReg[21]));


--key1_d1 is key1_d1
--register power-up is low

key1_d1 = DFFEAS(KEY[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZC1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~21
ZC1L453 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[26]))) # (ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[28]));


--ZC1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~22
ZC1L452 = (!ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[25])) # (ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[27])));


--ZC1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~23
ZC1L451 = (!ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[24])) # (ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[26])));


--ZC1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~24
ZC1L455 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[28]))) # (ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[30]));


--ZC1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~25
ZC1L454 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[27]))) # (ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[29]));


--ZC1L446 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~26
ZC1L446 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[19]))) # (ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[21]));


--ZC1L445 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~27
ZC1L445 = (!ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[18])) # (ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[20])));


--ZC1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~28
ZC1L450 = (!ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[23])) # (ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[25])));


--ZC1L449 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~29
ZC1L449 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[22]))) # (ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[24]));


--ZC1L448 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~30
ZC1L448 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[21]))) # (ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[23]));


--ZC1L447 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~31
ZC1L447 = (!ZC1_R_ctrl_shift_rot_right & ((ZC1_E_shift_rot_result[20]))) # (ZC1_R_ctrl_shift_rot_right & (ZC1_E_shift_rot_result[22]));


--DB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate
--register power-up is low

DB1_jupdate = AMPP_FUNCTION(!A1L18, DB1L20, !A1L10);


--WB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~5
WB1L25 = (WB1_saved_grant[0] & ZC1_d_writedata[22]);


--WB1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[34]
WB1_src_data[34] = ((WB1_saved_grant[0] & ZC1_d_byteenable[2])) # (WB1_saved_grant[1]);


--VD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39
VD1L82 = ( HD1_break_readreg[21] & ( (!TD1L2 & (((SD1_MonDReg[21])) # (A1L25))) # (TD1L2 & (((VD1_sr[23])))) ) ) # ( !HD1_break_readreg[21] & ( (!TD1L2 & (!A1L25 & (SD1_MonDReg[21]))) # (TD1L2 & (((VD1_sr[23])))) ) );


--UD1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]
--register power-up is low

UD1_jdo[22] = DFFEAS(VD1_sr[22], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--VD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40
VD1L83 = ( HD1_break_readreg[18] & ( (!TD1L2 & (((SD1_MonDReg[18])) # (A1L25))) # (TD1L2 & (((VD1_sr[20])))) ) ) # ( !HD1_break_readreg[18] & ( (!TD1L2 & (!A1L25 & ((SD1_MonDReg[18])))) # (TD1L2 & (((VD1_sr[20])))) ) );


--WB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~6
WB1L26 = (WB1_saved_grant[0] & ZC1_d_writedata[23]);


--WB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~7
WB1L27 = (WB1_saved_grant[0] & ZC1_d_writedata[24]);


--WB1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[35]
WB1_src_data[35] = ((WB1_saved_grant[0] & ZC1_d_byteenable[3])) # (WB1_saved_grant[1]);


--WB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~8
WB1L28 = (WB1_saved_grant[0] & ZC1_d_writedata[25]);


--WB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~9
WB1L29 = (WB1_saved_grant[0] & ZC1_d_writedata[26]);


--FE1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

FE1_altera_reset_synchronizer_int_chain[1] = DFFEAS(VCC, CLOCK_50, !Z1L10,  ,  ,  ,  ,  ,  );


--key0_d2 is key0_d2
--register power-up is low

key0_d2 = DFFEAS(key0_d1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UD1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]
--register power-up is low

UD1_jdo[14] = DFFEAS(VD1_sr[14], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--SD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7
SD1L94 = ( UD1_jdo[14] & ( (((SD1_jtag_ram_rd_d1 & DE1_q_a[11])) # (SD1L89)) # (UD1_take_action_ocimem_b) ) ) # ( !UD1_jdo[14] & ( (!UD1_take_action_ocimem_b & (((SD1_jtag_ram_rd_d1 & DE1_q_a[11])) # (SD1L89))) ) );


--WB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~10
WB1L30 = (WB1_saved_grant[0] & ZC1_d_writedata[11]);


--WB1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[33]
WB1_src_data[33] = ((WB1_saved_grant[0] & ZC1_d_byteenable[1])) # (WB1_saved_grant[1]);


--UD1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]
--register power-up is low

UD1_jdo[15] = DFFEAS(VD1_sr[15], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--WB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~11
WB1L31 = (WB1_saved_grant[0] & ZC1_d_writedata[12]);


--WB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~12
WB1L32 = (WB1_saved_grant[0] & ZC1_d_writedata[13]);


--SD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~8
SD1L67 = ( SD1_jtag_rd_d1 & ( (((!UD1_enable_action_strobe) # (UD1_jdo[35])) # (UD1_ir[0])) # (UD1_ir[1]) ) ) # ( !SD1_jtag_rd_d1 & ( (!UD1_ir[1] & (!UD1_ir[0] & (UD1_enable_action_strobe & UD1_jdo[35]))) ) );


--WB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~13
WB1L33 = (WB1_saved_grant[0] & ZC1_d_writedata[14]);


--WB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~14
WB1L34 = (WB1_saved_grant[0] & ZC1_d_writedata[15]);


--WB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~15
WB1L35 = (WB1_saved_grant[0] & ZC1_d_writedata[16]);


--WB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~16
WB1L36 = (ZC1_d_writedata[4] & WB1_saved_grant[0]);


--UD1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]
--register power-up is low

UD1_jdo[8] = DFFEAS(VD1_sr[8], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--WB1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~17
WB1L37 = (ZC1_d_writedata[5] & WB1_saved_grant[0]);


--UD1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]
--register power-up is low

UD1_jdo[12] = DFFEAS(VD1_sr[12], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--SD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9
SD1L95 = ( UD1_jdo[12] & ( (((SD1_jtag_ram_rd_d1 & DE1_q_a[9])) # (SD1L89)) # (UD1_take_action_ocimem_b) ) ) # ( !UD1_jdo[12] & ( (!UD1_take_action_ocimem_b & (((SD1_jtag_ram_rd_d1 & DE1_q_a[9])) # (SD1L89))) ) );


--WB1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~18
WB1L38 = (WB1_saved_grant[0] & ZC1_d_writedata[9]);


--CD1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27]
--register power-up is low

CD1_writedata[27] = DFFEAS(WB1L48, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27
SD1L160 = (!SD1_jtag_ram_access & ((CD1_writedata[27]))) # (SD1_jtag_ram_access & (SD1_MonDReg[27]));


--CD1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28]
--register power-up is low

CD1_writedata[28] = DFFEAS(WB1L49, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L161 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28
SD1L161 = (!SD1_jtag_ram_access & ((CD1_writedata[28]))) # (SD1_jtag_ram_access & (SD1_MonDReg[28]));


--CD1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29]
--register power-up is low

CD1_writedata[29] = DFFEAS(WB1L50, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29
SD1L162 = (!SD1_jtag_ram_access & ((CD1_writedata[29]))) # (SD1_jtag_ram_access & (SD1_MonDReg[29]));


--CD1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30]
--register power-up is low

CD1_writedata[30] = DFFEAS(WB1L51, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30
SD1L163 = (!SD1_jtag_ram_access & ((CD1_writedata[30]))) # (SD1_jtag_ram_access & (SD1_MonDReg[30]));


--CD1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31]
--register power-up is low

CD1_writedata[31] = DFFEAS(WB1L52, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD1L164 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31
SD1L164 = (!SD1_jtag_ram_access & ((CD1_writedata[31]))) # (SD1_jtag_ram_access & (SD1_MonDReg[31]));


--UD1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]
--register power-up is low

UD1_jdo[13] = DFFEAS(VD1_sr[13], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--SD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~10
SD1L96 = ( UD1_jdo[13] & ( (((SD1_jtag_ram_rd_d1 & DE1_q_a[10])) # (SD1L89)) # (UD1_take_action_ocimem_b) ) ) # ( !UD1_jdo[13] & ( (!UD1_take_action_ocimem_b & (((SD1_jtag_ram_rd_d1 & DE1_q_a[10])) # (SD1L89))) ) );


--WB1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~19
WB1L39 = (WB1_saved_grant[0] & ZC1_d_writedata[10]);


--UD1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]
--register power-up is low

UD1_jdo[11] = DFFEAS(VD1_sr[11], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--SD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~11
SD1L60 = ( DE1_q_a[8] & ( UD1_jdo[11] & ( (((SD1_MonAReg[2] & !SD1_MonAReg[4])) # (SD1_jtag_ram_rd_d1)) # (UD1_take_action_ocimem_b) ) ) ) # ( !DE1_q_a[8] & ( UD1_jdo[11] & ( ((SD1_MonAReg[2] & (!SD1_MonAReg[4] & !SD1_jtag_ram_rd_d1))) # (UD1_take_action_ocimem_b) ) ) ) # ( DE1_q_a[8] & ( !UD1_jdo[11] & ( (!UD1_take_action_ocimem_b & (((SD1_MonAReg[2] & !SD1_MonAReg[4])) # (SD1_jtag_ram_rd_d1))) ) ) ) # ( !DE1_q_a[8] & ( !UD1_jdo[11] & ( (!UD1_take_action_ocimem_b & (SD1_MonAReg[2] & (!SD1_MonAReg[4] & !SD1_jtag_ram_rd_d1))) ) ) );


--WB1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~20
WB1L40 = (WB1_saved_grant[0] & ZC1_d_writedata[8]);


--WB1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~21
WB1L41 = (WB1_saved_grant[0] & ZC1_d_writedata[18]);


--WB1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~22
WB1L42 = (WB1_saved_grant[0] & ZC1_d_writedata[20]);


--WB1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~23
WB1L43 = (WB1_saved_grant[0] & ZC1_d_writedata[19]);


--WB1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~24
WB1L44 = (WB1_saved_grant[0] & ZC1_d_writedata[17]);


--UD1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]
--register power-up is low

UD1_jdo[9] = DFFEAS(VD1_sr[9], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--WB1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~25
WB1L45 = (ZC1_d_writedata[6] & WB1_saved_grant[0]);


--UD1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]
--register power-up is low

UD1_jdo[10] = DFFEAS(VD1_sr[10], CLOCK_50,  ,  , UD1_update_jdo_strobe,  ,  ,  ,  );


--WB1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~26
WB1L46 = (ZC1_d_writedata[7] & WB1_saved_grant[0]);


--DB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]
--register power-up is low

DB1_rdata[4] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[4], !Z1_r_sync_rst, DB1L22);


--DB1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10
DB1L77 = AMPP_FUNCTION(!A1L12, !DB1_count[9], !A1L16, !DB1L71, !DB1_td_shift[7], !DB1_rdata[4]);


--DB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]
--register power-up is low

DB1_rdata[5] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[5], !Z1_r_sync_rst, DB1L22);


--DB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11
DB1L78 = AMPP_FUNCTION(!DB1_count[9], !A1L16, !DB1L71, !DB1_td_shift[8], !DB1_rdata[5]);


--DB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]
--register power-up is low

DB1_rdata[6] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[6], !Z1_r_sync_rst, DB1L22);


--DB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12
DB1L79 = AMPP_FUNCTION(!DB1_td_shift[9], !DB1_count[9], !DB1_rdata[6]);


--VD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41
VD1L84 = (!A1L25 & (SD1_MonDReg[6])) # (A1L25 & ((HD1_break_readreg[6])));


--VD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42
VD1L85 = ( VD1_sr[8] & ( VD1L84 & ( ((!TD1_virtual_state_cdr & ((VD1_sr[7]))) # (TD1_virtual_state_cdr & (!A1L24))) # (TD1L2) ) ) ) # ( !VD1_sr[8] & ( VD1L84 & ( (!TD1L2 & ((!TD1_virtual_state_cdr & ((VD1_sr[7]))) # (TD1_virtual_state_cdr & (!A1L24)))) ) ) ) # ( VD1_sr[8] & ( !VD1L84 & ( ((!TD1_virtual_state_cdr & VD1_sr[7])) # (TD1L2) ) ) ) # ( !VD1_sr[8] & ( !VD1L84 & ( (!TD1L2 & (!TD1_virtual_state_cdr & VD1_sr[7])) ) ) );


--KD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0
KD1L12 = (!UD1_take_action_ocimem_a & (((KD1_resetlatch)) # (XD1_dreg[0]))) # (UD1_take_action_ocimem_a & (((!UD1_jdo[24] & KD1_resetlatch))));


--WB1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~27
WB1L47 = (WB1_saved_grant[0] & ZC1_d_writedata[21]);


--KEY[1] is KEY[1]
KEY[1] = INPUT();


--A1L17 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_udr
A1L17 = INPUT();


--DB1L20 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0
DB1L20 = AMPP_FUNCTION(!A1L12, !A1L21, !A1L11, !DB1_jupdate, !A1L17);


--VD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43
VD1L86 = ( HD1_break_readreg[22] & ( (!TD1L2 & (((SD1_MonDReg[22])) # (A1L25))) # (TD1L2 & (((VD1_sr[24])))) ) ) # ( !HD1_break_readreg[22] & ( (!TD1L2 & (!A1L25 & (SD1_MonDReg[22]))) # (TD1L2 & (((VD1_sr[24])))) ) );


--key0_d1 is key0_d1
--register power-up is low

key0_d1 = DFFEAS(KEY[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15]
--register power-up is low

VD1_sr[15] = DFFEAS(VD1L92, A1L44,  ,  ,  ,  ,  ,  ,  );


--WB1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~28
WB1L48 = (WB1_saved_grant[0] & ZC1_d_writedata[27]);


--WB1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~29
WB1L49 = (WB1_saved_grant[0] & ZC1_d_writedata[28]);


--WB1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~30
WB1L50 = (WB1_saved_grant[0] & ZC1_d_writedata[29]);


--WB1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~31
WB1L51 = (WB1_saved_grant[0] & ZC1_d_writedata[30]);


--WB1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~32
WB1L52 = (WB1_saved_grant[0] & ZC1_d_writedata[31]);


--VD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44
VD1L87 = ( HD1_break_readreg[15] & ( (!TD1L2 & (((SD1_MonDReg[15])) # (A1L25))) # (TD1L2 & (((VD1_sr[17])))) ) ) # ( !HD1_break_readreg[15] & ( (!TD1L2 & (!A1L25 & ((SD1_MonDReg[15])))) # (TD1L2 & (((VD1_sr[17])))) ) );


--VD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45
VD1L88 = ( HD1_break_readreg[23] & ( (!TD1L2 & (((SD1_MonDReg[23])) # (A1L25))) # (TD1L2 & (((VD1_sr[25])))) ) ) # ( !HD1_break_readreg[23] & ( (!TD1L2 & (!A1L25 & ((SD1_MonDReg[23])))) # (TD1L2 & (((VD1_sr[25])))) ) );


--VD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46
VD1L89 = ( HD1_break_readreg[7] & ( (!TD1L2 & (((SD1_MonDReg[7])) # (A1L25))) # (TD1L2 & (((VD1_sr[9])))) ) ) # ( !HD1_break_readreg[7] & ( (!TD1L2 & (!A1L25 & (SD1_MonDReg[7]))) # (TD1L2 & (((VD1_sr[9])))) ) );


--KEY[0] is KEY[0]
KEY[0] = INPUT();


--VD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47
VD1L90 = ( HD1_break_readreg[13] & ( (!TD1L2 & (((SD1_MonDReg[13])) # (A1L25))) # (TD1L2 & (((VD1_sr[15])))) ) ) # ( !HD1_break_readreg[13] & ( (!TD1L2 & (!A1L25 & (SD1_MonDReg[13]))) # (TD1L2 & (((VD1_sr[15])))) ) );


--VD1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010
--register power-up is low

VD1_DRsize.010 = DFFEAS(VD1L32, A1L44,  ,  , TD1_virtual_state_uir,  ,  ,  ,  );


--VD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48
VD1L91 = ( VD1_sr[15] & ( HD1_break_readreg[14] & ( (!TD1_virtual_state_cdr) # ((!A1L24 & ((SD1_MonDReg[14]) # (A1L25)))) ) ) ) # ( !VD1_sr[15] & ( HD1_break_readreg[14] & ( (TD1_virtual_state_cdr & (!A1L24 & ((SD1_MonDReg[14]) # (A1L25)))) ) ) ) # ( VD1_sr[15] & ( !HD1_break_readreg[14] & ( (!TD1_virtual_state_cdr) # ((!A1L24 & (!A1L25 & SD1_MonDReg[14]))) ) ) ) # ( !VD1_sr[15] & ( !HD1_break_readreg[14] & ( (TD1_virtual_state_cdr & (!A1L24 & (!A1L25 & SD1_MonDReg[14]))) ) ) );


--VD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49
VD1L92 = ( VD1L91 & ( (!TD1L2) # ((!VD1_DRsize.010 & ((VD1_sr[16]))) # (VD1_DRsize.010 & (A1L46))) ) ) # ( !VD1L91 & ( (TD1L2 & ((!VD1_DRsize.010 & ((VD1_sr[16]))) # (VD1_DRsize.010 & (A1L46)))) ) );


--VD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50
VD1L93 = ( HD1_break_readreg[11] & ( (!TD1L2 & (((SD1_MonDReg[11])) # (A1L25))) # (TD1L2 & (((VD1_sr[13])))) ) ) # ( !HD1_break_readreg[11] & ( (!TD1L2 & (!A1L25 & (SD1_MonDReg[11]))) # (TD1L2 & (((VD1_sr[13])))) ) );


--VD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51
VD1L94 = ( HD1_break_readreg[12] & ( (!TD1L2 & (((SD1_MonDReg[12])) # (A1L25))) # (TD1L2 & (((VD1_sr[14])))) ) ) # ( !HD1_break_readreg[12] & ( (!TD1L2 & (!A1L25 & (SD1_MonDReg[12]))) # (TD1L2 & (((VD1_sr[14])))) ) );


--VD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52
VD1L95 = ( HD1_break_readreg[10] & ( (!TD1L2 & (((SD1_MonDReg[10])) # (A1L25))) # (TD1L2 & (((VD1_sr[12])))) ) ) # ( !HD1_break_readreg[10] & ( (!TD1L2 & (!A1L25 & (SD1_MonDReg[10]))) # (TD1L2 & (((VD1_sr[12])))) ) );


--VD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53
VD1L96 = ( HD1_break_readreg[8] & ( (!TD1L2 & (((SD1_MonDReg[8])) # (A1L25))) # (TD1L2 & (((VD1_sr[10])))) ) ) # ( !HD1_break_readreg[8] & ( (!TD1L2 & (!A1L25 & (SD1_MonDReg[8]))) # (TD1L2 & (((VD1_sr[10])))) ) );


--VD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54
VD1L97 = ( HD1_break_readreg[9] & ( (!TD1L2 & (((SD1_MonDReg[9])) # (A1L25))) # (TD1L2 & (((VD1_sr[11])))) ) ) # ( !HD1_break_readreg[9] & ( (!TD1L2 & (!A1L25 & (SD1_MonDReg[9]))) # (TD1L2 & (((VD1_sr[11])))) ) );


--VD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~55
VD1L32 = (A1L24 & A1L25);


--ZC1L872 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~13
ZC1L872 = ( ZB1_av_readdata_pre[8] & ( ZB2_av_readdata_pre[8] & ( (!ZB1_read_latency_shift_reg[0] & (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[8])))) ) ) ) # ( !ZB1_av_readdata_pre[8] & ( ZB2_av_readdata_pre[8] & ( (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[8]))) ) ) ) # ( ZB1_av_readdata_pre[8] & ( !ZB2_av_readdata_pre[8] & ( (!ZB1_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[8]))) ) ) ) # ( !ZB1_av_readdata_pre[8] & ( !ZB2_av_readdata_pre[8] & ( (!UB2L1) # (!ZB4_av_readdata_pre[8]) ) ) );


--ZC1L873 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~14
ZC1L873 = (!ZC1_av_ld_aligning_data & (((!LC1L29 & ZC1L872)))) # (ZC1_av_ld_aligning_data & (!ZC1_av_ld_byte2_data[0]));


--ZC1L894 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~15
ZC1L894 = ( !ZC1L892 & ( (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # ((!ZB4_av_readdata_pre[14])))) # (ZB2_read_latency_shift_reg[0] & (!ZB2_av_readdata_pre[14] & ((!UB2L1) # (!ZB4_av_readdata_pre[14])))) ) );


--ZC1L895 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~16
ZC1L895 = ( ZC1L841 & ( ZC1_av_ld_byte2_data[6] & ( ((YB5_mem[0][42] & DC1_data_reg[14])) # (ZC1_av_ld_aligning_data) ) ) ) # ( !ZC1L841 & ( ZC1_av_ld_byte2_data[6] & ( (!ZC1_av_ld_aligning_data & (YB5_mem[0][42] & (DC1_data_reg[14]))) # (ZC1_av_ld_aligning_data & (((ZC1L670)))) ) ) ) # ( ZC1L841 & ( !ZC1_av_ld_byte2_data[6] & ( (!ZC1_av_ld_aligning_data & (YB5_mem[0][42] & (DC1_data_reg[14]))) # (ZC1_av_ld_aligning_data & (((!ZC1L670)))) ) ) ) # ( !ZC1L841 & ( !ZC1_av_ld_byte2_data[6] & ( (!ZC1_av_ld_aligning_data & (YB5_mem[0][42] & DC1_data_reg[14])) ) ) );


--ZC1L890 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~17
ZC1L890 = ( ZB1_av_readdata_pre[13] & ( ZB2_av_readdata_pre[13] & ( (!ZB1_read_latency_shift_reg[0] & (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[13])))) ) ) ) # ( !ZB1_av_readdata_pre[13] & ( ZB2_av_readdata_pre[13] & ( (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[13]))) ) ) ) # ( ZB1_av_readdata_pre[13] & ( !ZB2_av_readdata_pre[13] & ( (!ZB1_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[13]))) ) ) ) # ( !ZB1_av_readdata_pre[13] & ( !ZB2_av_readdata_pre[13] & ( (!UB2L1) # (!ZB4_av_readdata_pre[13]) ) ) );


--ZC1L891 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~18
ZC1L891 = ( ZC1L841 & ( ZC1_av_ld_byte2_data[5] & ( ((YB5_mem[0][42] & DC1_data_reg[13])) # (ZC1_av_ld_aligning_data) ) ) ) # ( !ZC1L841 & ( ZC1_av_ld_byte2_data[5] & ( (!ZC1_av_ld_aligning_data & (YB5_mem[0][42] & (DC1_data_reg[13]))) # (ZC1_av_ld_aligning_data & (((ZC1L670)))) ) ) ) # ( ZC1L841 & ( !ZC1_av_ld_byte2_data[5] & ( (!ZC1_av_ld_aligning_data & (YB5_mem[0][42] & (DC1_data_reg[13]))) # (ZC1_av_ld_aligning_data & (((!ZC1L670)))) ) ) ) # ( !ZC1L841 & ( !ZC1_av_ld_byte2_data[5] & ( (!ZC1_av_ld_aligning_data & (YB5_mem[0][42] & DC1_data_reg[13])) ) ) );


--ZC1L887 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~19
ZC1L887 = ( !ZC1L885 & ( (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # ((!ZB4_av_readdata_pre[12])))) # (ZB2_read_latency_shift_reg[0] & (!ZB2_av_readdata_pre[12] & ((!UB2L1) # (!ZB4_av_readdata_pre[12])))) ) );


--ZC1L888 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~20
ZC1L888 = ( ZC1L841 & ( ZC1_av_ld_byte2_data[4] & ( ((YB5_mem[0][42] & DC1_data_reg[12])) # (ZC1_av_ld_aligning_data) ) ) ) # ( !ZC1L841 & ( ZC1_av_ld_byte2_data[4] & ( (!ZC1_av_ld_aligning_data & (YB5_mem[0][42] & (DC1_data_reg[12]))) # (ZC1_av_ld_aligning_data & (((ZC1L670)))) ) ) ) # ( ZC1L841 & ( !ZC1_av_ld_byte2_data[4] & ( (!ZC1_av_ld_aligning_data & (YB5_mem[0][42] & (DC1_data_reg[12]))) # (ZC1_av_ld_aligning_data & (((!ZC1L670)))) ) ) ) # ( !ZC1L841 & ( !ZC1_av_ld_byte2_data[4] & ( (!ZC1_av_ld_aligning_data & (YB5_mem[0][42] & DC1_data_reg[12])) ) ) );


--ZC1L879 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~21
ZC1L879 = ( ZB1_av_readdata_pre[10] & ( ZB2_av_readdata_pre[10] & ( (!ZB1_read_latency_shift_reg[0] & (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[10])))) ) ) ) # ( !ZB1_av_readdata_pre[10] & ( ZB2_av_readdata_pre[10] & ( (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[10]))) ) ) ) # ( ZB1_av_readdata_pre[10] & ( !ZB2_av_readdata_pre[10] & ( (!ZB1_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[10]))) ) ) ) # ( !ZB1_av_readdata_pre[10] & ( !ZB2_av_readdata_pre[10] & ( (!UB2L1) # (!ZB4_av_readdata_pre[10]) ) ) );


--ZC1L880 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~22
ZC1L880 = (!ZC1_av_ld_aligning_data & (((!LC1L29 & ZC1L879)))) # (ZC1_av_ld_aligning_data & (!ZC1_av_ld_byte2_data[2]));


--ZC1L875 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~23
ZC1L875 = ( ZB1_av_readdata_pre[9] & ( ZB2_av_readdata_pre[9] & ( (!ZB1_read_latency_shift_reg[0] & (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[9])))) ) ) ) # ( !ZB1_av_readdata_pre[9] & ( ZB2_av_readdata_pre[9] & ( (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[9]))) ) ) ) # ( ZB1_av_readdata_pre[9] & ( !ZB2_av_readdata_pre[9] & ( (!ZB1_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[9]))) ) ) ) # ( !ZB1_av_readdata_pre[9] & ( !ZB2_av_readdata_pre[9] & ( (!UB2L1) # (!ZB4_av_readdata_pre[9]) ) ) );


--ZC1L876 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~24
ZC1L876 = ( ZC1L841 & ( ZC1_av_ld_byte2_data[1] & ( ((YB5_mem[0][42] & DC1_data_reg[9])) # (ZC1_av_ld_aligning_data) ) ) ) # ( !ZC1L841 & ( ZC1_av_ld_byte2_data[1] & ( (!ZC1_av_ld_aligning_data & (YB5_mem[0][42] & (DC1_data_reg[9]))) # (ZC1_av_ld_aligning_data & (((ZC1L670)))) ) ) ) # ( ZC1L841 & ( !ZC1_av_ld_byte2_data[1] & ( (!ZC1_av_ld_aligning_data & (YB5_mem[0][42] & (DC1_data_reg[9]))) # (ZC1_av_ld_aligning_data & (((!ZC1L670)))) ) ) ) # ( !ZC1L841 & ( !ZC1_av_ld_byte2_data[1] & ( (!ZC1_av_ld_aligning_data & (YB5_mem[0][42] & DC1_data_reg[9])) ) ) );


--ZC1L898 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~25
ZC1L898 = ( ZB1_av_readdata_pre[15] & ( ZB2_av_readdata_pre[15] & ( (!ZB1_read_latency_shift_reg[0] & (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[15])))) ) ) ) # ( !ZB1_av_readdata_pre[15] & ( ZB2_av_readdata_pre[15] & ( (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[15]))) ) ) ) # ( ZB1_av_readdata_pre[15] & ( !ZB2_av_readdata_pre[15] & ( (!ZB1_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[15]))) ) ) ) # ( !ZB1_av_readdata_pre[15] & ( !ZB2_av_readdata_pre[15] & ( (!UB2L1) # (!ZB4_av_readdata_pre[15]) ) ) );


--ZC1L899 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~26
ZC1L899 = (!ZC1_av_ld_aligning_data & (((!LC1L29 & ZC1L898)))) # (ZC1_av_ld_aligning_data & (!ZC1_av_ld_byte2_data[7]));


--VD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56
VD1L98 = ( XD2_dreg[0] & ( (!TD1_virtual_state_cdr & (VD1_sr[35])) # (TD1_virtual_state_cdr & ((!A1L24 & ((!A1L25))) # (A1L24 & (VD1_sr[35] & A1L25)))) ) ) # ( !XD2_dreg[0] & ( (VD1_sr[35] & ((!TD1_virtual_state_cdr) # ((A1L24 & A1L25)))) ) );


--ZC1L910 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~15
ZC1L910 = ( ZB1_av_readdata_pre[16] & ( ZB2_av_readdata_pre[16] & ( (!ZB1_read_latency_shift_reg[0] & (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[16])))) ) ) ) # ( !ZB1_av_readdata_pre[16] & ( ZB2_av_readdata_pre[16] & ( (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[16]))) ) ) ) # ( ZB1_av_readdata_pre[16] & ( !ZB2_av_readdata_pre[16] & ( (!ZB1_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[16]))) ) ) ) # ( !ZB1_av_readdata_pre[16] & ( !ZB2_av_readdata_pre[16] & ( (!UB2L1) # (!ZB4_av_readdata_pre[16]) ) ) );


--ZC1L911 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~16
ZC1L911 = (!ZC1_av_ld_aligning_data & (((!LC1L29 & ZC1L910)))) # (ZC1_av_ld_aligning_data & (!ZC1_av_ld_byte3_data[0]));


--ZC1L916 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~17
ZC1L916 = ( ZB3_av_readdata_pre[28] & ( ZB2_av_readdata_pre[18] & ( (!ZB2_read_latency_shift_reg[0] & (!ZB3_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[18])))) ) ) ) # ( !ZB3_av_readdata_pre[28] & ( ZB2_av_readdata_pre[18] & ( (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[18]))) ) ) ) # ( ZB3_av_readdata_pre[28] & ( !ZB2_av_readdata_pre[18] & ( (!ZB3_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[18]))) ) ) ) # ( !ZB3_av_readdata_pre[28] & ( !ZB2_av_readdata_pre[18] & ( (!UB2L1) # (!ZB4_av_readdata_pre[18]) ) ) );


--ZC1L917 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~18
ZC1L917 = ( ZC1L916 & ( (!ZC1_av_ld_aligning_data & (((!ZB1_read_latency_shift_reg[0]) # (!ZB1_av_readdata_pre[18])))) # (ZC1_av_ld_aligning_data & (!ZC1_av_ld_byte3_data[2])) ) ) # ( !ZC1L916 & ( (ZC1_av_ld_aligning_data & !ZC1_av_ld_byte3_data[2]) ) );


--ZC1L913 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~19
ZC1L913 = ( ZB1_av_readdata_pre[17] & ( ZB2_av_readdata_pre[17] & ( (!ZB1_read_latency_shift_reg[0] & (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[17])))) ) ) ) # ( !ZB1_av_readdata_pre[17] & ( ZB2_av_readdata_pre[17] & ( (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[17]))) ) ) ) # ( ZB1_av_readdata_pre[17] & ( !ZB2_av_readdata_pre[17] & ( (!ZB1_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[17]))) ) ) ) # ( !ZB1_av_readdata_pre[17] & ( !ZB2_av_readdata_pre[17] & ( (!UB2L1) # (!ZB4_av_readdata_pre[17]) ) ) );


--ZC1L914 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~20
ZC1L914 = (!ZC1_av_ld_aligning_data & (((!LC1L29 & ZC1L913)))) # (ZC1_av_ld_aligning_data & (!ZC1_av_ld_byte3_data[1]));


--LC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~8
LC1L7 = ( !ZB2_read_latency_shift_reg[0] & ( ZB2_av_readdata_pre[1] & ( (!ZB7_read_latency_shift_reg[0] & ((!UB2L1) # ((!ZB4_av_readdata_pre[1])))) # (ZB7_read_latency_shift_reg[0] & (!ZB7_av_readdata_pre[1] & ((!UB2L1) # (!ZB4_av_readdata_pre[1])))) ) ) ) # ( ZB2_read_latency_shift_reg[0] & ( !ZB2_av_readdata_pre[1] & ( (!ZB7_read_latency_shift_reg[0] & ((!UB2L1) # ((!ZB4_av_readdata_pre[1])))) # (ZB7_read_latency_shift_reg[0] & (!ZB7_av_readdata_pre[1] & ((!UB2L1) # (!ZB4_av_readdata_pre[1])))) ) ) ) # ( !ZB2_read_latency_shift_reg[0] & ( !ZB2_av_readdata_pre[1] & ( (!ZB7_read_latency_shift_reg[0] & ((!UB2L1) # ((!ZB4_av_readdata_pre[1])))) # (ZB7_read_latency_shift_reg[0] & (!ZB7_av_readdata_pre[1] & ((!UB2L1) # (!ZB4_av_readdata_pre[1])))) ) ) );


--LC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~9
LC1L8 = ( ZB1_av_readdata_pre[1] & ( ((UB3L1 & (YB5_mem[0][42] & DC1_data_reg[1]))) # (ZB1_read_latency_shift_reg[0]) ) ) # ( !ZB1_av_readdata_pre[1] & ( (UB3L1 & (YB5_mem[0][42] & DC1_data_reg[1])) ) );


--LC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~10
LC1L10 = ( !ZB2_read_latency_shift_reg[0] & ( ZB2_av_readdata_pre[2] & ( (!ZB7_read_latency_shift_reg[0] & ((!UB2L1) # ((!ZB4_av_readdata_pre[2])))) # (ZB7_read_latency_shift_reg[0] & (!ZB7_av_readdata_pre[2] & ((!UB2L1) # (!ZB4_av_readdata_pre[2])))) ) ) ) # ( ZB2_read_latency_shift_reg[0] & ( !ZB2_av_readdata_pre[2] & ( (!ZB7_read_latency_shift_reg[0] & ((!UB2L1) # ((!ZB4_av_readdata_pre[2])))) # (ZB7_read_latency_shift_reg[0] & (!ZB7_av_readdata_pre[2] & ((!UB2L1) # (!ZB4_av_readdata_pre[2])))) ) ) ) # ( !ZB2_read_latency_shift_reg[0] & ( !ZB2_av_readdata_pre[2] & ( (!ZB7_read_latency_shift_reg[0] & ((!UB2L1) # ((!ZB4_av_readdata_pre[2])))) # (ZB7_read_latency_shift_reg[0] & (!ZB7_av_readdata_pre[2] & ((!UB2L1) # (!ZB4_av_readdata_pre[2])))) ) ) );


--LC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~11
LC1L11 = ( ZB1_av_readdata_pre[2] & ( ((UB3L1 & (YB5_mem[0][42] & DC1_data_reg[2]))) # (ZB1_read_latency_shift_reg[0]) ) ) # ( !ZB1_av_readdata_pre[2] & ( (UB3L1 & (YB5_mem[0][42] & DC1_data_reg[2])) ) );


--LC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~12
LC1L27 = ( !ZB2_read_latency_shift_reg[0] & ( ZB2_av_readdata_pre[7] & ( (!ZB7_read_latency_shift_reg[0] & ((!UB2L1) # ((!ZB4_av_readdata_pre[7])))) # (ZB7_read_latency_shift_reg[0] & (!ZB7_av_readdata_pre[7] & ((!UB2L1) # (!ZB4_av_readdata_pre[7])))) ) ) ) # ( ZB2_read_latency_shift_reg[0] & ( !ZB2_av_readdata_pre[7] & ( (!ZB7_read_latency_shift_reg[0] & ((!UB2L1) # ((!ZB4_av_readdata_pre[7])))) # (ZB7_read_latency_shift_reg[0] & (!ZB7_av_readdata_pre[7] & ((!UB2L1) # (!ZB4_av_readdata_pre[7])))) ) ) ) # ( !ZB2_read_latency_shift_reg[0] & ( !ZB2_av_readdata_pre[7] & ( (!ZB7_read_latency_shift_reg[0] & ((!UB2L1) # ((!ZB4_av_readdata_pre[7])))) # (ZB7_read_latency_shift_reg[0] & (!ZB7_av_readdata_pre[7] & ((!UB2L1) # (!ZB4_av_readdata_pre[7])))) ) ) );


--LC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~13
LC1L28 = ( ZB1_av_readdata_pre[7] & ( ((UB3L1 & (YB5_mem[0][42] & DC1_data_reg[7]))) # (ZB1_read_latency_shift_reg[0]) ) ) # ( !ZB1_av_readdata_pre[7] & ( (UB3L1 & (YB5_mem[0][42] & DC1_data_reg[7])) ) );


--ZC1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~32
ZC1L616 = ( DC1_data_reg[12] & ( (!UB2L2 & (UB3L3 & ((YB5_mem[0][42])))) # (UB2L2 & (((UB3L3 & YB5_mem[0][42])) # (ZB4_av_readdata_pre[12]))) ) ) # ( !DC1_data_reg[12] & ( (UB2L2 & ZB4_av_readdata_pre[12]) ) );


--ZC1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~33
ZC1L592 = ( DC1_data_reg[0] & ( (!ZB4_av_readdata_pre[0] & (((UB3L3 & YB5_mem[0][42])))) # (ZB4_av_readdata_pre[0] & (((UB3L3 & YB5_mem[0][42])) # (UB2L2))) ) ) # ( !DC1_data_reg[0] & ( (ZB4_av_readdata_pre[0] & UB2L2) ) );


--ZC1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~34
ZC1L596 = ( DC1_data_reg[2] & ( (!UB2L2 & (UB3L3 & ((YB5_mem[0][42])))) # (UB2L2 & (((UB3L3 & YB5_mem[0][42])) # (ZB4_av_readdata_pre[2]))) ) ) # ( !DC1_data_reg[2] & ( (UB2L2 & ZB4_av_readdata_pre[2]) ) );


--ZC1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~35
ZC1L604 = ( DC1_data_reg[6] & ( (!UB2L2 & (UB3L3 & ((YB5_mem[0][42])))) # (UB2L2 & (((UB3L3 & YB5_mem[0][42])) # (ZB4_av_readdata_pre[6]))) ) ) # ( !DC1_data_reg[6] & ( (UB2L2 & ZB4_av_readdata_pre[6]) ) );


--ZC1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~36
ZC1L608 = ( DC1_data_reg[8] & ( (!UB2L2 & (UB3L3 & ((YB5_mem[0][42])))) # (UB2L2 & (((UB3L3 & YB5_mem[0][42])) # (ZB4_av_readdata_pre[8]))) ) ) # ( !DC1_data_reg[8] & ( (UB2L2 & ZB4_av_readdata_pre[8]) ) );


--ZC1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~37
ZC1L606 = ( DC1_data_reg[7] & ( (!UB2L2 & (UB3L3 & ((YB5_mem[0][42])))) # (UB2L2 & (((UB3L3 & YB5_mem[0][42])) # (ZB4_av_readdata_pre[7]))) ) ) # ( !DC1_data_reg[7] & ( (UB2L2 & ZB4_av_readdata_pre[7]) ) );


--ZC1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~38
ZC1L610 = ( DC1_data_reg[9] & ( (!UB2L2 & (UB3L3 & ((YB5_mem[0][42])))) # (UB2L2 & (((UB3L3 & YB5_mem[0][42])) # (ZB4_av_readdata_pre[9]))) ) ) # ( !DC1_data_reg[9] & ( (UB2L2 & ZB4_av_readdata_pre[9]) ) );


--ZC1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~39
ZC1L612 = ( DC1_data_reg[10] & ( (!UB2L2 & (UB3L3 & ((YB5_mem[0][42])))) # (UB2L2 & (((UB3L3 & YB5_mem[0][42])) # (ZB4_av_readdata_pre[10]))) ) ) # ( !DC1_data_reg[10] & ( (UB2L2 & ZB4_av_readdata_pre[10]) ) );


--ZC1L882 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~27
ZC1L882 = ( ZB4_av_readdata_pre[11] & ( ZB2_av_readdata_pre[11] & ( (!ZB2_read_latency_shift_reg[0] & (!UB2L1 & ((!YB5_mem[0][42]) # (!DC1_data_reg[11])))) ) ) ) # ( !ZB4_av_readdata_pre[11] & ( ZB2_av_readdata_pre[11] & ( (!ZB2_read_latency_shift_reg[0] & ((!YB5_mem[0][42]) # (!DC1_data_reg[11]))) ) ) ) # ( ZB4_av_readdata_pre[11] & ( !ZB2_av_readdata_pre[11] & ( (!UB2L1 & ((!YB5_mem[0][42]) # (!DC1_data_reg[11]))) ) ) ) # ( !ZB4_av_readdata_pre[11] & ( !ZB2_av_readdata_pre[11] & ( (!YB5_mem[0][42]) # (!DC1_data_reg[11]) ) ) );


--ZC1L883 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~28
ZC1L883 = (!ZB2_read_latency_shift_reg[0] & (UB2L1 & (ZB4_av_readdata_pre[11]))) # (ZB2_read_latency_shift_reg[0] & (((UB2L1 & ZB4_av_readdata_pre[11])) # (ZB2_av_readdata_pre[11])));


--ZC1L884 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~29
ZC1L884 = ( ZC1L883 & ( (!ZC1_av_ld_aligning_data) # ((!ZC1L670 & (ZC1L841)) # (ZC1L670 & ((ZC1_av_ld_byte2_data[3])))) ) ) # ( !ZC1L883 & ( (ZC1_av_ld_aligning_data & ((!ZC1L670 & (ZC1L841)) # (ZC1L670 & ((ZC1_av_ld_byte2_data[3]))))) ) );


--ZC1L930 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~21
ZC1L930 = (!ZB2_read_latency_shift_reg[0] & (UB2L1 & (ZB4_av_readdata_pre[23]))) # (ZB2_read_latency_shift_reg[0] & (((UB2L1 & ZB4_av_readdata_pre[23])) # (ZB2_av_readdata_pre[23])));


--LC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~14
LC1L4 = ( ZB4_av_readdata_pre[0] & ( ZB6_av_readdata_pre[0] & ( (!ZB6_read_latency_shift_reg[0] & (!UB2L1 & ((!ZB7_read_latency_shift_reg[0]) # (!ZB7_av_readdata_pre[0])))) ) ) ) # ( !ZB4_av_readdata_pre[0] & ( ZB6_av_readdata_pre[0] & ( (!ZB6_read_latency_shift_reg[0] & ((!ZB7_read_latency_shift_reg[0]) # (!ZB7_av_readdata_pre[0]))) ) ) ) # ( ZB4_av_readdata_pre[0] & ( !ZB6_av_readdata_pre[0] & ( (!UB2L1 & ((!ZB7_read_latency_shift_reg[0]) # (!ZB7_av_readdata_pre[0]))) ) ) ) # ( !ZB4_av_readdata_pre[0] & ( !ZB6_av_readdata_pre[0] & ( (!ZB7_read_latency_shift_reg[0]) # (!ZB7_av_readdata_pre[0]) ) ) );


--LC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~15
LC1L5 = ( !LC1L29 & ( LC1L4 & ( (!ZB1_read_latency_shift_reg[0] & ((!ZB2_read_latency_shift_reg[0]) # ((!ZB2_av_readdata_pre[0])))) # (ZB1_read_latency_shift_reg[0] & (!ZB1_av_readdata_pre[0] & ((!ZB2_read_latency_shift_reg[0]) # (!ZB2_av_readdata_pre[0])))) ) ) );


--ZC1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~40
ZC1L614 = (ZC1L273 & ((!UB2L2) # (!ZB4_av_readdata_pre[11])));


--ZC1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~41
ZC1L618 = (ZC1L273 & ((!UB2L2) # (!ZB4_av_readdata_pre[13])));


--ZC1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~42
ZC1L620 = (!ZC1_intr_req & ((!UB2L2) # (!ZB4_av_readdata_pre[14])));


--ZC1L622 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~43
ZC1L622 = (ZC1L273 & ((!UB2L2) # (!ZB4_av_readdata_pre[15])));


--ZC1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~44
ZC1L594 = (ZC1L273 & ((!UB2L2) # (!ZB4_av_readdata_pre[1])));


--ZC1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~45
ZC1L598 = (ZC1L273 & ((!UB2L2) # (!ZB4_av_readdata_pre[3])));


--ZC1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~46
ZC1L600 = (ZC1L273 & ((!UB2L2) # (!ZB4_av_readdata_pre[4])));


--ZC1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~47
ZC1L602 = (ZC1L273 & ((!UB2L2) # (!ZB4_av_readdata_pre[5])));


--LC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~16
LC1L13 = ( ZB1_av_readdata_pre[3] & ( ZB2_av_readdata_pre[3] & ( (!ZB1_read_latency_shift_reg[0] & (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[3])))) ) ) ) # ( !ZB1_av_readdata_pre[3] & ( ZB2_av_readdata_pre[3] & ( (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[3]))) ) ) ) # ( ZB1_av_readdata_pre[3] & ( !ZB2_av_readdata_pre[3] & ( (!ZB1_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[3]))) ) ) ) # ( !ZB1_av_readdata_pre[3] & ( !ZB2_av_readdata_pre[3] & ( (!UB2L1) # (!ZB4_av_readdata_pre[3]) ) ) );


--LC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~17
LC1L14 = ( ZB7_av_readdata_pre[3] & ( ((UB3L1 & (YB5_mem[0][42] & DC1_data_reg[3]))) # (ZB7_read_latency_shift_reg[0]) ) ) # ( !ZB7_av_readdata_pre[3] & ( (UB3L1 & (YB5_mem[0][42] & DC1_data_reg[3])) ) );


--LC1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~18
LC1L16 = ( !ZB2_read_latency_shift_reg[0] & ( ZB2_av_readdata_pre[4] & ( (!ZB7_read_latency_shift_reg[0] & (((!UB2L1) # (!ZB4_av_readdata_pre[4])))) # (ZB7_read_latency_shift_reg[0] & (!ZB7_av_readdata_pre[4] & ((!UB2L1) # (!ZB4_av_readdata_pre[4])))) ) ) ) # ( ZB2_read_latency_shift_reg[0] & ( !ZB2_av_readdata_pre[4] & ( (!ZB7_read_latency_shift_reg[0] & (((!UB2L1) # (!ZB4_av_readdata_pre[4])))) # (ZB7_read_latency_shift_reg[0] & (!ZB7_av_readdata_pre[4] & ((!UB2L1) # (!ZB4_av_readdata_pre[4])))) ) ) ) # ( !ZB2_read_latency_shift_reg[0] & ( !ZB2_av_readdata_pre[4] & ( (!ZB7_read_latency_shift_reg[0] & (((!UB2L1) # (!ZB4_av_readdata_pre[4])))) # (ZB7_read_latency_shift_reg[0] & (!ZB7_av_readdata_pre[4] & ((!UB2L1) # (!ZB4_av_readdata_pre[4])))) ) ) );


--LC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~19
LC1L17 = ( !ZB1_read_latency_shift_reg[0] & ( ZB1_av_readdata_pre[4] & ( (!YB5_mem[0][42] & (((!ZB3_read_latency_shift_reg[0]) # (!ZB3_av_readdata_pre[28])))) # (YB5_mem[0][42] & (!DC1_data_reg[4] & ((!ZB3_read_latency_shift_reg[0]) # (!ZB3_av_readdata_pre[28])))) ) ) ) # ( ZB1_read_latency_shift_reg[0] & ( !ZB1_av_readdata_pre[4] & ( (!YB5_mem[0][42] & (((!ZB3_read_latency_shift_reg[0]) # (!ZB3_av_readdata_pre[28])))) # (YB5_mem[0][42] & (!DC1_data_reg[4] & ((!ZB3_read_latency_shift_reg[0]) # (!ZB3_av_readdata_pre[28])))) ) ) ) # ( !ZB1_read_latency_shift_reg[0] & ( !ZB1_av_readdata_pre[4] & ( (!YB5_mem[0][42] & (((!ZB3_read_latency_shift_reg[0]) # (!ZB3_av_readdata_pre[28])))) # (YB5_mem[0][42] & (!DC1_data_reg[4] & ((!ZB3_read_latency_shift_reg[0]) # (!ZB3_av_readdata_pre[28])))) ) ) );


--LC1L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~20
LC1L18 = (!ZB3_read_latency_shift_reg[0] & (((ZB1_read_latency_shift_reg[0] & ZB1_av_readdata_pre[4])))) # (ZB3_read_latency_shift_reg[0] & (((ZB1_read_latency_shift_reg[0] & ZB1_av_readdata_pre[4])) # (ZB3_av_readdata_pre[28])));


--LC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~21
LC1L20 = ( ZB1_av_readdata_pre[5] & ( ZB2_av_readdata_pre[5] & ( (!ZB1_read_latency_shift_reg[0] & (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[5])))) ) ) ) # ( !ZB1_av_readdata_pre[5] & ( ZB2_av_readdata_pre[5] & ( (!ZB2_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[5]))) ) ) ) # ( ZB1_av_readdata_pre[5] & ( !ZB2_av_readdata_pre[5] & ( (!ZB1_read_latency_shift_reg[0] & ((!UB2L1) # (!ZB4_av_readdata_pre[5]))) ) ) ) # ( !ZB1_av_readdata_pre[5] & ( !ZB2_av_readdata_pre[5] & ( (!UB2L1) # (!ZB4_av_readdata_pre[5]) ) ) );


--LC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~22
LC1L21 = ( ZB7_av_readdata_pre[5] & ( ((UB3L1 & (YB5_mem[0][42] & DC1_data_reg[5]))) # (ZB7_read_latency_shift_reg[0]) ) ) # ( !ZB7_av_readdata_pre[5] & ( (UB3L1 & (YB5_mem[0][42] & DC1_data_reg[5])) ) );


--LC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~23
LC1L23 = ( !ZB2_read_latency_shift_reg[0] & ( ZB2_av_readdata_pre[6] & ( (!ZB7_read_latency_shift_reg[0] & (((!UB2L1) # (!ZB4_av_readdata_pre[6])))) # (ZB7_read_latency_shift_reg[0] & (!ZB7_av_readdata_pre[6] & ((!UB2L1) # (!ZB4_av_readdata_pre[6])))) ) ) ) # ( ZB2_read_latency_shift_reg[0] & ( !ZB2_av_readdata_pre[6] & ( (!ZB7_read_latency_shift_reg[0] & (((!UB2L1) # (!ZB4_av_readdata_pre[6])))) # (ZB7_read_latency_shift_reg[0] & (!ZB7_av_readdata_pre[6] & ((!UB2L1) # (!ZB4_av_readdata_pre[6])))) ) ) ) # ( !ZB2_read_latency_shift_reg[0] & ( !ZB2_av_readdata_pre[6] & ( (!ZB7_read_latency_shift_reg[0] & (((!UB2L1) # (!ZB4_av_readdata_pre[6])))) # (ZB7_read_latency_shift_reg[0] & (!ZB7_av_readdata_pre[6] & ((!UB2L1) # (!ZB4_av_readdata_pre[6])))) ) ) );


--LC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~24
LC1L24 = ( !ZB1_read_latency_shift_reg[0] & ( ZB1_av_readdata_pre[6] & ( (!YB5_mem[0][42] & (((!ZB3_read_latency_shift_reg[0]) # (!ZB3_av_readdata_pre[25])))) # (YB5_mem[0][42] & (!DC1_data_reg[6] & ((!ZB3_read_latency_shift_reg[0]) # (!ZB3_av_readdata_pre[25])))) ) ) ) # ( ZB1_read_latency_shift_reg[0] & ( !ZB1_av_readdata_pre[6] & ( (!YB5_mem[0][42] & (((!ZB3_read_latency_shift_reg[0]) # (!ZB3_av_readdata_pre[25])))) # (YB5_mem[0][42] & (!DC1_data_reg[6] & ((!ZB3_read_latency_shift_reg[0]) # (!ZB3_av_readdata_pre[25])))) ) ) ) # ( !ZB1_read_latency_shift_reg[0] & ( !ZB1_av_readdata_pre[6] & ( (!YB5_mem[0][42] & (((!ZB3_read_latency_shift_reg[0]) # (!ZB3_av_readdata_pre[25])))) # (YB5_mem[0][42] & (!DC1_data_reg[6] & ((!ZB3_read_latency_shift_reg[0]) # (!ZB3_av_readdata_pre[25])))) ) ) );


--LC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~25
LC1L25 = (!ZB3_read_latency_shift_reg[0] & (((ZB1_read_latency_shift_reg[0] & ZB1_av_readdata_pre[6])))) # (ZB3_read_latency_shift_reg[0] & (((ZB1_read_latency_shift_reg[0] & ZB1_av_readdata_pre[6])) # (ZB3_av_readdata_pre[25])));


--ZC1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3
ZC1L209 = ( ZC1_D_iw[16] & ( ZC1_D_iw[15] & ( (ZC1_D_iw[14] & (ZC1_D_iw[13] & (!ZC1_D_iw[12] & ZC1_D_iw[11]))) ) ) ) # ( ZC1_D_iw[16] & ( !ZC1_D_iw[15] & ( (ZC1_D_iw[13] & ((!ZC1_D_iw[12]) # ((!ZC1_D_iw[14] & ZC1_D_iw[11])))) ) ) );


--ZC1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0
ZC1L197 = ( !ZC1_D_iw[0] & ( (ZC1_D_iw[4] & (!ZC1_D_iw[3] & (!ZC1_D_iw[2] $ (ZC1_D_iw[1])))) ) );


--ZC1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1
ZC1L198 = ( !ZC1_D_iw[12] & ( ZC1_D_iw[11] & ( (ZC1_D_iw[16] & (ZC1_D_iw[15] & (ZC1_D_iw[14] & !ZC1_D_iw[13]))) ) ) ) # ( !ZC1_D_iw[12] & ( !ZC1_D_iw[11] & ( (!ZC1_D_iw[13] & (!ZC1_D_iw[15] $ (!ZC1_D_iw[14]))) ) ) );


--ZC1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2
ZC1L236 = ( !ZC1_D_iw[12] & ( (ZC1_D_iw[14] & (ZC1_D_iw[13] & (!ZC1_D_iw[16] $ (!ZC1_D_iw[15])))) ) );


--ZC1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3
ZC1L237 = ( ZC1_D_iw[12] & ( ZC1_D_iw[11] & ( (ZC1_D_iw[16] & (!ZC1_D_iw[15] & (!ZC1_D_iw[14] & ZC1_D_iw[13]))) ) ) ) # ( !ZC1_D_iw[12] & ( ZC1_D_iw[11] & ( (ZC1_D_iw[16] & (ZC1_D_iw[13] & ((!ZC1_D_iw[14]) # (ZC1_D_iw[15])))) ) ) ) # ( !ZC1_D_iw[12] & ( !ZC1_D_iw[11] & ( (ZC1_D_iw[16] & (!ZC1_D_iw[14] & ZC1_D_iw[13])) ) ) );


--ZC1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0
ZC1L225 = ( ZC1_D_iw[0] & ( (ZC1_D_iw[1] & ((!ZC1_D_iw[4]) # ((!ZC1_D_iw[3] & ZC1_D_iw[2])))) ) );


--ZC1L303 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~1
ZC1L303 = ( ZC1_D_iw[0] & ( (ZC1_D_iw[2] & (!ZC1_D_iw[1] & ((!ZC1_D_iw[4]) # (!ZC1_D_iw[3])))) ) );


--ZC1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4
ZC1L210 = ( ZC1_D_iw[1] & ( ZC1_D_iw[0] & ( (!ZC1_D_iw[5] & (ZC1_D_iw[4] & (ZC1_D_iw[3] & ZC1_D_iw[2]))) ) ) ) # ( !ZC1_D_iw[1] & ( ZC1_D_iw[0] & ( (!ZC1_D_iw[5] & (ZC1_D_iw[4] & (ZC1_D_iw[3] & ZC1_D_iw[2]))) # (ZC1_D_iw[5] & (!ZC1_D_iw[4] & ((!ZC1_D_iw[2])))) ) ) ) # ( ZC1_D_iw[1] & ( !ZC1_D_iw[0] & ( (ZC1_D_iw[5] & (!ZC1_D_iw[4] & (!ZC1_D_iw[3] & !ZC1_D_iw[2]))) ) ) );


--ZC1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5
ZC1L211 = ( !ZC1_D_iw[1] & ( ZC1_D_iw[0] & ( (!ZC1_D_iw[5] & (!ZC1_D_iw[2] & ((ZC1_D_iw[3]) # (ZC1_D_iw[4])))) ) ) ) # ( ZC1_D_iw[1] & ( !ZC1_D_iw[0] & ( (!ZC1_D_iw[5] & (!ZC1_D_iw[2] & ((ZC1_D_iw[3]) # (ZC1_D_iw[4])))) ) ) );


--ZC1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6
ZC1L212 = ( ZC1_D_iw[1] & ( ZC1_D_iw[0] & ( (ZC1_D_iw[5] & (ZC1_D_iw[4] & (ZC1_D_iw[3] & ZC1_D_iw[2]))) ) ) ) # ( !ZC1_D_iw[1] & ( ZC1_D_iw[0] & ( (ZC1_D_iw[5] & (ZC1_D_iw[4] & ((!ZC1_D_iw[2]) # (ZC1_D_iw[3])))) ) ) ) # ( ZC1_D_iw[1] & ( !ZC1_D_iw[0] & ( (ZC1_D_iw[5] & (ZC1_D_iw[4] & (ZC1_D_iw[3] & ZC1_D_iw[2]))) ) ) ) # ( !ZC1_D_iw[1] & ( !ZC1_D_iw[0] & ( (ZC1_D_iw[5] & (ZC1_D_iw[4] & (ZC1_D_iw[3] & !ZC1_D_iw[2]))) ) ) );


--ZC1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1
ZC1L218 = ( ZC1_D_iw[16] & ( !ZC1_D_iw[15] & ( (ZC1_D_iw[13] & ((!ZC1_D_iw[11] & ((!ZC1_D_iw[12]))) # (ZC1_D_iw[11] & (!ZC1_D_iw[14])))) ) ) );


--ZC1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2
ZC1L219 = ( ZC1_D_iw[12] & ( ZC1_D_iw[11] & ( (!ZC1_D_iw[16] & (((ZC1_D_iw[13])))) # (ZC1_D_iw[16] & ((!ZC1_D_iw[15] & ((!ZC1_D_iw[13]) # (ZC1_D_iw[14]))) # (ZC1_D_iw[15] & ((!ZC1_D_iw[14]) # (ZC1_D_iw[13]))))) ) ) ) # ( !ZC1_D_iw[12] & ( ZC1_D_iw[11] & ( (!ZC1_D_iw[16] & (ZC1_D_iw[15] & ((!ZC1_D_iw[14]) # (!ZC1_D_iw[13])))) # (ZC1_D_iw[16] & (!ZC1_D_iw[15] & (!ZC1_D_iw[14] & !ZC1_D_iw[13]))) ) ) ) # ( ZC1_D_iw[12] & ( !ZC1_D_iw[11] & ( (!ZC1_D_iw[16] & (!ZC1_D_iw[15] & (ZC1_D_iw[14] & !ZC1_D_iw[13]))) # (ZC1_D_iw[16] & (!ZC1_D_iw[13] $ (((ZC1_D_iw[15] & ZC1_D_iw[14]))))) ) ) ) # ( !ZC1_D_iw[12] & ( !ZC1_D_iw[11] & ( (!ZC1_D_iw[16] & (!ZC1_D_iw[14] & (!ZC1_D_iw[15] $ (ZC1_D_iw[13])))) # (ZC1_D_iw[16] & (ZC1_D_iw[15] & (ZC1_D_iw[14]))) ) ) );


--ZC1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3
ZC1L220 = ( ZC1_D_iw[12] & ( ZC1_D_iw[11] & ( (ZC1_D_iw[16] & (!ZC1_D_iw[15] & !ZC1_D_iw[13])) ) ) ) # ( !ZC1_D_iw[12] & ( ZC1_D_iw[11] & ( (!ZC1_D_iw[13] & ((!ZC1_D_iw[16] & (ZC1_D_iw[15] & ZC1_D_iw[14])) # (ZC1_D_iw[16] & (!ZC1_D_iw[15] & !ZC1_D_iw[14])))) ) ) ) # ( ZC1_D_iw[12] & ( !ZC1_D_iw[11] & ( (ZC1_D_iw[16] & (!ZC1_D_iw[15] & !ZC1_D_iw[13])) ) ) );


--ZC1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4
ZC1L221 = ( ZC1_D_iw[12] & ( ZC1_D_iw[11] & ( (!ZC1_D_iw[16] & (!ZC1_D_iw[15] & (ZC1_D_iw[14] & ZC1_D_iw[13]))) ) ) ) # ( !ZC1_D_iw[12] & ( ZC1_D_iw[11] & ( (!ZC1_D_iw[16] & (ZC1_D_iw[15] & !ZC1_D_iw[14])) ) ) ) # ( ZC1_D_iw[12] & ( !ZC1_D_iw[11] & ( (!ZC1_D_iw[16] & (!ZC1_D_iw[15] & (ZC1_D_iw[14] & !ZC1_D_iw[13]))) ) ) ) # ( !ZC1_D_iw[12] & ( !ZC1_D_iw[11] & ( (!ZC1_D_iw[16] & (!ZC1_D_iw[14] & (!ZC1_D_iw[15] $ (ZC1_D_iw[13])))) ) ) );


--ZC1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5
ZC1L222 = ( ZC1_D_iw[12] & ( ZC1_D_iw[11] & ( (ZC1_D_iw[16] & ((!ZC1_D_iw[15] & (ZC1_D_iw[14] & ZC1_D_iw[13])) # (ZC1_D_iw[15] & (!ZC1_D_iw[14])))) ) ) ) # ( ZC1_D_iw[12] & ( !ZC1_D_iw[11] & ( (ZC1_D_iw[16] & (ZC1_D_iw[15] & (!ZC1_D_iw[14] & !ZC1_D_iw[13]))) ) ) ) # ( !ZC1_D_iw[12] & ( !ZC1_D_iw[11] & ( (ZC1_D_iw[16] & (ZC1_D_iw[15] & ZC1_D_iw[14])) ) ) );


--ZC1L193 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0
ZC1L193 = ( ZC1_D_iw[1] & ( !ZC1_D_iw[0] & ( (!ZC1_D_iw[4] & (((ZC1_D_iw[2])))) # (ZC1_D_iw[4] & (ZC1_D_iw[3] & (!ZC1_D_iw[5] $ (!ZC1_D_iw[2])))) ) ) ) # ( !ZC1_D_iw[1] & ( !ZC1_D_iw[0] & ( (!ZC1_D_iw[2] & ((!ZC1_D_iw[5] & ((ZC1_D_iw[3]))) # (ZC1_D_iw[5] & (!ZC1_D_iw[4])))) ) ) );


--ZC1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1
ZC1L194 = ( ZC1_D_iw[1] & ( !ZC1_D_iw[0] & ( (ZC1_D_iw[2] & ((!ZC1_D_iw[4]) # ((!ZC1_D_iw[5] & ZC1_D_iw[3])))) ) ) ) # ( !ZC1_D_iw[1] & ( !ZC1_D_iw[0] & ( (!ZC1_D_iw[2] & ((!ZC1_D_iw[5] & ((ZC1_D_iw[3]))) # (ZC1_D_iw[5] & (!ZC1_D_iw[4])))) ) ) );


--ZC1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~2
ZC1L195 = (!ZC1L196 & ((ZC1L194))) # (ZC1L196 & (ZC1L193));


--ZC1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2
ZC1L199 = ( !ZC1_D_iw[0] & ( (!ZC1_D_iw[4] & (ZC1_D_iw[3] & (!ZC1_D_iw[2] $ (ZC1_D_iw[1])))) ) );


--ZC1L196 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~3
ZC1L196 = ( !ZC1_D_iw[12] & ( !ZC1_D_iw[11] & ( (!ZC1_D_iw[13] & ((!ZC1_D_iw[16] & ((ZC1_D_iw[14]))) # (ZC1_D_iw[16] & (!ZC1_D_iw[15])))) ) ) );


--ZC1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1
ZC1L227 = ( ZC1_D_iw[0] & ( ZC1L226 ) ) # ( !ZC1_D_iw[0] & ( ZC1L226 ) ) # ( !ZC1_D_iw[0] & ( !ZC1L226 & ( (ZC1_D_iw[2] & (!ZC1_D_iw[1] & ((ZC1_D_iw[3]) # (ZC1_D_iw[4])))) ) ) );


--ZC1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2
ZC1L228 = ( !ZC1_D_iw[1] & ( !ZC1_D_iw[0] & ( (!ZC1_D_iw[5] & (ZC1_D_iw[2] & ((ZC1_D_iw[3]) # (ZC1_D_iw[4])))) ) ) );


--ZC1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0
ZC1L241 = ( ZC1_D_iw[12] & ( ZC1_D_iw[11] & ( (!ZC1_D_iw[13] & ((!ZC1_D_iw[16]) # ((ZC1_D_iw[15] & ZC1_D_iw[14])))) ) ) ) # ( ZC1_D_iw[12] & ( !ZC1_D_iw[11] & ( (!ZC1_D_iw[13] & ((!ZC1_D_iw[14] & (!ZC1_D_iw[16])) # (ZC1_D_iw[14] & ((ZC1_D_iw[15]))))) ) ) );


--ZC1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1
ZC1L242 = (ZC1L241 & ZC1L541);


--ZC1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~2
ZC1L243 = ( !ZC1_D_iw[13] & ( ZC1_D_iw[12] & ( (ZC1_D_iw[15] & (!ZC1_D_iw[16] & ((!ZC1_D_iw[14]) # (ZC1_D_iw[11])))) ) ) );


--Z1L8 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0
Z1L8 = !Z1_altera_reset_synchronizer_int_chain[3];


--DB1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0
DB1L54 = AMPP_FUNCTION(!T1_t_dav);


--QC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
QC2L6 = !QC2L2;


--WB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress~0
WB2L4 = !WB2L40;


--QC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
QC1L6 = !QC1L2;


--WB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress~0
WB1L2 = !WB1L54;


--ZB3L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[28]~0
ZB3L4 = !ZC1_W_alu_result[2];


--GD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0
GD1L5 = !CD1_writedata[0];


--ZB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0
ZB1L15 = !MB1_b_full;


--DB1L36 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0
DB1L36 = AMPP_FUNCTION(!DB1_read);


--DB1L99 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0
DB1L99 = AMPP_FUNCTION(!DB1_write);


--FE2L4 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0
FE2L4 = GND;


--A1L71 is ~GND
A1L71 = GND;


--DB1L16 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell
DB1L16 = AMPP_FUNCTION(!DB1_count[9]);


--ZC1L387 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell
ZC1L387 = !ZC1_E_shift_rot_cnt[0];


--SD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell
SD1L3 = !SD1L2;


