INFO: [HLS 200-10] Running '/home/tusharu110/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'tusharu110' on host 'tushar-ROG-Strix' (Linux_x86_64 version 5.15.0-41-generic) on Tue Jun 06 18:12:29 IST 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.5 LTS
INFO: [HLS 200-10] In directory '/home/tusharu110/fpga_projects/cnnMnsit'
Sourcing Tcl script '/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: source /home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/cosim.tcl
INFO: [HLS 200-1510] Running: open_project VitisFlow 
INFO: [HLS 200-10] Opening project '/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow'.
INFO: [HLS 200-1510] Running: set_top nn 
INFO: [HLS 200-1510] Running: add_files VitisFlow/nn.cpp 
INFO: [HLS 200-10] Adding design file 'VitisFlow/nn.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb VitisFlow/test_nn.cpp -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'VitisFlow/test_nn.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/tusharu110/fpga_projects/cnnMnsit/VitisFlow -rtl verilog 
INFO: [HLS 200-1510] Running: source ./VitisFlow/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name nn nn 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
Running Dispatch Server on port: 43333
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/home/tusharu110/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_nn.cpp
   Compiling nn.cpp_pre.cpp.tb.cpp
   Compiling test_nn.cpp_pre.cpp.tb.cpp
   Compiling apatb_nn_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
96INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/tusharu110/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_nn_top glbl -Oenable_linking_all_libraries -prj nn.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s nn -debug wave 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/nn_mul_31ns_7s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_mul_31ns_7s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/nn_mul_31ns_5s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_mul_31ns_5s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/nn_mul_31ns_5ns_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_mul_31ns_5ns_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/nn_layer2_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_layer2_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/nn_nn_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_nn_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/nn_mul_31ns_6s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_mul_31ns_6s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/nn_nn_Pipeline_B_layer1_w_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_nn_Pipeline_B_layer1_w_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/nn_layer1_b_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_layer1_b_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/nn_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/nn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/nn_mul_32s_6ns_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_mul_32s_6ns_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/nn_nn_Pipeline_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_nn_Pipeline_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/nn_mac_muladd_8s_8ns_32s_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_mac_muladd_8s_8ns_32s_32_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module nn_mac_muladd_8s_8ns_32s_32_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/nn_mul_31ns_6ns_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_mul_31ns_6ns_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/nn_nn_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_nn_Pipeline_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/nn.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_nn_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/nn_layer1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_layer1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/AESL_automem_input_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/nn_mul_32s_7ns_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_mul_32s_7ns_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/nn_mul_32s_6s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_mul_32s_6s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/nn_mul_31ns_8s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_mul_31ns_8s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/nn_mul_31ns_8ns_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_mul_31ns_8ns_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/nn_mul_31ns_7ns_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nn_mul_31ns_7ns_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.nn_layer1_b_ROM_AUTO_1R
Compiling module xil_defaultlib.nn_layer1_RAM_AUTO_1R1W
Compiling module xil_defaultlib.nn_layer2_RAM_AUTO_1R1W
Compiling module xil_defaultlib.nn_flow_control_loop_pipe_sequen...
Compiling module xil_defaultlib.nn_nn_Pipeline_1
Compiling module xil_defaultlib.nn_nn_Pipeline_2
Compiling module xil_defaultlib.nn_nn_Pipeline_B_layer1_w_ROM_AU...
Compiling module xil_defaultlib.nn_mac_muladd_8s_8ns_32s_32_4_1_...
Compiling module xil_defaultlib.nn_mac_muladd_8s_8ns_32s_32_4_1(...
Compiling module xil_defaultlib.nn_nn_Pipeline_B
Compiling module xil_defaultlib.nn_mul_31ns_7ns_32_2_1(NUM_STAGE...
Compiling module xil_defaultlib.nn_mul_31ns_8s_32_2_1(NUM_STAGE=...
Compiling module xil_defaultlib.nn_mul_31ns_5s_32_2_1(NUM_STAGE=...
Compiling module xil_defaultlib.nn_mul_31ns_6s_32_2_1(NUM_STAGE=...
Compiling module xil_defaultlib.nn_mul_31ns_7s_32_2_1(NUM_STAGE=...
Compiling module xil_defaultlib.nn_mul_31ns_5ns_32_2_1(NUM_STAGE...
Compiling module xil_defaultlib.nn_mul_31ns_6ns_32_2_1(NUM_STAGE...
Compiling module xil_defaultlib.nn_mul_31ns_8ns_32_2_1(NUM_STAGE...
Compiling module xil_defaultlib.nn_mul_32s_6ns_32_2_1(NUM_STAGE=...
Compiling module xil_defaultlib.nn_mul_32s_6s_32_2_1(NUM_STAGE=2...
Compiling module xil_defaultlib.nn_mul_32s_7ns_32_2_1(NUM_STAGE=...
Compiling module xil_defaultlib.nn
Compiling module xil_defaultlib.AESL_automem_input_data
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=21)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_nn_top
Compiling module work.glbl
Built simulation snapshot nn

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/nn/xsim_script.tcl
# xsim {nn} -view {{nn_dataflow_ana.wcfg}} -tclbatch {nn.tcl} -protoinst {nn.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file nn.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_nn_top/AESL_inst_nn//AESL_inst_nn_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_nn_top/AESL_inst_nn/grp_nn_Pipeline_1_fu_459/grp_nn_Pipeline_1_fu_459_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_nn_top/AESL_inst_nn/grp_nn_Pipeline_2_fu_465/grp_nn_Pipeline_2_fu_465_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_nn_top/AESL_inst_nn/grp_nn_Pipeline_B_fu_471/grp_nn_Pipeline_B_fu_471_activity
Time resolution is 1 ps
open_wave_config nn_dataflow_ana.wcfg
source nn.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_nn_top/AESL_inst_nn/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_nn_top/AESL_inst_nn/res_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AESL_inst_nn/res -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_nn_top/AESL_inst_nn/input_data_q0 -into $return_group -radix hex
## add_wave /apatb_nn_top/AESL_inst_nn/input_data_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_nn_top/AESL_inst_nn/input_data_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_nn_top/AESL_inst_nn/ap_start -into $blocksiggroup
## add_wave /apatb_nn_top/AESL_inst_nn/ap_done -into $blocksiggroup
## add_wave /apatb_nn_top/AESL_inst_nn/ap_idle -into $blocksiggroup
## add_wave /apatb_nn_top/AESL_inst_nn/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_nn_top/AESL_inst_nn/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_nn_top/AESL_inst_nn/ap_clk -into $clockgroup
## save_wave_config nn.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 100 [0.00%] @ "125000"
// RTL Simulation : 1 / 100 [100.00%] @ "79615000"
// RTL Simulation : 2 / 100 [100.00%] @ "159095000"
// RTL Simulation : 3 / 100 [100.00%] @ "238575000"
// RTL Simulation : 4 / 100 [100.00%] @ "318055000"
// RTL Simulation : 5 / 100 [100.00%] @ "397535000"
// RTL Simulation : 6 / 100 [100.00%] @ "477015000"
// RTL Simulation : 7 / 100 [100.00%] @ "556495000"
// RTL Simulation : 8 / 100 [100.00%] @ "635975000"
// RTL Simulation : 9 / 100 [100.00%] @ "715455000"
// RTL Simulation : 10 / 100 [100.00%] @ "794935000"
// RTL Simulation : 11 / 100 [100.00%] @ "874415000"
// RTL Simulation : 12 / 100 [100.00%] @ "953895000"
// RTL Simulation : 13 / 100 [100.00%] @ "1033375000"
// RTL Simulation : 14 / 100 [100.00%] @ "1112855000"
// RTL Simulation : 15 / 100 [100.00%] @ "1192335000"
// RTL Simulation : 16 / 100 [100.00%] @ "1271815000"
// RTL Simulation : 17 / 100 [100.00%] @ "1351295000"
// RTL Simulation : 18 / 100 [100.00%] @ "1430775000"
// RTL Simulation : 19 / 100 [100.00%] @ "1510255000"
// RTL Simulation : 20 / 100 [100.00%] @ "1589735000"
// RTL Simulation : 21 / 100 [100.00%] @ "1669215000"
// RTL Simulation : 22 / 100 [100.00%] @ "1748695000"
// RTL Simulation : 23 / 100 [100.00%] @ "1828175000"
// RTL Simulation : 24 / 100 [100.00%] @ "1907655000"
// RTL Simulation : 25 / 100 [100.00%] @ "1987135000"
// RTL Simulation : 26 / 100 [100.00%] @ "2066615000"
// RTL Simulation : 27 / 100 [100.00%] @ "2146095000"
// RTL Simulation : 28 / 100 [100.00%] @ "2225575000"
// RTL Simulation : 29 / 100 [100.00%] @ "2305055000"
// RTL Simulation : 30 / 100 [100.00%] @ "2384535000"
// RTL Simulation : 31 / 100 [100.00%] @ "2464015000"
// RTL Simulation : 32 / 100 [100.00%] @ "2543495000"
// RTL Simulation : 33 / 100 [100.00%] @ "2622975000"
// RTL Simulation : 34 / 100 [100.00%] @ "2702455000"
// RTL Simulation : 35 / 100 [100.00%] @ "2781935000"
// RTL Simulation : 36 / 100 [100.00%] @ "2861415000"
// RTL Simulation : 37 / 100 [100.00%] @ "2940895000"
// RTL Simulation : 38 / 100 [100.00%] @ "3020375000"
// RTL Simulation : 39 / 100 [100.00%] @ "3099855000"
// RTL Simulation : 40 / 100 [100.00%] @ "3179335000"
// RTL Simulation : 41 / 100 [100.00%] @ "3258815000"
// RTL Simulation : 42 / 100 [100.00%] @ "3338295000"
// RTL Simulation : 43 / 100 [100.00%] @ "3417775000"
// RTL Simulation : 44 / 100 [100.00%] @ "3497255000"
// RTL Simulation : 45 / 100 [100.00%] @ "3576735000"
// RTL Simulation : 46 / 100 [100.00%] @ "3656215000"
// RTL Simulation : 47 / 100 [100.00%] @ "3735695000"
// RTL Simulation : 48 / 100 [100.00%] @ "3815175000"
// RTL Simulation : 49 / 100 [100.00%] @ "3894655000"
// RTL Simulation : 50 / 100 [100.00%] @ "3974135000"
// RTL Simulation : 51 / 100 [100.00%] @ "4053615000"
// RTL Simulation : 52 / 100 [100.00%] @ "4133095000"
// RTL Simulation : 53 / 100 [100.00%] @ "4212575000"
// RTL Simulation : 54 / 100 [100.00%] @ "4292055000"
// RTL Simulation : 55 / 100 [100.00%] @ "4371535000"
// RTL Simulation : 56 / 100 [100.00%] @ "4451015000"
// RTL Simulation : 57 / 100 [100.00%] @ "4530495000"
// RTL Simulation : 58 / 100 [100.00%] @ "4609975000"
// RTL Simulation : 59 / 100 [100.00%] @ "4689455000"
// RTL Simulation : 60 / 100 [100.00%] @ "4768935000"
// RTL Simulation : 61 / 100 [100.00%] @ "4848415000"
// RTL Simulation : 62 / 100 [100.00%] @ "4927895000"
// RTL Simulation : 63 / 100 [100.00%] @ "5007375000"
// RTL Simulation : 64 / 100 [100.00%] @ "5086855000"
// RTL Simulation : 65 / 100 [100.00%] @ "5166335000"
// RTL Simulation : 66 / 100 [100.00%] @ "5245815000"
// RTL Simulation : 67 / 100 [100.00%] @ "5325295000"
// RTL Simulation : 68 / 100 [100.00%] @ "5404775000"
// RTL Simulation : 69 / 100 [100.00%] @ "5484255000"
// RTL Simulation : 70 / 100 [100.00%] @ "5563735000"
// RTL Simulation : 71 / 100 [100.00%] @ "5643215000"
// RTL Simulation : 72 / 100 [100.00%] @ "5722695000"
// RTL Simulation : 73 / 100 [100.00%] @ "5802175000"
// RTL Simulation : 74 / 100 [100.00%] @ "5881655000"
// RTL Simulation : 75 / 100 [100.00%] @ "5961135000"
// RTL Simulation : 76 / 100 [100.00%] @ "6040615000"
// RTL Simulation : 77 / 100 [100.00%] @ "6120095000"
// RTL Simulation : 78 / 100 [100.00%] @ "6199575000"
// RTL Simulation : 79 / 100 [100.00%] @ "6279055000"
// RTL Simulation : 80 / 100 [100.00%] @ "6358535000"
// RTL Simulation : 81 / 100 [100.00%] @ "6438015000"
// RTL Simulation : 82 / 100 [100.00%] @ "6517495000"
// RTL Simulation : 83 / 100 [100.00%] @ "6596975000"
// RTL Simulation : 84 / 100 [100.00%] @ "6676455000"
// RTL Simulation : 85 / 100 [100.00%] @ "6755935000"
// RTL Simulation : 86 / 100 [100.00%] @ "6835415000"
// RTL Simulation : 87 / 100 [100.00%] @ "6914895000"
// RTL Simulation : 88 / 100 [100.00%] @ "6994375000"
// RTL Simulation : 89 / 100 [100.00%] @ "7073855000"
// RTL Simulation : 90 / 100 [100.00%] @ "7153335000"
// RTL Simulation : 91 / 100 [100.00%] @ "7232815000"
// RTL Simulation : 92 / 100 [100.00%] @ "7312295000"
// RTL Simulation : 93 / 100 [100.00%] @ "7391775000"
// RTL Simulation : 94 / 100 [100.00%] @ "7471255000"
// RTL Simulation : 95 / 100 [100.00%] @ "7550735000"
// RTL Simulation : 96 / 100 [100.00%] @ "7630215000"
// RTL Simulation : 97 / 100 [100.00%] @ "7709695000"
// RTL Simulation : 98 / 100 [100.00%] @ "7789175000"
// RTL Simulation : 99 / 100 [100.00%] @ "7868655000"
// RTL Simulation : 100 / 100 [100.00%] @ "7948135000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 7948195 ns : File "/home/tusharu110/fpga_projects/cnnMnsit/VitisFlow/solution1/sim/verilog/nn.autotb.v" Line 272
run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2061.828 ; gain = 0.000 ; free physical = 176 ; free virtual = 4018
## quit
INFO: xsimkernel Simulation Memory Usage: 147156 KB (Peak: 168088 KB), Simulation CPU Usage: 10670 ms
INFO: [Common 17-206] Exiting xsim at Tue Jun  6 18:13:38 2023...
INFO: [COSIM 212-316] Starting C post checking ...
96INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 65.63 seconds. CPU system time: 1.5 seconds. Elapsed time: 59.88 seconds; current allocated memory: 4.969 MB.
INFO: [HLS 200-112] Total CPU user time: 66.75 seconds. Total CPU system time: 1.62 seconds. Total elapsed time: 71.17 seconds; peak allocated memory: 209.375 MB.
