Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Jun 16 20:02:03 2017
| Host         : DESKTOP-TAPUO4A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_greedy_snake_timing_summary_routed.rpt -rpx top_greedy_snake_timing_summary_routed.rpx
| Design       : top_greedy_snake
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/x_pos_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/x_pos_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/x_pos_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[9]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: U4/myclk/clk_n_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U4/myclk/clk_tmp_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/point_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 136 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.286        0.000                      0                  714        0.174        0.000                      0                  714        4.500        0.000                       0                   445  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.286        0.000                      0                  714        0.174        0.000                      0                  714        4.500        0.000                       0                   445  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[0][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.433ns  (logic 1.262ns (16.979%)  route 6.171ns (83.021%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.636     5.157    U3/CLK
    SLICE_X2Y9           FDPE                                         r  U3/cube_x_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDPE (Prop_fdpe_C_Q)         0.518     5.675 r  U3/cube_x_reg[0][3]/Q
                         net (fo=28, routed)          1.689     7.364    U3/cube_x_reg[0][5]_0[3]
    SLICE_X8Y2           LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  U3/cube_y[1][5]_i_124/O
                         net (fo=1, routed)           0.810     8.298    U3/cube_y[1][5]_i_124_n_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I1_O)        0.124     8.422 f  U3/cube_y[1][5]_i_69/O
                         net (fo=1, routed)           0.673     9.095    U3/cube_y[1][5]_i_69_n_0
    SLICE_X2Y1           LUT4 (Prop_lut4_I3_O)        0.124     9.219 f  U3/cube_y[1][5]_i_22/O
                         net (fo=1, routed)           0.573     9.793    U3/cube_y[1][5]_i_22_n_0
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.124     9.917 f  U3/cube_y[1][5]_i_5/O
                         net (fo=2, routed)           0.910    10.826    U3/cube_y[1][5]_i_5_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I2_O)        0.124    10.950 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.980    11.930    U3/cube_y
    SLICE_X7Y10          LUT4 (Prop_lut4_I3_O)        0.124    12.054 r  U3/cube_y[0][5]_i_1/O
                         net (fo=6, routed)           0.536    12.590    U3/cube_y[0][5]_i_1_n_0
    SLICE_X4Y10          FDCE                                         r  U3/cube_y_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.515    14.856    U3/CLK
    SLICE_X4Y10          FDCE                                         r  U3/cube_y_reg[0][5]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y10          FDCE (Setup_fdce_C_CE)      -0.205    14.876    U3/cube_y_reg[0][5]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -12.590    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[0][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.402ns  (logic 1.262ns (17.049%)  route 6.140ns (82.951%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.636     5.157    U3/CLK
    SLICE_X2Y9           FDPE                                         r  U3/cube_x_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDPE (Prop_fdpe_C_Q)         0.518     5.675 r  U3/cube_x_reg[0][3]/Q
                         net (fo=28, routed)          1.689     7.364    U3/cube_x_reg[0][5]_0[3]
    SLICE_X8Y2           LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  U3/cube_y[1][5]_i_124/O
                         net (fo=1, routed)           0.810     8.298    U3/cube_y[1][5]_i_124_n_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I1_O)        0.124     8.422 f  U3/cube_y[1][5]_i_69/O
                         net (fo=1, routed)           0.673     9.095    U3/cube_y[1][5]_i_69_n_0
    SLICE_X2Y1           LUT4 (Prop_lut4_I3_O)        0.124     9.219 f  U3/cube_y[1][5]_i_22/O
                         net (fo=1, routed)           0.573     9.793    U3/cube_y[1][5]_i_22_n_0
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.124     9.917 f  U3/cube_y[1][5]_i_5/O
                         net (fo=2, routed)           0.910    10.826    U3/cube_y[1][5]_i_5_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I2_O)        0.124    10.950 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.980    11.930    U3/cube_y
    SLICE_X7Y10          LUT4 (Prop_lut4_I3_O)        0.124    12.054 r  U3/cube_y[0][5]_i_1/O
                         net (fo=6, routed)           0.505    12.560    U3/cube_y[0][5]_i_1_n_0
    SLICE_X7Y9           FDCE                                         r  U3/cube_y_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.515    14.856    U3/CLK
    SLICE_X7Y9           FDCE                                         r  U3/cube_y_reg[0][1]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y9           FDCE (Setup_fdce_C_CE)      -0.205    14.876    U3/cube_y_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -12.560    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[0][2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.402ns  (logic 1.262ns (17.049%)  route 6.140ns (82.951%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.636     5.157    U3/CLK
    SLICE_X2Y9           FDPE                                         r  U3/cube_x_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDPE (Prop_fdpe_C_Q)         0.518     5.675 r  U3/cube_x_reg[0][3]/Q
                         net (fo=28, routed)          1.689     7.364    U3/cube_x_reg[0][5]_0[3]
    SLICE_X8Y2           LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  U3/cube_y[1][5]_i_124/O
                         net (fo=1, routed)           0.810     8.298    U3/cube_y[1][5]_i_124_n_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I1_O)        0.124     8.422 f  U3/cube_y[1][5]_i_69/O
                         net (fo=1, routed)           0.673     9.095    U3/cube_y[1][5]_i_69_n_0
    SLICE_X2Y1           LUT4 (Prop_lut4_I3_O)        0.124     9.219 f  U3/cube_y[1][5]_i_22/O
                         net (fo=1, routed)           0.573     9.793    U3/cube_y[1][5]_i_22_n_0
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.124     9.917 f  U3/cube_y[1][5]_i_5/O
                         net (fo=2, routed)           0.910    10.826    U3/cube_y[1][5]_i_5_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I2_O)        0.124    10.950 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.980    11.930    U3/cube_y
    SLICE_X7Y10          LUT4 (Prop_lut4_I3_O)        0.124    12.054 r  U3/cube_y[0][5]_i_1/O
                         net (fo=6, routed)           0.505    12.560    U3/cube_y[0][5]_i_1_n_0
    SLICE_X7Y9           FDPE                                         r  U3/cube_y_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.515    14.856    U3/CLK
    SLICE_X7Y9           FDPE                                         r  U3/cube_y_reg[0][2]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y9           FDPE (Setup_fdpe_C_CE)      -0.205    14.876    U3/cube_y_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -12.560    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[0][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.402ns  (logic 1.262ns (17.049%)  route 6.140ns (82.951%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.636     5.157    U3/CLK
    SLICE_X2Y9           FDPE                                         r  U3/cube_x_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDPE (Prop_fdpe_C_Q)         0.518     5.675 r  U3/cube_x_reg[0][3]/Q
                         net (fo=28, routed)          1.689     7.364    U3/cube_x_reg[0][5]_0[3]
    SLICE_X8Y2           LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  U3/cube_y[1][5]_i_124/O
                         net (fo=1, routed)           0.810     8.298    U3/cube_y[1][5]_i_124_n_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I1_O)        0.124     8.422 f  U3/cube_y[1][5]_i_69/O
                         net (fo=1, routed)           0.673     9.095    U3/cube_y[1][5]_i_69_n_0
    SLICE_X2Y1           LUT4 (Prop_lut4_I3_O)        0.124     9.219 f  U3/cube_y[1][5]_i_22/O
                         net (fo=1, routed)           0.573     9.793    U3/cube_y[1][5]_i_22_n_0
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.124     9.917 f  U3/cube_y[1][5]_i_5/O
                         net (fo=2, routed)           0.910    10.826    U3/cube_y[1][5]_i_5_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I2_O)        0.124    10.950 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.980    11.930    U3/cube_y
    SLICE_X7Y10          LUT4 (Prop_lut4_I3_O)        0.124    12.054 r  U3/cube_y[0][5]_i_1/O
                         net (fo=6, routed)           0.505    12.560    U3/cube_y[0][5]_i_1_n_0
    SLICE_X7Y9           FDCE                                         r  U3/cube_y_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.515    14.856    U3/CLK
    SLICE_X7Y9           FDCE                                         r  U3/cube_y_reg[0][4]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y9           FDCE (Setup_fdce_C_CE)      -0.205    14.876    U3/cube_y_reg[0][4]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -12.560    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[0][0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.402ns  (logic 1.262ns (17.049%)  route 6.140ns (82.951%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.636     5.157    U3/CLK
    SLICE_X2Y9           FDPE                                         r  U3/cube_x_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDPE (Prop_fdpe_C_Q)         0.518     5.675 r  U3/cube_x_reg[0][3]/Q
                         net (fo=28, routed)          1.689     7.364    U3/cube_x_reg[0][5]_0[3]
    SLICE_X8Y2           LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  U3/cube_y[1][5]_i_124/O
                         net (fo=1, routed)           0.810     8.298    U3/cube_y[1][5]_i_124_n_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I1_O)        0.124     8.422 f  U3/cube_y[1][5]_i_69/O
                         net (fo=1, routed)           0.673     9.095    U3/cube_y[1][5]_i_69_n_0
    SLICE_X2Y1           LUT4 (Prop_lut4_I3_O)        0.124     9.219 f  U3/cube_y[1][5]_i_22/O
                         net (fo=1, routed)           0.573     9.793    U3/cube_y[1][5]_i_22_n_0
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.124     9.917 f  U3/cube_y[1][5]_i_5/O
                         net (fo=2, routed)           0.910    10.826    U3/cube_y[1][5]_i_5_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I2_O)        0.124    10.950 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.980    11.930    U3/cube_y
    SLICE_X7Y10          LUT4 (Prop_lut4_I3_O)        0.124    12.054 r  U3/cube_y[0][5]_i_1/O
                         net (fo=6, routed)           0.505    12.560    U3/cube_y[0][5]_i_1_n_0
    SLICE_X6Y9           FDPE                                         r  U3/cube_y_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.515    14.856    U3/CLK
    SLICE_X6Y9           FDPE                                         r  U3/cube_y_reg[0][0]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y9           FDPE (Setup_fdpe_C_CE)      -0.169    14.912    U3/cube_y_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -12.560    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[0][1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 1.262ns (17.102%)  route 6.117ns (82.898%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.636     5.157    U3/CLK
    SLICE_X2Y9           FDPE                                         r  U3/cube_x_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDPE (Prop_fdpe_C_Q)         0.518     5.675 r  U3/cube_x_reg[0][3]/Q
                         net (fo=28, routed)          1.689     7.364    U3/cube_x_reg[0][5]_0[3]
    SLICE_X8Y2           LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  U3/cube_y[1][5]_i_124/O
                         net (fo=1, routed)           0.810     8.298    U3/cube_y[1][5]_i_124_n_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I1_O)        0.124     8.422 f  U3/cube_y[1][5]_i_69/O
                         net (fo=1, routed)           0.673     9.095    U3/cube_y[1][5]_i_69_n_0
    SLICE_X2Y1           LUT4 (Prop_lut4_I3_O)        0.124     9.219 f  U3/cube_y[1][5]_i_22/O
                         net (fo=1, routed)           0.573     9.793    U3/cube_y[1][5]_i_22_n_0
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.124     9.917 f  U3/cube_y[1][5]_i_5/O
                         net (fo=2, routed)           0.910    10.826    U3/cube_y[1][5]_i_5_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I2_O)        0.124    10.950 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.882    11.832    U3/cube_y
    SLICE_X3Y10          LUT5 (Prop_lut5_I0_O)        0.124    11.956 r  U3/cube_x[0][5]_i_1/O
                         net (fo=6, routed)           0.580    12.536    U3/cube_x[0][5]_i_1_n_0
    SLICE_X2Y10          FDPE                                         r  U3/cube_x_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.517    14.858    U3/CLK
    SLICE_X2Y10          FDPE                                         r  U3/cube_x_reg[0][1]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y10          FDPE (Setup_fdpe_C_CE)      -0.169    14.928    U3/cube_x_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[0][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 1.262ns (17.102%)  route 6.117ns (82.898%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.636     5.157    U3/CLK
    SLICE_X2Y9           FDPE                                         r  U3/cube_x_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDPE (Prop_fdpe_C_Q)         0.518     5.675 r  U3/cube_x_reg[0][3]/Q
                         net (fo=28, routed)          1.689     7.364    U3/cube_x_reg[0][5]_0[3]
    SLICE_X8Y2           LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  U3/cube_y[1][5]_i_124/O
                         net (fo=1, routed)           0.810     8.298    U3/cube_y[1][5]_i_124_n_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I1_O)        0.124     8.422 f  U3/cube_y[1][5]_i_69/O
                         net (fo=1, routed)           0.673     9.095    U3/cube_y[1][5]_i_69_n_0
    SLICE_X2Y1           LUT4 (Prop_lut4_I3_O)        0.124     9.219 f  U3/cube_y[1][5]_i_22/O
                         net (fo=1, routed)           0.573     9.793    U3/cube_y[1][5]_i_22_n_0
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.124     9.917 f  U3/cube_y[1][5]_i_5/O
                         net (fo=2, routed)           0.910    10.826    U3/cube_y[1][5]_i_5_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I2_O)        0.124    10.950 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.882    11.832    U3/cube_y
    SLICE_X3Y10          LUT5 (Prop_lut5_I0_O)        0.124    11.956 r  U3/cube_x[0][5]_i_1/O
                         net (fo=6, routed)           0.580    12.536    U3/cube_x[0][5]_i_1_n_0
    SLICE_X2Y10          FDCE                                         r  U3/cube_x_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.517    14.858    U3/CLK
    SLICE_X2Y10          FDCE                                         r  U3/cube_x_reg[0][4]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y10          FDCE (Setup_fdce_C_CE)      -0.169    14.928    U3/cube_x_reg[0][4]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -12.536    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.419ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[0][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 1.262ns (17.288%)  route 6.038ns (82.712%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.636     5.157    U3/CLK
    SLICE_X2Y9           FDPE                                         r  U3/cube_x_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDPE (Prop_fdpe_C_Q)         0.518     5.675 r  U3/cube_x_reg[0][3]/Q
                         net (fo=28, routed)          1.689     7.364    U3/cube_x_reg[0][5]_0[3]
    SLICE_X8Y2           LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  U3/cube_y[1][5]_i_124/O
                         net (fo=1, routed)           0.810     8.298    U3/cube_y[1][5]_i_124_n_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I1_O)        0.124     8.422 f  U3/cube_y[1][5]_i_69/O
                         net (fo=1, routed)           0.673     9.095    U3/cube_y[1][5]_i_69_n_0
    SLICE_X2Y1           LUT4 (Prop_lut4_I3_O)        0.124     9.219 f  U3/cube_y[1][5]_i_22/O
                         net (fo=1, routed)           0.573     9.793    U3/cube_y[1][5]_i_22_n_0
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.124     9.917 f  U3/cube_y[1][5]_i_5/O
                         net (fo=2, routed)           0.910    10.826    U3/cube_y[1][5]_i_5_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I2_O)        0.124    10.950 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.980    11.930    U3/cube_y
    SLICE_X7Y10          LUT4 (Prop_lut4_I3_O)        0.124    12.054 r  U3/cube_y[0][5]_i_1/O
                         net (fo=6, routed)           0.403    12.457    U3/cube_y[0][5]_i_1_n_0
    SLICE_X7Y10          FDCE                                         r  U3/cube_y_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.515    14.856    U3/CLK
    SLICE_X7Y10          FDCE                                         r  U3/cube_y_reg[0][3]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y10          FDCE (Setup_fdce_C_CE)      -0.205    14.876    U3/cube_y_reg[0][3]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                  2.419    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[0][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.330ns  (logic 1.262ns (17.218%)  route 6.068ns (82.782%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.636     5.157    U3/CLK
    SLICE_X2Y9           FDPE                                         r  U3/cube_x_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDPE (Prop_fdpe_C_Q)         0.518     5.675 r  U3/cube_x_reg[0][3]/Q
                         net (fo=28, routed)          1.689     7.364    U3/cube_x_reg[0][5]_0[3]
    SLICE_X8Y2           LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  U3/cube_y[1][5]_i_124/O
                         net (fo=1, routed)           0.810     8.298    U3/cube_y[1][5]_i_124_n_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I1_O)        0.124     8.422 f  U3/cube_y[1][5]_i_69/O
                         net (fo=1, routed)           0.673     9.095    U3/cube_y[1][5]_i_69_n_0
    SLICE_X2Y1           LUT4 (Prop_lut4_I3_O)        0.124     9.219 f  U3/cube_y[1][5]_i_22/O
                         net (fo=1, routed)           0.573     9.793    U3/cube_y[1][5]_i_22_n_0
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.124     9.917 f  U3/cube_y[1][5]_i_5/O
                         net (fo=2, routed)           0.910    10.826    U3/cube_y[1][5]_i_5_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I2_O)        0.124    10.950 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.882    11.832    U3/cube_y
    SLICE_X3Y10          LUT5 (Prop_lut5_I0_O)        0.124    11.956 r  U3/cube_x[0][5]_i_1/O
                         net (fo=6, routed)           0.531    12.487    U3/cube_x[0][5]_i_1_n_0
    SLICE_X2Y9           FDCE                                         r  U3/cube_x_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.517    14.858    U3/CLK
    SLICE_X2Y9           FDCE                                         r  U3/cube_x_reg[0][0]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X2Y9           FDCE (Setup_fdce_C_CE)      -0.169    14.953    U3/cube_x_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -12.487    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[0][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.330ns  (logic 1.262ns (17.218%)  route 6.068ns (82.782%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.636     5.157    U3/CLK
    SLICE_X2Y9           FDPE                                         r  U3/cube_x_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDPE (Prop_fdpe_C_Q)         0.518     5.675 r  U3/cube_x_reg[0][3]/Q
                         net (fo=28, routed)          1.689     7.364    U3/cube_x_reg[0][5]_0[3]
    SLICE_X8Y2           LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  U3/cube_y[1][5]_i_124/O
                         net (fo=1, routed)           0.810     8.298    U3/cube_y[1][5]_i_124_n_0
    SLICE_X8Y1           LUT4 (Prop_lut4_I1_O)        0.124     8.422 f  U3/cube_y[1][5]_i_69/O
                         net (fo=1, routed)           0.673     9.095    U3/cube_y[1][5]_i_69_n_0
    SLICE_X2Y1           LUT4 (Prop_lut4_I3_O)        0.124     9.219 f  U3/cube_y[1][5]_i_22/O
                         net (fo=1, routed)           0.573     9.793    U3/cube_y[1][5]_i_22_n_0
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.124     9.917 f  U3/cube_y[1][5]_i_5/O
                         net (fo=2, routed)           0.910    10.826    U3/cube_y[1][5]_i_5_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I2_O)        0.124    10.950 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.882    11.832    U3/cube_y
    SLICE_X3Y10          LUT5 (Prop_lut5_I0_O)        0.124    11.956 r  U3/cube_x[0][5]_i_1/O
                         net (fo=6, routed)           0.531    12.487    U3/cube_x[0][5]_i_1_n_0
    SLICE_X2Y9           FDCE                                         r  U3/cube_x_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         1.517    14.858    U3/CLK
    SLICE_X2Y9           FDCE                                         r  U3/cube_x_reg[0][2]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X2Y9           FDCE (Setup_fdce_C_CE)      -0.169    14.953    U3/cube_x_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -12.487    
  -------------------------------------------------------------------
                         slack                                  2.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U5/left_key_last_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/left_key_press_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.589     1.472    U5/CLK
    SLICE_X2Y17          FDCE                                         r  U5/left_key_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 f  U5/left_key_last_reg/Q
                         net (fo=1, routed)           0.082     1.718    U5/left_key_last_reg_n_0
    SLICE_X3Y17          LUT5 (Prop_lut5_I2_O)        0.048     1.766 r  U5/left_key_press_i_1/O
                         net (fo=1, routed)           0.000     1.766    U5/left_key_press_i_1_n_0
    SLICE_X3Y17          FDCE                                         r  U5/left_key_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.858     1.985    U5/CLK
    SLICE_X3Y17          FDCE                                         r  U5/left_key_press_reg/C
                         clock pessimism             -0.500     1.485    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.107     1.592    U5/left_key_press_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U5/down_key_last_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/down_key_press_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.591     1.474    U5/CLK
    SLICE_X2Y15          FDCE                                         r  U5/down_key_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     1.638 f  U5/down_key_last_reg/Q
                         net (fo=1, routed)           0.082     1.720    U5/down_key_last
    SLICE_X3Y15          LUT5 (Prop_lut5_I2_O)        0.045     1.765 r  U5/down_key_press_i_1/O
                         net (fo=1, routed)           0.000     1.765    U5/down_key_press_i_1_n_0
    SLICE_X3Y15          FDCE                                         r  U5/down_key_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.860     1.987    U5/CLK
    SLICE_X3Y15          FDCE                                         r  U5/down_key_press_reg/C
                         clock pessimism             -0.500     1.487    
    SLICE_X3Y15          FDCE (Hold_fdce_C_D)         0.091     1.578    U5/down_key_press_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U2/random_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/random_num_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.590     1.473    U2/CLK
    SLICE_X6Y12          FDRE                                         r  U2/random_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.148     1.621 r  U2/random_num_reg[9]/Q
                         net (fo=8, routed)           0.073     1.694    U2/p_0_in_0[4]
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.098     1.792 r  U2/random_num[10]_i_1/O
                         net (fo=1, routed)           0.000     1.792    U2/p_0_in[10]
    SLICE_X6Y12          FDRE                                         r  U2/random_num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.860     1.987    U2/CLK
    SLICE_X6Y12          FDRE                                         r  U2/random_num_reg[10]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X6Y12          FDRE (Hold_fdre_C_D)         0.121     1.594    U2/random_num_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U3/cube_x_reg[14][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[15][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.855%)  route 0.159ns (46.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.595     1.478    U3/CLK
    SLICE_X3Y6           FDCE                                         r  U3/cube_x_reg[14][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U3/cube_x_reg[14][4]/Q
                         net (fo=4, routed)           0.159     1.778    U3/cube_x_reg[15][5]_0[3]
    SLICE_X2Y7           LUT2 (Prop_lut2_I0_O)        0.045     1.823 r  U3/cube_x[15][4]_i_1/O
                         net (fo=1, routed)           0.000     1.823    U3/cube_x[15][4]_i_1_n_0
    SLICE_X2Y7           FDCE                                         r  U3/cube_x_reg[15][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.865     1.992    U3/CLK
    SLICE_X2Y7           FDCE                                         r  U3/cube_x_reg[15][4]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y7           FDCE (Hold_fdce_C_D)         0.121     1.614    U3/cube_x_reg[15][4]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U3/cube_y_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.212ns (56.105%)  route 0.166ns (43.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.566     1.449    U3/CLK
    SLICE_X8Y3           FDCE                                         r  U3/cube_y_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  U3/cube_y_reg[1][1]/Q
                         net (fo=3, routed)           0.166     1.779    U3/cube_y_reg[2][5]_0[1]
    SLICE_X10Y3          LUT2 (Prop_lut2_I0_O)        0.048     1.827 r  U3/cube_y[2][1]_i_1/O
                         net (fo=1, routed)           0.000     1.827    U3/cube_y[2][1]_i_1_n_0
    SLICE_X10Y3          FDCE                                         r  U3/cube_y_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.836     1.963    U3/CLK
    SLICE_X10Y3          FDCE                                         r  U3/cube_y_reg[2][1]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y3          FDCE (Hold_fdce_C_D)         0.131     1.616    U3/cube_y_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U6/clk_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/clk_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.990%)  route 0.108ns (34.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.560     1.443    U6/CLK
    SLICE_X12Y17         FDCE                                         r  U6/clk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 f  U6/clk_cnt_reg[17]/Q
                         net (fo=42, routed)          0.108     1.715    U6/clk_cnt[17]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.760 r  U6/clk_cnt[20]_i_1__1/O
                         net (fo=1, routed)           0.000     1.760    U6/clk_cnt[20]_i_1__1_n_0
    SLICE_X13Y17         FDCE                                         r  U6/clk_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.828     1.955    U6/CLK
    SLICE_X13Y17         FDCE                                         r  U6/clk_cnt_reg[20]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X13Y17         FDCE (Hold_fdce_C_D)         0.092     1.548    U6/clk_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U3/change_to_left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/direct_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.096%)  route 0.134ns (41.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.589     1.472    U3/CLK
    SLICE_X4Y14          FDRE                                         r  U3/change_to_left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  U3/change_to_left_reg/Q
                         net (fo=3, routed)           0.134     1.747    U3/direct_r_reg[1]_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  U3/direct_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.792    U3/direct_r[1]_i_1_n_0
    SLICE_X4Y13          FDPE                                         r  U3/direct_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.859     1.986    U3/CLK
    SLICE_X4Y13          FDPE                                         r  U3/direct_r_reg[1]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X4Y13          FDPE (Hold_fdpe_C_D)         0.092     1.579    U3/direct_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U3/is_exist_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/is_exist_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.593     1.476    U3/CLK
    SLICE_X6Y4           FDCE                                         r  U3/is_exist_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  U3/is_exist_reg[11]/Q
                         net (fo=3, routed)           0.127     1.767    U3/p_9_in26_in
    SLICE_X6Y4           LUT4 (Prop_lut4_I3_O)        0.045     1.812 r  U3/is_exist[11]_i_1/O
                         net (fo=1, routed)           0.000     1.812    U3/is_exist[11]_i_1_n_0
    SLICE_X6Y4           FDCE                                         r  U3/is_exist_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.864     1.991    U3/CLK
    SLICE_X6Y4           FDCE                                         r  U3/is_exist_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X6Y4           FDCE (Hold_fdce_C_D)         0.121     1.597    U3/is_exist_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U2/random_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/random_num_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.590     1.473    U2/CLK
    SLICE_X5Y12          FDRE                                         r  U2/random_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U2/random_num_reg[6]/Q
                         net (fo=11, routed)          0.122     1.736    U2/p_0_in_0[1]
    SLICE_X5Y12          LUT6 (Prop_lut6_I5_O)        0.045     1.781 r  U2/random_num[6]_i_1/O
                         net (fo=1, routed)           0.000     1.781    U2/random_num[6]_i_1_n_0
    SLICE_X5Y12          FDRE                                         r  U2/random_num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.860     1.987    U2/CLK
    SLICE_X5Y12          FDRE                                         r  U2/random_num_reg[6]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.092     1.565    U2/random_num_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U6/point_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/point_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.076%)  route 0.154ns (44.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.559     1.442    U6/CLK
    SLICE_X28Y13         FDCE                                         r  U6/point_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  U6/point_reg[11]/Q
                         net (fo=14, routed)          0.154     1.737    U6/point[11]
    SLICE_X29Y13         LUT5 (Prop_lut5_I3_O)        0.048     1.785 r  U6/point[8]_i_1/O
                         net (fo=1, routed)           0.000     1.785    U6/p_1_in[8]
    SLICE_X29Y13         FDCE                                         r  U6/point_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=444, routed)         0.828     1.955    U6/CLK
    SLICE_X29Y13         FDCE                                         r  U6/point_reg[8]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X29Y13         FDCE (Hold_fdce_C_D)         0.107     1.562    U6/point_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y18   U1/clk_cnt_reg[30]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y19   U1/clk_cnt_reg[31]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y14   U1/clk_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y14   U1/clk_cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y14   U1/clk_cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y15   U1/clk_cnt_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y14   U1/clk_cnt_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y15   U1/clk_cnt_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y16   U1/clk_cnt_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   U1/clk_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   U1/clk_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   U1/clk_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   U1/clk_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y11    U2/clk_cnt_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y11   U2/clk_cnt_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y11   U2/clk_cnt_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y11    U2/clk_cnt_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y12   U2/clk_cnt_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    U2/clk_cnt_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   U1/clk_cnt_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y19   U1/clk_cnt_reg[31]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y16   U1/clk_cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y6    U2/clk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y6    U2/clk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y6    U2/clk_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y7    U2/clk_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y7    U2/clk_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y7     U2/clk_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y7    U2/clk_cnt_reg[7]/C



