
../repos/coreutils/gnulib-tests/bench-sha256:     file format elf32-littlearm


Disassembly of section .init:

00010484 <.init>:
   10484:	push	{r3, lr}
   10488:	bl	107cc <abort@plt+0x28c>
   1048c:	pop	{r3, pc}

Disassembly of section .plt:

00010490 <raise@plt-0x14>:
   10490:	push	{lr}		; (str lr, [sp, #-4]!)
   10494:	ldr	lr, [pc, #4]	; 104a0 <raise@plt-0x4>
   10498:	add	lr, pc, lr
   1049c:	ldr	pc, [lr, #8]!
   104a0:	andeq	r3, r1, r0, ror #22

000104a4 <raise@plt>:
   104a4:	add	ip, pc, #0, 12
   104a8:	add	ip, ip, #77824	; 0x13000
   104ac:	ldr	pc, [ip, #2912]!	; 0xb60

000104b0 <memcpy@plt>:
   104b0:	add	ip, pc, #0, 12
   104b4:	add	ip, ip, #77824	; 0x13000
   104b8:	ldr	pc, [ip, #2904]!	; 0xb58

000104bc <gettimeofday@plt>:
   104bc:	add	ip, pc, #0, 12
   104c0:	add	ip, ip, #77824	; 0x13000
   104c4:	ldr	pc, [ip, #2896]!	; 0xb50

000104c8 <malloc@plt>:
   104c8:	add	ip, pc, #0, 12
   104cc:	add	ip, ip, #77824	; 0x13000
   104d0:	ldr	pc, [ip, #2888]!	; 0xb48

000104d4 <__libc_start_main@plt>:
   104d4:	add	ip, pc, #0, 12
   104d8:	add	ip, ip, #77824	; 0x13000
   104dc:	ldr	pc, [ip, #2880]!	; 0xb40

000104e0 <__gmon_start__@plt>:
   104e0:	add	ip, pc, #0, 12
   104e4:	add	ip, ip, #77824	; 0x13000
   104e8:	ldr	pc, [ip, #2872]!	; 0xb38

000104ec <exit@plt>:
   104ec:	add	ip, pc, #0, 12
   104f0:	add	ip, ip, #77824	; 0x13000
   104f4:	ldr	pc, [ip, #2864]!	; 0xb30

000104f8 <atol@plt>:
   104f8:	add	ip, pc, #0, 12
   104fc:	add	ip, ip, #77824	; 0x13000
   10500:	ldr	pc, [ip, #2856]!	; 0xb28

00010504 <__errno_location@plt>:
   10504:	add	ip, pc, #0, 12
   10508:	add	ip, ip, #77824	; 0x13000
   1050c:	ldr	pc, [ip, #2848]!	; 0xb20

00010510 <__printf_chk@plt>:
   10510:	add	ip, pc, #0, 12
   10514:	add	ip, ip, #77824	; 0x13000
   10518:	ldr	pc, [ip, #2840]!	; 0xb18

0001051c <__fprintf_chk@plt>:
   1051c:	add	ip, pc, #0, 12
   10520:	add	ip, ip, #77824	; 0x13000
   10524:	ldr	pc, [ip, #2832]!	; 0xb10

00010528 <atoi@plt>:
   10528:	add	ip, pc, #0, 12
   1052c:	add	ip, ip, #77824	; 0x13000
   10530:	ldr	pc, [ip, #2824]!	; 0xb08

00010534 <getrusage@plt>:
   10534:	add	ip, pc, #0, 12
   10538:	add	ip, ip, #77824	; 0x13000
   1053c:	ldr	pc, [ip, #2816]!	; 0xb00

00010540 <abort@plt>:
   10540:	add	ip, pc, #0, 12
   10544:	add	ip, ip, #77824	; 0x13000
   10548:	ldr	pc, [ip, #2808]!	; 0xaf8

Disassembly of section .text:

00010550 <.text>:
   10550:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10554:	vpush	{d8}
   10558:	cmp	r0, #3
   1055c:	mov	r4, r1
   10560:	sub	sp, sp, #124	; 0x7c
   10564:	beq	10588 <abort@plt+0x48>
   10568:	ldr	r0, [pc, #512]	; 10770 <abort@plt+0x230>
   1056c:	ldr	r3, [r1]
   10570:	ldr	r2, [pc, #508]	; 10774 <abort@plt+0x234>
   10574:	mov	r1, #1
   10578:	ldr	r0, [r0]
   1057c:	bl	1051c <__fprintf_chk@plt>
   10580:	mov	r0, #1
   10584:	bl	104ec <exit@plt>
   10588:	ldr	r0, [r1, #4]
   1058c:	bl	104f8 <atol@plt>
   10590:	mov	r7, r0
   10594:	ldr	r0, [r4, #8]
   10598:	bl	10528 <atoi@plt>
   1059c:	mov	r8, r0
   105a0:	mov	r0, r7
   105a4:	bl	12f04 <abort@plt+0x29c4>
   105a8:	subs	r6, r0, #0
   105ac:	bne	10740 <abort@plt+0x200>
   105b0:	ldr	r0, [pc, #440]	; 10770 <abort@plt+0x230>
   105b4:	ldr	r3, [r4]
   105b8:	ldr	r2, [pc, #440]	; 10778 <abort@plt+0x238>
   105bc:	mov	r1, #1
   105c0:	ldr	r0, [r0]
   105c4:	bl	1051c <__fprintf_chk@plt>
   105c8:	mov	r0, #1
   105cc:	add	sp, sp, #124	; 0x7c
   105d0:	vpop	{d8}
   105d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   105d8:	sub	r3, r4, #1
   105dc:	sub	r5, r4, #5
   105e0:	mov	r0, r4
   105e4:	mov	r1, sl
   105e8:	mul	r5, r5, r3
   105ec:	bl	13130 <abort@plt+0x2bf0>
   105f0:	mov	r0, r4
   105f4:	mul	r5, r4, r5
   105f8:	lsr	r5, r5, #6
   105fc:	mov	fp, r1
   10600:	mov	r1, r9
   10604:	bl	13130 <abort@plt+0x2bf0>
   10608:	add	r1, fp, r1
   1060c:	add	r5, r5, r1
   10610:	strb	r5, [r6, r4]
   10614:	add	r4, r4, #1
   10618:	cmp	r4, r7
   1061c:	bne	105d8 <abort@plt+0x98>
   10620:	add	r5, sp, #48	; 0x30
   10624:	mov	r1, r5
   10628:	mov	r0, #0
   1062c:	bl	10534 <getrusage@plt>
   10630:	ldm	r5, {r0, r1}
   10634:	add	r3, sp, #20
   10638:	add	r2, sp, #56	; 0x38
   1063c:	stm	r3, {r0, r1}
   10640:	ldm	r2, {r0, r1}
   10644:	add	r3, sp, #28
   10648:	mov	r7, #0
   1064c:	stm	r3, {r0, r1}
   10650:	mov	r1, #0
   10654:	add	r0, sp, #12
   10658:	bl	104bc <gettimeofday@plt>
   1065c:	cmp	r7, r8
   10660:	blt	10750 <abort@plt+0x210>
   10664:	mov	r1, #0
   10668:	add	r0, sp, #4
   1066c:	bl	104bc <gettimeofday@plt>
   10670:	mov	r1, r5
   10674:	mov	r0, #0
   10678:	bl	10534 <getrusage@plt>
   1067c:	ldr	r2, [sp, #12]
   10680:	ldr	r3, [sp, #4]
   10684:	ldr	r0, [pc, #240]	; 1077c <abort@plt+0x23c>
   10688:	sub	r3, r3, r2
   1068c:	ldr	r2, [sp, #8]
   10690:	vldr	d8, [pc, #208]	; 10768 <abort@plt+0x228>
   10694:	mla	r3, r0, r3, r2
   10698:	ldr	r2, [sp, #16]
   1069c:	ldr	r1, [sp, #48]	; 0x30
   106a0:	sub	r3, r3, r2
   106a4:	ldr	r2, [sp, #20]
   106a8:	vmov	s15, r3
   106ac:	sub	r1, r1, r2
   106b0:	ldr	r2, [sp, #52]	; 0x34
   106b4:	str	r3, [sp, #36]	; 0x24
   106b8:	vcvt.f64.s32	d7, s15
   106bc:	mla	r1, r0, r1, r2
   106c0:	ldr	r2, [sp, #24]
   106c4:	sub	r1, r1, r2
   106c8:	str	r1, [sp, #40]	; 0x28
   106cc:	ldr	r2, [sp, #56]	; 0x38
   106d0:	vdiv.f64	d6, d7, d8
   106d4:	ldr	r1, [sp, #28]
   106d8:	sub	r2, r2, r1
   106dc:	ldr	r1, [sp, #60]	; 0x3c
   106e0:	mla	r2, r0, r2, r1
   106e4:	ldr	r1, [sp, #32]
   106e8:	mov	r0, #1
   106ec:	sub	r2, r2, r1
   106f0:	str	r2, [sp, #44]	; 0x2c
   106f4:	ldr	r1, [pc, #132]	; 10780 <abort@plt+0x240>
   106f8:	vmov	r2, r3, d6
   106fc:	bl	10510 <__printf_chk@plt>
   10700:	vldr	s15, [sp, #40]	; 0x28
   10704:	ldr	r1, [pc, #120]	; 10784 <abort@plt+0x244>
   10708:	mov	r0, #1
   1070c:	vcvt.f64.s32	d7, s15
   10710:	vdiv.f64	d6, d7, d8
   10714:	vmov	r2, r3, d6
   10718:	bl	10510 <__printf_chk@plt>
   1071c:	vldr	s15, [sp, #44]	; 0x2c
   10720:	ldr	r1, [pc, #96]	; 10788 <abort@plt+0x248>
   10724:	mov	r0, #1
   10728:	vcvt.f64.s32	d7, s15
   1072c:	vdiv.f64	d6, d7, d8
   10730:	vmov	r2, r3, d6
   10734:	bl	10510 <__printf_chk@plt>
   10738:	mov	r0, #0
   1073c:	b	105cc <abort@plt+0x8c>
   10740:	mov	r4, #0
   10744:	ldr	sl, [pc, #64]	; 1078c <abort@plt+0x24c>
   10748:	mov	r9, #101	; 0x65
   1074c:	b	10618 <abort@plt+0xd8>
   10750:	mov	r2, r5
   10754:	mov	r1, r4
   10758:	mov	r0, r6
   1075c:	bl	12e84 <abort@plt+0x2944>
   10760:	add	r7, r7, #1
   10764:	b	1065c <abort@plt+0x11c>
   10768:	andeq	r0, r0, r0
   1076c:	smlawbmi	lr, r0, r4, r8
   10770:	andeq	r4, r2, r0, asr r0
   10774:	ldrdeq	r3, [r1], -r0
   10778:	andeq	r3, r1, ip, ror #3
   1077c:	andeq	r4, pc, r0, asr #4
   10780:	andeq	r3, r1, r2, lsl #4
   10784:	andeq	r3, r1, pc, lsl #4
   10788:	andeq	r3, r1, fp, lsl r2
   1078c:	strdeq	r0, [r0], -r3
   10790:	mov	fp, #0
   10794:	mov	lr, #0
   10798:	pop	{r1}		; (ldr r1, [sp], #4)
   1079c:	mov	r2, sp
   107a0:	push	{r2}		; (str r2, [sp, #-4]!)
   107a4:	push	{r0}		; (str r0, [sp, #-4]!)
   107a8:	ldr	ip, [pc, #16]	; 107c0 <abort@plt+0x280>
   107ac:	push	{ip}		; (str ip, [sp, #-4]!)
   107b0:	ldr	r0, [pc, #12]	; 107c4 <abort@plt+0x284>
   107b4:	ldr	r3, [pc, #12]	; 107c8 <abort@plt+0x288>
   107b8:	bl	104d4 <__libc_start_main@plt>
   107bc:	bl	10540 <abort@plt>
   107c0:	andeq	r3, r1, r0, asr #3
   107c4:	andeq	r0, r1, r0, asr r5
   107c8:	andeq	r3, r1, r0, ror #2
   107cc:	ldr	r3, [pc, #20]	; 107e8 <abort@plt+0x2a8>
   107d0:	ldr	r2, [pc, #20]	; 107ec <abort@plt+0x2ac>
   107d4:	add	r3, pc, r3
   107d8:	ldr	r2, [r3, r2]
   107dc:	cmp	r2, #0
   107e0:	bxeq	lr
   107e4:	b	104e0 <__gmon_start__@plt>
   107e8:	andeq	r3, r1, r4, lsr #16
   107ec:	andeq	r0, r0, r4, asr #32
   107f0:	ldr	r3, [pc, #28]	; 10814 <abort@plt+0x2d4>
   107f4:	ldr	r0, [pc, #28]	; 10818 <abort@plt+0x2d8>
   107f8:	sub	r3, r3, r0
   107fc:	cmp	r3, #6
   10800:	bxls	lr
   10804:	ldr	r3, [pc, #16]	; 1081c <abort@plt+0x2dc>
   10808:	cmp	r3, #0
   1080c:	bxeq	lr
   10810:	bx	r3
   10814:	andeq	r4, r2, r3, asr r0
   10818:	andeq	r4, r2, r0, asr r0
   1081c:	andeq	r0, r0, r0
   10820:	ldr	r1, [pc, #36]	; 1084c <abort@plt+0x30c>
   10824:	ldr	r0, [pc, #36]	; 10850 <abort@plt+0x310>
   10828:	sub	r1, r1, r0
   1082c:	asr	r1, r1, #2
   10830:	add	r1, r1, r1, lsr #31
   10834:	asrs	r1, r1, #1
   10838:	bxeq	lr
   1083c:	ldr	r3, [pc, #16]	; 10854 <abort@plt+0x314>
   10840:	cmp	r3, #0
   10844:	bxeq	lr
   10848:	bx	r3
   1084c:	andeq	r4, r2, r0, asr r0
   10850:	andeq	r4, r2, r0, asr r0
   10854:	andeq	r0, r0, r0
   10858:	push	{r4, lr}
   1085c:	ldr	r4, [pc, #24]	; 1087c <abort@plt+0x33c>
   10860:	ldrb	r3, [r4]
   10864:	cmp	r3, #0
   10868:	popne	{r4, pc}
   1086c:	bl	107f0 <abort@plt+0x2b0>
   10870:	mov	r3, #1
   10874:	strb	r3, [r4]
   10878:	pop	{r4, pc}
   1087c:	andeq	r4, r2, r4, asr r0
   10880:	ldr	r0, [pc, #40]	; 108b0 <abort@plt+0x370>
   10884:	ldr	r3, [r0]
   10888:	cmp	r3, #0
   1088c:	bne	10894 <abort@plt+0x354>
   10890:	b	10820 <abort@plt+0x2e0>
   10894:	ldr	r3, [pc, #24]	; 108b4 <abort@plt+0x374>
   10898:	cmp	r3, #0
   1089c:	beq	10890 <abort@plt+0x350>
   108a0:	push	{r4, lr}
   108a4:	blx	r3
   108a8:	pop	{r4, lr}
   108ac:	b	10820 <abort@plt+0x2e0>
   108b0:	andeq	r3, r2, r4, lsl pc
   108b4:	andeq	r0, r0, r0
   108b8:	ldr	r3, [pc, #64]	; 10900 <abort@plt+0x3c0>
   108bc:	ldr	r1, [pc, #64]	; 10904 <abort@plt+0x3c4>
   108c0:	ldr	r2, [pc, #64]	; 10908 <abort@plt+0x3c8>
   108c4:	ldr	ip, [pc, #64]	; 1090c <abort@plt+0x3cc>
   108c8:	stm	r0, {r1, r2, r3, ip}
   108cc:	ldr	r3, [pc, #60]	; 10910 <abort@plt+0x3d0>
   108d0:	str	r3, [r0, #16]
   108d4:	ldr	r3, [pc, #56]	; 10914 <abort@plt+0x3d4>
   108d8:	str	r3, [r0, #20]
   108dc:	ldr	r3, [pc, #52]	; 10918 <abort@plt+0x3d8>
   108e0:	str	r3, [r0, #24]
   108e4:	ldr	r3, [pc, #48]	; 1091c <abort@plt+0x3dc>
   108e8:	str	r3, [r0, #28]
   108ec:	mov	r3, #0
   108f0:	str	r3, [r0, #36]	; 0x24
   108f4:	str	r3, [r0, #32]
   108f8:	str	r3, [r0, #40]	; 0x28
   108fc:	bx	lr
   10900:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   10904:	bvs	28a2a8 <stderr@@GLIBC_2.4+0x266258>
   10908:	bllt	19fc324 <stderr@@GLIBC_2.4+0x19d82d4>
   1090c:	strbge	pc, [pc, #-1338]	; 103da <raise@plt-0xca>	; <UNPREDICTABLE>
   10910:	tstpl	lr, pc, ror r2
   10914:	blls	16ab4c <stderr@@GLIBC_2.4+0x146afc>
   10918:	svcne	0x0083d9ab
   1091c:	blpl	ff843d88 <stderr@@GLIBC_2.4+0xff81fd38>
   10920:	ldr	r3, [pc, #64]	; 10968 <abort@plt+0x428>
   10924:	ldr	r1, [pc, #64]	; 1096c <abort@plt+0x42c>
   10928:	ldr	r2, [pc, #64]	; 10970 <abort@plt+0x430>
   1092c:	ldr	ip, [pc, #64]	; 10974 <abort@plt+0x434>
   10930:	stm	r0, {r1, r2, r3, ip}
   10934:	ldr	r3, [pc, #60]	; 10978 <abort@plt+0x438>
   10938:	str	r3, [r0, #16]
   1093c:	ldr	r3, [pc, #56]	; 1097c <abort@plt+0x43c>
   10940:	str	r3, [r0, #20]
   10944:	ldr	r3, [pc, #52]	; 10980 <abort@plt+0x440>
   10948:	str	r3, [r0, #24]
   1094c:	ldr	r3, [pc, #48]	; 10984 <abort@plt+0x444>
   10950:	str	r3, [r0, #28]
   10954:	mov	r3, #0
   10958:	str	r3, [r0, #36]	; 0x24
   1095c:	str	r3, [r0, #32]
   10960:	str	r3, [r0, #40]	; 0x28
   10964:	bx	lr
   10968:	rsbscc	sp, r0, r7, lsl sp
   1096c:	ldrdgt	r9, [r5, -r8]
   10970:	ldrbtcc	sp, [ip], -r7, lsl #10
   10974:			; <UNDEFINED> instruction: 0xf70e5939
   10978:			; <UNDEFINED> instruction: 0xffc00b31
   1097c:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   10980:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   10984:	cdplt	15, 15, cr4, cr10, cr4, {5}
   10988:	mov	r3, #0
   1098c:	ldr	r2, [r0, r3]
   10990:	rev	r2, r2
   10994:	str	r2, [r1, r3]
   10998:	add	r3, r3, #4
   1099c:	cmp	r3, #32
   109a0:	bne	1098c <abort@plt+0x44c>
   109a4:	mov	r0, r1
   109a8:	bx	lr
   109ac:	mov	r3, #0
   109b0:	ldr	r2, [r0, r3]
   109b4:	rev	r2, r2
   109b8:	str	r2, [r1, r3]
   109bc:	add	r3, r3, #4
   109c0:	cmp	r3, #28
   109c4:	bne	109b0 <abort@plt+0x470>
   109c8:	mov	r0, r1
   109cc:	bx	lr
   109d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   109d4:	sub	sp, sp, #148	; 0x94
   109d8:	bic	r3, r1, #3
   109dc:	str	r2, [sp, #4]
   109e0:	add	r3, r0, r3
   109e4:	ldr	r7, [r2]
   109e8:	ldmib	r2, {r6, fp, lr}
   109ec:	ldr	sl, [r2, #16]
   109f0:	ldr	r9, [r2, #24]
   109f4:	ldr	r5, [r2, #28]
   109f8:	ldr	ip, [sp, #4]
   109fc:	str	r3, [sp, #76]	; 0x4c
   10a00:	ldr	r3, [r2, #20]
   10a04:	ldr	r2, [r2, #32]
   10a08:	str	r0, [sp, #72]	; 0x48
   10a0c:	add	r2, r1, r2
   10a10:	str	r2, [ip, #32]
   10a14:	ldr	ip, [ip, #36]	; 0x24
   10a18:	cmp	r1, r2
   10a1c:	movls	r1, ip
   10a20:	addhi	r1, ip, #1
   10a24:	ldr	r2, [sp, #4]
   10a28:	str	r1, [r2, #36]	; 0x24
   10a2c:	ldr	r2, [sp, #72]	; 0x48
   10a30:	ldr	r1, [sp, #76]	; 0x4c
   10a34:	cmp	r2, r1
   10a38:	bcc	10a44 <abort@plt+0x504>
   10a3c:	add	sp, sp, #148	; 0x94
   10a40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10a44:	mov	r2, #0
   10a48:	ldr	r1, [sp, #72]	; 0x48
   10a4c:	add	r0, sp, #80	; 0x50
   10a50:	ldr	r1, [r1, r2, lsl #2]
   10a54:	rev	r1, r1
   10a58:	str	r1, [r0, r2, lsl #2]
   10a5c:	add	r2, r2, #1
   10a60:	cmp	r2, #16
   10a64:	bne	10a48 <abort@plt+0x508>
   10a68:	ldr	r2, [sp, #72]	; 0x48
   10a6c:	ror	r1, sl, #11
   10a70:	add	r2, r2, #64	; 0x40
   10a74:	str	r2, [sp, #72]	; 0x48
   10a78:	ldr	r2, [sp, #80]	; 0x50
   10a7c:	eor	r1, r1, sl, ror #6
   10a80:	add	r2, r2, #1107296256	; 0x42000000
   10a84:	add	r2, r2, #9043968	; 0x8a0000
   10a88:	add	r2, r2, #12160	; 0x2f80
   10a8c:	add	r2, r2, #24
   10a90:	eor	r1, r1, sl, ror #25
   10a94:	add	r5, r2, r5
   10a98:	add	r0, r1, r5
   10a9c:	eor	r5, r3, r9
   10aa0:	and	r5, r5, sl
   10aa4:	orr	r2, r7, r6
   10aa8:	and	r1, r7, r6
   10aac:	eor	ip, r5, r9
   10ab0:	and	r2, r2, fp
   10ab4:	ldr	r8, [sp, #84]	; 0x54
   10ab8:	add	r5, r0, ip
   10abc:	orr	r2, r2, r1
   10ac0:	ldr	r1, [pc, #4088]	; 11ac0 <abort@plt+0x1580>
   10ac4:	add	lr, lr, r5
   10ac8:	eor	ip, sl, r3
   10acc:	ror	r0, r7, #13
   10ad0:	add	r1, r8, r1
   10ad4:	eor	r0, r0, r7, ror #2
   10ad8:	and	ip, ip, lr
   10adc:	add	r9, r1, r9
   10ae0:	eor	r0, r0, r7, ror #22
   10ae4:	eor	ip, ip, r3
   10ae8:	add	ip, ip, r9
   10aec:	add	r0, r0, r2
   10af0:	ror	r9, lr, #11
   10af4:	add	r0, r0, r5
   10af8:	eor	r9, r9, lr, ror #6
   10afc:	eor	r4, r9, lr, ror #25
   10b00:	add	r9, ip, r4
   10b04:	orr	r2, r7, r0
   10b08:	ror	r4, r0, #13
   10b0c:	and	ip, r7, r0
   10b10:	eor	r4, r4, r0, ror #2
   10b14:	and	r2, r2, r6
   10b18:	eor	r4, r4, r0, ror #22
   10b1c:	orr	r2, r2, ip
   10b20:	add	r2, r4, r2
   10b24:	ldr	ip, [sp, #88]	; 0x58
   10b28:	ldr	r4, [pc, #3988]	; 11ac4 <abort@plt+0x1584>
   10b2c:	add	r1, fp, r9
   10b30:	eor	r5, sl, lr
   10b34:	add	r4, ip, r4
   10b38:	add	r4, r4, r3
   10b3c:	and	r5, r5, r1
   10b40:	ror	r3, r1, #11
   10b44:	add	r2, r2, r9
   10b48:	eor	r5, r5, sl
   10b4c:	eor	r3, r3, r1, ror #6
   10b50:	add	ip, r5, r4
   10b54:	eor	r9, r3, r1, ror #25
   10b58:	add	r3, ip, r9
   10b5c:	orr	r4, r0, r2
   10b60:	ror	ip, r2, #13
   10b64:	and	r5, r0, r2
   10b68:	eor	ip, ip, r2, ror #2
   10b6c:	and	r4, r4, r7
   10b70:	orr	r4, r4, r5
   10b74:	eor	ip, ip, r2, ror #22
   10b78:	add	ip, ip, r4
   10b7c:	add	ip, ip, r3
   10b80:	add	r6, r6, r3
   10b84:	ldr	r3, [sp, #92]	; 0x5c
   10b88:	eor	r4, lr, r1
   10b8c:	add	r3, r3, #-385875968	; 0xe9000000
   10b90:	add	r3, r3, #11862016	; 0xb50000
   10b94:	add	r3, r3, #56064	; 0xdb00
   10b98:	and	r4, r4, r6
   10b9c:	add	r3, r3, #165	; 0xa5
   10ba0:	add	sl, r3, sl
   10ba4:	eor	r4, r4, lr
   10ba8:	add	r4, r4, sl
   10bac:	ror	sl, r6, #11
   10bb0:	eor	sl, sl, r6, ror #6
   10bb4:	eor	r9, sl, r6, ror #25
   10bb8:	orr	r3, r2, ip
   10bbc:	ror	r5, ip, #13
   10bc0:	add	sl, r4, r9
   10bc4:	eor	r5, r5, ip, ror #2
   10bc8:	and	r4, r2, ip
   10bcc:	and	r3, r3, r0
   10bd0:	orr	r3, r3, r4
   10bd4:	eor	r5, r5, ip, ror #22
   10bd8:	add	r7, r7, sl
   10bdc:	add	r5, r5, r3
   10be0:	ldr	r4, [pc, #3808]	; 11ac8 <abort@plt+0x1588>
   10be4:	ldr	r3, [sp, #96]	; 0x60
   10be8:	eor	r9, r1, r6
   10bec:	add	r4, r3, r4
   10bf0:	and	r9, r9, r7
   10bf4:	ror	r3, r7, #11
   10bf8:	add	r5, r5, sl
   10bfc:	eor	r9, r9, r1
   10c00:	eor	r3, r3, r7, ror #6
   10c04:	add	lr, r4, lr
   10c08:	add	lr, r9, lr
   10c0c:	eor	sl, r3, r7, ror #25
   10c10:	add	r3, lr, sl
   10c14:	orr	r4, ip, r5
   10c18:	ror	lr, r5, #13
   10c1c:	and	r9, ip, r5
   10c20:	eor	lr, lr, r5, ror #2
   10c24:	and	r4, r4, r2
   10c28:	orr	r4, r4, r9
   10c2c:	eor	lr, lr, r5, ror #22
   10c30:	add	lr, lr, r4
   10c34:	add	lr, lr, r3
   10c38:	add	r0, r0, r3
   10c3c:	ldr	r4, [pc, #3720]	; 11acc <abort@plt+0x158c>
   10c40:	ldr	r3, [sp, #100]	; 0x64
   10c44:	eor	r9, r6, r7
   10c48:	add	r4, r3, r4
   10c4c:	and	r9, r9, r0
   10c50:	eor	r9, r9, r6
   10c54:	add	r1, r4, r1
   10c58:	add	r3, r9, r1
   10c5c:	ror	r1, r0, #11
   10c60:	eor	r1, r1, r0, ror #6
   10c64:	eor	sl, r1, r0, ror #25
   10c68:	add	r1, r3, sl
   10c6c:	add	r4, r2, r1
   10c70:	ror	r3, lr, #13
   10c74:	orr	r2, r5, lr
   10c78:	and	r9, r5, lr
   10c7c:	eor	r3, r3, lr, ror #2
   10c80:	and	r2, r2, ip
   10c84:	orr	r2, r2, r9
   10c88:	eor	r3, r3, lr, ror #22
   10c8c:	add	r3, r3, r2
   10c90:	ldr	r2, [sp, #104]	; 0x68
   10c94:	add	r3, r3, r1
   10c98:	add	r2, r2, #-1845493760	; 0x92000000
   10c9c:	eor	r1, r7, r0
   10ca0:	add	r2, r2, #4161536	; 0x3f8000
   10ca4:	and	r1, r1, r4
   10ca8:	add	r2, r2, #676	; 0x2a4
   10cac:	eor	r1, r1, r7
   10cb0:	add	r6, r2, r6
   10cb4:	add	fp, r1, r6
   10cb8:	ror	r6, r4, #11
   10cbc:	eor	r6, r6, r4, ror #6
   10cc0:	eor	r9, r6, r4, ror #25
   10cc4:	add	r6, fp, r9
   10cc8:	orr	r2, lr, r3
   10ccc:	ror	fp, r3, #13
   10cd0:	and	r1, lr, r3
   10cd4:	eor	fp, fp, r3, ror #2
   10cd8:	and	r2, r2, r5
   10cdc:	orr	r2, r2, r1
   10ce0:	eor	fp, fp, r3, ror #22
   10ce4:	add	ip, ip, r6
   10ce8:	add	fp, fp, r2
   10cec:	ldr	r1, [pc, #3548]	; 11ad0 <abort@plt+0x1590>
   10cf0:	ldr	r2, [sp, #108]	; 0x6c
   10cf4:	add	fp, fp, r6
   10cf8:	eor	r6, r0, r4
   10cfc:	add	r1, r2, r1
   10d00:	and	r6, r6, ip
   10d04:	ror	r2, ip, #11
   10d08:	eor	r6, r6, r0
   10d0c:	eor	r2, r2, ip, ror #6
   10d10:	add	r7, r1, r7
   10d14:	add	r7, r6, r7
   10d18:	eor	r9, r2, ip, ror #25
   10d1c:	add	r2, r7, r9
   10d20:	orr	r1, r3, fp
   10d24:	ror	r7, fp, #13
   10d28:	and	r6, r3, fp
   10d2c:	eor	r7, r7, fp, ror #2
   10d30:	and	r1, r1, lr
   10d34:	orr	r1, r1, r6
   10d38:	eor	r7, r7, fp, ror #22
   10d3c:	add	r7, r7, r1
   10d40:	add	r7, r7, r2
   10d44:	add	r5, r5, r2
   10d48:	ldr	r6, [sp, #112]	; 0x70
   10d4c:	ldr	r2, [pc, #3456]	; 11ad4 <abort@plt+0x1594>
   10d50:	eor	r1, r4, ip
   10d54:	add	r2, r6, r2
   10d58:	and	r1, r1, r5
   10d5c:	eor	r1, r1, r4
   10d60:	add	r0, r2, r0
   10d64:	add	r6, r1, r0
   10d68:	ror	r0, r5, #11
   10d6c:	eor	r0, r0, r5, ror #6
   10d70:	eor	r0, r0, r5, ror #25
   10d74:	add	r0, r6, r0
   10d78:	orr	r2, fp, r7
   10d7c:	ror	r6, r7, #13
   10d80:	and	r1, fp, r7
   10d84:	eor	r6, r6, r7, ror #2
   10d88:	and	r2, r2, r3
   10d8c:	orr	r2, r2, r1
   10d90:	eor	r6, r6, r7, ror #22
   10d94:	add	r6, r6, r2
   10d98:	add	r6, r6, r0
   10d9c:	add	lr, lr, r0
   10da0:	ldr	r2, [pc, #3376]	; 11ad8 <abort@plt+0x1598>
   10da4:	ldr	r0, [sp, #116]	; 0x74
   10da8:	eor	r1, ip, r5
   10dac:	and	r1, r1, lr
   10db0:	add	r2, r0, r2
   10db4:	ror	sl, lr, #11
   10db8:	eor	r1, r1, ip
   10dbc:	add	r2, r2, r4
   10dc0:	eor	sl, sl, lr, ror #6
   10dc4:	eor	sl, sl, lr, ror #25
   10dc8:	add	r2, r1, r2
   10dcc:	add	r2, r2, sl
   10dd0:	orr	r1, r7, r6
   10dd4:	ror	sl, r6, #13
   10dd8:	and	r0, r7, r6
   10ddc:	eor	sl, sl, r6, ror #2
   10de0:	and	r1, r1, fp
   10de4:	orr	r1, r1, r0
   10de8:	eor	sl, sl, r6, ror #22
   10dec:	add	sl, sl, r1
   10df0:	add	sl, sl, r2
   10df4:	add	r3, r3, r2
   10df8:	ldr	r0, [sp, #120]	; 0x78
   10dfc:	ldr	r2, [pc, #3288]	; 11adc <abort@plt+0x159c>
   10e00:	eor	r1, r5, lr
   10e04:	and	r1, r1, r3
   10e08:	add	r2, r0, r2
   10e0c:	ror	r9, r3, #11
   10e10:	eor	r1, r1, r5
   10e14:	add	r2, r2, ip
   10e18:	eor	r9, r9, r3, ror #6
   10e1c:	eor	r9, r9, r3, ror #25
   10e20:	add	r2, r1, r2
   10e24:	add	r2, r2, r9
   10e28:	orr	r1, r6, sl
   10e2c:	ror	r9, sl, #13
   10e30:	and	r0, r6, sl
   10e34:	eor	r9, r9, sl, ror #2
   10e38:	and	r1, r1, r7
   10e3c:	orr	r1, r1, r0
   10e40:	eor	r9, r9, sl, ror #22
   10e44:	add	r9, r9, r1
   10e48:	add	fp, fp, r2
   10e4c:	add	r9, r9, r2
   10e50:	ldr	r1, [pc, #3208]	; 11ae0 <abort@plt+0x15a0>
   10e54:	ldr	r2, [sp, #124]	; 0x7c
   10e58:	eor	r0, lr, r3
   10e5c:	add	r1, r2, r1
   10e60:	and	r0, r0, fp
   10e64:	eor	r0, r0, lr
   10e68:	add	r5, r1, r5
   10e6c:	add	r2, r0, r5
   10e70:	ror	r5, fp, #11
   10e74:	eor	r5, r5, fp, ror #6
   10e78:	eor	r5, r5, fp, ror #25
   10e7c:	add	r5, r2, r5
   10e80:	orr	r1, sl, r9
   10e84:	ror	r2, r9, #13
   10e88:	and	r0, sl, r9
   10e8c:	eor	r2, r2, r9, ror #2
   10e90:	and	r1, r1, r6
   10e94:	orr	r1, r1, r0
   10e98:	eor	r2, r2, r9, ror #22
   10e9c:	ldr	ip, [sp, #128]	; 0x80
   10ea0:	add	r2, r2, r1
   10ea4:	ldr	r1, [pc, #3128]	; 11ae4 <abort@plt+0x15a4>
   10ea8:	add	r7, r7, r5
   10eac:	eor	r0, r3, fp
   10eb0:	add	r1, ip, r1
   10eb4:	and	r0, r0, r7
   10eb8:	eor	r0, r0, r3
   10ebc:	add	lr, r1, lr
   10ec0:	add	r2, r2, r5
   10ec4:	add	r5, r0, lr
   10ec8:	ror	lr, r7, #11
   10ecc:	eor	lr, lr, r7, ror #6
   10ed0:	eor	lr, lr, r7, ror #25
   10ed4:	add	lr, r5, lr
   10ed8:	orr	r1, r9, r2
   10edc:	ror	r5, r2, #13
   10ee0:	and	r0, r9, r2
   10ee4:	eor	r5, r5, r2, ror #2
   10ee8:	and	r1, r1, sl
   10eec:	orr	r1, r1, r0
   10ef0:	eor	r5, r5, r2, ror #22
   10ef4:	ldr	ip, [sp, #132]	; 0x84
   10ef8:	add	r5, r5, r1
   10efc:	ldr	r1, [pc, #3044]	; 11ae8 <abort@plt+0x15a8>
   10f00:	add	r6, r6, lr
   10f04:	eor	r0, fp, r7
   10f08:	add	r1, ip, r1
   10f0c:	and	r0, r0, r6
   10f10:	eor	r0, r0, fp
   10f14:	add	r3, r1, r3
   10f18:	add	r5, r5, lr
   10f1c:	add	lr, r0, r3
   10f20:	ror	r3, r6, #11
   10f24:	eor	r3, r3, r6, ror #6
   10f28:	eor	r3, r3, r6, ror #25
   10f2c:	add	r3, lr, r3
   10f30:	orr	r1, r2, r5
   10f34:	ror	lr, r5, #13
   10f38:	and	r0, r2, r5
   10f3c:	eor	lr, lr, r5, ror #2
   10f40:	and	r1, r1, r9
   10f44:	orr	r1, r1, r0
   10f48:	eor	lr, lr, r5, ror #22
   10f4c:	add	lr, lr, r1
   10f50:	add	sl, sl, r3
   10f54:	add	lr, lr, r3
   10f58:	ldr	r0, [pc, #2956]	; 11aec <abort@plt+0x15ac>
   10f5c:	ldr	r3, [sp, #136]	; 0x88
   10f60:	eor	r1, r7, r6
   10f64:	and	r1, r1, sl
   10f68:	add	r0, r3, r0
   10f6c:	ror	r3, sl, #11
   10f70:	eor	r1, r1, r7
   10f74:	add	r0, r0, fp
   10f78:	eor	r3, r3, sl, ror #6
   10f7c:	eor	r3, r3, sl, ror #25
   10f80:	add	r0, r1, r0
   10f84:	add	r0, r0, r3
   10f88:	orr	r1, r5, lr
   10f8c:	ror	r3, lr, #13
   10f90:	and	ip, r5, lr
   10f94:	eor	r3, r3, lr, ror #2
   10f98:	and	r1, r1, r2
   10f9c:	orr	r1, r1, ip
   10fa0:	eor	r3, r3, lr, ror #22
   10fa4:	add	r9, r9, r0
   10fa8:	ldr	ip, [sp, #140]	; 0x8c
   10fac:	add	r3, r3, r1
   10fb0:	ldr	r1, [pc, #2872]	; 11af0 <abort@plt+0x15b0>
   10fb4:	add	r3, r3, r0
   10fb8:	eor	r0, r6, sl
   10fbc:	and	r0, r0, r9
   10fc0:	add	r1, ip, r1
   10fc4:	ror	r4, r9, #11
   10fc8:	eor	r0, r0, r6
   10fcc:	add	r1, r1, r7
   10fd0:	eor	r4, r4, r9, ror #6
   10fd4:	eor	r4, r4, r9, ror #25
   10fd8:	add	r1, r0, r1
   10fdc:	add	r1, r1, r4
   10fe0:	orr	r0, lr, r3
   10fe4:	ror	r4, r3, #13
   10fe8:	and	ip, lr, r3
   10fec:	eor	r4, r4, r3, ror #2
   10ff0:	and	r0, r0, r5
   10ff4:	orr	r0, r0, ip
   10ff8:	eor	r4, r4, r3, ror #22
   10ffc:	add	r4, r4, r0
   11000:	add	r4, r4, r1
   11004:	add	r2, r2, r1
   11008:	ldr	r1, [sp, #136]	; 0x88
   1100c:	ldr	r0, [sp, #116]	; 0x74
   11010:	ror	ip, r2, #11
   11014:	ror	r7, r1, #19
   11018:	eor	r7, r7, r1, ror #17
   1101c:	eor	r7, r7, r1, lsr #10
   11020:	ldr	r1, [sp, #80]	; 0x50
   11024:	eor	ip, ip, r2, ror #6
   11028:	add	r1, r1, r0
   1102c:	add	r7, r7, r1
   11030:	ror	r1, r8, #18
   11034:	eor	r1, r1, r8, ror #7
   11038:	eor	r1, r1, r8, lsr #3
   1103c:	add	r7, r7, r1
   11040:	ldr	r1, [pc, #2732]	; 11af4 <abort@plt+0x15b4>
   11044:	eor	r0, sl, r9
   11048:	and	r0, r0, r2
   1104c:	add	r1, r7, r1
   11050:	eor	r0, r0, sl
   11054:	add	r1, r1, r6
   11058:	eor	ip, ip, r2, ror #25
   1105c:	add	r1, r0, r1
   11060:	add	r1, r1, ip
   11064:	orr	r0, r3, r4
   11068:	ror	ip, r4, #13
   1106c:	and	r6, r3, r4
   11070:	eor	ip, ip, r4, ror #2
   11074:	and	r0, r0, lr
   11078:	orr	r0, r0, r6
   1107c:	eor	ip, ip, r4, ror #22
   11080:	add	ip, ip, r0
   11084:	add	ip, ip, r1
   11088:	add	r5, r5, r1
   1108c:	ldr	r1, [sp, #140]	; 0x8c
   11090:	ldr	r0, [sp, #88]	; 0x58
   11094:	ror	fp, r7, #19
   11098:	ror	r6, r1, #19
   1109c:	eor	r6, r6, r1, ror #17
   110a0:	eor	r6, r6, r1, lsr #10
   110a4:	ldr	r1, [sp, #120]	; 0x78
   110a8:	eor	fp, fp, r7, ror #17
   110ac:	add	r1, r8, r1
   110b0:	add	r6, r6, r1
   110b4:	ldr	r1, [sp, #88]	; 0x58
   110b8:	eor	r8, r9, r2
   110bc:	and	r8, r8, r5
   110c0:	ror	r1, r1, #18
   110c4:	eor	r1, r1, r0, ror #7
   110c8:	eor	r1, r1, r0, lsr #3
   110cc:	add	r6, r6, r1
   110d0:	ldr	r1, [pc, #2592]	; 11af8 <abort@plt+0x15b8>
   110d4:	ror	r0, r5, #11
   110d8:	add	r1, r6, r1
   110dc:	eor	r8, r8, r9
   110e0:	add	r1, r1, sl
   110e4:	eor	r0, r0, r5, ror #6
   110e8:	eor	r0, r0, r5, ror #25
   110ec:	add	r1, r8, r1
   110f0:	add	r1, r1, r0
   110f4:	orr	r8, r4, ip
   110f8:	ror	r0, ip, #13
   110fc:	and	sl, r4, ip
   11100:	eor	r0, r0, ip, ror #2
   11104:	and	r8, r8, r3
   11108:	orr	r8, r8, sl
   1110c:	eor	r0, r0, ip, ror #22
   11110:	add	r0, r0, r8
   11114:	add	r0, r0, r1
   11118:	add	lr, lr, r1
   1111c:	ldr	r1, [sp, #92]	; 0x5c
   11120:	ldr	sl, [sp, #92]	; 0x5c
   11124:	eor	r8, fp, r7, lsr #10
   11128:	ror	r1, r1, #18
   1112c:	eor	r1, r1, sl, ror #7
   11130:	eor	r1, r1, sl, lsr #3
   11134:	ldr	fp, [sp, #124]	; 0x7c
   11138:	ldr	sl, [sp, #88]	; 0x58
   1113c:	add	fp, sl, fp
   11140:	add	fp, r1, fp
   11144:	add	fp, fp, r8
   11148:	ldr	r8, [pc, #2476]	; 11afc <abort@plt+0x15bc>
   1114c:	eor	sl, r2, r5
   11150:	and	sl, sl, lr
   11154:	add	r8, fp, r8
   11158:	ror	r1, lr, #11
   1115c:	eor	sl, sl, r2
   11160:	add	r8, r8, r9
   11164:	eor	r1, r1, lr, ror #6
   11168:	eor	r1, r1, lr, ror #25
   1116c:	add	r8, sl, r8
   11170:	add	r8, r8, r1
   11174:	orr	r9, ip, r0
   11178:	ror	r1, r0, #13
   1117c:	and	sl, ip, r0
   11180:	eor	r1, r1, r0, ror #2
   11184:	and	r9, r9, r4
   11188:	orr	r9, r9, sl
   1118c:	eor	r1, r1, r0, ror #22
   11190:	add	r1, r1, r9
   11194:	add	r1, r1, r8
   11198:	add	r3, r3, r8
   1119c:	ldr	r8, [sp, #96]	; 0x60
   111a0:	ldr	r9, [sp, #96]	; 0x60
   111a4:	ror	sl, r6, #19
   111a8:	ror	r8, r8, #18
   111ac:	eor	r8, r8, r9, ror #7
   111b0:	eor	r8, r8, r9, lsr #3
   111b4:	str	r8, [sp, #8]
   111b8:	ldr	r9, [sp, #92]	; 0x5c
   111bc:	ldr	r8, [sp, #128]	; 0x80
   111c0:	eor	sl, sl, r6, ror #17
   111c4:	add	r9, r9, r8
   111c8:	ldr	r8, [sp, #8]
   111cc:	eor	sl, sl, r6, lsr #10
   111d0:	add	r8, r8, r9
   111d4:	ldr	r9, [pc, #2340]	; 11b00 <abort@plt+0x15c0>
   111d8:	add	r8, r8, sl
   111dc:	eor	sl, r5, lr
   111e0:	str	r8, [sp, #8]
   111e4:	add	r9, r8, r9
   111e8:	and	sl, sl, r3
   111ec:	ror	r8, r3, #11
   111f0:	eor	sl, sl, r5
   111f4:	add	r2, r9, r2
   111f8:	eor	r8, r8, r3, ror #6
   111fc:	add	r2, sl, r2
   11200:	eor	r8, r8, r3, ror #25
   11204:	add	r8, r2, r8
   11208:	orr	r9, r0, r1
   1120c:	ror	r2, r1, #13
   11210:	and	sl, r0, r1
   11214:	eor	r2, r2, r1, ror #2
   11218:	and	r9, r9, ip
   1121c:	orr	r9, r9, sl
   11220:	eor	r2, r2, r1, ror #22
   11224:	add	r2, r2, r9
   11228:	add	r2, r2, r8
   1122c:	add	r4, r4, r8
   11230:	ldr	r8, [sp, #100]	; 0x64
   11234:	ldr	r9, [sp, #100]	; 0x64
   11238:	ror	sl, fp, #19
   1123c:	ror	r8, r8, #18
   11240:	eor	r8, r8, r9, ror #7
   11244:	eor	r8, r8, r9, lsr #3
   11248:	str	r8, [sp, #12]
   1124c:	ldr	r9, [sp, #96]	; 0x60
   11250:	ldr	r8, [sp, #132]	; 0x84
   11254:	eor	sl, sl, fp, ror #17
   11258:	add	r9, r9, r8
   1125c:	ldr	r8, [sp, #12]
   11260:	eor	sl, sl, fp, lsr #10
   11264:	add	r8, r8, r9
   11268:	ldr	r9, [pc, #2196]	; 11b04 <abort@plt+0x15c4>
   1126c:	add	r8, r8, sl
   11270:	eor	sl, lr, r3
   11274:	str	r8, [sp, #12]
   11278:	add	r9, r8, r9
   1127c:	and	sl, sl, r4
   11280:	ror	r8, r4, #11
   11284:	eor	sl, sl, lr
   11288:	add	r5, r9, r5
   1128c:	eor	r8, r8, r4, ror #6
   11290:	add	r5, sl, r5
   11294:	eor	r8, r8, r4, ror #25
   11298:	add	r8, r5, r8
   1129c:	orr	r9, r1, r2
   112a0:	ror	r5, r2, #13
   112a4:	and	sl, r1, r2
   112a8:	eor	r5, r5, r2, ror #2
   112ac:	and	r9, r9, r0
   112b0:	orr	r9, r9, sl
   112b4:	eor	r5, r5, r2, ror #22
   112b8:	add	r5, r5, r9
   112bc:	add	r5, r5, r8
   112c0:	add	ip, ip, r8
   112c4:	ldr	r8, [sp, #8]
   112c8:	ldr	r9, [sp, #104]	; 0x68
   112cc:	ror	sl, r8, #19
   112d0:	eor	sl, sl, r8, ror #17
   112d4:	eor	sl, sl, r8, lsr #10
   112d8:	ldr	r8, [sp, #104]	; 0x68
   112dc:	ror	r8, r8, #18
   112e0:	eor	r8, r8, r9, ror #7
   112e4:	eor	r8, r8, r9, lsr #3
   112e8:	str	r8, [sp, #16]
   112ec:	ldr	r9, [sp, #100]	; 0x64
   112f0:	ldr	r8, [sp, #136]	; 0x88
   112f4:	add	r9, r9, r8
   112f8:	ldr	r8, [sp, #16]
   112fc:	add	r8, r8, r9
   11300:	ldr	r9, [pc, #2048]	; 11b08 <abort@plt+0x15c8>
   11304:	add	r8, r8, sl
   11308:	eor	sl, r3, r4
   1130c:	str	r8, [sp, #16]
   11310:	add	r9, r8, r9
   11314:	and	sl, sl, ip
   11318:	ror	r8, ip, #11
   1131c:	eor	sl, sl, r3
   11320:	add	lr, r9, lr
   11324:	eor	r8, r8, ip, ror #6
   11328:	add	lr, sl, lr
   1132c:	eor	r8, r8, ip, ror #25
   11330:	add	r8, lr, r8
   11334:	orr	r9, r2, r5
   11338:	ror	lr, r5, #13
   1133c:	and	sl, r2, r5
   11340:	eor	lr, lr, r5, ror #2
   11344:	and	r9, r9, r1
   11348:	orr	r9, r9, sl
   1134c:	eor	lr, lr, r5, ror #22
   11350:	add	lr, lr, r9
   11354:	add	lr, lr, r8
   11358:	add	r0, r0, r8
   1135c:	ldr	r8, [sp, #12]
   11360:	ldr	r9, [sp, #108]	; 0x6c
   11364:	ror	sl, r8, #19
   11368:	eor	sl, sl, r8, ror #17
   1136c:	eor	sl, sl, r8, lsr #10
   11370:	ldr	r8, [sp, #108]	; 0x6c
   11374:	ror	r8, r8, #18
   11378:	eor	r8, r8, r9, ror #7
   1137c:	eor	r8, r8, r9, lsr #3
   11380:	str	r8, [sp, #20]
   11384:	ldr	r9, [sp, #104]	; 0x68
   11388:	ldr	r8, [sp, #140]	; 0x8c
   1138c:	add	r9, r9, r8
   11390:	ldr	r8, [sp, #20]
   11394:	add	r8, r8, r9
   11398:	ldr	r9, [pc, #1900]	; 11b0c <abort@plt+0x15cc>
   1139c:	add	r8, r8, sl
   113a0:	eor	sl, r4, ip
   113a4:	add	r9, r8, r9
   113a8:	str	r8, [sp, #20]
   113ac:	and	sl, sl, r0
   113b0:	ror	r8, r0, #11
   113b4:	eor	sl, sl, r4
   113b8:	add	r3, r9, r3
   113bc:	eor	r8, r8, r0, ror #6
   113c0:	add	r3, sl, r3
   113c4:	eor	r8, r8, r0, ror #25
   113c8:	add	r8, r3, r8
   113cc:	orr	r9, r5, lr
   113d0:	ror	r3, lr, #13
   113d4:	and	sl, r5, lr
   113d8:	eor	r3, r3, lr, ror #2
   113dc:	and	r9, r9, r2
   113e0:	orr	r9, r9, sl
   113e4:	eor	r3, r3, lr, ror #22
   113e8:	add	r3, r3, r9
   113ec:	add	r3, r3, r8
   113f0:	add	r1, r1, r8
   113f4:	ldr	r8, [sp, #16]
   113f8:	ldr	sl, [sp, #112]	; 0x70
   113fc:	ror	r9, r8, #19
   11400:	eor	r9, r9, r8, ror #17
   11404:	eor	r9, r9, r8, lsr #10
   11408:	ldr	r8, [sp, #112]	; 0x70
   1140c:	ror	r8, r8, #18
   11410:	eor	r8, r8, sl, ror #7
   11414:	eor	r8, r8, sl, lsr #3
   11418:	ldr	sl, [sp, #108]	; 0x6c
   1141c:	add	r8, r8, sl
   11420:	add	r8, r8, r7
   11424:	add	r8, r9, r8
   11428:	ldr	r9, [pc, #1760]	; 11b10 <abort@plt+0x15d0>
   1142c:	eor	sl, ip, r0
   11430:	add	r9, r8, r9
   11434:	str	r8, [sp, #24]
   11438:	and	sl, sl, r1
   1143c:	ror	r8, r1, #11
   11440:	eor	sl, sl, ip
   11444:	add	r4, r9, r4
   11448:	eor	r8, r8, r1, ror #6
   1144c:	add	r4, sl, r4
   11450:	eor	r8, r8, r1, ror #25
   11454:	add	r8, r4, r8
   11458:	orr	r9, lr, r3
   1145c:	ror	r4, r3, #13
   11460:	and	sl, lr, r3
   11464:	eor	r4, r4, r3, ror #2
   11468:	and	r9, r9, r5
   1146c:	orr	r9, r9, sl
   11470:	eor	r4, r4, r3, ror #22
   11474:	add	r4, r4, r9
   11478:	add	r4, r4, r8
   1147c:	add	r2, r2, r8
   11480:	ldr	r8, [sp, #20]
   11484:	ldr	sl, [sp, #116]	; 0x74
   11488:	ror	r9, r8, #19
   1148c:	eor	r9, r9, r8, ror #17
   11490:	eor	r9, r9, r8, lsr #10
   11494:	ldr	r8, [sp, #116]	; 0x74
   11498:	ror	r8, r8, #18
   1149c:	eor	r8, r8, sl, ror #7
   114a0:	eor	r8, r8, sl, lsr #3
   114a4:	ldr	sl, [sp, #112]	; 0x70
   114a8:	add	r8, r8, sl
   114ac:	add	r8, r8, r6
   114b0:	add	r8, r9, r8
   114b4:	ldr	r9, [pc, #1624]	; 11b14 <abort@plt+0x15d4>
   114b8:	eor	sl, r0, r1
   114bc:	str	r8, [sp, #28]
   114c0:	add	r9, r8, r9
   114c4:	and	sl, sl, r2
   114c8:	ror	r8, r2, #11
   114cc:	eor	sl, sl, r0
   114d0:	add	ip, r9, ip
   114d4:	eor	r8, r8, r2, ror #6
   114d8:	add	ip, sl, ip
   114dc:	eor	r8, r8, r2, ror #25
   114e0:	add	r8, ip, r8
   114e4:	orr	r9, r3, r4
   114e8:	ror	ip, r4, #13
   114ec:	and	sl, r3, r4
   114f0:	eor	ip, ip, r4, ror #2
   114f4:	and	r9, r9, lr
   114f8:	orr	r9, r9, sl
   114fc:	eor	ip, ip, r4, ror #22
   11500:	add	ip, ip, r9
   11504:	add	ip, ip, r8
   11508:	add	r5, r5, r8
   1150c:	ldr	r8, [sp, #24]
   11510:	ldr	sl, [sp, #120]	; 0x78
   11514:	ror	r9, r8, #19
   11518:	eor	r9, r9, r8, ror #17
   1151c:	eor	r9, r9, r8, lsr #10
   11520:	ldr	r8, [sp, #120]	; 0x78
   11524:	ror	r8, r8, #18
   11528:	eor	r8, r8, sl, ror #7
   1152c:	eor	r8, r8, sl, lsr #3
   11530:	ldr	sl, [sp, #116]	; 0x74
   11534:	add	r8, r8, sl
   11538:	add	r8, r8, fp
   1153c:	add	r8, r9, r8
   11540:	ldr	r9, [pc, #1488]	; 11b18 <abort@plt+0x15d8>
   11544:	eor	sl, r1, r2
   11548:	str	r8, [sp, #32]
   1154c:	add	r9, r8, r9
   11550:	and	sl, sl, r5
   11554:	ror	r8, r5, #11
   11558:	eor	sl, sl, r1
   1155c:	add	r0, r9, r0
   11560:	eor	r8, r8, r5, ror #6
   11564:	add	r0, sl, r0
   11568:	eor	r8, r8, r5, ror #25
   1156c:	add	r8, r0, r8
   11570:	orr	r9, r4, ip
   11574:	ror	r0, ip, #13
   11578:	and	sl, r4, ip
   1157c:	eor	r0, r0, ip, ror #2
   11580:	and	r9, r9, r3
   11584:	orr	r9, r9, sl
   11588:	eor	r0, r0, ip, ror #22
   1158c:	add	r0, r0, r9
   11590:	add	r0, r0, r8
   11594:	add	lr, lr, r8
   11598:	ldr	r8, [sp, #28]
   1159c:	ldr	sl, [sp, #124]	; 0x7c
   115a0:	ror	r9, r8, #19
   115a4:	eor	r9, r9, r8, ror #17
   115a8:	eor	r9, r9, r8, lsr #10
   115ac:	ldr	r8, [sp, #124]	; 0x7c
   115b0:	ror	r8, r8, #18
   115b4:	eor	r8, r8, sl, ror #7
   115b8:	eor	r8, r8, sl, lsr #3
   115bc:	ldr	sl, [sp, #120]	; 0x78
   115c0:	add	r8, r8, sl
   115c4:	ldr	sl, [sp, #8]
   115c8:	add	r8, r8, sl
   115cc:	add	r8, r9, r8
   115d0:	ldr	r9, [pc, #1348]	; 11b1c <abort@plt+0x15dc>
   115d4:	eor	sl, r2, r5
   115d8:	str	r8, [sp, #36]	; 0x24
   115dc:	add	r9, r8, r9
   115e0:	and	sl, sl, lr
   115e4:	ror	r8, lr, #11
   115e8:	eor	sl, sl, r2
   115ec:	add	r1, r9, r1
   115f0:	eor	r8, r8, lr, ror #6
   115f4:	add	r1, sl, r1
   115f8:	eor	r8, r8, lr, ror #25
   115fc:	add	r8, r1, r8
   11600:	orr	r9, ip, r0
   11604:	ror	r1, r0, #13
   11608:	and	sl, ip, r0
   1160c:	eor	r1, r1, r0, ror #2
   11610:	and	r9, r9, r4
   11614:	orr	r9, r9, sl
   11618:	eor	r1, r1, r0, ror #22
   1161c:	add	r1, r1, r9
   11620:	add	r1, r1, r8
   11624:	add	r3, r3, r8
   11628:	ldr	r8, [sp, #32]
   1162c:	ldr	sl, [sp, #128]	; 0x80
   11630:	ror	r9, r8, #19
   11634:	eor	r9, r9, r8, ror #17
   11638:	eor	r9, r9, r8, lsr #10
   1163c:	ldr	r8, [sp, #128]	; 0x80
   11640:	ror	r8, r8, #18
   11644:	eor	r8, r8, sl, ror #7
   11648:	eor	r8, r8, sl, lsr #3
   1164c:	ldr	sl, [sp, #124]	; 0x7c
   11650:	add	r8, r8, sl
   11654:	ldr	sl, [sp, #12]
   11658:	add	r8, r8, sl
   1165c:	add	r8, r9, r8
   11660:	ldr	r9, [pc, #1208]	; 11b20 <abort@plt+0x15e0>
   11664:	eor	sl, r5, lr
   11668:	str	r8, [sp, #40]	; 0x28
   1166c:	add	r9, r8, r9
   11670:	and	sl, sl, r3
   11674:	ror	r8, r3, #11
   11678:	eor	sl, sl, r5
   1167c:	add	r2, r9, r2
   11680:	eor	r8, r8, r3, ror #6
   11684:	add	r2, sl, r2
   11688:	eor	r8, r8, r3, ror #25
   1168c:	add	r8, r2, r8
   11690:	orr	r9, r0, r1
   11694:	ror	r2, r1, #13
   11698:	and	sl, r0, r1
   1169c:	eor	r2, r2, r1, ror #2
   116a0:	and	r9, r9, ip
   116a4:	orr	r9, r9, sl
   116a8:	eor	r2, r2, r1, ror #22
   116ac:	add	r2, r2, r9
   116b0:	add	r2, r2, r8
   116b4:	add	r4, r4, r8
   116b8:	ldr	r8, [sp, #36]	; 0x24
   116bc:	ldr	sl, [sp, #132]	; 0x84
   116c0:	ror	r9, r8, #19
   116c4:	eor	r9, r9, r8, ror #17
   116c8:	eor	r9, r9, r8, lsr #10
   116cc:	ldr	r8, [sp, #132]	; 0x84
   116d0:	ror	r8, r8, #18
   116d4:	eor	r8, r8, sl, ror #7
   116d8:	eor	r8, r8, sl, lsr #3
   116dc:	ldr	sl, [sp, #128]	; 0x80
   116e0:	add	r8, r8, sl
   116e4:	ldr	sl, [sp, #16]
   116e8:	add	r8, r8, sl
   116ec:	add	r8, r9, r8
   116f0:	ldr	r9, [pc, #1068]	; 11b24 <abort@plt+0x15e4>
   116f4:	eor	sl, lr, r3
   116f8:	add	r9, r8, r9
   116fc:	str	r8, [sp, #44]	; 0x2c
   11700:	and	sl, sl, r4
   11704:	ror	r8, r4, #11
   11708:	eor	sl, sl, lr
   1170c:	add	r5, r9, r5
   11710:	eor	r8, r8, r4, ror #6
   11714:	add	r5, sl, r5
   11718:	eor	r8, r8, r4, ror #25
   1171c:	add	r8, r5, r8
   11720:	orr	r9, r1, r2
   11724:	ror	r5, r2, #13
   11728:	and	sl, r1, r2
   1172c:	eor	r5, r5, r2, ror #2
   11730:	and	r9, r9, r0
   11734:	orr	r9, r9, sl
   11738:	eor	r5, r5, r2, ror #22
   1173c:	add	r5, r5, r9
   11740:	add	r5, r5, r8
   11744:	add	ip, ip, r8
   11748:	ldr	r8, [sp, #40]	; 0x28
   1174c:	ldr	sl, [sp, #136]	; 0x88
   11750:	ror	r9, r8, #19
   11754:	eor	r9, r9, r8, ror #17
   11758:	eor	r9, r9, r8, lsr #10
   1175c:	ldr	r8, [sp, #136]	; 0x88
   11760:	ror	r8, r8, #18
   11764:	eor	r8, r8, sl, ror #7
   11768:	eor	r8, r8, sl, lsr #3
   1176c:	ldr	sl, [sp, #132]	; 0x84
   11770:	add	r8, r8, sl
   11774:	ldr	sl, [sp, #20]
   11778:	add	r8, r8, sl
   1177c:	add	r8, r9, r8
   11780:	ldr	r9, [pc, #928]	; 11b28 <abort@plt+0x15e8>
   11784:	eor	sl, r3, r4
   11788:	str	r8, [sp, #48]	; 0x30
   1178c:	add	r9, r8, r9
   11790:	and	sl, sl, ip
   11794:	ror	r8, ip, #11
   11798:	eor	sl, sl, r3
   1179c:	add	lr, r9, lr
   117a0:	eor	r8, r8, ip, ror #6
   117a4:	add	lr, sl, lr
   117a8:	eor	r8, r8, ip, ror #25
   117ac:	add	r8, lr, r8
   117b0:	orr	r9, r2, r5
   117b4:	ror	lr, r5, #13
   117b8:	and	sl, r2, r5
   117bc:	eor	lr, lr, r5, ror #2
   117c0:	and	r9, r9, r1
   117c4:	orr	r9, r9, sl
   117c8:	eor	lr, lr, r5, ror #22
   117cc:	add	lr, lr, r9
   117d0:	add	lr, lr, r8
   117d4:	add	r0, r0, r8
   117d8:	ldr	r8, [sp, #44]	; 0x2c
   117dc:	ldr	sl, [sp, #140]	; 0x8c
   117e0:	ror	r9, r8, #19
   117e4:	eor	r9, r9, r8, ror #17
   117e8:	eor	r9, r9, r8, lsr #10
   117ec:	ldr	r8, [sp, #140]	; 0x8c
   117f0:	ror	r8, r8, #18
   117f4:	eor	r8, r8, sl, ror #7
   117f8:	eor	r8, r8, sl, lsr #3
   117fc:	ldr	sl, [sp, #136]	; 0x88
   11800:	add	r8, r8, sl
   11804:	ldr	sl, [sp, #24]
   11808:	add	r8, r8, sl
   1180c:	add	r8, r9, r8
   11810:	ldr	r9, [pc, #788]	; 11b2c <abort@plt+0x15ec>
   11814:	eor	sl, r4, ip
   11818:	str	r8, [sp, #52]	; 0x34
   1181c:	add	r9, r8, r9
   11820:	and	sl, sl, r0
   11824:	ror	r8, r0, #11
   11828:	eor	sl, sl, r4
   1182c:	add	r3, r9, r3
   11830:	eor	r8, r8, r0, ror #6
   11834:	add	r3, sl, r3
   11838:	eor	r8, r8, r0, ror #25
   1183c:	add	r8, r3, r8
   11840:	orr	r9, r5, lr
   11844:	ror	r3, lr, #13
   11848:	and	sl, r5, lr
   1184c:	eor	r3, r3, lr, ror #2
   11850:	and	r9, r9, r2
   11854:	orr	r9, r9, sl
   11858:	eor	r3, r3, lr, ror #22
   1185c:	add	r3, r3, r9
   11860:	add	r3, r3, r8
   11864:	add	r1, r1, r8
   11868:	ldr	r8, [sp, #48]	; 0x30
   1186c:	ldr	sl, [sp, #140]	; 0x8c
   11870:	ror	r9, r8, #19
   11874:	eor	r9, r9, r8, ror #17
   11878:	eor	r9, r9, r8, lsr #10
   1187c:	ror	r8, r7, #18
   11880:	eor	r8, r8, r7, ror #7
   11884:	eor	r8, r8, r7, lsr #3
   11888:	add	r8, r8, sl
   1188c:	ldr	sl, [sp, #28]
   11890:	add	r8, r8, sl
   11894:	add	r8, r9, r8
   11898:	ldr	r9, [pc, #656]	; 11b30 <abort@plt+0x15f0>
   1189c:	eor	sl, ip, r0
   118a0:	str	r8, [sp, #56]	; 0x38
   118a4:	add	r9, r8, r9
   118a8:	and	sl, sl, r1
   118ac:	ror	r8, r1, #11
   118b0:	eor	sl, sl, ip
   118b4:	add	r4, r9, r4
   118b8:	eor	r8, r8, r1, ror #6
   118bc:	add	r4, sl, r4
   118c0:	eor	r8, r8, r1, ror #25
   118c4:	add	r8, r4, r8
   118c8:	orr	r9, lr, r3
   118cc:	ror	r4, r3, #13
   118d0:	and	sl, lr, r3
   118d4:	eor	r4, r4, r3, ror #2
   118d8:	and	r9, r9, r5
   118dc:	orr	r9, r9, sl
   118e0:	eor	r4, r4, r3, ror #22
   118e4:	add	r4, r4, r9
   118e8:	add	r4, r4, r8
   118ec:	add	r2, r2, r8
   118f0:	ldr	r8, [sp, #52]	; 0x34
   118f4:	ror	r9, r8, #19
   118f8:	eor	r9, r9, r8, ror #17
   118fc:	eor	r9, r9, r8, lsr #10
   11900:	ror	r8, r6, #18
   11904:	eor	r8, r8, r6, ror #7
   11908:	eor	r8, r8, r6, lsr #3
   1190c:	add	r7, r8, r7
   11910:	ldr	r8, [sp, #32]
   11914:	add	r7, r7, r8
   11918:	ldr	r8, [pc, #532]	; 11b34 <abort@plt+0x15f4>
   1191c:	add	r7, r9, r7
   11920:	eor	r9, r0, r1
   11924:	str	r7, [sp, #60]	; 0x3c
   11928:	add	r8, r7, r8
   1192c:	and	r9, r9, r2
   11930:	ror	r7, r2, #11
   11934:	eor	r9, r9, r0
   11938:	add	ip, r8, ip
   1193c:	eor	r7, r7, r2, ror #6
   11940:	add	ip, r9, ip
   11944:	eor	r7, r7, r2, ror #25
   11948:	add	r7, ip, r7
   1194c:	orr	r8, r3, r4
   11950:	ror	ip, r4, #13
   11954:	and	r9, r3, r4
   11958:	eor	ip, ip, r4, ror #2
   1195c:	and	r8, r8, lr
   11960:	orr	r8, r8, r9
   11964:	eor	ip, ip, r4, ror #22
   11968:	add	ip, ip, r8
   1196c:	add	ip, ip, r7
   11970:	add	r5, r5, r7
   11974:	ldr	r7, [sp, #56]	; 0x38
   11978:	ror	r8, r7, #19
   1197c:	eor	r8, r8, r7, ror #17
   11980:	eor	r8, r8, r7, lsr #10
   11984:	ror	r7, fp, #18
   11988:	eor	r7, r7, fp, ror #7
   1198c:	eor	r7, r7, fp, lsr #3
   11990:	add	r6, r7, r6
   11994:	ldr	r7, [sp, #36]	; 0x24
   11998:	add	r6, r6, r7
   1199c:	ldr	r7, [pc, #404]	; 11b38 <abort@plt+0x15f8>
   119a0:	add	r6, r8, r6
   119a4:	eor	r8, r1, r2
   119a8:	str	r6, [sp, #64]	; 0x40
   119ac:	add	r7, r6, r7
   119b0:	and	r8, r8, r5
   119b4:	ror	r6, r5, #11
   119b8:	eor	r8, r8, r1
   119bc:	add	r0, r7, r0
   119c0:	eor	r6, r6, r5, ror #6
   119c4:	add	r0, r8, r0
   119c8:	eor	r6, r6, r5, ror #25
   119cc:	add	r6, r0, r6
   119d0:	orr	r7, r4, ip
   119d4:	ror	r0, ip, #13
   119d8:	and	r8, r4, ip
   119dc:	eor	r0, r0, ip, ror #2
   119e0:	and	r7, r7, r3
   119e4:	orr	r7, r7, r8
   119e8:	eor	r0, r0, ip, ror #22
   119ec:	add	r0, r0, r7
   119f0:	add	r0, r0, r6
   119f4:	add	lr, lr, r6
   119f8:	ldr	r6, [sp, #60]	; 0x3c
   119fc:	ldr	r8, [sp, #8]
   11a00:	eor	r9, r5, lr
   11a04:	ror	r7, r6, #19
   11a08:	eor	r7, r7, r6, ror #17
   11a0c:	eor	r7, r7, r6, lsr #10
   11a10:	ldr	r6, [sp, #8]
   11a14:	ror	r6, r6, #18
   11a18:	eor	r6, r6, r8, ror #7
   11a1c:	eor	r6, r6, r8, lsr #3
   11a20:	add	fp, r6, fp
   11a24:	ldr	r6, [sp, #40]	; 0x28
   11a28:	eor	r8, r2, r5
   11a2c:	add	fp, fp, r6
   11a30:	add	r6, r7, fp
   11a34:	ldr	r7, [pc, #256]	; 11b3c <abort@plt+0x15fc>
   11a38:	str	r6, [sp, #68]	; 0x44
   11a3c:	add	r7, r6, r7
   11a40:	and	r8, r8, lr
   11a44:	ror	r6, lr, #11
   11a48:	eor	r8, r8, r2
   11a4c:	add	r1, r7, r1
   11a50:	eor	r6, r6, lr, ror #6
   11a54:	add	r1, r8, r1
   11a58:	eor	r6, r6, lr, ror #25
   11a5c:	add	r6, r1, r6
   11a60:	orr	r7, ip, r0
   11a64:	ror	r1, r0, #13
   11a68:	and	r8, ip, r0
   11a6c:	eor	r1, r1, r0, ror #2
   11a70:	and	r7, r7, r4
   11a74:	orr	r7, r7, r8
   11a78:	eor	r1, r1, r0, ror #22
   11a7c:	add	r1, r1, r7
   11a80:	add	r1, r1, r6
   11a84:	add	r3, r3, r6
   11a88:	ldr	r6, [sp, #64]	; 0x40
   11a8c:	ldr	r7, [sp, #64]	; 0x40
   11a90:	ldr	r8, [pc, #168]	; 11b40 <abort@plt+0x1600>
   11a94:	ror	r6, r6, #19
   11a98:	eor	r6, r6, r7, ror #17
   11a9c:	eor	r6, r6, r7, lsr #10
   11aa0:	ldr	r7, [sp, #12]
   11aa4:	and	r9, r9, r3
   11aa8:	eor	r9, r9, r5
   11aac:	ror	sl, r7, #18
   11ab0:	eor	sl, sl, r7, ror #7
   11ab4:	eor	sl, sl, r7, lsr #3
   11ab8:	ldr	r7, [sp, #8]
   11abc:	b	11bb4 <abort@plt+0x1674>
   11ac0:	teqvc	r7, r1	; <illegal shifter operand>
   11ac4:	strblt	pc, [r0, #3023]	; 0xbcf	; <UNPREDICTABLE>
   11ac8:	ldmdbcc	r6, {r0, r1, r3, r4, r6, r9, lr, pc}^
   11acc:	ldmibpl	r1!, {r0, r4, r5, r6, r7, r8, ip}^
   11ad0:	blge	72962c <stderr@@GLIBC_2.4+0x7055dc>
   11ad4:	stmdale	r7, {r3, r4, r7, r9, fp, sp, pc}
   11ad8:	addne	r5, r3, #1024	; 0x400
   11adc:	ldrtcs	r8, [r1], #-1470	; 0xfffffa42
   11ae0:	strpl	r7, [ip, #-3523]	; 0xfffff23d
   11ae4:	adcsvc	r5, lr, #116, 26	; 0x1d00
   11ae8:	ldrshhi	fp, [lr], #30
   11aec:	blls	ff713590 <stderr@@GLIBC_2.4+0xff6ef540>
   11af0:	orrsgt	pc, fp, r4, ror r1	; <UNPREDICTABLE>
   11af4:	ldr	r6, [fp], #2497	; 0x9c1
   11af8:	svc	0x00be4786
   11afc:	svceq	0x00c19dc6
   11b00:	strcs	sl, [ip], #-460	; 0xfffffe34
   11b04:	stclcs	12, cr2, [r9, #444]!	; 0x1bc
   11b08:	bmi	1d32db8 <stderr@@GLIBC_2.4+0x1d0ed68>
   11b0c:			; <UNDEFINED> instruction: 0x5cb0a9dc
   11b10:	usatvc	r8, #25, sl, asr #17
   11b14:	ldmdals	lr!, {r1, r4, r6, r8, ip, lr}
   11b18:	ldmdage	r1!, {r0, r2, r3, r5, r6, r9, sl, lr, pc}
   11b1c:	andlt	r2, r3, r8, asr #15
   11b20:	svclt	0x00597fc7
   11b24:			; <UNDEFINED> instruction: 0xc6e00bf3
   11b28:	strle	r9, [r7, #327]!	; 0x147
   11b2c:			; <UNDEFINED> instruction: 0x06ca6351
   11b30:	strtne	r2, [r9], #-2407	; 0xfffff699
   11b34:	ldrcs	r0, [r7, r5, lsl #21]!
   11b38:	mrccs	1, 0, r2, cr11, cr8, {1}
   11b3c:	stcmi	13, cr6, [ip, #-1008]!	; 0xfffffc10
   11b40:	teqpl	r8, #1216	; 0x4c0
   11b44:	strvs	r7, [sl, #-852]	; 0xfffffcac
   11b48:			; <UNDEFINED> instruction: 0x766a0abb
   11b4c:	bichi	ip, r2, lr, lsr #18
   11b50:	rsbsls	r2, r2, #34048	; 0x8500
   11b54:	adcsge	lr, pc, #10551296	; 0xa10000
   11b58:	ldmdage	sl, {r0, r1, r3, r6, r9, sl, sp, lr}
   11b5c:	subgt	r8, fp, #112, 22	; 0x1c000
   11b60:	strbgt	r5, [ip, -r3, lsr #3]!
   11b64:	orrsle	lr, r2, r9, lsl r8
   11b68:	ldrle	r0, [r9], r4, lsr #12
   11b6c:	vst3.32	{d3,d5,d7}, [lr], r5
   11b70:	rsbne	sl, sl, r0, ror r0
   11b74:	stmibne	r4!, {r1, r2, r4, r8, lr, pc}
   11b78:	cdpne	12, 3, cr6, cr7, cr8, {0}
   11b7c:	strbcs	r7, [r8, -ip, asr #14]
   11b80:	ldrtcc	fp, [r0], #3253	; 0xcb5
   11b84:	ldmdbcc	ip, {r0, r1, r4, r5, r7, sl, fp}
   11b88:	vfnmami.f32	s21, s16, s20
   11b8c:	blpl	fe7444d0 <stderr@@GLIBC_2.4+0xfe720480>
   11b90:	stmdavs	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
   11b94:	strvc	r8, [pc], #750	; 11b9c <abort@plt+0x165c>
   11b98:	stmiavc	r5!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}
   11b9c:	strbhi	r7, [r8], #2068	; 0x814
   11ba0:	sfmhi	f0, 2, [r7], {8}
   11ba4:	ldrshtls	pc, [lr], sl	; <UNPREDICTABLE>
   11ba8:	ldrbge	r6, [r0], #-3307	; 0xfffff315
   11bac:	mrclt	3, 7, sl, cr9, cr7, {7}
   11bb0:			; <UNDEFINED> instruction: 0xc67178f2
   11bb4:	add	sl, sl, r7
   11bb8:	ldr	r7, [sp, #44]	; 0x2c
   11bbc:	add	sl, sl, r7
   11bc0:	add	r6, r6, sl
   11bc4:	add	r8, r6, r8
   11bc8:	str	r6, [sp, #8]
   11bcc:	ror	r6, r3, #11
   11bd0:	add	r2, r8, r2
   11bd4:	eor	r6, r6, r3, ror #6
   11bd8:	add	r9, r9, r2
   11bdc:	eor	r6, r6, r3, ror #25
   11be0:	add	r7, r9, r6
   11be4:	orr	r2, r0, r1
   11be8:	ror	r6, r1, #13
   11bec:	and	r8, r0, r1
   11bf0:	eor	r6, r6, r1, ror #2
   11bf4:	and	r2, r2, ip
   11bf8:	eor	r6, r6, r1, ror #22
   11bfc:	orr	r2, r2, r8
   11c00:	add	r2, r6, r2
   11c04:	add	r6, r2, r7
   11c08:	ldr	r2, [sp, #68]	; 0x44
   11c0c:	add	r4, r4, r7
   11c10:	ldr	r7, [sp, #68]	; 0x44
   11c14:	ror	r2, r2, #19
   11c18:	ror	fp, r4, #11
   11c1c:	eor	r2, r2, r7, ror #17
   11c20:	eor	r2, r2, r7, lsr #10
   11c24:	ldr	r7, [sp, #16]
   11c28:	eor	fp, fp, r4, ror #6
   11c2c:	eor	fp, fp, r4, ror #25
   11c30:	ror	r8, r7, #18
   11c34:	eor	r8, r8, r7, ror #7
   11c38:	eor	r8, r8, r7, lsr #3
   11c3c:	ldr	r7, [sp, #12]
   11c40:	add	r8, r8, r7
   11c44:	ldr	r7, [sp, #48]	; 0x30
   11c48:	add	r8, r8, r7
   11c4c:	add	r2, r2, r8
   11c50:	str	r2, [sp, #12]
   11c54:	ldr	r8, [sp, #12]
   11c58:	ldr	r2, [pc, #-284]	; 11b44 <abort@plt+0x1604>
   11c5c:	eor	r7, lr, r3
   11c60:	add	r2, r8, r2
   11c64:	and	r7, r7, r4
   11c68:	eor	r7, r7, lr
   11c6c:	add	r5, r2, r5
   11c70:	add	r5, r7, r5
   11c74:	add	r5, r5, fp
   11c78:	orr	r2, r1, r6
   11c7c:	ror	fp, r6, #13
   11c80:	and	r7, r1, r6
   11c84:	eor	fp, fp, r6, ror #2
   11c88:	and	r2, r2, r0
   11c8c:	orr	r2, r2, r7
   11c90:	eor	fp, fp, r6, ror #22
   11c94:	add	fp, fp, r2
   11c98:	ldr	r2, [sp, #8]
   11c9c:	add	fp, fp, r5
   11ca0:	add	ip, ip, r5
   11ca4:	ldr	r5, [sp, #8]
   11ca8:	ror	r2, r2, #19
   11cac:	eor	r7, r3, r4
   11cb0:	eor	r2, r2, r5, ror #17
   11cb4:	eor	r2, r2, r5, lsr #10
   11cb8:	ldr	r5, [sp, #20]
   11cbc:	and	r7, r7, ip
   11cc0:	eor	r7, r7, r3
   11cc4:	ror	r8, r5, #18
   11cc8:	eor	r8, r8, r5, ror #7
   11ccc:	eor	r8, r8, r5, lsr #3
   11cd0:	ldr	r5, [sp, #16]
   11cd4:	add	r8, r8, r5
   11cd8:	ldr	r5, [sp, #52]	; 0x34
   11cdc:	add	r8, r8, r5
   11ce0:	ldr	r5, [pc, #-416]	; 11b48 <abort@plt+0x1608>
   11ce4:	add	r2, r2, r8
   11ce8:	str	r2, [sp, #16]
   11cec:	add	r5, r2, r5
   11cf0:	ror	r2, ip, #11
   11cf4:	add	lr, r5, lr
   11cf8:	eor	r2, r2, ip, ror #6
   11cfc:	add	lr, r7, lr
   11d00:	eor	r2, r2, ip, ror #25
   11d04:	add	r2, lr, r2
   11d08:	orr	r5, r6, fp
   11d0c:	ror	lr, fp, #13
   11d10:	and	r7, r6, fp
   11d14:	eor	lr, lr, fp, ror #2
   11d18:	and	r5, r5, r1
   11d1c:	orr	r5, r5, r7
   11d20:	eor	lr, lr, fp, ror #22
   11d24:	add	lr, lr, r5
   11d28:	add	lr, lr, r2
   11d2c:	add	r0, r0, r2
   11d30:	ldr	r2, [sp, #12]
   11d34:	ldr	r5, [sp, #12]
   11d38:	ror	r9, r0, #11
   11d3c:	ror	r2, r2, #19
   11d40:	eor	r2, r2, r5, ror #17
   11d44:	eor	r2, r2, r5, lsr #10
   11d48:	ldr	r5, [sp, #24]
   11d4c:	eor	r9, r9, r0, ror #6
   11d50:	eor	r9, r9, r0, ror #25
   11d54:	ror	r8, r5, #18
   11d58:	eor	r8, r8, r5, ror #7
   11d5c:	eor	r8, r8, r5, lsr #3
   11d60:	ldr	r5, [sp, #20]
   11d64:	add	r8, r8, r5
   11d68:	ldr	r5, [sp, #56]	; 0x38
   11d6c:	add	r8, r8, r5
   11d70:	add	r2, r2, r8
   11d74:	str	r2, [sp, #20]
   11d78:	ldr	r7, [sp, #20]
   11d7c:	ldr	r2, [pc, #-568]	; 11b4c <abort@plt+0x160c>
   11d80:	eor	r5, r4, ip
   11d84:	add	r2, r7, r2
   11d88:	and	r5, r5, r0
   11d8c:	eor	r5, r5, r4
   11d90:	add	r3, r2, r3
   11d94:	add	r3, r5, r3
   11d98:	add	r3, r3, r9
   11d9c:	orr	r2, fp, lr
   11da0:	ror	r9, lr, #13
   11da4:	and	r5, fp, lr
   11da8:	eor	r9, r9, lr, ror #2
   11dac:	and	r2, r2, r6
   11db0:	orr	r2, r2, r5
   11db4:	eor	r9, r9, lr, ror #22
   11db8:	add	r9, r9, r2
   11dbc:	add	r9, r9, r3
   11dc0:	add	r1, r1, r3
   11dc4:	ldr	r3, [sp, #16]
   11dc8:	ldr	r2, [sp, #16]
   11dcc:	ror	r3, r3, #19
   11dd0:	eor	r3, r3, r2, ror #17
   11dd4:	eor	r3, r3, r2, lsr #10
   11dd8:	ldr	r2, [sp, #28]
   11ddc:	ror	r8, r2, #18
   11de0:	eor	r8, r8, r2, ror #7
   11de4:	eor	r8, r8, r2, lsr #3
   11de8:	ldr	r2, [sp, #24]
   11dec:	add	r8, r8, r2
   11df0:	ldr	r2, [sp, #60]	; 0x3c
   11df4:	add	r8, r8, r2
   11df8:	add	r3, r3, r8
   11dfc:	str	r3, [sp, #24]
   11e00:	ldr	r5, [sp, #24]
   11e04:	ldr	r3, [pc, #-700]	; 11b50 <abort@plt+0x1610>
   11e08:	eor	r2, ip, r0
   11e0c:	add	r3, r5, r3
   11e10:	and	r2, r2, r1
   11e14:	ror	r5, r1, #11
   11e18:	eor	r2, r2, ip
   11e1c:	add	r4, r3, r4
   11e20:	eor	r5, r5, r1, ror #6
   11e24:	eor	r5, r5, r1, ror #25
   11e28:	add	r4, r2, r4
   11e2c:	add	r4, r4, r5
   11e30:	orr	r3, lr, r9
   11e34:	ror	r5, r9, #13
   11e38:	add	r2, r6, r4
   11e3c:	eor	r5, r5, r9, ror #2
   11e40:	and	r6, lr, r9
   11e44:	and	r3, r3, fp
   11e48:	orr	r3, r3, r6
   11e4c:	eor	r5, r5, r9, ror #22
   11e50:	add	r5, r5, r3
   11e54:	add	r5, r5, r4
   11e58:	ldr	r4, [sp, #32]
   11e5c:	ror	r3, r7, #19
   11e60:	eor	r3, r3, r7, ror #17
   11e64:	ror	r8, r4, #18
   11e68:	eor	r8, r8, r4, ror #7
   11e6c:	eor	r8, r8, r4, lsr #3
   11e70:	ldr	r4, [sp, #28]
   11e74:	eor	r3, r3, r7, lsr #10
   11e78:	add	r8, r8, r4
   11e7c:	ldr	r4, [sp, #64]	; 0x40
   11e80:	add	r8, r8, r4
   11e84:	add	r3, r3, r8
   11e88:	str	r3, [sp, #28]
   11e8c:	ldr	r6, [sp, #28]
   11e90:	ldr	r3, [pc, #-836]	; 11b54 <abort@plt+0x1614>
   11e94:	eor	r4, r0, r1
   11e98:	add	r3, r6, r3
   11e9c:	and	r4, r4, r2
   11ea0:	ror	r8, r2, #11
   11ea4:	eor	r4, r4, r0
   11ea8:	add	ip, r3, ip
   11eac:	eor	r8, r8, r2, ror #6
   11eb0:	eor	r8, r8, r2, ror #25
   11eb4:	add	ip, r4, ip
   11eb8:	add	ip, ip, r8
   11ebc:	orr	r3, r9, r5
   11ec0:	ror	r8, r5, #13
   11ec4:	and	r4, r9, r5
   11ec8:	eor	r8, r8, r5, ror #2
   11ecc:	and	r3, r3, lr
   11ed0:	orr	r3, r3, r4
   11ed4:	eor	r8, r8, r5, ror #22
   11ed8:	add	r8, r8, r3
   11edc:	ldr	r3, [sp, #24]
   11ee0:	add	r8, r8, ip
   11ee4:	add	fp, fp, ip
   11ee8:	ldr	ip, [sp, #24]
   11eec:	ror	r3, r3, #19
   11ef0:	ror	r7, fp, #11
   11ef4:	eor	r3, r3, ip, ror #17
   11ef8:	eor	r3, r3, ip, lsr #10
   11efc:	ldr	ip, [sp, #36]	; 0x24
   11f00:	ldr	r4, [sp, #36]	; 0x24
   11f04:	eor	r7, r7, fp, ror #6
   11f08:	ror	ip, ip, #18
   11f0c:	eor	ip, ip, r4, ror #7
   11f10:	eor	ip, ip, r4, lsr #3
   11f14:	ldr	r4, [sp, #32]
   11f18:	eor	r7, r7, fp, ror #25
   11f1c:	add	ip, ip, r4
   11f20:	ldr	r4, [sp, #68]	; 0x44
   11f24:	add	ip, ip, r4
   11f28:	add	r3, r3, ip
   11f2c:	str	r3, [sp, #32]
   11f30:	ldr	r4, [sp, #32]
   11f34:	ldr	r3, [pc, #-996]	; 11b58 <abort@plt+0x1618>
   11f38:	eor	ip, r1, r2
   11f3c:	add	r3, r4, r3
   11f40:	and	ip, ip, fp
   11f44:	eor	ip, ip, r1
   11f48:	add	r0, r3, r0
   11f4c:	add	r0, ip, r0
   11f50:	add	r0, r0, r7
   11f54:	orr	r3, r5, r8
   11f58:	ror	r7, r8, #13
   11f5c:	and	ip, r5, r8
   11f60:	eor	r7, r7, r8, ror #2
   11f64:	and	r3, r3, r9
   11f68:	orr	r3, r3, ip
   11f6c:	eor	r7, r7, r8, ror #22
   11f70:	add	r7, r7, r3
   11f74:	add	r7, r7, r0
   11f78:	add	lr, lr, r0
   11f7c:	ldr	r0, [sp, #40]	; 0x28
   11f80:	ldr	ip, [sp, #40]	; 0x28
   11f84:	ror	r3, r6, #19
   11f88:	ror	r0, r0, #18
   11f8c:	eor	r0, r0, ip, ror #7
   11f90:	eor	r0, r0, ip, lsr #3
   11f94:	ldr	ip, [sp, #36]	; 0x24
   11f98:	eor	r3, r3, r6, ror #17
   11f9c:	add	r0, r0, ip
   11fa0:	ldr	ip, [sp, #8]
   11fa4:	eor	r3, r3, r6, lsr #10
   11fa8:	add	r0, r0, ip
   11fac:	add	r3, r3, r0
   11fb0:	str	r3, [sp, #36]	; 0x24
   11fb4:	ldr	ip, [sp, #36]	; 0x24
   11fb8:	ldr	r3, [pc, #-1124]	; 11b5c <abort@plt+0x161c>
   11fbc:	eor	r0, r2, fp
   11fc0:	add	r3, ip, r3
   11fc4:	and	r0, r0, lr
   11fc8:	ror	r6, lr, #11
   11fcc:	eor	r0, r0, r2
   11fd0:	add	r1, r3, r1
   11fd4:	eor	r6, r6, lr, ror #6
   11fd8:	eor	r6, r6, lr, ror #25
   11fdc:	add	r1, r0, r1
   11fe0:	add	r1, r1, r6
   11fe4:	orr	r3, r8, r7
   11fe8:	ror	r6, r7, #13
   11fec:	and	r0, r8, r7
   11ff0:	eor	r6, r6, r7, ror #2
   11ff4:	and	r3, r3, r5
   11ff8:	orr	r3, r3, r0
   11ffc:	eor	r6, r6, r7, ror #22
   12000:	add	r6, r6, r3
   12004:	add	r6, r6, r1
   12008:	add	r9, r9, r1
   1200c:	ldr	r1, [sp, #44]	; 0x2c
   12010:	ldr	r0, [sp, #44]	; 0x2c
   12014:	ror	r3, r4, #19
   12018:	ror	r1, r1, #18
   1201c:	eor	r1, r1, r0, ror #7
   12020:	eor	r1, r1, r0, lsr #3
   12024:	ldr	r0, [sp, #40]	; 0x28
   12028:	eor	r3, r3, r4, ror #17
   1202c:	add	r1, r1, r0
   12030:	ldr	r0, [sp, #12]
   12034:	eor	r3, r3, r4, lsr #10
   12038:	add	r1, r1, r0
   1203c:	add	r3, r3, r1
   12040:	str	r3, [sp, #40]	; 0x28
   12044:	ldr	r1, [sp, #40]	; 0x28
   12048:	ldr	r3, [pc, #-1264]	; 11b60 <abort@plt+0x1620>
   1204c:	eor	r0, fp, lr
   12050:	add	r3, r1, r3
   12054:	and	r0, r0, r9
   12058:	ror	r1, r9, #11
   1205c:	eor	r0, r0, fp
   12060:	add	r2, r3, r2
   12064:	eor	r1, r1, r9, ror #6
   12068:	eor	r1, r1, r9, ror #25
   1206c:	add	r2, r0, r2
   12070:	add	r2, r2, r1
   12074:	orr	r3, r7, r6
   12078:	ror	r1, r6, #13
   1207c:	and	r0, r7, r6
   12080:	eor	r1, r1, r6, ror #2
   12084:	and	r3, r3, r8
   12088:	orr	r3, r3, r0
   1208c:	eor	r1, r1, r6, ror #22
   12090:	add	r1, r1, r3
   12094:	add	r1, r1, r2
   12098:	add	r5, r5, r2
   1209c:	ldr	r2, [sp, #48]	; 0x30
   120a0:	ldr	r0, [sp, #48]	; 0x30
   120a4:	ror	r3, ip, #19
   120a8:	ror	r2, r2, #18
   120ac:	eor	r2, r2, r0, ror #7
   120b0:	eor	r2, r2, r0, lsr #3
   120b4:	ldr	r0, [sp, #44]	; 0x2c
   120b8:	eor	r3, r3, ip, ror #17
   120bc:	add	r2, r2, r0
   120c0:	ldr	r0, [sp, #16]
   120c4:	eor	r3, r3, ip, lsr #10
   120c8:	add	r2, r2, r0
   120cc:	add	r3, r3, r2
   120d0:	ldr	r2, [pc, #-1396]	; 11b64 <abort@plt+0x1624>
   120d4:	eor	r0, lr, r9
   120d8:	str	r3, [sp, #44]	; 0x2c
   120dc:	add	r2, r3, r2
   120e0:	and	r0, r0, r5
   120e4:	ror	r3, r5, #11
   120e8:	eor	r0, r0, lr
   120ec:	add	fp, r2, fp
   120f0:	eor	r3, r3, r5, ror #6
   120f4:	add	fp, r0, fp
   120f8:	eor	r3, r3, r5, ror #25
   120fc:	add	r3, fp, r3
   12100:	orr	r2, r6, r1
   12104:	ror	fp, r1, #13
   12108:	and	r0, r6, r1
   1210c:	eor	fp, fp, r1, ror #2
   12110:	and	r2, r2, r7
   12114:	orr	r2, r2, r0
   12118:	eor	fp, fp, r1, ror #22
   1211c:	add	fp, fp, r2
   12120:	add	fp, fp, r3
   12124:	add	r8, r8, r3
   12128:	ldr	r3, [sp, #40]	; 0x28
   1212c:	ldr	r2, [sp, #40]	; 0x28
   12130:	ldr	r0, [sp, #52]	; 0x34
   12134:	ror	r3, r3, #19
   12138:	eor	r3, r3, r2, ror #17
   1213c:	eor	r3, r3, r2, lsr #10
   12140:	ldr	r2, [sp, #52]	; 0x34
   12144:	ror	r2, r2, #18
   12148:	eor	r2, r2, r0, ror #7
   1214c:	eor	r2, r2, r0, lsr #3
   12150:	ldr	r0, [sp, #48]	; 0x30
   12154:	add	r2, r2, r0
   12158:	ldr	r0, [sp, #20]
   1215c:	add	r2, r2, r0
   12160:	add	r3, r3, r2
   12164:	ldr	r2, [pc, #-1540]	; 11b68 <abort@plt+0x1628>
   12168:	eor	r0, r9, r5
   1216c:	add	r2, r3, r2
   12170:	str	r3, [sp, #48]	; 0x30
   12174:	and	r0, r0, r8
   12178:	ror	r3, r8, #11
   1217c:	eor	r0, r0, r9
   12180:	add	lr, r2, lr
   12184:	eor	r3, r3, r8, ror #6
   12188:	add	lr, r0, lr
   1218c:	eor	r3, r3, r8, ror #25
   12190:	add	r3, lr, r3
   12194:	orr	r2, r1, fp
   12198:	ror	lr, fp, #13
   1219c:	and	r0, r1, fp
   121a0:	eor	lr, lr, fp, ror #2
   121a4:	and	r2, r2, r6
   121a8:	orr	r2, r2, r0
   121ac:	eor	lr, lr, fp, ror #22
   121b0:	add	lr, lr, r2
   121b4:	add	lr, lr, r3
   121b8:	add	r7, r7, r3
   121bc:	ldr	r3, [sp, #44]	; 0x2c
   121c0:	ldr	r2, [sp, #44]	; 0x2c
   121c4:	ror	r3, r3, #19
   121c8:	eor	r3, r3, r2, ror #17
   121cc:	eor	r3, r3, r2, lsr #10
   121d0:	ldr	r2, [sp, #56]	; 0x38
   121d4:	ldr	r0, [sp, #56]	; 0x38
   121d8:	ror	r2, r2, #18
   121dc:	eor	r2, r2, r0, ror #7
   121e0:	eor	r2, r2, r0, lsr #3
   121e4:	ldr	r0, [sp, #52]	; 0x34
   121e8:	add	r2, r2, r0
   121ec:	ldr	r0, [sp, #24]
   121f0:	add	r2, r2, r0
   121f4:	add	r3, r3, r2
   121f8:	ldr	r2, [pc, #-1684]	; 11b6c <abort@plt+0x162c>
   121fc:	eor	r0, r5, r8
   12200:	add	r2, r3, r2
   12204:	and	r0, r0, r7
   12208:	eor	r0, r0, r5
   1220c:	add	r9, r2, r9
   12210:	str	r3, [sp, #52]	; 0x34
   12214:	add	r3, r0, r9
   12218:	ror	r9, r7, #11
   1221c:	eor	r9, r9, r7, ror #6
   12220:	eor	r9, r9, r7, ror #25
   12224:	add	r9, r3, r9
   12228:	orr	r2, fp, lr
   1222c:	ror	r3, lr, #13
   12230:	and	r0, fp, lr
   12234:	eor	r3, r3, lr, ror #2
   12238:	and	r2, r2, r1
   1223c:	orr	r2, r2, r0
   12240:	eor	r3, r3, lr, ror #22
   12244:	add	r3, r3, r2
   12248:	ldr	r2, [sp, #48]	; 0x30
   1224c:	ldr	r0, [sp, #48]	; 0x30
   12250:	add	r6, r6, r9
   12254:	ror	r2, r2, #19
   12258:	eor	r2, r2, r0, ror #17
   1225c:	eor	r2, r2, r0, lsr #10
   12260:	ldr	r0, [sp, #60]	; 0x3c
   12264:	add	r3, r3, r9
   12268:	ror	r9, r0, #18
   1226c:	eor	r9, r9, r0, ror #7
   12270:	eor	r9, r9, r0, lsr #3
   12274:	ldr	r0, [sp, #56]	; 0x38
   12278:	add	r9, r9, r0
   1227c:	ldr	r0, [sp, #28]
   12280:	add	r9, r9, r0
   12284:	add	r2, r2, r9
   12288:	str	r2, [sp, #56]	; 0x38
   1228c:	ldr	ip, [sp, #56]	; 0x38
   12290:	ldr	r2, [pc, #-1832]	; 11b70 <abort@plt+0x1630>
   12294:	eor	r0, r8, r7
   12298:	add	r2, ip, r2
   1229c:	and	r0, r0, r6
   122a0:	eor	r0, r0, r8
   122a4:	add	r5, r2, r5
   122a8:	add	sl, r0, r5
   122ac:	ror	r5, r6, #11
   122b0:	eor	r5, r5, r6, ror #6
   122b4:	eor	r5, r5, r6, ror #25
   122b8:	add	r5, sl, r5
   122bc:	orr	r2, lr, r3
   122c0:	ror	sl, r3, #13
   122c4:	and	r0, lr, r3
   122c8:	eor	sl, sl, r3, ror #2
   122cc:	and	r2, r2, fp
   122d0:	orr	r2, r2, r0
   122d4:	eor	sl, sl, r3, ror #22
   122d8:	add	sl, sl, r2
   122dc:	ldr	r2, [sp, #52]	; 0x34
   122e0:	ldr	r0, [sp, #52]	; 0x34
   122e4:	add	r1, r1, r5
   122e8:	ror	r2, r2, #19
   122ec:	eor	r2, r2, r0, ror #17
   122f0:	eor	r2, r2, r0, lsr #10
   122f4:	ldr	r0, [sp, #64]	; 0x40
   122f8:	add	sl, sl, r5
   122fc:	ror	r9, r0, #18
   12300:	eor	r9, r9, r0, ror #7
   12304:	eor	r9, r9, r0, lsr #3
   12308:	ldr	r0, [sp, #60]	; 0x3c
   1230c:	add	r9, r9, r0
   12310:	add	r9, r9, r4
   12314:	add	r2, r2, r9
   12318:	str	r2, [sp, #60]	; 0x3c
   1231c:	ldr	ip, [sp, #60]	; 0x3c
   12320:	str	r2, [sp, #80]	; 0x50
   12324:	ldr	r2, [pc, #-1976]	; 11b74 <abort@plt+0x1634>
   12328:	eor	r0, r7, r6
   1232c:	add	r2, ip, r2
   12330:	and	r0, r0, r1
   12334:	eor	r0, r0, r7
   12338:	add	r8, r2, r8
   1233c:	add	r5, r0, r8
   12340:	ror	r8, r1, #11
   12344:	eor	r8, r8, r1, ror #6
   12348:	eor	r8, r8, r1, ror #25
   1234c:	add	r8, r5, r8
   12350:	orr	r2, r3, sl
   12354:	ror	r5, sl, #13
   12358:	and	r0, r3, sl
   1235c:	eor	r5, r5, sl, ror #2
   12360:	and	r2, r2, lr
   12364:	orr	r2, r2, r0
   12368:	eor	r5, r5, sl, ror #22
   1236c:	add	r5, r5, r2
   12370:	ldr	r2, [sp, #56]	; 0x38
   12374:	add	fp, fp, r8
   12378:	add	r5, r5, r8
   1237c:	ror	r8, r2, #19
   12380:	eor	r8, r8, r2, ror #17
   12384:	eor	r0, r8, r2, lsr #10
   12388:	ldr	r2, [sp, #68]	; 0x44
   1238c:	ldr	ip, [sp, #68]	; 0x44
   12390:	ror	r2, r2, #18
   12394:	eor	r2, r2, ip, ror #7
   12398:	eor	r2, r2, ip, lsr #3
   1239c:	ldr	ip, [sp, #64]	; 0x40
   123a0:	add	r8, r2, ip
   123a4:	ldr	r2, [sp, #36]	; 0x24
   123a8:	ldr	ip, [sp, #8]
   123ac:	add	r8, r8, r2
   123b0:	ldr	r2, [pc, #-2112]	; 11b78 <abort@plt+0x1638>
   123b4:	add	r8, r0, r8
   123b8:	eor	r0, r6, r1
   123bc:	add	r2, r8, r2
   123c0:	and	r0, r0, fp
   123c4:	eor	r0, r0, r6
   123c8:	add	r7, r2, r7
   123cc:	add	r9, r0, r7
   123d0:	ror	r7, fp, #11
   123d4:	eor	r7, r7, fp, ror #6
   123d8:	eor	r7, r7, fp, ror #25
   123dc:	add	r7, r9, r7
   123e0:	orr	r2, sl, r5
   123e4:	ror	r9, r5, #13
   123e8:	and	r0, sl, r5
   123ec:	eor	r9, r9, r5, ror #2
   123f0:	and	r2, r2, r3
   123f4:	orr	r2, r2, r0
   123f8:	eor	r9, r9, r5, ror #22
   123fc:	add	r9, r9, r2
   12400:	ldr	r2, [sp, #60]	; 0x3c
   12404:	add	r9, r9, r7
   12408:	add	lr, lr, r7
   1240c:	ror	r7, r2, #19
   12410:	eor	r7, r7, r2, ror #17
   12414:	eor	r0, r7, r2, lsr #10
   12418:	ldr	r2, [sp, #8]
   1241c:	ror	r4, lr, #11
   12420:	eor	r4, r4, lr, ror #6
   12424:	ror	r2, r2, #18
   12428:	eor	r2, r2, ip, ror #7
   1242c:	eor	r2, r2, ip, lsr #3
   12430:	ldr	ip, [sp, #68]	; 0x44
   12434:	eor	r4, r4, lr, ror #25
   12438:	add	r7, r2, ip
   1243c:	ldr	r2, [sp, #40]	; 0x28
   12440:	and	ip, r5, r9
   12444:	add	r7, r7, r2
   12448:	add	r7, r0, r7
   1244c:	ldr	r0, [pc, #-2264]	; 11b7c <abort@plt+0x163c>
   12450:	eor	r2, r1, fp
   12454:	and	r2, r2, lr
   12458:	add	r0, r7, r0
   1245c:	eor	r2, r2, r1
   12460:	add	r0, r0, r6
   12464:	add	r0, r2, r0
   12468:	add	r0, r0, r4
   1246c:	orr	r2, r5, r9
   12470:	ror	r4, r9, #13
   12474:	eor	r4, r4, r9, ror #2
   12478:	and	r2, r2, sl
   1247c:	orr	r2, r2, ip
   12480:	eor	r4, r4, r9, ror #22
   12484:	add	r4, r4, r2
   12488:	ldr	r2, [sp, #12]
   1248c:	add	r4, r4, r0
   12490:	add	r3, r3, r0
   12494:	ldr	r0, [sp, #12]
   12498:	ror	r2, r2, #18
   1249c:	str	r8, [sp, #84]	; 0x54
   124a0:	eor	r2, r2, r0, ror #7
   124a4:	str	r7, [sp, #88]	; 0x58
   124a8:	eor	r2, r2, r0, lsr #3
   124ac:	ldr	r0, [sp, #8]
   124b0:	ror	r6, r8, #19
   124b4:	add	r2, r2, r0
   124b8:	ldr	r0, [sp, #44]	; 0x2c
   124bc:	eor	r6, r6, r8, ror #17
   124c0:	add	r2, r2, r0
   124c4:	eor	r6, r6, r8, lsr #10
   124c8:	add	r6, r6, r2
   124cc:	ldr	r2, [pc, #-2388]	; 11b80 <abort@plt+0x1640>
   124d0:	eor	r0, fp, lr
   124d4:	and	r0, r0, r3
   124d8:	add	r2, r6, r2
   124dc:	ror	ip, r3, #11
   124e0:	eor	r0, r0, fp
   124e4:	add	r2, r2, r1
   124e8:	eor	ip, ip, r3, ror #6
   124ec:	eor	ip, ip, r3, ror #25
   124f0:	add	r2, r0, r2
   124f4:	add	r2, r2, ip
   124f8:	orr	r1, r9, r4
   124fc:	ror	ip, r4, #13
   12500:	and	r0, r9, r4
   12504:	eor	ip, ip, r4, ror #2
   12508:	and	r1, r1, r5
   1250c:	orr	r1, r1, r0
   12510:	eor	ip, ip, r4, ror #22
   12514:	add	ip, ip, r1
   12518:	add	ip, ip, r2
   1251c:	add	sl, sl, r2
   12520:	ldr	r2, [sp, #16]
   12524:	ldr	r0, [sp, #16]
   12528:	ror	r1, r7, #19
   1252c:	ror	r2, r2, #18
   12530:	eor	r2, r2, r0, ror #7
   12534:	eor	r2, r2, r0, lsr #3
   12538:	ldr	r0, [sp, #12]
   1253c:	eor	r1, r1, r7, ror #17
   12540:	add	r2, r2, r0
   12544:	ldr	r0, [sp, #48]	; 0x30
   12548:	eor	r1, r1, r7, lsr #10
   1254c:	add	r2, r2, r0
   12550:	add	r2, r1, r2
   12554:	str	r2, [sp, #8]
   12558:	ldr	r0, [sp, #8]
   1255c:	str	r2, [sp, #96]	; 0x60
   12560:	ldr	r2, [pc, #-2532]	; 11b84 <abort@plt+0x1644>
   12564:	eor	r1, lr, r3
   12568:	and	r1, r1, sl
   1256c:	add	r2, r0, r2
   12570:	ror	r0, sl, #11
   12574:	eor	r1, r1, lr
   12578:	add	r2, r2, fp
   1257c:	eor	r0, r0, sl, ror #6
   12580:	eor	r0, r0, sl, ror #25
   12584:	add	r2, r1, r2
   12588:	add	r2, r2, r0
   1258c:	orr	r1, r4, ip
   12590:	ror	r0, ip, #13
   12594:	and	fp, r4, ip
   12598:	eor	r0, r0, ip, ror #2
   1259c:	and	r1, r1, r9
   125a0:	orr	r1, r1, fp
   125a4:	eor	r0, r0, ip, ror #22
   125a8:	add	r0, r0, r1
   125ac:	add	r0, r0, r2
   125b0:	add	r5, r5, r2
   125b4:	ldr	r2, [sp, #20]
   125b8:	ldr	fp, [sp, #20]
   125bc:	ror	r1, r6, #19
   125c0:	ror	r2, r2, #18
   125c4:	eor	r2, r2, fp, ror #7
   125c8:	eor	r2, r2, fp, lsr #3
   125cc:	ldr	fp, [sp, #16]
   125d0:	eor	r1, r1, r6, ror #17
   125d4:	add	r2, r2, fp
   125d8:	ldr	fp, [sp, #52]	; 0x34
   125dc:	eor	r1, r1, r6, lsr #10
   125e0:	add	r2, r2, fp
   125e4:	add	r2, r1, r2
   125e8:	str	r2, [sp, #12]
   125ec:	ldr	r1, [sp, #12]
   125f0:	str	r2, [sp, #100]	; 0x64
   125f4:	ldr	r2, [pc, #-2676]	; 11b88 <abort@plt+0x1648>
   125f8:	eor	fp, r3, sl
   125fc:	add	r2, r1, r2
   12600:	and	fp, fp, r5
   12604:	ror	r1, r5, #11
   12608:	eor	fp, fp, r3
   1260c:	add	lr, r2, lr
   12610:	eor	r1, r1, r5, ror #6
   12614:	eor	r1, r1, r5, ror #25
   12618:	add	lr, fp, lr
   1261c:	add	lr, lr, r1
   12620:	orr	r2, ip, r0
   12624:	ror	r1, r0, #13
   12628:	and	fp, ip, r0
   1262c:	eor	r1, r1, r0, ror #2
   12630:	and	r2, r2, r4
   12634:	orr	r2, r2, fp
   12638:	eor	r1, r1, r0, ror #22
   1263c:	add	r1, r1, r2
   12640:	ldr	r2, [sp, #8]
   12644:	add	r1, r1, lr
   12648:	add	r9, r9, lr
   1264c:	ror	lr, r2, #19
   12650:	eor	lr, lr, r2, ror #17
   12654:	eor	lr, lr, r2, lsr #10
   12658:	ldr	r2, [sp, #24]
   1265c:	ldr	fp, [sp, #24]
   12660:	str	r6, [sp, #92]	; 0x5c
   12664:	ror	r2, r2, #18
   12668:	eor	r2, r2, fp, ror #7
   1266c:	eor	r2, r2, fp, lsr #3
   12670:	ldr	fp, [sp, #20]
   12674:	add	r2, r2, fp
   12678:	ldr	fp, [sp, #56]	; 0x38
   1267c:	add	r2, r2, fp
   12680:	add	r2, lr, r2
   12684:	ldr	lr, [pc, #-2816]	; 11b8c <abort@plt+0x164c>
   12688:	eor	fp, sl, r5
   1268c:	add	lr, r2, lr
   12690:	str	r2, [sp, #16]
   12694:	str	r2, [sp, #104]	; 0x68
   12698:	and	fp, fp, r9
   1269c:	ror	r2, r9, #11
   126a0:	eor	fp, fp, sl
   126a4:	add	r3, lr, r3
   126a8:	eor	r2, r2, r9, ror #6
   126ac:	eor	r2, r2, r9, ror #25
   126b0:	add	r3, fp, r3
   126b4:	add	r3, r3, r2
   126b8:	orr	lr, r0, r1
   126bc:	ror	r2, r1, #13
   126c0:	and	fp, r0, r1
   126c4:	eor	r2, r2, r1, ror #2
   126c8:	and	lr, lr, ip
   126cc:	orr	lr, lr, fp
   126d0:	eor	r2, r2, r1, ror #22
   126d4:	add	r2, r2, lr
   126d8:	add	r2, r2, r3
   126dc:	add	r4, r4, r3
   126e0:	ldr	r3, [sp, #12]
   126e4:	ldr	fp, [sp, #28]
   126e8:	ror	lr, r3, #19
   126ec:	eor	lr, lr, r3, ror #17
   126f0:	eor	lr, lr, r3, lsr #10
   126f4:	ldr	r3, [sp, #28]
   126f8:	ror	r3, r3, #18
   126fc:	eor	r3, r3, fp, ror #7
   12700:	eor	r3, r3, fp, lsr #3
   12704:	ldr	fp, [sp, #24]
   12708:	add	r3, r3, fp
   1270c:	ldr	fp, [sp, #60]	; 0x3c
   12710:	add	r3, r3, fp
   12714:	add	r3, lr, r3
   12718:	str	r3, [sp, #20]
   1271c:	ldr	fp, [sp, #20]
   12720:	str	r3, [sp, #108]	; 0x6c
   12724:	ldr	r3, [pc, #-2972]	; 11b90 <abort@plt+0x1650>
   12728:	eor	lr, r5, r9
   1272c:	add	r3, fp, r3
   12730:	and	lr, lr, r4
   12734:	add	sl, r3, sl
   12738:	ror	r3, r4, #11
   1273c:	eor	lr, lr, r5
   12740:	eor	r3, r3, r4, ror #6
   12744:	eor	r3, r3, r4, ror #25
   12748:	add	sl, lr, sl
   1274c:	add	sl, sl, r3
   12750:	orr	lr, r1, r2
   12754:	ror	r3, r2, #13
   12758:	and	fp, r1, r2
   1275c:	eor	r3, r3, r2, ror #2
   12760:	and	lr, lr, r0
   12764:	eor	r3, r3, r2, ror #22
   12768:	orr	lr, lr, fp
   1276c:	add	lr, r3, lr
   12770:	ldr	r3, [sp, #16]
   12774:	add	ip, ip, sl
   12778:	add	sl, lr, sl
   1277c:	ror	lr, r3, #19
   12780:	eor	lr, lr, r3, ror #17
   12784:	eor	lr, lr, r3, lsr #10
   12788:	ldr	r3, [sp, #32]
   1278c:	ldr	fp, [sp, #32]
   12790:	ror	r3, r3, #18
   12794:	eor	r3, r3, fp, ror #7
   12798:	eor	r3, r3, fp, lsr #3
   1279c:	ldr	fp, [sp, #28]
   127a0:	add	r3, r3, fp
   127a4:	add	r8, r3, r8
   127a8:	add	r3, lr, r8
   127ac:	ldr	lr, [pc, #-3104]	; 11b94 <abort@plt+0x1654>
   127b0:	eor	r8, r9, r4
   127b4:	add	lr, r3, lr
   127b8:	and	r8, r8, ip
   127bc:	add	r5, lr, r5
   127c0:	eor	r8, r8, r9
   127c4:	add	r8, r8, r5
   127c8:	ror	r5, ip, #11
   127cc:	eor	r5, r5, ip, ror #6
   127d0:	eor	r5, r5, ip, ror #25
   127d4:	str	r3, [sp, #24]
   127d8:	orr	lr, r2, sl
   127dc:	str	r3, [sp, #112]	; 0x70
   127e0:	add	r3, r8, r5
   127e4:	ror	r5, sl, #13
   127e8:	and	r8, r2, sl
   127ec:	eor	r5, r5, sl, ror #2
   127f0:	and	lr, lr, r1
   127f4:	orr	lr, lr, r8
   127f8:	eor	r5, r5, sl, ror #22
   127fc:	add	r5, r5, lr
   12800:	add	r5, r5, r3
   12804:	add	r0, r0, r3
   12808:	ldr	r3, [sp, #20]
   1280c:	ldr	r8, [sp, #36]	; 0x24
   12810:	ror	lr, r3, #19
   12814:	eor	lr, lr, r3, ror #17
   12818:	eor	lr, lr, r3, lsr #10
   1281c:	ldr	r3, [sp, #36]	; 0x24
   12820:	ror	r3, r3, #18
   12824:	eor	r3, r3, r8, ror #7
   12828:	eor	r3, r3, r8, lsr #3
   1282c:	ldr	r8, [sp, #32]
   12830:	add	r3, r3, r8
   12834:	add	r7, r3, r7
   12838:	add	r7, lr, r7
   1283c:	ldr	lr, [pc, #-3244]	; 11b98 <abort@plt+0x1658>
   12840:	eor	r8, r4, ip
   12844:	add	lr, r7, lr
   12848:	and	r8, r8, r0
   1284c:	add	r9, lr, r9
   12850:	eor	r8, r8, r4
   12854:	add	r8, r8, r9
   12858:	ror	r9, r0, #11
   1285c:	eor	r9, r9, r0, ror #6
   12860:	eor	r9, r9, r0, ror #25
   12864:	add	r3, r8, r9
   12868:	orr	lr, sl, r5
   1286c:	ror	r9, r5, #13
   12870:	and	r8, sl, r5
   12874:	eor	r9, r9, r5, ror #2
   12878:	and	lr, lr, r2
   1287c:	orr	lr, lr, r8
   12880:	eor	r9, r9, r5, ror #22
   12884:	add	r9, r9, lr
   12888:	add	r9, r9, r3
   1288c:	add	r1, r1, r3
   12890:	ldr	r3, [sp, #24]
   12894:	ldr	r8, [sp, #40]	; 0x28
   12898:	str	r7, [sp, #116]	; 0x74
   1289c:	ror	lr, r3, #19
   128a0:	eor	lr, lr, r3, ror #17
   128a4:	eor	lr, lr, r3, lsr #10
   128a8:	ldr	r3, [sp, #40]	; 0x28
   128ac:	ror	r3, r3, #18
   128b0:	eor	r3, r3, r8, ror #7
   128b4:	eor	r3, r3, r8, lsr #3
   128b8:	ldr	r8, [sp, #36]	; 0x24
   128bc:	add	r3, r3, r8
   128c0:	add	r6, r3, r6
   128c4:	ldr	r3, [pc, #-3376]	; 11b9c <abort@plt+0x165c>
   128c8:	add	r6, lr, r6
   128cc:	add	r3, r6, r3
   128d0:	eor	lr, ip, r0
   128d4:	and	lr, lr, r1
   128d8:	add	r4, r3, r4
   128dc:	ror	r3, r1, #11
   128e0:	eor	lr, lr, ip
   128e4:	eor	r3, r3, r1, ror #6
   128e8:	eor	r3, r3, r1, ror #25
   128ec:	add	r4, lr, r4
   128f0:	add	r4, r4, r3
   128f4:	orr	lr, r5, r9
   128f8:	ror	r3, r9, #13
   128fc:	and	r8, r5, r9
   12900:	eor	r3, r3, r9, ror #2
   12904:	and	lr, lr, sl
   12908:	eor	r3, r3, r9, ror #22
   1290c:	orr	lr, lr, r8
   12910:	add	lr, r3, lr
   12914:	ror	r3, r7, #19
   12918:	eor	r3, r3, r7, ror #17
   1291c:	eor	r7, r3, r7, lsr #10
   12920:	ldr	r3, [sp, #44]	; 0x2c
   12924:	add	r2, r2, r4
   12928:	add	r4, lr, r4
   1292c:	ldr	lr, [sp, #44]	; 0x2c
   12930:	ror	r3, r3, #18
   12934:	ror	r8, r2, #11
   12938:	eor	r3, r3, lr, ror #7
   1293c:	eor	r3, r3, lr, lsr #3
   12940:	ldr	lr, [sp, #40]	; 0x28
   12944:	eor	r8, r8, r2, ror #6
   12948:	add	r3, r3, lr
   1294c:	ldr	lr, [sp, #8]
   12950:	eor	r8, r8, r2, ror #25
   12954:	add	r3, r3, lr
   12958:	add	r7, r7, r3
   1295c:	ldr	r3, [pc, #-3524]	; 11ba0 <abort@plt+0x1660>
   12960:	eor	lr, r0, r1
   12964:	add	r3, r7, r3
   12968:	and	lr, lr, r2
   1296c:	eor	lr, lr, r0
   12970:	add	ip, r3, ip
   12974:	add	ip, lr, ip
   12978:	add	ip, ip, r8
   1297c:	orr	r3, r9, r4
   12980:	ror	r8, r4, #13
   12984:	and	lr, r9, r4
   12988:	eor	r8, r8, r4, ror #2
   1298c:	and	r3, r3, r5
   12990:	eor	r8, r8, r4, ror #22
   12994:	orr	r3, r3, lr
   12998:	add	r3, r8, r3
   1299c:	add	sl, sl, ip
   129a0:	add	ip, r3, ip
   129a4:	ror	r3, r6, #19
   129a8:	eor	r3, r3, r6, ror #17
   129ac:	str	r6, [sp, #120]	; 0x78
   129b0:	eor	r6, r3, r6, lsr #10
   129b4:	ldr	r3, [sp, #48]	; 0x30
   129b8:	ldr	lr, [sp, #48]	; 0x30
   129bc:	and	r8, r4, ip
   129c0:	ror	r3, r3, #18
   129c4:	eor	r3, r3, lr, ror #7
   129c8:	eor	r3, r3, lr, lsr #3
   129cc:	ldr	lr, [sp, #44]	; 0x2c
   129d0:	str	r7, [sp, #124]	; 0x7c
   129d4:	add	r3, r3, lr
   129d8:	ldr	lr, [sp, #12]
   129dc:	add	r3, r3, lr
   129e0:	add	r6, r6, r3
   129e4:	ldr	r3, [pc, #-3656]	; 11ba4 <abort@plt+0x1664>
   129e8:	eor	lr, r1, r2
   129ec:	add	r3, r6, r3
   129f0:	and	lr, lr, sl
   129f4:	add	r0, r3, r0
   129f8:	ror	r3, sl, #11
   129fc:	eor	lr, lr, r1
   12a00:	eor	r3, r3, sl, ror #6
   12a04:	eor	r3, r3, sl, ror #25
   12a08:	add	r0, lr, r0
   12a0c:	add	r0, r0, r3
   12a10:	orr	lr, r4, ip
   12a14:	ror	r3, ip, #13
   12a18:	eor	r3, r3, ip, ror #2
   12a1c:	and	lr, lr, r9
   12a20:	eor	r3, r3, ip, ror #22
   12a24:	orr	lr, lr, r8
   12a28:	add	lr, r3, lr
   12a2c:	add	r5, r5, r0
   12a30:	add	r0, lr, r0
   12a34:	ror	lr, r7, #19
   12a38:	eor	lr, lr, r7, ror #17
   12a3c:	ldr	r3, [sp, #52]	; 0x34
   12a40:	eor	r7, lr, r7, lsr #10
   12a44:	ldr	lr, [sp, #52]	; 0x34
   12a48:	ror	r3, r3, #18
   12a4c:	ror	fp, r5, #11
   12a50:	eor	r3, r3, lr, ror #7
   12a54:	eor	r3, r3, lr, lsr #3
   12a58:	ldr	lr, [sp, #48]	; 0x30
   12a5c:	eor	fp, fp, r5, ror #6
   12a60:	add	r3, r3, lr
   12a64:	ldr	lr, [sp, #16]
   12a68:	eor	fp, fp, r5, ror #25
   12a6c:	add	lr, r3, lr
   12a70:	ldr	r3, [pc, #-3792]	; 11ba8 <abort@plt+0x1668>
   12a74:	add	r7, r7, lr
   12a78:	eor	lr, r2, sl
   12a7c:	add	r3, r7, r3
   12a80:	and	lr, lr, r5
   12a84:	eor	lr, lr, r2
   12a88:	add	r1, r3, r1
   12a8c:	add	r1, lr, r1
   12a90:	add	r1, r1, fp
   12a94:	orr	r3, ip, r0
   12a98:	ror	fp, r0, #13
   12a9c:	and	lr, ip, r0
   12aa0:	eor	fp, fp, r0, ror #2
   12aa4:	and	r3, r3, r4
   12aa8:	eor	fp, fp, r0, ror #22
   12aac:	orr	r3, r3, lr
   12ab0:	add	r3, fp, r3
   12ab4:	add	r9, r9, r1
   12ab8:	add	r1, r3, r1
   12abc:	ror	r3, r6, #19
   12ac0:	eor	r3, r3, r6, ror #17
   12ac4:	str	r6, [sp, #128]	; 0x80
   12ac8:	eor	r6, r3, r6, lsr #10
   12acc:	ldr	r3, [sp, #56]	; 0x38
   12ad0:	str	r7, [sp, #132]	; 0x84
   12ad4:	ldr	lr, [sp, #56]	; 0x38
   12ad8:	ror	r3, r3, #18
   12adc:	eor	r3, r3, lr, ror #7
   12ae0:	eor	r3, r3, lr, lsr #3
   12ae4:	ldr	lr, [sp, #52]	; 0x34
   12ae8:	add	r3, r3, lr
   12aec:	ldr	lr, [sp, #20]
   12af0:	add	r3, r3, lr
   12af4:	add	r6, r6, r3
   12af8:	ldr	r3, [pc, #-3924]	; 11bac <abort@plt+0x166c>
   12afc:	eor	lr, sl, r5
   12b00:	add	r3, r6, r3
   12b04:	and	lr, lr, r9
   12b08:	add	r2, r3, r2
   12b0c:	ror	r3, r9, #11
   12b10:	eor	lr, lr, sl
   12b14:	eor	r3, r3, r9, ror #6
   12b18:	eor	r3, r3, r9, ror #25
   12b1c:	add	r2, lr, r2
   12b20:	add	r2, r2, r3
   12b24:	str	r6, [sp, #136]	; 0x88
   12b28:	orr	r3, r0, r1
   12b2c:	ror	r6, r1, #13
   12b30:	and	lr, r0, r1
   12b34:	and	r3, r3, ip
   12b38:	eor	r6, r6, r1, ror #2
   12b3c:	orr	r3, r3, lr
   12b40:	eor	r6, r6, r1, ror #22
   12b44:	add	r6, r6, r3
   12b48:	ldr	r3, [sp, #60]	; 0x3c
   12b4c:	add	r6, r6, r2
   12b50:	add	r4, r4, r2
   12b54:	ldr	r2, [sp, #60]	; 0x3c
   12b58:	ror	r3, r3, #18
   12b5c:	ror	lr, r7, #19
   12b60:	eor	r3, r3, r2, ror #7
   12b64:	eor	r3, r3, r2, lsr #3
   12b68:	ldr	r2, [sp, #56]	; 0x38
   12b6c:	eor	lr, lr, r7, ror #17
   12b70:	add	r3, r3, r2
   12b74:	ldr	r2, [sp, #24]
   12b78:	eor	r7, lr, r7, lsr #10
   12b7c:	add	r3, r3, r2
   12b80:	add	r7, r7, r3
   12b84:	ldr	r3, [pc, #-4060]	; 11bb0 <abort@plt+0x1670>
   12b88:	eor	r2, r5, r9
   12b8c:	add	r3, r7, r3
   12b90:	add	sl, r3, sl
   12b94:	and	r2, r2, r4
   12b98:	ror	r3, r4, #11
   12b9c:	eor	r2, r2, r5
   12ba0:	eor	r3, r3, r4, ror #6
   12ba4:	add	sl, r2, sl
   12ba8:	eor	r3, r3, r4, ror #25
   12bac:	add	sl, sl, r3
   12bb0:	orr	r3, r1, r6
   12bb4:	and	r3, r3, r0
   12bb8:	str	r7, [sp, #140]	; 0x8c
   12bbc:	and	r7, r1, r6
   12bc0:	orr	r7, r3, r7
   12bc4:	ror	r2, r6, #13
   12bc8:	ldr	r3, [sp, #4]
   12bcc:	eor	r2, r2, r6, ror #2
   12bd0:	eor	r2, r2, r6, ror #22
   12bd4:	add	r2, r2, r7
   12bd8:	ldr	r7, [r3]
   12bdc:	ldr	r8, [r3, #16]
   12be0:	ldr	fp, [r3, #8]
   12be4:	ldr	lr, [r3, #12]
   12be8:	add	r7, r2, r7
   12bec:	ldr	r2, [r3, #4]
   12bf0:	add	ip, ip, r8
   12bf4:	add	r7, r7, sl
   12bf8:	add	r6, r6, r2
   12bfc:	add	lr, r0, lr
   12c00:	add	fp, r1, fp
   12c04:	add	sl, ip, sl
   12c08:	str	r7, [r3]
   12c0c:	str	r6, [r3, #4]
   12c10:	str	fp, [r3, #8]
   12c14:	str	lr, [r3, #12]
   12c18:	str	sl, [r3, #16]
   12c1c:	ldr	r2, [sp, #4]
   12c20:	ldr	r3, [r3, #20]
   12c24:	add	r3, r4, r3
   12c28:	str	r3, [r2, #20]
   12c2c:	ldr	r2, [r2, #24]
   12c30:	add	r9, r9, r2
   12c34:	ldr	r2, [sp, #4]
   12c38:	ldr	r0, [r2, #28]
   12c3c:	str	r9, [r2, #24]
   12c40:	add	r5, r5, r0
   12c44:	str	r5, [r2, #28]
   12c48:	b	10a2c <abort@plt+0x4ec>
   12c4c:	push	{r4, r5, r6, lr}
   12c50:	mov	r4, r0
   12c54:	ldr	r0, [r0, #40]	; 0x28
   12c58:	ldr	r3, [r4, #32]
   12c5c:	cmp	r0, #55	; 0x37
   12c60:	add	r3, r0, r3
   12c64:	movls	r5, #16
   12c68:	movhi	r5, #32
   12c6c:	cmp	r0, r3
   12c70:	str	r3, [r4, #32]
   12c74:	ldrhi	r2, [r4, #36]	; 0x24
   12c78:	add	r6, r4, #44	; 0x2c
   12c7c:	addhi	r2, r2, #1
   12c80:	strhi	r2, [r4, #36]	; 0x24
   12c84:	ldr	r1, [r4, #36]	; 0x24
   12c88:	lsr	r2, r3, #29
   12c8c:	lsl	r3, r3, #3
   12c90:	orr	r2, r2, r1, lsl #3
   12c94:	add	r1, r4, r5, lsl #2
   12c98:	sub	r5, r5, #-1073741822	; 0xc0000002
   12c9c:	rev	r2, r2
   12ca0:	lsl	r5, r5, #2
   12ca4:	rev	r3, r3
   12ca8:	str	r2, [r1, #36]	; 0x24
   12cac:	str	r3, [r1, #40]	; 0x28
   12cb0:	sub	r2, r5, r0
   12cb4:	ldr	r1, [pc, #24]	; 12cd4 <abort@plt+0x2794>
   12cb8:	add	r0, r6, r0
   12cbc:	bl	104b0 <memcpy@plt>
   12cc0:	mov	r2, r4
   12cc4:	add	r1, r5, #8
   12cc8:	mov	r0, r6
   12ccc:	pop	{r4, r5, r6, lr}
   12cd0:	b	109d0 <abort@plt+0x490>
   12cd4:	andeq	r3, r1, r7, lsr #4
   12cd8:	push	{r4, r5, r6, lr}
   12cdc:	mov	r4, r0
   12ce0:	mov	r5, r1
   12ce4:	bl	12c4c <abort@plt+0x270c>
   12ce8:	mov	r1, r5
   12cec:	mov	r0, r4
   12cf0:	pop	{r4, r5, r6, lr}
   12cf4:	b	10988 <abort@plt+0x448>
   12cf8:	push	{r4, r5, r6, lr}
   12cfc:	mov	r4, r0
   12d00:	mov	r5, r1
   12d04:	bl	12c4c <abort@plt+0x270c>
   12d08:	mov	r1, r5
   12d0c:	mov	r0, r4
   12d10:	pop	{r4, r5, r6, lr}
   12d14:	b	109ac <abort@plt+0x46c>
   12d18:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12d1c:	mov	r6, r0
   12d20:	ldr	r8, [r2, #40]	; 0x28
   12d24:	mov	r4, r1
   12d28:	cmp	r8, #0
   12d2c:	mov	r5, r2
   12d30:	beq	12da0 <abort@plt+0x2860>
   12d34:	rsb	r7, r8, #128	; 0x80
   12d38:	cmp	r7, r1
   12d3c:	movcs	r7, r1
   12d40:	add	r9, r2, #44	; 0x2c
   12d44:	mov	r1, r0
   12d48:	mov	r2, r7
   12d4c:	add	r0, r9, r8
   12d50:	bl	104b0 <memcpy@plt>
   12d54:	ldr	r1, [r5, #40]	; 0x28
   12d58:	add	r1, r7, r1
   12d5c:	cmp	r1, #64	; 0x40
   12d60:	str	r1, [r5, #40]	; 0x28
   12d64:	bls	12d98 <abort@plt+0x2858>
   12d68:	mov	r2, r5
   12d6c:	bic	r1, r1, #63	; 0x3f
   12d70:	mov	r0, r9
   12d74:	bl	109d0 <abort@plt+0x490>
   12d78:	ldr	r2, [r5, #40]	; 0x28
   12d7c:	add	r1, r8, r7
   12d80:	and	r2, r2, #63	; 0x3f
   12d84:	bic	r1, r1, #63	; 0x3f
   12d88:	str	r2, [r5, #40]	; 0x28
   12d8c:	add	r1, r9, r1
   12d90:	mov	r0, r9
   12d94:	bl	104b0 <memcpy@plt>
   12d98:	add	r6, r6, r7
   12d9c:	sub	r4, r4, r7
   12da0:	cmp	r4, #63	; 0x3f
   12da4:	bls	12dd8 <abort@plt+0x2898>
   12da8:	tst	r6, #3
   12dac:	movne	r7, r4
   12db0:	addne	r8, r5, #44	; 0x2c
   12db4:	movne	r9, #64	; 0x40
   12db8:	bne	12e10 <abort@plt+0x28d0>
   12dbc:	bic	r7, r4, #63	; 0x3f
   12dc0:	mov	r0, r6
   12dc4:	mov	r2, r5
   12dc8:	mov	r1, r7
   12dcc:	bl	109d0 <abort@plt+0x490>
   12dd0:	add	r6, r6, r7
   12dd4:	and	r4, r4, #63	; 0x3f
   12dd8:	cmp	r4, #0
   12ddc:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   12de0:	b	12e34 <abort@plt+0x28f4>
   12de4:	mov	r2, r8
   12de8:	add	r1, r3, #64	; 0x40
   12dec:	ldr	r0, [r3], #4
   12df0:	cmp	r3, r1
   12df4:	str	r0, [r2], #4
   12df8:	bne	12dec <abort@plt+0x28ac>
   12dfc:	mov	r2, r5
   12e00:	mov	r1, r9
   12e04:	mov	r0, r8
   12e08:	bl	109d0 <abort@plt+0x490>
   12e0c:	sub	r7, r7, #64	; 0x40
   12e10:	sub	r3, r4, r7
   12e14:	cmp	r7, #64	; 0x40
   12e18:	add	r3, r6, r3
   12e1c:	bhi	12de4 <abort@plt+0x28a4>
   12e20:	sub	r3, r4, #1
   12e24:	bic	r2, r3, #63	; 0x3f
   12e28:	lsr	r3, r3, #6
   12e2c:	add	r6, r6, r2
   12e30:	sub	r4, r4, r3, lsl #6
   12e34:	ldr	r7, [r5, #40]	; 0x28
   12e38:	add	r8, r5, #44	; 0x2c
   12e3c:	mov	r2, r4
   12e40:	mov	r1, r6
   12e44:	add	r0, r8, r7
   12e48:	add	r4, r7, r4
   12e4c:	bl	104b0 <memcpy@plt>
   12e50:	cmp	r4, #63	; 0x3f
   12e54:	bls	12e7c <abort@plt+0x293c>
   12e58:	mov	r2, r5
   12e5c:	mov	r1, #64	; 0x40
   12e60:	mov	r0, r8
   12e64:	sub	r4, r4, #64	; 0x40
   12e68:	bl	109d0 <abort@plt+0x490>
   12e6c:	mov	r2, r4
   12e70:	add	r1, r5, #108	; 0x6c
   12e74:	mov	r0, r8
   12e78:	bl	104b0 <memcpy@plt>
   12e7c:	str	r4, [r5, #40]	; 0x28
   12e80:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12e84:	push	{r4, r5, r6, lr}
   12e88:	sub	sp, sp, #176	; 0xb0
   12e8c:	mov	r5, r0
   12e90:	mov	r6, r1
   12e94:	add	r0, sp, #4
   12e98:	mov	r4, r2
   12e9c:	bl	108b8 <abort@plt+0x378>
   12ea0:	add	r2, sp, #4
   12ea4:	mov	r1, r6
   12ea8:	mov	r0, r5
   12eac:	bl	12d18 <abort@plt+0x27d8>
   12eb0:	mov	r1, r4
   12eb4:	add	r0, sp, #4
   12eb8:	bl	12cd8 <abort@plt+0x2798>
   12ebc:	add	sp, sp, #176	; 0xb0
   12ec0:	pop	{r4, r5, r6, pc}
   12ec4:	push	{r4, r5, r6, lr}
   12ec8:	sub	sp, sp, #176	; 0xb0
   12ecc:	mov	r5, r0
   12ed0:	mov	r6, r1
   12ed4:	add	r0, sp, #4
   12ed8:	mov	r4, r2
   12edc:	bl	10920 <abort@plt+0x3e0>
   12ee0:	add	r2, sp, #4
   12ee4:	mov	r1, r6
   12ee8:	mov	r0, r5
   12eec:	bl	12d18 <abort@plt+0x27d8>
   12ef0:	mov	r1, r4
   12ef4:	add	r0, sp, #4
   12ef8:	bl	12cf8 <abort@plt+0x27b8>
   12efc:	add	sp, sp, #176	; 0xb0
   12f00:	pop	{r4, r5, r6, pc}
   12f04:	cmp	r0, #0
   12f08:	mov	r3, #0
   12f0c:	moveq	r0, #1
   12f10:	adds	r3, r3, #0
   12f14:	movne	r3, #1
   12f18:	cmp	r0, #0
   12f1c:	blt	12f2c <abort@plt+0x29ec>
   12f20:	cmp	r3, #0
   12f24:	bne	12f2c <abort@plt+0x29ec>
   12f28:	b	104c8 <malloc@plt>
   12f2c:	push	{r4, lr}
   12f30:	bl	10504 <__errno_location@plt>
   12f34:	mov	r3, #12
   12f38:	str	r3, [r0]
   12f3c:	mov	r0, #0
   12f40:	pop	{r4, pc}
   12f44:	subs	r2, r1, #1
   12f48:	bxeq	lr
   12f4c:	bcc	13124 <abort@plt+0x2be4>
   12f50:	cmp	r0, r1
   12f54:	bls	13108 <abort@plt+0x2bc8>
   12f58:	tst	r1, r2
   12f5c:	beq	13114 <abort@plt+0x2bd4>
   12f60:	clz	r3, r0
   12f64:	clz	r2, r1
   12f68:	sub	r3, r2, r3
   12f6c:	rsbs	r3, r3, #31
   12f70:	addne	r3, r3, r3, lsl #1
   12f74:	mov	r2, #0
   12f78:	addne	pc, pc, r3, lsl #2
   12f7c:	nop			; (mov r0, r0)
   12f80:	cmp	r0, r1, lsl #31
   12f84:	adc	r2, r2, r2
   12f88:	subcs	r0, r0, r1, lsl #31
   12f8c:	cmp	r0, r1, lsl #30
   12f90:	adc	r2, r2, r2
   12f94:	subcs	r0, r0, r1, lsl #30
   12f98:	cmp	r0, r1, lsl #29
   12f9c:	adc	r2, r2, r2
   12fa0:	subcs	r0, r0, r1, lsl #29
   12fa4:	cmp	r0, r1, lsl #28
   12fa8:	adc	r2, r2, r2
   12fac:	subcs	r0, r0, r1, lsl #28
   12fb0:	cmp	r0, r1, lsl #27
   12fb4:	adc	r2, r2, r2
   12fb8:	subcs	r0, r0, r1, lsl #27
   12fbc:	cmp	r0, r1, lsl #26
   12fc0:	adc	r2, r2, r2
   12fc4:	subcs	r0, r0, r1, lsl #26
   12fc8:	cmp	r0, r1, lsl #25
   12fcc:	adc	r2, r2, r2
   12fd0:	subcs	r0, r0, r1, lsl #25
   12fd4:	cmp	r0, r1, lsl #24
   12fd8:	adc	r2, r2, r2
   12fdc:	subcs	r0, r0, r1, lsl #24
   12fe0:	cmp	r0, r1, lsl #23
   12fe4:	adc	r2, r2, r2
   12fe8:	subcs	r0, r0, r1, lsl #23
   12fec:	cmp	r0, r1, lsl #22
   12ff0:	adc	r2, r2, r2
   12ff4:	subcs	r0, r0, r1, lsl #22
   12ff8:	cmp	r0, r1, lsl #21
   12ffc:	adc	r2, r2, r2
   13000:	subcs	r0, r0, r1, lsl #21
   13004:	cmp	r0, r1, lsl #20
   13008:	adc	r2, r2, r2
   1300c:	subcs	r0, r0, r1, lsl #20
   13010:	cmp	r0, r1, lsl #19
   13014:	adc	r2, r2, r2
   13018:	subcs	r0, r0, r1, lsl #19
   1301c:	cmp	r0, r1, lsl #18
   13020:	adc	r2, r2, r2
   13024:	subcs	r0, r0, r1, lsl #18
   13028:	cmp	r0, r1, lsl #17
   1302c:	adc	r2, r2, r2
   13030:	subcs	r0, r0, r1, lsl #17
   13034:	cmp	r0, r1, lsl #16
   13038:	adc	r2, r2, r2
   1303c:	subcs	r0, r0, r1, lsl #16
   13040:	cmp	r0, r1, lsl #15
   13044:	adc	r2, r2, r2
   13048:	subcs	r0, r0, r1, lsl #15
   1304c:	cmp	r0, r1, lsl #14
   13050:	adc	r2, r2, r2
   13054:	subcs	r0, r0, r1, lsl #14
   13058:	cmp	r0, r1, lsl #13
   1305c:	adc	r2, r2, r2
   13060:	subcs	r0, r0, r1, lsl #13
   13064:	cmp	r0, r1, lsl #12
   13068:	adc	r2, r2, r2
   1306c:	subcs	r0, r0, r1, lsl #12
   13070:	cmp	r0, r1, lsl #11
   13074:	adc	r2, r2, r2
   13078:	subcs	r0, r0, r1, lsl #11
   1307c:	cmp	r0, r1, lsl #10
   13080:	adc	r2, r2, r2
   13084:	subcs	r0, r0, r1, lsl #10
   13088:	cmp	r0, r1, lsl #9
   1308c:	adc	r2, r2, r2
   13090:	subcs	r0, r0, r1, lsl #9
   13094:	cmp	r0, r1, lsl #8
   13098:	adc	r2, r2, r2
   1309c:	subcs	r0, r0, r1, lsl #8
   130a0:	cmp	r0, r1, lsl #7
   130a4:	adc	r2, r2, r2
   130a8:	subcs	r0, r0, r1, lsl #7
   130ac:	cmp	r0, r1, lsl #6
   130b0:	adc	r2, r2, r2
   130b4:	subcs	r0, r0, r1, lsl #6
   130b8:	cmp	r0, r1, lsl #5
   130bc:	adc	r2, r2, r2
   130c0:	subcs	r0, r0, r1, lsl #5
   130c4:	cmp	r0, r1, lsl #4
   130c8:	adc	r2, r2, r2
   130cc:	subcs	r0, r0, r1, lsl #4
   130d0:	cmp	r0, r1, lsl #3
   130d4:	adc	r2, r2, r2
   130d8:	subcs	r0, r0, r1, lsl #3
   130dc:	cmp	r0, r1, lsl #2
   130e0:	adc	r2, r2, r2
   130e4:	subcs	r0, r0, r1, lsl #2
   130e8:	cmp	r0, r1, lsl #1
   130ec:	adc	r2, r2, r2
   130f0:	subcs	r0, r0, r1, lsl #1
   130f4:	cmp	r0, r1
   130f8:	adc	r2, r2, r2
   130fc:	subcs	r0, r0, r1
   13100:	mov	r0, r2
   13104:	bx	lr
   13108:	moveq	r0, #1
   1310c:	movne	r0, #0
   13110:	bx	lr
   13114:	clz	r2, r1
   13118:	rsb	r2, r2, #31
   1311c:	lsr	r0, r0, r2
   13120:	bx	lr
   13124:	cmp	r0, #0
   13128:	mvnne	r0, #0
   1312c:	b	13150 <abort@plt+0x2c10>
   13130:	cmp	r1, #0
   13134:	beq	13124 <abort@plt+0x2be4>
   13138:	push	{r0, r1, lr}
   1313c:	bl	12f44 <abort@plt+0x2a04>
   13140:	pop	{r1, r2, lr}
   13144:	mul	r3, r2, r0
   13148:	sub	r1, r1, r3
   1314c:	bx	lr
   13150:	push	{r1, lr}
   13154:	mov	r0, #8
   13158:	bl	104a4 <raise@plt>
   1315c:	pop	{r1, pc}
   13160:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13164:	mov	r7, r0
   13168:	ldr	r6, [pc, #72]	; 131b8 <abort@plt+0x2c78>
   1316c:	ldr	r5, [pc, #72]	; 131bc <abort@plt+0x2c7c>
   13170:	add	r6, pc, r6
   13174:	add	r5, pc, r5
   13178:	sub	r6, r6, r5
   1317c:	mov	r8, r1
   13180:	mov	r9, r2
   13184:	bl	10484 <raise@plt-0x20>
   13188:	asrs	r6, r6, #2
   1318c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   13190:	mov	r4, #0
   13194:	add	r4, r4, #1
   13198:	ldr	r3, [r5], #4
   1319c:	mov	r2, r9
   131a0:	mov	r1, r8
   131a4:	mov	r0, r7
   131a8:	blx	r3
   131ac:	cmp	r6, r4
   131b0:	bne	13194 <abort@plt+0x2c54>
   131b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   131b8:	muleq	r1, r8, sp
   131bc:	muleq	r1, r0, sp
   131c0:	bx	lr

Disassembly of section .fini:

000131c4 <.fini>:
   131c4:	push	{r3, lr}
   131c8:	pop	{r3, pc}
