<stg><name>pl_axi_dma_controller</name>


<trans_list>

<trans id="204" from="1" to="2">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="2" to="11">
<condition id="57">
<or_exp><and_exp><literal name="localEnabled" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="2" to="3">
<condition id="59">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="2" to="12">
<condition id="58">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="3" to="4">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="4" to="5">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="5" to="6">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="6" to="7">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="7" to="8">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="8" to="9">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="9" to="10">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="10" to="11">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="11" to="11">
<condition id="71">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="0"/>
<literal name="p_Val2_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="12" to="13">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="13" to="11">
<condition id="76">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="13" to="14">
<condition id="75">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="14" to="15">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="15" to="16">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="16" to="17">
<condition id="82">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="16" to="19">
<condition id="83">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="17" to="18">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="18" to="15">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="19" to="20">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="20" to="21">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="21" to="22">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="22" to="23">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="23" to="24">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="24" to="25">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="25" to="26">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="26" to="27">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="27" to="28">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="28" to="29">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="29" to="30">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="30" to="31">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="31" to="32">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="32" to="32">
<condition id="103">
<or_exp><and_exp><literal name="p_Val2_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="32" to="13">
<condition id="105">
<or_exp><and_exp><literal name="p_Val2_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %enabled_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %enabled)

]]></node>
<StgValue><ssdm name="enabled_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %write_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %write_r)

]]></node>
<StgValue><ssdm name="write_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="64">
<![CDATA[
:19  %startAddress_assign = alloca i32, align 4

]]></node>
<StgValue><ssdm name="startAddress_assign"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="64">
<![CDATA[
:20  %write_assign = alloca i1, align 1

]]></node>
<StgValue><ssdm name="write_assign"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="64">
<![CDATA[
:21  %length_assign = alloca i32, align 4

]]></node>
<StgValue><ssdm name="length_assign"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="64">
<![CDATA[
:22  %iterations_assign = alloca i32, align 4

]]></node>
<StgValue><ssdm name="iterations_assign"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="64">
<![CDATA[
:23  %enabled_assign = alloca i1, align 1

]]></node>
<StgValue><ssdm name="enabled_assign"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:25  store volatile i1 %write_read, i1* %write_assign, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:28  store volatile i1 %enabled_read, i1* %enabled_assign, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %AXI_DMA_SLAVE), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %startAddress), !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1 %write_r), !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %length_r), !map !23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %iterations), !map !27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1 %enabled), !map !31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_scanner), !map !35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %dma_control), !map !39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %dma_status), !map !43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %dma_address), !map !47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %fabric_interrupt_write_finished_V), !map !51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %fabric_interrupt_read_finished_V), !map !55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %controller_finished_V), !map !59

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %iterations_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %iterations)

]]></node>
<StgValue><ssdm name="iterations_read"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %length_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %length_r)

]]></node>
<StgValue><ssdm name="length_read"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %startAddress_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %startAddress)

]]></node>
<StgValue><ssdm name="startAddress_read"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  store volatile i32 %startAddress_read, i32* %startAddress_assign, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  store volatile i32 %length_read, i32* %length_assign, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  store volatile i32 %iterations_read, i32* %iterations_assign, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecWire(i1* %controller_finished_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecWire(i1* %fabric_interrupt_write_finished_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecWire(i1* %fabric_interrupt_read_finished_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecWire(i1* %reset_scanner, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecWire(i32* %dma_address, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecWire(i32* %dma_status, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecWire(i32* %dma_control, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecWire(i1 %enabled, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecWire(i32 %iterations, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecWire(i32 %length_r, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecWire(i32 %startAddress, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecWire(i32 0, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecWire(i32* %AXI_DMA_SLAVE, [6 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 14, [10 x i8]* @p_str3, [4 x i8]* @p_str4, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="1">
<![CDATA[
:42  %localEnabled = load volatile i1* %enabled_assign, align 1

]]></node>
<StgValue><ssdm name="localEnabled"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:43  br i1 %localEnabled, label %1, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="1">
<![CDATA[
:0  %write_assign_load = load volatile i1* %write_assign, align 1

]]></node>
<StgValue><ssdm name="write_assign_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %write_assign_load, label %2, label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:0  %AXI_DMA_SLAVE_addr_3 = getelementptr inbounds i32* %AXI_DMA_SLAVE, i64 12

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_3"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %AXI_DMA_SLAVE_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_req"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %reset_scanner, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="82" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %AXI_DMA_SLAVE_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_req"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %AXI_DMA_SLAVE_addr_3_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE_addr_3)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_3_read"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %AXI_DMA_SLAVE_addr_3_read, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:4  %tmp = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_3, i1 true)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %AXI_DMA_SLAVE_addr_3_req6 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_3_req6"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE_addr_3, i32 %tmp)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %AXI_DMA_SLAVE_addr_3_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_3)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_3_resp7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="89" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %AXI_DMA_SLAVE_addr_3_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_3)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_3_resp7"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %AXI_DMA_SLAVE_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_1_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %AXI_DMA_SLAVE_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_1_req"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %AXI_DMA_SLAVE_addr_3_read_1 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE_addr_3)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_3_read_1"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_7 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %AXI_DMA_SLAVE_addr_3_read_1, i32 13, i32 31)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="12" op_0_bw="32">
<![CDATA[
:11  %tmp_4 = trunc i32 %AXI_DMA_SLAVE_addr_3_read_1 to i12

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="1" op_3_bw="12">
<![CDATA[
:12  %tmp_1 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i1.i12(i19 %tmp_7, i1 true, i12 %tmp_4)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %AXI_DMA_SLAVE_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_3_req"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE_addr_3, i32 %tmp_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="7" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:15  %AXI_DMA_SLAVE_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_3)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="99" st_id="8" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:15  %AXI_DMA_SLAVE_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_3)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_3_resp"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32">
<![CDATA[
:16  %startAddress_assign_load = load volatile i32* %startAddress_assign, align 4

]]></node>
<StgValue><ssdm name="startAddress_assign_load"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:17  %AXI_DMA_SLAVE_addr_4 = getelementptr inbounds i32* %AXI_DMA_SLAVE, i64 18

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_4"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %AXI_DMA_SLAVE_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_4, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_4_req"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE_addr_4, i32 %startAddress_assign_load)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="8" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:20  %AXI_DMA_SLAVE_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_4)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="105" st_id="9" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:20  %AXI_DMA_SLAVE_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_4)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_4_resp"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32">
<![CDATA[
:21  %length_assign_load = load volatile i32* %length_assign, align 4

]]></node>
<StgValue><ssdm name="length_assign_load"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:22  %AXI_DMA_SLAVE_addr_5 = getelementptr inbounds i32* %AXI_DMA_SLAVE, i64 22

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_5"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %AXI_DMA_SLAVE_addr_5_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_5_req"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE_addr_5, i32 %length_assign_load)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:25  %AXI_DMA_SLAVE_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_5)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_5_resp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="111" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:25  %AXI_DMA_SLAVE_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_5)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_5_resp"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:26  %local_V = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %fabric_interrupt_write_finished_V)

]]></node>
<StgValue><ssdm name="local_V"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %p_Val2_2 = phi i1 [ %local_V, %11 ], [ %local_V_1, %13 ]

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_Val2_2, label %14, label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="0"/>
<literal name="p_Val2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %local_V_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %fabric_interrupt_write_finished_V)

]]></node>
<StgValue><ssdm name="local_V_1"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="0"/>
<literal name="p_Val2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="0"/>
<literal name="p_Val2_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %controller_finished_V, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="0"/>
<literal name="p_Val2_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="0"/>
<literal name="p_Val2_2" val="1"/>
</and_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="localEnabled" val="0"/>
</and_exp><and_exp><literal name="write_assign_load" val="0"/>
<literal name="p_Val2_2" val="1"/>
</and_exp><and_exp><literal name="write_assign_load" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="0">
<![CDATA[
._crit_edge:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32">
<![CDATA[
:0  %localAddress = load volatile i32* %startAddress_assign, align 4

]]></node>
<StgValue><ssdm name="localAddress"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %reset_scanner, i1 false)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:3  %AXI_DMA_SLAVE_addr = getelementptr inbounds i32* %AXI_DMA_SLAVE, i64 1

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:4  %AXI_DMA_SLAVE_addr_1 = getelementptr inbounds i32* %AXI_DMA_SLAVE, i64 6

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_1"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5  %AXI_DMA_SLAVE_addr_2 = getelementptr inbounds i32* %AXI_DMA_SLAVE, i64 10

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_2"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i = phi i32 [ 0, %2 ], [ %i_1, %10 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %localAddress1 = phi i32 [ %localAddress, %2 ], [ %localAddress_1, %10 ]

]]></node>
<StgValue><ssdm name="localAddress1"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32">
<![CDATA[
:2  %iterations_assign_load = load volatile i32* %iterations_assign, align 4

]]></node>
<StgValue><ssdm name="iterations_assign_load"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_2 = icmp slt i32 %i, %iterations_assign_load

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %i_1 = add nsw i32 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_2, label %4, label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %AXI_DMA_SLAVE_req12 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_req12"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE, i32 4)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="13" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %AXI_DMA_SLAVE_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_resp13"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="137" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %controller_finished_V, i1 false)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %AXI_DMA_SLAVE_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_resp13"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="140" st_id="15" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %AXI_DMA_SLAVE_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_2_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="141" st_id="16" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %AXI_DMA_SLAVE_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_2_req"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %AXI_DMA_SLAVE_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_read"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %AXI_DMA_SLAVE_read, i32 2)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_8, label %6, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="16" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %AXI_DMA_SLAVE_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_3_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="146" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %AXI_DMA_SLAVE_req10 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_req10"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE, i32 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="17" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:2  %AXI_DMA_SLAVE_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_resp11"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="149" st_id="18" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:2  %AXI_DMA_SLAVE_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_resp11"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="151" st_id="19" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %AXI_DMA_SLAVE_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_3_req"/></StgValue>
</operation>

<operation id="152" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %AXI_DMA_SLAVE_read_1 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_read_1"/></StgValue>
</operation>

<operation id="153" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_9 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %AXI_DMA_SLAVE_read_1, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="154" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:3  %tmp_5 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_9, i1 true)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="155" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %AXI_DMA_SLAVE_req8 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_req8"/></StgValue>
</operation>

<operation id="156" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE, i32 %tmp_5)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="20" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:6  %AXI_DMA_SLAVE_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_resp9"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="158" st_id="21" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:6  %AXI_DMA_SLAVE_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_resp9"/></StgValue>
</operation>

<operation id="159" st_id="21" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %AXI_DMA_SLAVE_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_4_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="160" st_id="22" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %AXI_DMA_SLAVE_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_4_req"/></StgValue>
</operation>

<operation id="161" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %AXI_DMA_SLAVE_read_2 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_read_2"/></StgValue>
</operation>

<operation id="162" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_s = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %AXI_DMA_SLAVE_read_2, i32 13, i32 31)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="163" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="12" op_0_bw="32">
<![CDATA[
:10  %tmp_10 = trunc i32 %AXI_DMA_SLAVE_read_2 to i12

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="164" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="1" op_3_bw="12">
<![CDATA[
:11  %tmp_6 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i1.i12(i19 %tmp_s, i1 true, i12 %tmp_10)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="165" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %AXI_DMA_SLAVE_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_req"/></StgValue>
</operation>

<operation id="166" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE, i32 %tmp_6)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="23" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:14  %AXI_DMA_SLAVE_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_resp"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="168" st_id="24" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:14  %AXI_DMA_SLAVE_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_resp"/></StgValue>
</operation>

<operation id="169" st_id="24" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %AXI_DMA_SLAVE_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_5_req"/></StgValue>
</operation>

<operation id="170" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %AXI_DMA_SLAVE_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_1_req"/></StgValue>
</operation>

<operation id="171" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE_addr_1, i32 %localAddress1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  call void @_ssdm_op_Write.ap_none.volatile.i32P(i32* %dma_address, i32 %localAddress1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %localAddress_1 = add i32 %localAddress1, 4

]]></node>
<StgValue><ssdm name="localAddress_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="174" st_id="25" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %AXI_DMA_SLAVE_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_5_req"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %AXI_DMA_SLAVE_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_6_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="176" st_id="26" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %AXI_DMA_SLAVE_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_6_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="177" st_id="27" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:23  %AXI_DMA_SLAVE_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="178" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %AXI_DMA_SLAVE_read_3 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_read_3"/></StgValue>
</operation>

<operation id="179" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  call void @_ssdm_op_Write.ap_none.volatile.i32P(i32* %dma_control, i32 %AXI_DMA_SLAVE_read_3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="28" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:23  %AXI_DMA_SLAVE_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_1_resp"/></StgValue>
</operation>

<operation id="181" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32">
<![CDATA[
:25  %length_assign_load_1 = load volatile i32* %length_assign, align 4

]]></node>
<StgValue><ssdm name="length_assign_load_1"/></StgValue>
</operation>

<operation id="182" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %AXI_DMA_SLAVE_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_2_req"/></StgValue>
</operation>

<operation id="183" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:27  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE_addr_2, i32 %length_assign_load_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="28" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:28  %AXI_DMA_SLAVE_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_2)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="185" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %AXI_DMA_SLAVE_addr_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE_addr)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_read"/></StgValue>
</operation>

<operation id="186" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  call void @_ssdm_op_Write.ap_none.volatile.i32P(i32* %dma_status, i32 %AXI_DMA_SLAVE_addr_read)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="29" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:28  %AXI_DMA_SLAVE_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_2)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_2_resp"/></StgValue>
</operation>

<operation id="188" st_id="29" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %AXI_DMA_SLAVE_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_7_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="189" st_id="30" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %AXI_DMA_SLAVE_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_7_req"/></StgValue>
</operation>

<operation id="190" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %AXI_DMA_SLAVE_read_4 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_read_4"/></StgValue>
</operation>

<operation id="191" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  call void @_ssdm_op_Write.ap_none.volatile.i32P(i32* %dma_control, i32 %AXI_DMA_SLAVE_read_4)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="30" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %AXI_DMA_SLAVE_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_8_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="193" st_id="31" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %AXI_DMA_SLAVE_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_8_req"/></StgValue>
</operation>

<operation id="194" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %AXI_DMA_SLAVE_addr_read_1 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE_addr)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_read_1"/></StgValue>
</operation>

<operation id="195" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  call void @_ssdm_op_Write.ap_none.volatile.i32P(i32* %dma_status, i32 %AXI_DMA_SLAVE_addr_read_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:36  %local_V_2 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %fabric_interrupt_read_finished_V)

]]></node>
<StgValue><ssdm name="local_V_2"/></StgValue>
</operation>

<operation id="197" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="0">
<![CDATA[
:37  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="198" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %p_Val2_s = phi i1 [ %local_V_2, %7 ], [ %local_V_3, %9 ]

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="199" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_Val2_s, label %10, label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="p_Val2_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %local_V_3 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %fabric_interrupt_read_finished_V)

]]></node>
<StgValue><ssdm name="local_V_3"/></StgValue>
</operation>

<operation id="201" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="p_Val2_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="p_Val2_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %controller_finished_V, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="p_Val2_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="245" name="AXI_DMA_SLAVE" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="AXI_DMA_SLAVE"/></StgValue>
</port>
<port id="246" name="startAddress" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="startAddress"/></StgValue>
</port>
<port id="247" name="write_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="write_r"/></StgValue>
</port>
<port id="248" name="length_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="length_r"/></StgValue>
</port>
<port id="249" name="iterations" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="iterations"/></StgValue>
</port>
<port id="250" name="enabled" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="enabled"/></StgValue>
</port>
<port id="251" name="reset_scanner" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="reset_scanner"/></StgValue>
</port>
<port id="252" name="dma_control" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="dma_control"/></StgValue>
</port>
<port id="253" name="dma_status" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="dma_status"/></StgValue>
</port>
<port id="254" name="dma_address" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="dma_address"/></StgValue>
</port>
<port id="255" name="fabric_interrupt_write_finished_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="fabric_interrupt_write_finished_V"/></StgValue>
</port>
<port id="256" name="fabric_interrupt_read_finished_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="fabric_interrupt_read_finished_V"/></StgValue>
</port>
<port id="257" name="controller_finished_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="controller_finished_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="259" from="_ssdm_op_Read.ap_none.i1" to="enabled_read" fromId="258" toId="33">
</dataflow>
<dataflow id="260" from="enabled" to="enabled_read" fromId="250" toId="33">
</dataflow>
<dataflow id="262" from="_ssdm_op_Read.ap_auto.i1" to="write_read" fromId="261" toId="34">
</dataflow>
<dataflow id="263" from="write_r" to="write_read" fromId="247" toId="34">
</dataflow>
<dataflow id="265" from="stg_264" to="startAddress_assign" fromId="264" toId="35">
</dataflow>
<dataflow id="266" from="stg_264" to="write_assign" fromId="264" toId="36">
</dataflow>
<dataflow id="267" from="stg_264" to="length_assign" fromId="264" toId="37">
</dataflow>
<dataflow id="268" from="stg_264" to="iterations_assign" fromId="264" toId="38">
</dataflow>
<dataflow id="269" from="stg_264" to="enabled_assign" fromId="264" toId="39">
</dataflow>
<dataflow id="270" from="write_read" to="stg_40" fromId="34" toId="40">
</dataflow>
<dataflow id="271" from="write_assign" to="stg_40" fromId="36" toId="40">
</dataflow>
<dataflow id="272" from="enabled_read" to="stg_41" fromId="33" toId="41">
</dataflow>
<dataflow id="273" from="enabled_assign" to="stg_41" fromId="39" toId="41">
</dataflow>
<dataflow id="275" from="_ssdm_op_SpecBitsMap" to="stg_42" fromId="274" toId="42">
</dataflow>
<dataflow id="276" from="AXI_DMA_SLAVE" to="stg_42" fromId="245" toId="42">
</dataflow>
<dataflow id="277" from="_ssdm_op_SpecBitsMap" to="stg_43" fromId="274" toId="43">
</dataflow>
<dataflow id="278" from="startAddress" to="stg_43" fromId="246" toId="43">
</dataflow>
<dataflow id="279" from="_ssdm_op_SpecBitsMap" to="stg_44" fromId="274" toId="44">
</dataflow>
<dataflow id="280" from="write_r" to="stg_44" fromId="247" toId="44">
</dataflow>
<dataflow id="281" from="_ssdm_op_SpecBitsMap" to="stg_45" fromId="274" toId="45">
</dataflow>
<dataflow id="282" from="length_r" to="stg_45" fromId="248" toId="45">
</dataflow>
<dataflow id="283" from="_ssdm_op_SpecBitsMap" to="stg_46" fromId="274" toId="46">
</dataflow>
<dataflow id="284" from="iterations" to="stg_46" fromId="249" toId="46">
</dataflow>
<dataflow id="285" from="_ssdm_op_SpecBitsMap" to="stg_47" fromId="274" toId="47">
</dataflow>
<dataflow id="286" from="enabled" to="stg_47" fromId="250" toId="47">
</dataflow>
<dataflow id="287" from="_ssdm_op_SpecBitsMap" to="stg_48" fromId="274" toId="48">
</dataflow>
<dataflow id="288" from="reset_scanner" to="stg_48" fromId="251" toId="48">
</dataflow>
<dataflow id="289" from="_ssdm_op_SpecBitsMap" to="stg_49" fromId="274" toId="49">
</dataflow>
<dataflow id="290" from="dma_control" to="stg_49" fromId="252" toId="49">
</dataflow>
<dataflow id="291" from="_ssdm_op_SpecBitsMap" to="stg_50" fromId="274" toId="50">
</dataflow>
<dataflow id="292" from="dma_status" to="stg_50" fromId="253" toId="50">
</dataflow>
<dataflow id="293" from="_ssdm_op_SpecBitsMap" to="stg_51" fromId="274" toId="51">
</dataflow>
<dataflow id="294" from="dma_address" to="stg_51" fromId="254" toId="51">
</dataflow>
<dataflow id="295" from="_ssdm_op_SpecBitsMap" to="stg_52" fromId="274" toId="52">
</dataflow>
<dataflow id="296" from="fabric_interrupt_write_finished_V" to="stg_52" fromId="255" toId="52">
</dataflow>
<dataflow id="297" from="_ssdm_op_SpecBitsMap" to="stg_53" fromId="274" toId="53">
</dataflow>
<dataflow id="298" from="fabric_interrupt_read_finished_V" to="stg_53" fromId="256" toId="53">
</dataflow>
<dataflow id="299" from="_ssdm_op_SpecBitsMap" to="stg_54" fromId="274" toId="54">
</dataflow>
<dataflow id="300" from="controller_finished_V" to="stg_54" fromId="257" toId="54">
</dataflow>
<dataflow id="302" from="_ssdm_op_SpecTopModule" to="stg_55" fromId="301" toId="55">
</dataflow>
<dataflow id="304" from="str" to="stg_55" fromId="303" toId="55">
</dataflow>
<dataflow id="306" from="_ssdm_op_Read.ap_none.i32" to="iterations_read" fromId="305" toId="56">
</dataflow>
<dataflow id="307" from="iterations" to="iterations_read" fromId="249" toId="56">
</dataflow>
<dataflow id="308" from="_ssdm_op_Read.ap_none.i32" to="length_read" fromId="305" toId="57">
</dataflow>
<dataflow id="309" from="length_r" to="length_read" fromId="248" toId="57">
</dataflow>
<dataflow id="310" from="_ssdm_op_Read.ap_none.i32" to="startAddress_read" fromId="305" toId="58">
</dataflow>
<dataflow id="311" from="startAddress" to="startAddress_read" fromId="246" toId="58">
</dataflow>
<dataflow id="312" from="startAddress_read" to="stg_59" fromId="58" toId="59">
</dataflow>
<dataflow id="313" from="startAddress_assign" to="stg_59" fromId="35" toId="59">
</dataflow>
<dataflow id="314" from="length_read" to="stg_60" fromId="57" toId="60">
</dataflow>
<dataflow id="315" from="length_assign" to="stg_60" fromId="37" toId="60">
</dataflow>
<dataflow id="316" from="iterations_read" to="stg_61" fromId="56" toId="61">
</dataflow>
<dataflow id="317" from="iterations_assign" to="stg_61" fromId="38" toId="61">
</dataflow>
<dataflow id="319" from="_ssdm_op_SpecWire" to="stg_62" fromId="318" toId="62">
</dataflow>
<dataflow id="320" from="controller_finished_V" to="stg_62" fromId="257" toId="62">
</dataflow>
<dataflow id="322" from="p_str" to="stg_62" fromId="321" toId="62">
</dataflow>
<dataflow id="324" from="stg_323" to="stg_62" fromId="323" toId="62">
</dataflow>
<dataflow id="325" from="stg_323" to="stg_62" fromId="323" toId="62">
</dataflow>
<dataflow id="326" from="stg_323" to="stg_62" fromId="323" toId="62">
</dataflow>
<dataflow id="327" from="stg_323" to="stg_62" fromId="323" toId="62">
</dataflow>
<dataflow id="329" from="p_str1" to="stg_62" fromId="328" toId="62">
</dataflow>
<dataflow id="330" from="p_str1" to="stg_62" fromId="328" toId="62">
</dataflow>
<dataflow id="331" from="p_str1" to="stg_62" fromId="328" toId="62">
</dataflow>
<dataflow id="332" from="_ssdm_op_SpecWire" to="stg_63" fromId="318" toId="63">
</dataflow>
<dataflow id="333" from="fabric_interrupt_write_finished_V" to="stg_63" fromId="255" toId="63">
</dataflow>
<dataflow id="334" from="p_str" to="stg_63" fromId="321" toId="63">
</dataflow>
<dataflow id="335" from="stg_323" to="stg_63" fromId="323" toId="63">
</dataflow>
<dataflow id="336" from="stg_323" to="stg_63" fromId="323" toId="63">
</dataflow>
<dataflow id="337" from="stg_323" to="stg_63" fromId="323" toId="63">
</dataflow>
<dataflow id="338" from="stg_323" to="stg_63" fromId="323" toId="63">
</dataflow>
<dataflow id="339" from="p_str1" to="stg_63" fromId="328" toId="63">
</dataflow>
<dataflow id="340" from="p_str1" to="stg_63" fromId="328" toId="63">
</dataflow>
<dataflow id="341" from="p_str1" to="stg_63" fromId="328" toId="63">
</dataflow>
<dataflow id="342" from="_ssdm_op_SpecWire" to="stg_64" fromId="318" toId="64">
</dataflow>
<dataflow id="343" from="fabric_interrupt_read_finished_V" to="stg_64" fromId="256" toId="64">
</dataflow>
<dataflow id="344" from="p_str" to="stg_64" fromId="321" toId="64">
</dataflow>
<dataflow id="345" from="stg_323" to="stg_64" fromId="323" toId="64">
</dataflow>
<dataflow id="346" from="stg_323" to="stg_64" fromId="323" toId="64">
</dataflow>
<dataflow id="347" from="stg_323" to="stg_64" fromId="323" toId="64">
</dataflow>
<dataflow id="348" from="stg_323" to="stg_64" fromId="323" toId="64">
</dataflow>
<dataflow id="349" from="p_str1" to="stg_64" fromId="328" toId="64">
</dataflow>
<dataflow id="350" from="p_str1" to="stg_64" fromId="328" toId="64">
</dataflow>
<dataflow id="351" from="p_str1" to="stg_64" fromId="328" toId="64">
</dataflow>
<dataflow id="352" from="_ssdm_op_SpecWire" to="stg_65" fromId="318" toId="65">
</dataflow>
<dataflow id="353" from="reset_scanner" to="stg_65" fromId="251" toId="65">
</dataflow>
<dataflow id="354" from="p_str" to="stg_65" fromId="321" toId="65">
</dataflow>
<dataflow id="355" from="stg_323" to="stg_65" fromId="323" toId="65">
</dataflow>
<dataflow id="356" from="stg_323" to="stg_65" fromId="323" toId="65">
</dataflow>
<dataflow id="357" from="stg_323" to="stg_65" fromId="323" toId="65">
</dataflow>
<dataflow id="358" from="stg_323" to="stg_65" fromId="323" toId="65">
</dataflow>
<dataflow id="359" from="p_str1" to="stg_65" fromId="328" toId="65">
</dataflow>
<dataflow id="360" from="p_str1" to="stg_65" fromId="328" toId="65">
</dataflow>
<dataflow id="361" from="p_str1" to="stg_65" fromId="328" toId="65">
</dataflow>
<dataflow id="362" from="_ssdm_op_SpecWire" to="stg_66" fromId="318" toId="66">
</dataflow>
<dataflow id="363" from="dma_address" to="stg_66" fromId="254" toId="66">
</dataflow>
<dataflow id="364" from="p_str" to="stg_66" fromId="321" toId="66">
</dataflow>
<dataflow id="365" from="stg_323" to="stg_66" fromId="323" toId="66">
</dataflow>
<dataflow id="366" from="stg_323" to="stg_66" fromId="323" toId="66">
</dataflow>
<dataflow id="367" from="stg_323" to="stg_66" fromId="323" toId="66">
</dataflow>
<dataflow id="368" from="stg_323" to="stg_66" fromId="323" toId="66">
</dataflow>
<dataflow id="369" from="p_str1" to="stg_66" fromId="328" toId="66">
</dataflow>
<dataflow id="370" from="p_str1" to="stg_66" fromId="328" toId="66">
</dataflow>
<dataflow id="371" from="p_str1" to="stg_66" fromId="328" toId="66">
</dataflow>
<dataflow id="372" from="_ssdm_op_SpecWire" to="stg_67" fromId="318" toId="67">
</dataflow>
<dataflow id="373" from="dma_status" to="stg_67" fromId="253" toId="67">
</dataflow>
<dataflow id="374" from="p_str" to="stg_67" fromId="321" toId="67">
</dataflow>
<dataflow id="375" from="stg_323" to="stg_67" fromId="323" toId="67">
</dataflow>
<dataflow id="376" from="stg_323" to="stg_67" fromId="323" toId="67">
</dataflow>
<dataflow id="377" from="stg_323" to="stg_67" fromId="323" toId="67">
</dataflow>
<dataflow id="378" from="stg_323" to="stg_67" fromId="323" toId="67">
</dataflow>
<dataflow id="379" from="p_str1" to="stg_67" fromId="328" toId="67">
</dataflow>
<dataflow id="380" from="p_str1" to="stg_67" fromId="328" toId="67">
</dataflow>
<dataflow id="381" from="p_str1" to="stg_67" fromId="328" toId="67">
</dataflow>
<dataflow id="382" from="_ssdm_op_SpecWire" to="stg_68" fromId="318" toId="68">
</dataflow>
<dataflow id="383" from="dma_control" to="stg_68" fromId="252" toId="68">
</dataflow>
<dataflow id="384" from="p_str" to="stg_68" fromId="321" toId="68">
</dataflow>
<dataflow id="385" from="stg_323" to="stg_68" fromId="323" toId="68">
</dataflow>
<dataflow id="386" from="stg_323" to="stg_68" fromId="323" toId="68">
</dataflow>
<dataflow id="387" from="stg_323" to="stg_68" fromId="323" toId="68">
</dataflow>
<dataflow id="388" from="stg_323" to="stg_68" fromId="323" toId="68">
</dataflow>
<dataflow id="389" from="p_str1" to="stg_68" fromId="328" toId="68">
</dataflow>
<dataflow id="390" from="p_str1" to="stg_68" fromId="328" toId="68">
</dataflow>
<dataflow id="391" from="p_str1" to="stg_68" fromId="328" toId="68">
</dataflow>
<dataflow id="392" from="_ssdm_op_SpecWire" to="stg_69" fromId="318" toId="69">
</dataflow>
<dataflow id="393" from="enabled" to="stg_69" fromId="250" toId="69">
</dataflow>
<dataflow id="394" from="p_str" to="stg_69" fromId="321" toId="69">
</dataflow>
<dataflow id="395" from="stg_323" to="stg_69" fromId="323" toId="69">
</dataflow>
<dataflow id="396" from="stg_323" to="stg_69" fromId="323" toId="69">
</dataflow>
<dataflow id="397" from="stg_323" to="stg_69" fromId="323" toId="69">
</dataflow>
<dataflow id="398" from="stg_323" to="stg_69" fromId="323" toId="69">
</dataflow>
<dataflow id="399" from="p_str1" to="stg_69" fromId="328" toId="69">
</dataflow>
<dataflow id="400" from="p_str1" to="stg_69" fromId="328" toId="69">
</dataflow>
<dataflow id="401" from="p_str1" to="stg_69" fromId="328" toId="69">
</dataflow>
<dataflow id="402" from="_ssdm_op_SpecWire" to="stg_70" fromId="318" toId="70">
</dataflow>
<dataflow id="403" from="iterations" to="stg_70" fromId="249" toId="70">
</dataflow>
<dataflow id="404" from="p_str" to="stg_70" fromId="321" toId="70">
</dataflow>
<dataflow id="405" from="stg_323" to="stg_70" fromId="323" toId="70">
</dataflow>
<dataflow id="406" from="stg_323" to="stg_70" fromId="323" toId="70">
</dataflow>
<dataflow id="407" from="stg_323" to="stg_70" fromId="323" toId="70">
</dataflow>
<dataflow id="408" from="stg_323" to="stg_70" fromId="323" toId="70">
</dataflow>
<dataflow id="409" from="p_str1" to="stg_70" fromId="328" toId="70">
</dataflow>
<dataflow id="410" from="p_str1" to="stg_70" fromId="328" toId="70">
</dataflow>
<dataflow id="411" from="p_str1" to="stg_70" fromId="328" toId="70">
</dataflow>
<dataflow id="412" from="_ssdm_op_SpecWire" to="stg_71" fromId="318" toId="71">
</dataflow>
<dataflow id="413" from="length_r" to="stg_71" fromId="248" toId="71">
</dataflow>
<dataflow id="414" from="p_str" to="stg_71" fromId="321" toId="71">
</dataflow>
<dataflow id="415" from="stg_323" to="stg_71" fromId="323" toId="71">
</dataflow>
<dataflow id="416" from="stg_323" to="stg_71" fromId="323" toId="71">
</dataflow>
<dataflow id="417" from="stg_323" to="stg_71" fromId="323" toId="71">
</dataflow>
<dataflow id="418" from="stg_323" to="stg_71" fromId="323" toId="71">
</dataflow>
<dataflow id="419" from="p_str1" to="stg_71" fromId="328" toId="71">
</dataflow>
<dataflow id="420" from="p_str1" to="stg_71" fromId="328" toId="71">
</dataflow>
<dataflow id="421" from="p_str1" to="stg_71" fromId="328" toId="71">
</dataflow>
<dataflow id="422" from="_ssdm_op_SpecWire" to="stg_72" fromId="318" toId="72">
</dataflow>
<dataflow id="423" from="startAddress" to="stg_72" fromId="246" toId="72">
</dataflow>
<dataflow id="424" from="p_str" to="stg_72" fromId="321" toId="72">
</dataflow>
<dataflow id="425" from="stg_323" to="stg_72" fromId="323" toId="72">
</dataflow>
<dataflow id="426" from="stg_323" to="stg_72" fromId="323" toId="72">
</dataflow>
<dataflow id="427" from="stg_323" to="stg_72" fromId="323" toId="72">
</dataflow>
<dataflow id="428" from="stg_323" to="stg_72" fromId="323" toId="72">
</dataflow>
<dataflow id="429" from="p_str1" to="stg_72" fromId="328" toId="72">
</dataflow>
<dataflow id="430" from="p_str1" to="stg_72" fromId="328" toId="72">
</dataflow>
<dataflow id="431" from="p_str1" to="stg_72" fromId="328" toId="72">
</dataflow>
<dataflow id="432" from="_ssdm_op_SpecWire" to="stg_73" fromId="318" toId="73">
</dataflow>
<dataflow id="433" from="stg_323" to="stg_73" fromId="323" toId="73">
</dataflow>
<dataflow id="434" from="p_str" to="stg_73" fromId="321" toId="73">
</dataflow>
<dataflow id="435" from="stg_323" to="stg_73" fromId="323" toId="73">
</dataflow>
<dataflow id="436" from="stg_323" to="stg_73" fromId="323" toId="73">
</dataflow>
<dataflow id="437" from="stg_323" to="stg_73" fromId="323" toId="73">
</dataflow>
<dataflow id="438" from="stg_323" to="stg_73" fromId="323" toId="73">
</dataflow>
<dataflow id="439" from="p_str1" to="stg_73" fromId="328" toId="73">
</dataflow>
<dataflow id="440" from="p_str1" to="stg_73" fromId="328" toId="73">
</dataflow>
<dataflow id="441" from="p_str1" to="stg_73" fromId="328" toId="73">
</dataflow>
<dataflow id="442" from="_ssdm_op_SpecWire" to="stg_74" fromId="318" toId="74">
</dataflow>
<dataflow id="443" from="AXI_DMA_SLAVE" to="stg_74" fromId="245" toId="74">
</dataflow>
<dataflow id="445" from="p_str2" to="stg_74" fromId="444" toId="74">
</dataflow>
<dataflow id="446" from="stg_323" to="stg_74" fromId="323" toId="74">
</dataflow>
<dataflow id="447" from="stg_323" to="stg_74" fromId="323" toId="74">
</dataflow>
<dataflow id="448" from="stg_323" to="stg_74" fromId="323" toId="74">
</dataflow>
<dataflow id="450" from="stg_449" to="stg_74" fromId="449" toId="74">
</dataflow>
<dataflow id="452" from="p_str3" to="stg_74" fromId="451" toId="74">
</dataflow>
<dataflow id="454" from="p_str4" to="stg_74" fromId="453" toId="74">
</dataflow>
<dataflow id="455" from="p_str1" to="stg_74" fromId="328" toId="74">
</dataflow>
<dataflow id="456" from="enabled_assign" to="localEnabled" fromId="39" toId="75">
</dataflow>
<dataflow id="457" from="localEnabled" to="stg_76" fromId="75" toId="76">
</dataflow>
<dataflow id="458" from="write_assign" to="write_assign_load" fromId="36" toId="77">
</dataflow>
<dataflow id="459" from="write_assign_load" to="stg_78" fromId="77" toId="78">
</dataflow>
<dataflow id="460" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_addr_3" fromId="245" toId="79">
</dataflow>
<dataflow id="462" from="stg_461" to="AXI_DMA_SLAVE_addr_3" fromId="461" toId="79">
</dataflow>
<dataflow id="464" from="_ssdm_op_ReadReq.m_axi.i32P" to="AXI_DMA_SLAVE_load_req" fromId="463" toId="80">
</dataflow>
<dataflow id="465" from="AXI_DMA_SLAVE_addr_3" to="AXI_DMA_SLAVE_load_req" fromId="79" toId="80">
</dataflow>
<dataflow id="467" from="stg_466" to="AXI_DMA_SLAVE_load_req" fromId="466" toId="80">
</dataflow>
<dataflow id="469" from="_ssdm_op_Write.ap_none.volatile.i1P" to="stg_81" fromId="468" toId="81">
</dataflow>
<dataflow id="470" from="reset_scanner" to="stg_81" fromId="251" toId="81">
</dataflow>
<dataflow id="472" from="stg_471" to="stg_81" fromId="471" toId="81">
</dataflow>
<dataflow id="473" from="_ssdm_op_ReadReq.m_axi.i32P" to="AXI_DMA_SLAVE_load_req" fromId="463" toId="82">
</dataflow>
<dataflow id="474" from="AXI_DMA_SLAVE_addr_3" to="AXI_DMA_SLAVE_load_req" fromId="79" toId="82">
</dataflow>
<dataflow id="475" from="stg_466" to="AXI_DMA_SLAVE_load_req" fromId="466" toId="82">
</dataflow>
<dataflow id="477" from="_ssdm_op_Read.m_axi.volatile.i32P" to="AXI_DMA_SLAVE_addr_3_read" fromId="476" toId="83">
</dataflow>
<dataflow id="478" from="AXI_DMA_SLAVE_addr_3" to="AXI_DMA_SLAVE_addr_3_read" fromId="79" toId="83">
</dataflow>
<dataflow id="480" from="_ssdm_op_PartSelect.i31.i32.i32.i32" to="tmp_3" fromId="479" toId="84">
</dataflow>
<dataflow id="481" from="AXI_DMA_SLAVE_addr_3_read" to="tmp_3" fromId="83" toId="84">
</dataflow>
<dataflow id="482" from="stg_466" to="tmp_3" fromId="466" toId="84">
</dataflow>
<dataflow id="484" from="stg_483" to="tmp_3" fromId="483" toId="84">
</dataflow>
<dataflow id="486" from="_ssdm_op_BitConcatenate.i32.i31.i1" to="tmp" fromId="485" toId="85">
</dataflow>
<dataflow id="487" from="tmp_3" to="tmp" fromId="84" toId="85">
</dataflow>
<dataflow id="488" from="stg_471" to="tmp" fromId="471" toId="85">
</dataflow>
<dataflow id="490" from="_ssdm_op_WriteReq.m_axi.i32P" to="AXI_DMA_SLAVE_addr_3_req6" fromId="489" toId="86">
</dataflow>
<dataflow id="491" from="AXI_DMA_SLAVE_addr_3" to="AXI_DMA_SLAVE_addr_3_req6" fromId="79" toId="86">
</dataflow>
<dataflow id="492" from="stg_466" to="AXI_DMA_SLAVE_addr_3_req6" fromId="466" toId="86">
</dataflow>
<dataflow id="494" from="_ssdm_op_Write.m_axi.volatile.i32P" to="stg_87" fromId="493" toId="87">
</dataflow>
<dataflow id="495" from="AXI_DMA_SLAVE_addr_3" to="stg_87" fromId="79" toId="87">
</dataflow>
<dataflow id="496" from="tmp" to="stg_87" fromId="85" toId="87">
</dataflow>
<dataflow id="498" from="_ssdm_op_WriteResp.m_axi.i32P" to="AXI_DMA_SLAVE_addr_3_resp7" fromId="497" toId="88">
</dataflow>
<dataflow id="499" from="AXI_DMA_SLAVE_addr_3" to="AXI_DMA_SLAVE_addr_3_resp7" fromId="79" toId="88">
</dataflow>
<dataflow id="500" from="_ssdm_op_WriteResp.m_axi.i32P" to="AXI_DMA_SLAVE_addr_3_resp7" fromId="497" toId="89">
</dataflow>
<dataflow id="501" from="AXI_DMA_SLAVE_addr_3" to="AXI_DMA_SLAVE_addr_3_resp7" fromId="79" toId="89">
</dataflow>
<dataflow id="502" from="_ssdm_op_ReadReq.m_axi.i32P" to="AXI_DMA_SLAVE_load_1_req" fromId="463" toId="90">
</dataflow>
<dataflow id="503" from="AXI_DMA_SLAVE_addr_3" to="AXI_DMA_SLAVE_load_1_req" fromId="79" toId="90">
</dataflow>
<dataflow id="504" from="stg_466" to="AXI_DMA_SLAVE_load_1_req" fromId="466" toId="90">
</dataflow>
<dataflow id="505" from="_ssdm_op_ReadReq.m_axi.i32P" to="AXI_DMA_SLAVE_load_1_req" fromId="463" toId="91">
</dataflow>
<dataflow id="506" from="AXI_DMA_SLAVE_addr_3" to="AXI_DMA_SLAVE_load_1_req" fromId="79" toId="91">
</dataflow>
<dataflow id="507" from="stg_466" to="AXI_DMA_SLAVE_load_1_req" fromId="466" toId="91">
</dataflow>
<dataflow id="508" from="_ssdm_op_Read.m_axi.volatile.i32P" to="AXI_DMA_SLAVE_addr_3_read_1" fromId="476" toId="92">
</dataflow>
<dataflow id="509" from="AXI_DMA_SLAVE_addr_3" to="AXI_DMA_SLAVE_addr_3_read_1" fromId="79" toId="92">
</dataflow>
<dataflow id="511" from="_ssdm_op_PartSelect.i19.i32.i32.i32" to="tmp_7" fromId="510" toId="93">
</dataflow>
<dataflow id="512" from="AXI_DMA_SLAVE_addr_3_read_1" to="tmp_7" fromId="92" toId="93">
</dataflow>
<dataflow id="514" from="stg_513" to="tmp_7" fromId="513" toId="93">
</dataflow>
<dataflow id="515" from="stg_483" to="tmp_7" fromId="483" toId="93">
</dataflow>
<dataflow id="516" from="AXI_DMA_SLAVE_addr_3_read_1" to="tmp_4" fromId="92" toId="94">
</dataflow>
<dataflow id="518" from="_ssdm_op_BitConcatenate.i32.i19.i1.i12" to="tmp_1" fromId="517" toId="95">
</dataflow>
<dataflow id="519" from="tmp_7" to="tmp_1" fromId="93" toId="95">
</dataflow>
<dataflow id="520" from="stg_471" to="tmp_1" fromId="471" toId="95">
</dataflow>
<dataflow id="521" from="tmp_4" to="tmp_1" fromId="94" toId="95">
</dataflow>
<dataflow id="522" from="_ssdm_op_WriteReq.m_axi.i32P" to="AXI_DMA_SLAVE_addr_3_req" fromId="489" toId="96">
</dataflow>
<dataflow id="523" from="AXI_DMA_SLAVE_addr_3" to="AXI_DMA_SLAVE_addr_3_req" fromId="79" toId="96">
</dataflow>
<dataflow id="524" from="stg_466" to="AXI_DMA_SLAVE_addr_3_req" fromId="466" toId="96">
</dataflow>
<dataflow id="525" from="_ssdm_op_Write.m_axi.volatile.i32P" to="stg_97" fromId="493" toId="97">
</dataflow>
<dataflow id="526" from="AXI_DMA_SLAVE_addr_3" to="stg_97" fromId="79" toId="97">
</dataflow>
<dataflow id="527" from="tmp_1" to="stg_97" fromId="95" toId="97">
</dataflow>
<dataflow id="528" from="_ssdm_op_WriteResp.m_axi.i32P" to="AXI_DMA_SLAVE_addr_3_resp" fromId="497" toId="98">
</dataflow>
<dataflow id="529" from="AXI_DMA_SLAVE_addr_3" to="AXI_DMA_SLAVE_addr_3_resp" fromId="79" toId="98">
</dataflow>
<dataflow id="530" from="_ssdm_op_WriteResp.m_axi.i32P" to="AXI_DMA_SLAVE_addr_3_resp" fromId="497" toId="99">
</dataflow>
<dataflow id="531" from="AXI_DMA_SLAVE_addr_3" to="AXI_DMA_SLAVE_addr_3_resp" fromId="79" toId="99">
</dataflow>
<dataflow id="532" from="startAddress_assign" to="startAddress_assign_load" fromId="35" toId="100">
</dataflow>
<dataflow id="533" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_addr_4" fromId="245" toId="101">
</dataflow>
<dataflow id="535" from="stg_534" to="AXI_DMA_SLAVE_addr_4" fromId="534" toId="101">
</dataflow>
<dataflow id="536" from="_ssdm_op_WriteReq.m_axi.i32P" to="AXI_DMA_SLAVE_addr_4_req" fromId="489" toId="102">
</dataflow>
<dataflow id="537" from="AXI_DMA_SLAVE_addr_4" to="AXI_DMA_SLAVE_addr_4_req" fromId="101" toId="102">
</dataflow>
<dataflow id="538" from="stg_466" to="AXI_DMA_SLAVE_addr_4_req" fromId="466" toId="102">
</dataflow>
<dataflow id="539" from="_ssdm_op_Write.m_axi.volatile.i32P" to="stg_103" fromId="493" toId="103">
</dataflow>
<dataflow id="540" from="AXI_DMA_SLAVE_addr_4" to="stg_103" fromId="101" toId="103">
</dataflow>
<dataflow id="541" from="startAddress_assign_load" to="stg_103" fromId="100" toId="103">
</dataflow>
<dataflow id="542" from="_ssdm_op_WriteResp.m_axi.i32P" to="AXI_DMA_SLAVE_addr_4_resp" fromId="497" toId="104">
</dataflow>
<dataflow id="543" from="AXI_DMA_SLAVE_addr_4" to="AXI_DMA_SLAVE_addr_4_resp" fromId="101" toId="104">
</dataflow>
<dataflow id="544" from="_ssdm_op_WriteResp.m_axi.i32P" to="AXI_DMA_SLAVE_addr_4_resp" fromId="497" toId="105">
</dataflow>
<dataflow id="545" from="AXI_DMA_SLAVE_addr_4" to="AXI_DMA_SLAVE_addr_4_resp" fromId="101" toId="105">
</dataflow>
<dataflow id="546" from="length_assign" to="length_assign_load" fromId="37" toId="106">
</dataflow>
<dataflow id="547" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_addr_5" fromId="245" toId="107">
</dataflow>
<dataflow id="549" from="stg_548" to="AXI_DMA_SLAVE_addr_5" fromId="548" toId="107">
</dataflow>
<dataflow id="550" from="_ssdm_op_WriteReq.m_axi.i32P" to="AXI_DMA_SLAVE_addr_5_req" fromId="489" toId="108">
</dataflow>
<dataflow id="551" from="AXI_DMA_SLAVE_addr_5" to="AXI_DMA_SLAVE_addr_5_req" fromId="107" toId="108">
</dataflow>
<dataflow id="552" from="stg_466" to="AXI_DMA_SLAVE_addr_5_req" fromId="466" toId="108">
</dataflow>
<dataflow id="553" from="_ssdm_op_Write.m_axi.volatile.i32P" to="stg_109" fromId="493" toId="109">
</dataflow>
<dataflow id="554" from="AXI_DMA_SLAVE_addr_5" to="stg_109" fromId="107" toId="109">
</dataflow>
<dataflow id="555" from="length_assign_load" to="stg_109" fromId="106" toId="109">
</dataflow>
<dataflow id="556" from="_ssdm_op_WriteResp.m_axi.i32P" to="AXI_DMA_SLAVE_addr_5_resp" fromId="497" toId="110">
</dataflow>
<dataflow id="557" from="AXI_DMA_SLAVE_addr_5" to="AXI_DMA_SLAVE_addr_5_resp" fromId="107" toId="110">
</dataflow>
<dataflow id="558" from="_ssdm_op_WriteResp.m_axi.i32P" to="AXI_DMA_SLAVE_addr_5_resp" fromId="497" toId="111">
</dataflow>
<dataflow id="559" from="AXI_DMA_SLAVE_addr_5" to="AXI_DMA_SLAVE_addr_5_resp" fromId="107" toId="111">
</dataflow>
<dataflow id="561" from="_ssdm_op_Read.ap_none.volatile.i1P" to="local_V" fromId="560" toId="112">
</dataflow>
<dataflow id="562" from="fabric_interrupt_write_finished_V" to="local_V" fromId="255" toId="112">
</dataflow>
<dataflow id="563" from="local_V" to="p_Val2_2" fromId="112" toId="114">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="564" from="stg_113" to="p_Val2_2" fromId="113" toId="114">
</dataflow>
<dataflow id="565" from="local_V_1" to="p_Val2_2" fromId="116" toId="114">
<BackEdge/>
<condition id="140">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="0"/>
<literal name="p_Val2_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="566" from="stg_117" to="p_Val2_2" fromId="117" toId="114">
<BackEdge/>
</dataflow>
<dataflow id="567" from="p_Val2_2" to="stg_115" fromId="114" toId="115">
</dataflow>
<dataflow id="568" from="_ssdm_op_Read.ap_none.volatile.i1P" to="local_V_1" fromId="560" toId="116">
</dataflow>
<dataflow id="569" from="fabric_interrupt_write_finished_V" to="local_V_1" fromId="255" toId="116">
</dataflow>
<dataflow id="570" from="_ssdm_op_Write.ap_none.volatile.i1P" to="stg_118" fromId="468" toId="118">
</dataflow>
<dataflow id="571" from="controller_finished_V" to="stg_118" fromId="257" toId="118">
</dataflow>
<dataflow id="572" from="stg_471" to="stg_118" fromId="471" toId="118">
</dataflow>
<dataflow id="573" from="startAddress_assign" to="localAddress" fromId="35" toId="122">
</dataflow>
<dataflow id="574" from="_ssdm_op_Write.ap_none.volatile.i1P" to="stg_123" fromId="468" toId="123">
</dataflow>
<dataflow id="575" from="reset_scanner" to="stg_123" fromId="251" toId="123">
</dataflow>
<dataflow id="577" from="stg_576" to="stg_123" fromId="576" toId="123">
</dataflow>
<dataflow id="578" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_addr" fromId="245" toId="124">
</dataflow>
<dataflow id="579" from="stg_264" to="AXI_DMA_SLAVE_addr" fromId="264" toId="124">
</dataflow>
<dataflow id="580" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_addr_1" fromId="245" toId="125">
</dataflow>
<dataflow id="582" from="stg_581" to="AXI_DMA_SLAVE_addr_1" fromId="581" toId="125">
</dataflow>
<dataflow id="583" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_addr_2" fromId="245" toId="126">
</dataflow>
<dataflow id="585" from="stg_584" to="AXI_DMA_SLAVE_addr_2" fromId="584" toId="126">
</dataflow>
<dataflow id="586" from="stg_323" to="i" fromId="323" toId="128">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="587" from="stg_127" to="i" fromId="127" toId="128">
</dataflow>
<dataflow id="588" from="i_1" to="i" fromId="132" toId="128">
<BackEdge/>
<condition id="142">
<or_exp><and_exp><literal name="p_Val2_s" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="589" from="stg_203" to="i" fromId="203" toId="128">
<BackEdge/>
</dataflow>
<dataflow id="590" from="localAddress" to="localAddress1" fromId="122" toId="129">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="591" from="stg_127" to="localAddress1" fromId="127" toId="129">
</dataflow>
<dataflow id="592" from="localAddress_1" to="localAddress1" fromId="173" toId="129">
<BackEdge/>
<condition id="144">
<or_exp><and_exp><literal name="p_Val2_s" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="593" from="stg_203" to="localAddress1" fromId="203" toId="129">
<BackEdge/>
</dataflow>
<dataflow id="594" from="iterations_assign" to="iterations_assign_load" fromId="38" toId="130">
</dataflow>
<dataflow id="595" from="i" to="tmp_2" fromId="128" toId="131">
</dataflow>
<dataflow id="596" from="iterations_assign_load" to="tmp_2" fromId="130" toId="131">
</dataflow>
<dataflow id="597" from="i" to="i_1" fromId="128" toId="132">
</dataflow>
<dataflow id="598" from="stg_466" to="i_1" fromId="466" toId="132">
</dataflow>
<dataflow id="599" from="tmp_2" to="stg_133" fromId="131" toId="133">
</dataflow>
<dataflow id="600" from="_ssdm_op_WriteReq.m_axi.i32P" to="AXI_DMA_SLAVE_req12" fromId="489" toId="134">
</dataflow>
<dataflow id="601" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_req12" fromId="245" toId="134">
</dataflow>
<dataflow id="602" from="stg_466" to="AXI_DMA_SLAVE_req12" fromId="466" toId="134">
</dataflow>
<dataflow id="603" from="_ssdm_op_Write.m_axi.volatile.i32P" to="stg_135" fromId="493" toId="135">
</dataflow>
<dataflow id="604" from="AXI_DMA_SLAVE" to="stg_135" fromId="245" toId="135">
</dataflow>
<dataflow id="606" from="stg_605" to="stg_135" fromId="605" toId="135">
</dataflow>
<dataflow id="607" from="_ssdm_op_WriteResp.m_axi.i32P" to="AXI_DMA_SLAVE_resp13" fromId="497" toId="136">
</dataflow>
<dataflow id="608" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_resp13" fromId="245" toId="136">
</dataflow>
<dataflow id="609" from="_ssdm_op_Write.ap_none.volatile.i1P" to="stg_137" fromId="468" toId="137">
</dataflow>
<dataflow id="610" from="controller_finished_V" to="stg_137" fromId="257" toId="137">
</dataflow>
<dataflow id="611" from="stg_576" to="stg_137" fromId="576" toId="137">
</dataflow>
<dataflow id="612" from="_ssdm_op_WriteResp.m_axi.i32P" to="AXI_DMA_SLAVE_resp13" fromId="497" toId="138">
</dataflow>
<dataflow id="613" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_resp13" fromId="245" toId="138">
</dataflow>
<dataflow id="614" from="_ssdm_op_ReadReq.m_axi.i32P" to="AXI_DMA_SLAVE_load_2_req" fromId="463" toId="140">
</dataflow>
<dataflow id="615" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_load_2_req" fromId="245" toId="140">
</dataflow>
<dataflow id="616" from="stg_466" to="AXI_DMA_SLAVE_load_2_req" fromId="466" toId="140">
</dataflow>
<dataflow id="617" from="_ssdm_op_ReadReq.m_axi.i32P" to="AXI_DMA_SLAVE_load_2_req" fromId="463" toId="141">
</dataflow>
<dataflow id="618" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_load_2_req" fromId="245" toId="141">
</dataflow>
<dataflow id="619" from="stg_466" to="AXI_DMA_SLAVE_load_2_req" fromId="466" toId="141">
</dataflow>
<dataflow id="620" from="_ssdm_op_Read.m_axi.volatile.i32P" to="AXI_DMA_SLAVE_read" fromId="476" toId="142">
</dataflow>
<dataflow id="621" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_read" fromId="245" toId="142">
</dataflow>
<dataflow id="623" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_8" fromId="622" toId="143">
</dataflow>
<dataflow id="624" from="AXI_DMA_SLAVE_read" to="tmp_8" fromId="142" toId="143">
</dataflow>
<dataflow id="626" from="stg_625" to="tmp_8" fromId="625" toId="143">
</dataflow>
<dataflow id="627" from="tmp_8" to="stg_144" fromId="143" toId="144">
</dataflow>
<dataflow id="628" from="_ssdm_op_ReadReq.m_axi.i32P" to="AXI_DMA_SLAVE_load_3_req" fromId="463" toId="145">
</dataflow>
<dataflow id="629" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_load_3_req" fromId="245" toId="145">
</dataflow>
<dataflow id="630" from="stg_466" to="AXI_DMA_SLAVE_load_3_req" fromId="466" toId="145">
</dataflow>
<dataflow id="631" from="_ssdm_op_WriteReq.m_axi.i32P" to="AXI_DMA_SLAVE_req10" fromId="489" toId="146">
</dataflow>
<dataflow id="632" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_req10" fromId="245" toId="146">
</dataflow>
<dataflow id="633" from="stg_466" to="AXI_DMA_SLAVE_req10" fromId="466" toId="146">
</dataflow>
<dataflow id="634" from="_ssdm_op_Write.m_axi.volatile.i32P" to="stg_147" fromId="493" toId="147">
</dataflow>
<dataflow id="635" from="AXI_DMA_SLAVE" to="stg_147" fromId="245" toId="147">
</dataflow>
<dataflow id="636" from="stg_323" to="stg_147" fromId="323" toId="147">
</dataflow>
<dataflow id="637" from="_ssdm_op_WriteResp.m_axi.i32P" to="AXI_DMA_SLAVE_resp11" fromId="497" toId="148">
</dataflow>
<dataflow id="638" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_resp11" fromId="245" toId="148">
</dataflow>
<dataflow id="639" from="_ssdm_op_WriteResp.m_axi.i32P" to="AXI_DMA_SLAVE_resp11" fromId="497" toId="149">
</dataflow>
<dataflow id="640" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_resp11" fromId="245" toId="149">
</dataflow>
<dataflow id="641" from="_ssdm_op_ReadReq.m_axi.i32P" to="AXI_DMA_SLAVE_load_3_req" fromId="463" toId="151">
</dataflow>
<dataflow id="642" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_load_3_req" fromId="245" toId="151">
</dataflow>
<dataflow id="643" from="stg_466" to="AXI_DMA_SLAVE_load_3_req" fromId="466" toId="151">
</dataflow>
<dataflow id="644" from="_ssdm_op_Read.m_axi.volatile.i32P" to="AXI_DMA_SLAVE_read_1" fromId="476" toId="152">
</dataflow>
<dataflow id="645" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_read_1" fromId="245" toId="152">
</dataflow>
<dataflow id="646" from="_ssdm_op_PartSelect.i31.i32.i32.i32" to="tmp_9" fromId="479" toId="153">
</dataflow>
<dataflow id="647" from="AXI_DMA_SLAVE_read_1" to="tmp_9" fromId="152" toId="153">
</dataflow>
<dataflow id="648" from="stg_466" to="tmp_9" fromId="466" toId="153">
</dataflow>
<dataflow id="649" from="stg_483" to="tmp_9" fromId="483" toId="153">
</dataflow>
<dataflow id="650" from="_ssdm_op_BitConcatenate.i32.i31.i1" to="tmp_5" fromId="485" toId="154">
</dataflow>
<dataflow id="651" from="tmp_9" to="tmp_5" fromId="153" toId="154">
</dataflow>
<dataflow id="652" from="stg_471" to="tmp_5" fromId="471" toId="154">
</dataflow>
<dataflow id="653" from="_ssdm_op_WriteReq.m_axi.i32P" to="AXI_DMA_SLAVE_req8" fromId="489" toId="155">
</dataflow>
<dataflow id="654" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_req8" fromId="245" toId="155">
</dataflow>
<dataflow id="655" from="stg_466" to="AXI_DMA_SLAVE_req8" fromId="466" toId="155">
</dataflow>
<dataflow id="656" from="_ssdm_op_Write.m_axi.volatile.i32P" to="stg_156" fromId="493" toId="156">
</dataflow>
<dataflow id="657" from="AXI_DMA_SLAVE" to="stg_156" fromId="245" toId="156">
</dataflow>
<dataflow id="658" from="tmp_5" to="stg_156" fromId="154" toId="156">
</dataflow>
<dataflow id="659" from="_ssdm_op_WriteResp.m_axi.i32P" to="AXI_DMA_SLAVE_resp9" fromId="497" toId="157">
</dataflow>
<dataflow id="660" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_resp9" fromId="245" toId="157">
</dataflow>
<dataflow id="661" from="_ssdm_op_WriteResp.m_axi.i32P" to="AXI_DMA_SLAVE_resp9" fromId="497" toId="158">
</dataflow>
<dataflow id="662" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_resp9" fromId="245" toId="158">
</dataflow>
<dataflow id="663" from="_ssdm_op_ReadReq.m_axi.i32P" to="AXI_DMA_SLAVE_load_4_req" fromId="463" toId="159">
</dataflow>
<dataflow id="664" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_load_4_req" fromId="245" toId="159">
</dataflow>
<dataflow id="665" from="stg_466" to="AXI_DMA_SLAVE_load_4_req" fromId="466" toId="159">
</dataflow>
<dataflow id="666" from="_ssdm_op_ReadReq.m_axi.i32P" to="AXI_DMA_SLAVE_load_4_req" fromId="463" toId="160">
</dataflow>
<dataflow id="667" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_load_4_req" fromId="245" toId="160">
</dataflow>
<dataflow id="668" from="stg_466" to="AXI_DMA_SLAVE_load_4_req" fromId="466" toId="160">
</dataflow>
<dataflow id="669" from="_ssdm_op_Read.m_axi.volatile.i32P" to="AXI_DMA_SLAVE_read_2" fromId="476" toId="161">
</dataflow>
<dataflow id="670" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_read_2" fromId="245" toId="161">
</dataflow>
<dataflow id="671" from="_ssdm_op_PartSelect.i19.i32.i32.i32" to="tmp_s" fromId="510" toId="162">
</dataflow>
<dataflow id="672" from="AXI_DMA_SLAVE_read_2" to="tmp_s" fromId="161" toId="162">
</dataflow>
<dataflow id="673" from="stg_513" to="tmp_s" fromId="513" toId="162">
</dataflow>
<dataflow id="674" from="stg_483" to="tmp_s" fromId="483" toId="162">
</dataflow>
<dataflow id="675" from="AXI_DMA_SLAVE_read_2" to="tmp_10" fromId="161" toId="163">
</dataflow>
<dataflow id="676" from="_ssdm_op_BitConcatenate.i32.i19.i1.i12" to="tmp_6" fromId="517" toId="164">
</dataflow>
<dataflow id="677" from="tmp_s" to="tmp_6" fromId="162" toId="164">
</dataflow>
<dataflow id="678" from="stg_471" to="tmp_6" fromId="471" toId="164">
</dataflow>
<dataflow id="679" from="tmp_10" to="tmp_6" fromId="163" toId="164">
</dataflow>
<dataflow id="680" from="_ssdm_op_WriteReq.m_axi.i32P" to="AXI_DMA_SLAVE_req" fromId="489" toId="165">
</dataflow>
<dataflow id="681" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_req" fromId="245" toId="165">
</dataflow>
<dataflow id="682" from="stg_466" to="AXI_DMA_SLAVE_req" fromId="466" toId="165">
</dataflow>
<dataflow id="683" from="_ssdm_op_Write.m_axi.volatile.i32P" to="stg_166" fromId="493" toId="166">
</dataflow>
<dataflow id="684" from="AXI_DMA_SLAVE" to="stg_166" fromId="245" toId="166">
</dataflow>
<dataflow id="685" from="tmp_6" to="stg_166" fromId="164" toId="166">
</dataflow>
<dataflow id="686" from="_ssdm_op_WriteResp.m_axi.i32P" to="AXI_DMA_SLAVE_resp" fromId="497" toId="167">
</dataflow>
<dataflow id="687" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_resp" fromId="245" toId="167">
</dataflow>
<dataflow id="688" from="_ssdm_op_WriteResp.m_axi.i32P" to="AXI_DMA_SLAVE_resp" fromId="497" toId="168">
</dataflow>
<dataflow id="689" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_resp" fromId="245" toId="168">
</dataflow>
<dataflow id="690" from="_ssdm_op_ReadReq.m_axi.i32P" to="AXI_DMA_SLAVE_load_5_req" fromId="463" toId="169">
</dataflow>
<dataflow id="691" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_load_5_req" fromId="245" toId="169">
</dataflow>
<dataflow id="692" from="stg_466" to="AXI_DMA_SLAVE_load_5_req" fromId="466" toId="169">
</dataflow>
<dataflow id="693" from="_ssdm_op_WriteReq.m_axi.i32P" to="AXI_DMA_SLAVE_addr_1_req" fromId="489" toId="170">
</dataflow>
<dataflow id="694" from="AXI_DMA_SLAVE_addr_1" to="AXI_DMA_SLAVE_addr_1_req" fromId="125" toId="170">
</dataflow>
<dataflow id="695" from="stg_466" to="AXI_DMA_SLAVE_addr_1_req" fromId="466" toId="170">
</dataflow>
<dataflow id="696" from="_ssdm_op_Write.m_axi.volatile.i32P" to="stg_171" fromId="493" toId="171">
</dataflow>
<dataflow id="697" from="AXI_DMA_SLAVE_addr_1" to="stg_171" fromId="125" toId="171">
</dataflow>
<dataflow id="698" from="localAddress1" to="stg_171" fromId="129" toId="171">
</dataflow>
<dataflow id="700" from="_ssdm_op_Write.ap_none.volatile.i32P" to="stg_172" fromId="699" toId="172">
</dataflow>
<dataflow id="701" from="dma_address" to="stg_172" fromId="254" toId="172">
</dataflow>
<dataflow id="702" from="localAddress1" to="stg_172" fromId="129" toId="172">
</dataflow>
<dataflow id="703" from="localAddress1" to="localAddress_1" fromId="129" toId="173">
</dataflow>
<dataflow id="704" from="stg_605" to="localAddress_1" fromId="605" toId="173">
</dataflow>
<dataflow id="705" from="_ssdm_op_ReadReq.m_axi.i32P" to="AXI_DMA_SLAVE_load_5_req" fromId="463" toId="174">
</dataflow>
<dataflow id="706" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_load_5_req" fromId="245" toId="174">
</dataflow>
<dataflow id="707" from="stg_466" to="AXI_DMA_SLAVE_load_5_req" fromId="466" toId="174">
</dataflow>
<dataflow id="708" from="_ssdm_op_ReadReq.m_axi.i32P" to="AXI_DMA_SLAVE_load_6_req" fromId="463" toId="175">
</dataflow>
<dataflow id="709" from="AXI_DMA_SLAVE_addr" to="AXI_DMA_SLAVE_load_6_req" fromId="124" toId="175">
</dataflow>
<dataflow id="710" from="stg_466" to="AXI_DMA_SLAVE_load_6_req" fromId="466" toId="175">
</dataflow>
<dataflow id="711" from="_ssdm_op_ReadReq.m_axi.i32P" to="AXI_DMA_SLAVE_load_6_req" fromId="463" toId="176">
</dataflow>
<dataflow id="712" from="AXI_DMA_SLAVE_addr" to="AXI_DMA_SLAVE_load_6_req" fromId="124" toId="176">
</dataflow>
<dataflow id="713" from="stg_466" to="AXI_DMA_SLAVE_load_6_req" fromId="466" toId="176">
</dataflow>
<dataflow id="714" from="_ssdm_op_WriteResp.m_axi.i32P" to="AXI_DMA_SLAVE_addr_1_resp" fromId="497" toId="177">
</dataflow>
<dataflow id="715" from="AXI_DMA_SLAVE_addr_1" to="AXI_DMA_SLAVE_addr_1_resp" fromId="125" toId="177">
</dataflow>
<dataflow id="716" from="_ssdm_op_Read.m_axi.volatile.i32P" to="AXI_DMA_SLAVE_read_3" fromId="476" toId="178">
</dataflow>
<dataflow id="717" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_read_3" fromId="245" toId="178">
</dataflow>
<dataflow id="718" from="_ssdm_op_Write.ap_none.volatile.i32P" to="stg_179" fromId="699" toId="179">
</dataflow>
<dataflow id="719" from="dma_control" to="stg_179" fromId="252" toId="179">
</dataflow>
<dataflow id="720" from="AXI_DMA_SLAVE_read_3" to="stg_179" fromId="178" toId="179">
</dataflow>
<dataflow id="721" from="_ssdm_op_WriteResp.m_axi.i32P" to="AXI_DMA_SLAVE_addr_1_resp" fromId="497" toId="180">
</dataflow>
<dataflow id="722" from="AXI_DMA_SLAVE_addr_1" to="AXI_DMA_SLAVE_addr_1_resp" fromId="125" toId="180">
</dataflow>
<dataflow id="723" from="length_assign" to="length_assign_load_1" fromId="37" toId="181">
</dataflow>
<dataflow id="724" from="_ssdm_op_WriteReq.m_axi.i32P" to="AXI_DMA_SLAVE_addr_2_req" fromId="489" toId="182">
</dataflow>
<dataflow id="725" from="AXI_DMA_SLAVE_addr_2" to="AXI_DMA_SLAVE_addr_2_req" fromId="126" toId="182">
</dataflow>
<dataflow id="726" from="stg_466" to="AXI_DMA_SLAVE_addr_2_req" fromId="466" toId="182">
</dataflow>
<dataflow id="727" from="_ssdm_op_Write.m_axi.volatile.i32P" to="stg_183" fromId="493" toId="183">
</dataflow>
<dataflow id="728" from="AXI_DMA_SLAVE_addr_2" to="stg_183" fromId="126" toId="183">
</dataflow>
<dataflow id="729" from="length_assign_load_1" to="stg_183" fromId="181" toId="183">
</dataflow>
<dataflow id="730" from="_ssdm_op_WriteResp.m_axi.i32P" to="AXI_DMA_SLAVE_addr_2_resp" fromId="497" toId="184">
</dataflow>
<dataflow id="731" from="AXI_DMA_SLAVE_addr_2" to="AXI_DMA_SLAVE_addr_2_resp" fromId="126" toId="184">
</dataflow>
<dataflow id="732" from="_ssdm_op_Read.m_axi.volatile.i32P" to="AXI_DMA_SLAVE_addr_read" fromId="476" toId="185">
</dataflow>
<dataflow id="733" from="AXI_DMA_SLAVE_addr" to="AXI_DMA_SLAVE_addr_read" fromId="124" toId="185">
</dataflow>
<dataflow id="734" from="_ssdm_op_Write.ap_none.volatile.i32P" to="stg_186" fromId="699" toId="186">
</dataflow>
<dataflow id="735" from="dma_status" to="stg_186" fromId="253" toId="186">
</dataflow>
<dataflow id="736" from="AXI_DMA_SLAVE_addr_read" to="stg_186" fromId="185" toId="186">
</dataflow>
<dataflow id="737" from="_ssdm_op_WriteResp.m_axi.i32P" to="AXI_DMA_SLAVE_addr_2_resp" fromId="497" toId="187">
</dataflow>
<dataflow id="738" from="AXI_DMA_SLAVE_addr_2" to="AXI_DMA_SLAVE_addr_2_resp" fromId="126" toId="187">
</dataflow>
<dataflow id="739" from="_ssdm_op_ReadReq.m_axi.i32P" to="AXI_DMA_SLAVE_load_7_req" fromId="463" toId="188">
</dataflow>
<dataflow id="740" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_load_7_req" fromId="245" toId="188">
</dataflow>
<dataflow id="741" from="stg_466" to="AXI_DMA_SLAVE_load_7_req" fromId="466" toId="188">
</dataflow>
<dataflow id="742" from="_ssdm_op_ReadReq.m_axi.i32P" to="AXI_DMA_SLAVE_load_7_req" fromId="463" toId="189">
</dataflow>
<dataflow id="743" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_load_7_req" fromId="245" toId="189">
</dataflow>
<dataflow id="744" from="stg_466" to="AXI_DMA_SLAVE_load_7_req" fromId="466" toId="189">
</dataflow>
<dataflow id="745" from="_ssdm_op_Read.m_axi.volatile.i32P" to="AXI_DMA_SLAVE_read_4" fromId="476" toId="190">
</dataflow>
<dataflow id="746" from="AXI_DMA_SLAVE" to="AXI_DMA_SLAVE_read_4" fromId="245" toId="190">
</dataflow>
<dataflow id="747" from="_ssdm_op_Write.ap_none.volatile.i32P" to="stg_191" fromId="699" toId="191">
</dataflow>
<dataflow id="748" from="dma_control" to="stg_191" fromId="252" toId="191">
</dataflow>
<dataflow id="749" from="AXI_DMA_SLAVE_read_4" to="stg_191" fromId="190" toId="191">
</dataflow>
<dataflow id="750" from="_ssdm_op_ReadReq.m_axi.i32P" to="AXI_DMA_SLAVE_load_8_req" fromId="463" toId="192">
</dataflow>
<dataflow id="751" from="AXI_DMA_SLAVE_addr" to="AXI_DMA_SLAVE_load_8_req" fromId="124" toId="192">
</dataflow>
<dataflow id="752" from="stg_466" to="AXI_DMA_SLAVE_load_8_req" fromId="466" toId="192">
</dataflow>
<dataflow id="753" from="_ssdm_op_ReadReq.m_axi.i32P" to="AXI_DMA_SLAVE_load_8_req" fromId="463" toId="193">
</dataflow>
<dataflow id="754" from="AXI_DMA_SLAVE_addr" to="AXI_DMA_SLAVE_load_8_req" fromId="124" toId="193">
</dataflow>
<dataflow id="755" from="stg_466" to="AXI_DMA_SLAVE_load_8_req" fromId="466" toId="193">
</dataflow>
<dataflow id="756" from="_ssdm_op_Read.m_axi.volatile.i32P" to="AXI_DMA_SLAVE_addr_read_1" fromId="476" toId="194">
</dataflow>
<dataflow id="757" from="AXI_DMA_SLAVE_addr" to="AXI_DMA_SLAVE_addr_read_1" fromId="124" toId="194">
</dataflow>
<dataflow id="758" from="_ssdm_op_Write.ap_none.volatile.i32P" to="stg_195" fromId="699" toId="195">
</dataflow>
<dataflow id="759" from="dma_status" to="stg_195" fromId="253" toId="195">
</dataflow>
<dataflow id="760" from="AXI_DMA_SLAVE_addr_read_1" to="stg_195" fromId="194" toId="195">
</dataflow>
<dataflow id="761" from="_ssdm_op_Read.ap_none.volatile.i1P" to="local_V_2" fromId="560" toId="196">
</dataflow>
<dataflow id="762" from="fabric_interrupt_read_finished_V" to="local_V_2" fromId="256" toId="196">
</dataflow>
<dataflow id="763" from="local_V_2" to="p_Val2_s" fromId="196" toId="198">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="764" from="stg_197" to="p_Val2_s" fromId="197" toId="198">
</dataflow>
<dataflow id="765" from="local_V_3" to="p_Val2_s" fromId="200" toId="198">
<BackEdge/>
<condition id="146">
<or_exp><and_exp><literal name="p_Val2_s" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="766" from="stg_201" to="p_Val2_s" fromId="201" toId="198">
<BackEdge/>
</dataflow>
<dataflow id="767" from="p_Val2_s" to="stg_199" fromId="198" toId="199">
</dataflow>
<dataflow id="768" from="_ssdm_op_Read.ap_none.volatile.i1P" to="local_V_3" fromId="560" toId="200">
</dataflow>
<dataflow id="769" from="fabric_interrupt_read_finished_V" to="local_V_3" fromId="256" toId="200">
</dataflow>
<dataflow id="770" from="_ssdm_op_Write.ap_none.volatile.i1P" to="stg_202" fromId="468" toId="202">
</dataflow>
<dataflow id="771" from="controller_finished_V" to="stg_202" fromId="257" toId="202">
</dataflow>
<dataflow id="772" from="stg_471" to="stg_202" fromId="471" toId="202">
</dataflow>
<dataflow id="773" from="localEnabled" to="stg_2" fromId="75" toId="2">
</dataflow>
<dataflow id="774" from="write_assign_load" to="stg_2" fromId="77" toId="2">
</dataflow>
<dataflow id="775" from="localEnabled" to="stg_11" fromId="75" toId="11">
</dataflow>
<dataflow id="776" from="write_assign_load" to="stg_11" fromId="77" toId="11">
</dataflow>
<dataflow id="777" from="p_Val2_2" to="stg_11" fromId="114" toId="11">
</dataflow>
<dataflow id="778" from="tmp_2" to="stg_11" fromId="131" toId="11">
</dataflow>
<dataflow id="779" from="tmp_2" to="stg_13" fromId="131" toId="13">
</dataflow>
<dataflow id="780" from="tmp_8" to="stg_16" fromId="143" toId="16">
</dataflow>
<dataflow id="781" from="p_Val2_s" to="stg_32" fromId="198" toId="32">
</dataflow>
</dataflows>


</stg>
