Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar 24 10:07:52 2021
| Host         : sebastian-ZBook running 64-bit Linux Mint 20
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   126 |
| Unused register locations in slices containing registers |   386 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            7 |
|      3 |            2 |
|      4 |           20 |
|      5 |            6 |
|      6 |            4 |
|      7 |            1 |
|      8 |           12 |
|      9 |            8 |
|     10 |            2 |
|     11 |            1 |
|     12 |           12 |
|     13 |            2 |
|     14 |            1 |
|     15 |            2 |
|    16+ |           46 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             143 |           57 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             160 |           79 |
| Yes          | No                    | No                     |            1075 |          243 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             556 |          174 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                                                                                           Enable Signal                                                                                           |                                                                                      Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count |
+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                       |                                                                                                                                                                                           |                1 |              1 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                    | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__3_n_0                                             |                1 |              1 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                   | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                   | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                   | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                   | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                   | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual |                                                                                                                                                                                           |                1 |              3 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0        |                                                                                                                                                                                           |                2 |              3 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                   | mem1/Lab4_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                              |                2 |              4 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                    | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                       | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |
|  clk_8ns_IBUF_BUFG                               | FSM_onehot_memory_state[3]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                           |                1 |              4 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                         | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                 | mem1/Lab4_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                     |                2 |              4 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                           |                                                                                                                                                                                           |                1 |              4 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                               | mem1/Lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                1 |              4 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                             | mem1/Lab4_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              4 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                      | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                          | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_pipelined.state_reg[0][0]                                                           | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                        |                                                                                                                                                                                           |                2 |              4 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                   | mem1/Lab4_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                             |                1 |              4 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                  | mem1/Lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                1 |              4 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                               |                                                                                                                                                                                           |                1 |              4 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                      |                                                                                                                                                                                           |                1 |              4 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                       | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                2 |              4 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                          | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              4 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              5 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                    |                                                                                                                                                                                           |                2 |              5 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                             | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |              5 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                             | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              5 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                             | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |              5 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[m_valid_i]_4[0]                                                                                                        | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |              5 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                      | mem1/Lab4_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                       |                2 |              6 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                       | mem1/Lab4_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                        |                2 |              6 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                   | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                4 |              6 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                           |                                                                                                                                                                                           |                2 |              6 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                        |                                                                                                                                                                                           |                2 |              7 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                        |                                                                                                                                                                                           |                2 |              8 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                                                           |                1 |              8 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              8 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                      | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                3 |              8 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                      |                                                                                                                                                                                           |                3 |              8 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                             |                                                                                                                                                                                           |                2 |              8 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                     | mem1/Lab4_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                     |                4 |              8 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                         |                                                                                                                                                                                           |                3 |              8 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                |                                                                                                                                                                                           |                2 |              8 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                      | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_pipelined.state_reg[1][0]                                        | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                                                                           |                3 |              8 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg_0[0]                                          | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg                                               | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              9 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][2]                                                                   |                                                                                                                                                                                           |                3 |              9 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][1]                                                                   |                                                                                                                                                                                           |                3 |              9 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][0]                                                                   |                                                                                                                                                                                           |                3 |              9 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                         | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                          |                2 |              9 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                               | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              9 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                            | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              9 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                        | mem1/Lab4_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                              |                5 |             10 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                6 |             10 |
|  clk_8ns_IBUF_BUFG                               | bram_addr                                                                                                                                                                                         |                                                                                                                                                                                           |                4 |             11 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                   |                                                                                                                                                                                           |                3 |             12 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                5 |             12 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                4 |             12 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[11]_i_1_n_0           |                                                                                                                                                                                           |                4 |             12 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                   |                                                                                                                                                                                           |                4 |             12 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1035]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                           |                5 |             12 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[11]_i_1__0_n_0        |                                                                                                                                                                                           |                3 |             12 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                              | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |             12 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                 | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             12 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                 | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                 | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                6 |             12 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                     | mem1/Lab4_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                     |                4 |             13 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                         |                                                                                                                                                                                           |                4 |             13 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                        |                                                                                                                                                                                           |                6 |             14 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                        |                                                                                                                                                                                           |                2 |             15 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                           |                2 |             15 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                         |                                                                                                                                                                                           |                4 |             19 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                        |                                                                                                                                                                                           |                5 |             19 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                               |                                                                                                                                                                                           |                5 |             21 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                              |                                                                                                                                                                                           |                5 |             21 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                7 |             22 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                            |                                                                                                                                                                                           |                7 |             24 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                              |                                                                                                                                                                                           |                7 |             24 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                           |                                                                                                                                                                                           |                4 |             27 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                   | mem1/Lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |               12 |             28 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                9 |             29 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                   | mem1/Lab4_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                     |               15 |             31 |
|  clk_8ns_IBUF_BUFG                               |                                                                                                                                                                                                   |                                                                                                                                                                                           |                9 |             31 |
|  clk_8ns_IBUF_BUFG                               | mem_addr                                                                                                                                                                                          | mem_addr0                                                                                                                                                                                 |                8 |             32 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                             |                                                                                                                                                                                           |                7 |             32 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                            | mem1/Lab4_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                     |                7 |             32 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                  |                                                                                                                                                                                           |                6 |             32 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                |                                                                                                                                                                                           |                6 |             32 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                                                           |                4 |             32 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                              | mem1/Lab4_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                5 |             32 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                  |                                                                                                                                                                                           |                7 |             32 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                   |                                                                                                                                                                                           |                6 |             32 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                          |                                                                                                                                                                                           |                6 |             33 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                         |                                                                                                                                                                                           |                5 |             33 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                              |                                                                                                                                                                                           |               10 |             34 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                         | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                 |                7 |             34 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                            |                                                                                                                                                                                           |                9 |             34 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                            |                                                                                                                                                                                           |                9 |             34 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                              |                                                                                                                                                                                           |                9 |             36 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                        |                                                                                                                                                                                           |                5 |             37 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                         |                                                                                                                                                                                           |                5 |             37 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                          |                                                                                                                                                                                           |                7 |             37 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                         |                                                                                                                                                                                           |                5 |             37 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                            |                                                                                                                                                                                           |               10 |             37 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                   | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |               23 |             39 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               10 |             40 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                   | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |               17 |             43 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               10 |             43 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                        |                                                                                                                                                                                           |               14 |             47 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                                                           |                6 |             48 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                     |                                                                                                                                                                                           |                9 |             52 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                       |                                                                                                                                                                                           |                9 |             52 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                     |                                                                                                                                                                                           |               11 |             52 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                       |                                                                                                                                                                                           |               10 |             52 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                                                           |                7 |             56 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 | mem1/Lab4_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                                                           |                7 |             56 |
|  mem1/Lab4_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                   |                                                                                                                                                                                           |               49 |            116 |
+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


