#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Dec 17 23:43:47 2017
# Process ID: 12081
# Current directory: /home/izoomko/wrk/4grade/io/lab3/lab2.runs/uc_system_Timer_1_1_synth_1
# Command line: vivado -log uc_system_Timer_1_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uc_system_Timer_1_1.tcl
# Log file: /home/izoomko/wrk/4grade/io/lab3/lab2.runs/uc_system_Timer_1_1_synth_1/uc_system_Timer_1_1.vds
# Journal file: /home/izoomko/wrk/4grade/io/lab3/lab2.runs/uc_system_Timer_1_1_synth_1/vivado.jou
#-----------------------------------------------------------
source uc_system_Timer_1_1.tcl -notrace
Command: synth_design -top uc_system_Timer_1_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12139 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1145.324 ; gain = 46.996 ; free physical = 155 ; free virtual = 15341
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uc_system_Timer_1_1' [/home/izoomko/wrk/4grade/io/lab3/lab2.srcs/sources_1/bd/uc_system/ip/uc_system_Timer_1_1/synth/uc_system_Timer_1_1.v:56]
INFO: [Synth 8-638] synthesizing module 'Timer' [/home/izoomko/wrk/4grade/io/hls/lab3/solution/syn/verilog/Timer.v:12]
INFO: [Synth 8-638] synthesizing module 'Timer_tick' [/home/izoomko/wrk/4grade/io/hls/lab3/solution/syn/verilog/Timer_tick.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
WARNING: [Synth 8-6014] Unused sequential element ap_NS_fsm_reg was removed.  [/home/izoomko/wrk/4grade/io/hls/lab3/solution/syn/verilog/Timer_tick.v:157]
INFO: [Synth 8-256] done synthesizing module 'Timer_tick' (1#1) [/home/izoomko/wrk/4grade/io/hls/lab3/solution/syn/verilog/Timer_tick.v:10]
INFO: [Synth 8-256] done synthesizing module 'Timer' (2#1) [/home/izoomko/wrk/4grade/io/hls/lab3/solution/syn/verilog/Timer.v:12]
INFO: [Synth 8-256] done synthesizing module 'uc_system_Timer_1_1' (3#1) [/home/izoomko/wrk/4grade/io/lab3/lab2.srcs/sources_1/bd/uc_system/ip/uc_system_Timer_1_1/synth/uc_system_Timer_1_1.v:56]
WARNING: [Synth 8-3331] design Timer_tick has unconnected port ap_clk
WARNING: [Synth 8-3331] design Timer_tick has unconnected port ap_rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1185.824 ; gain = 87.496 ; free physical = 231 ; free virtual = 15376
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1185.824 ; gain = 87.496 ; free physical = 224 ; free virtual = 15369
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1499.668 ; gain = 0.000 ; free physical = 131 ; free virtual = 14915
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1499.668 ; gain = 401.340 ; free physical = 239 ; free virtual = 15045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1499.668 ; gain = 401.340 ; free physical = 239 ; free virtual = 15045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1499.668 ; gain = 401.340 ; free physical = 241 ; free virtual = 15047
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tmp_s_fu_185_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1499.668 ; gain = 401.340 ; free physical = 221 ; free virtual = 15029
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Timer_tick 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module Timer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "inst/StgValue_17_Timer_tick_fu_80/tmp_s_fu_185_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design uc_system_Timer_1_1 has unconnected port ap_rst
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[31]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[30]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[29]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[28]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[27]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[26]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[25]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[24]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[23]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[22]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[21]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[20]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[19]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[18]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[17]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[16]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[15]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[14]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[13]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[12]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[11]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[10]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[9]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[8]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[7]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[6]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[5]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[4]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[3]) is unused and will be removed from module uc_system_Timer_1_1.
INFO: [Synth 8-3332] Sequential element (inst/m_tconf_reg[2]) is unused and will be removed from module uc_system_Timer_1_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1499.668 ; gain = 401.340 ; free physical = 191 ; free virtual = 15006
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1499.668 ; gain = 401.340 ; free physical = 255 ; free virtual = 14872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1499.668 ; gain = 401.340 ; free physical = 253 ; free virtual = 14871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1500.676 ; gain = 402.348 ; free physical = 189 ; free virtual = 14810
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 1500.676 ; gain = 402.348 ; free physical = 204 ; free virtual = 14836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 1500.676 ; gain = 402.348 ; free physical = 198 ; free virtual = 14830
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 1500.676 ; gain = 402.348 ; free physical = 196 ; free virtual = 14828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 1500.676 ; gain = 402.348 ; free physical = 194 ; free virtual = 14826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 1500.676 ; gain = 402.348 ; free physical = 193 ; free virtual = 14826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 1500.676 ; gain = 402.348 ; free physical = 193 ; free virtual = 14825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     2|
|2     |LUT3   |     1|
|3     |LUT4   |    44|
|4     |LUT5   |     5|
|5     |LUT6   |    25|
|6     |FDRE   |    50|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------+-----------+------+
|      |Instance                         |Module     |Cells |
+------+---------------------------------+-----------+------+
|1     |top                              |           |   127|
|2     |  inst                           |Timer      |   127|
|3     |    StgValue_17_Timer_tick_fu_80 |Timer_tick |     2|
+------+---------------------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 1500.676 ; gain = 402.348 ; free physical = 226 ; free virtual = 14858
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1500.676 ; gain = 88.504 ; free physical = 333 ; free virtual = 14967
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 1500.684 ; gain = 402.348 ; free physical = 342 ; free virtual = 14977
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

48 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 1500.684 ; gain = 414.938 ; free physical = 206 ; free virtual = 14860
INFO: [Common 17-1381] The checkpoint '/home/izoomko/wrk/4grade/io/lab3/lab2.runs/uc_system_Timer_1_1_synth_1/uc_system_Timer_1_1.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/izoomko/wrk/4grade/io/lab3/lab2.runs/uc_system_Timer_1_1_synth_1/uc_system_Timer_1_1.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1524.688 ; gain = 0.000 ; free physical = 192 ; free virtual = 14918
INFO: [Common 17-206] Exiting Vivado at Sun Dec 17 23:45:25 2017...
