/// Auto-generated register definitions for SDHOST
/// Device: ESP32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::espressif::esp32::esp32::sdhost {

// ============================================================================
// SDHOST - SD/MMC Host Controller
// Base Address: 0x3FF68000
// ============================================================================

/// SDHOST Register Structure
struct SDHOST_Registers {

    /// Control register
    /// Offset: 0x0000
    volatile uint32_t CTRL;
    uint8_t RESERVED_0004[4]; ///< Reserved

    /// Clock divider configuration register
    /// Offset: 0x0008
    volatile uint32_t CLKDIV;

    /// Clock source selection register
    /// Offset: 0x000C
    volatile uint32_t CLKSRC;

    /// Clock enable register
    /// Offset: 0x0010
    volatile uint32_t CLKENA;

    /// Data and response timeout configuration register
    /// Offset: 0x0014
    /// Reset value: 0xFFFFFF40
    volatile uint32_t TMOUT;

    /// Card bus width configuration register
    /// Offset: 0x0018
    volatile uint32_t CTYPE;

    /// Card data block size configuration register
    /// Offset: 0x001C
    /// Reset value: 0x00000200
    volatile uint32_t BLKSIZ;

    /// Data transfer length configuration register
    /// Offset: 0x0020
    /// Reset value: 0x00000200
    volatile uint32_t BYTCNT;

    /// SDIO interrupt mask register
    /// Offset: 0x0024
    volatile uint32_t INTMASK;

    /// Command argument data register
    /// Offset: 0x0028
    volatile uint32_t CMDARG;

    /// Command and boot configuration register
    /// Offset: 0x002C
    /// Reset value: 0x20000000
    volatile uint32_t CMD;

    /// Response data register
    /// Offset: 0x0030
    volatile uint32_t RESP0;

    /// Long response data register
    /// Offset: 0x0034
    volatile uint32_t RESP1;

    /// Long response data register
    /// Offset: 0x0038
    volatile uint32_t RESP2;

    /// Long response data register
    /// Offset: 0x003C
    volatile uint32_t RESP3;

    /// Masked interrupt status register
    /// Offset: 0x0040
    volatile uint32_t MINTSTS;

    /// Raw interrupt status register
    /// Offset: 0x0044
    volatile uint32_t RINTSTS;

    /// SD/MMC status register
    /// Offset: 0x0048
    /// Reset value: 0x00000716
    volatile uint32_t STATUS;

    /// FIFO configuration register
    /// Offset: 0x004C
    volatile uint32_t FIFOTH;

    /// Card detect register
    /// Offset: 0x0050
    volatile uint32_t CDETECT;

    /// Card write protection (WP) status register
    /// Offset: 0x0054
    volatile uint32_t WRTPRT;
    uint8_t RESERVED_0058[4]; ///< Reserved

    /// Transferred byte count register
    /// Offset: 0x005C
    volatile uint32_t TCBCNT;

    /// Transferred byte count register
    /// Offset: 0x0060
    volatile uint32_t TBBCNT;

    /// Debounce filter time configuration register
    /// Offset: 0x0064
    volatile uint32_t DEBNCE;

    /// User ID (scratchpad) register
    /// Offset: 0x0068
    volatile uint32_t USRID;

    /// Version ID (scratchpad) register
    /// Offset: 0x006C
    /// Reset value: 0x5432270A
    volatile uint32_t VERID;

    /// Hardware feature register
    /// Offset: 0x0070
    /// Reset value: 0x03444CC3
    volatile uint32_t HCON;

    /// UHS-1 register
    /// Offset: 0x0074
    volatile uint32_t UHS;

    /// Card reset register
    /// Offset: 0x0078
    /// Reset value: 0x00000001
    volatile uint32_t RST_N;
    uint8_t RESERVED_007C[4]; ///< Reserved

    /// Burst mode transfer configuration register
    /// Offset: 0x0080
    volatile uint32_t BMOD;

    /// Poll demand configuration register
    /// Offset: 0x0084
    volatile uint32_t PLDMND;

    /// Descriptor base address register
    /// Offset: 0x0088
    volatile uint32_t DBADDR;

    /// IDMAC status register
    /// Offset: 0x008C
    volatile uint32_t IDSTS;

    /// IDMAC interrupt enable register
    /// Offset: 0x0090
    volatile uint32_t IDINTEN;

    /// Host descriptor address pointer
    /// Offset: 0x0094
    volatile uint32_t DSCADDR;

    /// Host buffer address pointer register
    /// Offset: 0x0098
    volatile uint32_t BUFADDR;
    uint8_t RESERVED_009C[100]; ///< Reserved

    /// Card Threshold Control register
    /// Offset: 0x0100
    volatile uint32_t CARDTHRCTL;
    uint8_t RESERVED_0104[8]; ///< Reserved

    /// eMMC DDR register
    /// Offset: 0x010C
    volatile uint32_t EMMCDDR;

    /// Enable Phase Shift register
    /// Offset: 0x0110
    volatile uint32_t ENSHIFT;
    uint8_t RESERVED_0114[236]; ///< Reserved

    /// CPU write and read transmit data by FIFO
    /// Offset: 0x0200
    volatile uint32_t BUFFIFO;
    uint8_t RESERVED_0204[1532]; ///< Reserved

    /// SDIO control register.
    /// Offset: 0x0800
    /// Reset value: 0x00820200
    volatile uint32_t CLK_EDGE_SEL;
};

static_assert(sizeof(SDHOST_Registers) >= 2052, "SDHOST_Registers size mismatch");

/// SDHOST peripheral instance
inline SDHOST_Registers* SDHOST() {
    return reinterpret_cast<SDHOST_Registers*>(0x3FF68000);
}

}  // namespace alloy::hal::espressif::esp32::esp32::sdhost
