
*** Running vivado
    with args -log example_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source example_top.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source example_top.tcl -notrace
WARNING: [Board 49-69] Validation failed for board file D:/Vivado2019.1/Vivado/2019.1/data/boards/board_parts/zynq/pynq-z2/A.0/board.xml:
 Frequency Parameter not provided for audio_clock

Command: link_design -top example_top -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'd:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/sources_1/ip/clk_wiz_50_200/clk_wiz_50_200.dcp' for cell 'clk_wiz_50_200'
INFO: [Project 1-454] Reading design checkpoint 'd:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'u_mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'mem_test_m0/vio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/sources_1/ip/syncfifo_dist_cmd/syncfifo_dist_cmd.dcp' for cell 'u_mem_trans_axi/u_axi_syncfifo_dist_rcmd'
INFO: [Project 1-454] Reading design checkpoint 'd:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/sources_1/ip/syncfifo_dist_dat/syncfifo_dist_dat.dcp' for cell 'u_mem_trans_axi/u_axi_syncfifo_dist_wdat'
INFO: [Netlist 29-17] Analyzing 1582 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: mem_test_m0/vio_0 UUID: aee5ea4b-bd6d-5865-9909-69330a161538 
Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/sources_1/ip/syncfifo_dist_cmd/syncfifo_dist_cmd.xdc] for cell 'u_mem_trans_axi/u_axi_syncfifo_dist_rcmd/U0'
Finished Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/sources_1/ip/syncfifo_dist_cmd/syncfifo_dist_cmd.xdc] for cell 'u_mem_trans_axi/u_axi_syncfifo_dist_rcmd/U0'
Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/sources_1/ip/syncfifo_dist_cmd/syncfifo_dist_cmd.xdc] for cell 'u_mem_trans_axi/u_axi_syncfifo_dist_wcmd/U0'
Finished Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/sources_1/ip/syncfifo_dist_cmd/syncfifo_dist_cmd.xdc] for cell 'u_mem_trans_axi/u_axi_syncfifo_dist_wcmd/U0'
Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/sources_1/ip/syncfifo_dist_dat/syncfifo_dist_dat.xdc] for cell 'u_mem_trans_axi/u_axi_syncfifo_dist_wdat/U0'
Finished Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/sources_1/ip/syncfifo_dist_dat/syncfifo_dist_dat.xdc] for cell 'u_mem_trans_axi/u_axi_syncfifo_dist_wdat/U0'
Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'mem_test_m0/vio_0'
Finished Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'mem_test_m0/vio_0'
Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0'
Finished Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0'
Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/sources_1/ip/clk_wiz_50_200/clk_wiz_50_200_board.xdc] for cell 'clk_wiz_50_200/inst'
Finished Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/sources_1/ip/clk_wiz_50_200/clk_wiz_50_200_board.xdc] for cell 'clk_wiz_50_200/inst'
Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/sources_1/ip/clk_wiz_50_200/clk_wiz_50_200.xdc] for cell 'clk_wiz_50_200/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/sources_1/ip/clk_wiz_50_200/clk_wiz_50_200.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/sources_1/ip/clk_wiz_50_200/clk_wiz_50_200.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1470.117 ; gain = 556.230
Finished Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/sources_1/ip/clk_wiz_50_200/clk_wiz_50_200.xdc] for cell 'clk_wiz_50_200/inst'
Parsing XDC File [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'mem_test_m0/rd_burst_cnt[0]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'mem_test_m0/rd_burst_cnt[1]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'mem_test_m0/rd_burst_cnt[2]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'mem_test_m0/rd_burst_cnt[3]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'mem_test_m0/rd_burst_cnt[4]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'mem_test_m0/rd_burst_cnt[5]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'mem_test_m0/rd_burst_cnt[6]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'mem_test_m0/rd_burst_cnt[7]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc:31]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'mem_test_m0/wr_burst_cnt[0]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'mem_test_m0/wr_burst_cnt[1]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'mem_test_m0/wr_burst_cnt[2]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'mem_test_m0/wr_burst_cnt[3]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'mem_test_m0/wr_burst_cnt[4]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'mem_test_m0/wr_burst_cnt[5]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'mem_test_m0/wr_burst_cnt[6]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'mem_test_m0/wr_burst_cnt[7]'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc:32]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'mem_test_m0/rd_adrs_req'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc:33]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc:33]
WARNING: [Vivado 12-507] No nets matched 'mem_test_m0/wr_adrs_req'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc:34]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc:34]
WARNING: [Vivado 12-507] No nets matched 'mem_test_m0/wr_data_req'. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc:35]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc:35]
Finished Parsing XDC File [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.srcs/constrs_1/new/example_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1470.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 866 instances were transformed.
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 143 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 672 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances

15 Infos, 20 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1470.117 ; gain = 1055.754
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.706 . Memory (MB): peak = 1470.117 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 678121ba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.661 . Memory (MB): peak = 1490.574 ; gain = 20.457

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "f8bdd58fa7e08d7a".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "7003781e44ee7dd5".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.241 . Memory (MB): peak = 1766.051 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 742debb4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1766.051 ; gain = 133.266

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 10 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 11fcd8e14

Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1766.051 ; gain = 133.266
INFO: [Opt 31-389] Phase Retarget created 114 cells and removed 199 cells
INFO: [Opt 31-1021] In phase Retarget, 189 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1a36bc254

Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1766.051 ; gain = 133.266
INFO: [Opt 31-389] Phase Constant propagation created 37 cells and removed 186 cells
INFO: [Opt 31-1021] In phase Constant propagation, 177 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 17baa316b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1766.051 ; gain = 133.266
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 291 cells
INFO: [Opt 31-1021] In phase Sweep, 3008 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 17497732f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1766.051 ; gain = 133.266
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 17497732f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1766.051 ; gain = 133.266
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 17baa316b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1766.051 ; gain = 133.266
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 171 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             114  |             199  |                                            189  |
|  Constant propagation         |              37  |             186  |                                            177  |
|  Sweep                        |               0  |             291  |                                           3008  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            171  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1766.051 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 189c2ecef

Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1766.051 ; gain = 133.266

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.939 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 33 newly gated: 0 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 227637e69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 2264.391 ; gain = 0.000
Ending Power Optimization Task | Checksum: 227637e69

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2264.391 ; gain = 498.340

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 227637e69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2264.391 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2264.391 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1f635b518

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2264.391 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 20 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 2264.391 ; gain = 794.273
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2264.391 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2264.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.runs/impl_1/example_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2264.391 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file example_top_drc_opted.rpt -pb example_top_drc_opted.pb -rpx example_top_drc_opted.rpx
Command: report_drc -file example_top_drc_opted.rpt -pb example_top_drc_opted.pb -rpx example_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.runs/impl_1/example_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2264.391 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1824b41d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2264.391 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2b113231

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f2e83ce3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f2e83ce3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2264.391 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: f2e83ce3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 6df2422e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2264.391 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 116d6caa8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2264.391 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: dd02c31c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 2264.391 ; gain = 0.000
Phase 2 Global Placement | Checksum: dd02c31c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2b821b94

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 120ea9142

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c34bcbc6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10ac76a3b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ee3abf58

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17ba59511

Time (s): cpu = 00:01:08 ; elapsed = 00:00:45 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: cd949886

Time (s): cpu = 00:01:08 ; elapsed = 00:00:46 . Memory (MB): peak = 2264.391 ; gain = 0.000
Phase 3 Detail Placement | Checksum: cd949886

Time (s): cpu = 00:01:08 ; elapsed = 00:00:46 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1236c03be

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net u_mem_trans_axi/u_axi_syncfifo_dist_wdat/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1236c03be

Time (s): cpu = 00:01:16 ; elapsed = 00:00:51 . Memory (MB): peak = 2264.391 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.939. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 161e70a04

Time (s): cpu = 00:01:17 ; elapsed = 00:00:51 . Memory (MB): peak = 2264.391 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 161e70a04

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 161e70a04

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 161e70a04

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2264.391 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1c03503af

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 2264.391 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c03503af

Time (s): cpu = 00:01:18 ; elapsed = 00:00:52 . Memory (MB): peak = 2264.391 ; gain = 0.000
Ending Placer Task | Checksum: c948f791

Time (s): cpu = 00:01:18 ; elapsed = 00:00:52 . Memory (MB): peak = 2264.391 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 20 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:21 ; elapsed = 00:00:54 . Memory (MB): peak = 2264.391 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2264.391 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2264.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.runs/impl_1/example_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2264.391 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file example_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2264.391 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file example_top_utilization_placed.rpt -pb example_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file example_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.815 . Memory (MB): peak = 2264.391 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4dd2ae92 ConstDB: 0 ShapeSum: 7b7648ff RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d20be834

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2264.391 ; gain = 0.000
Post Restoration Checksum: NetGraph: af399d1a NumContArr: 22d24b1a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d20be834

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d20be834

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d20be834

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2264.391 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20fdde00c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2264.391 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.881  | TNS=0.000  | WHS=-1.396 | THS=-608.401|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 170bfa8bc

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 2264.391 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.881  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 154d458ab

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 2264.391 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 1a2d09632

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 2264.391 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 26144
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 26144
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c430bb50

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2736
 Number of Nodes with overlaps = 265
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.545  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2136a0e41

Time (s): cpu = 00:01:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.545  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18562f046

Time (s): cpu = 00:01:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2264.391 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 18562f046

Time (s): cpu = 00:01:13 ; elapsed = 00:00:51 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 26a018970

Time (s): cpu = 00:01:15 ; elapsed = 00:00:51 . Memory (MB): peak = 2264.391 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.660  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 26085eb2e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:52 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 26085eb2e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:52 . Memory (MB): peak = 2264.391 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 26085eb2e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:52 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18e74f054

Time (s): cpu = 00:01:17 ; elapsed = 00:00:53 . Memory (MB): peak = 2264.391 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.660  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2549f8425

Time (s): cpu = 00:01:17 ; elapsed = 00:00:53 . Memory (MB): peak = 2264.391 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 2549f8425

Time (s): cpu = 00:01:17 ; elapsed = 00:00:53 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.0772 %
  Global Horizontal Routing Utilization  = 9.33164 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e9329c59

Time (s): cpu = 00:01:17 ; elapsed = 00:00:53 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e9329c59

Time (s): cpu = 00:01:17 ; elapsed = 00:00:53 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 144b37d41

Time (s): cpu = 00:01:19 ; elapsed = 00:00:55 . Memory (MB): peak = 2264.391 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.660  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 144b37d41

Time (s): cpu = 00:01:19 ; elapsed = 00:00:56 . Memory (MB): peak = 2264.391 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:19 ; elapsed = 00:00:56 . Memory (MB): peak = 2264.391 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 20 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:23 ; elapsed = 00:00:58 . Memory (MB): peak = 2264.391 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2264.391 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2264.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.runs/impl_1/example_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2264.391 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file example_top_drc_routed.rpt -pb example_top_drc_routed.pb -rpx example_top_drc_routed.rpx
Command: report_drc -file example_top_drc_routed.rpt -pb example_top_drc_routed.pb -rpx example_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.runs/impl_1/example_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2264.391 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file example_top_methodology_drc_routed.rpt -pb example_top_methodology_drc_routed.pb -rpx example_top_methodology_drc_routed.rpx
Command: report_methodology -file example_top_methodology_drc_routed.rpt -pb example_top_methodology_drc_routed.pb -rpx example_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_test/mig_7series_test.runs/impl_1/example_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2368.340 ; gain = 103.949
INFO: [runtcl-4] Executing : report_power -file example_top_power_routed.rpt -pb example_top_power_summary_routed.pb -rpx example_top_power_routed.rpx
Command: report_power -file example_top_power_routed.rpt -pb example_top_power_summary_routed.pb -rpx example_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
118 Infos, 21 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2368.340 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file example_top_route_status.rpt -pb example_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file example_top_timing_summary_routed.rpt -pb example_top_timing_summary_routed.pb -rpx example_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file example_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file example_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file example_top_bus_skew_routed.rpt -pb example_top_bus_skew_routed.pb -rpx example_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force example_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out on the u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC RTSTAT-10] No routable loads: 40 net(s) have no routable loads. The problem bus(es) and/or net(s) are u_mem_trans_axi/u_axi_syncfifo_dist_wcmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u_mem_trans_axi/u_axi_syncfifo_dist_wdat/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u_mem_trans_axi/u_axi_syncfifo_dist_rcmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, u_mem_trans_axi/u_axi_syncfifo_dist_rcmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, u_mem_trans_axi/u_axi_syncfifo_dist_wcmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, u_mem_trans_axi/u_axi_syncfifo_dist_wdat/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 38 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./example_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
137 Infos, 27 Warnings, 5 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2764.465 ; gain = 396.125
INFO: [Common 17-206] Exiting Vivado at Sun Aug 18 23:27:33 2024...
