// Seed: 3095591268
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input tri1 id_2,
    output tri1 id_3,
    input supply0 id_4,
    input wire id_5,
    output tri0 id_6
);
  wire id_8;
  module_2 modCall_1 (
      id_8,
      id_8
  );
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    output tri1 id_2,
    input wire id_3,
    input supply1 id_4,
    output tri1 id_5,
    output wand id_6
);
  timeunit 1ps;
  and primCall (id_5, id_4, id_0, id_3);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_2,
      id_3,
      id_0,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  logic id_3;
  ;
  wire id_4;
  wire id_5;
endmodule
