
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Feb 12 18:16:17 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rickg/Desktop/NoSync/AXISearch/ip_repo/sentinel_search_ip_2_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint '/home/rickg/Desktop/NoSync/AXISearch/sentinel_value/sentinel_value.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rickg/Desktop/NoSync/AXISearch/sentinel_value/sentinel_value.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_1/design_1_axi_intc_0_1.dcp' for cell 'design_1_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rickg/Desktop/NoSync/AXISearch/sentinel_value/sentinel_value.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rickg/Desktop/NoSync/AXISearch/sentinel_value/sentinel_value.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_2/design_1_rst_ps7_0_50M_2.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/rickg/Desktop/NoSync/AXISearch/sentinel_value/sentinel_value.gen/sources_1/bd/design_1/ip/design_1_sentinel_search_ip_0_3/design_1_sentinel_search_ip_0_3.dcp' for cell 'design_1_i/sentinel_search_ip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rickg/Desktop/NoSync/AXISearch/sentinel_value/sentinel_value.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/design_1_smartconnect_0_1.dcp' for cell 'design_1_i/smartconnect_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1789.527 ; gain = 0.000 ; free physical = 5577 ; free virtual = 7958
INFO: [Netlist 29-17] Analyzing 1713 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rickg/Desktop/NoSync/AXISearch/sentinel_value/sentinel_value.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/rickg/Desktop/NoSync/AXISearch/sentinel_value/sentinel_value.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/rickg/Desktop/NoSync/AXISearch/sentinel_value/sentinel_value.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rickg/Desktop/NoSync/AXISearch/sentinel_value/sentinel_value.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/rickg/Desktop/NoSync/AXISearch/sentinel_value/sentinel_value.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_1/design_1_axi_intc_0_1.xdc] for cell 'design_1_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/rickg/Desktop/NoSync/AXISearch/sentinel_value/sentinel_value.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_1/design_1_axi_intc_0_1.xdc] for cell 'design_1_i/axi_intc_0/U0'
Parsing XDC File [/home/rickg/Desktop/NoSync/AXISearch/sentinel_value/sentinel_value.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/bd_886d_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/rickg/Desktop/NoSync/AXISearch/sentinel_value/sentinel_value.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/bd_886d_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/rickg/Desktop/NoSync/AXISearch/sentinel_value/sentinel_value.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/smartconnect.xdc] for cell 'design_1_i/smartconnect_0/inst'
Finished Parsing XDC File [/home/rickg/Desktop/NoSync/AXISearch/sentinel_value/sentinel_value.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/smartconnect.xdc] for cell 'design_1_i/smartconnect_0/inst'
Parsing XDC File [/home/rickg/Desktop/NoSync/AXISearch/sentinel_value/sentinel_value.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_2/design_1_rst_ps7_0_50M_2_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/rickg/Desktop/NoSync/AXISearch/sentinel_value/sentinel_value.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_2/design_1_rst_ps7_0_50M_2_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/rickg/Desktop/NoSync/AXISearch/sentinel_value/sentinel_value.srcs/constrs_1/new/search_constr.xdc]
Finished Parsing XDC File [/home/rickg/Desktop/NoSync/AXISearch/sentinel_value/sentinel_value.srcs/constrs_1/new/search_constr.xdc]
Parsing XDC File [/home/rickg/Desktop/NoSync/AXISearch/sentinel_value/sentinel_value.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_1/design_1_axi_intc_0_1_clocks.xdc] for cell 'design_1_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/rickg/Desktop/NoSync/AXISearch/sentinel_value/sentinel_value.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_1/design_1_axi_intc_0_1_clocks.xdc] for cell 'design_1_i/axi_intc_0/U0'
INFO: [Project 1-1714] 73 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.680 ; gain = 0.000 ; free physical = 5004 ; free virtual = 7386
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2539.715 ; gain = 985.625 ; free physical = 5004 ; free virtual = 7386
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net design_1_i/sentinel_search_ip_0/U0/sentinel_search_ip_slave_lite_v2_0_S00_AXI_inst/irq_in has multiple drivers: design_1_i/sentinel_search_ip_0/U0/sentinel_search_ip_slave_lite_inter_v2_0_S_AXI_INTR_inst/intr_reg[0]/Q, and design_1_i/sentinel_search_ip_0/U0/sentinel_search_ip_slave_lite_v2_0_S00_AXI_inst/irq_out_reg/Q.
INFO: [Project 1-461] DRC finished with 1 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2585.336 ; gain = 45.621 ; free physical = 4948 ; free virtual = 7330
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Thu Feb 12 18:16:31 2026...
