
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.109554                       # Number of seconds simulated
sim_ticks                                109553831757                       # Number of ticks simulated
final_tick                               636655894665                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 158415                       # Simulator instruction rate (inst/s)
host_op_rate                                   202981                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2010480                       # Simulator tick rate (ticks/s)
host_mem_usage                               67379772                       # Number of bytes of host memory used
host_seconds                                 54491.39                       # Real time elapsed on the host
sim_insts                                  8632236299                       # Number of instructions simulated
sim_ops                                   11060742739                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1814144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       826112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3035264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1883392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1880576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3036544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1111936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1113600                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14739328                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4424704                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4424704                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14173                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6454                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        23713                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        14714                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        14692                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        23723                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         8687                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         8700                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                115151                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           34568                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                34568                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        42062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16559384                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        39725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7540695                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        42062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     27705685                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        40893                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17191475                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        39725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17165771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        44398                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     27717369                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        49072                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     10149677                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        46735                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10164866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               134539594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        42062                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        39725                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        42062                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        40893                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        39725                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        44398                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        49072                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        46735                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             344671                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40388400                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40388400                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40388400                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        42062                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16559384                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        39725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7540695                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        42062                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     27705685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        40893                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17191475                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        39725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17165771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        44398                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     27717369                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        49072                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     10149677                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        46735                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10164866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              174927994                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               262719022                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20696262                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16972585                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2023798                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8552646                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8090042                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2122678                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90627                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    197431156                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117635098                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20696262                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10212720                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25876457                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5749090                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      10590762                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12162658                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2009909                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    237590952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.605396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.951816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       211714495     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2802860      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3241994      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1782494      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2066897      0.87%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1127815      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          767073      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2005383      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12081941      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    237590952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078777                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.447760                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       195839750                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     12212647                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25669880                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       194971                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3673698                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3359254                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        18879                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143605885                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        93457                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3673698                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       196144180                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4367892                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      6980906                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25571568                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       852702                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143518066                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          229                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        228013                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       392225                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    199433665                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    668253554                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    668253554                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170291692                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29141933                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37444                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20811                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2276101                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13699092                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7465184                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       197911                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1657463                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143296254                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37507                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135395040                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       189054                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17930987                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41524248                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4057                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    237590952                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.569866                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.260507                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    180536096     75.99%     75.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22954417      9.66%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12322909      5.19%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8534719      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7464035      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3823164      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       915986      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       594236      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       445390      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    237590952                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          35347     12.14%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        124865     42.88%     55.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       130962     44.98%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113330558     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2118341      1.56%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16584      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12518656      9.25%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7410901      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135395040                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.515361                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             291174                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002151                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508861256                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161266011                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133158567                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135686214                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       342812                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2415409                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          825                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1269                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       164512                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8292                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         1453                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3673698                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3861214                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       150483                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143333885                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62366                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13699092                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7465184                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20797                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        104428                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1269                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1171943                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1137196                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2309139                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133409439                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11757483                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1985597                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  124                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19166587                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18667001                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7409104                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.507803                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133160541                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133158567                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79146919                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        207312439                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.506848                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381776                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122687896                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20647198                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33450                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2035389                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    233917254                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.524493                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.342785                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    183798655     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23241410      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9739439      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5854227      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4051952      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2615901      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1357854      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1092038      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2165778      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    233917254                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122687896                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18584355                       # Number of memory references committed
system.switch_cpus0.commit.loads             11283683                       # Number of loads committed
system.switch_cpus0.commit.membars              16688                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17558823                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110607967                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2496073                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2165778                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           375085894                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290343987                       # The number of ROB writes
system.switch_cpus0.timesIdled                3023953                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               25128070                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122687896                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.627190                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.627190                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.380635                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.380635                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       601796862                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184806952                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      134019296                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33420                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  57                       # Number of system calls
system.switch_cpus1.numCycles               262719022                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23550094                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19607792                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2137021                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8993303                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8616491                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2533586                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99202                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    204846897                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129168485                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23550094                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11150077                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26927237                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5951312                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      10232843                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         12718527                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2043075                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    245801899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.645857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.017551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       218874662     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1651838      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2083970      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3312200      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1389619      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1787814      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         2081189      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          953144      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13667463      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    245801899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089640                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491660                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       203640239                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     11555257                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26799227                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        12886                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3794288                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3584731                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          622                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157900476                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3057                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3794288                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       203846436                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         658844                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     10319646                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26605815                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       576863                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156931021                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          130                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         83556                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       401926                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    219183422                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    729770737                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    729770737                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    183474552                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        35708807                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37973                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19779                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2028181                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14696717                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7685677                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        86841                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1739577                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153231849                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38113                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147026385                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       147003                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18541531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37729257                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1413                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    245801899                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.598150                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.320079                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    183506437     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     28406116     11.56%     86.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11624218      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6508385      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8819899      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2716579      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2670443      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1437047      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       112775      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    245801899                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1011673     78.96%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        138570     10.81%     89.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       131062     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123863898     84.25%     84.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2010090      1.37%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18194      0.01%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13471482      9.16%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7662721      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147026385                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.559634                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1281305                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008715                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    541282977                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171812186                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143205534                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148307690                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       109805                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2771695                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          698                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       107995                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3794288                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         500645                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        63240                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153269971                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       120800                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14696717                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7685677                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19779                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         55327                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           70                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          698                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1264624                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1203265                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2467889                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144469448                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13252808                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2556937                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20914841                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20434033                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7662033                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.549901                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143205965                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143205534                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85804344                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        230484004                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.545090                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372279                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106741658                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    131530780                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21739758                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36699                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2155278                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    242007611                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.543499                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.363590                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    186340148     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28212506     11.66%     88.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10240345      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5105142      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4667813      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1958506      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1941536      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       923760      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2617855      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    242007611                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106741658                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     131530780                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19502677                       # Number of memory references committed
system.switch_cpus1.commit.loads             11925007                       # Number of loads committed
system.switch_cpus1.commit.membars              18308                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19065374                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        118420274                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2716109                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2617855                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           392659553                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310335454                       # The number of ROB writes
system.switch_cpus1.timesIdled                3104676                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               16917123                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106741658                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            131530780                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106741658                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.461260                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.461260                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.406296                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.406296                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       650043065                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200103621                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146031766                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36668                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus2.numCycles               262719022                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20357297                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16649776                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1985546                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8395818                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8026881                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2092869                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87997                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    197461089                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             115549873                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20357297                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10119750                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24209562                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5777100                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5375274                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12141711                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1999690                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    230794125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.611679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.961166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       206584563     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1313737      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2073530      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3299364      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1364903      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1527520      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1633605      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1060957      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11935946      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    230794125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077487                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.439823                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       195639618                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7211105                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24134963                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        60701                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3747737                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3337090                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          467                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     141087361                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2989                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3747737                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       195938181                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1851282                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4493676                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23901108                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       862128                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     141003157                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        25205                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        241630                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       322179                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents        45580                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    195764549                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    655952496                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    655952496                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    167095309                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        28669240                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35726                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        19566                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2582697                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13423222                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7220142                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       217989                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1641879                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         140810467                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35834                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        133255386                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       165706                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17807060                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     39836138                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         3248                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    230794125                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.577378                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.269779                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    174607197     75.65%     75.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22555708      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12326061      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8404527      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7866226      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2260065      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1763412      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       599158      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       411771      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    230794125                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          30975     12.59%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         94605     38.46%     51.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       120408     48.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    111633652     83.77%     83.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2108739      1.58%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16157      0.01%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12312300      9.24%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7184538      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     133255386                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.507216                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             245988                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001846                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    497716591                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    158654823                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131122413                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     133501374                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       403944                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2394821                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          370                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1492                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       209279                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         8321                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3747737                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1192798                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       119211                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    140846445                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        58534                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13423222                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7220142                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        19558                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         87482                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1492                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1159916                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1134349                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2294265                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    131365452                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11579537                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1889934                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  144                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18762316                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18486322                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7182779                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.500023                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131123341                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131122413                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         76661349                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        200303771                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.499098                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382725                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98150931                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120308021                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20538753                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32586                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2027438                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    227046388                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.529883                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.383188                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    178210579     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23650455     10.42%     88.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9208770      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4958545      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3713766      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2073588      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1280724      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1142645      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2807316      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    227046388                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98150931                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120308021                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18039264                       # Number of memory references committed
system.switch_cpus2.commit.loads             11028401                       # Number of loads committed
system.switch_cpus2.commit.membars              16258                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17269565                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108406693                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2444047                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2807316                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           365085196                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          285441504                       # The number of ROB writes
system.switch_cpus2.timesIdled                3189764                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               31924897                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98150931                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120308021                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98150931                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.676684                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.676684                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.373597                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.373597                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       592388734                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      181760751                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      131602586                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32556                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus3.numCycles               262719022                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19327774                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17249497                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1539932                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12884771                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12605433                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1162110                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        46767                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    204113942                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             109714630                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19327774                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     13767543                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24460565                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5039158                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4804897                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12349504                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1511555                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    236869956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.519079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.759296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       212409391     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3728293      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1880672      0.79%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3682870      1.55%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1184258      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3414672      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          538551      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          875658      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         9155591      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    236869956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.073568                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.417612                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       202129050                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6836983                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24411786                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19690                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3472446                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1834303                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18106                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     122758282                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        34203                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3472446                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       202355708                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4275745                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1854348                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24193694                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       718009                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     122584375                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          172                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         95216                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       550364                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    160689200                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    555561875                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    555561875                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    130431222                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        30257955                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16484                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         8337                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1647778                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     22072285                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      3596121                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23938                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       817218                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         121945015                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        16541                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        114223151                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        74421                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21901299                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     44861009                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          112                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    236869956                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.482219                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.095154                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    186792560     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     15755249      6.65%     85.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     16780349      7.08%     92.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9716688      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      5014813      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1255972      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1490985      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        34602      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        28738      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    236869956                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         191931     57.39%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         77789     23.26%     80.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        64716     19.35%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     89596621     78.44%     78.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       897688      0.79%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         8148      0.01%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     20154851     17.65%     96.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      3565843      3.12%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     114223151                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.434773                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             334436                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002928                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    465725115                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    143863168                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    111333430                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     114557587                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        90930                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      4470781                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          321                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        81783                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3472446                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3441737                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        87897                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    121961641                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         6422                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     22072285                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      3596121                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         8335                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         40844                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         1877                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          321                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1040233                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       591566                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1631799                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    112773079                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     19865228                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1450072                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   85                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            23430886                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17146981                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           3565658                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.429254                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             111358360                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            111333430                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         67366724                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        146817958                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.423774                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.458845                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     88720414                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     99905631                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22060428                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        16429                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1530250                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    233397510                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.428049                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.297801                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    196188774     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     14628145      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9390019      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      2955550      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4902576      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       956591      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       606735      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       555831      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3213289      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    233397510                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     88720414                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      99905631                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              21115834                       # Number of memory references committed
system.switch_cpus3.commit.loads             17601496                       # Number of loads committed
system.switch_cpus3.commit.membars               8198                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15326756                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         87314745                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1250992                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3213289                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           352149955                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          247407342                       # The number of ROB writes
system.switch_cpus3.timesIdled                4545512                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               25849066                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           88720414                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             99905631                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     88720414                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.961201                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.961201                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.337701                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.337701                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       524138202                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      145095918                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      130335508                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         16412                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus4.numCycles               262719022                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        19305237                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17229584                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1538631                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups     12893462                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits        12590928                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1160675                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        46692                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    203913525                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             109594237                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           19305237                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     13751603                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24433051                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5033627                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4827261                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12336763                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1510159                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    236660169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.518981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.759142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       212227118     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         3723330      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1877312      0.79%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3678150      1.55%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1185282      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3410352      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          538825      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          874527      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         9145273      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    236660169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.073482                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.417154                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       201928518                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6859387                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24384506                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        19525                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3468232                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1832111                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        18101                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     122626394                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        34219                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3468232                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       202155295                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4301853                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1850755                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24166144                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       717884                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     122454256                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          163                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         95107                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       550242                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    160518331                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    554983237                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    554983237                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    130300565                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        30217766                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        16496                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         8354                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1645767                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     22047532                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      3592796                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        24002                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       816579                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         121816567                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        16556                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        114110305                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        74151                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     21875643                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     44785078                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          136                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    236660169                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.482169                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.095140                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    186630829     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     15745483      6.65%     85.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     16759724      7.08%     92.60% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9705544      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      5009985      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      1254981      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1490237      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        34613      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        28773      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    236660169                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         191561     57.38%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         77686     23.27%     80.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        64617     19.35%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     89510649     78.44%     78.44% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       896765      0.79%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         8142      0.01%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     20132099     17.64%     96.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      3562650      3.12%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     114110305                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.434344                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             333864                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002926                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    465288794                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    143709076                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    111222166                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     114444169                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        89745                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      4467326                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          314                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        81133                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3468232                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3467091                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        87921                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    121833204                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         6737                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     22047532                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      3592796                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         8353                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         40694                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         1853                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          314                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1039946                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       590687                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1630633                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    112662043                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     19843445                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1448262                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   81                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            23405916                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17127295                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           3562471                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.428831                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             111246869                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            111222166                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         67297830                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        146691980                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.423350                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.458770                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     88626410                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     99803057                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     22034540                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        16420                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1528951                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    233191937                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.427987                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.297647                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    196019264     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     14614673      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9380414      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      2952516      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4897822      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       957074      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       606064      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       555914      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      3208196      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    233191937                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     88626410                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      99803057                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              21091869                       # Number of memory references committed
system.switch_cpus4.commit.loads             17580206                       # Number of loads committed
system.switch_cpus4.commit.membars               8192                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          15310693                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         87226120                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1250028                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      3208196                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           351821013                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          247146189                       # The number of ROB writes
system.switch_cpus4.timesIdled                4540237                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               26058853                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           88626410                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             99803057                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     88626410                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.964342                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.964342                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.337343                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.337343                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       523619936                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      144953520                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      130191068                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         16406                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus5.numCycles               262719022                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        20351640                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16644839                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1984372                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8395892                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8024800                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2092902                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        88361                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    197415570                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             115519609                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           20351640                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10117702                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24203061                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5773023                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       5333997                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12138416                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1998502                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    230697975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.611773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.961326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       206494914     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1313157      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2073443      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3300201      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1364201      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1524530      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1632276      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1061072      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11934181      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    230697975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077465                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.439708                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       195593189                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      7170755                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24128387                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        60751                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3744892                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3336452                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          456                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     141049933                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2969                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3744892                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       195892030                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1860282                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      4448101                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23894031                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       858626                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     140965517                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        23108                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        241558                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       322045                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        42318                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    195718019                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    655778999                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    655778999                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    167061418                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        28656592                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        35691                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        19532                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2581758                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13418716                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7217473                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       217378                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1641887                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         140772917                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        35788                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        133223856                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       165427                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17790818                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     39806927                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3210                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    230697975                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.577482                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.269825                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    174522979     75.65%     75.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     22547941      9.77%     85.42% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12326898      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8406412      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7862162      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2257216      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1764291      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       598199      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       411877      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    230697975                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          31032     12.62%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         94477     38.42%     51.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       120413     48.96%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    111608931     83.78%     83.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2108293      1.58%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        16153      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12308390      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7182089      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     133223856                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.507096                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             245922                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001846                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    497557036                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    158600983                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    131091070                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     133469778                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       401262                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2392578                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          380                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1492                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       208074                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         8331                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3744892                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1209313                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       119317                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    140808837                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        58533                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13418716                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7217473                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        19519                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         87894                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1492                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1159244                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1133735                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2292979                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    131333087                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11576020                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1890769                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            18756274                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18483259                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7180254                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.499899                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             131091996                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            131091070                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         76644894                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        200249526                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.498978                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382747                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     98130890                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    120283486                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20525702                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        32578                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2026217                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    226953083                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.529993                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.383250                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    178125349     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     23646425     10.42%     88.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9205776      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4961741      2.19%     95.15% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3711478      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2073613      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1280142      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1143015      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2805544      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    226953083                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     98130890                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     120283486                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18035537                       # Number of memory references committed
system.switch_cpus5.commit.loads             11026138                       # Number of loads committed
system.switch_cpus5.commit.membars              16254                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17266051                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        108384558                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2443542                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2805544                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           364956077                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          285363494                       # The number of ROB writes
system.switch_cpus5.timesIdled                3187362                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               32021047                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           98130890                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            120283486                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     98130890                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.677231                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.677231                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.373520                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.373520                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       592240931                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      181718976                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      131567773                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         32548                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus6.numCycles               262719022                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        21332415                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17454510                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2082912                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8767565                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8389119                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2204051                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        95132                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    205350467                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             119322954                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           21332415                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10593170                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24902906                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5693426                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       5635982                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12563520                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2084670                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    239472775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.611791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.953458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       214569869     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1163666      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1844412      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2495997      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         2568698      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         2172662      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1213435      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1804246      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11639790      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    239472775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081199                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.454185                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       203239587                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      7764838                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24857244                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        28062                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3583042                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3511767                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          378                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     146394455                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1979                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3583042                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       203798934                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1519963                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      4955635                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24332646                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles      1282553                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     146339593                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          195                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        188019                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       551677                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    204210901                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    680801743                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    680801743                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    177015156                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        27195701                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        36274                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        18872                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          3811214                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13686562                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7423358                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        86934                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1742926                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         146157080                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        36406                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        138784551                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        19145                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     16174093                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     38751597                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1310                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    239472775                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.579542                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270868                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    180760047     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     24132631     10.08%     85.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12222532      5.10%     90.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9238926      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7255274      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2928528      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1845231      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       961892      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       127714      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    239472775                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          26455     11.49%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         84443     36.69%     48.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       119277     51.82%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    116722386     84.10%     84.10% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2073680      1.49%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        17399      0.01%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12571103      9.06%     94.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7399983      5.33%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     138784551                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.528262                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             230175                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001659                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    517291197                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    162368144                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    136704185                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     139014726                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       283477                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2186983                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          567                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       107720                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3583042                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1210569                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       125547                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    146193629                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        58413                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13686562                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7423358                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        18875                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        105917                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          567                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1209934                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1172361                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2382295                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    136871675                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11830825                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1912876                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  143                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            19230515                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        19450390                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7399690                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.520981                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             136704430                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            136704185                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         78468933                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        211436765                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.520344                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371122                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    103188281                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    126971987                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     19221620                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        35096                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2109243                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    235889733                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.538268                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.386937                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    183809727     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     25807766     10.94%     88.86% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9754967      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4652173      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3912463      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2249109      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1969271      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       887311      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2846946      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    235889733                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    103188281                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     126971987                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18815209                       # Number of memory references committed
system.switch_cpus6.commit.loads             11499575                       # Number of loads committed
system.switch_cpus6.commit.membars              17508                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          18309596                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        114400195                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2614620                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2846946                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           379235679                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          295970349                       # The number of ROB writes
system.switch_cpus6.timesIdled                3111993                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               23246247                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          103188281                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            126971987                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    103188281                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.546016                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.546016                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392770                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392770                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       616025099                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      190430273                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      135728403                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         35066                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus7.numCycles               262719022                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        21334170                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17456938                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2086113                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8877703                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8404337                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2205197                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        95151                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    205575641                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             119279143                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           21334170                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10609534                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24909776                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5681944                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5551095                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12575315                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2087318                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    239605225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.611322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.952542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       214695449     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1166120      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1851463      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2500173      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2569114      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2174968      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1211788      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1804767      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11631383      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    239605225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081205                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.454018                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       203463487                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7681488                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24863641                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        28270                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3568337                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3510592                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          376                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     146361781                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1971                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3568337                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       204023205                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1508523                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4882235                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         24338720                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1284203                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     146305655                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          190                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        188833                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       552225                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    204174531                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    680617611                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    680617611                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    177192237                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        26982290                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        36507                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19087                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3815749                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13696077                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7423092                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        87622                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1747174                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         146123765                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        36637                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        138845266                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        19132                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     16016315                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     38261777                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1506                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    239605225                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579475                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270674                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    180843579     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     24166061     10.09%     85.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12244745      5.11%     90.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9238395      3.86%     94.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7246182      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2927417      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1848330      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       961391      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       129125      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    239605225                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          25592     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         84525     36.57%     47.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       121007     52.36%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    116775641     84.10%     84.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2071320      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        17416      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12581073      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7399816      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     138845266                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.528493                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             231124                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001665                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    517546013                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    162177278                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    136764383                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     139076390                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       281240                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2185014                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          564                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       100144                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3568337                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1198391                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       125747                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    146160547                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        56771                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13696077                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7423092                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19091                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        106206                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          564                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1215783                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1169063                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2384846                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    136930780                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11842245                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1914486                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  145                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            19241774                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        19464501                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7399529                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.521206                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             136764610                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            136764383                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         78512404                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        211519554                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.520573                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371183                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    103291509                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    127098973                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     19061576                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        35131                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2112471                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    236036888                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.538471                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.387074                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    183902546     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     25834875     10.95%     88.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9764279      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4655248      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3921341      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2252901      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1967532      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       890593      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2847573      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    236036888                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    103291509                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     127098973                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18834009                       # Number of memory references committed
system.switch_cpus7.commit.loads             11511061                       # Number of loads committed
system.switch_cpus7.commit.membars              17526                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          18327865                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        114514661                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2617244                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2847573                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           379349149                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          295889497                       # The number of ROB writes
system.switch_cpus7.timesIdled                3115307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               23113797                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          103291509                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            127098973                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    103291509                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.543472                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.543472                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.393163                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.393163                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       616311772                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      190516821                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      135694289                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         35100                       # number of misc regfile writes
system.l20.replacements                         14211                       # number of replacements
system.l20.tagsinuse                      4095.468333                       # Cycle average of tags in use
system.l20.total_refs                          406299                       # Total number of references to valid blocks.
system.l20.sampled_refs                         18307                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.193642                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           83.361355                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.725169                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2798.542697                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1205.839112                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.020352                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001886                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.683238                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.294394                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999870                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        41999                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  42000                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           23770                       # number of Writeback hits
system.l20.Writeback_hits::total                23770                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          156                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  156                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        42155                       # number of demand (read+write) hits
system.l20.demand_hits::total                   42156                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        42155                       # number of overall hits
system.l20.overall_hits::total                  42156                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        14168                       # number of ReadReq misses
system.l20.ReadReq_misses::total                14204                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            5                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        14173                       # number of demand (read+write) misses
system.l20.demand_misses::total                 14209                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        14173                       # number of overall misses
system.l20.overall_misses::total                14209                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     29415690                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7146898345                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7176314035                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      2953253                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      2953253                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     29415690                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7149851598                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7179267288                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     29415690                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7149851598                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7179267288                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           37                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        56167                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              56204                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        23770                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            23770                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          161                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              161                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           37                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        56328                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               56365                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           37                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        56328                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              56365                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.252248                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.252722                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.031056                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.031056                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.251616                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.252089                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.251616                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.252089                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 817102.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 504439.465344                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 505231.908969                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 590650.600000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 590650.600000                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 817102.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 504469.879207                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 505261.966922                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 817102.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 504469.879207                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 505261.966922                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                8564                       # number of writebacks
system.l20.writebacks::total                     8564                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        14168                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           14204                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        14173                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            14209                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        14173                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           14209                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     26828746                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6129118870                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6155947616                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      2594253                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      2594253                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     26828746                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6131713123                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6158541869                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     26828746                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6131713123                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6158541869                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.252248                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.252722                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.031056                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.031056                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.251616                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.252089                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.251616                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.252089                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 745242.944444                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 432602.969368                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 433395.354548                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 518850.600000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 518850.600000                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 745242.944444                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 432633.396105                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 433425.425364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 745242.944444                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 432633.396105                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 433425.425364                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          6488                       # number of replacements
system.l21.tagsinuse                      4095.180104                       # Cycle average of tags in use
system.l21.total_refs                          290355                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10584                       # Sample count of references to valid blocks.
system.l21.avg_refs                         27.433390                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          121.085453                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.233293                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2267.758206                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1691.103152                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.029562                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003719                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.553652                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.412867                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999800                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        31000                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31002                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9858                       # number of Writeback hits
system.l21.Writeback_hits::total                 9858                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          219                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  219                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        31219                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31221                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        31219                       # number of overall hits
system.l21.overall_hits::total                  31221                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6455                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 6489                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         6455                       # number of demand (read+write) misses
system.l21.demand_misses::total                  6489                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         6455                       # number of overall misses
system.l21.overall_misses::total                 6489                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     51433304                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3017059065                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3068492369                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     51433304                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3017059065                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3068492369                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     51433304                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3017059065                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3068492369                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        37455                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              37491                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9858                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9858                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          219                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              219                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        37674                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               37710                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        37674                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              37710                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.944444                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.172340                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.173082                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.944444                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.171338                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.172076                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.944444                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.171338                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.172076                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1512744.235294                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 467398.770720                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 472876.000771                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1512744.235294                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 467398.770720                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 472876.000771                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1512744.235294                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 467398.770720                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 472876.000771                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3802                       # number of writebacks
system.l21.writebacks::total                     3802                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6455                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            6489                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         6455                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             6489                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         6455                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            6489                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     48983605                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2552983798                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2601967403                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     48983605                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2552983798                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2601967403                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     48983605                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2552983798                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2601967403                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.172340                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.173082                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.944444                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.171338                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.172076                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.944444                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.171338                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.172076                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1440694.264706                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 395504.848644                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 400981.261057                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 1440694.264706                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 395504.848644                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 400981.261057                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 1440694.264706                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 395504.848644                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 400981.261057                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         23751                       # number of replacements
system.l22.tagsinuse                      4095.575932                       # Cycle average of tags in use
system.l22.total_refs                          380647                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27847                       # Sample count of references to valid blocks.
system.l22.avg_refs                         13.669228                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           37.294947                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.090149                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2642.062678                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1406.128159                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.009105                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002463                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.645035                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.343293                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        47685                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  47686                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           14364                       # number of Writeback hits
system.l22.Writeback_hits::total                14364                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          131                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  131                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        47816                       # number of demand (read+write) hits
system.l22.demand_hits::total                   47817                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        47816                       # number of overall hits
system.l22.overall_hits::total                  47817                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        23712                       # number of ReadReq misses
system.l22.ReadReq_misses::total                23748                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        23713                       # number of demand (read+write) misses
system.l22.demand_misses::total                 23749                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        23713                       # number of overall misses
system.l22.overall_misses::total                23749                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     34315173                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data  12140769562                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total    12175084735                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       789161                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       789161                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     34315173                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data  12141558723                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total     12175873896                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     34315173                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data  12141558723                       # number of overall miss cycles
system.l22.overall_miss_latency::total    12175873896                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        71397                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              71434                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        14364                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            14364                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          132                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              132                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        71529                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               71566                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        71529                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              71566                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.332115                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.332447                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.007576                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.007576                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.331516                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.331848                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.331516                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.331848                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 953199.250000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 512009.512567                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 512678.319648                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       789161                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       789161                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 953199.250000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 512021.200312                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 512689.961514                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 953199.250000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 512021.200312                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 512689.961514                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4301                       # number of writebacks
system.l22.writebacks::total                     4301                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        23712                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           23748                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        23713                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            23749                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        23713                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           23749                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     31730373                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data  10437775467                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total  10469505840                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       717361                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       717361                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     31730373                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data  10438492828                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total  10470223201                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     31730373                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data  10438492828                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total  10470223201                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.332115                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.332447                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.007576                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.007576                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.331516                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.331848                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.331516                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.331848                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 881399.250000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 440189.586159                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 440858.423446                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       717361                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       717361                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 881399.250000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 440201.274744                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 440870.066150                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 881399.250000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 440201.274744                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 440870.066150                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         14749                       # number of replacements
system.l23.tagsinuse                      4095.821296                       # Cycle average of tags in use
system.l23.total_refs                          223195                       # Total number of references to valid blocks.
system.l23.sampled_refs                         18845                       # Sample count of references to valid blocks.
system.l23.avg_refs                         11.843725                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           53.095864                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.829165                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2938.901360                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1095.994907                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.012963                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001911                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.717505                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.267577                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999956                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        40489                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  40490                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            7084                       # number of Writeback hits
system.l23.Writeback_hits::total                 7084                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           69                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   69                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        40558                       # number of demand (read+write) hits
system.l23.demand_hits::total                   40559                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        40558                       # number of overall hits
system.l23.overall_hits::total                  40559                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        14714                       # number of ReadReq misses
system.l23.ReadReq_misses::total                14749                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        14714                       # number of demand (read+write) misses
system.l23.demand_misses::total                 14749                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        14714                       # number of overall misses
system.l23.overall_misses::total                14749                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     21167277                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   6555235330                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     6576402607                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     21167277                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   6555235330                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      6576402607                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     21167277                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   6555235330                       # number of overall miss cycles
system.l23.overall_miss_latency::total     6576402607                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        55203                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              55239                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         7084                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             7084                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           69                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               69                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        55272                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               55308                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        55272                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              55308                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.266543                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.267003                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.266211                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.266670                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.266211                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.266670                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 604779.342857                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 445510.080875                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 445888.033562                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 604779.342857                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 445510.080875                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 445888.033562                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 604779.342857                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 445510.080875                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 445888.033562                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2210                       # number of writebacks
system.l23.writebacks::total                     2210                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        14714                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           14749                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        14714                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            14749                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        14714                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           14749                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     18651612                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   5497944649                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   5516596261                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     18651612                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   5497944649                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   5516596261                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     18651612                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   5497944649                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   5516596261                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.266543                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.267003                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.266211                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.266670                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.266211                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.266670                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 532903.200000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 373653.979136                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 374031.884263                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 532903.200000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 373653.979136                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 374031.884263                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 532903.200000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 373653.979136                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 374031.884263                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         14726                       # number of replacements
system.l24.tagsinuse                      4095.810838                       # Cycle average of tags in use
system.l24.total_refs                          223194                       # Total number of references to valid blocks.
system.l24.sampled_refs                         18822                       # Sample count of references to valid blocks.
system.l24.avg_refs                         11.858145                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           53.086695                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     7.545941                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2936.219219                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1098.958983                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.012961                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.001842                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.716850                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.268301                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999954                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        40486                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  40487                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            7086                       # number of Writeback hits
system.l24.Writeback_hits::total                 7086                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           72                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   72                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        40558                       # number of demand (read+write) hits
system.l24.demand_hits::total                   40559                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        40558                       # number of overall hits
system.l24.overall_hits::total                  40559                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           34                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        14692                       # number of ReadReq misses
system.l24.ReadReq_misses::total                14726                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           34                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        14692                       # number of demand (read+write) misses
system.l24.demand_misses::total                 14726                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           34                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        14692                       # number of overall misses
system.l24.overall_misses::total                14726                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     22653613                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   6641762223                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     6664415836                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     22653613                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   6641762223                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      6664415836                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     22653613                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   6641762223                       # number of overall miss cycles
system.l24.overall_miss_latency::total     6664415836                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           35                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        55178                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              55213                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         7086                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             7086                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           72                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               72                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           35                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        55250                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               55285                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           35                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        55250                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              55285                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.266266                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.266713                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.265919                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.266365                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.265919                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.266365                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 666282.735294                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 452066.582017                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 452561.173163                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 666282.735294                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 452066.582017                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 452561.173163                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 666282.735294                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 452066.582017                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 452561.173163                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                2207                       # number of writebacks
system.l24.writebacks::total                     2207                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        14692                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           14726                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        14692                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            14726                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        14692                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           14726                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     20211266                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   5586292918                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   5606504184                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     20211266                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   5586292918                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   5606504184                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     20211266                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   5586292918                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   5606504184                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.266266                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.266713                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.265919                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.266365                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.265919                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.266365                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst       594449                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 380226.852573                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 380721.457558                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst       594449                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 380226.852573                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 380721.457558                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst       594449                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 380226.852573                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 380721.457558                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         23763                       # number of replacements
system.l25.tagsinuse                      4095.576863                       # Cycle average of tags in use
system.l25.total_refs                          380573                       # Total number of references to valid blocks.
system.l25.sampled_refs                         27859                       # Sample count of references to valid blocks.
system.l25.avg_refs                         13.660684                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           37.276500                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    10.602801                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2644.863284                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1402.834277                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009101                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.002589                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.645719                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.342489                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999897                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        47630                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  47631                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           14344                       # number of Writeback hits
system.l25.Writeback_hits::total                14344                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          131                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  131                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        47761                       # number of demand (read+write) hits
system.l25.demand_hits::total                   47762                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        47761                       # number of overall hits
system.l25.overall_hits::total                  47762                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        23723                       # number of ReadReq misses
system.l25.ReadReq_misses::total                23761                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        23723                       # number of demand (read+write) misses
system.l25.demand_misses::total                 23761                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        23723                       # number of overall misses
system.l25.overall_misses::total                23761                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     27807947                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  12186292360                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    12214100307                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     27807947                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  12186292360                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     12214100307                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     27807947                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  12186292360                       # number of overall miss cycles
system.l25.overall_miss_latency::total    12214100307                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        71353                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              71392                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        14344                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            14344                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          131                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              131                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        71484                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               71523                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        71484                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              71523                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.332474                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.332824                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.331864                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.332215                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.331864                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.332215                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 731788.078947                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 513691.032331                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 514039.826060                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 731788.078947                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 513691.032331                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 514039.826060                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 731788.078947                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 513691.032331                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 514039.826060                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4294                       # number of writebacks
system.l25.writebacks::total                     4294                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        23723                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           23761                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        23723                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            23761                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        23723                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           23761                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     25078553                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data  10482369392                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total  10507447945                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     25078553                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data  10482369392                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total  10507447945                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     25078553                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data  10482369392                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total  10507447945                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.332474                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.332824                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.331864                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.332215                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.331864                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.332215                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 659961.921053                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 441865.252793                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 442214.045916                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 659961.921053                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 441865.252793                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 442214.045916                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 659961.921053                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 441865.252793                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 442214.045916                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          8731                       # number of replacements
system.l26.tagsinuse                      4095.355880                       # Cycle average of tags in use
system.l26.total_refs                          305280                       # Total number of references to valid blocks.
system.l26.sampled_refs                         12826                       # Sample count of references to valid blocks.
system.l26.avg_refs                         23.801653                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           78.595118                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    12.616541                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2514.058957                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1490.085264                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.019188                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003080                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.613784                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.363790                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999843                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        33330                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  33332                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           10341                       # number of Writeback hits
system.l26.Writeback_hits::total                10341                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          161                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  161                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        33491                       # number of demand (read+write) hits
system.l26.demand_hits::total                   33493                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        33491                       # number of overall hits
system.l26.overall_hits::total                  33493                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           42                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         8688                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 8730                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           42                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         8688                       # number of demand (read+write) misses
system.l26.demand_misses::total                  8730                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           42                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         8688                       # number of overall misses
system.l26.overall_misses::total                 8730                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     40205512                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   4010015545                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     4050221057                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     40205512                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   4010015545                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      4050221057                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     40205512                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   4010015545                       # number of overall miss cycles
system.l26.overall_miss_latency::total     4050221057                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           44                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        42018                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              42062                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        10341                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            10341                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          161                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              161                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           44                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        42179                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               42223                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           44                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        42179                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              42223                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.954545                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.206769                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.207551                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.954545                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.205979                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.206759                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.954545                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.205979                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.206759                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 957274.095238                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 461557.958679                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 463942.847308                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 957274.095238                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 461557.958679                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 463942.847308                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 957274.095238                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 461557.958679                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 463942.847308                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                4590                       # number of writebacks
system.l26.writebacks::total                     4590                       # number of writebacks
system.l26.ReadReq_mshr_hits::switch_cpus6.data            1                       # number of ReadReq MSHR hits
system.l26.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l26.demand_mshr_hits::switch_cpus6.data            1                       # number of demand (read+write) MSHR hits
system.l26.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l26.overall_mshr_hits::switch_cpus6.data            1                       # number of overall MSHR hits
system.l26.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           42                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         8687                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            8729                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           42                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         8687                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             8729                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           42                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         8687                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            8729                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     37187178                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   3385344478                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   3422531656                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     37187178                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   3385344478                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   3422531656                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     37187178                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   3385344478                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   3422531656                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.206745                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.207527                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.954545                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.205956                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.206736                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.954545                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.205956                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.206736                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst       885409                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 389702.368827                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 392087.484935                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst       885409                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 389702.368827                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 392087.484935                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst       885409                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 389702.368827                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 392087.484935                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          8743                       # number of replacements
system.l27.tagsinuse                      4095.365974                       # Cycle average of tags in use
system.l27.total_refs                          305331                       # Total number of references to valid blocks.
system.l27.sampled_refs                         12839                       # Sample count of references to valid blocks.
system.l27.avg_refs                         23.781525                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.914690                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    11.960320                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2513.273991                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1491.216973                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019266                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002920                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.613592                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.364067                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999845                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        33368                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  33370                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           10353                       # number of Writeback hits
system.l27.Writeback_hits::total                10353                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          158                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  158                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        33526                       # number of demand (read+write) hits
system.l27.demand_hits::total                   33528                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        33526                       # number of overall hits
system.l27.overall_hits::total                  33528                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         8701                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 8741                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         8701                       # number of demand (read+write) misses
system.l27.demand_misses::total                  8741                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         8701                       # number of overall misses
system.l27.overall_misses::total                 8741                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     39920952                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   3904256035                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     3944176987                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     39920952                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   3904256035                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      3944176987                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     39920952                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   3904256035                       # number of overall miss cycles
system.l27.overall_miss_latency::total     3944176987                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           42                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        42069                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              42111                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        10353                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            10353                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          158                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              158                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           42                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        42227                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               42269                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           42                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        42227                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              42269                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.952381                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.206827                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.207570                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.952381                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.206053                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.206795                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.952381                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.206053                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.206795                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 998023.800000                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 448713.485232                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 451227.203638                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 998023.800000                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 448713.485232                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 451227.203638                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 998023.800000                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 448713.485232                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 451227.203638                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4600                       # number of writebacks
system.l27.writebacks::total                     4600                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         8700                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            8740                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         8700                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             8740                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         8700                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            8740                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     37048912                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   3278534103                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   3315583015                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     37048912                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   3278534103                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   3315583015                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     37048912                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   3278534103                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   3315583015                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.206803                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.207547                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.952381                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.206029                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.206771                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.952381                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.206029                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.206771                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 926222.800000                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 376843.000345                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 379357.324371                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 926222.800000                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 376843.000345                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 379357.324371                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 926222.800000                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 376843.000345                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 379357.324371                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               518.322487                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012170702                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1950232.566474                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    36.322487                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.058209                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.830645                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12162610                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12162610                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12162610                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12162610                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12162610                       # number of overall hits
system.cpu0.icache.overall_hits::total       12162610                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     35739358                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     35739358                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     35739358                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     35739358                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     35739358                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     35739358                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12162658                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12162658                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12162658                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12162658                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12162658                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12162658                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 744569.958333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 744569.958333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 744569.958333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 744569.958333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 744569.958333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 744569.958333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     29817511                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     29817511                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     29817511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     29817511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     29817511                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     29817511                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 805878.675676                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 805878.675676                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 805878.675676                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 805878.675676                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 805878.675676                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 805878.675676                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 56328                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172658334                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 56584                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3051.363177                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.815946                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.184054                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.913344                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.086656                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8580342                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8580342                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7259244                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7259244                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17778                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17778                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16710                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15839586                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15839586                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15839586                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15839586                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       191582                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       191582                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         5634                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         5634                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       197216                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        197216                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       197216                       # number of overall misses
system.cpu0.dcache.overall_misses::total       197216                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45036854552                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45036854552                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   2226529793                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2226529793                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  47263384345                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  47263384345                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  47263384345                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  47263384345                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8771924                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8771924                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7264878                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7264878                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16036802                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16036802                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16036802                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16036802                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021840                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021840                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000776                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000776                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012298                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012298                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012298                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012298                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 235078.736792                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 235078.736792                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 395195.206425                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 395195.206425                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 239652.889953                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 239652.889953                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 239652.889953                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 239652.889953                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets     16566077                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             87                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 190414.678161                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23770                       # number of writebacks
system.cpu0.dcache.writebacks::total            23770                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135415                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135415                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         5473                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5473                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       140888                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       140888                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       140888                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       140888                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        56167                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        56167                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          161                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          161                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        56328                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        56328                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        56328                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        56328                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10023061089                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10023061089                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     13142650                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     13142650                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10036203739                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10036203739                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10036203739                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10036203739                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006403                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006403                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003512                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003512                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003512                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003512                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 178451.067157                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 178451.067157                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 81631.366460                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81631.366460                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 178174.331398                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 178174.331398                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 178174.331398                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 178174.331398                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               489.648164                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1014507437                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2066206.592668                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    34.648164                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.055526                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.784693                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12718479                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12718479                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12718479                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12718479                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12718479                       # number of overall hits
system.cpu1.icache.overall_hits::total       12718479                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           48                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           48                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           48                       # number of overall misses
system.cpu1.icache.overall_misses::total           48                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     77756898                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     77756898                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     77756898                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     77756898                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     77756898                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     77756898                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12718527                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12718527                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12718527                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12718527                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12718527                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12718527                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 1619935.375000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 1619935.375000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 1619935.375000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 1619935.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 1619935.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 1619935.375000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       811846                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs       811846                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     51889564                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     51889564                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     51889564                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     51889564                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     51889564                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     51889564                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1441376.777778                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1441376.777778                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1441376.777778                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1441376.777778                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1441376.777778                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1441376.777778                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 37673                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164760103                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 37929                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4343.908434                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.503513                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.496487                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912123                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087877                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10146897                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10146897                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7538425                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7538425                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19489                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19489                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18334                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17685322                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17685322                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17685322                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17685322                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        97047                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        97047                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2204                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2204                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        99251                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         99251                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        99251                       # number of overall misses
system.cpu1.dcache.overall_misses::total        99251                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13371617902                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13371617902                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    142745877                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    142745877                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13514363779                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13514363779                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13514363779                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13514363779                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10243944                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10243944                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7540629                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7540629                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18334                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18334                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17784573                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17784573                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17784573                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17784573                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009474                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009474                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000292                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000292                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005581                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005581                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005581                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005581                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 137784.969159                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 137784.969159                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 64766.731851                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64766.731851                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 136163.502423                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 136163.502423                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 136163.502423                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 136163.502423                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           43                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    14.333333                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9858                       # number of writebacks
system.cpu1.dcache.writebacks::total             9858                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        59592                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        59592                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         1985                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1985                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        61577                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        61577                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        61577                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        61577                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        37455                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        37455                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          219                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          219                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        37674                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        37674                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        37674                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        37674                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5088066318                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5088066318                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     16016755                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     16016755                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5104083073                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5104083073                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5104083073                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5104083073                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002118                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002118                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002118                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002118                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 135844.782219                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 135844.782219                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 73135.867580                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73135.867580                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 135480.253570                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 135480.253570                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 135480.253570                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 135480.253570                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               525.869465                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1016599701                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1929031.690702                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    35.869465                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.057483                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.842740                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12141656                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12141656                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12141656                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12141656                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12141656                       # number of overall hits
system.cpu2.icache.overall_hits::total       12141656                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           55                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           55                       # number of overall misses
system.cpu2.icache.overall_misses::total           55                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     54796668                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     54796668                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     54796668                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     54796668                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     54796668                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     54796668                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12141711                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12141711                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12141711                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12141711                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12141711                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12141711                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 996303.054545                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 996303.054545                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 996303.054545                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 996303.054545                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 996303.054545                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 996303.054545                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           18                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           18                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     34686127                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     34686127                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     34686127                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     34686127                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     34686127                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     34686127                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 937462.891892                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 937462.891892                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 937462.891892                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 937462.891892                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 937462.891892                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 937462.891892                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71529                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181090761                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71785                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2522.682468                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.161031                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.838969                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.914692                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.085308                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8417880                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8417880                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6977175                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6977175                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19363                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19363                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16278                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16278                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15395055                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15395055                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15395055                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15395055                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       182906                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       182906                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          803                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          803                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       183709                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        183709                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       183709                       # number of overall misses
system.cpu2.dcache.overall_misses::total       183709                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  41512263655                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  41512263655                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     73820910                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     73820910                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  41586084565                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  41586084565                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  41586084565                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  41586084565                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8600786                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8600786                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6977978                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6977978                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19363                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19363                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16278                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16278                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15578764                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15578764                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15578764                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15578764                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021266                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021266                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000115                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011792                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011792                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011792                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011792                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 226959.551108                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 226959.551108                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 91931.394770                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 91931.394770                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 226369.337185                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 226369.337185                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 226369.337185                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 226369.337185                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        14364                       # number of writebacks
system.cpu2.dcache.writebacks::total            14364                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       111509                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       111509                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          671                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          671                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       112180                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       112180                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       112180                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       112180                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71397                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71397                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          132                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          132                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71529                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71529                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71529                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71529                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  15471222878                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  15471222878                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      9305017                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9305017                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  15480527895                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  15480527895                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  15480527895                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  15480527895                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008301                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008301                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004591                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004591                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004591                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004591                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 216692.898553                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 216692.898553                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 70492.553030                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 70492.553030                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 216423.099652                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 216423.099652                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 216423.099652                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 216423.099652                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               559.259651                       # Cycle average of tags in use
system.cpu3.icache.total_refs               931046635                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1653724.040853                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    34.193324                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.066327                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.054797                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.841452                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.896249                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12349452                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12349452                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12349452                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12349452                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12349452                       # number of overall hits
system.cpu3.icache.overall_hits::total       12349452                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     27385082                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     27385082                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     27385082                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     27385082                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     27385082                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     27385082                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12349504                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12349504                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12349504                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12349504                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12349504                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12349504                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 526636.192308                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 526636.192308                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 526636.192308                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 526636.192308                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 526636.192308                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 526636.192308                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           16                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     21558210                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     21558210                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     21558210                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     21558210                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     21558210                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     21558210                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 598839.166667                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 598839.166667                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 598839.166667                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 598839.166667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 598839.166667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 598839.166667                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 55272                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               224723165                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 55528                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4047.024294                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   203.220136                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    52.779864                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.793829                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.206171                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     18139718                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       18139718                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3497424                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3497424                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8263                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8263                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         8206                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         8206                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     21637142                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        21637142                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     21637142                       # number of overall hits
system.cpu3.dcache.overall_hits::total       21637142                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       190056                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       190056                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          323                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          323                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       190379                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        190379                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       190379                       # number of overall misses
system.cpu3.dcache.overall_misses::total       190379                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  44180337184                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  44180337184                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     27777130                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     27777130                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  44208114314                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  44208114314                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  44208114314                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  44208114314                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     18329774                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18329774                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3497747                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3497747                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         8263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         8206                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         8206                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     21827521                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21827521                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     21827521                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21827521                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010369                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010369                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000092                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000092                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008722                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008722                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008722                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008722                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 232459.576041                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 232459.576041                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 85997.306502                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 85997.306502                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 232211.085855                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 232211.085855                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 232211.085855                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 232211.085855                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7084                       # number of writebacks
system.cpu3.dcache.writebacks::total             7084                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       134853                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       134853                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          254                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          254                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       135107                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       135107                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       135107                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       135107                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        55203                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        55203                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           69                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        55272                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        55272                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        55272                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        55272                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   9330262829                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9330262829                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      4487954                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      4487954                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   9334750783                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9334750783                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   9334750783                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9334750783                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002532                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002532                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 169017.314802                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 169017.314802                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65042.811594                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65042.811594                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 168887.515976                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 168887.515976                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 168887.515976                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 168887.515976                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               558.495961                       # Cycle average of tags in use
system.cpu4.icache.total_refs               931033895                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1656643.941281                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    33.306217                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.189744                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.053375                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.841650                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.895026                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12336712                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12336712                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12336712                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12336712                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12336712                       # number of overall hits
system.cpu4.icache.overall_hits::total       12336712                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     29889520                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     29889520                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     29889520                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     29889520                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     29889520                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     29889520                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12336763                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12336763                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12336763                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12336763                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12336763                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12336763                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 586069.019608                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 586069.019608                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 586069.019608                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 586069.019608                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 586069.019608                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 586069.019608                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           16                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           16                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           16                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     23020296                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     23020296                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     23020296                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     23020296                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     23020296                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     23020296                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 657722.742857                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 657722.742857                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 657722.742857                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 657722.742857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 657722.742857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 657722.742857                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 55250                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               224701423                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 55506                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4048.236641                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   203.164626                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    52.835374                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.793612                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.206388                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     18120654                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       18120654                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3494733                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3494733                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         8279                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         8279                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         8203                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         8203                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     21615387                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        21615387                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     21615387                       # number of overall hits
system.cpu4.dcache.overall_hits::total       21615387                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       189911                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       189911                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          348                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          348                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       190259                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        190259                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       190259                       # number of overall misses
system.cpu4.dcache.overall_misses::total       190259                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  44791392908                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  44791392908                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     30182021                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     30182021                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  44821574929                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  44821574929                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  44821574929                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  44821574929                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     18310565                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     18310565                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3495081                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3495081                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         8279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         8279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         8203                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         8203                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     21805646                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     21805646                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     21805646                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     21805646                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010372                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010372                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000100                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000100                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008725                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008725                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008725                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008725                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 235854.652485                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 235854.652485                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 86729.945402                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 86729.945402                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 235581.890628                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 235581.890628                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 235581.890628                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 235581.890628                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         7086                       # number of writebacks
system.cpu4.dcache.writebacks::total             7086                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       134733                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       134733                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          276                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          276                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       135009                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       135009                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       135009                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       135009                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        55178                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        55178                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           72                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        55250                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        55250                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        55250                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        55250                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   9415357805                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   9415357805                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      4708608                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      4708608                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   9420066413                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   9420066413                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   9420066413                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   9420066413                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002534                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002534                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002534                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002534                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 170636.083312                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 170636.083312                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65397.333333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65397.333333                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 170498.939602                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 170498.939602                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 170498.939602                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 170498.939602                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               527.595791                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1016596404                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1921732.332703                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    37.595791                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.060250                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.845506                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12138359                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12138359                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12138359                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12138359                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12138359                       # number of overall hits
system.cpu5.icache.overall_hits::total       12138359                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           57                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           57                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           57                       # number of overall misses
system.cpu5.icache.overall_misses::total           57                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     42479746                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     42479746                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     42479746                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     42479746                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     42479746                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     42479746                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12138416                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12138416                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12138416                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12138416                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12138416                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12138416                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 745258.701754                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 745258.701754                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 745258.701754                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 745258.701754                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 745258.701754                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 745258.701754                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           18                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           18                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           18                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     28206308                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     28206308                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     28206308                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     28206308                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     28206308                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     28206308                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 723238.666667                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 723238.666667                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 723238.666667                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 723238.666667                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 723238.666667                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 723238.666667                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 71484                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               181088859                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 71740                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2524.238347                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.164280                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.835720                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.914704                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.085296                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8417455                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8417455                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6975719                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6975719                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        19346                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        19346                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        16274                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        16274                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15393174                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15393174                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15393174                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15393174                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       183005                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       183005                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          803                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          803                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       183808                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        183808                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       183808                       # number of overall misses
system.cpu5.dcache.overall_misses::total       183808                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  41537775342                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  41537775342                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     68979264                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     68979264                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  41606754606                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  41606754606                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  41606754606                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  41606754606                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8600460                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8600460                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6976522                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6976522                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        19346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        19346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        16274                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        16274                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     15576982                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15576982                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     15576982                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15576982                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021279                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021279                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000115                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011800                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011800                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011800                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011800                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 226976.177383                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 226976.177383                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85901.947696                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85901.947696                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 226359.867938                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 226359.867938                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 226359.867938                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 226359.867938                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        14344                       # number of writebacks
system.cpu5.dcache.writebacks::total            14344                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       111652                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       111652                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          672                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          672                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       112324                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       112324                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       112324                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       112324                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        71353                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        71353                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          131                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          131                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        71484                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        71484                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        71484                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        71484                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  15512510728                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  15512510728                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      8542055                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      8542055                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  15521052783                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  15521052783                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  15521052783                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  15521052783                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008296                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008296                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004589                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004589                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004589                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004589                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 217405.164856                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 217405.164856                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65206.526718                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65206.526718                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 217126.248993                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 217126.248993                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 217126.248993                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 217126.248993                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               517.805046                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1011259299                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1948476.491329                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    42.805046                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.068598                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.829816                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12563464                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12563464                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12563464                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12563464                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12563464                       # number of overall hits
system.cpu6.icache.overall_hits::total       12563464                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           56                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           56                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           56                       # number of overall misses
system.cpu6.icache.overall_misses::total           56                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     50322501                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     50322501                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     50322501                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     50322501                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     50322501                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     50322501                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12563520                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12563520                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12563520                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12563520                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12563520                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12563520                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 898616.089286                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 898616.089286                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 898616.089286                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 898616.089286                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 898616.089286                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 898616.089286                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           12                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           12                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           44                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           44                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           44                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     40689005                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     40689005                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     40689005                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     40689005                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     40689005                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     40689005                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 924750.113636                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 924750.113636                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 924750.113636                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 924750.113636                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 924750.113636                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 924750.113636                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 42179                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               166862805                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 42435                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3932.197596                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.391292                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.608708                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.911685                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.088315                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8649908                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8649908                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7280998                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7280998                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        18740                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        18740                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        17533                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        17533                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15930906                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15930906                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15930906                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15930906                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       135109                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       135109                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          955                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          955                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       136064                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        136064                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       136064                       # number of overall misses
system.cpu6.dcache.overall_misses::total       136064                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  25290221192                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  25290221192                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     80561171                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     80561171                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  25370782363                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  25370782363                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  25370782363                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  25370782363                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8785017                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8785017                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7281953                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7281953                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        18740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        18740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        17533                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        17533                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     16066970                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     16066970                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     16066970                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     16066970                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.015379                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015379                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000131                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008469                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008469                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008469                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008469                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 187183.838175                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 187183.838175                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 84357.247120                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 84357.247120                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 186462.123435                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 186462.123435                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 186462.123435                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 186462.123435                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        10341                       # number of writebacks
system.cpu6.dcache.writebacks::total            10341                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        93091                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        93091                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          794                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          794                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        93885                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        93885                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        93885                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        93885                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        42018                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        42018                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          161                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          161                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        42179                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        42179                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        42179                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        42179                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   6254277611                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   6254277611                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     10391232                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     10391232                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   6264668843                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   6264668843                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   6264668843                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   6264668843                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002625                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002625                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 148847.579871                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 148847.579871                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 64541.813665                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 64541.813665                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 148525.779250                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 148525.779250                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 148525.779250                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 148525.779250                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               516.251613                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1011271093                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1956036.930368                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    41.251613                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.066108                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.827326                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12575258                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12575258                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12575258                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12575258                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12575258                       # number of overall hits
system.cpu7.icache.overall_hits::total       12575258                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           57                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           57                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           57                       # number of overall misses
system.cpu7.icache.overall_misses::total           57                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     50674380                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     50674380                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     50674380                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     50674380                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     50674380                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     50674380                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12575315                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12575315                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12575315                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12575315                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12575315                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12575315                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 889024.210526                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 889024.210526                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 889024.210526                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 889024.210526                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 889024.210526                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 889024.210526                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           15                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           15                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           42                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           42                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     40394977                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     40394977                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     40394977                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     40394977                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     40394977                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     40394977                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 961785.166667                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 961785.166667                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 961785.166667                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 961785.166667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 961785.166667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 961785.166667                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 42227                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166880850                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 42483                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3928.179507                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.707054                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.292946                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912918                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087082                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8660408                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8660408                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7288304                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7288304                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18962                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18962                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        17550                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        17550                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15948712                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15948712                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15948712                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15948712                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       135326                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       135326                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          931                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          931                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       136257                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        136257                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       136257                       # number of overall misses
system.cpu7.dcache.overall_misses::total       136257                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  24863721708                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  24863721708                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     78520113                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     78520113                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  24942241821                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  24942241821                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  24942241821                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  24942241821                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8795734                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8795734                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7289235                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7289235                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        17550                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        17550                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     16084969                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     16084969                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     16084969                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     16084969                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015385                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015385                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000128                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008471                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008471                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008471                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008471                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 183732.037509                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 183732.037509                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84339.541353                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84339.541353                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 183052.920738                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 183052.920738                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 183052.920738                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 183052.920738                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        10353                       # number of writebacks
system.cpu7.dcache.writebacks::total            10353                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        93257                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        93257                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          773                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          773                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        94030                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        94030                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        94030                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        94030                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        42069                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        42069                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          158                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        42227                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        42227                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        42227                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        42227                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   6151123483                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   6151123483                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     10182817                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     10182817                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   6161306300                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   6161306300                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   6161306300                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   6161306300                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002625                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002625                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 146215.110485                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 146215.110485                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64448.208861                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64448.208861                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 145909.164752                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 145909.164752                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 145909.164752                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 145909.164752                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
