// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_array_array_ap_fixed_32u_config8_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_0_V_dout,
        data_V_data_0_V_empty_n,
        data_V_data_0_V_read,
        data_V_data_1_V_dout,
        data_V_data_1_V_empty_n,
        data_V_data_1_V_read,
        data_V_data_2_V_dout,
        data_V_data_2_V_empty_n,
        data_V_data_2_V_read,
        data_V_data_3_V_dout,
        data_V_data_3_V_empty_n,
        data_V_data_3_V_read,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write,
        res_V_data_4_V_din,
        res_V_data_4_V_full_n,
        res_V_data_4_V_write,
        res_V_data_5_V_din,
        res_V_data_5_V_full_n,
        res_V_data_5_V_write,
        res_V_data_6_V_din,
        res_V_data_6_V_full_n,
        res_V_data_6_V_write,
        res_V_data_7_V_din,
        res_V_data_7_V_full_n,
        res_V_data_7_V_write,
        res_V_data_8_V_din,
        res_V_data_8_V_full_n,
        res_V_data_8_V_write,
        res_V_data_9_V_din,
        res_V_data_9_V_full_n,
        res_V_data_9_V_write,
        res_V_data_10_V_din,
        res_V_data_10_V_full_n,
        res_V_data_10_V_write,
        res_V_data_11_V_din,
        res_V_data_11_V_full_n,
        res_V_data_11_V_write,
        res_V_data_12_V_din,
        res_V_data_12_V_full_n,
        res_V_data_12_V_write,
        res_V_data_13_V_din,
        res_V_data_13_V_full_n,
        res_V_data_13_V_write,
        res_V_data_14_V_din,
        res_V_data_14_V_full_n,
        res_V_data_14_V_write,
        res_V_data_15_V_din,
        res_V_data_15_V_full_n,
        res_V_data_15_V_write,
        res_V_data_16_V_din,
        res_V_data_16_V_full_n,
        res_V_data_16_V_write,
        res_V_data_17_V_din,
        res_V_data_17_V_full_n,
        res_V_data_17_V_write,
        res_V_data_18_V_din,
        res_V_data_18_V_full_n,
        res_V_data_18_V_write,
        res_V_data_19_V_din,
        res_V_data_19_V_full_n,
        res_V_data_19_V_write,
        res_V_data_20_V_din,
        res_V_data_20_V_full_n,
        res_V_data_20_V_write,
        res_V_data_21_V_din,
        res_V_data_21_V_full_n,
        res_V_data_21_V_write,
        res_V_data_22_V_din,
        res_V_data_22_V_full_n,
        res_V_data_22_V_write,
        res_V_data_23_V_din,
        res_V_data_23_V_full_n,
        res_V_data_23_V_write,
        res_V_data_24_V_din,
        res_V_data_24_V_full_n,
        res_V_data_24_V_write,
        res_V_data_25_V_din,
        res_V_data_25_V_full_n,
        res_V_data_25_V_write,
        res_V_data_26_V_din,
        res_V_data_26_V_full_n,
        res_V_data_26_V_write,
        res_V_data_27_V_din,
        res_V_data_27_V_full_n,
        res_V_data_27_V_write,
        res_V_data_28_V_din,
        res_V_data_28_V_full_n,
        res_V_data_28_V_write,
        res_V_data_29_V_din,
        res_V_data_29_V_full_n,
        res_V_data_29_V_write,
        res_V_data_30_V_din,
        res_V_data_30_V_full_n,
        res_V_data_30_V_write,
        res_V_data_31_V_din,
        res_V_data_31_V_full_n,
        res_V_data_31_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state6 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [7:0] data_V_data_0_V_dout;
input   data_V_data_0_V_empty_n;
output   data_V_data_0_V_read;
input  [7:0] data_V_data_1_V_dout;
input   data_V_data_1_V_empty_n;
output   data_V_data_1_V_read;
input  [7:0] data_V_data_2_V_dout;
input   data_V_data_2_V_empty_n;
output   data_V_data_2_V_read;
input  [7:0] data_V_data_3_V_dout;
input   data_V_data_3_V_empty_n;
output   data_V_data_3_V_read;
output  [8:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [8:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [8:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [8:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;
output  [8:0] res_V_data_4_V_din;
input   res_V_data_4_V_full_n;
output   res_V_data_4_V_write;
output  [8:0] res_V_data_5_V_din;
input   res_V_data_5_V_full_n;
output   res_V_data_5_V_write;
output  [8:0] res_V_data_6_V_din;
input   res_V_data_6_V_full_n;
output   res_V_data_6_V_write;
output  [8:0] res_V_data_7_V_din;
input   res_V_data_7_V_full_n;
output   res_V_data_7_V_write;
output  [8:0] res_V_data_8_V_din;
input   res_V_data_8_V_full_n;
output   res_V_data_8_V_write;
output  [8:0] res_V_data_9_V_din;
input   res_V_data_9_V_full_n;
output   res_V_data_9_V_write;
output  [8:0] res_V_data_10_V_din;
input   res_V_data_10_V_full_n;
output   res_V_data_10_V_write;
output  [8:0] res_V_data_11_V_din;
input   res_V_data_11_V_full_n;
output   res_V_data_11_V_write;
output  [8:0] res_V_data_12_V_din;
input   res_V_data_12_V_full_n;
output   res_V_data_12_V_write;
output  [8:0] res_V_data_13_V_din;
input   res_V_data_13_V_full_n;
output   res_V_data_13_V_write;
output  [8:0] res_V_data_14_V_din;
input   res_V_data_14_V_full_n;
output   res_V_data_14_V_write;
output  [8:0] res_V_data_15_V_din;
input   res_V_data_15_V_full_n;
output   res_V_data_15_V_write;
output  [8:0] res_V_data_16_V_din;
input   res_V_data_16_V_full_n;
output   res_V_data_16_V_write;
output  [8:0] res_V_data_17_V_din;
input   res_V_data_17_V_full_n;
output   res_V_data_17_V_write;
output  [8:0] res_V_data_18_V_din;
input   res_V_data_18_V_full_n;
output   res_V_data_18_V_write;
output  [8:0] res_V_data_19_V_din;
input   res_V_data_19_V_full_n;
output   res_V_data_19_V_write;
output  [8:0] res_V_data_20_V_din;
input   res_V_data_20_V_full_n;
output   res_V_data_20_V_write;
output  [8:0] res_V_data_21_V_din;
input   res_V_data_21_V_full_n;
output   res_V_data_21_V_write;
output  [8:0] res_V_data_22_V_din;
input   res_V_data_22_V_full_n;
output   res_V_data_22_V_write;
output  [8:0] res_V_data_23_V_din;
input   res_V_data_23_V_full_n;
output   res_V_data_23_V_write;
output  [8:0] res_V_data_24_V_din;
input   res_V_data_24_V_full_n;
output   res_V_data_24_V_write;
output  [8:0] res_V_data_25_V_din;
input   res_V_data_25_V_full_n;
output   res_V_data_25_V_write;
output  [8:0] res_V_data_26_V_din;
input   res_V_data_26_V_full_n;
output   res_V_data_26_V_write;
output  [8:0] res_V_data_27_V_din;
input   res_V_data_27_V_full_n;
output   res_V_data_27_V_write;
output  [8:0] res_V_data_28_V_din;
input   res_V_data_28_V_full_n;
output   res_V_data_28_V_write;
output  [8:0] res_V_data_29_V_din;
input   res_V_data_29_V_full_n;
output   res_V_data_29_V_write;
output  [8:0] res_V_data_30_V_din;
input   res_V_data_30_V_full_n;
output   res_V_data_30_V_write;
output  [8:0] res_V_data_31_V_din;
input   res_V_data_31_V_full_n;
output   res_V_data_31_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_data_0_V_read;
reg data_V_data_1_V_read;
reg data_V_data_2_V_read;
reg data_V_data_3_V_read;
reg res_V_data_0_V_write;
reg res_V_data_1_V_write;
reg res_V_data_2_V_write;
reg res_V_data_3_V_write;
reg res_V_data_4_V_write;
reg res_V_data_5_V_write;
reg res_V_data_6_V_write;
reg res_V_data_7_V_write;
reg res_V_data_8_V_write;
reg res_V_data_9_V_write;
reg res_V_data_10_V_write;
reg res_V_data_11_V_write;
reg res_V_data_12_V_write;
reg res_V_data_13_V_write;
reg res_V_data_14_V_write;
reg res_V_data_15_V_write;
reg res_V_data_16_V_write;
reg res_V_data_17_V_write;
reg res_V_data_18_V_write;
reg res_V_data_19_V_write;
reg res_V_data_20_V_write;
reg res_V_data_21_V_write;
reg res_V_data_22_V_write;
reg res_V_data_23_V_write;
reg res_V_data_24_V_write;
reg res_V_data_25_V_write;
reg res_V_data_26_V_write;
reg res_V_data_27_V_write;
reg res_V_data_28_V_write;
reg res_V_data_29_V_write;
reg res_V_data_30_V_write;
reg res_V_data_31_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [10:0] outidx4_address0;
reg    outidx4_ce0;
wire   [4:0] outidx4_q0;
reg   [7:0] kernel_data_V_4_0;
reg   [7:0] kernel_data_V_4_1;
reg   [7:0] kernel_data_V_4_2;
reg   [7:0] kernel_data_V_4_3;
reg   [7:0] kernel_data_V_4_4;
reg   [7:0] kernel_data_V_4_5;
reg   [7:0] kernel_data_V_4_6;
reg   [7:0] kernel_data_V_4_7;
reg   [7:0] kernel_data_V_4_8;
reg   [7:0] kernel_data_V_4_9;
reg   [7:0] kernel_data_V_4_10;
reg   [7:0] kernel_data_V_4_11;
reg   [7:0] kernel_data_V_4_12;
reg   [7:0] kernel_data_V_4_13;
reg   [7:0] kernel_data_V_4_14;
reg   [7:0] kernel_data_V_4_15;
reg   [7:0] kernel_data_V_4_16;
reg   [7:0] kernel_data_V_4_17;
reg   [7:0] kernel_data_V_4_18;
reg   [7:0] kernel_data_V_4_19;
reg   [7:0] kernel_data_V_4_20;
reg   [7:0] kernel_data_V_4_21;
reg   [7:0] kernel_data_V_4_22;
reg   [7:0] kernel_data_V_4_23;
reg   [7:0] kernel_data_V_4_24;
reg   [7:0] kernel_data_V_4_25;
reg   [7:0] kernel_data_V_4_26;
reg   [7:0] kernel_data_V_4_27;
reg   [7:0] kernel_data_V_4_28;
reg   [7:0] kernel_data_V_4_29;
reg   [7:0] kernel_data_V_4_30;
reg   [7:0] kernel_data_V_4_31;
reg   [7:0] kernel_data_V_4_32;
reg   [7:0] kernel_data_V_4_33;
reg   [7:0] kernel_data_V_4_34;
reg   [7:0] kernel_data_V_4_35;
reg   [7:0] kernel_data_V_4_36;
reg   [7:0] kernel_data_V_4_37;
reg   [7:0] kernel_data_V_4_38;
reg   [7:0] kernel_data_V_4_39;
reg   [7:0] kernel_data_V_4_40;
reg   [7:0] kernel_data_V_4_41;
reg   [7:0] kernel_data_V_4_42;
reg   [7:0] kernel_data_V_4_43;
reg   [7:0] kernel_data_V_4_44;
reg   [7:0] kernel_data_V_4_45;
reg   [7:0] kernel_data_V_4_46;
reg   [7:0] kernel_data_V_4_47;
reg   [7:0] kernel_data_V_4_48;
reg   [7:0] kernel_data_V_4_49;
reg   [7:0] kernel_data_V_4_50;
reg   [7:0] kernel_data_V_4_51;
reg   [7:0] kernel_data_V_4_52;
reg   [7:0] kernel_data_V_4_53;
reg   [7:0] kernel_data_V_4_54;
reg   [7:0] kernel_data_V_4_55;
reg   [7:0] kernel_data_V_4_56;
reg   [7:0] kernel_data_V_4_57;
reg   [7:0] kernel_data_V_4_58;
reg   [7:0] kernel_data_V_4_59;
reg   [7:0] kernel_data_V_4_60;
reg   [7:0] kernel_data_V_4_61;
reg   [7:0] kernel_data_V_4_62;
reg   [7:0] kernel_data_V_4_63;
wire   [10:0] w8_V_address0;
reg    w8_V_ce0;
wire   [6:0] w8_V_q0;
reg   [31:0] pX;
reg   [31:0] sX;
reg   [31:0] pY;
reg   [31:0] sY;
reg    data_V_data_0_V_blk_n;
wire    ap_CS_fsm_state2;
reg    data_V_data_1_V_blk_n;
reg    data_V_data_2_V_blk_n;
reg    data_V_data_3_V_blk_n;
reg    res_V_data_0_V_blk_n;
wire    ap_CS_fsm_state6;
reg   [0:0] and_ln271_2_reg_6256;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
reg    res_V_data_4_V_blk_n;
reg    res_V_data_5_V_blk_n;
reg    res_V_data_6_V_blk_n;
reg    res_V_data_7_V_blk_n;
reg    res_V_data_8_V_blk_n;
reg    res_V_data_9_V_blk_n;
reg    res_V_data_10_V_blk_n;
reg    res_V_data_11_V_blk_n;
reg    res_V_data_12_V_blk_n;
reg    res_V_data_13_V_blk_n;
reg    res_V_data_14_V_blk_n;
reg    res_V_data_15_V_blk_n;
reg    res_V_data_16_V_blk_n;
reg    res_V_data_17_V_blk_n;
reg    res_V_data_18_V_blk_n;
reg    res_V_data_19_V_blk_n;
reg    res_V_data_20_V_blk_n;
reg    res_V_data_21_V_blk_n;
reg    res_V_data_22_V_blk_n;
reg    res_V_data_23_V_blk_n;
reg    res_V_data_24_V_blk_n;
reg    res_V_data_25_V_blk_n;
reg    res_V_data_26_V_blk_n;
reg    res_V_data_27_V_blk_n;
reg    res_V_data_28_V_blk_n;
reg    res_V_data_29_V_blk_n;
reg    res_V_data_30_V_blk_n;
reg    res_V_data_31_V_blk_n;
reg   [10:0] w_index82_reg_704;
reg   [31:0] in_index_0_i_i_i_i83_reg_715;
reg   [13:0] p_Val2_81_reg_726;
reg   [13:0] p_Val2_1579_reg_737;
reg   [13:0] p_Val2_1677_reg_748;
reg   [13:0] p_Val2_1775_reg_759;
reg   [13:0] p_Val2_1873_reg_770;
reg   [13:0] p_Val2_1971_reg_781;
reg   [13:0] p_Val2_2069_reg_792;
reg   [13:0] p_Val2_2167_reg_803;
reg   [13:0] p_Val2_2265_reg_814;
reg   [13:0] p_Val2_2363_reg_825;
reg   [13:0] p_Val2_2461_reg_836;
reg   [13:0] p_Val2_2559_reg_847;
reg   [13:0] p_Val2_2657_reg_858;
reg   [13:0] p_Val2_2755_reg_869;
reg   [13:0] p_Val2_2853_reg_880;
reg   [13:0] p_Val2_2951_reg_891;
reg   [13:0] p_Val2_3049_reg_902;
reg   [13:0] p_Val2_3147_reg_913;
reg   [13:0] p_Val2_3245_reg_924;
reg   [13:0] p_Val2_3343_reg_935;
reg   [13:0] p_Val2_3441_reg_946;
reg   [13:0] p_Val2_3539_reg_957;
reg   [13:0] p_Val2_3637_reg_968;
reg   [13:0] p_Val2_3735_reg_979;
reg   [13:0] p_Val2_3833_reg_990;
reg   [13:0] p_Val2_3931_reg_1001;
reg   [13:0] p_Val2_4029_reg_1012;
reg   [13:0] p_Val2_4127_reg_1023;
reg   [13:0] p_Val2_4225_reg_1034;
reg   [13:0] p_Val2_4323_reg_1045;
reg   [13:0] p_Val2_4421_reg_1056;
reg   [13:0] p_Val2_4519_reg_1067;
reg   [13:0] p_Val2_46_reg_1211;
reg   [13:0] p_Val2_45_reg_1313;
reg   [13:0] p_Val2_44_reg_1415;
reg   [13:0] p_Val2_43_reg_1517;
reg   [13:0] p_Val2_42_reg_1619;
reg   [13:0] p_Val2_41_reg_1721;
reg   [13:0] p_Val2_40_reg_1823;
reg   [13:0] p_Val2_39_reg_1925;
reg   [13:0] p_Val2_38_reg_2027;
reg   [13:0] p_Val2_37_reg_2129;
reg   [13:0] p_Val2_36_reg_2231;
reg   [13:0] p_Val2_35_reg_2333;
reg   [13:0] p_Val2_34_reg_2435;
reg   [13:0] p_Val2_33_reg_2537;
reg   [13:0] p_Val2_32_reg_2639;
reg   [13:0] p_Val2_31_reg_2741;
reg   [13:0] p_Val2_30_reg_2843;
reg   [13:0] p_Val2_29_reg_2945;
reg   [13:0] p_Val2_28_reg_3047;
reg   [13:0] p_Val2_27_reg_3149;
reg   [13:0] p_Val2_26_reg_3251;
reg   [13:0] p_Val2_25_reg_3353;
reg   [13:0] p_Val2_24_reg_3455;
reg   [13:0] p_Val2_23_reg_3557;
reg   [13:0] p_Val2_22_reg_3659;
reg   [13:0] p_Val2_21_reg_3761;
reg   [13:0] p_Val2_20_reg_3863;
reg   [13:0] p_Val2_19_reg_3965;
reg   [13:0] p_Val2_18_reg_4067;
reg   [13:0] p_Val2_17_reg_4169;
reg   [13:0] p_Val2_16_reg_4271;
reg   [13:0] p_Val2_15_reg_4373;
reg   [31:0] sX_load_reg_6224;
wire    io_acc_block_signal_op48;
wire   [0:0] icmp_ln271_fu_5469_p2;
reg   [0:0] icmp_ln271_reg_6229;
reg   [31:0] sY_load_reg_6234;
wire   [0:0] icmp_ln271_1_fu_5479_p2;
reg   [0:0] icmp_ln271_1_reg_6239;
reg   [31:0] pY_load_reg_6244;
reg   [31:0] pX_load_reg_6250;
wire   [0:0] and_ln271_2_fu_5517_p2;
wire   [10:0] add_ln78_fu_5523_p2;
reg   [10:0] add_ln78_reg_6260;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [10:0] w_index_fu_5535_p2;
reg   [10:0] w_index_reg_6270;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln151_fu_5541_p2;
reg   [0:0] icmp_ln151_reg_6280;
reg   [0:0] icmp_ln151_reg_6280_pp0_iter1_reg;
reg   [4:0] out_index_reg_6284;
wire   [5:0] trunc_ln160_fu_5547_p1;
reg    ap_enable_reg_pp0_iter1;
reg   [6:0] w8_V_load_reg_6613;
wire   [31:0] select_ln168_fu_5637_p3;
reg   [31:0] select_ln168_reg_6618;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_start;
wire    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_done;
wire    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_idle;
wire    call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_ready;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_0;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_1;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_2;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_3;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_4;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_5;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_6;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_7;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_8;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_9;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_10;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_11;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_12;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_13;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_14;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_15;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_16;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_17;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_18;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_19;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_20;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_21;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_22;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_23;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_24;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_25;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_26;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_27;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_28;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_29;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_30;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_31;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_32;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_33;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_34;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_35;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_36;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_37;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_38;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_39;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_40;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_41;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_42;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_43;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_44;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_45;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_46;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_47;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_48;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_49;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_50;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_51;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_52;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_53;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_54;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_55;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_56;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_57;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_58;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_59;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_60;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_61;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_62;
wire   [7:0] call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_63;
reg   [10:0] indvar_flatten84_reg_692;
reg    ap_block_state1;
wire    io_acc_block_signal_op533;
reg    ap_block_state6;
wire   [0:0] icmp_ln78_fu_6218_p2;
reg   [10:0] ap_phi_mux_w_index82_phi_fu_708_p4;
wire    ap_block_pp0_stage0;
reg   [31:0] ap_phi_mux_in_index_0_i_i_i_i83_phi_fu_719_p4;
reg   [13:0] ap_phi_mux_p_Val2_15_phi_fu_4377_p64;
reg   [13:0] ap_phi_mux_p_Val2_16_phi_fu_4275_p64;
reg   [13:0] ap_phi_mux_p_Val2_17_phi_fu_4173_p64;
reg   [13:0] ap_phi_mux_p_Val2_18_phi_fu_4071_p64;
reg   [13:0] ap_phi_mux_p_Val2_19_phi_fu_3969_p64;
reg   [13:0] ap_phi_mux_p_Val2_20_phi_fu_3867_p64;
reg   [13:0] ap_phi_mux_p_Val2_21_phi_fu_3765_p64;
reg   [13:0] ap_phi_mux_p_Val2_22_phi_fu_3663_p64;
reg   [13:0] ap_phi_mux_p_Val2_23_phi_fu_3561_p64;
reg   [13:0] ap_phi_mux_p_Val2_24_phi_fu_3459_p64;
reg   [13:0] ap_phi_mux_p_Val2_25_phi_fu_3357_p64;
reg   [13:0] ap_phi_mux_p_Val2_26_phi_fu_3255_p64;
reg   [13:0] ap_phi_mux_p_Val2_27_phi_fu_3153_p64;
reg   [13:0] ap_phi_mux_p_Val2_28_phi_fu_3051_p64;
reg   [13:0] ap_phi_mux_p_Val2_29_phi_fu_2949_p64;
reg   [13:0] ap_phi_mux_p_Val2_30_phi_fu_2847_p64;
reg   [13:0] ap_phi_mux_p_Val2_31_phi_fu_2745_p64;
reg   [13:0] ap_phi_mux_p_Val2_32_phi_fu_2643_p64;
reg   [13:0] ap_phi_mux_p_Val2_33_phi_fu_2541_p64;
reg   [13:0] ap_phi_mux_p_Val2_34_phi_fu_2439_p64;
reg   [13:0] ap_phi_mux_p_Val2_35_phi_fu_2337_p64;
reg   [13:0] ap_phi_mux_p_Val2_36_phi_fu_2235_p64;
reg   [13:0] ap_phi_mux_p_Val2_37_phi_fu_2133_p64;
reg   [13:0] ap_phi_mux_p_Val2_38_phi_fu_2031_p64;
reg   [13:0] ap_phi_mux_p_Val2_39_phi_fu_1929_p64;
reg   [13:0] ap_phi_mux_p_Val2_40_phi_fu_1827_p64;
reg   [13:0] ap_phi_mux_p_Val2_41_phi_fu_1725_p64;
reg   [13:0] ap_phi_mux_p_Val2_42_phi_fu_1623_p64;
reg   [13:0] ap_phi_mux_p_Val2_43_phi_fu_1521_p64;
reg   [13:0] ap_phi_mux_p_Val2_44_phi_fu_1419_p64;
reg   [13:0] ap_phi_mux_p_Val2_45_phi_fu_1317_p64;
reg   [13:0] ap_phi_mux_p_Val2_46_phi_fu_1215_p64;
wire   [7:0] ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_1078;
reg   [7:0] ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_1078;
reg   [7:0] ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078;
wire   [13:0] acc_0_V_fu_5741_p2;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_46_reg_1211;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_45_reg_1313;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_44_reg_1415;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_43_reg_1517;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_42_reg_1619;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_41_reg_1721;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_40_reg_1823;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_39_reg_1925;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_38_reg_2027;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_37_reg_2129;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_36_reg_2231;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_35_reg_2333;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_34_reg_2435;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_33_reg_2537;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_32_reg_2639;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_31_reg_2741;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_30_reg_2843;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_29_reg_2945;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_28_reg_3047;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_27_reg_3149;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_26_reg_3251;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_25_reg_3353;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_24_reg_3455;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_23_reg_3557;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_22_reg_3659;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_21_reg_3761;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_20_reg_3863;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_19_reg_3965;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_18_reg_4067;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_17_reg_4169;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_16_reg_4271;
wire   [13:0] ap_phi_reg_pp0_iter2_p_Val2_15_reg_4373;
wire   [31:0] select_ln302_fu_6198_p3;
reg   [31:0] ap_phi_mux_storemerge_i_i_phi_fu_4478_p4;
wire   [0:0] icmp_ln292_fu_6131_p2;
wire   [0:0] icmp_ln296_fu_6177_p2;
wire   [63:0] zext_ln155_fu_5529_p1;
wire   [31:0] add_ln305_fu_6136_p2;
wire   [31:0] select_ln307_fu_6152_p3;
wire   [31:0] add_ln300_fu_6182_p2;
wire   [0:0] icmp_ln271_2_fu_5489_p2;
wire   [0:0] icmp_ln271_3_fu_5499_p2;
wire   [0:0] and_ln271_1_fu_5511_p2;
wire   [0:0] and_ln271_fu_5505_p2;
wire   [31:0] in_index_fu_5615_p2;
wire   [25:0] tmp_fu_5621_p4;
wire   [0:0] icmp_ln168_fu_5631_p2;
wire  signed [7:0] r_V_fu_5652_p0;
wire  signed [6:0] r_V_fu_5652_p1;
wire   [14:0] r_V_fu_5652_p2;
wire   [12:0] trunc_ln5_fu_5658_p4;
wire   [13:0] tmp_4_fu_5672_p34;
wire  signed [13:0] sext_ln708_fu_5668_p1;
wire   [31:0] add_ln307_fu_6147_p2;
wire   [31:0] add_ln302_fu_6193_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_506;
reg    ap_condition_973;
reg    ap_condition_2739;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 kernel_data_V_4_0 = 8'd0;
#0 kernel_data_V_4_1 = 8'd0;
#0 kernel_data_V_4_2 = 8'd0;
#0 kernel_data_V_4_3 = 8'd0;
#0 kernel_data_V_4_4 = 8'd0;
#0 kernel_data_V_4_5 = 8'd0;
#0 kernel_data_V_4_6 = 8'd0;
#0 kernel_data_V_4_7 = 8'd0;
#0 kernel_data_V_4_8 = 8'd0;
#0 kernel_data_V_4_9 = 8'd0;
#0 kernel_data_V_4_10 = 8'd0;
#0 kernel_data_V_4_11 = 8'd0;
#0 kernel_data_V_4_12 = 8'd0;
#0 kernel_data_V_4_13 = 8'd0;
#0 kernel_data_V_4_14 = 8'd0;
#0 kernel_data_V_4_15 = 8'd0;
#0 kernel_data_V_4_16 = 8'd0;
#0 kernel_data_V_4_17 = 8'd0;
#0 kernel_data_V_4_18 = 8'd0;
#0 kernel_data_V_4_19 = 8'd0;
#0 kernel_data_V_4_20 = 8'd0;
#0 kernel_data_V_4_21 = 8'd0;
#0 kernel_data_V_4_22 = 8'd0;
#0 kernel_data_V_4_23 = 8'd0;
#0 kernel_data_V_4_24 = 8'd0;
#0 kernel_data_V_4_25 = 8'd0;
#0 kernel_data_V_4_26 = 8'd0;
#0 kernel_data_V_4_27 = 8'd0;
#0 kernel_data_V_4_28 = 8'd0;
#0 kernel_data_V_4_29 = 8'd0;
#0 kernel_data_V_4_30 = 8'd0;
#0 kernel_data_V_4_31 = 8'd0;
#0 kernel_data_V_4_32 = 8'd0;
#0 kernel_data_V_4_33 = 8'd0;
#0 kernel_data_V_4_34 = 8'd0;
#0 kernel_data_V_4_35 = 8'd0;
#0 kernel_data_V_4_36 = 8'd0;
#0 kernel_data_V_4_37 = 8'd0;
#0 kernel_data_V_4_38 = 8'd0;
#0 kernel_data_V_4_39 = 8'd0;
#0 kernel_data_V_4_40 = 8'd0;
#0 kernel_data_V_4_41 = 8'd0;
#0 kernel_data_V_4_42 = 8'd0;
#0 kernel_data_V_4_43 = 8'd0;
#0 kernel_data_V_4_44 = 8'd0;
#0 kernel_data_V_4_45 = 8'd0;
#0 kernel_data_V_4_46 = 8'd0;
#0 kernel_data_V_4_47 = 8'd0;
#0 kernel_data_V_4_48 = 8'd0;
#0 kernel_data_V_4_49 = 8'd0;
#0 kernel_data_V_4_50 = 8'd0;
#0 kernel_data_V_4_51 = 8'd0;
#0 kernel_data_V_4_52 = 8'd0;
#0 kernel_data_V_4_53 = 8'd0;
#0 kernel_data_V_4_54 = 8'd0;
#0 kernel_data_V_4_55 = 8'd0;
#0 kernel_data_V_4_56 = 8'd0;
#0 kernel_data_V_4_57 = 8'd0;
#0 kernel_data_V_4_58 = 8'd0;
#0 kernel_data_V_4_59 = 8'd0;
#0 kernel_data_V_4_60 = 8'd0;
#0 kernel_data_V_4_61 = 8'd0;
#0 kernel_data_V_4_62 = 8'd0;
#0 kernel_data_V_4_63 = 8'd0;
#0 pX = 32'd0;
#0 sX = 32'd0;
#0 pY = 32'd0;
#0 sY = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

conv_2d_cl_array_array_ap_fixed_32u_config8_s_outidx4 #(
    .DataWidth( 5 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
outidx4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx4_address0),
    .ce0(outidx4_ce0),
    .q0(outidx4_q0)
);

conv_2d_cl_array_array_ap_fixed_32u_config8_s_w8_V #(
    .DataWidth( 7 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
w8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w8_V_address0),
    .ce0(w8_V_ce0),
    .q0(w8_V_q0)
);

shift_line_buffer_array_ap_fixed_4u_config8_s call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_start),
    .ap_done(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_done),
    .ap_idle(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_idle),
    .ap_ready(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_ready),
    .in_elem_data_0_V_read(data_V_data_0_V_dout),
    .in_elem_data_1_V_read(data_V_data_1_V_dout),
    .in_elem_data_2_V_read(data_V_data_2_V_dout),
    .in_elem_data_3_V_read(data_V_data_3_V_dout),
    .kernel_window_4_V_read(kernel_data_V_4_4),
    .kernel_window_5_V_read(kernel_data_V_4_5),
    .kernel_window_6_V_read(kernel_data_V_4_6),
    .kernel_window_7_V_read(kernel_data_V_4_7),
    .kernel_window_8_V_read(kernel_data_V_4_8),
    .kernel_window_9_V_read(kernel_data_V_4_9),
    .kernel_window_10_V_read(kernel_data_V_4_10),
    .kernel_window_11_V_read(kernel_data_V_4_11),
    .kernel_window_12_V_read(kernel_data_V_4_12),
    .kernel_window_13_V_read(kernel_data_V_4_13),
    .kernel_window_14_V_read(kernel_data_V_4_14),
    .kernel_window_15_V_read(kernel_data_V_4_15),
    .kernel_window_20_V_read(kernel_data_V_4_20),
    .kernel_window_21_V_read(kernel_data_V_4_21),
    .kernel_window_22_V_read(kernel_data_V_4_22),
    .kernel_window_23_V_read(kernel_data_V_4_23),
    .kernel_window_24_V_read(kernel_data_V_4_24),
    .kernel_window_25_V_read(kernel_data_V_4_25),
    .kernel_window_26_V_read(kernel_data_V_4_26),
    .kernel_window_27_V_read(kernel_data_V_4_27),
    .kernel_window_28_V_read(kernel_data_V_4_28),
    .kernel_window_29_V_read(kernel_data_V_4_29),
    .kernel_window_30_V_read(kernel_data_V_4_30),
    .kernel_window_31_V_read(kernel_data_V_4_31),
    .kernel_window_36_V_read(kernel_data_V_4_36),
    .kernel_window_37_V_read(kernel_data_V_4_37),
    .kernel_window_38_V_read(kernel_data_V_4_38),
    .kernel_window_39_V_read(kernel_data_V_4_39),
    .kernel_window_40_V_read(kernel_data_V_4_40),
    .kernel_window_41_V_read(kernel_data_V_4_41),
    .kernel_window_42_V_read(kernel_data_V_4_42),
    .kernel_window_43_V_read(kernel_data_V_4_43),
    .kernel_window_44_V_read(kernel_data_V_4_44),
    .kernel_window_45_V_read(kernel_data_V_4_45),
    .kernel_window_46_V_read(kernel_data_V_4_46),
    .kernel_window_47_V_read(kernel_data_V_4_47),
    .kernel_window_52_V_read(kernel_data_V_4_52),
    .kernel_window_53_V_read(kernel_data_V_4_53),
    .kernel_window_54_V_read(kernel_data_V_4_54),
    .kernel_window_55_V_read(kernel_data_V_4_55),
    .kernel_window_56_V_read(kernel_data_V_4_56),
    .kernel_window_57_V_read(kernel_data_V_4_57),
    .kernel_window_58_V_read(kernel_data_V_4_58),
    .kernel_window_59_V_read(kernel_data_V_4_59),
    .kernel_window_60_V_read(kernel_data_V_4_60),
    .kernel_window_61_V_read(kernel_data_V_4_61),
    .kernel_window_62_V_read(kernel_data_V_4_62),
    .kernel_window_63_V_read(kernel_data_V_4_63),
    .ap_return_0(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_0),
    .ap_return_1(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_1),
    .ap_return_2(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_2),
    .ap_return_3(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_3),
    .ap_return_4(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_4),
    .ap_return_5(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_5),
    .ap_return_6(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_6),
    .ap_return_7(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_7),
    .ap_return_8(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_8),
    .ap_return_9(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_9),
    .ap_return_10(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_10),
    .ap_return_11(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_11),
    .ap_return_12(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_12),
    .ap_return_13(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_13),
    .ap_return_14(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_14),
    .ap_return_15(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_15),
    .ap_return_16(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_16),
    .ap_return_17(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_17),
    .ap_return_18(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_18),
    .ap_return_19(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_19),
    .ap_return_20(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_20),
    .ap_return_21(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_21),
    .ap_return_22(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_22),
    .ap_return_23(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_23),
    .ap_return_24(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_24),
    .ap_return_25(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_25),
    .ap_return_26(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_26),
    .ap_return_27(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_27),
    .ap_return_28(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_28),
    .ap_return_29(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_29),
    .ap_return_30(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_30),
    .ap_return_31(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_31),
    .ap_return_32(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_32),
    .ap_return_33(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_33),
    .ap_return_34(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_34),
    .ap_return_35(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_35),
    .ap_return_36(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_36),
    .ap_return_37(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_37),
    .ap_return_38(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_38),
    .ap_return_39(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_39),
    .ap_return_40(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_40),
    .ap_return_41(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_41),
    .ap_return_42(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_42),
    .ap_return_43(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_43),
    .ap_return_44(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_44),
    .ap_return_45(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_45),
    .ap_return_46(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_46),
    .ap_return_47(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_47),
    .ap_return_48(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_48),
    .ap_return_49(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_49),
    .ap_return_50(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_50),
    .ap_return_51(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_51),
    .ap_return_52(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_52),
    .ap_return_53(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_53),
    .ap_return_54(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_54),
    .ap_return_55(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_55),
    .ap_return_56(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_56),
    .ap_return_57(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_57),
    .ap_return_58(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_58),
    .ap_return_59(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_59),
    .ap_return_60(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_60),
    .ap_return_61(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_61),
    .ap_return_62(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_62),
    .ap_return_63(call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_63)
);

myproject_axi_mux_325_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 14 ),
    .din4_WIDTH( 14 ),
    .din5_WIDTH( 14 ),
    .din6_WIDTH( 14 ),
    .din7_WIDTH( 14 ),
    .din8_WIDTH( 14 ),
    .din9_WIDTH( 14 ),
    .din10_WIDTH( 14 ),
    .din11_WIDTH( 14 ),
    .din12_WIDTH( 14 ),
    .din13_WIDTH( 14 ),
    .din14_WIDTH( 14 ),
    .din15_WIDTH( 14 ),
    .din16_WIDTH( 14 ),
    .din17_WIDTH( 14 ),
    .din18_WIDTH( 14 ),
    .din19_WIDTH( 14 ),
    .din20_WIDTH( 14 ),
    .din21_WIDTH( 14 ),
    .din22_WIDTH( 14 ),
    .din23_WIDTH( 14 ),
    .din24_WIDTH( 14 ),
    .din25_WIDTH( 14 ),
    .din26_WIDTH( 14 ),
    .din27_WIDTH( 14 ),
    .din28_WIDTH( 14 ),
    .din29_WIDTH( 14 ),
    .din30_WIDTH( 14 ),
    .din31_WIDTH( 14 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 14 ))
myproject_axi_mux_325_14_1_1_U703(
    .din0(p_Val2_81_reg_726),
    .din1(p_Val2_1579_reg_737),
    .din2(p_Val2_1677_reg_748),
    .din3(p_Val2_1775_reg_759),
    .din4(p_Val2_1873_reg_770),
    .din5(p_Val2_1971_reg_781),
    .din6(p_Val2_2069_reg_792),
    .din7(p_Val2_2167_reg_803),
    .din8(p_Val2_2265_reg_814),
    .din9(p_Val2_2363_reg_825),
    .din10(p_Val2_2461_reg_836),
    .din11(p_Val2_2559_reg_847),
    .din12(p_Val2_2657_reg_858),
    .din13(p_Val2_2755_reg_869),
    .din14(p_Val2_2853_reg_880),
    .din15(p_Val2_2951_reg_891),
    .din16(p_Val2_3049_reg_902),
    .din17(p_Val2_3147_reg_913),
    .din18(p_Val2_3245_reg_924),
    .din19(p_Val2_3343_reg_935),
    .din20(p_Val2_3441_reg_946),
    .din21(p_Val2_3539_reg_957),
    .din22(p_Val2_3637_reg_968),
    .din23(p_Val2_3735_reg_979),
    .din24(p_Val2_3833_reg_990),
    .din25(p_Val2_3931_reg_1001),
    .din26(p_Val2_4029_reg_1012),
    .din27(p_Val2_4127_reg_1023),
    .din28(p_Val2_4225_reg_1034),
    .din29(p_Val2_4323_reg_1045),
    .din30(p_Val2_4421_reg_1056),
    .din31(p_Val2_4519_reg_1067),
    .din32(out_index_reg_6284),
    .dout(tmp_4_fu_5672_p34)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (icmp_ln78_fu_6218_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln151_fu_5541_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_506)) begin
        if ((trunc_ln160_fu_5547_p1 == 6'd63)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_63;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd62)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_62;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd61)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_61;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd60)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_60;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd59)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_59;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd58)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_58;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd57)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_57;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd56)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_56;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd55)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_55;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd54)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_54;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd53)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_53;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd52)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_52;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd51)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_51;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd50)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_50;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd49)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_49;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd48)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_48;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd47)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_47;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd46)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_46;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd45)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_45;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd44)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_44;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd43)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_43;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd42)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_42;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd41)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_41;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd40)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_40;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd39)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_39;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd38)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_38;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd37)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_37;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd36)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_36;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd35)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_35;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd34)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_34;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd33)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_33;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd32)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_32;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd31)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_31;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd30)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_30;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd29)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_29;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd28)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_28;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd27)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_27;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd26)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_26;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd25)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_25;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd24)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_24;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd23)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_23;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd22)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_22;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd21)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_21;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd20)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_20;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd19)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_19;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd18)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_18;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd17)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_17;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd16)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_16;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd15)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_15;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd14)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_14;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd13)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_13;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd12)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_12;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd11)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_11;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd10)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_10;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd9)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_9;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd8)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_8;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd7)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_7;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd6)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_6;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd5)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_5;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd4)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_4;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd3)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_3;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd2)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_2;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd1)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_1;
        end else if ((trunc_ln160_fu_5547_p1 == 6'd0)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= kernel_data_V_4_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078 <= ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_1078;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        in_index_0_i_i_i_i83_reg_715 <= select_ln168_reg_6618;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        in_index_0_i_i_i_i83_reg_715 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (icmp_ln78_fu_6218_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        indvar_flatten84_reg_692 <= add_ln78_reg_6260;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten84_reg_692 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_973)) begin
        if ((icmp_ln292_fu_6131_p2 == 1'd1)) begin
            pX <= 32'd0;
        end else if ((icmp_ln292_fu_6131_p2 == 1'd0)) begin
            pX <= add_ln305_fu_6136_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2739)) begin
        if ((icmp_ln296_fu_6177_p2 == 1'd1)) begin
            pY <= 32'd0;
        end else if ((icmp_ln296_fu_6177_p2 == 1'd0)) begin
            pY <= add_ln300_fu_6182_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_1579_reg_737 <= ap_phi_mux_p_Val2_16_phi_fu_4275_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_1579_reg_737 <= 14'd72;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_15_reg_4373 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_15_reg_4373 <= p_Val2_81_reg_726;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_15_reg_4373 <= ap_phi_reg_pp0_iter2_p_Val2_15_reg_4373;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_1677_reg_748 <= ap_phi_mux_p_Val2_17_phi_fu_4173_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_1677_reg_748 <= 14'd928;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_16_reg_4271 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_16_reg_4271 <= p_Val2_1579_reg_737;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_16_reg_4271 <= ap_phi_reg_pp0_iter2_p_Val2_16_reg_4271;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_1775_reg_759 <= ap_phi_mux_p_Val2_18_phi_fu_4071_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_1775_reg_759 <= 14'd40;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_17_reg_4169 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_17_reg_4169 <= p_Val2_1677_reg_748;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_17_reg_4169 <= ap_phi_reg_pp0_iter2_p_Val2_17_reg_4169;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_1873_reg_770 <= ap_phi_mux_p_Val2_19_phi_fu_3969_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_1873_reg_770 <= 14'd104;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_18_reg_4067 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_18_reg_4067 <= p_Val2_1775_reg_759;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_18_reg_4067 <= ap_phi_reg_pp0_iter2_p_Val2_18_reg_4067;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_1971_reg_781 <= ap_phi_mux_p_Val2_20_phi_fu_3867_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_1971_reg_781 <= 14'd24;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_19_reg_3965 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_19_reg_3965 <= p_Val2_1873_reg_770;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_19_reg_3965 <= ap_phi_reg_pp0_iter2_p_Val2_19_reg_3965;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_2069_reg_792 <= ap_phi_mux_p_Val2_21_phi_fu_3765_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_2069_reg_792 <= 14'd208;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_20_reg_3863 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_20_reg_3863 <= p_Val2_1971_reg_781;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_20_reg_3863 <= ap_phi_reg_pp0_iter2_p_Val2_20_reg_3863;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_2167_reg_803 <= ap_phi_mux_p_Val2_22_phi_fu_3663_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_2167_reg_803 <= 14'd16368;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_21_reg_3761 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_21_reg_3761 <= p_Val2_2069_reg_792;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_21_reg_3761 <= ap_phi_reg_pp0_iter2_p_Val2_21_reg_3761;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_2265_reg_814 <= ap_phi_mux_p_Val2_23_phi_fu_3561_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_2265_reg_814 <= 14'd16304;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_22_reg_3659 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_22_reg_3659 <= p_Val2_2167_reg_803;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_22_reg_3659 <= ap_phi_reg_pp0_iter2_p_Val2_22_reg_3659;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_2363_reg_825 <= ap_phi_mux_p_Val2_24_phi_fu_3459_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_2363_reg_825 <= 14'd152;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_23_reg_3557 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_23_reg_3557 <= p_Val2_2265_reg_814;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_23_reg_3557 <= ap_phi_reg_pp0_iter2_p_Val2_23_reg_3557;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_2461_reg_836 <= ap_phi_mux_p_Val2_25_phi_fu_3357_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_2461_reg_836 <= 14'd16336;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_24_reg_3455 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_24_reg_3455 <= p_Val2_2363_reg_825;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_24_reg_3455 <= ap_phi_reg_pp0_iter2_p_Val2_24_reg_3455;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_2559_reg_847 <= ap_phi_mux_p_Val2_26_phi_fu_3255_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_2559_reg_847 <= 14'd16352;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_25_reg_3353 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_25_reg_3353 <= p_Val2_2461_reg_836;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_25_reg_3353 <= ap_phi_reg_pp0_iter2_p_Val2_25_reg_3353;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_2657_reg_858 <= ap_phi_mux_p_Val2_27_phi_fu_3153_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_2657_reg_858 <= 14'd8;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_26_reg_3251 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_26_reg_3251 <= p_Val2_2559_reg_847;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_26_reg_3251 <= ap_phi_reg_pp0_iter2_p_Val2_26_reg_3251;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_2755_reg_869 <= ap_phi_mux_p_Val2_28_phi_fu_3051_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_2755_reg_869 <= 14'd488;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_27_reg_3149 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_27_reg_3149 <= p_Val2_2657_reg_858;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_27_reg_3149 <= ap_phi_reg_pp0_iter2_p_Val2_27_reg_3149;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_2853_reg_880 <= ap_phi_mux_p_Val2_29_phi_fu_2949_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_2853_reg_880 <= 14'd16344;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_28_reg_3047 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_28_reg_3047 <= p_Val2_2755_reg_869;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_28_reg_3047 <= ap_phi_reg_pp0_iter2_p_Val2_28_reg_3047;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_2951_reg_891 <= ap_phi_mux_p_Val2_30_phi_fu_2847_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_2951_reg_891 <= 14'd16352;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_29_reg_2945 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_29_reg_2945 <= p_Val2_2853_reg_880;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_29_reg_2945 <= ap_phi_reg_pp0_iter2_p_Val2_29_reg_2945;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_3049_reg_902 <= ap_phi_mux_p_Val2_31_phi_fu_2745_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_3049_reg_902 <= 14'd16328;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_30_reg_2843 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_30_reg_2843 <= p_Val2_2951_reg_891;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_30_reg_2843 <= ap_phi_reg_pp0_iter2_p_Val2_30_reg_2843;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_3147_reg_913 <= ap_phi_mux_p_Val2_32_phi_fu_2643_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_3147_reg_913 <= 14'd16328;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_31_reg_2741 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_31_reg_2741 <= p_Val2_3049_reg_902;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_31_reg_2741 <= ap_phi_reg_pp0_iter2_p_Val2_31_reg_2741;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_3245_reg_924 <= ap_phi_mux_p_Val2_33_phi_fu_2541_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_3245_reg_924 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_32_reg_2639 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_32_reg_2639 <= p_Val2_3147_reg_913;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_32_reg_2639 <= ap_phi_reg_pp0_iter2_p_Val2_32_reg_2639;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_3343_reg_935 <= ap_phi_mux_p_Val2_34_phi_fu_2439_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_3343_reg_935 <= 14'd15576;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_33_reg_2537 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_33_reg_2537 <= p_Val2_3245_reg_924;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_33_reg_2537 <= ap_phi_reg_pp0_iter2_p_Val2_33_reg_2537;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_3441_reg_946 <= ap_phi_mux_p_Val2_35_phi_fu_2337_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_3441_reg_946 <= 14'd15416;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_34_reg_2435 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_34_reg_2435 <= p_Val2_3343_reg_935;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_34_reg_2435 <= ap_phi_reg_pp0_iter2_p_Val2_34_reg_2435;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_3539_reg_957 <= ap_phi_mux_p_Val2_36_phi_fu_2235_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_3539_reg_957 <= 14'd16336;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_35_reg_2333 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_35_reg_2333 <= p_Val2_3441_reg_946;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_35_reg_2333 <= ap_phi_reg_pp0_iter2_p_Val2_35_reg_2333;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_3637_reg_968 <= ap_phi_mux_p_Val2_37_phi_fu_2133_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_3637_reg_968 <= 14'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_36_reg_2231 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_36_reg_2231 <= p_Val2_3539_reg_957;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_36_reg_2231 <= ap_phi_reg_pp0_iter2_p_Val2_36_reg_2231;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_3735_reg_979 <= ap_phi_mux_p_Val2_38_phi_fu_2031_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_3735_reg_979 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_37_reg_2129 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_37_reg_2129 <= p_Val2_3637_reg_968;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_37_reg_2129 <= ap_phi_reg_pp0_iter2_p_Val2_37_reg_2129;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_3833_reg_990 <= ap_phi_mux_p_Val2_39_phi_fu_1929_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_3833_reg_990 <= 14'd8;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_38_reg_2027 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_38_reg_2027 <= p_Val2_3735_reg_979;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_38_reg_2027 <= ap_phi_reg_pp0_iter2_p_Val2_38_reg_2027;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_3931_reg_1001 <= ap_phi_mux_p_Val2_40_phi_fu_1827_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_3931_reg_1001 <= 14'd15904;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_39_reg_1925 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_39_reg_1925 <= p_Val2_3833_reg_990;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_39_reg_1925 <= ap_phi_reg_pp0_iter2_p_Val2_39_reg_1925;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_4029_reg_1012 <= ap_phi_mux_p_Val2_41_phi_fu_1725_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_4029_reg_1012 <= 14'd96;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_40_reg_1823 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_40_reg_1823 <= p_Val2_3931_reg_1001;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_40_reg_1823 <= ap_phi_reg_pp0_iter2_p_Val2_40_reg_1823;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_4127_reg_1023 <= ap_phi_mux_p_Val2_42_phi_fu_1623_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_4127_reg_1023 <= 14'd15872;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_41_reg_1721 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_41_reg_1721 <= p_Val2_4029_reg_1012;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_41_reg_1721 <= ap_phi_reg_pp0_iter2_p_Val2_41_reg_1721;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_4225_reg_1034 <= ap_phi_mux_p_Val2_43_phi_fu_1521_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_4225_reg_1034 <= 14'd80;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_42_reg_1619 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_42_reg_1619 <= p_Val2_4127_reg_1023;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_42_reg_1619 <= ap_phi_reg_pp0_iter2_p_Val2_42_reg_1619;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_4323_reg_1045 <= ap_phi_mux_p_Val2_44_phi_fu_1419_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_4323_reg_1045 <= 14'd15952;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_43_reg_1517 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_43_reg_1517 <= p_Val2_4225_reg_1034;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_43_reg_1517 <= ap_phi_reg_pp0_iter2_p_Val2_43_reg_1517;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_4421_reg_1056 <= ap_phi_mux_p_Val2_45_phi_fu_1317_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_4421_reg_1056 <= 14'd80;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_44_reg_1415 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_44_reg_1415 <= p_Val2_4323_reg_1045;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_44_reg_1415 <= ap_phi_reg_pp0_iter2_p_Val2_44_reg_1415;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_4519_reg_1067 <= ap_phi_mux_p_Val2_46_phi_fu_1215_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_4519_reg_1067 <= 14'd15400;
    end
end

always @ (posedge ap_clk) begin
    if (((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_45_reg_1313 <= acc_0_V_fu_5741_p2;
    end else if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_45_reg_1313 <= p_Val2_4421_reg_1056;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_45_reg_1313 <= ap_phi_reg_pp0_iter2_p_Val2_45_reg_1313;
    end
end

always @ (posedge ap_clk) begin
    if ((((out_index_reg_6284 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((out_index_reg_6284 == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_Val2_46_reg_1211 <= p_Val2_4519_reg_1067;
    end else if (((out_index_reg_6284 == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_46_reg_1211 <= acc_0_V_fu_5741_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_46_reg_1211 <= ap_phi_reg_pp0_iter2_p_Val2_46_reg_1211;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_81_reg_726 <= ap_phi_mux_p_Val2_15_phi_fu_4377_p64;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_81_reg_726 <= 14'd32;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_973)) begin
        if ((icmp_ln292_fu_6131_p2 == 1'd1)) begin
            sX <= 32'd0;
        end else if ((icmp_ln292_fu_6131_p2 == 1'd0)) begin
            sX <= select_ln307_fu_6152_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_6280 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index82_reg_704 <= w_index_reg_6270;
    end else if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        w_index82_reg_704 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((io_acc_block_signal_op48 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln78_reg_6260 <= add_ln78_fu_5523_p2;
        and_ln271_2_reg_6256 <= and_ln271_2_fu_5517_p2;
        icmp_ln271_1_reg_6239 <= icmp_ln271_1_fu_5479_p2;
        icmp_ln271_reg_6229 <= icmp_ln271_fu_5469_p2;
        kernel_data_V_4_0 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_0;
        kernel_data_V_4_1 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_1;
        kernel_data_V_4_10 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_22;
        kernel_data_V_4_11 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_23;
        kernel_data_V_4_12 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_24;
        kernel_data_V_4_13 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_25;
        kernel_data_V_4_14 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_26;
        kernel_data_V_4_15 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_27;
        kernel_data_V_4_16 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_4;
        kernel_data_V_4_17 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_5;
        kernel_data_V_4_18 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_6;
        kernel_data_V_4_19 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_7;
        kernel_data_V_4_2 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_2;
        kernel_data_V_4_20 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_28;
        kernel_data_V_4_21 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_29;
        kernel_data_V_4_22 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_30;
        kernel_data_V_4_23 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_31;
        kernel_data_V_4_24 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_32;
        kernel_data_V_4_25 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_33;
        kernel_data_V_4_26 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_34;
        kernel_data_V_4_27 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_35;
        kernel_data_V_4_28 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_36;
        kernel_data_V_4_29 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_37;
        kernel_data_V_4_3 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_3;
        kernel_data_V_4_30 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_38;
        kernel_data_V_4_31 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_39;
        kernel_data_V_4_32 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_8;
        kernel_data_V_4_33 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_9;
        kernel_data_V_4_34 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_10;
        kernel_data_V_4_35 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_11;
        kernel_data_V_4_36 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_40;
        kernel_data_V_4_37 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_41;
        kernel_data_V_4_38 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_42;
        kernel_data_V_4_39 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_43;
        kernel_data_V_4_4 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_16;
        kernel_data_V_4_40 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_44;
        kernel_data_V_4_41 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_45;
        kernel_data_V_4_42 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_46;
        kernel_data_V_4_43 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_47;
        kernel_data_V_4_44 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_48;
        kernel_data_V_4_45 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_49;
        kernel_data_V_4_46 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_50;
        kernel_data_V_4_47 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_51;
        kernel_data_V_4_48 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_12;
        kernel_data_V_4_49 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_13;
        kernel_data_V_4_5 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_17;
        kernel_data_V_4_50 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_14;
        kernel_data_V_4_51 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_15;
        kernel_data_V_4_52 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_52;
        kernel_data_V_4_53 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_53;
        kernel_data_V_4_54 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_54;
        kernel_data_V_4_55 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_55;
        kernel_data_V_4_56 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_56;
        kernel_data_V_4_57 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_57;
        kernel_data_V_4_58 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_58;
        kernel_data_V_4_59 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_59;
        kernel_data_V_4_6 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_18;
        kernel_data_V_4_60 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_60;
        kernel_data_V_4_61 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_61;
        kernel_data_V_4_62 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_62;
        kernel_data_V_4_63 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_63;
        kernel_data_V_4_7 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_19;
        kernel_data_V_4_8 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_20;
        kernel_data_V_4_9 <= call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_return_21;
        pX_load_reg_6250 <= pX;
        pY_load_reg_6244 <= pY;
        sX_load_reg_6224 <= sX;
        sY_load_reg_6234 <= sY;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_1078 <= ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_1078;
        w_index_reg_6270 <= w_index_fu_5535_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln151_reg_6280 <= icmp_ln151_fu_5541_p2;
        icmp_ln151_reg_6280_pp0_iter1_reg <= icmp_ln151_reg_6280;
        out_index_reg_6284 <= outidx4_q0;
        w8_V_load_reg_6613 <= w8_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (icmp_ln292_fu_6131_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        sY <= ap_phi_mux_storemerge_i_i_phi_fu_4478_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln168_reg_6618 <= select_ln168_fu_5637_p3;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (icmp_ln78_fu_6218_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln151_reg_6280_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_in_index_0_i_i_i_i83_phi_fu_719_p4 = select_ln168_reg_6618;
    end else begin
        ap_phi_mux_in_index_0_i_i_i_i83_phi_fu_719_p4 = in_index_0_i_i_i_i83_reg_715;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd0)) begin
        ap_phi_mux_p_Val2_15_phi_fu_4377_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_15_phi_fu_4377_p64 = p_Val2_81_reg_726;
    end else begin
        ap_phi_mux_p_Val2_15_phi_fu_4377_p64 = ap_phi_reg_pp0_iter2_p_Val2_15_reg_4373;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd1)) begin
        ap_phi_mux_p_Val2_16_phi_fu_4275_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_16_phi_fu_4275_p64 = p_Val2_1579_reg_737;
    end else begin
        ap_phi_mux_p_Val2_16_phi_fu_4275_p64 = ap_phi_reg_pp0_iter2_p_Val2_16_reg_4271;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd2)) begin
        ap_phi_mux_p_Val2_17_phi_fu_4173_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_17_phi_fu_4173_p64 = p_Val2_1677_reg_748;
    end else begin
        ap_phi_mux_p_Val2_17_phi_fu_4173_p64 = ap_phi_reg_pp0_iter2_p_Val2_17_reg_4169;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd3)) begin
        ap_phi_mux_p_Val2_18_phi_fu_4071_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_18_phi_fu_4071_p64 = p_Val2_1775_reg_759;
    end else begin
        ap_phi_mux_p_Val2_18_phi_fu_4071_p64 = ap_phi_reg_pp0_iter2_p_Val2_18_reg_4067;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd4)) begin
        ap_phi_mux_p_Val2_19_phi_fu_3969_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_19_phi_fu_3969_p64 = p_Val2_1873_reg_770;
    end else begin
        ap_phi_mux_p_Val2_19_phi_fu_3969_p64 = ap_phi_reg_pp0_iter2_p_Val2_19_reg_3965;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd5)) begin
        ap_phi_mux_p_Val2_20_phi_fu_3867_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_20_phi_fu_3867_p64 = p_Val2_1971_reg_781;
    end else begin
        ap_phi_mux_p_Val2_20_phi_fu_3867_p64 = ap_phi_reg_pp0_iter2_p_Val2_20_reg_3863;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd6)) begin
        ap_phi_mux_p_Val2_21_phi_fu_3765_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_21_phi_fu_3765_p64 = p_Val2_2069_reg_792;
    end else begin
        ap_phi_mux_p_Val2_21_phi_fu_3765_p64 = ap_phi_reg_pp0_iter2_p_Val2_21_reg_3761;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd7)) begin
        ap_phi_mux_p_Val2_22_phi_fu_3663_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_22_phi_fu_3663_p64 = p_Val2_2167_reg_803;
    end else begin
        ap_phi_mux_p_Val2_22_phi_fu_3663_p64 = ap_phi_reg_pp0_iter2_p_Val2_22_reg_3659;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd8)) begin
        ap_phi_mux_p_Val2_23_phi_fu_3561_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_23_phi_fu_3561_p64 = p_Val2_2265_reg_814;
    end else begin
        ap_phi_mux_p_Val2_23_phi_fu_3561_p64 = ap_phi_reg_pp0_iter2_p_Val2_23_reg_3557;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd9)) begin
        ap_phi_mux_p_Val2_24_phi_fu_3459_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_24_phi_fu_3459_p64 = p_Val2_2363_reg_825;
    end else begin
        ap_phi_mux_p_Val2_24_phi_fu_3459_p64 = ap_phi_reg_pp0_iter2_p_Val2_24_reg_3455;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd10)) begin
        ap_phi_mux_p_Val2_25_phi_fu_3357_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_25_phi_fu_3357_p64 = p_Val2_2461_reg_836;
    end else begin
        ap_phi_mux_p_Val2_25_phi_fu_3357_p64 = ap_phi_reg_pp0_iter2_p_Val2_25_reg_3353;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd11)) begin
        ap_phi_mux_p_Val2_26_phi_fu_3255_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_26_phi_fu_3255_p64 = p_Val2_2559_reg_847;
    end else begin
        ap_phi_mux_p_Val2_26_phi_fu_3255_p64 = ap_phi_reg_pp0_iter2_p_Val2_26_reg_3251;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd12)) begin
        ap_phi_mux_p_Val2_27_phi_fu_3153_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_27_phi_fu_3153_p64 = p_Val2_2657_reg_858;
    end else begin
        ap_phi_mux_p_Val2_27_phi_fu_3153_p64 = ap_phi_reg_pp0_iter2_p_Val2_27_reg_3149;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd13)) begin
        ap_phi_mux_p_Val2_28_phi_fu_3051_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_28_phi_fu_3051_p64 = p_Val2_2755_reg_869;
    end else begin
        ap_phi_mux_p_Val2_28_phi_fu_3051_p64 = ap_phi_reg_pp0_iter2_p_Val2_28_reg_3047;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd14)) begin
        ap_phi_mux_p_Val2_29_phi_fu_2949_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_29_phi_fu_2949_p64 = p_Val2_2853_reg_880;
    end else begin
        ap_phi_mux_p_Val2_29_phi_fu_2949_p64 = ap_phi_reg_pp0_iter2_p_Val2_29_reg_2945;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd15)) begin
        ap_phi_mux_p_Val2_30_phi_fu_2847_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_30_phi_fu_2847_p64 = p_Val2_2951_reg_891;
    end else begin
        ap_phi_mux_p_Val2_30_phi_fu_2847_p64 = ap_phi_reg_pp0_iter2_p_Val2_30_reg_2843;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd16)) begin
        ap_phi_mux_p_Val2_31_phi_fu_2745_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_31_phi_fu_2745_p64 = p_Val2_3049_reg_902;
    end else begin
        ap_phi_mux_p_Val2_31_phi_fu_2745_p64 = ap_phi_reg_pp0_iter2_p_Val2_31_reg_2741;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd17)) begin
        ap_phi_mux_p_Val2_32_phi_fu_2643_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_32_phi_fu_2643_p64 = p_Val2_3147_reg_913;
    end else begin
        ap_phi_mux_p_Val2_32_phi_fu_2643_p64 = ap_phi_reg_pp0_iter2_p_Val2_32_reg_2639;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd18)) begin
        ap_phi_mux_p_Val2_33_phi_fu_2541_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_33_phi_fu_2541_p64 = p_Val2_3245_reg_924;
    end else begin
        ap_phi_mux_p_Val2_33_phi_fu_2541_p64 = ap_phi_reg_pp0_iter2_p_Val2_33_reg_2537;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd19)) begin
        ap_phi_mux_p_Val2_34_phi_fu_2439_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_34_phi_fu_2439_p64 = p_Val2_3343_reg_935;
    end else begin
        ap_phi_mux_p_Val2_34_phi_fu_2439_p64 = ap_phi_reg_pp0_iter2_p_Val2_34_reg_2435;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd20)) begin
        ap_phi_mux_p_Val2_35_phi_fu_2337_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_35_phi_fu_2337_p64 = p_Val2_3441_reg_946;
    end else begin
        ap_phi_mux_p_Val2_35_phi_fu_2337_p64 = ap_phi_reg_pp0_iter2_p_Val2_35_reg_2333;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd21)) begin
        ap_phi_mux_p_Val2_36_phi_fu_2235_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_36_phi_fu_2235_p64 = p_Val2_3539_reg_957;
    end else begin
        ap_phi_mux_p_Val2_36_phi_fu_2235_p64 = ap_phi_reg_pp0_iter2_p_Val2_36_reg_2231;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd22)) begin
        ap_phi_mux_p_Val2_37_phi_fu_2133_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_37_phi_fu_2133_p64 = p_Val2_3637_reg_968;
    end else begin
        ap_phi_mux_p_Val2_37_phi_fu_2133_p64 = ap_phi_reg_pp0_iter2_p_Val2_37_reg_2129;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd23)) begin
        ap_phi_mux_p_Val2_38_phi_fu_2031_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_38_phi_fu_2031_p64 = p_Val2_3735_reg_979;
    end else begin
        ap_phi_mux_p_Val2_38_phi_fu_2031_p64 = ap_phi_reg_pp0_iter2_p_Val2_38_reg_2027;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd24)) begin
        ap_phi_mux_p_Val2_39_phi_fu_1929_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_39_phi_fu_1929_p64 = p_Val2_3833_reg_990;
    end else begin
        ap_phi_mux_p_Val2_39_phi_fu_1929_p64 = ap_phi_reg_pp0_iter2_p_Val2_39_reg_1925;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd25)) begin
        ap_phi_mux_p_Val2_40_phi_fu_1827_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_40_phi_fu_1827_p64 = p_Val2_3931_reg_1001;
    end else begin
        ap_phi_mux_p_Val2_40_phi_fu_1827_p64 = ap_phi_reg_pp0_iter2_p_Val2_40_reg_1823;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd26)) begin
        ap_phi_mux_p_Val2_41_phi_fu_1725_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_41_phi_fu_1725_p64 = p_Val2_4029_reg_1012;
    end else begin
        ap_phi_mux_p_Val2_41_phi_fu_1725_p64 = ap_phi_reg_pp0_iter2_p_Val2_41_reg_1721;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd27)) begin
        ap_phi_mux_p_Val2_42_phi_fu_1623_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_42_phi_fu_1623_p64 = p_Val2_4127_reg_1023;
    end else begin
        ap_phi_mux_p_Val2_42_phi_fu_1623_p64 = ap_phi_reg_pp0_iter2_p_Val2_42_reg_1619;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd28)) begin
        ap_phi_mux_p_Val2_43_phi_fu_1521_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_43_phi_fu_1521_p64 = p_Val2_4225_reg_1034;
    end else begin
        ap_phi_mux_p_Val2_43_phi_fu_1521_p64 = ap_phi_reg_pp0_iter2_p_Val2_43_reg_1517;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd29)) begin
        ap_phi_mux_p_Val2_44_phi_fu_1419_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd30) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_44_phi_fu_1419_p64 = p_Val2_4323_reg_1045;
    end else begin
        ap_phi_mux_p_Val2_44_phi_fu_1419_p64 = ap_phi_reg_pp0_iter2_p_Val2_44_reg_1415;
    end
end

always @ (*) begin
    if ((out_index_reg_6284 == 5'd30)) begin
        ap_phi_mux_p_Val2_45_phi_fu_1317_p64 = acc_0_V_fu_5741_p2;
    end else if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd31))) begin
        ap_phi_mux_p_Val2_45_phi_fu_1317_p64 = p_Val2_4421_reg_1056;
    end else begin
        ap_phi_mux_p_Val2_45_phi_fu_1317_p64 = ap_phi_reg_pp0_iter2_p_Val2_45_reg_1313;
    end
end

always @ (*) begin
    if (((out_index_reg_6284 == 5'd0) | (out_index_reg_6284 == 5'd1) | (out_index_reg_6284 == 5'd2) | (out_index_reg_6284 == 5'd3) | (out_index_reg_6284 == 5'd4) | (out_index_reg_6284 == 5'd5) | (out_index_reg_6284 == 5'd6) | (out_index_reg_6284 == 5'd7) | (out_index_reg_6284 == 5'd8) | (out_index_reg_6284 == 5'd9) | (out_index_reg_6284 == 5'd10) | (out_index_reg_6284 == 5'd11) | (out_index_reg_6284 == 5'd12) | (out_index_reg_6284 == 5'd13) | (out_index_reg_6284 == 5'd14) | (out_index_reg_6284 == 5'd15) | (out_index_reg_6284 == 5'd16) | (out_index_reg_6284 == 5'd17) | (out_index_reg_6284 == 5'd18) | (out_index_reg_6284 == 5'd19) | (out_index_reg_6284 == 5'd20) | (out_index_reg_6284 == 5'd21) | (out_index_reg_6284 == 5'd22) | (out_index_reg_6284 == 5'd23) | (out_index_reg_6284 == 5'd24) | (out_index_reg_6284 == 5'd25) | (out_index_reg_6284 == 5'd26) | (out_index_reg_6284 == 5'd27) | (out_index_reg_6284 == 5'd28) | (out_index_reg_6284 == 5'd29) | (out_index_reg_6284 == 5'd30))) begin
        ap_phi_mux_p_Val2_46_phi_fu_1215_p64 = p_Val2_4519_reg_1067;
    end else if ((out_index_reg_6284 == 5'd31)) begin
        ap_phi_mux_p_Val2_46_phi_fu_1215_p64 = acc_0_V_fu_5741_p2;
    end else begin
        ap_phi_mux_p_Val2_46_phi_fu_1215_p64 = ap_phi_reg_pp0_iter2_p_Val2_46_reg_1211;
    end
end

always @ (*) begin
    if (((icmp_ln292_fu_6131_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        if ((icmp_ln296_fu_6177_p2 == 1'd1)) begin
            ap_phi_mux_storemerge_i_i_phi_fu_4478_p4 = 32'd0;
        end else if ((icmp_ln296_fu_6177_p2 == 1'd0)) begin
            ap_phi_mux_storemerge_i_i_phi_fu_4478_p4 = select_ln302_fu_6198_p3;
        end else begin
            ap_phi_mux_storemerge_i_i_phi_fu_4478_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_storemerge_i_i_phi_fu_4478_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln151_reg_6280 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_w_index82_phi_fu_708_p4 = w_index_reg_6270;
    end else begin
        ap_phi_mux_w_index82_phi_fu_708_p4 = w_index82_reg_704;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op48 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_start = 1'b1;
    end else begin
        call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_0_V_blk_n = data_V_data_0_V_empty_n;
    end else begin
        data_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op48 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_0_V_read = 1'b1;
    end else begin
        data_V_data_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_1_V_blk_n = data_V_data_1_V_empty_n;
    end else begin
        data_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op48 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_1_V_read = 1'b1;
    end else begin
        data_V_data_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_2_V_blk_n = data_V_data_2_V_empty_n;
    end else begin
        data_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op48 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_2_V_read = 1'b1;
    end else begin
        data_V_data_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_3_V_blk_n = data_V_data_3_V_empty_n;
    end else begin
        data_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op48 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_3_V_read = 1'b1;
    end else begin
        data_V_data_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (icmp_ln78_fu_6218_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx4_ce0 = 1'b1;
    end else begin
        outidx4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_0_V_write = 1'b1;
    end else begin
        res_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_10_V_blk_n = res_V_data_10_V_full_n;
    end else begin
        res_V_data_10_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_10_V_write = 1'b1;
    end else begin
        res_V_data_10_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_11_V_blk_n = res_V_data_11_V_full_n;
    end else begin
        res_V_data_11_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_11_V_write = 1'b1;
    end else begin
        res_V_data_11_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_12_V_blk_n = res_V_data_12_V_full_n;
    end else begin
        res_V_data_12_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_12_V_write = 1'b1;
    end else begin
        res_V_data_12_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_13_V_blk_n = res_V_data_13_V_full_n;
    end else begin
        res_V_data_13_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_13_V_write = 1'b1;
    end else begin
        res_V_data_13_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_14_V_blk_n = res_V_data_14_V_full_n;
    end else begin
        res_V_data_14_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_14_V_write = 1'b1;
    end else begin
        res_V_data_14_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_15_V_blk_n = res_V_data_15_V_full_n;
    end else begin
        res_V_data_15_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_15_V_write = 1'b1;
    end else begin
        res_V_data_15_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_16_V_blk_n = res_V_data_16_V_full_n;
    end else begin
        res_V_data_16_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_16_V_write = 1'b1;
    end else begin
        res_V_data_16_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_17_V_blk_n = res_V_data_17_V_full_n;
    end else begin
        res_V_data_17_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_17_V_write = 1'b1;
    end else begin
        res_V_data_17_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_18_V_blk_n = res_V_data_18_V_full_n;
    end else begin
        res_V_data_18_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_18_V_write = 1'b1;
    end else begin
        res_V_data_18_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_19_V_blk_n = res_V_data_19_V_full_n;
    end else begin
        res_V_data_19_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_19_V_write = 1'b1;
    end else begin
        res_V_data_19_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_1_V_write = 1'b1;
    end else begin
        res_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_20_V_blk_n = res_V_data_20_V_full_n;
    end else begin
        res_V_data_20_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_20_V_write = 1'b1;
    end else begin
        res_V_data_20_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_21_V_blk_n = res_V_data_21_V_full_n;
    end else begin
        res_V_data_21_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_21_V_write = 1'b1;
    end else begin
        res_V_data_21_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_22_V_blk_n = res_V_data_22_V_full_n;
    end else begin
        res_V_data_22_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_22_V_write = 1'b1;
    end else begin
        res_V_data_22_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_23_V_blk_n = res_V_data_23_V_full_n;
    end else begin
        res_V_data_23_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_23_V_write = 1'b1;
    end else begin
        res_V_data_23_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_24_V_blk_n = res_V_data_24_V_full_n;
    end else begin
        res_V_data_24_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_24_V_write = 1'b1;
    end else begin
        res_V_data_24_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_25_V_blk_n = res_V_data_25_V_full_n;
    end else begin
        res_V_data_25_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_25_V_write = 1'b1;
    end else begin
        res_V_data_25_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_26_V_blk_n = res_V_data_26_V_full_n;
    end else begin
        res_V_data_26_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_26_V_write = 1'b1;
    end else begin
        res_V_data_26_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_27_V_blk_n = res_V_data_27_V_full_n;
    end else begin
        res_V_data_27_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_27_V_write = 1'b1;
    end else begin
        res_V_data_27_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_28_V_blk_n = res_V_data_28_V_full_n;
    end else begin
        res_V_data_28_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_28_V_write = 1'b1;
    end else begin
        res_V_data_28_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_29_V_blk_n = res_V_data_29_V_full_n;
    end else begin
        res_V_data_29_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_29_V_write = 1'b1;
    end else begin
        res_V_data_29_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_2_V_write = 1'b1;
    end else begin
        res_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_30_V_blk_n = res_V_data_30_V_full_n;
    end else begin
        res_V_data_30_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_30_V_write = 1'b1;
    end else begin
        res_V_data_30_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_31_V_blk_n = res_V_data_31_V_full_n;
    end else begin
        res_V_data_31_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_31_V_write = 1'b1;
    end else begin
        res_V_data_31_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_3_V_write = 1'b1;
    end else begin
        res_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_4_V_blk_n = res_V_data_4_V_full_n;
    end else begin
        res_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_4_V_write = 1'b1;
    end else begin
        res_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_5_V_blk_n = res_V_data_5_V_full_n;
    end else begin
        res_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_5_V_write = 1'b1;
    end else begin
        res_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_6_V_blk_n = res_V_data_6_V_full_n;
    end else begin
        res_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_6_V_write = 1'b1;
    end else begin
        res_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_7_V_blk_n = res_V_data_7_V_full_n;
    end else begin
        res_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_7_V_write = 1'b1;
    end else begin
        res_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_8_V_blk_n = res_V_data_8_V_full_n;
    end else begin
        res_V_data_8_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_8_V_write = 1'b1;
    end else begin
        res_V_data_8_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_9_V_blk_n = res_V_data_9_V_full_n;
    end else begin
        res_V_data_9_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'd1 == and_ln271_2_reg_6256) & (1'b1 == ap_CS_fsm_state6))) begin
        res_V_data_9_V_write = 1'b1;
    end else begin
        res_V_data_9_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w8_V_ce0 = 1'b1;
    end else begin
        w8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((io_acc_block_signal_op48 == 1'b1) & (1'd1 == and_ln271_2_fu_5517_p2) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'd0 == and_ln271_2_fu_5517_p2) & (io_acc_block_signal_op48 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (icmp_ln78_fu_6218_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (icmp_ln78_fu_6218_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_5741_p2 = ($signed(tmp_4_fu_5672_p34) + $signed(sext_ln708_fu_5668_p1));

assign add_ln300_fu_6182_p2 = (pY_load_reg_6244 + 32'd1);

assign add_ln302_fu_6193_p2 = (sY_load_reg_6234 + 32'd1);

assign add_ln305_fu_6136_p2 = (pX_load_reg_6250 + 32'd1);

assign add_ln307_fu_6147_p2 = (sX_load_reg_6224 + 32'd1);

assign add_ln78_fu_5523_p2 = (indvar_flatten84_reg_692 + 11'd1);

assign and_ln271_1_fu_5511_p2 = (icmp_ln271_3_fu_5499_p2 & icmp_ln271_2_fu_5489_p2);

assign and_ln271_2_fu_5517_p2 = (and_ln271_fu_5505_p2 & and_ln271_1_fu_5511_p2);

assign and_ln271_fu_5505_p2 = (icmp_ln271_fu_5469_p2 & icmp_ln271_1_fu_5479_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6 = ((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256));
end

always @ (*) begin
    ap_condition_2739 = (~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (icmp_ln292_fu_6131_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6));
end

always @ (*) begin
    ap_condition_506 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_973 = (~((io_acc_block_signal_op533 == 1'b0) & (1'd1 == and_ln271_2_reg_6256)) & (1'b1 == ap_CS_fsm_state6));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_UnifiedRetVal_i_i_reg_1078 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_15_reg_4373 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_16_reg_4271 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_17_reg_4169 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_18_reg_4067 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_19_reg_3965 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_20_reg_3863 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_21_reg_3761 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_22_reg_3659 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_23_reg_3557 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_24_reg_3455 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_25_reg_3353 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_26_reg_3251 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_27_reg_3149 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_28_reg_3047 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_29_reg_2945 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_30_reg_2843 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_31_reg_2741 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_32_reg_2639 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_33_reg_2537 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_34_reg_2435 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_35_reg_2333 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_36_reg_2231 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_37_reg_2129 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_38_reg_2027 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_39_reg_1925 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_40_reg_1823 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_41_reg_1721 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_42_reg_1619 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_43_reg_1517 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_44_reg_1415 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_45_reg_1313 = 'bx;

assign ap_phi_reg_pp0_iter2_p_Val2_46_reg_1211 = 'bx;

assign ap_ready = internal_ap_ready;

assign icmp_ln151_fu_5541_p2 = ((ap_phi_mux_w_index82_phi_fu_708_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln168_fu_5631_p2 = (($signed(tmp_fu_5621_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln271_1_fu_5479_p2 = ((sY == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln271_2_fu_5489_p2 = (($signed(pY) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign icmp_ln271_3_fu_5499_p2 = (($signed(pX) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_5469_p2 = ((sX == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln292_fu_6131_p2 = ((pX_load_reg_6250 == 32'd34) ? 1'b1 : 1'b0);

assign icmp_ln296_fu_6177_p2 = ((pY_load_reg_6244 == 32'd34) ? 1'b1 : 1'b0);

assign icmp_ln78_fu_6218_p2 = ((indvar_flatten84_reg_692 == 11'd1224) ? 1'b1 : 1'b0);

assign in_index_fu_5615_p2 = (ap_phi_mux_in_index_0_i_i_i_i83_phi_fu_719_p4 + 32'd1);

assign io_acc_block_signal_op48 = (data_V_data_3_V_empty_n & data_V_data_2_V_empty_n & data_V_data_1_V_empty_n & data_V_data_0_V_empty_n);

assign io_acc_block_signal_op533 = (res_V_data_9_V_full_n & res_V_data_8_V_full_n & res_V_data_7_V_full_n & res_V_data_6_V_full_n & res_V_data_5_V_full_n & res_V_data_4_V_full_n & res_V_data_3_V_full_n & res_V_data_31_V_full_n & res_V_data_30_V_full_n & res_V_data_2_V_full_n & res_V_data_29_V_full_n & res_V_data_28_V_full_n & res_V_data_27_V_full_n & res_V_data_26_V_full_n & res_V_data_25_V_full_n & res_V_data_24_V_full_n & res_V_data_23_V_full_n & res_V_data_22_V_full_n & res_V_data_21_V_full_n & res_V_data_20_V_full_n & res_V_data_1_V_full_n & res_V_data_19_V_full_n & res_V_data_18_V_full_n & res_V_data_17_V_full_n & res_V_data_16_V_full_n & res_V_data_15_V_full_n & res_V_data_14_V_full_n & res_V_data_13_V_full_n & res_V_data_12_V_full_n & res_V_data_11_V_full_n & res_V_data_10_V_full_n & res_V_data_0_V_full_n);

assign outidx4_address0 = zext_ln155_fu_5529_p1;

assign r_V_fu_5652_p0 = ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078;

assign r_V_fu_5652_p1 = w8_V_load_reg_6613;

assign r_V_fu_5652_p2 = ($signed(r_V_fu_5652_p0) * $signed(r_V_fu_5652_p1));

assign res_V_data_0_V_din = {{p_Val2_15_reg_4373[13:5]}};

assign res_V_data_10_V_din = {{p_Val2_25_reg_3353[13:5]}};

assign res_V_data_11_V_din = {{p_Val2_26_reg_3251[13:5]}};

assign res_V_data_12_V_din = {{p_Val2_27_reg_3149[13:5]}};

assign res_V_data_13_V_din = {{p_Val2_28_reg_3047[13:5]}};

assign res_V_data_14_V_din = {{p_Val2_29_reg_2945[13:5]}};

assign res_V_data_15_V_din = {{p_Val2_30_reg_2843[13:5]}};

assign res_V_data_16_V_din = {{p_Val2_31_reg_2741[13:5]}};

assign res_V_data_17_V_din = {{p_Val2_32_reg_2639[13:5]}};

assign res_V_data_18_V_din = {{p_Val2_33_reg_2537[13:5]}};

assign res_V_data_19_V_din = {{p_Val2_34_reg_2435[13:5]}};

assign res_V_data_1_V_din = {{p_Val2_16_reg_4271[13:5]}};

assign res_V_data_20_V_din = {{p_Val2_35_reg_2333[13:5]}};

assign res_V_data_21_V_din = {{p_Val2_36_reg_2231[13:5]}};

assign res_V_data_22_V_din = {{p_Val2_37_reg_2129[13:5]}};

assign res_V_data_23_V_din = {{p_Val2_38_reg_2027[13:5]}};

assign res_V_data_24_V_din = {{p_Val2_39_reg_1925[13:5]}};

assign res_V_data_25_V_din = {{p_Val2_40_reg_1823[13:5]}};

assign res_V_data_26_V_din = {{p_Val2_41_reg_1721[13:5]}};

assign res_V_data_27_V_din = {{p_Val2_42_reg_1619[13:5]}};

assign res_V_data_28_V_din = {{p_Val2_43_reg_1517[13:5]}};

assign res_V_data_29_V_din = {{p_Val2_44_reg_1415[13:5]}};

assign res_V_data_2_V_din = {{p_Val2_17_reg_4169[13:5]}};

assign res_V_data_30_V_din = {{p_Val2_45_reg_1313[13:5]}};

assign res_V_data_31_V_din = {{p_Val2_46_reg_1211[13:5]}};

assign res_V_data_3_V_din = {{p_Val2_18_reg_4067[13:5]}};

assign res_V_data_4_V_din = {{p_Val2_19_reg_3965[13:5]}};

assign res_V_data_5_V_din = {{p_Val2_20_reg_3863[13:5]}};

assign res_V_data_6_V_din = {{p_Val2_21_reg_3761[13:5]}};

assign res_V_data_7_V_din = {{p_Val2_22_reg_3659[13:5]}};

assign res_V_data_8_V_din = {{p_Val2_23_reg_3557[13:5]}};

assign res_V_data_9_V_din = {{p_Val2_24_reg_3455[13:5]}};

assign select_ln168_fu_5637_p3 = ((icmp_ln168_fu_5631_p2[0:0] === 1'b1) ? 32'd0 : in_index_fu_5615_p2);

assign select_ln302_fu_6198_p3 = ((icmp_ln271_1_reg_6239[0:0] === 1'b1) ? 32'd3 : add_ln302_fu_6193_p2);

assign select_ln307_fu_6152_p3 = ((icmp_ln271_reg_6229[0:0] === 1'b1) ? 32'd3 : add_ln307_fu_6147_p2);

assign sext_ln708_fu_5668_p1 = $signed(trunc_ln5_fu_5658_p4);

assign start_out = real_start;

assign tmp_fu_5621_p4 = {{in_index_fu_5615_p2[31:6]}};

assign trunc_ln160_fu_5547_p1 = ap_phi_mux_in_index_0_i_i_i_i83_phi_fu_719_p4[5:0];

assign trunc_ln5_fu_5658_p4 = {{r_V_fu_5652_p2[14:2]}};

assign w8_V_address0 = zext_ln155_fu_5529_p1;

assign w_index_fu_5535_p2 = (11'd1 + ap_phi_mux_w_index82_phi_fu_708_p4);

assign zext_ln155_fu_5529_p1 = ap_phi_mux_w_index82_phi_fu_708_p4;

endmodule //conv_2d_cl_array_array_ap_fixed_32u_config8_s
