<stg><name>check</name>


<trans_list>

<trans id="489" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="6" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="!0"/>
<literal name="tmp_1" val="!1"/>
<literal name="tmp_1" val="!4"/>
<literal name="tmp_1" val="!5"/>
<literal name="tmp_1" val="!9"/>
<literal name="tmp_1" val="!10"/>
<literal name="tmp_1" val="!11"/>
<literal name="tmp_1" val="!12"/>
<literal name="tmp_1" val="!13"/>
<literal name="tmp_1" val="!14"/>
<literal name="tmp_1" val="!35"/>
<literal name="tmp_1" val="!43"/>
</and_exp><and_exp><literal name="tmp_1" val="!0"/>
<literal name="tmp_1" val="!1"/>
<literal name="tmp_1" val="!4"/>
<literal name="tmp_1" val="!5"/>
<literal name="tmp_1" val="!9"/>
<literal name="tmp_1" val="!10"/>
<literal name="tmp_1" val="!11"/>
<literal name="tmp_1" val="!12"/>
<literal name="tmp_1" val="!13"/>
<literal name="tmp_1" val="!14"/>
<literal name="tmp_1" val="15"/>
</and_exp><and_exp><literal name="tmp_1" val="!0"/>
<literal name="tmp_1" val="3"/>
</and_exp><and_exp><literal name="tmp_1" val="!0"/>
<literal name="tmp_1" val="2"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="!33"/>
<literal name="funct" val="!35"/>
<literal name="funct" val="!24"/>
<literal name="funct" val="!25"/>
<literal name="funct" val="!36"/>
<literal name="funct" val="!37"/>
<literal name="funct" val="!38"/>
<literal name="funct" val="!0"/>
<literal name="funct" val="!2"/>
<literal name="funct" val="!4"/>
<literal name="funct" val="!6"/>
<literal name="funct" val="!42"/>
<literal name="funct" val="!43"/>
<literal name="funct" val="!8"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="!33"/>
<literal name="funct" val="!35"/>
<literal name="funct" val="!24"/>
<literal name="funct" val="!25"/>
<literal name="funct" val="18"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="!33"/>
<literal name="funct" val="!35"/>
<literal name="funct" val="!24"/>
<literal name="funct" val="!25"/>
<literal name="funct" val="16"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="8"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-21"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-22"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="6"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="4"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="2"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="6" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-26"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-27"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-28"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="6" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="25"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="24"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="6" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-29"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-31"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="6" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="11"/>
</and_exp><and_exp><literal name="tmp_1" val="10"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="6" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="6" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="-21"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="6" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="-29"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="6" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="14"/>
</and_exp><and_exp><literal name="tmp_1" val="13"/>
</and_exp><and_exp><literal name="tmp_1" val="12"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="6" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="9"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="7" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-21"/>
</and_exp><and_exp><literal name="funct" val="-22"/>
</and_exp><and_exp><literal name="funct" val="6"/>
</and_exp><and_exp><literal name="funct" val="4"/>
</and_exp><and_exp><literal name="funct" val="2"/>
</and_exp><and_exp><literal name="funct" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="9" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-21"/>
</and_exp><and_exp><literal name="funct" val="-22"/>
</and_exp><and_exp><literal name="funct" val="6"/>
</and_exp><and_exp><literal name="funct" val="4"/>
</and_exp><and_exp><literal name="funct" val="2"/>
</and_exp><and_exp><literal name="funct" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="10" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-26"/>
</and_exp><and_exp><literal name="funct" val="-27"/>
</and_exp><and_exp><literal name="funct" val="-28"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="25"/>
</and_exp><and_exp><literal name="funct" val="24"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="25"/>
</and_exp><and_exp><literal name="funct" val="24"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="13" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-29"/>
</and_exp><and_exp><literal name="funct" val="-31"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="15" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-29"/>
</and_exp><and_exp><literal name="funct" val="-31"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="11"/>
</and_exp><and_exp><literal name="tmp_1" val="10"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="17" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="11"/>
</and_exp><and_exp><literal name="tmp_1" val="10"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="18" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="19" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="21" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="22" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="14"/>
</and_exp><and_exp><literal name="tmp_1" val="13"/>
</and_exp><and_exp><literal name="tmp_1" val="12"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="24" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="25" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="27" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @check_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
:2  %reg = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="reg"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:3  %dmem = alloca [64 x i32], align 16

]]></Node>
<StgValue><ssdm name="dmem"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i6 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln128 = icmp eq i6 %i_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i = add i6 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln128, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln130 = zext i6 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_1 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="reg_addr_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:2  store i32 0, i32* %reg_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %reg_addr = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="reg_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1  store i32 2147479548, i32* %reg_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i_1 = phi i7 [ 0, %3 ], [ %i_2, %5 ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln134 = icmp eq i7 %i_1, -64

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i_2 = add i7 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln134, label %.preheader.preheader, label %5

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln136 = zext i7 %i_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr = getelementptr [8 x i7]* @A, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="3">
<![CDATA[
:2  %A_load = load i7* %A_addr, align 1

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %pc_6 = alloca i32

]]></Node>
<StgValue><ssdm name="pc_6"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1  %Hi_2 = alloca i32

]]></Node>
<StgValue><ssdm name="Hi_2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:2  %Lo = alloca i32

]]></Node>
<StgValue><ssdm name="Lo"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:3  %reg_addr_2 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="reg_addr_2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %reg_addr_3 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="reg_addr_3"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:5  store i32 0, i32* %Lo

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:6  store i32 0, i32* %Hi_2

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:7  store i32 4194304, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:8  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="3">
<![CDATA[
:2  %A_load = load i7* %A_addr, align 1

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="7">
<![CDATA[
:3  %sext_ln136 = sext i7 %A_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln136"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %dmem_addr = getelementptr inbounds [64 x i32]* %dmem, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="dmem_addr"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:5  store i32 %sext_ln136, i32* %dmem_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %4

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:1  %pc_6_load = load i32* %pc_6

]]></Node>
<StgValue><ssdm name="pc_6_load"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:2  %trunc_ln143_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %pc_6_load, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln143_1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="6">
<![CDATA[
.preheader:3  %zext_ln143 = zext i6 %trunc_ln143_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:4  %imem_addr = getelementptr inbounds [44 x i32]* @imem, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="imem_addr"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="6">
<![CDATA[
.preheader:5  %ins = load i32* %imem_addr, align 4

]]></Node>
<StgValue><ssdm name="ins"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %n_inst_0 = phi i32 [ 0, %.preheader.preheader ], [ %n_inst, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="n_inst_0"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="6">
<![CDATA[
.preheader:5  %ins = load i32* %imem_addr, align 4

]]></Node>
<StgValue><ssdm name="ins"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="32">
<![CDATA[
.preheader:6  %address = trunc i32 %ins to i16

]]></Node>
<StgValue><ssdm name="address"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="32">
<![CDATA[
.preheader:7  %funct = trunc i32 %ins to i6

]]></Node>
<StgValue><ssdm name="funct"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:8  %pc = add nsw i32 4, %pc_6_load

]]></Node>
<StgValue><ssdm name="pc"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:9  %tmp_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %ins, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:10  %n_inst = add nsw i32 1, %n_inst_0

]]></Node>
<StgValue><ssdm name="n_inst"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0">
<![CDATA[
.preheader:11  switch i6 %tmp_1, label %25 [
    i6 0, label %6
    i6 2, label %23
    i6 3, label %24
  ]

]]></Node>
<StgValue><ssdm name="switch_ln148"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:0  store i32 %pc, i32* %reg_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="26" op_0_bw="32">
<![CDATA[
:1  %trunc_ln232 = trunc i32 %ins to i26

]]></Node>
<StgValue><ssdm name="trunc_ln232"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="2">
<![CDATA[
:2  %pc_2 = call i28 @_ssdm_op_BitConcatenate.i28.i26.i2(i26 %trunc_ln232, i2 0)

]]></Node>
<StgValue><ssdm name="pc_2"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="28">
<![CDATA[
:3  %zext_ln232 = zext i28 %pc_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:4  store i32 %zext_ln232, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="26" op_0_bw="32">
<![CDATA[
:0  %trunc_ln227 = trunc i32 %ins to i26

]]></Node>
<StgValue><ssdm name="trunc_ln227"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="28" op_0_bw="28" op_1_bw="26" op_2_bw="2">
<![CDATA[
:1  %pc_1 = call i28 @_ssdm_op_BitConcatenate.i28.i26.i2(i26 %trunc_ln227, i2 0)

]]></Node>
<StgValue><ssdm name="pc_1"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="28">
<![CDATA[
:2  %zext_ln227 = zext i28 %pc_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln227"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:3  store i32 %zext_ln227, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %shamt = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %ins, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="shamt"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="5">
<![CDATA[
:1  %zext_ln152 = zext i5 %shamt to i32

]]></Node>
<StgValue><ssdm name="zext_ln152"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %rd = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %ins, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="rd"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %rt_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %ins, i32 16, i32 20)

]]></Node>
<StgValue><ssdm name="rt_1"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %rs_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %ins, i32 21, i32 25)

]]></Node>
<StgValue><ssdm name="rs_1"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0">
<![CDATA[
:5  switch i6 %funct, label %.._crit_edge_crit_edge [
    i6 -31, label %7
    i6 -29, label %8
    i6 24, label %9
    i6 25, label %10
    i6 16, label %11
    i6 18, label %12
    i6 -28, label %13
    i6 -27, label %14
    i6 -26, label %15
    i6 0, label %16
    i6 2, label %17
    i6 4, label %18
    i6 6, label %19
    i6 -22, label %20
    i6 -21, label %21
    i6 8, label %22
  ]

]]></Node>
<StgValue><ssdm name="switch_ln157"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln217 = zext i5 %rs_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln217"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_63 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln217

]]></Node>
<StgValue><ssdm name="reg_addr_63"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="5">
<![CDATA[
:2  %pc_8 = load i32* %reg_addr_63, align 4

]]></Node>
<StgValue><ssdm name="pc_8"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln213 = zext i5 %rs_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln213"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_60 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln213

]]></Node>
<StgValue><ssdm name="reg_addr_60"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_36 = load i32* %reg_addr_60, align 4

]]></Node>
<StgValue><ssdm name="reg_load_36"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="5">
<![CDATA[
:3  %zext_ln213_1 = zext i5 %rt_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln213_1"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %reg_addr_61 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln213_1

]]></Node>
<StgValue><ssdm name="reg_addr_61"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="5">
<![CDATA[
:5  %reg_load_37 = load i32* %reg_addr_61, align 4

]]></Node>
<StgValue><ssdm name="reg_load_37"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:11  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln210 = zext i5 %rs_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln210"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_57 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="reg_addr_57"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_34 = load i32* %reg_addr_57, align 4

]]></Node>
<StgValue><ssdm name="reg_load_34"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="5">
<![CDATA[
:3  %zext_ln210_1 = zext i5 %rt_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln210_1"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %reg_addr_58 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln210_1

]]></Node>
<StgValue><ssdm name="reg_addr_58"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="5">
<![CDATA[
:5  %reg_load_35 = load i32* %reg_addr_58, align 4

]]></Node>
<StgValue><ssdm name="reg_load_35"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:11  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln206 = zext i5 %rt_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln206"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_54 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="reg_addr_54"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_32 = load i32* %reg_addr_54, align 4

]]></Node>
<StgValue><ssdm name="reg_load_32"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="5">
<![CDATA[
:3  %zext_ln206_1 = zext i5 %rs_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln206_1"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %reg_addr_55 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln206_1

]]></Node>
<StgValue><ssdm name="reg_addr_55"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="5">
<![CDATA[
:5  %reg_load_33 = load i32* %reg_addr_55, align 4

]]></Node>
<StgValue><ssdm name="reg_load_33"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:10  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln203 = zext i5 %rt_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_51 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="reg_addr_51"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_30 = load i32* %reg_addr_51, align 4

]]></Node>
<StgValue><ssdm name="reg_load_30"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="5">
<![CDATA[
:3  %zext_ln203_1 = zext i5 %rs_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %reg_addr_52 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="reg_addr_52"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="5">
<![CDATA[
:5  %reg_load_31 = load i32* %reg_addr_52, align 4

]]></Node>
<StgValue><ssdm name="reg_load_31"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:10  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln200 = zext i5 %rt_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln200"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_49 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln200

]]></Node>
<StgValue><ssdm name="reg_addr_49"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_29 = load i32* %reg_addr_49, align 4

]]></Node>
<StgValue><ssdm name="reg_load_29"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:7  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln197 = zext i5 %rt_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_47 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="reg_addr_47"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_28 = load i32* %reg_addr_47, align 4

]]></Node>
<StgValue><ssdm name="reg_load_28"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:7  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln198"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln194 = zext i5 %rs_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln194"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_44 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln194

]]></Node>
<StgValue><ssdm name="reg_addr_44"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_26 = load i32* %reg_addr_44, align 4

]]></Node>
<StgValue><ssdm name="reg_load_26"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="5">
<![CDATA[
:3  %zext_ln194_1 = zext i5 %rt_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln194_1"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %reg_addr_45 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln194_1

]]></Node>
<StgValue><ssdm name="reg_addr_45"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="5">
<![CDATA[
:5  %reg_load_27 = load i32* %reg_addr_45, align 4

]]></Node>
<StgValue><ssdm name="reg_load_27"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:10  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln191 = zext i5 %rs_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln191"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_41 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="reg_addr_41"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_24 = load i32* %reg_addr_41, align 4

]]></Node>
<StgValue><ssdm name="reg_load_24"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="5">
<![CDATA[
:3  %zext_ln191_1 = zext i5 %rt_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln191_1"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %reg_addr_42 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln191_1

]]></Node>
<StgValue><ssdm name="reg_addr_42"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="5">
<![CDATA[
:5  %reg_load_25 = load i32* %reg_addr_42, align 4

]]></Node>
<StgValue><ssdm name="reg_load_25"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:10  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln188 = zext i5 %rs_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln188"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_38 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="reg_addr_38"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_22 = load i32* %reg_addr_38, align 4

]]></Node>
<StgValue><ssdm name="reg_load_22"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="5">
<![CDATA[
:3  %zext_ln188_1 = zext i5 %rt_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln188_1"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %reg_addr_39 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln188_1

]]></Node>
<StgValue><ssdm name="reg_addr_39"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="5">
<![CDATA[
:5  %reg_load_23 = load i32* %reg_addr_39, align 4

]]></Node>
<StgValue><ssdm name="reg_load_23"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:10  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %Lo_load = load i32* %Lo

]]></Node>
<StgValue><ssdm name="Lo_load"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="5">
<![CDATA[
:1  %zext_ln184 = zext i5 %rd to i64

]]></Node>
<StgValue><ssdm name="zext_ln184"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %reg_addr_37 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln184

]]></Node>
<StgValue><ssdm name="reg_addr_37"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:3  store i32 %Lo_load, i32* %reg_addr_37, align 4

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:4  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %Hi_2_load = load i32* %Hi_2

]]></Node>
<StgValue><ssdm name="Hi_2_load"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="5">
<![CDATA[
:1  %zext_ln181 = zext i5 %rd to i64

]]></Node>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %reg_addr_36 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="reg_addr_36"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:3  store i32 %Hi_2_load, i32* %reg_addr_36, align 4

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:4  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln173 = zext i5 %rs_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_34 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="reg_addr_34"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_20 = load i32* %reg_addr_34, align 4

]]></Node>
<StgValue><ssdm name="reg_load_20"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="5">
<![CDATA[
:4  %zext_ln173_2 = zext i5 %rt_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln173_2"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %reg_addr_35 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln173_2

]]></Node>
<StgValue><ssdm name="reg_addr_35"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="5">
<![CDATA[
:6  %reg_load_21 = load i32* %reg_addr_35, align 4

]]></Node>
<StgValue><ssdm name="reg_load_21"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:13  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln168 = zext i5 %rs_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln168"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_32 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="reg_addr_32"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_18 = load i32* %reg_addr_32, align 4

]]></Node>
<StgValue><ssdm name="reg_load_18"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="5">
<![CDATA[
:4  %zext_ln168_1 = zext i5 %rt_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln168_1"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %reg_addr_33 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln168_1

]]></Node>
<StgValue><ssdm name="reg_addr_33"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="5">
<![CDATA[
:6  %reg_load_19 = load i32* %reg_addr_33, align 4

]]></Node>
<StgValue><ssdm name="reg_load_19"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:13  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln164 = zext i5 %rs_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln164"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_29 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="reg_addr_29"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_16 = load i32* %reg_addr_29, align 4

]]></Node>
<StgValue><ssdm name="reg_load_16"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="5">
<![CDATA[
:3  %zext_ln164_1 = zext i5 %rt_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln164_1"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %reg_addr_30 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln164_1

]]></Node>
<StgValue><ssdm name="reg_addr_30"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="5">
<![CDATA[
:5  %reg_load_17 = load i32* %reg_addr_30, align 4

]]></Node>
<StgValue><ssdm name="reg_load_17"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:10  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln161 = zext i5 %rs_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_26 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="reg_addr_26"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_14 = load i32* %reg_addr_26, align 4

]]></Node>
<StgValue><ssdm name="reg_load_14"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="5">
<![CDATA[
:3  %zext_ln161_1 = zext i5 %rt_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln161_1"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %reg_addr_27 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="reg_addr_27"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="5">
<![CDATA[
:5  %reg_load_15 = load i32* %reg_addr_27, align 4

]]></Node>
<StgValue><ssdm name="reg_load_15"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:10  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="!33"/>
<literal name="funct" val="!35"/>
<literal name="funct" val="!24"/>
<literal name="funct" val="!25"/>
<literal name="funct" val="!16"/>
<literal name="funct" val="!18"/>
<literal name="funct" val="!36"/>
<literal name="funct" val="!37"/>
<literal name="funct" val="!38"/>
<literal name="funct" val="!0"/>
<literal name="funct" val="!2"/>
<literal name="funct" val="!4"/>
<literal name="funct" val="!6"/>
<literal name="funct" val="!42"/>
<literal name="funct" val="!43"/>
<literal name="funct" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge_crit_edge:0  store i32 0, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="!33"/>
<literal name="funct" val="!35"/>
<literal name="funct" val="!24"/>
<literal name="funct" val="!25"/>
<literal name="funct" val="!16"/>
<literal name="funct" val="!18"/>
<literal name="funct" val="!36"/>
<literal name="funct" val="!37"/>
<literal name="funct" val="!38"/>
<literal name="funct" val="!0"/>
<literal name="funct" val="!2"/>
<literal name="funct" val="!4"/>
<literal name="funct" val="!6"/>
<literal name="funct" val="!42"/>
<literal name="funct" val="!43"/>
<literal name="funct" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge_crit_edge:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="!0"/>
<literal name="tmp_1" val="!2"/>
<literal name="tmp_1" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %rt = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %ins, i32 16, i32 20)

]]></Node>
<StgValue><ssdm name="rt"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="!0"/>
<literal name="tmp_1" val="!2"/>
<literal name="tmp_1" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %rs = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %ins, i32 21, i32 25)

]]></Node>
<StgValue><ssdm name="rs"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="!0"/>
<literal name="tmp_1" val="!2"/>
<literal name="tmp_1" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0">
<![CDATA[
:2  switch i6 %tmp_1, label %.._crit_edge_crit_edge2 [
    i6 9, label %26
    i6 12, label %27
    i6 13, label %28
    i6 14, label %29
    i6 -29, label %30
    i6 -21, label %31
    i6 15, label %32
    i6 4, label %33
    i6 5, label %35
    i6 1, label %37
    i6 10, label %39
    i6 11, label %40
  ]

]]></Node>
<StgValue><ssdm name="switch_ln240"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln285 = zext i5 %rs to i64

]]></Node>
<StgValue><ssdm name="zext_ln285"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_24 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln285

]]></Node>
<StgValue><ssdm name="reg_addr_24"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_13 = load i32* %reg_addr_24, align 4

]]></Node>
<StgValue><ssdm name="reg_load_13"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:9  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln281 = zext i5 %rs to i64

]]></Node>
<StgValue><ssdm name="zext_ln281"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_22 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln281

]]></Node>
<StgValue><ssdm name="reg_addr_22"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_12 = load i32* %reg_addr_22, align 4

]]></Node>
<StgValue><ssdm name="reg_load_12"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:9  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln282"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln276 = zext i5 %rs to i64

]]></Node>
<StgValue><ssdm name="zext_ln276"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_21 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln276

]]></Node>
<StgValue><ssdm name="reg_addr_21"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_11 = load i32* %reg_addr_21, align 4

]]></Node>
<StgValue><ssdm name="reg_load_11"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln272 = zext i5 %rs to i64

]]></Node>
<StgValue><ssdm name="zext_ln272"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_19 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln272

]]></Node>
<StgValue><ssdm name="reg_addr_19"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_9 = load i32* %reg_addr_19, align 4

]]></Node>
<StgValue><ssdm name="reg_load_9"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="5">
<![CDATA[
:3  %zext_ln272_1 = zext i5 %rt to i64

]]></Node>
<StgValue><ssdm name="zext_ln272_1"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %reg_addr_20 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln272_1

]]></Node>
<StgValue><ssdm name="reg_addr_20"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="5">
<![CDATA[
:5  %reg_load_10 = load i32* %reg_addr_20, align 4

]]></Node>
<StgValue><ssdm name="reg_load_10"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln268 = zext i5 %rs to i64

]]></Node>
<StgValue><ssdm name="zext_ln268"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_17 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln268

]]></Node>
<StgValue><ssdm name="reg_addr_17"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_7 = load i32* %reg_addr_17, align 4

]]></Node>
<StgValue><ssdm name="reg_load_7"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="5">
<![CDATA[
:3  %zext_ln268_1 = zext i5 %rt to i64

]]></Node>
<StgValue><ssdm name="zext_ln268_1"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %reg_addr_18 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln268_1

]]></Node>
<StgValue><ssdm name="reg_addr_18"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="5">
<![CDATA[
:5  %reg_load_8 = load i32* %reg_addr_18, align 4

]]></Node>
<StgValue><ssdm name="reg_load_8"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %shl_ln264 = shl i32 %ins, 16

]]></Node>
<StgValue><ssdm name="shl_ln264"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="5">
<![CDATA[
:1  %zext_ln264 = zext i5 %rt to i64

]]></Node>
<StgValue><ssdm name="zext_ln264"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %reg_addr_16 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln264

]]></Node>
<StgValue><ssdm name="reg_addr_16"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:3  store i32 %shl_ln264, i32* %reg_addr_16, align 4

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:4  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln265"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln260 = zext i5 %rt to i64

]]></Node>
<StgValue><ssdm name="zext_ln260"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_14 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln260

]]></Node>
<StgValue><ssdm name="reg_addr_14"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_5 = load i32* %reg_addr_14, align 4

]]></Node>
<StgValue><ssdm name="reg_load_5"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="5">
<![CDATA[
:3  %zext_ln260_1 = zext i5 %rs to i64

]]></Node>
<StgValue><ssdm name="zext_ln260_1"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %reg_addr_15 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln260_1

]]></Node>
<StgValue><ssdm name="reg_addr_15"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="5">
<![CDATA[
:5  %reg_load_6 = load i32* %reg_addr_15, align 4

]]></Node>
<StgValue><ssdm name="reg_load_6"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="32">
<![CDATA[
:7  %trunc_ln260_1 = trunc i32 %ins to i8

]]></Node>
<StgValue><ssdm name="trunc_ln260_1"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:13  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln257 = zext i5 %rs to i64

]]></Node>
<StgValue><ssdm name="zext_ln257"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_12 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln257

]]></Node>
<StgValue><ssdm name="reg_addr_12"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_4 = load i32* %reg_addr_12, align 4

]]></Node>
<StgValue><ssdm name="reg_load_4"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="32">
<![CDATA[
:4  %trunc_ln257_1 = trunc i32 %ins to i8

]]></Node>
<StgValue><ssdm name="trunc_ln257_1"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:13  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln253 = zext i5 %rs to i64

]]></Node>
<StgValue><ssdm name="zext_ln253"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_10 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln253

]]></Node>
<StgValue><ssdm name="reg_addr_10"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_3 = load i32* %reg_addr_10, align 4

]]></Node>
<StgValue><ssdm name="reg_load_3"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:8  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln250 = zext i5 %rs to i64

]]></Node>
<StgValue><ssdm name="zext_ln250"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_8 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln250

]]></Node>
<StgValue><ssdm name="reg_addr_8"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_2 = load i32* %reg_addr_8, align 4

]]></Node>
<StgValue><ssdm name="reg_load_2"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:10  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln251"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln247 = zext i5 %rs to i64

]]></Node>
<StgValue><ssdm name="zext_ln247"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_6 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln247

]]></Node>
<StgValue><ssdm name="reg_addr_6"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_1 = load i32* %reg_addr_6, align 4

]]></Node>
<StgValue><ssdm name="reg_load_1"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:9  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln243 = zext i5 %rs to i64

]]></Node>
<StgValue><ssdm name="zext_ln243"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %reg_addr_4 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln243

]]></Node>
<StgValue><ssdm name="reg_addr_4"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load = load i32* %reg_addr_4, align 4

]]></Node>
<StgValue><ssdm name="reg_load"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:8  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="!0"/>
<literal name="tmp_1" val="!2"/>
<literal name="tmp_1" val="!3"/>
<literal name="tmp_1" val="!1"/>
<literal name="tmp_1" val="!4"/>
<literal name="tmp_1" val="!5"/>
<literal name="tmp_1" val="!9"/>
<literal name="tmp_1" val="!10"/>
<literal name="tmp_1" val="!11"/>
<literal name="tmp_1" val="!12"/>
<literal name="tmp_1" val="!13"/>
<literal name="tmp_1" val="!14"/>
<literal name="tmp_1" val="!15"/>
<literal name="tmp_1" val="!35"/>
<literal name="tmp_1" val="!43"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge_crit_edge2:0  store i32 0, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="!0"/>
<literal name="tmp_1" val="!2"/>
<literal name="tmp_1" val="!3"/>
<literal name="tmp_1" val="!1"/>
<literal name="tmp_1" val="!4"/>
<literal name="tmp_1" val="!5"/>
<literal name="tmp_1" val="!9"/>
<literal name="tmp_1" val="!10"/>
<literal name="tmp_1" val="!11"/>
<literal name="tmp_1" val="!12"/>
<literal name="tmp_1" val="!13"/>
<literal name="tmp_1" val="!14"/>
<literal name="tmp_1" val="!15"/>
<literal name="tmp_1" val="!35"/>
<literal name="tmp_1" val="!43"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge_crit_edge2:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="262" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="5">
<![CDATA[
:2  %pc_8 = load i32* %reg_addr_63, align 4

]]></Node>
<StgValue><ssdm name="pc_8"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:3  store i32 %pc_8, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="265" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_36 = load i32* %reg_addr_60, align 4

]]></Node>
<StgValue><ssdm name="reg_load_36"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="5">
<![CDATA[
:5  %reg_load_37 = load i32* %reg_addr_61, align 4

]]></Node>
<StgValue><ssdm name="reg_load_37"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln213 = icmp ult i32 %reg_load_36, %reg_load_37

]]></Node>
<StgValue><ssdm name="icmp_ln213"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_34 = load i32* %reg_addr_57, align 4

]]></Node>
<StgValue><ssdm name="reg_load_34"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="5">
<![CDATA[
:5  %reg_load_35 = load i32* %reg_addr_58, align 4

]]></Node>
<StgValue><ssdm name="reg_load_35"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln210 = icmp slt i32 %reg_load_34, %reg_load_35

]]></Node>
<StgValue><ssdm name="icmp_ln210"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_32 = load i32* %reg_addr_54, align 4

]]></Node>
<StgValue><ssdm name="reg_load_32"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="5">
<![CDATA[
:5  %reg_load_33 = load i32* %reg_addr_55, align 4

]]></Node>
<StgValue><ssdm name="reg_load_33"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %ashr_ln206 = ashr i32 %reg_load_32, %reg_load_33

]]></Node>
<StgValue><ssdm name="ashr_ln206"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_30 = load i32* %reg_addr_51, align 4

]]></Node>
<StgValue><ssdm name="reg_load_30"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="5">
<![CDATA[
:5  %reg_load_31 = load i32* %reg_addr_52, align 4

]]></Node>
<StgValue><ssdm name="reg_load_31"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %shl_ln203 = shl i32 %reg_load_30, %reg_load_31

]]></Node>
<StgValue><ssdm name="shl_ln203"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_29 = load i32* %reg_addr_49, align 4

]]></Node>
<StgValue><ssdm name="reg_load_29"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %ashr_ln200 = ashr i32 %reg_load_29, %zext_ln152

]]></Node>
<StgValue><ssdm name="ashr_ln200"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_28 = load i32* %reg_addr_47, align 4

]]></Node>
<StgValue><ssdm name="reg_load_28"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %shl_ln197 = shl i32 %reg_load_28, %zext_ln152

]]></Node>
<StgValue><ssdm name="shl_ln197"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="281" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="1">
<![CDATA[
:7  %zext_ln213_2 = zext i1 %icmp_ln213 to i32

]]></Node>
<StgValue><ssdm name="zext_ln213_2"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="5">
<![CDATA[
:8  %zext_ln213_3 = zext i5 %rd to i64

]]></Node>
<StgValue><ssdm name="zext_ln213_3"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %reg_addr_62 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln213_3

]]></Node>
<StgValue><ssdm name="reg_addr_62"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  store i32 %zext_ln213_2, i32* %reg_addr_62, align 4

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="1">
<![CDATA[
:7  %zext_ln210_2 = zext i1 %icmp_ln210 to i32

]]></Node>
<StgValue><ssdm name="zext_ln210_2"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="5">
<![CDATA[
:8  %zext_ln210_3 = zext i5 %rd to i64

]]></Node>
<StgValue><ssdm name="zext_ln210_3"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %reg_addr_59 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln210_3

]]></Node>
<StgValue><ssdm name="reg_addr_59"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  store i32 %zext_ln210_2, i32* %reg_addr_59, align 4

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="5">
<![CDATA[
:7  %zext_ln206_2 = zext i5 %rd to i64

]]></Node>
<StgValue><ssdm name="zext_ln206_2"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %reg_addr_56 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln206_2

]]></Node>
<StgValue><ssdm name="reg_addr_56"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  store i32 %ashr_ln206, i32* %reg_addr_56, align 4

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="5">
<![CDATA[
:7  %zext_ln203_2 = zext i5 %rd to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %reg_addr_53 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="reg_addr_53"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  store i32 %shl_ln203, i32* %reg_addr_53, align 4

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="5">
<![CDATA[
:4  %zext_ln200_1 = zext i5 %rd to i64

]]></Node>
<StgValue><ssdm name="zext_ln200_1"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %reg_addr_50 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln200_1

]]></Node>
<StgValue><ssdm name="reg_addr_50"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:6  store i32 %ashr_ln200, i32* %reg_addr_50, align 4

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="5">
<![CDATA[
:4  %zext_ln197_1 = zext i5 %rd to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_1"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %reg_addr_48 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln197_1

]]></Node>
<StgValue><ssdm name="reg_addr_48"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:6  store i32 %shl_ln197, i32* %reg_addr_48, align 4

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="307" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_26 = load i32* %reg_addr_44, align 4

]]></Node>
<StgValue><ssdm name="reg_load_26"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="5">
<![CDATA[
:5  %reg_load_27 = load i32* %reg_addr_45, align 4

]]></Node>
<StgValue><ssdm name="reg_load_27"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %xor_ln194 = xor i32 %reg_load_27, %reg_load_26

]]></Node>
<StgValue><ssdm name="xor_ln194"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="5">
<![CDATA[
:7  %zext_ln194_2 = zext i5 %rd to i64

]]></Node>
<StgValue><ssdm name="zext_ln194_2"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %reg_addr_46 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln194_2

]]></Node>
<StgValue><ssdm name="reg_addr_46"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  store i32 %xor_ln194, i32* %reg_addr_46, align 4

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_24 = load i32* %reg_addr_41, align 4

]]></Node>
<StgValue><ssdm name="reg_load_24"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="5">
<![CDATA[
:5  %reg_load_25 = load i32* %reg_addr_42, align 4

]]></Node>
<StgValue><ssdm name="reg_load_25"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %or_ln191 = or i32 %reg_load_25, %reg_load_24

]]></Node>
<StgValue><ssdm name="or_ln191"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="5">
<![CDATA[
:7  %zext_ln191_2 = zext i5 %rd to i64

]]></Node>
<StgValue><ssdm name="zext_ln191_2"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %reg_addr_43 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln191_2

]]></Node>
<StgValue><ssdm name="reg_addr_43"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  store i32 %or_ln191, i32* %reg_addr_43, align 4

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_22 = load i32* %reg_addr_38, align 4

]]></Node>
<StgValue><ssdm name="reg_load_22"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="5">
<![CDATA[
:5  %reg_load_23 = load i32* %reg_addr_39, align 4

]]></Node>
<StgValue><ssdm name="reg_load_23"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %and_ln188 = and i32 %reg_load_23, %reg_load_22

]]></Node>
<StgValue><ssdm name="and_ln188"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="5">
<![CDATA[
:7  %zext_ln188_2 = zext i5 %rd to i64

]]></Node>
<StgValue><ssdm name="zext_ln188_2"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %reg_addr_40 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln188_2

]]></Node>
<StgValue><ssdm name="reg_addr_40"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  store i32 %and_ln188, i32* %reg_addr_40, align 4

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="328" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_20 = load i32* %reg_addr_34, align 4

]]></Node>
<StgValue><ssdm name="reg_load_20"/></StgValue>
</operation>

<operation id="329" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="5">
<![CDATA[
:6  %reg_load_21 = load i32* %reg_addr_35, align 4

]]></Node>
<StgValue><ssdm name="reg_load_21"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_18 = load i32* %reg_addr_32, align 4

]]></Node>
<StgValue><ssdm name="reg_load_18"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="5">
<![CDATA[
:6  %reg_load_19 = load i32* %reg_addr_33, align 4

]]></Node>
<StgValue><ssdm name="reg_load_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="332" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln173_1 = zext i32 %reg_load_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln173_1"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="32">
<![CDATA[
:7  %zext_ln173_3 = zext i32 %reg_load_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln173_3"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %hilo_1 = mul i64 %zext_ln173_1, %zext_ln173_3

]]></Node>
<StgValue><ssdm name="hilo_1"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="64">
<![CDATA[
:9  %Lo_2 = trunc i64 %hilo_1 to i32

]]></Node>
<StgValue><ssdm name="Lo_2"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %Hi_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %hilo_1, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="Hi_1"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="32">
<![CDATA[
:3  %sext_ln168 = sext i32 %reg_load_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln168"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="32">
<![CDATA[
:7  %sext_ln168_1 = sext i32 %reg_load_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln168_1"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %hilo = mul nsw i64 %sext_ln168, %sext_ln168_1

]]></Node>
<StgValue><ssdm name="hilo"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="64">
<![CDATA[
:9  %Lo_1 = trunc i64 %hilo to i32

]]></Node>
<StgValue><ssdm name="Lo_1"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %Hi = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %hilo, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="Hi"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="342" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:11  store i32 %Lo_2, i32* %Lo

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:12  store i32 %Hi_1, i32* %Hi_2

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:11  store i32 %Lo_1, i32* %Lo

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:12  store i32 %Hi, i32* %Hi_2

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="funct" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="348" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_16 = load i32* %reg_addr_29, align 4

]]></Node>
<StgValue><ssdm name="reg_load_16"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="5">
<![CDATA[
:5  %reg_load_17 = load i32* %reg_addr_30, align 4

]]></Node>
<StgValue><ssdm name="reg_load_17"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sub_ln164 = sub nsw i32 %reg_load_16, %reg_load_17

]]></Node>
<StgValue><ssdm name="sub_ln164"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_14 = load i32* %reg_addr_26, align 4

]]></Node>
<StgValue><ssdm name="reg_load_14"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="5">
<![CDATA[
:5  %reg_load_15 = load i32* %reg_addr_27, align 4

]]></Node>
<StgValue><ssdm name="reg_load_15"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %add_ln161 = add nsw i32 %reg_load_15, %reg_load_14

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="354" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="5">
<![CDATA[
:7  %zext_ln164_2 = zext i5 %rd to i64

]]></Node>
<StgValue><ssdm name="zext_ln164_2"/></StgValue>
</operation>

<operation id="355" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %reg_addr_31 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln164_2

]]></Node>
<StgValue><ssdm name="reg_addr_31"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  store i32 %sub_ln164, i32* %reg_addr_31, align 4

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="5">
<![CDATA[
:7  %zext_ln161_2 = zext i5 %rd to i64

]]></Node>
<StgValue><ssdm name="zext_ln161_2"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %reg_addr_28 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln161_2

]]></Node>
<StgValue><ssdm name="reg_addr_28"/></StgValue>
</operation>

<operation id="360" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  store i32 %add_ln161, i32* %reg_addr_28, align 4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="funct" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="362" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_13 = load i32* %reg_addr_24, align 4

]]></Node>
<StgValue><ssdm name="reg_load_13"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="16">
<![CDATA[
:3  %zext_ln285_1 = zext i16 %address to i32

]]></Node>
<StgValue><ssdm name="zext_ln285_1"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln285 = icmp ult i32 %reg_load_13, %zext_ln285_1

]]></Node>
<StgValue><ssdm name="icmp_ln285"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_12 = load i32* %reg_addr_22, align 4

]]></Node>
<StgValue><ssdm name="reg_load_12"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="16">
<![CDATA[
:3  %sext_ln281 = sext i16 %address to i32

]]></Node>
<StgValue><ssdm name="sext_ln281"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln281 = icmp slt i32 %reg_load_12, %sext_ln281

]]></Node>
<StgValue><ssdm name="icmp_ln281"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="368" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="1">
<![CDATA[
:5  %zext_ln285_2 = zext i1 %icmp_ln285 to i32

]]></Node>
<StgValue><ssdm name="zext_ln285_2"/></StgValue>
</operation>

<operation id="369" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="5">
<![CDATA[
:6  %zext_ln285_3 = zext i5 %rt to i64

]]></Node>
<StgValue><ssdm name="zext_ln285_3"/></StgValue>
</operation>

<operation id="370" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %reg_addr_25 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln285_3

]]></Node>
<StgValue><ssdm name="reg_addr_25"/></StgValue>
</operation>

<operation id="371" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:8  store i32 %zext_ln285_2, i32* %reg_addr_25, align 4

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="1">
<![CDATA[
:5  %zext_ln281_1 = zext i1 %icmp_ln281 to i32

]]></Node>
<StgValue><ssdm name="zext_ln281_1"/></StgValue>
</operation>

<operation id="374" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="5">
<![CDATA[
:6  %zext_ln281_2 = zext i5 %rt to i64

]]></Node>
<StgValue><ssdm name="zext_ln281_2"/></StgValue>
</operation>

<operation id="375" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %reg_addr_23 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln281_2

]]></Node>
<StgValue><ssdm name="reg_addr_23"/></StgValue>
</operation>

<operation id="376" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:8  store i32 %zext_ln281_1, i32* %reg_addr_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="377" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="378" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_11 = load i32* %reg_addr_21, align 4

]]></Node>
<StgValue><ssdm name="reg_load_11"/></StgValue>
</operation>

<operation id="379" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_load_11, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="380" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_2, label %.._crit_edge_crit_edge5, label %38

]]></Node>
<StgValue><ssdm name="br_ln276"/></StgValue>
</operation>

<operation id="381" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
:0  %shl_ln3 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %address, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="382" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="18">
<![CDATA[
:1  %sext_ln277 = sext i18 %shl_ln3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln277"/></StgValue>
</operation>

<operation id="383" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %pc_11 = add nsw i32 %pc_6_load, %sext_ln277

]]></Node>
<StgValue><ssdm name="pc_11"/></StgValue>
</operation>

<operation id="384" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:3  store i32 %pc_11, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="385" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>

<operation id="386" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge_crit_edge5:0  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="387" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge_crit_edge5:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln276"/></StgValue>
</operation>

<operation id="388" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_9 = load i32* %reg_addr_19, align 4

]]></Node>
<StgValue><ssdm name="reg_load_9"/></StgValue>
</operation>

<operation id="389" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="5">
<![CDATA[
:5  %reg_load_10 = load i32* %reg_addr_20, align 4

]]></Node>
<StgValue><ssdm name="reg_load_10"/></StgValue>
</operation>

<operation id="390" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln272 = icmp eq i32 %reg_load_9, %reg_load_10

]]></Node>
<StgValue><ssdm name="icmp_ln272"/></StgValue>
</operation>

<operation id="391" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln272, label %.._crit_edge_crit_edge4, label %36

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>

<operation id="392" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
<literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
:0  %shl_ln2 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %address, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="393" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
<literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="18">
<![CDATA[
:1  %sext_ln273 = sext i18 %shl_ln2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln273"/></StgValue>
</operation>

<operation id="394" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
<literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %pc_10 = add nsw i32 %pc_6_load, %sext_ln273

]]></Node>
<StgValue><ssdm name="pc_10"/></StgValue>
</operation>

<operation id="395" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
<literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:3  store i32 %pc_10, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="396" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
<literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="397" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
<literal name="icmp_ln272" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge_crit_edge4:0  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="398" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="5"/>
<literal name="icmp_ln272" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge_crit_edge4:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>

<operation id="399" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_7 = load i32* %reg_addr_17, align 4

]]></Node>
<StgValue><ssdm name="reg_load_7"/></StgValue>
</operation>

<operation id="400" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="5">
<![CDATA[
:5  %reg_load_8 = load i32* %reg_addr_18, align 4

]]></Node>
<StgValue><ssdm name="reg_load_8"/></StgValue>
</operation>

<operation id="401" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln268 = icmp eq i32 %reg_load_7, %reg_load_8

]]></Node>
<StgValue><ssdm name="icmp_ln268"/></StgValue>
</operation>

<operation id="402" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln268, label %34, label %.._crit_edge_crit_edge3

]]></Node>
<StgValue><ssdm name="br_ln268"/></StgValue>
</operation>

<operation id="403" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
<literal name="icmp_ln268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge_crit_edge3:0  store i32 %pc, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="404" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
<literal name="icmp_ln268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge_crit_edge3:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln268"/></StgValue>
</operation>

<operation id="405" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
<literal name="icmp_ln268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
:0  %shl_ln1 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %address, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="406" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
<literal name="icmp_ln268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="18">
<![CDATA[
:1  %sext_ln269 = sext i18 %shl_ln1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln269"/></StgValue>
</operation>

<operation id="407" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
<literal name="icmp_ln268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %pc_9 = add nsw i32 %pc_6_load, %sext_ln269

]]></Node>
<StgValue><ssdm name="pc_9"/></StgValue>
</operation>

<operation id="408" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
<literal name="icmp_ln268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:3  store i32 %pc_9, i32* %pc_6

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="409" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="4"/>
<literal name="icmp_ln268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="410" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_5 = load i32* %reg_addr_14, align 4

]]></Node>
<StgValue><ssdm name="reg_load_5"/></StgValue>
</operation>

<operation id="411" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="5">
<![CDATA[
:5  %reg_load_6 = load i32* %reg_addr_15, align 4

]]></Node>
<StgValue><ssdm name="reg_load_6"/></StgValue>
</operation>

<operation id="412" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="32">
<![CDATA[
:6  %trunc_ln260 = trunc i32 %reg_load_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln260"/></StgValue>
</operation>

<operation id="413" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %add_ln260 = add i8 %trunc_ln260_1, %trunc_ln260

]]></Node>
<StgValue><ssdm name="add_ln260"/></StgValue>
</operation>

<operation id="414" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %trunc_ln260_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln260, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln260_2"/></StgValue>
</operation>

<operation id="415" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="6">
<![CDATA[
:10  %zext_ln260_2 = zext i6 %trunc_ln260_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln260_2"/></StgValue>
</operation>

<operation id="416" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %dmem_addr_2 = getelementptr inbounds [64 x i32]* %dmem, i64 0, i64 %zext_ln260_2

]]></Node>
<StgValue><ssdm name="dmem_addr_2"/></StgValue>
</operation>

<operation id="417" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:12  store i32 %reg_load_5, i32* %dmem_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="418" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="419" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_4 = load i32* %reg_addr_12, align 4

]]></Node>
<StgValue><ssdm name="reg_load_4"/></StgValue>
</operation>

<operation id="420" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="32">
<![CDATA[
:3  %trunc_ln257 = trunc i32 %reg_load_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln257"/></StgValue>
</operation>

<operation id="421" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %add_ln257 = add i8 %trunc_ln257_1, %trunc_ln257

]]></Node>
<StgValue><ssdm name="add_ln257"/></StgValue>
</operation>

<operation id="422" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %trunc_ln257_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln257, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln257_2"/></StgValue>
</operation>

<operation id="423" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="6">
<![CDATA[
:7  %zext_ln257_1 = zext i6 %trunc_ln257_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln257_1"/></StgValue>
</operation>

<operation id="424" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %dmem_addr_1 = getelementptr inbounds [64 x i32]* %dmem, i64 0, i64 %zext_ln257_1

]]></Node>
<StgValue><ssdm name="dmem_addr_1"/></StgValue>
</operation>

<operation id="425" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="6">
<![CDATA[
:9  %dmem_load = load i32* %dmem_addr_1, align 4

]]></Node>
<StgValue><ssdm name="dmem_load"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="426" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="6">
<![CDATA[
:9  %dmem_load = load i32* %dmem_addr_1, align 4

]]></Node>
<StgValue><ssdm name="dmem_load"/></StgValue>
</operation>

<operation id="427" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="5">
<![CDATA[
:10  %zext_ln257_2 = zext i5 %rt to i64

]]></Node>
<StgValue><ssdm name="zext_ln257_2"/></StgValue>
</operation>

<operation id="428" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %reg_addr_13 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln257_2

]]></Node>
<StgValue><ssdm name="reg_addr_13"/></StgValue>
</operation>

<operation id="429" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:12  store i32 %dmem_load, i32* %reg_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="430" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="431" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_3 = load i32* %reg_addr_10, align 4

]]></Node>
<StgValue><ssdm name="reg_load_3"/></StgValue>
</operation>

<operation id="432" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="16">
<![CDATA[
:3  %zext_ln253_1 = zext i16 %address to i32

]]></Node>
<StgValue><ssdm name="zext_ln253_1"/></StgValue>
</operation>

<operation id="433" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %xor_ln253 = xor i32 %reg_load_3, %zext_ln253_1

]]></Node>
<StgValue><ssdm name="xor_ln253"/></StgValue>
</operation>

<operation id="434" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="5">
<![CDATA[
:5  %zext_ln253_2 = zext i5 %rt to i64

]]></Node>
<StgValue><ssdm name="zext_ln253_2"/></StgValue>
</operation>

<operation id="435" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %reg_addr_11 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln253_2

]]></Node>
<StgValue><ssdm name="reg_addr_11"/></StgValue>
</operation>

<operation id="436" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:7  store i32 %xor_ln253, i32* %reg_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln253"/></StgValue>
</operation>

<operation id="437" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="438" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_2 = load i32* %reg_addr_8, align 4

]]></Node>
<StgValue><ssdm name="reg_load_2"/></StgValue>
</operation>

<operation id="439" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="32">
<![CDATA[
:3  %trunc_ln250 = trunc i32 %reg_load_2 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln250"/></StgValue>
</operation>

<operation id="440" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %or_ln250 = or i16 %trunc_ln250, %address

]]></Node>
<StgValue><ssdm name="or_ln250"/></StgValue>
</operation>

<operation id="441" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %reg_load_2, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="442" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
:6  %or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp, i16 %or_ln250)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="443" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="5">
<![CDATA[
:7  %zext_ln250_1 = zext i5 %rt to i64

]]></Node>
<StgValue><ssdm name="zext_ln250_1"/></StgValue>
</operation>

<operation id="444" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %reg_addr_9 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln250_1

]]></Node>
<StgValue><ssdm name="reg_addr_9"/></StgValue>
</operation>

<operation id="445" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:9  store i32 %or_ln, i32* %reg_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="446" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>

<operation id="447" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load_1 = load i32* %reg_addr_6, align 4

]]></Node>
<StgValue><ssdm name="reg_load_1"/></StgValue>
</operation>

<operation id="448" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="32">
<![CDATA[
:3  %trunc_ln247 = trunc i32 %reg_load_1 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln247"/></StgValue>
</operation>

<operation id="449" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %and_ln247 = and i16 %trunc_ln247, %address

]]></Node>
<StgValue><ssdm name="and_ln247"/></StgValue>
</operation>

<operation id="450" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="16">
<![CDATA[
:5  %zext_ln247_1 = zext i16 %and_ln247 to i32

]]></Node>
<StgValue><ssdm name="zext_ln247_1"/></StgValue>
</operation>

<operation id="451" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="5">
<![CDATA[
:6  %zext_ln247_2 = zext i5 %rt to i64

]]></Node>
<StgValue><ssdm name="zext_ln247_2"/></StgValue>
</operation>

<operation id="452" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %reg_addr_7 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln247_2

]]></Node>
<StgValue><ssdm name="reg_addr_7"/></StgValue>
</operation>

<operation id="453" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:8  store i32 %zext_ln247_1, i32* %reg_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="454" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="455" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="5">
<![CDATA[
:2  %reg_load = load i32* %reg_addr_4, align 4

]]></Node>
<StgValue><ssdm name="reg_load"/></StgValue>
</operation>

<operation id="456" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="16">
<![CDATA[
:3  %sext_ln243 = sext i16 %address to i32

]]></Node>
<StgValue><ssdm name="sext_ln243"/></StgValue>
</operation>

<operation id="457" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln243 = add nsw i32 %reg_load, %sext_ln243

]]></Node>
<StgValue><ssdm name="add_ln243"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="458" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="5">
<![CDATA[
:5  %zext_ln243_1 = zext i5 %rt to i64

]]></Node>
<StgValue><ssdm name="zext_ln243_1"/></StgValue>
</operation>

<operation id="459" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %reg_addr_5 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln243_1

]]></Node>
<StgValue><ssdm name="reg_addr_5"/></StgValue>
</operation>

<operation id="460" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:7  store i32 %add_ln243, i32* %reg_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="461" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="462" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0">
<![CDATA[
._crit_edge:0  %pc_6_load_1 = load i32* %pc_6

]]></Node>
<StgValue><ssdm name="pc_6_load_1"/></StgValue>
</operation>

<operation id="463" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="32" op_16_bw="0" op_17_bw="32" op_18_bw="0" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="32" op_24_bw="0" op_25_bw="32" op_26_bw="32" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="0" op_37_bw="32" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0">
<![CDATA[
._crit_edge:1  store i32 0, i32* %reg_addr_2, align 16

]]></Node>
<StgValue><ssdm name="store_ln294"/></StgValue>
</operation>

<operation id="464" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %icmp_ln296 = icmp eq i32 %pc_6_load_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln296"/></StgValue>
</operation>

<operation id="465" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:3  br i1 %icmp_ln296, label %41, label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="466" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln299 = icmp ne i32 %n_inst, 611

]]></Node>
<StgValue><ssdm name="icmp_ln299"/></StgValue>
</operation>

<operation id="467" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="4" op_0_bw="1">
<![CDATA[
:1  %zext_ln299 = zext i1 %icmp_ln299 to i4

]]></Node>
<StgValue><ssdm name="zext_ln299"/></StgValue>
</operation>

<operation id="468" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %42

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="469" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %main_result_0 = phi i4 [ %zext_ln299, %41 ], [ %main_result, %43 ]

]]></Node>
<StgValue><ssdm name="main_result_0"/></StgValue>
</operation>

<operation id="470" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1  %j_0 = phi i4 [ 0, %41 ], [ %j, %43 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="471" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln300 = icmp eq i4 %j_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln300"/></StgValue>
</operation>

<operation id="472" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="473" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %j = add i4 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="474" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln300, label %44, label %43

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="475" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln302 = zext i4 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln302"/></StgValue>
</operation>

<operation id="476" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %dmem_addr_3 = getelementptr inbounds [64 x i32]* %dmem, i64 0, i64 %zext_ln302

]]></Node>
<StgValue><ssdm name="dmem_addr_3"/></StgValue>
</operation>

<operation id="477" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="6">
<![CDATA[
:2  %dmem_load_1 = load i32* %dmem_addr_3, align 4

]]></Node>
<StgValue><ssdm name="dmem_load_1"/></StgValue>
</operation>

<operation id="478" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="3" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %outData_addr = getelementptr [8 x i7]* @outData, i64 0, i64 %zext_ln302

]]></Node>
<StgValue><ssdm name="outData_addr"/></StgValue>
</operation>

<operation id="479" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="7" op_0_bw="3">
<![CDATA[
:4  %outData_load = load i7* %outData_addr, align 1

]]></Node>
<StgValue><ssdm name="outData_load"/></StgValue>
</operation>

<operation id="480" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="4">
<![CDATA[
:0  %zext_ln300 = zext i4 %main_result_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln300"/></StgValue>
</operation>

<operation id="481" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 %zext_ln300

]]></Node>
<StgValue><ssdm name="ret_ln307"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="482" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="6">
<![CDATA[
:2  %dmem_load_1 = load i32* %dmem_addr_3, align 4

]]></Node>
<StgValue><ssdm name="dmem_load_1"/></StgValue>
</operation>

<operation id="483" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="7" op_0_bw="3">
<![CDATA[
:4  %outData_load = load i7* %outData_addr, align 1

]]></Node>
<StgValue><ssdm name="outData_load"/></StgValue>
</operation>

<operation id="484" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="7">
<![CDATA[
:5  %sext_ln302 = sext i7 %outData_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln302"/></StgValue>
</operation>

<operation id="485" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln304 = icmp ne i32 %dmem_load_1, %sext_ln302

]]></Node>
<StgValue><ssdm name="icmp_ln304"/></StgValue>
</operation>

<operation id="486" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="4" op_0_bw="1">
<![CDATA[
:7  %zext_ln304 = zext i1 %icmp_ln304 to i4

]]></Node>
<StgValue><ssdm name="zext_ln304"/></StgValue>
</operation>

<operation id="487" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8  %main_result = add i4 %zext_ln304, %main_result_0

]]></Node>
<StgValue><ssdm name="main_result"/></StgValue>
</operation>

<operation id="488" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %42

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
