/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire [5:0] celloutsig_0_0z;
  wire [22:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [19:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [9:0] celloutsig_0_25z;
  wire [22:0] celloutsig_0_26z;
  reg [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [21:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [17:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [19:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = celloutsig_1_0z ? in_data[144] : celloutsig_1_3z;
  assign celloutsig_0_3z = !(celloutsig_0_2z[12] ? celloutsig_0_0z[4] : celloutsig_0_2z[1]);
  assign celloutsig_0_41z = ~celloutsig_0_38z;
  assign celloutsig_1_6z = ~celloutsig_1_0z;
  assign celloutsig_0_5z = ~celloutsig_0_1z[0];
  assign celloutsig_0_14z = ~celloutsig_0_8z;
  assign celloutsig_0_20z = ~celloutsig_0_18z;
  assign celloutsig_1_5z = ~((celloutsig_1_1z[0] | celloutsig_1_1z[4]) & (celloutsig_1_0z | in_data[152]));
  assign celloutsig_0_7z = ~((celloutsig_0_0z[1] | celloutsig_0_3z) & (celloutsig_0_1z[2] | celloutsig_0_6z[1]));
  assign celloutsig_1_7z = celloutsig_1_1z[1] | ~(celloutsig_1_4z[3]);
  assign celloutsig_0_17z = celloutsig_0_9z[3] | ~(celloutsig_0_8z);
  assign celloutsig_0_24z = celloutsig_0_6z[5] | ~(celloutsig_0_19z);
  assign celloutsig_0_8z = ~(celloutsig_0_1z[6] ^ celloutsig_0_1z[5]);
  assign celloutsig_1_10z = { celloutsig_1_9z[8:6], celloutsig_1_5z } + { celloutsig_1_1z[1], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_9z = { celloutsig_0_6z[4:2], celloutsig_0_0z } + { celloutsig_0_2z[8:1], celloutsig_0_5z };
  assign celloutsig_0_15z = celloutsig_0_2z[10:6] + celloutsig_0_1z[6:2];
  assign celloutsig_0_21z = { celloutsig_0_2z[21:14], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_19z } + { celloutsig_0_0z[4], celloutsig_0_4z, celloutsig_0_19z };
  assign celloutsig_0_26z = { in_data[47:27], celloutsig_0_12z, celloutsig_0_5z } + { celloutsig_0_4z[1], celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_0z };
  always_ff @(negedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 5'h00;
    else _00_ <= { celloutsig_0_16z[4:3], celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_20z };
  reg [10:0] _20_;
  always_ff @(posedge clkin_data[64], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _20_ <= 11'h000;
    else _20_ <= { celloutsig_0_42z, celloutsig_0_20z, celloutsig_0_41z, celloutsig_0_15z, celloutsig_0_1z[0], celloutsig_0_39z, celloutsig_0_17z };
  assign out_data[42:32] = _20_;
  assign celloutsig_0_0z = in_data[78:73] / { 1'h1, in_data[34:30] };
  assign celloutsig_0_4z = { celloutsig_0_1z[4:1], celloutsig_0_1z, celloutsig_0_0z } / { 1'h1, in_data[21:5] };
  assign celloutsig_0_10z = { in_data[75:70], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z } / { 1'h1, celloutsig_0_0z[4:0], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_32z = { celloutsig_0_27z[2:1], celloutsig_0_20z } / { 1'h1, in_data[74], celloutsig_0_28z };
  assign celloutsig_0_19z = { celloutsig_0_2z[11:9], celloutsig_0_5z } == { celloutsig_0_1z[4:2], celloutsig_0_8z };
  assign celloutsig_0_42z = { celloutsig_0_0z[5:2], celloutsig_0_35z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_32z } === { celloutsig_0_26z[22:11], celloutsig_0_27z, celloutsig_0_25z };
  assign celloutsig_0_28z = celloutsig_0_9z[6:2] === celloutsig_0_10z[22:18];
  assign celloutsig_1_0z = in_data[126:123] >= in_data[143:140];
  assign celloutsig_1_3z = { celloutsig_1_1z[3:0], celloutsig_1_1z } >= { celloutsig_1_1z[4], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_12z = celloutsig_0_9z[8:3] >= celloutsig_0_4z[11:6];
  assign celloutsig_0_35z = in_data[83:63] > { celloutsig_0_2z[19:0], celloutsig_0_14z };
  assign celloutsig_0_44z = { celloutsig_0_1z[6:0], celloutsig_0_18z } > { celloutsig_0_6z[3:2], celloutsig_0_16z };
  assign celloutsig_0_18z = { celloutsig_0_1z[3:0], celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_3z } || { celloutsig_0_9z[7:4], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_14z };
  assign celloutsig_0_16z = celloutsig_0_2z[10:5] % { 1'h1, celloutsig_0_15z };
  assign celloutsig_0_39z = in_data[75:56] !== { celloutsig_0_1z[5:0], celloutsig_0_16z, celloutsig_0_31z, celloutsig_0_12z, celloutsig_0_20z, _00_ };
  assign celloutsig_0_31z = { celloutsig_0_9z[7:1], celloutsig_0_3z, celloutsig_0_18z } !== { celloutsig_0_15z[4:1], celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_30z };
  assign celloutsig_1_1z = in_data[184:180] | { in_data[137:135], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z } | { in_data[110:107], celloutsig_1_1z };
  assign celloutsig_1_9z = { in_data[162], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z } | { celloutsig_1_1z[2], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_22z = | { celloutsig_0_4z[5:0], celloutsig_0_18z, celloutsig_0_12z };
  assign celloutsig_0_38z = celloutsig_0_26z[4] & celloutsig_0_24z;
  assign celloutsig_0_11z = celloutsig_0_7z & celloutsig_0_6z[6];
  assign celloutsig_0_25z = celloutsig_0_10z[10:1] <<< { celloutsig_0_16z[5], celloutsig_0_9z };
  assign celloutsig_0_2z = in_data[47:26] >>> { in_data[73:58], celloutsig_0_0z };
  assign celloutsig_0_6z = celloutsig_0_4z[9:2] ~^ in_data[34:27];
  assign celloutsig_1_19z = { celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_5z } ~^ { celloutsig_1_9z[14:10], celloutsig_1_18z };
  assign celloutsig_0_1z = in_data[23:16] ~^ in_data[63:56];
  assign celloutsig_0_30z = { celloutsig_0_21z[3:2], celloutsig_0_20z } ^ celloutsig_0_2z[7:5];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_27z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_27z = celloutsig_0_16z[2:0];
  assign celloutsig_1_2z = ~((in_data[171] & in_data[148]) | (celloutsig_1_0z & celloutsig_1_1z[1]));
  assign celloutsig_1_18z = ~((celloutsig_1_3z & celloutsig_1_9z[13]) | (celloutsig_1_10z[2] & celloutsig_1_7z));
  assign { out_data[128], out_data[101:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z };
endmodule
