**# comparator in verilog**

Inputs:

A: 4-bit input.

B: 4-bit input.


Outputs:

A_gt_B: High when A is greater than B.

A_lt_B: High when A is less than B.

A_eq_B: High when A is equal to B.


Logic:

It uses the comparison operators (>, <, ==) to set the output signals based on comparing A and B.


**The Output:**



![Screenshot 2024-07-09 185004](https://github.com/panda12384/comparator/assets/160568759/4e038c45-cf89-42d9-a0b4-992b05973043)
