Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 09:51:18 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_50_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 SharedReg140_instance/s3_reg_c_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SharedReg177_instance/Y_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.169ns (4.883%)  route 3.292ns (95.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.284ns = ( 7.284 - 4.000 ) 
    Source Clock Delay      (SCD):    3.931ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.150ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.284ns
    Common Clock Delay      (CCD):    2.281ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.890ns (routing 1.592ns, distribution 1.298ns)
  Clock Net Delay (Destination): 2.537ns (routing 1.446ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.665     0.665 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.665    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.665 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.013    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.041 r  clk_IBUF_BUFG_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=16231, routed)       2.890     3.931    SharedReg140_instance/clk_IBUF_BUFG
    SLICE_X163Y289       FDCE                                         r  SharedReg140_instance/s3_reg_c_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y289       FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.012 r  SharedReg140_instance/s3_reg_c_rep__1/Q
                         net (fo=120, routed)         3.226     7.238    SharedReg177_instance/s3_reg_c_rep__1
    SLR Crossing[1->0]   
    SLICE_X156Y217       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     7.326 r  SharedReg177_instance/s3_reg_gate__10/O
                         net (fo=1, routed)           0.066     7.392    SharedReg177_instance/s3_reg_gate__10_n_0
    SLICE_X156Y217       FDCE                                         r  SharedReg177_instance/Y_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.414     4.414 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.414    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.414 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.723    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.747 r  clk_IBUF_BUFG_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=16231, routed)       2.537     7.284    SharedReg177_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X156Y217       FDCE                                         r  SharedReg177_instance/Y_reg[22]/C
                         clock pessimism              0.448     7.732    
                         inter-SLR compensation      -0.150     7.582    
                         clock uncertainty           -0.035     7.547    
    SLICE_X156Y217       FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.572    SharedReg177_instance/Y_reg[22]
  -------------------------------------------------------------------
                         required time                          7.572    
                         arrival time                          -7.392    
  -------------------------------------------------------------------
                         slack                                  0.179    




