package cpu

import chisel3._
import chisel3.util._
import chisel3.Bool

import DecodeConsts._

class Bus [Conf <: RVConfig](conf: Conf) extends Bundle {
  val req  = Input(Bool())
  val addr = Input(UInt(conf.bus_width.W))
  val data = Input(SInt(32.W))
}


class InstBus [Conf <: RVConfig](conf: Conf) extends Bundle {
  override def cloneType: this.type =
    new InstBus(conf).asInstanceOf[this.type]

  val req    = Output(Bool())
  val addr   = Output(UInt(conf.xlen.W))

  val ack    = Input(Bool())
  val rddata = Input(SInt(32.W))
}


class DataBus [Conf <: RVConfig](conf: Conf) extends Bundle {
  override def cloneType: this.type =
    new DataBus(conf).asInstanceOf[this.type]

  val req    = Output(Bool())
  val cmd    = Output(UInt(2.W))
  val addr   = Output(UInt(conf.xlen.W))
  val size   = Output(UInt(3.W))
  val wrdata = Output(SInt(64.W))

  val ack    = Input(Bool())
  val rddata = Input(SInt(64.W))
}


class RegIo extends Bundle {
  val rden0   = Input  (Bool())
  val rdaddr0 = Input  (UInt(5.W))
  val rddata0 = Output (SInt(64.W))

  val rden1   = Input  (Bool())
  val rdaddr1 = Input  (UInt(5.W))
  val rddata1 = Output (SInt(64.W))

  val wren   = Input  (Bool())
  val wraddr = Input  (UInt(5.W))
  val wrdata = Input  (SInt(64.W))
}


class CpuDebugMonitor [Conf <: RVConfig](conf: Conf) extends Bundle {
  val inst_valid = if (conf.debug == true) Output(Bool())             else Output(UInt(0.W))
  val inst_addr  = if (conf.debug == true) Output(UInt(32.W))         else Output(UInt(0.W))
  val inst_hex   = if (conf.debug == true) Output(UInt(32.W))         else Output(UInt(0.W))

  val reg_wren   = if (conf.debug == true) Output(Bool())             else Output(UInt(0.W))
  val reg_wraddr = if (conf.debug == true) Output(UInt(5.W))          else Output(UInt(0.W))
  val reg_wrdata = if (conf.debug == true) Output(SInt(64.W))         else Output(SInt(0.W))

  // ALU
  val alu_rdata0 = if (conf.debug == true) Output(SInt(64.W))         else Output(SInt(0.W))
  val alu_rdata1 = if (conf.debug == true) Output(SInt(64.W))         else Output(SInt(0.W))
  val alu_func   = if (conf.debug == true) Output(UInt(ALU_OP_SIZE))  else Output(UInt(0.W))

  // DataBus
  val data_bus_req    = if (conf.debug == true) Output(Bool())        else Output(UInt(0.W))
  val data_bus_cmd    = if (conf.debug == true) Output(UInt(2.W))     else Output(UInt(0.W))
  val data_bus_addr   = if (conf.debug == true) Output(UInt(32.W))    else Output(UInt(0.W))
  val data_bus_wrdata = if (conf.debug == true) Output(SInt(64.W))    else Output(SInt(0.W))
  val data_bus_ack    = if (conf.debug == true) Output(Bool())        else Output(UInt(0.W))
  val data_bus_rddata = if (conf.debug == true) Output(SInt(64.W))    else Output(SInt(0.W))
}

class CpuTopIo [Conf <: RVConfig](conf: Conf) extends Bundle {
  val run         = Input(Bool())
  val ext_bus     = new Bus(conf)
  val dbg_monitor = new CpuDebugMonitor(conf)
}


class CpuIo [Conf <: RVConfig](conf: Conf) extends Bundle {
  val run      = Input(Bool())

  val inst_bus = new InstBus(conf)
  val data_bus = new DataBus(conf)

  val dbg_monitor = new CpuDebugMonitor(conf)
}


class CpuTop [Conf <: RVConfig](conf: Conf) extends Module {
  val io = IO (new CpuTopIo(conf))

  val memory = Module(new Memory(conf))
  val cpu    = Module(new Cpu(conf))

  cpu.io.run       := io.run

  // Connect CPU and Memory
  memory.io.inst_bus <> cpu.io.inst_bus
  memory.io.data_bus <> cpu.io.data_bus
  // Memory Load for External Debug
  memory.io.ext_bus  <> io.ext_bus

  io.dbg_monitor <> cpu.io.dbg_monitor
}


class Cpu [Conf <: RVConfig](conf: Conf) extends Module {
  val io = IO (new CpuIo(conf))

  val cycle = RegInit(0.U(32.W))
  cycle := cycle + 1.U

  val u_cpath    = Module (new CtlPath)
  val u_regs     = Module (new Regs(conf))
  val u_alu      = Module (new Alu(conf))
  val u_mem_sext = Module (new SExt(conf))
  val u_csrfile  = Module (new CsrFile)

  val if_inst_addr = RegInit(0.U(conf.bus_width.W))
  val if_inst_en   = RegInit(false.B)

  // Get Instruction
  val dec_inst_data  = Reg(UInt(32.W))
  val dec_inst_addr  = Reg(UInt(conf.bus_width.W))
  val dec_inst_valid = RegInit(false.B)

  val dec_imm_i      = dec_inst_data(31, 20).asSInt
  val dec_imm_b      = Cat(dec_inst_data(31), dec_inst_data(7), dec_inst_data(30,25), dec_inst_data(11,8))
  val dec_imm_b_sext = Cat(Fill(19,dec_imm_b(11)), dec_imm_b, 0.U)
  val dec_imm_s      = Cat(dec_inst_data(31, 25), dec_inst_data(11,7)).asSInt
  val dec_imm_j      = Cat(dec_inst_data(31), dec_inst_data(19,12), dec_inst_data(20), dec_inst_data(30,21), 0.U(1.W))
  val dec_imm_j_sext = Cat(Fill(64-21, dec_imm_j(20)), dec_imm_j, 0.U(1.W))

  val dec_reg_op0 = Wire(SInt(conf.xlen.W))
  val dec_reg_op1 = Wire(SInt(conf.xlen.W))

  val dec_jalr_en  = u_cpath.io.ctl.jalr
  val dec_jal_en   = u_cpath.io.ctl.jal
  val dec_br_en    = u_cpath.io.ctl.br & (u_alu.io.res === 1.S)
  val dec_mret_en  = (u_cpath.io.ctl.wbcsr === CSR.Mret)
  val dec_ecall_en = (u_cpath.io.ctl.wbcsr === CSR.Inst)
  val dec_jump_en  = dec_inst_valid & (dec_jalr_en | dec_jal_en | dec_br_en | dec_mret_en)

  val mem_rdval = Wire(SInt(conf.xlen.W))

  val rd_inst_valid = RegInit(false.B)
  val rd_inst_data  = RegInit(0.U(32.W))
  val rd_inst_addr  = RegInit(0.U(conf.bus_width.W))

  val rd_jalr_en   = RegInit(false.B)
  val rd_jal_en    = RegInit(false.B)
  val rd_br_en     = RegInit(false.B)
  val rd_mret_en   = RegInit(false.B)
  val rd_ecall_en  = RegInit(false.B)
  val rd_jump_en   = Wire(Bool())

  val rd_imm_b_sext = RegInit(0.U(conf.xlen.W))
  val rd_imm_j      = RegInit(0.U(conf.xlen.W))

  rd_inst_valid := dec_inst_valid
  rd_inst_data  := dec_inst_data
  rd_inst_addr  := dec_inst_addr

  rd_jalr_en  := dec_jalr_en
  rd_jal_en   := dec_jal_en
  rd_br_en    := dec_br_en
  rd_mret_en  := dec_mret_en
  rd_ecall_en := dec_ecall_en
  rd_jump_en  := rd_inst_valid & (rd_jalr_en | rd_jal_en | rd_br_en | rd_mret_en)

  rd_imm_b_sext := dec_imm_b_sext
  rd_imm_j      := dec_imm_j

  val rd_ctrl_mem_v    = RegInit(false.B)
  val rd_ctrl_mem_cmd  = RegInit(0.U(MCMD_SIZE))
  val rd_ctrl_mem_type = RegInit(0.U(MT_SIZE))
  val rd_rdata_op1     = RegInit(0.S(conf.xlen.W))

  if_inst_en := io.run

  if_inst_addr := MuxCase (0.U, Array (
    (rd_inst_valid & rd_jalr_en)      -> u_alu.io.res.asUInt,
    (rd_inst_valid & rd_jal_en)       -> (rd_inst_addr + rd_imm_j),
    (rd_inst_valid & rd_br_en)        -> (rd_inst_addr + rd_imm_b_sext),
    (rd_inst_valid & rd_mret_en)      -> u_csrfile.io.mepc,
    (rd_inst_valid & rd_ecall_en)     -> u_csrfile.io.mtvec,
    (if_inst_en    & io.inst_bus.ack) -> (if_inst_addr + 4.U)
  ))

  if (conf.debug == true) {
    when (if_inst_en & dec_jalr_en) {
      printf("%d : JALR is enable %x, %x\n", cycle, dec_reg_op0.asUInt, if_inst_addr)
    }
    when (if_inst_en & dec_jal_en) {
      printf("%d : JAL  is enable %x, %x\n", cycle, dec_reg_op0.asUInt, if_inst_addr)
    }
    when (if_inst_en & dec_br_en) {
      printf("%d : BR   is enable %x, %x\n", cycle, dec_reg_op0.asUInt, if_inst_addr)
    }
    when (if_inst_en & dec_mret_en) {
      printf("%d : MRET is enable %x, %x\n", cycle, dec_reg_op0.asUInt, if_inst_addr)
    }
    when (if_inst_en & dec_ecall_en) {
      printf("%d : ECAL is enable %x, %x\n", cycle, dec_reg_op0.asUInt, if_inst_addr)
    }
  }

  io.inst_bus.req  := if_inst_en & (~rd_jump_en)
  io.inst_bus.addr := if_inst_addr

  io.data_bus.req    := rd_ctrl_mem_v
  io.data_bus.cmd    := rd_ctrl_mem_cmd
  io.data_bus.size   := rd_ctrl_mem_type
  io.data_bus.addr   := u_alu.io.res.asUInt
  io.data_bus.wrdata := rd_rdata_op1

  when  (if_inst_en & io.inst_bus.ack) {
    dec_inst_data := io.inst_bus.rddata.asUInt
    dec_inst_addr := if_inst_addr
    dec_inst_valid := Mux(dec_jump_en, false.B, true.B)
  } .otherwise {
    dec_inst_valid := false.B
  }
  rd_inst_valid := dec_inst_valid

  // Opcode extraction and Register Read
  val dec_inst_rs2 = dec_inst_data(24,20)
  val dec_inst_rs1 = dec_inst_data(19,15)
  val dec_inst_rd  = dec_inst_data(11, 7)

  u_cpath.io.inst := dec_inst_data

  u_regs.io.rden0   := true.B
  u_regs.io.rdaddr0 := dec_inst_rs1
  dec_reg_op0       := u_regs.io.rddata0

  u_regs.io.rden1   := true.B
  u_regs.io.rdaddr1 := dec_inst_rs2
  when(u_cpath.io.ctl.wbcsr =/= CSR.X) {
    dec_reg_op1       := u_csrfile.io.rw.rdata.asSInt
  } .otherwise {
    dec_reg_op1       := u_regs.io.rddata1
  }

  val rd_alu_func = Reg (UInt(ALU_OP_SIZE))
  val rd_alu_op0  = Reg (SInt(conf.xlen.W))
  val rd_alu_op1  = Reg (SInt(conf.xlen.W))

  rd_alu_func := u_cpath.io.ctl.alu_fun
  switch(u_cpath.io.ctl.op0_sel) {
    is (OP0_RS1) { rd_alu_op0 := dec_reg_op0 }
    is (OP0_IMU) { rd_alu_op0 := Cat(dec_inst_data(31, 12), Fill(12,0.U)).asSInt }
    is (OP0_IMZ) { rd_alu_op0 := Cat(Fill(27,0.U), dec_inst_data(19,15)).asSInt }
  }

  switch(u_cpath.io.ctl.op1_sel) {
    is (OP1_PC ) { rd_alu_op1 := dec_inst_addr.asSInt }
    is (OP1_RS2) { rd_alu_op1 := dec_reg_op1 }
    is (OP1_IMI) { rd_alu_op1 := Cat(Fill(20,dec_imm_i(11)), dec_imm_i).asSInt }
    is (OP1_IMS) { rd_alu_op1 := Cat(Fill(20,dec_imm_s(11)), dec_imm_s).asSInt }
  }

  /*!
   * Register Read Pipeline
   */
  rd_ctrl_mem_v      := u_cpath.io.ctl.mem_v
  rd_ctrl_mem_cmd    := u_cpath.io.ctl.mem_cmd
  rd_ctrl_mem_type   := u_cpath.io.ctl.mem_type

  rd_rdata_op1 := dec_reg_op1

  /*!
   * ALU Input
   */
  u_alu.io.func := rd_alu_func
  u_alu.io.op0  := rd_alu_op0
  u_alu.io.op1  := rd_alu_op1

  u_regs.io.wren   := dec_inst_valid & u_cpath.io.ctl.wb_en
  u_regs.io.wraddr := dec_inst_rd
  when ((u_cpath.io.ctl.jal === Y) | (u_cpath.io.ctl.jalr === Y)) {
    u_regs.io.wrdata := dec_inst_addr.asSInt + 4.S
  } .elsewhen (u_cpath.io.ctl.mem_cmd =/= MCMD_X) {
    u_regs.io.wrdata := mem_rdval
  } .otherwise {
    u_regs.io.wrdata := u_alu.io.res
  }

  u_mem_sext.io.in_val   := io.data_bus.rddata
  u_mem_sext.io.ext_type := u_cpath.io.ctl.mem_type
  mem_rdval              := u_mem_sext.io.out_val

  /* CSR Port */
  u_csrfile.io.rw.cmd   := u_cpath.io.ctl.wbcsr
  u_csrfile.io.rw.addr  := dec_imm_i.asUInt
  u_csrfile.io.rw.wdata := u_regs.io.rddata0.asUInt
  u_csrfile.io.ecall_inst := dec_ecall_en

  if (conf.debug == true) {
    /* Debug-Port */
    io.dbg_monitor.inst_fetch_req    := io.inst_bus.req
    io.dbg_monitor.inst_fetch_addr   := io.inst_bus.addr
    io.dbg_monitor.inst_fetch_ack    := io.inst_bus.ack
    io.dbg_monitor.inst_fetch_rddata := io.inst_bus.rddata

    io.dbg_monitor.inst_valid := dec_inst_valid
    io.dbg_monitor.inst_addr  := dec_inst_addr
    io.dbg_monitor.inst_hex   := dec_inst_data

    io.dbg_monitor.reg_wren   := u_regs.io.wren
    io.dbg_monitor.reg_wraddr := u_regs.io.wraddr
    io.dbg_monitor.reg_wrdata := u_regs.io.wrdata

    io.dbg_monitor.alu_rdata0 := u_alu.io.op0
    io.dbg_monitor.alu_rdata1 := u_alu.io.op1
    io.dbg_monitor.alu_func   := u_alu.io.func

    io.dbg_monitor.data_bus_req    := io.data_bus.req
    io.dbg_monitor.data_bus_cmd    := io.data_bus.cmd
    io.dbg_monitor.data_bus_addr   := io.data_bus.addr
    io.dbg_monitor.data_bus_wrdata := io.data_bus.wrdata
    io.dbg_monitor.data_bus_ack    := io.data_bus.ack
    io.dbg_monitor.data_bus_rddata := io.data_bus.rddata
  }
}


class Regs [Conf <: RVConfig](conf: Conf) extends Module {
  val io = IO (new RegIo)

  // val r_regs = RegInit( Vec(32, SInt(conf.xlen.W)).asTypeOf(0.U) )
  val r_regs = Mem(32, SInt(conf.xlen.W))

  when (io.rden0 && (io.rdaddr0 =/= 0.U(64.W))) {
    io.rddata0 := r_regs(io.rdaddr0)
  } .otherwise {
    io.rddata0 := 0.S(64.W)
  }

  when (io.rden1 && (io.rdaddr1 =/= 0.U(64.W))) {
    io.rddata1 := r_regs(io.rdaddr1)
  } .otherwise {
    io.rddata1 := 0.S(64.W)
  }

  when (io.wren && (io.wraddr =/= 0.U(64.W))) {
    r_regs(io.wraddr) := io.wrdata
  }
}


class Alu [Conf <: RVConfig](conf: Conf) extends Module {
  val io = IO (new Bundle {
    val func = Input (UInt(ALU_OP_SIZE))
    val op0  = Input (SInt(conf.xlen.W))
    val op1  = Input (SInt(conf.xlen.W))

    val res  = Output (SInt(conf.xlen.W))
  })

  // when (io.func =/= ALU_X) {
  //   printf("ALU : OP1[0x")
  //   PrintHex(io.i_op0, 16, writer)
  //   printf("] OP2[0x")
  //   PrintHex(io.i_op1, 16, writer)
  //   printf("] %d\n", io.i_func)
  // }

  val w_mul_xlen2 = Wire(SInt((conf.xlen*2).W))
  w_mul_xlen2 := 0.S
  switch (io.func) {
    is (ALU_MUL   ) { w_mul_xlen2 := (io.op0.asSInt * io.op1.asSInt).asSInt }
    is (ALU_MULH  ) { w_mul_xlen2 := (io.op0.asSInt * io.op1.asSInt).asSInt }
    is (ALU_MULHSU) { w_mul_xlen2 := (io.op0.asSInt * io.op1.asUInt).asSInt }
    is (ALU_MULHU ) { w_mul_xlen2 := (io.op0.asUInt * io.op1.asUInt).asSInt }
  }

  val w_mul_xlen = Wire(SInt((conf.xlen).W))
  w_mul_xlen := io.op0(31, 0).asSInt * io.op1(31, 0).asSInt

  val w_res = Wire(SInt(conf.xlen.W))
  w_res := 0.S
  switch (io.func) {
    is (ALU_ADD   ) { w_res := io.op0 + io.op1                               }
    is (ALU_SUB   ) { w_res := io.op0 - io.op1                               }
    is (ALU_SLL   ) { w_res := (io.op0.asUInt << io.op1(5,0).asUInt).asSInt  }
    is (ALU_SRL   ) { w_res := (io.op0.asUInt >> io.op1(5,0).asUInt).asSInt  }
    is (ALU_SRA   ) { w_res := (io.op0 >> io.op1(5,0).asUInt).asSInt         }
    is (ALU_AND   ) { w_res := io.op0 & io.op1                               }
    is (ALU_OR    ) { w_res := io.op0 | io.op1                               }
    is (ALU_XOR   ) { w_res := io.op0 ^ io.op1                               }
    is (ALU_SLT   ) { w_res := Mux(io.op0        <  io.op1,        1.S, 0.S) }
    is (ALU_SLTU  ) { w_res := Mux(io.op0.asUInt <  io.op1.asUInt, 1.S, 0.S) }
    is (ALU_SNE   ) { w_res := Mux(io.op0 =/= io.op1, 1.S, 0.S)              }
    is (ALU_SEQ   ) { w_res := Mux(io.op0 === io.op1, 1.S, 0.S)              }
    is (ALU_SGE   ) { w_res := Mux(io.op0        >= io.op1,        1.S, 0.S) }
    is (ALU_SGEU  ) { w_res := Mux(io.op0.asUInt >= io.op1.asUInt, 1.S, 0.S) }
    is (ALU_COPY1 ) { w_res := io.op0                                        }
    is (ALU_COPY2 ) { w_res := io.op1                                        }
    is (ALU_ADDW  ) { w_res := (io.op0(31, 0) + io.op1(31, 0)).asSInt        }
    is (ALU_SUBW  ) { w_res := (io.op0(31, 0) - io.op1(31, 0)).asSInt               }
    is (ALU_SLLW  ) { w_res := ((io.op0(31, 0).asSInt << io.op1(4,0).asUInt)(31, 0)).asSInt  }
    is (ALU_SRLW  ) { w_res := ((io.op0(31, 0).asUInt >> io.op1(4,0).asUInt)(31, 0)).asSInt  }
    is (ALU_SRAW  ) { w_res := ((io.op0(31, 0).asSInt >> io.op1(4,0).asUInt)(31, 0)).asSInt  }
    is (ALU_MUL   ) { w_res := w_mul_xlen2((conf.xlen-1),   0).asSInt         }
    is (ALU_MULH  ) { w_res := w_mul_xlen2((conf.xlen*2-1), conf.xlen).asSInt }
    is (ALU_MULHSU) { w_res := w_mul_xlen2((conf.xlen*2-1), conf.xlen).asSInt }
    is (ALU_MULHU ) { w_res := w_mul_xlen2((conf.xlen*2-1), conf.xlen).asSInt }
    is (ALU_MULW  ) { w_res := w_mul_xlen(31, 0).asSInt                       }
  }

  val r_res = Reg(SInt(conf.xlen.W))
  r_res := w_res
  io.res := w_res
}


class SExt [Conf <: RVConfig](conf: Conf) extends Module {
  val io = IO (new Bundle {
    val in_val   = Input(SInt(conf.xlen.W))
    val ext_type = Input(UInt(MT_SIZE))

    val out_val = Output(SInt(conf.xlen.W))
  })

  io.out_val := io.in_val
  switch (io.ext_type) {
    is (MT_B ) { io.out_val := Cat(Fill(conf.xlen-8 , io.in_val( 7)), io.in_val( 7, 0)).asSInt }
    is (MT_BU) { io.out_val := Cat(Fill(conf.xlen-8 , 0.U          ), io.in_val( 7, 0)).asSInt }
    is (MT_H ) { io.out_val := Cat(Fill(conf.xlen-16, io.in_val(15)), io.in_val(15, 0)).asSInt }
    is (MT_HU) { io.out_val := Cat(Fill(conf.xlen-16, 0.U          ), io.in_val(15, 0)).asSInt }
    is (MT_W ) { io.out_val := Cat(Fill(conf.xlen-32, io.in_val(31)), io.in_val(31, 0)).asSInt }
    is (MT_WU) { io.out_val := Cat(Fill(conf.xlen-32, 0.U          ), io.in_val(31, 0)).asSInt }
    is (MT_D ) { io.out_val := io.in_val                                                       }
  }
}


object CpuTop extends App {
  chisel3.Driver.execute(args, () => new CpuTop(new RV64ISynth))
}
