{"Source Block": ["verilog-ethernet/rtl/ip_mux_4.v@337:378@HdlStmProcess", "reg [7:0] current_input_tdata;\nreg current_input_tvalid;\nreg current_input_tready;\nreg current_input_tlast;\nreg current_input_tuser;\nalways @* begin\n    case (select_reg)\n        2'd0: begin\n            current_input_tdata = input_0_ip_payload_tdata;\n            current_input_tvalid = input_0_ip_payload_tvalid;\n            current_input_tready = input_0_ip_payload_tready;\n            current_input_tlast = input_0_ip_payload_tlast;\n            current_input_tuser = input_0_ip_payload_tuser;\n        end\n        2'd1: begin\n            current_input_tdata = input_1_ip_payload_tdata;\n            current_input_tvalid = input_1_ip_payload_tvalid;\n            current_input_tready = input_1_ip_payload_tready;\n            current_input_tlast = input_1_ip_payload_tlast;\n            current_input_tuser = input_1_ip_payload_tuser;\n        end\n        2'd2: begin\n            current_input_tdata = input_2_ip_payload_tdata;\n            current_input_tvalid = input_2_ip_payload_tvalid;\n            current_input_tready = input_2_ip_payload_tready;\n            current_input_tlast = input_2_ip_payload_tlast;\n            current_input_tuser = input_2_ip_payload_tuser;\n        end\n        2'd3: begin\n            current_input_tdata = input_3_ip_payload_tdata;\n            current_input_tvalid = input_3_ip_payload_tvalid;\n            current_input_tready = input_3_ip_payload_tready;\n            current_input_tlast = input_3_ip_payload_tlast;\n            current_input_tuser = input_3_ip_payload_tuser;\n        end\n    endcase\nend\n\nalways @* begin\n    select_next = select_reg;\n    frame_next = frame_reg;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/udp_mux_64_4.v@392:437", "reg [7:0] current_input_tkeep;\nreg current_input_tvalid;\nreg current_input_tready;\nreg current_input_tlast;\nreg current_input_tuser;\nalways @* begin\n    case (select_reg)\n        2'd0: begin\n            current_input_tdata = input_0_udp_payload_tdata;\n            current_input_tkeep = input_0_udp_payload_tkeep;\n            current_input_tvalid = input_0_udp_payload_tvalid;\n            current_input_tready = input_0_udp_payload_tready;\n            current_input_tlast = input_0_udp_payload_tlast;\n            current_input_tuser = input_0_udp_payload_tuser;\n        end\n        2'd1: begin\n            current_input_tdata = input_1_udp_payload_tdata;\n            current_input_tkeep = input_1_udp_payload_tkeep;\n            current_input_tvalid = input_1_udp_payload_tvalid;\n            current_input_tready = input_1_udp_payload_tready;\n            current_input_tlast = input_1_udp_payload_tlast;\n            current_input_tuser = input_1_udp_payload_tuser;\n        end\n        2'd2: begin\n            current_input_tdata = input_2_udp_payload_tdata;\n            current_input_tkeep = input_2_udp_payload_tkeep;\n            current_input_tvalid = input_2_udp_payload_tvalid;\n            current_input_tready = input_2_udp_payload_tready;\n            current_input_tlast = input_2_udp_payload_tlast;\n            current_input_tuser = input_2_udp_payload_tuser;\n        end\n        2'd3: begin\n            current_input_tdata = input_3_udp_payload_tdata;\n            current_input_tkeep = input_3_udp_payload_tkeep;\n            current_input_tvalid = input_3_udp_payload_tvalid;\n            current_input_tready = input_3_udp_payload_tready;\n            current_input_tlast = input_3_udp_payload_tlast;\n            current_input_tuser = input_3_udp_payload_tuser;\n        end\n    endcase\nend\n\nalways @* begin\n    select_next = select_reg;\n    frame_next = frame_reg;\n\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@188:233", "reg [7:0]  current_input_tkeep;\nreg current_input_tvalid;\nreg current_input_tready;\nreg current_input_tlast;\nreg current_input_tuser;\nalways @* begin\n    case (select_reg)\n        2'd0: begin\n            current_input_tdata = input_0_eth_payload_tdata;\n            current_input_tkeep = input_0_eth_payload_tkeep;\n            current_input_tvalid = input_0_eth_payload_tvalid;\n            current_input_tready = input_0_eth_payload_tready;\n            current_input_tlast = input_0_eth_payload_tlast;\n            current_input_tuser = input_0_eth_payload_tuser;\n        end\n        2'd1: begin\n            current_input_tdata = input_1_eth_payload_tdata;\n            current_input_tkeep = input_1_eth_payload_tkeep;\n            current_input_tvalid = input_1_eth_payload_tvalid;\n            current_input_tready = input_1_eth_payload_tready;\n            current_input_tlast = input_1_eth_payload_tlast;\n            current_input_tuser = input_1_eth_payload_tuser;\n        end\n        2'd2: begin\n            current_input_tdata = input_2_eth_payload_tdata;\n            current_input_tkeep = input_2_eth_payload_tkeep;\n            current_input_tvalid = input_2_eth_payload_tvalid;\n            current_input_tready = input_2_eth_payload_tready;\n            current_input_tlast = input_2_eth_payload_tlast;\n            current_input_tuser = input_2_eth_payload_tuser;\n        end\n        2'd3: begin\n            current_input_tdata = input_3_eth_payload_tdata;\n            current_input_tkeep = input_3_eth_payload_tkeep;\n            current_input_tvalid = input_3_eth_payload_tvalid;\n            current_input_tready = input_3_eth_payload_tready;\n            current_input_tlast = input_3_eth_payload_tlast;\n            current_input_tuser = input_3_eth_payload_tuser;\n        end\n    endcase\nend\n\nalways @* begin\n    select_next = select_reg;\n    frame_next = frame_reg;\n\n"], ["verilog-ethernet/rtl/udp_mux_4.v@385:426", "reg [7:0] current_input_tdata;\nreg current_input_tvalid;\nreg current_input_tready;\nreg current_input_tlast;\nreg current_input_tuser;\nalways @* begin\n    case (select_reg)\n        2'd0: begin\n            current_input_tdata = input_0_udp_payload_tdata;\n            current_input_tvalid = input_0_udp_payload_tvalid;\n            current_input_tready = input_0_udp_payload_tready;\n            current_input_tlast = input_0_udp_payload_tlast;\n            current_input_tuser = input_0_udp_payload_tuser;\n        end\n        2'd1: begin\n            current_input_tdata = input_1_udp_payload_tdata;\n            current_input_tvalid = input_1_udp_payload_tvalid;\n            current_input_tready = input_1_udp_payload_tready;\n            current_input_tlast = input_1_udp_payload_tlast;\n            current_input_tuser = input_1_udp_payload_tuser;\n        end\n        2'd2: begin\n            current_input_tdata = input_2_udp_payload_tdata;\n            current_input_tvalid = input_2_udp_payload_tvalid;\n            current_input_tready = input_2_udp_payload_tready;\n            current_input_tlast = input_2_udp_payload_tlast;\n            current_input_tuser = input_2_udp_payload_tuser;\n        end\n        2'd3: begin\n            current_input_tdata = input_3_udp_payload_tdata;\n            current_input_tvalid = input_3_udp_payload_tvalid;\n            current_input_tready = input_3_udp_payload_tready;\n            current_input_tlast = input_3_udp_payload_tlast;\n            current_input_tuser = input_3_udp_payload_tuser;\n        end\n    endcase\nend\n\nalways @* begin\n    select_next = select_reg;\n    frame_next = frame_reg;\n\n"], ["verilog-ethernet/rtl/eth_mux_4.v@181:222", "reg [7:0] current_input_tdata;\nreg current_input_tvalid;\nreg current_input_tready;\nreg current_input_tlast;\nreg current_input_tuser;\nalways @* begin\n    case (select_reg)\n        2'd0: begin\n            current_input_tdata = input_0_eth_payload_tdata;\n            current_input_tvalid = input_0_eth_payload_tvalid;\n            current_input_tready = input_0_eth_payload_tready;\n            current_input_tlast = input_0_eth_payload_tlast;\n            current_input_tuser = input_0_eth_payload_tuser;\n        end\n        2'd1: begin\n            current_input_tdata = input_1_eth_payload_tdata;\n            current_input_tvalid = input_1_eth_payload_tvalid;\n            current_input_tready = input_1_eth_payload_tready;\n            current_input_tlast = input_1_eth_payload_tlast;\n            current_input_tuser = input_1_eth_payload_tuser;\n        end\n        2'd2: begin\n            current_input_tdata = input_2_eth_payload_tdata;\n            current_input_tvalid = input_2_eth_payload_tvalid;\n            current_input_tready = input_2_eth_payload_tready;\n            current_input_tlast = input_2_eth_payload_tlast;\n            current_input_tuser = input_2_eth_payload_tuser;\n        end\n        2'd3: begin\n            current_input_tdata = input_3_eth_payload_tdata;\n            current_input_tvalid = input_3_eth_payload_tvalid;\n            current_input_tready = input_3_eth_payload_tready;\n            current_input_tlast = input_3_eth_payload_tlast;\n            current_input_tuser = input_3_eth_payload_tuser;\n        end\n    endcase\nend\n\nalways @* begin\n    select_next = select_reg;\n    frame_next = frame_reg;\n\n"], ["verilog-ethernet/rtl/ip_mux_64_4.v@344:389", "reg [7:0] current_input_tkeep;\nreg current_input_tvalid;\nreg current_input_tready;\nreg current_input_tlast;\nreg current_input_tuser;\nalways @* begin\n    case (select_reg)\n        2'd0: begin\n            current_input_tdata = input_0_ip_payload_tdata;\n            current_input_tkeep = input_0_ip_payload_tkeep;\n            current_input_tvalid = input_0_ip_payload_tvalid;\n            current_input_tready = input_0_ip_payload_tready;\n            current_input_tlast = input_0_ip_payload_tlast;\n            current_input_tuser = input_0_ip_payload_tuser;\n        end\n        2'd1: begin\n            current_input_tdata = input_1_ip_payload_tdata;\n            current_input_tkeep = input_1_ip_payload_tkeep;\n            current_input_tvalid = input_1_ip_payload_tvalid;\n            current_input_tready = input_1_ip_payload_tready;\n            current_input_tlast = input_1_ip_payload_tlast;\n            current_input_tuser = input_1_ip_payload_tuser;\n        end\n        2'd2: begin\n            current_input_tdata = input_2_ip_payload_tdata;\n            current_input_tkeep = input_2_ip_payload_tkeep;\n            current_input_tvalid = input_2_ip_payload_tvalid;\n            current_input_tready = input_2_ip_payload_tready;\n            current_input_tlast = input_2_ip_payload_tlast;\n            current_input_tuser = input_2_ip_payload_tuser;\n        end\n        2'd3: begin\n            current_input_tdata = input_3_ip_payload_tdata;\n            current_input_tkeep = input_3_ip_payload_tkeep;\n            current_input_tvalid = input_3_ip_payload_tvalid;\n            current_input_tready = input_3_ip_payload_tready;\n            current_input_tlast = input_3_ip_payload_tlast;\n            current_input_tuser = input_3_ip_payload_tuser;\n        end\n    endcase\nend\n\nalways @* begin\n    select_next = select_reg;\n    frame_next = frame_reg;\n\n"]], "Diff Content": {"Delete": [], "Add": [[371, "        default: begin\n"], [371, "            current_input_tdata = 8'd0;\n"], [371, "            current_input_tvalid = 1'b0;\n"], [371, "            current_input_tready = 1'b0;\n"], [371, "            current_input_tlast = 1'b0;\n"], [371, "            current_input_tuser = 1'b0;\n"], [371, "        end\n"]]}}