

================================================================
== Vivado HLS Report for 'padding2d_fix16_4'
================================================================
* Date:           Thu Oct 24 19:59:17 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.673|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  961|  1861|  961|  1861|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------+----------+-----------+-----------+------+----------+
        |             |   Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  960|  1860|  32 ~ 62 |          -|          -|    30|    no    |
        | + Loop 1.1  |   30|    30|         1|          -|          -|    30|    no    |
        | + Loop 1.2  |   60|    60|         2|          -|          -|    30|    no    |
        | + Loop 1.3  |   30|    30|         1|          -|          -|    30|    no    |
        +-------------+-----+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    288|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    120|
|Register         |        -|      -|     136|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     136|    408|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |grp_fu_157_p2        |     +    |      0|  0|  28|          21|          21|
    |height_1_fu_177_p2   |     +    |      0|  0|  15|           5|           1|
    |next_mul_fu_166_p2   |     +    |      0|  0|  28|          21|          21|
    |tmp2_fu_200_p2       |     +    |      0|  0|  15|           5|           2|
    |tmp3_fu_297_p2       |     +    |      0|  0|  15|           5|           2|
    |tmp4_fu_252_p2       |     +    |      0|  0|  28|          21|          21|
    |tmp_21_fu_307_p2     |     +    |      0|  0|  13|          11|          11|
    |width_1_fu_327_p2    |     +    |      0|  0|  15|           5|           1|
    |width_2_fu_246_p2    |     +    |      0|  0|  15|           5|           1|
    |width_3_fu_274_p2    |     +    |      0|  0|  15|           5|           1|
    |tmp7_fu_230_p2       |     -    |      0|  0|  13|          11|          11|
    |exitcond1_fu_171_p2  |   icmp   |      0|  0|  11|           5|           3|
    |exitcond2_fu_321_p2  |   icmp   |      0|  0|  11|           5|           3|
    |exitcond8_fu_240_p2  |   icmp   |      0|  0|  11|           5|           3|
    |exitcond9_fu_268_p2  |   icmp   |      0|  0|  11|           5|           3|
    |tmp_15_fu_189_p2     |   icmp   |      0|  0|  11|           5|           3|
    |tmp_18_fu_280_p2     |   icmp   |      0|  0|  11|           5|           1|
    |tmp_20_fu_286_p2     |   icmp   |      0|  0|  11|           5|           3|
    |tmp_s_fu_183_p2      |   icmp   |      0|  0|  11|           5|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 288|         155|         113|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  27|          5|    1|          5|
    |height_reg_101     |   9|          2|    5|         10|
    |output_r_address0  |  33|          6|   10|         60|
    |output_r_d0        |  15|          3|   16|         48|
    |phi_mul_reg_112    |   9|          2|   21|         42|
    |width1_reg_135     |   9|          2|    5|         10|
    |width2_reg_124     |   9|          2|    5|         10|
    |width_reg_146      |   9|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 120|         24|   68|        195|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   4|   0|    4|          0|
    |height_1_reg_355       |   5|   0|    5|          0|
    |height_reg_101         |   5|   0|    5|          0|
    |next_mul_reg_347       |  21|   0|   21|          0|
    |output_addr_2_reg_368  |  10|   0|   10|          0|
    |phi_mul_reg_112        |  21|   0|   21|          0|
    |tmp7_reg_373           |   9|   0|   11|          2|
    |tmp_15_cast1_reg_342   |  16|   0|   21|          5|
    |tmp_15_reg_364         |   1|   0|    1|          0|
    |tmp_18_reg_394         |   1|   0|    1|          0|
    |tmp_20_reg_398         |   1|   0|    1|          0|
    |tmp_23_reg_407         |  21|   0|   21|          0|
    |tmp_s_reg_360          |   1|   0|    1|          0|
    |width1_reg_135         |   5|   0|    5|          0|
    |width2_reg_124         |   5|   0|    5|          0|
    |width_3_reg_389        |   5|   0|    5|          0|
    |width_reg_146          |   5|   0|    5|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 136|   0|  143|          7|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16.4 | return value |
|input_0_address0   | out |   10|  ap_memory |      input_0      |     array    |
|input_0_ce0        | out |    1|  ap_memory |      input_0      |     array    |
|input_0_q0         |  in |   16|  ap_memory |      input_0      |     array    |
|output_width       |  in |   16|   ap_none  |    output_width   |    scalar    |
|output_r_address0  | out |   10|  ap_memory |      output_r     |     array    |
|output_r_ce0       | out |    1|  ap_memory |      output_r     |     array    |
|output_r_we0       | out |    1|  ap_memory |      output_r     |     array    |
|output_r_d0        | out |   16|  ap_memory |      output_r     |     array    |
+-------------------+-----+-----+------------+-------------------+--------------+

