Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 25 13:48:30 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file nexys_tcp_vga_top_control_sets_placed.rpt
| Design       : nexys_tcp_vga_top
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   177 |
|    Minimum number of control sets                        |   177 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   393 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   177 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    23 |
| >= 6 to < 8        |    22 |
| >= 8 to < 10       |    45 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     3 |
| >= 16              |    57 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             636 |          272 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             222 |           92 |
| Yes          | No                    | No                     |            2240 |          762 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             613 |          192 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                                                                              Enable Signal                                                                              |                                               Set/Reset Signal                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | i_VGA/VGA_hs                                                                                                                                                            | Reset                                                                                                       |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/bit2byt_1_fifo_U/U_fifo_w1_d32_A_shiftReg/ce                                                                                                                  |                                                                                                             |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | i_VGA/VGA_vs_i_1_n_0                                                                                                                                                    | Reset                                                                                                       |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1392/n533/p_1_in                                                                                                                                        |                                                                                                             |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/RMII_RST_N                                                                                                                                               | i_FC_1002_RMII/n1383/n638                                                                                   |                2 |              3 |         1.50 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_BitsToBytes_fu_306/grp_BitsToBytes_do_gen_fu_58/E[0]                                                                                                      | module/U0/grp_BitsToBytes_fu_306/grp_BitsToBytes_do_gen_fu_58/v_assign_reg_81[7]_i_1_n_8                    |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n657[n25][4]_i_1_n_0                                                                                                                                     |                                                                                                             |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/FSM_sequential_n508[3]_i_2_n_0                                                                                                                           | i_FC_1002_RMII/FSM_sequential_n508[3]_i_1_n_0                                                               |                3 |              4 |         1.33 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/FSM_sequential_n374[3]_i_1_n_0                                                                                                                           |                                                                                                             |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n442[3]_i_1_n_0                                                                                                                                          |                                                                                                             |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n121[n25][4]_i_1_n_0                                                                                                                                     |                                                                                                             |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/i_reg_2090                                                                                            |                                                                                                             |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ap_CS_fsm_state6                                                                                      | module/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/i_0_i_reg_107_0                           |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1383/n676_reg[n_n_0_41]                                                                                                                                 | i_FC_1002_RMII/n686[3]_i_1_n_0                                                                              |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n731[3]_i_1_n_0                                                                                                                                          |                                                                                                             |                3 |              4 |         1.33 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n726[3]_i_1_n_0                                                                                                                                          |                                                                                                             |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                                                         | i_FC_1002_RMII/n121[n19][9]_i_1_n_0                                                                         |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n720[9]_i_1_n_0                                                                                                                                          | i_FC_1002_RMII/n720[10]_i_1_n_0                                                                             |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1383/n207_reg[1]__0_n_0                                                                                                                                 | i_FC_1002_RMII/n728[6]_i_1_n_0                                                                              |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                                                         | i_FC_1002_RMII/n1381                                                                                        |                4 |              4 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1354[n54][n39]                                                                                                                                          | i_FC_1002_RMII/n685[3]_i_1_n_0                                                                              |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                                                         | i_FC_1002_RMII/n670[2]_i_1_n_0                                                                              |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n721[7]_i_2_n_0                                                                                                                                          | i_FC_1002_RMII/n721[7]_i_1_n_0                                                                              |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1383/n687/n732                                                                                                                                          | i_FC_1002_RMII/n732[10]_i_1_n_0                                                                             |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1383/n70138_out                                                                                                                                         | i_FC_1002_RMII/n294[4]_i_1_n_0                                                                              |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/dout_valid_reg[0]                                                                   | module/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ap_enable_reg_pp0_iter5 |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1383/n207_reg[1]__0_n_0                                                                                                                                 |                                                                                                             |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                                                         | i_FC_1002_RMII/n1392/n517_reg_n_0                                                                           |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/ap_CS_fsm_reg[1]_0[0]                                                                                   | Reset                                                                                                       |                3 |              6 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_BitsToBytes_fu_306/grp_BitsToBytes_do_gen_fu_58/ap_CS_fsm_reg[3][0]                                                                                       | Reset                                                                                                       |                3 |              6 |         2.00 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                                                         | i_FC_1002_RMII/n1392/n73                                                                                    |                3 |              6 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n718[5]_i_1_n_0                                                                                                                                          |                                                                                                             |                3 |              6 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/internal_empty_n_reg[0]                                                                                         | Reset                                                                                                       |                3 |              6 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/icmp_ln68_reg_711_reg[0]_0[0]                                                                                   | Reset                                                                                                       |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/dow2bit_1_fifo_U/mOutPtr[5]_i_1__3_n_8                                                                                                                        | Reset                                                                                                       |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n624[n1]_i_1_n_0                                                                                                                                         |                                                                                                             |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/i1_0_reg_142010_out                                                                               | module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/i1_0_reg_1420                         |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/e_read1339_out                                                                                    | module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/i_0_reg_153[5]_i_1_n_8                |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1383/n687/n732                                                                                                                                          |                                                                                                             |                4 |              7 |         1.75 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n732[10]_i_1_n_0                                                                                                                                         |                                                                                                             |                4 |              7 |         1.75 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/i3_0_reg_2130                                                                                                   | module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ap_NS_fsm115_out                                    |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/i_5_reg_6620                                                                                                    |                                                                                                             |                4 |              7 |         1.75 |
|  CLK100MHZ_IBUF_BUFG | module/U0/crc2fra_1_fifo_U/internal_empty_n_reg_2[0]                                                                                                                    |                                                                                                             |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n728[6]_i_1_n_0                                                                                                                                          |                                                                                                             |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n720[9]_i_1_n_0                                                                                                                                          |                                                                                                             |                5 |              7 |         1.40 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/add_0_i_reg_96[6]_i_1_n_8                                                                             | module/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/i_0_i_reg_107_0                           |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/icmp_ln41_reg_658_reg[0]                                                 | module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/i_0_reg_168                                         |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/i3_0_reg_12208_out                                                                                | module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/i3_0_reg_1220                         |                3 |              7 |         2.33 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1354[n54][n38]                                                                                                                                          | i_FC_1002_RMII/n683[6]_i_1_n_0                                                                              |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                                                         | i_FC_1002_RMII/n1383/clear                                                                                  |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n127[n37][n34][7]_i_1_n_0                                                                                                                                |                                                                                                             |                5 |              8 |         1.60 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n647[7]_i_1_n_0                                                                                                                                          |                                                                                                             |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n711[7]_i_1_n_0                                                                                                                                          |                                                                                                             |                4 |              8 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n655[n14][7]_i_1_n_0                                                                                                                                     |                                                                                                             |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1383/n687/n788                                                                                                                                          |                                                                                                             |                7 |              8 |         1.14 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_t_3_2_fu_1100                                                                                               |                                                                                                             |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1383/n687/n713                                                                                                                                          |                                                                                                             |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_t_3_1_fu_1060                                                                                               |                                                                                                             |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n715[7]_i_1_n_0                                                                                                                                          | i_FC_1002_RMII/n715[15]_i_1_n_0                                                                             |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n733[7]_i_1__0_n_0                                                                                                                                       |                                                                                                             |                5 |              8 |         1.60 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n715[7]_i_1_n_0                                                                                                                                          |                                                                                                             |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n115[7]_i_1_n_0                                                                                                                                          |                                                                                                             |                5 |              8 |         1.60 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_CRCCheck_fu_320//ram_reg_0_15_0_0_i_1_n_8                                                                                                                 |                                                                                                             |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                                                         | i_FC_1002_RMII/n212[7]_i_1_n_0                                                                              |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n465[7]_i_1_n_0                                                                                                                                          |                                                                                                             |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | module/U0/det2dow_1_fifo_U/E[0]                                                                                                                                         |                                                                                                             |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/reg_1680                                                                                          |                                                                                                             |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_Detecteur1_fu_226/grp_trames_separ1_fu_114/grp_trames_separ1_do_gen_fu_60/e_read3                                                                         | module/U0/grp_Detecteur1_fu_226/grp_trames_separ1_fu_114/grp_trames_separ1_do_gen_fu_60/ap_NS_fsm11_out     |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_Detecteur1_fu_226/grp_trames_separ1_fu_114/grp_trames_separ1_do_gen_fu_60/dout_valid_reg                                                                  |                                                                                                             |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_63_0_0_i_1_n_8                                                 |                                                                                                             |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ce0                                                                      |                                                                                                             |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/reg_1640                                                                                          |                                                                                                             |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_BitsToBytes_fu_306/grp_BitsToBytes_do_gen_fu_58/q_0_reg_93_reg[2]_0[0]                                                                                    |                                                                                                             |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/rc_V_reg_83                                                                                           | module/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/i_0_i_reg_107_0                           |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_BitsToBytes_fu_306/grp_BitsToBytes_do_gen_fu_58/v_assign_reg_81[7]_i_2_n_8                                                                                | module/U0/grp_BitsToBytes_fu_306/grp_BitsToBytes_do_gen_fu_58/v_assign_reg_81[7]_i_1_n_8                    |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | module/U0/mod2dbl_1_fifo_U/pop                                                                                                                                          | Reset                                                                                                       |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/crc2fra_1_fifo_U/internal_empty_n_reg_0[0]                                                                                                                    |                                                                                                             |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | module/U0/crc2fra_1_fifo_U/E[0]                                                                                                                                         |                                                                                                             |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/crc2fra_1_fifo_U/internal_empty_n_reg_1[0]                                                                                                                    |                                                                                                             |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/det2dow_1_fifo_U/internal_empty_n_reg_0[0]                                                                                                                    |                                                                                                             |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/pop                                                                                 | Reset                                                                                                       |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U37/Seuil_calc1_mac_mdEe_DSP48_0_U/ap_CS_fsm_reg[1]            |                                                                                                             |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n794[7]_i_1_n_0                                                                                                                                          |                                                                                                             |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ap_NS_fsm[3]                                                                                          |                                                                                                             |                5 |              8 |         1.60 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n77[7]_i_1_n_0                                                                                                                                           |                                                                                                             |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | module/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/ce                                                                                                                  |                                                                                                             |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/dow2bit_1_fifo_U/E[0]                                                                                                                                         |                                                                                                             |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n521[7]_i_1_n_0                                                                                                                                          | i_FC_1002_RMII/n1392/n525                                                                                   |                5 |              8 |         1.60 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ce                                                                                                              |                                                                                                             |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_t_3_fu_1020                                                                                                 |                                                                                                             |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_t_3_3_fu_1140                                                                                               |                                                                                                             |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                                                         | i_FC_1002_RMII/n636[9]_i_1_n_0                                                                              |                3 |              9 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1383/n668                                                                                                                                               |                                                                                                             |                5 |              9 |         1.80 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n306[9]_i_2_n_0                                                                                                                                          | i_FC_1002_RMII/n306[9]_i_1_n_0                                                                              |                4 |              9 |         2.25 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_Detecteur1_fu_226/grp_trames_separ1_fu_114/grp_trames_separ1_do_gen_fu_60/i_0_reg_1040                                                                    | module/U0/grp_Detecteur1_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SR[0]                            |                3 |              9 |         3.00 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                                                         | i_FC_1002_RMII/FSM_sequential_n508[3]_i_1_n_0                                                               |                6 |             10 |         1.67 |
|  CLK100MHZ_IBUF_BUFG | i_VGA/v_counter                                                                                                                                                         | Reset                                                                                                       |                3 |             10 |         3.33 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/FSM_onehot_n374[9]_i_1_n_0                                                                                                                               |                                                                                                             |                4 |             10 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1354[n54][n40]                                                                                                                                          | i_FC_1002_RMII/n684[9]_i_1_n_0                                                                              |                4 |             10 |         2.50 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                                                         | i_FC_1002_RMII/n1354[n50]                                                                                   |                7 |             10 |         1.43 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n735[10]_i_2_n_0                                                                                                                                         | i_FC_1002_RMII/n735[10]_i_1_n_0                                                                             |                3 |             11 |         3.67 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n764[10]_i_1_n_0                                                                                                                                         |                                                                                                             |                5 |             11 |         2.20 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n631[10]_i_1_n_0                                                                                                                                         |                                                                                                             |                3 |             11 |         3.67 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1383/n687/p_0_out[1]                                                                                                                                    |                                                                                                             |                4 |             11 |         2.75 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_Detecteur1_fu_226/grp_trames_separ1_fu_114/grp_trames_separ1_do_gen_fu_60/E[0]                                                                            | Reset                                                                                                       |                4 |             11 |         2.75 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1383/n687/n777                                                                                                                                          |                                                                                                             |                4 |             11 |         2.75 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_Detecteur1_fu_226/grp_trames_separ1_fu_114/grp_trames_separ1_do_gen_fu_60/i1_0_reg_1150                                                                   | module/U0/grp_Detecteur1_fu_226/grp_trames_separ1_fu_114/grp_trames_separ1_do_gen_fu_60/ap_NS_fsm13_out     |                4 |             11 |         2.75 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/CommandHeader[13]_i_1_n_0                                                                                                                                |                                                                                                             |                6 |             11 |         1.83 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n437[10]_i_2_n_0                                                                                                                                         | i_FC_1002_RMII/n437[10]_i_1_n_0                                                                             |                3 |             11 |         3.67 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_Detecteur1_fu_226/dbl2scalc_1_fifo_U/full_n_reg_1[0]                                                                                                      | Reset                                                                                                       |                4 |             12 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/mod2dbl_1_fifo_U/empty_n                                                                                                                                      | Reset                                                                                                       |                4 |             12 |         3.00 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                                                         | i_VGA/VGA_red0                                                                                              |                8 |             12 |         1.50 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/dout_valid_reg_0[0]                                                                 | Reset                                                                                                       |                5 |             12 |         2.40 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n782[10]_i_1_n_0                                                                                                                                         |                                                                                                             |                4 |             12 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n316[12]_i_1_n_0                                                                                                                                         |                                                                                                             |                3 |             13 |         4.33 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n317[12]_i_2_n_0                                                                                                                                         | i_FC_1002_RMII/n317[12]_i_1_n_0                                                                             |                4 |             13 |         3.25 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                                                         | i_FC_1002_RMII/n1383/n687/n753                                                                              |                4 |             13 |         3.25 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_Detecteur1_fu_226/grp_trames_separ1_fu_114/grp_trames_separ1_do_gen_fu_60/pop                                                                             | Reset                                                                                                       |                3 |             14 |         4.67 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1390/FSM_onehot_n374_reg_n_0_[4]                                                                                                                        |                                                                                                             |                5 |             15 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n420[14]_i_1_n_0                                                                                                                                         |                                                                                                             |                5 |             15 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1383/n687/n713                                                                                                                                          | i_FC_1002_RMII/n783[15]_i_1_n_0                                                                             |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n308[15]_i_1_n_0                                                                                                                                         |                                                                                                             |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n756[15]_i_1_n_0                                                                                                                                         |                                                                                                             |                6 |             16 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n657[n29][15]_i_1_n_0                                                                                                                                    |                                                                                                             |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_reg_1330                                                                                 |                                                                                                             |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n440[15]_i_2_n_0                                                                                                                                         |                                                                                                             |                5 |             16 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ap_NS_fsm[5]                                                                                          |                                                                                                             |                6 |             16 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1383/n183                                                                                                                                               |                                                                                                             |                7 |             16 |         2.29 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/dout_valid_reg[0]                                                                   | module/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/res_2_V_1_reg_1501      |                6 |             17 |         2.83 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n713[39]_i_1_n_0                                                                                                                                         | i_FC_1002_RMII/n749[16]_i_1__0_n_0                                                                          |                5 |             17 |         3.40 |
|  CLK100MHZ_IBUF_BUFG | LED_i                                                                                                                                                                   | Reset                                                                                                       |                3 |             17 |         5.67 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/push                                                                                                  | Reset                                                                                                       |                6 |             18 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_cast_reg_4061                                                                            |                                                                                                             |                5 |             19 |         3.80 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n392[7]_i_1_n_0                                                                                                                                          |                                                                                                             |                5 |             20 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n732[10]_i_1__0_n_0                                                                                                                                      |                                                                                                             |               10 |             20 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1383/n632                                                                                                                                               |                                                                                                             |                3 |             20 |         6.67 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_reg_133[25]_i_1_n_8                                                                      |                                                                                                             |                9 |             21 |         2.33 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/ap_NS_fsm1                                                                                        |                                                                                                             |                6 |             21 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1385/n915                                                                                                                                               |                                                                                                             |                5 |             21 |         4.20 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                                                         | i_FC_1002_RMII/n1391/n290_reg_n_0                                                                           |                8 |             24 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_Detecteur1_fu_226/dbl2tsep_1_fifo_U/grp_Detecteur1_fu_226_e_read                                                                                          | Reset                                                                                                       |                6 |             28 |         4.67 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1391/n263                                                                                                                                               |                                                                                                             |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1391/n244                                                                                                                                               |                                                                                                             |               10 |             32 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ce                                                                                  |                                                                                                             |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n746[31]_i_1__0_n_0                                                                                                                                      |                                                                                                             |               20 |             32 |         1.60 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/RMII_RST_N                                                                                                                                               |                                                                                                             |               15 |             32 |         2.13 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1382/n565                                                                                                                                               | Reset                                                                                                       |               12 |             32 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n265[31]_i_1_n_0                                                                                                                                         |                                                                                                             |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/R_0_reg_156[31]_i_2_n_8                                                                                         | module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/R_0_reg_156[31]_i_1_n_8                             |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n657[n23][31]_i_1_n_0                                                                                                                                    |                                                                                                             |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n657[n24][31]_i_1_n_0                                                                                                                                    |                                                                                                             |               13 |             32 |         2.46 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n657[n20][15]_i_1_n_0                                                                                                                                    |                                                                                                             |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/lshr_ln49_3_reg_6720                                                                                            |                                                                                                             |               12 |             32 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n655[n12][31]_i_1_n_0                                                                                                                                    |                                                                                                             |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1391/n249                                                                                                                                               |                                                                                                             |               10 |             32 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n264[0]_i_1_n_0                                                                                                                                          |                                                                                                             |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n656[n19][15]_i_1_n_0                                                                                                                                    |                                                                                                             |               16 |             32 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n245[31]_i_1_n_0                                                                                                                                         |                                                                                                             |               10 |             32 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n257[31]_i_1_n_0                                                                                                                                         |                                                                                                             |               10 |             32 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1392/wd                                                                                                                                                 |                                                                                                             |               13 |             34 |         2.62 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/i2_0_reg_202[2]_i_2_n_8                                                                                         | module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ap_NS_fsm117_out                                    |                8 |             35 |         4.38 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n113[15]_i_1_n_0                                                                                                                                         |                                                                                                             |                9 |             36 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/CommandHeader[63]_i_1_n_0                                                                                                                                |                                                                                                             |                6 |             37 |         6.17 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n654[n5][47]_i_1_n_0                                                                                                                                     |                                                                                                             |               22 |             48 |         2.18 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1383/n713                                                                                                                                               |                                                                                                             |               16 |             56 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/dout_valid_reg[0]                                                                   |                                                                                                             |               15 |             57 |         3.80 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n439[79]_i_1_n_0                                                                                                                                         |                                                                                                             |               19 |             57 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n713[39]_i_1_n_0                                                                                                                                         |                                                                                                             |               18 |             57 |         3.17 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1392/n525                                                                                                                                               |                                                                                                             |               27 |             66 |         2.44 |
|  CLK100MHZ_IBUF_BUFG | i_VGA/pix_read_addr_rep[18]_i_2_n_0                                                                                                                                     | i_VGA/pix_read_addr0                                                                                        |               15 |             70 |         4.67 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n246[15]_i_1__0_n_0                                                                                                                                      |                                                                                                             |               27 |             96 |         3.56 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1390/n246                                                                                                                                               |                                                                                                             |               30 |             96 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1390/n428                                                                                                                                               |                                                                                                             |               40 |             96 |         2.40 |
|  CLK100MHZ_IBUF_BUFG | i_FC_1002_RMII/n1384/n248                                                                                                                                               |                                                                                                             |               33 |             96 |         2.91 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                                                         | Reset                                                                                                       |               40 |            106 |         2.65 |
|  CLK100MHZ_IBUF_BUFG | module/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U36/Seuil_calc1_mac_mdEe_DSP48_0_U/ap_enable_reg_pp0_iter1_reg |                                                                                                             |               75 |            248 |         3.31 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                                                                                         |                                                                                                             |              272 |            636 |         2.34 |
+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


