<session jtag_chain="USB-Blaster [2-2.2]" jtag_device="@1: EP2C(15|20) (0x020B30DD)" sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2014/11/19 23:56:49  #0">
      <clock name="mycpu:cpu0|clk" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="64" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="mycpu:cpu0|addrbus[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu_func[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu_func[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu_func[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu_func[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|mar[0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|reg_data_in[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_read_addr2[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_read_addr2[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_read_addr2[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_read_addr2[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_read_addr2[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read1[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read1[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read1[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read1[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read1[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read2[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read2[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read2[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read2[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read2[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_en" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|rst_n" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|state.STATE_ERR" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|state.STATE_FETCH1" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|state.STATE_FETCH2" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|state.STATE_LOAD" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|state.STATE_MEMOP1" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|state.STATE_MEMOP2" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|state.STATE_STORE" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|write_out" tap_mode="classic" type="combinatorial"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="mycpu:cpu0|addrbus[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu_func[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu_func[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu_func[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu_func[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|mar[0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|reg_data_in[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_read_addr2[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_read_addr2[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_read_addr2[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_read_addr2[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_read_addr2[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read1[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read1[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read1[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read1[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read1[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read2[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read2[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read2[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read2[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read2[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_en" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|rst_n" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|state.STATE_ERR" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|state.STATE_FETCH1" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|state.STATE_FETCH2" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|state.STATE_LOAD" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|state.STATE_MEMOP1" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|state.STATE_MEMOP2" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|state.STATE_STORE" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|write_out" tap_mode="classic" type="combinatorial"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="mycpu:cpu0|addrbus[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|addrbus[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in1[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|in2[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu:alu0|out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu_func[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu_func[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu_func[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|alu_func[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_in[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|data_out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|mar[0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|mar[9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|opcode[9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[16]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[17]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[18]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[19]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[20]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[21]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[22]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[23]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[24]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[25]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[26]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[27]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[28]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[29]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[30]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[31]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|pc[9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|reg_data_in[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_data_in[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_read_addr2[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_read_addr2[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_read_addr2[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_read_addr2[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|reg_read_addr2[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read1[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read1[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read1[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read1[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read1[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read2[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read2[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read2[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read2[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|read2[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[0][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[1][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][0]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][10]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][11]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][12]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][13]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][14]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][15]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][1]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][2]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][3]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][4]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][5]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][6]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][7]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][8]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|regfile[2][9]" tap_mode="classic" type="register"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|registerfile:reg0|write_en" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|rst_n" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|state.STATE_ERR" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|state.STATE_FETCH1" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|state.STATE_FETCH2" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|state.STATE_LOAD" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|state.STATE_MEMOP1" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|state.STATE_MEMOP2" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|state.STATE_STORE" tap_mode="classic" type="combinatorial"/>
          <wire name="mycpu:cpu0|write_out" tap_mode="classic" type="combinatorial"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|addrbus" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[31]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[30]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[29]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[28]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[27]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[26]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[25]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[24]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[23]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[22]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[21]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[20]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[19]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[18]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[17]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[16]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|alu_func" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|alu_func[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu_func[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu_func[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu_func[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|data_in" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|data_out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|mar" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[31]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[30]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[29]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[28]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[27]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[26]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[25]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[24]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[23]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[22]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[21]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[20]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[19]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[18]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[17]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[16]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|opcode" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|pc" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[31]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[30]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[29]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[28]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[27]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[26]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[25]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[24]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[23]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[22]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[21]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[20]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[19]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[18]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[17]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[16]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|reg_read_addr2" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_read_addr2[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_read_addr2[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_read_addr2[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_read_addr2[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_read_addr2[0]"/>
          </bus>
          <net is_signal_inverted="no" name="mycpu:cpu0|rst_n"/>
          <net is_signal_inverted="no" name="mycpu:cpu0|state.STATE_FETCH1"/>
          <net is_signal_inverted="no" name="mycpu:cpu0|state.STATE_FETCH2"/>
          <net is_signal_inverted="no" name="mycpu:cpu0|state.STATE_LOAD"/>
          <net is_signal_inverted="no" name="mycpu:cpu0|state.STATE_MEMOP1"/>
          <net is_signal_inverted="no" name="mycpu:cpu0|state.STATE_MEMOP2"/>
          <net is_signal_inverted="no" name="mycpu:cpu0|state.STATE_STORE"/>
          <net is_signal_inverted="no" name="mycpu:cpu0|state.STATE_ERR"/>
          <net is_signal_inverted="no" name="mycpu:cpu0|write_out"/>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|regfile[0]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|regfile[1]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|regfile[2]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|write_data" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[0]"/>
          </bus>
          <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_en"/>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|read1" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|read1[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|read1[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|read1[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|read1[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|read1[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|read2" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|read2[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|read2[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|read2[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|read2[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|read2[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|alu:alu0|in1" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|alu:alu0|in2" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|alu:alu0|out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[1]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|reg_data_in" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[0]"/>
          </bus>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|addrbus" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[31]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[30]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[29]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[28]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[27]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[26]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[25]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[24]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[23]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[22]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[21]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[20]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[19]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[18]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[17]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[16]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|addrbus[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|alu_func" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|alu_func[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu_func[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu_func[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu_func[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|data_in" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_in[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|data_out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|data_out[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|mar" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[31]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[30]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[29]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[28]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[27]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[26]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[25]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[24]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[23]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[22]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[21]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[20]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[19]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[18]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[17]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[16]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|mar[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|opcode" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|opcode[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|pc" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[31]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[30]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[29]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[28]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[27]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[26]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[25]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[24]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[23]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[22]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[21]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[20]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[19]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[18]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[17]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[16]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|pc[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|reg_read_addr2" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_read_addr2[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_read_addr2[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_read_addr2[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_read_addr2[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_read_addr2[0]"/>
          </bus>
          <net is_signal_inverted="no" name="mycpu:cpu0|rst_n"/>
          <net is_signal_inverted="no" name="mycpu:cpu0|state.STATE_FETCH1"/>
          <net is_signal_inverted="no" name="mycpu:cpu0|state.STATE_FETCH2"/>
          <net is_signal_inverted="no" name="mycpu:cpu0|state.STATE_LOAD"/>
          <net is_signal_inverted="no" name="mycpu:cpu0|state.STATE_MEMOP1"/>
          <net is_signal_inverted="no" name="mycpu:cpu0|state.STATE_MEMOP2"/>
          <net is_signal_inverted="no" name="mycpu:cpu0|state.STATE_STORE"/>
          <net is_signal_inverted="no" name="mycpu:cpu0|state.STATE_ERR"/>
          <net is_signal_inverted="no" name="mycpu:cpu0|write_out"/>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|reg_data_in" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|reg_data_in[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|regfile[0]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[0][0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|regfile[1]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[1][0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|regfile[2]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|regfile[2][0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|write_data" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_data[0]"/>
          </bus>
          <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|write_en"/>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|read1" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|read1[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|read1[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|read1[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|read1[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|read1[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|registerfile:reg0|read2" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|read2[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|read2[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|read2[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|read2[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|registerfile:reg0|read2[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|alu:alu0|in1" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in1[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|alu:alu0|in2" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[1]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|in2[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="mycpu:cpu0|alu:alu0|out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[15]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[14]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[13]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[12]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[11]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[10]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[9]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[8]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[7]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[6]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[5]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[4]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[3]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[2]"/>
            <net is_signal_inverted="no" name="mycpu:cpu0|alu:alu0|out[1]"/>
          </bus>
        </setup_view>
      </presentation>
      <trigger CRC="77D3DFAA" attribute_mem_mode="false" gap_record="true" global_temp="1" is_expanded="true" name="trigger: 2014/11/19 23:56:49  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="64" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'mycpu:cpu0|rst_n' == rising edge
            <power_up enabled="yes">
            </power_up><op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
            <pwr_up_transitional>000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2014/11/20 11:50:28  #0" power_up_mode="false" sample_depth="64" trigger_position="8">000000000000000011111101100000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000011111101100000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000011111101100000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000011111101100000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000011111101100000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000011111101100000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000011111101100000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000011111101100000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000011111101100000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000100000000000000011111101100000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010000000000010000000000000001111110110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000100000000000000011111101100000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000010000000000010000000000000001111110110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111001100100000000000000001000011111101100000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000010000000000000000000000100001111110110000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000100000000000000000001000011111101100000000000000000000000000000000000000000000000000000000001000101000000000000000000000000000000000000000000000000000000000000010000000000000000000000100001111110110000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000101000000100000000001000011111101100000000000000000000000000000000000000000000000000000000001000101000000000000000000000000000000000000000000000000000000000100010000000000010000000000100001111110110000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000100000000100000000001000011111101100000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100010000000000010000000000100001111110110000000000000000000000000000000000000000000000001111000000000000000000000000000000000010000000000000001100100000000000000000000011111111100000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100010000000000000000000000000001111111110000000000000000000000000000000000000000000000001111001000000000000000000000000000000000000000000000000100000000000000000000000011111111100000000000000000000000000000000000000000000000000000000001101101000011000000000000000000000000000000000000000000000000000100010000000000000000000000000001111111110000000000000000000000000000000000000000000000001111001000000000000000000000000000000000000000000000000101000000100000000000000011111111100000000000000000000000000000000000000000000000000000000001101101000011000000000000000000000000000000000000000000000000000110110000001100010000000000000001111111110000000000000000000000000000000000000000000000001111001000000000000000000000000000000000000000000000000100000000100000000000000011111111100000000000000000111100100000000000000000000000011110011001000000000000000000000000000000000000000000000000000000000000000110110000001100010000000000000001111111110000000000000000000000010000000001000000000000001111001000000000000000000000000000000010000000001111001100100000000000000001000011111111100000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000110110000001100000000000000100001111111110000000000000000000000000000000000000000000000001111001000000000111100000000000000000000000000000000000100000000000000000001000011111111100000000000000000000000000000000000000000000000000000000001000111000000000000000000000000000000000000000000000000000000000110110000001100000000000000100001111111110000000000000000000000000000000000000000000000001111001000000000111100000000000000000000000000000000000101000000100000000001000011111111100000000000000000000000000000000000000000000000000000000001000111000000000000000000000000000000000000000000000000000000000100010000000000010000000000100001111111110000000000000000000000000000000000000000000000001111001000000000111100000000000000000000000000000000000100000000100000000001000011111111100000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000100010000000000010000000000100001111111110000000000000000000000000000000000000000000000001111001000000000111100000000000000000000000000000000000100001000000000000000000011111101110000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000100000100010000000000000000000000000001111110111000000000000000000000000000000000000000000000001111001000000000111100000000000000000000000000000000000100000000000000000000000011111101110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000100010000000000000000000000000001111110111000000000000000000000000000100000000000000000001111001000000000111100000000000000000000000000000000000100000100000000000000000000000000001000000000000000000000000000000000000000000000000000000001111111111111111100000000011110000000000000000000000000000100000100010000000000010000000000000001111110111000000000000000000000000000000000000000000000001111001000000000111100000000000000000000000000000000000100000011100000000000000011111101110000000000000000000000000000000000000000000000000000000000000000000000000100000000011110000000000000000000000000000100000100010000000000010000000000000001111110111000000000000000000000000000000000000000000000001111001000000000111100000000000000000000000000000000000100000000100000000000000011111101110000000000000000000000000000000000000000000000000000000000100101000000000100000000011110000000000000000000000000000100000100010000000000010000000000000001111110111000000000000000000000000000000000000000000000001111001000000000111100000000000000000000000000000000000101000000000000000001000011111101110000000000000000000000000000000000000000000000000000000000100101000000000100000000011110000000000000000000000000000100000010010000000000000000000000100001111110111000000000000000000000000000000000000000000000001111001000000000111100000000000000000000000000000000000100000000000000000001000011111101110000000000000000000000000000000000000000000000000000000001111111001111111100000000011110000000000000000000000000000100000010010000000000000000000000100001111110111000000000000000000000000000000000000000000000001111001000000000111100000000000000000000000000000000000100100000000000000000000011111111100000000000000000000000000000000000000000000000000000000001111111001111111100000000011110000000000000000000000000000100000010010000000000000000000000000001111111110000000000000000000000000000000000000000000000001111001000000000111100000000000000000000000000000000000100000000000000000000000011111111100000000000000000000000000000000000000000000000000000000001101101000011000100000000011110000000000000000000000000000100000010010000000000000000000000000001111111110000000000000000000000000000000000000000000000001111001000000000111100000000000000000000000000000000000101000000100000000000000011111111100000000000000000000000000000000000000000000000000000000001101101000011000100000000011110000000000000000000000000000100000110110000001100010000000000000001111111110000000000000000000000000000000000000000000000001111001000000000111100000000000000000000000000000000000100000000100000000000000011111111100000000000000000111100100000000011110000000000001111011001000000000000000100000000011110000000000000000000000000000100000110110000001100010000000000000001111111110000000000000000000000010000000001000000000000001111001000000000111100000000000000000010000000000111101100100000000000000001000011111111100000000000000000000000000000000000000000000000000000000001000000000000000100000000011110000000000000000000000000000100000110110000001100000000000000100001111111110000000000000000000000000000000000000000000000001111001000000000011110000000000000000000000000000000000100000000000000000001000011111111100000000000000000000000000000000000000000000000000000000001000111000000000100000000011110000000000000000000000000000100000110110000001100000000000000100001111111110000000000000000000000000000000000000000000000001111001000000000011110000000000000000000000000000000000101000000100000000001000011111111100000000000000000000000000000000000000000000000000000000001000111000000000100000000011110000000000000000000000000000100000100010000000000010000000000100001111111110000000000000000000000000000000000000000000000001111001000000000011110000000000000000000000000000000000100000000100000000001000011111111100000000000000000000000000000000000000000000000000000000000000000000100000100000000011110000000000000000000000000000100000100010000000000010000000000100001111111110000000000000000000000000000000000000000000000001111001000000000011110000000000000000000000000000000000100001000000000000000000011111101110000000000000000000000000000000000000000000000000000000000000000000100000100000000011110000000000000000000000000000100000100010000000000000000000000000001111110111000000000000000000000000000000000000000000000001111001000000000011110000000000000000000000000000000000100000000000000000000000011111101110000000000000000000000000000000000000000000000000000000000000000000000000100000000011110000000000000000000000000000100000100010000000000000000000000000001111110111000000000000000000000000000100000000000000000001111001000000000011110000000000000000000000000000000000100000100000000000000000000000000001000000000000000000000000000000000000000000000000000000001111111111111111100000000001111000000000000000000000000000100000100010000000000010000000000000001111110111000000000000000000000000000000000000000000000001111001000000000011110000000000000000000000000000000000100000011100000000000000011111101110000000000000000000000000000000000000000000000000000000000000000000000000100000000001111000000000000000000000000000100000100010000000000010000000000000001111110111000000000000000000000000000000000000000000000001111001000000000011110000000000000000000000000000000000100000000100000000000000011111101110000000000000000000000000000000000000000000000000000000000100101000000000100000000001111000000000000000000000000000100000100010000000000010000000000000001111110111000000000000000000000000000000000000000000000001111001000000000011110000000000000000000000000000000000101000000000000000001000011111101110000000000000000000000000000000000000000000000000000000000100101000000000100000000001111000000000000000000000000000100000010010000000000000000000000100001111110111000000000000000000000000000000000000000000000001111001000000000011110000000000000000000000000000000000100000000000000000001000011111101110000000000000000000000000000000000000000000000000000000001111111001111111100000000001111000000000000000000000000000100000010010000000000000000000000100001111110111000000000000000000000000000000000000000000000001111001000000000011110000000000000000000000000000000000100100000000000000000000011111111100000000000000000000000000000000000000000000000000000000001111111001111111100000000001111000000000000000000000000000100000010010000000000000000000000000001111111110000000000000000000000000000000000000000000000001111001000000000011110000000000000000000000000000000000100000000000000000000000011111111100000000000000000000000000000000000000000000000000000000001101101000011000100000000001111000000000000000000000000000100000010010000000000000000000000000001111111110000000000000000000000000000000000000000000000001111001000000000011110000000000000000000000000000000000101000000100000000000000011111111100000000000000000000000000000000000000000000000000000000001101101000011000100000000001111000000000000000000000000000100000110110000001100010000000000000001111111110000000000000000000000000000000000000000000000001111001000000000011110000000000000000000000000000000000100000000100000000000000011111111100000000000000000111100100000000001111000000000010110111001000000000000000100000000001111000000000000000000000000000100000110110000001100010000000000000001111111110000000000000000000000010000000001000000000000001111001000000000011110000000000000000010000000001011011100100000000000000001000011111111100000000000000000000000000000000000000000000000000000000001000000000000000100000000001111000000000000000000000000000100000110110000001100000000000000100001111111110000000000000000000000000000000000000000000000001111001000000000101101000000000000000000000000000000000100000000000000000001000011111111100000000000000000000000000000000000000000000000000000000001000111000000000100000000001111000000000000000000000000000100000110110000001100000000000000100001111111110000000000000000000000000000000000000000000000001111001000000000101101000000000000000000000000000000000101000000100000000001000011111111100000000000000000000000000000000000000000000000000000000001000111000000000100000000001111000000000000000000000000000100000100010000000000010000000000100001111111110000000000000000000000000000000000000000000000001111001000000000101101000000000000000000000000000000000100000000100000000001000011111111100000000000000000000000000000000000000000000000000000000000000000000100000100000000001111000000000000000000000000000100000100010000000000010000000000100001111111110000000000000000000000000000000000000000000000001111001000000000101101000000000000000000000000000000000100001000000000000000000011111101110000000000000000000000000000000000000000000000000000000000000000000100000100000000001111000000000000000000000000000100000100010000000000000000000000000001111110111000000000000000000000000000000000000000000000001111001000000000101101000000000000000000000000000000000100000000000000000000000011111101110000000000000000000000000000000000000000000000000000000000000000000000000100000000001111000000000000000000000000000100000100010000000000000000000000000001111110111000000000000000000000000000100000000000000000001111001000000000101101000000000000000000000000000000000100000100000000000000000000000000001000000000000000000000000000000000000000000000000000000001111111111111111100000000010110100000000000000000000000000100000100010000000000010000000000000001111110111000000000000000000000000000000000000000000000001111001000000000101101000000000000000000000000000000000100000011100000000000000011111101110000000000000000000000000000000000000000000000000000000000000000000000000100000000010110100000000000000000000000000100000100010000000000010000000000000001111110111000000000000000000000000000000000000000000000001111001000000000101101000000000000000000000000000000000100000000100000000000000011111101110000000000000000000000000000000000000000000000000000000000100101000000000100000000010110100000000000000000000000000100000100010000000000010000000000000001111110111000000000000000000000000000000000000000000000001111001000000000101101000000000000000000000000000000000101000000000000000001000011111101110000000000000000000000000000000000000000000000000000000000100101000000000100000000010110100000000000000000000000000100000010010000000000000000000000100001111110111000000000000000000000000000000000000000000000001111001000000000101101000000000000000000000000000000000100000000000000000001000011111101110000000000000000000000000000000000000000000000000000000001111111001111111100000000010110100000000000000000000000000100000010010000000000000000000000100001111110111000000000000000000000000000000000000000000000001111001000000000101101000000000000000000000000000000000100100000000000000000000011111111100000000000000000000000000000000000000000000000000000000001111111001111111100000000010110100000000000000000000000000100000010010000000000000000000000000001111111110000000000000000000000000000000000000000000000001111001000000000101101000000000000000000000000000000000100000000000000000000000011111111100000000000000000000000000000000000000000000000000000000001101101000011000100000000010110100000000000000000000000000100000010010000000000000000000000000001111111110000000000000000000000000000000000000000000000001111001000000000101101000000000000000000000000000000000101000000100000000000000011111111100000000000000000000000000000000000000000000000000000000001101101000011000100000000010110100000000000000000000000000100000110110000001100010000000000000001111111110000000000000000000000000000000000000000000000001111001000000000101101000000000000000000000000000000000100000000100000000000000011111111100000000000000000111100100000000010110100000000000111111001000000000000000100000000010110100000000000000000000000000100000110110000001100010000000000000001111111110000000000000000000000010000000001000000000000001111001000000000101101000000000000000010000000000011111100100000</data>
          <extradata>11111111T1111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="4"/>
      <single attribute="data vertical scroll position" value="8"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="2"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="65504"/>
    </position_info>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget height" value="106"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="column width" size="23" value="34,34,114,74,68,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="frame size" size="2" value="1328,966"/>
    <multi attribute="jtag widget size" size="2" value="433,145"/>
  </global_info>
</session>
