# vsim -c -voptargs="+acc" "+UVM_TESTNAME=VGA_test_no_data" "+UVM_VERBOSITY=LOW" -wlf simulation/wave/wave_VGA_test_no_data.wlf work.testbench_VGA -do "log -r /*; coverage save -onexit simulation/ucdb/ucdb_VGA_test_no_data.ucdb; run -all; quit -f; exit" 
# Start time: 10:56:59 on Jun 21,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.item_pack(fast)
# Loading work.VGA_coverage_pack(fast)
# Loading work.CONF_input_VIF(fast)
# Loading work.VGA_output_VIF(fast)
# Loading work.VGA_agent_pack(fast)
# Loading work.VGA_input_VIF(fast)
# Loading work.VGA_sequence_pack(fast)
# Loading work.VGA_environment_pack(fast)
# Loading work.VGA_test_pack(fast)
# Loading work.testbench_VGA_sv_unit(fast)
# Loading work.testbench_VGA(fast)
# Loading work.VGA_input_VIF_sv_unit(fast)
# Loading work.VGA_input_VIF(fast)
# Loading work.VGA_output_VIF_sv_unit(fast)
# Loading work.VGA_output_VIF(fast)
# Loading work.CONF_input_VIF_sv_unit(fast)
# Loading work.CONF_input_VIF(fast)
# Loading work.VGA(fast)
# Loading work.VGA_Config(fast)
# Loading work.VGA_Counter(fast)
# Loading work.VGA_Assign_color(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'c_addr'. The port definition is at: design/VGA/VGA.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_VGA/VGA_DUT File: testbench/VGA/testbench_VGA.sv Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (14) for port 'c_data'. The port definition is at: design/VGA/VGA.v(18).
#    Time: 0 ns  Iteration: 0  Instance: /testbench_VGA/VGA_DUT File: testbench/VGA/testbench_VGA.sv Line: 27
# Loading /opt/questa/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# log -r /*
#  coverage save -onexit simulation/ucdb/ucdb_VGA_test_no_data.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test VGA_test_no_data...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ---------------------------------------------------------------------------
# Name                              Type                          Size  Value
# ---------------------------------------------------------------------------
# uvm_test_top                      VGA_test_no_data              -     @483 
#   env                             VGA_environment               -     @494 
#     CONF_agent_h                  CONF_input_agent              -     @634 
#       CONF_input_driver           CONF_input_driver             -     @827 
#         rsp_port                  uvm_analysis_port             -     @842 
#         seq_item_port             uvm_seq_item_pull_port        -     @834 
#       CONF_input_monitor          CONF_input_monitor            -     @852 
#         an_port                   uvm_analysis_port             -     @869 
#       CONF_input_seqr             CONF_input_sequencer          -     @663 
#         export_port               uvm_analysis_export           -     @772 
#         fifo                      uvm_tlm_analysis_fifo #(T)    -     @780 
#           analysis_export         uvm_analysis_imp              -     @819 
#           get_ap                  uvm_analysis_port             -     @811 
#           get_peek_export         uvm_get_peek_imp              -     @795 
#           put_ap                  uvm_analysis_port             -     @803 
#           put_export              uvm_put_imp                   -     @787 
#         rsp_export                uvm_analysis_export           -     @670 
#         seq_item_export           uvm_seq_item_pull_imp         -     @764 
#         arbitration_queue         array                         0     -    
#         lock_queue                array                         0     -    
#         num_last_reqs             integral                      32    'd1  
#         num_last_rsps             integral                      32    'd1  
#     CONF_input_virtual_sequencer  CONF_input_virtual_sequencer  -     @513 
#       rsp_export                  uvm_analysis_export           -     @520 
#       seq_item_export             uvm_seq_item_pull_imp         -     @614 
#       arbitration_queue           array                         0     -    
#       lock_queue                  array                         0     -    
#       num_last_reqs               integral                      32    'd1  
#       num_last_rsps               integral                      32    'd1  
#     VGA_input_agent_h             VGA_input_agent               -     @627 
#       VGA_input_driver            VGA_input_driver              -     @1000
#         rsp_port                  uvm_analysis_port             -     @1015
#         seq_item_port             uvm_seq_item_pull_port        -     @1007
#       VGA_input_monitor           VGA_input_monitor             -     @1025
#         an_port                   uvm_analysis_port             -     @1042
#       VGA_input_seqr              uvm_sequencer                 -     @891 
#         rsp_export                uvm_analysis_export           -     @898 
#         seq_item_export           uvm_seq_item_pull_imp         -     @992 
#         arbitration_queue         array                         0     -    
#         lock_queue                array                         0     -    
#         num_last_reqs             integral                      32    'd1  
#         num_last_rsps             integral                      32    'd1  
#     VGA_output_agent_h            VGA_output_agent              -     @506 
#       VGA_output_monitor          VGA_output_monitor            -     @1058
#         an_port                   uvm_analysis_port             -     @1075
#     cov                           VGA_coverage                  -     @641 
#       an_port                     uvm_analysis_imp              -     @648 
# ---------------------------------------------------------------------------
# 
# UVM_INFO testbench/VGA/test/environment/coverage/VGA_coverage.svh(35) @ 30000035: uvm_test_top.env.cov [cov] VGA coverage:  57.14%
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [UVMTOP]     1
# [cov]     1
# ** Note: $finish    : /opt/questa/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 30000035 ns  Iteration: 96  Instance: /testbench_VGA
# Saving coverage database on exit...
# End time: 11:01:18 on Jun 21,2024, Elapsed time: 0:04:19
# Errors: 0, Warnings: 2
