{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659230453097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659230453100 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 31 08:20:53 2022 " "Processing started: Sun Jul 31 08:20:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659230453100 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659230453100 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_RX -c UART_RX " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_RX -c UART_RX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659230453100 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659230453401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659230453401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Portfolio/HDL/UART_DE10/Quartus/UART_RX/UART_RX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659230459566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659230459566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Counter " "Found entity 1: UART_Counter" {  } { { "UART_Counter.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Portfolio/HDL/UART_DE10/Quartus/UART_RX/UART_Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659230459569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659230459569 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_RX " "Elaborating entity \"UART_RX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659230459610 ""}
{ "Error" "EVRFX_VERI_UNMATCHED_DEFPARAM_ID" "UART_Counter.BAUD_COUNT_WIDTH UART_RX.sv(33) " "Verilog Defparam Statement error at UART_RX.sv(33): Quartus Prime Integrated Synthesis cannot resolve defparam identifier \"UART_Counter.BAUD_COUNT_WIDTH\" to a parameter on a specific instance in the current module" {  } { { "UART_RX.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Portfolio/HDL/UART_DE10/Quartus/UART_RX/UART_RX.sv" 33 0 0 } }  } 0 10244 "Verilog Defparam Statement error at %2!s!: Quartus Prime Integrated Synthesis cannot resolve defparam identifier \"%1!s!\" to a parameter on a specific instance in the current module" 0 0 "Analysis & Synthesis" 0 -1 1659230459619 ""}
{ "Error" "EVRFX_VERI_UNMATCHED_DEFPARAM_ID" "UART_Counter.FULL_BAUD_COUNT_TOP UART_RX.sv(34) " "Verilog Defparam Statement error at UART_RX.sv(34): Quartus Prime Integrated Synthesis cannot resolve defparam identifier \"UART_Counter.FULL_BAUD_COUNT_TOP\" to a parameter on a specific instance in the current module" {  } { { "UART_RX.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Portfolio/HDL/UART_DE10/Quartus/UART_RX/UART_RX.sv" 34 0 0 } }  } 0 10244 "Verilog Defparam Statement error at %2!s!: Quartus Prime Integrated Synthesis cannot resolve defparam identifier \"%1!s!\" to a parameter on a specific instance in the current module" 0 0 "Analysis & Synthesis" 0 -1 1659230459619 ""}
{ "Error" "EVRFX_VERI_UNMATCHED_DEFPARAM_ID" "UART_Counter.HALF_BAUD_COUNT_TOP UART_RX.sv(35) " "Verilog Defparam Statement error at UART_RX.sv(35): Quartus Prime Integrated Synthesis cannot resolve defparam identifier \"UART_Counter.HALF_BAUD_COUNT_TOP\" to a parameter on a specific instance in the current module" {  } { { "UART_RX.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Portfolio/HDL/UART_DE10/Quartus/UART_RX/UART_RX.sv" 35 0 0 } }  } 0 10244 "Verilog Defparam Statement error at %2!s!: Quartus Prime Integrated Synthesis cannot resolve defparam identifier \"%1!s!\" to a parameter on a specific instance in the current module" 0 0 "Analysis & Synthesis" 0 -1 1659230459619 ""}
{ "Error" "EVRFX_VERI_UNMATCHED_DEFPARAM_ID" "UART_Counter.BIT_COUNT_WIDTH UART_RX.sv(36) " "Verilog Defparam Statement error at UART_RX.sv(36): Quartus Prime Integrated Synthesis cannot resolve defparam identifier \"UART_Counter.BIT_COUNT_WIDTH\" to a parameter on a specific instance in the current module" {  } { { "UART_RX.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Portfolio/HDL/UART_DE10/Quartus/UART_RX/UART_RX.sv" 36 0 0 } }  } 0 10244 "Verilog Defparam Statement error at %2!s!: Quartus Prime Integrated Synthesis cannot resolve defparam identifier \"%1!s!\" to a parameter on a specific instance in the current module" 0 0 "Analysis & Synthesis" 0 -1 1659230459619 ""}
{ "Error" "EVRFX_VERI_UNMATCHED_DEFPARAM_ID" "UART_Counter.BIT_COUNT_TOP UART_RX.sv(37) " "Verilog Defparam Statement error at UART_RX.sv(37): Quartus Prime Integrated Synthesis cannot resolve defparam identifier \"UART_Counter.BIT_COUNT_TOP\" to a parameter on a specific instance in the current module" {  } { { "UART_RX.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/Portfolio/HDL/UART_DE10/Quartus/UART_RX/UART_RX.sv" 37 0 0 } }  } 0 10244 "Verilog Defparam Statement error at %2!s!: Quartus Prime Integrated Synthesis cannot resolve defparam identifier \"%1!s!\" to a parameter on a specific instance in the current module" 0 0 "Analysis & Synthesis" 0 -1 1659230459619 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659230459620 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659230459655 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jul 31 08:20:59 2022 " "Processing ended: Sun Jul 31 08:20:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659230459655 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659230459655 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659230459655 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659230459655 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659230460218 ""}
