****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 17:41:03 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_37_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_36_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0096     -0.0096

  i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0108      0.9300    0.0000     -0.0096 r    (25.41,20.88)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0044      0.9120    0.0282      0.0186 f    (25.16,20.88)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[37] (net)                               1      0.0010
  copt_h_inst_1319/I (CKBD1BWP16P90CPD)                                                     0.0044      0.9300    0.0000      0.0186 f    (23.66,22.03)
  copt_h_inst_1319/Z (CKBD1BWP16P90CPD)                                                     0.0040      0.9120    0.0085      0.0271 f    (23.81,22.03)
  copt_net_219 (net)                                                     1      0.0006
  U372/A1 (OR2D1BWP16P90CPD)                                                                0.0040      0.9300    0.0000      0.0271 f    (24.01,21.98)
  U372/Z (OR2D1BWP16P90CPD)                                                                 0.0064      0.9120    0.0113      0.0384 f    (24.26,22.03)
  n337 (net)                                                             1      0.0011
  i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/D (DFCNQD1BWP16P90CPDILVT)                         0.0064      0.9300    0.0001      0.0385 f    (27.79,22.00)     s, n
  data arrival time                                                                                                           0.0385

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0018     -0.0018
  clock reconvergence pessimism                                                                                  -0.0079     -0.0097
  i_img2_jtag_pnp_jpnp_shift_reg_reg_36_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0107      1.0700    0.0000     -0.0097 r    (29.46,22.03)     s, n
  clock uncertainty                                                                                               0.0430      0.0333
  library hold time                                                                                     1.0000    0.0052      0.0385
  data required time                                                                                                          0.0385
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0385
  data arrival time                                                                                                          -0.0385
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                           -0.0001



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0041      0.9120    0.0010      0.5010 f    (61.75,13.65)
  tdi (net)                                                              1      0.0015
  FTB_1__41/I (BUFFSKND1BWP16P90CPD)                                                        0.0041      0.9300    0.0000      0.5011 f    (58.76,11.66)     s
  FTB_1__41/Z (BUFFSKND1BWP16P90CPD)                                                        0.0329      0.9120    0.0241      0.5252 f    (58.91,11.66)     s
  aps_rename_31_ (net)                                                   7      0.0117
  ZBUF_4_inst_53/I (BUFFD12BWP16P90CPDULVT)                                                 0.0330      0.9300    0.0008      0.5260 f    (59.02,20.88)
  ZBUF_4_inst_53/Z (BUFFD12BWP16P90CPDULVT)                                                 0.0194      0.9120    0.0203      0.5464 f    (59.81,20.88)
  dbg_datf_si[0] (net)                                                   1      0.1009
  dbg_datf_si[0] (out)                                                                      0.0201      0.9300    0.0045      0.5508 f    (61.75,16.05)
  data arrival time                                                                                                           0.5508

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0430      0.0430
  output external delay                                                                                          -0.5000     -0.4570
  data required time                                                                                                         -0.4570
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4570
  data arrival time                                                                                                          -0.5508
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0078



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdi_i_reg (removal check against rising-edge clock clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  trstn (in)                                                                                0.0305      0.9120    0.0116      0.5116 r    (61.75,11.49)
  trstn (net)                                                           23      0.0376
  i_img2_jtag_tap_tdi_i_reg/CDN (DFCNQD1BWP16P90CPD)                                        0.0350      0.9300    0.0035      0.5151 r    (55.18,11.14)     s, n
  data arrival time                                                                                                           0.5151

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0039     -0.0039
  clock reconvergence pessimism                                                                                  -0.0000     -0.0039
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                                         0.0160      1.0700    0.0000     -0.0039 r    (56.01,11.09)     s, n
  clock uncertainty                                                                                               0.0430      0.0391
  library hold time                                                                                     1.0000    0.0245      0.0636
  data required time                                                                                                          0.0636
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0636
  data arrival time                                                                                                          -0.5151
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4515



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0117     -0.0117

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0187      0.9300    0.0000     -0.0117 r    (56.64,23.76)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0130      0.9120    0.0326      0.0208 r    (56.39,23.76)     s, n
  n408 (net)                                                             2      0.0041
  BUFT_RR_176/I (BUFFD12BWP16P90CPDULVT)                                                    0.0130      0.9300    0.0003      0.0212 r    (59.02,22.03)
  BUFT_RR_176/Z (BUFFD12BWP16P90CPDULVT)                                                    0.0202      0.9120    0.0180      0.0392 r    (59.81,22.03)
  dbg_resetn_flevel[0] (net)                                             1      0.1009
  dbg_resetn_flevel[0] (out)                                                                0.0209      0.9300    0.0046      0.0438 r    (61.75,16.77)
  data arrival time                                                                                                           0.0438

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0430      0.0430
  output external delay                                                                                          -0.5000     -0.4570
  data required time                                                                                                         -0.4570
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4570
  data arrival time                                                                                                          -0.0438
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5008



  Startpoint: i_img2_jtag_attn_cont_reg_reg_1_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_cont_shift_reg_reg_1_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0135     -0.0135

  i_img2_jtag_attn_cont_reg_reg_1_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0285      0.9300    0.0000     -0.0135 r    (54.30,29.52)     s, n
  i_img2_jtag_attn_cont_reg_reg_1_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0258      0.9420    0.0693      0.0558 f    (54.05,29.52)     s, n
  n407 (net)                                                             2      0.0067
  U523/A2 (AOI22D1BWP16P90CPD)                                                              0.0258      0.9300    0.0017      0.0575 f    (58.18,26.16)
  U523/ZN (AOI22D1BWP16P90CPD)                                                              0.0138      0.9420    0.0175      0.0751 r    (58.05,26.08)
  n246 (net)                                                             1      0.0011
  U524/B (IOAI21D1BWP16P90CPD)                                                              0.0138      0.9300    0.0002      0.0752 r    (54.58,26.00)
  U524/ZN (IOAI21D1BWP16P90CPD)                                                             0.0194      0.9420    0.0179      0.0931 f    (54.44,26.05)
  n113 (net)                                                             1      0.0014
  i_img2_jtag_attn_cont_shift_reg_reg_1_/D (DFCNQD1BWP16P90CPD)                             0.0194      0.9300    0.0002      0.0934 f    (48.40,26.61)     s, n
  data arrival time                                                                                                           0.0934

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0059     -0.0059
  clock reconvergence pessimism                                                                                  -0.0066     -0.0125
  i_img2_jtag_attn_cont_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)                            0.0288      1.0700    0.0000     -0.0125 r    (50.07,26.64)     s, n
  clock uncertainty                                                                                               0.0530      0.0405
  library hold time                                                                                     1.0000    0.0270      0.0674
  data required time                                                                                                          0.0674
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0674
  data arrival time                                                                                                          -0.0934
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0259



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0079      0.9420    0.0019      0.5019 f    (61.75,13.65)
  tdi (net)                                                              1      0.0014
  FTB_1__41/I (BUFFSKND1BWP16P90CPD)                                                        0.0079      0.9300    0.0002      0.5021 f    (58.76,11.66)     s
  FTB_1__41/Z (BUFFSKND1BWP16P90CPD)                                                        0.0637      0.9420    0.0471      0.5492 f    (58.91,11.66)     s
  aps_rename_31_ (net)                                                   7      0.0112
  ZBUF_4_inst_53/I (BUFFD12BWP16P90CPDULVT)                                                 0.0644      0.9300    0.0023      0.5515 f    (59.02,20.88)
  ZBUF_4_inst_53/Z (BUFFD12BWP16P90CPDULVT)                                                 0.0315      0.9420    0.0341      0.5856 f    (59.81,20.88)
  dbg_datf_si[0] (net)                                                   1      0.1008
  dbg_datf_si[0] (out)                                                                      0.0405      0.9300    0.0184      0.6040 f    (61.75,16.05)
  data arrival time                                                                                                           0.6040

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0530      0.0530
  output external delay                                                                                          -0.5000     -0.4470
  data required time                                                                                                         -0.4470
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4470
  data arrival time                                                                                                          -0.6040
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0510



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdi_i_reg (removal check against rising-edge clock clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  trstn (in)                                                                                0.0513      0.9420    0.0175      0.5175 r    (61.75,11.49)
  trstn (net)                                                           23      0.0380
  i_img2_jtag_tap_tdi_i_reg/CDN (DFCNQD1BWP16P90CPD)                                        0.0688      0.9300    0.0092      0.5267 r    (55.18,11.14)     s, n
  data arrival time                                                                                                           0.5267

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0083     -0.0083
  clock reconvergence pessimism                                                                                  -0.0000     -0.0083
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                                         0.0258      1.0700    0.0000     -0.0083 r    (56.01,11.09)     s, n
  clock uncertainty                                                                                               0.0530      0.0447
  library hold time                                                                                     1.0000    0.0596      0.1043
  data required time                                                                                                          0.1043
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.1043
  data arrival time                                                                                                          -0.5267
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4223



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0138     -0.0138

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0286      0.9300    0.0000     -0.0138 r    (56.64,23.76)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0217      0.9420    0.0623      0.0486 r    (56.39,23.76)     s, n
  n408 (net)                                                             2      0.0040
  BUFT_RR_176/I (BUFFD12BWP16P90CPDULVT)                                                    0.0217      0.9300    0.0010      0.0496 r    (59.02,22.03)
  BUFT_RR_176/Z (BUFFD12BWP16P90CPDULVT)                                                    0.0301      0.9420    0.0292      0.0788 r    (59.81,22.03)
  dbg_resetn_flevel[0] (net)                                             1      0.1008
  dbg_resetn_flevel[0] (out)                                                                0.0400      0.9300    0.0186      0.0974 r    (61.75,16.77)
  data arrival time                                                                                                           0.0974

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0530      0.0530
  output external delay                                                                                          -0.5000     -0.4470
  data required time                                                                                                         -0.4470
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4470
  data arrival time                                                                                                          -0.0974
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5444



  Startpoint: i_img2_jtag_tap_idcode_reg_reg_10_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_idcode_reg_reg_9_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0063     -0.0063

  i_img2_jtag_tap_idcode_reg_reg_10_/CP (DFCNQD1BWP16P90CPDILVT)                            0.0135      0.9300    0.0000     -0.0063 r    (37.74,7.63)      s, n
  i_img2_jtag_tap_idcode_reg_reg_10_/Q (DFCNQD1BWP16P90CPDILVT)                             0.0059      0.9270    0.0390      0.0327 f    (37.49,7.63)      s, n
  i_img2_jtag_tap_idcode_reg[10] (net)                                   1      0.0010
  copt_h_inst_1281/I (BUFFSKND3BWP16P90CPD)                                                 0.0059      0.9300    0.0001      0.0328 f    (37.98,5.90)
  copt_h_inst_1281/Z (BUFFSKND3BWP16P90CPD)                                                 0.0051      0.9270    0.0139      0.0467 f    (38.20,5.90)
  copt_net_181 (net)                                                     1      0.0007
  U433/A1 (INR2D1BWP16P90CPD)                                                               0.0051      0.9300    0.0000      0.0467 f    (37.88,5.36)
  U433/ZN (INR2D1BWP16P90CPD)                                                               0.0095      0.9270    0.0133      0.0600 f    (37.74,5.33)
  n278 (net)                                                             1      0.0012
  i_img2_jtag_tap_idcode_reg_reg_9_/D (DFCNQD1BWP16P90CPDILVT)                              0.0095      0.9300    0.0001      0.0601 f    (34.63,6.51)      s, n
  data arrival time                                                                                                           0.0601

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0008     -0.0008
  clock reconvergence pessimism                                                                                  -0.0047     -0.0055
  i_img2_jtag_tap_idcode_reg_reg_9_/CP (DFCNQD1BWP16P90CPDILVT)                             0.0138      1.0700    0.0000     -0.0055 r    (36.30,6.48)      s, n
  clock uncertainty                                                                                               0.0480      0.0425
  library hold time                                                                                     1.0000    0.0095      0.0520
  data required time                                                                                                          0.0520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0520
  data arrival time                                                                                                          -0.0601
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0081



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0056      0.9270    0.0014      0.5014 f    (61.75,13.65)
  tdi (net)                                                              1      0.0014
  FTB_1__41/I (BUFFSKND1BWP16P90CPD)                                                        0.0056      0.9300    0.0001      0.5015 f    (58.76,11.66)     s
  FTB_1__41/Z (BUFFSKND1BWP16P90CPD)                                                        0.0471      0.9270    0.0334      0.5349 f    (58.91,11.66)     s
  aps_rename_31_ (net)                                                   7      0.0116
  ZBUF_4_inst_53/I (BUFFD12BWP16P90CPDULVT)                                                 0.0474      0.9300    0.0016      0.5365 f    (59.02,20.88)
  ZBUF_4_inst_53/Z (BUFFD12BWP16P90CPDULVT)                                                 0.0257      0.9270    0.0266      0.5631 f    (59.81,20.88)
  dbg_datf_si[0] (net)                                                   1      0.1008
  dbg_datf_si[0] (out)                                                                      0.0288      0.9300    0.0105      0.5736 f    (61.75,16.05)
  data arrival time                                                                                                           0.5736

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.5736
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0256



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdi_i_reg (removal check against rising-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  trstn (in)                                                                                0.0388      0.9270    0.0134      0.5134 r    (61.75,11.49)
  trstn (net)                                                           23      0.0382
  i_img2_jtag_tap_tdi_i_reg/CDN (DFCNQD1BWP16P90CPD)                                        0.0491      0.9300    0.0062      0.5196 r    (55.18,11.14)     s, n
  data arrival time                                                                                                           0.5196

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0045     -0.0045
  clock reconvergence pessimism                                                                                  -0.0000     -0.0045
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                                         0.0204      1.0700    0.0000     -0.0045 r    (56.01,11.09)     s, n
  clock uncertainty                                                                                               0.0480      0.0435
  library hold time                                                                                     1.0000    0.0370      0.0805
  data required time                                                                                                          0.0805
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0805
  data arrival time                                                                                                          -0.5196
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4391



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0095     -0.0095

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0230      0.9300    0.0000     -0.0095 r    (56.64,23.76)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0168      0.9270    0.0448      0.0354 r    (56.39,23.76)     s, n
  n408 (net)                                                             2      0.0040
  BUFT_RR_176/I (BUFFD12BWP16P90CPDULVT)                                                    0.0168      0.9300    0.0006      0.0360 r    (59.02,22.03)
  BUFT_RR_176/Z (BUFFD12BWP16P90CPDULVT)                                                    0.0248      0.9270    0.0231      0.0591 r    (59.81,22.03)
  dbg_resetn_flevel[0] (net)                                             1      0.1008
  dbg_resetn_flevel[0] (out)                                                                0.0282      0.9300    0.0106      0.0698 r    (61.75,16.77)
  data arrival time                                                                                                           0.0698

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.0698
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5217


1
