$date
	Mon Mar  4 15:47:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_bcdtosev $end
$var wire 7 ! sev_out [6:0] $end
$var reg 4 " bcd_in [3:0] $end
$scope module dut $end
$var wire 4 # bcd_in [3:0] $end
$var reg 7 $ sev_out [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#10
b1 !
b1 $
b0 "
b0 #
#20
b1001111 !
b1001111 $
b1 "
b1 #
#30
b10010 !
b10010 $
b10 "
b10 #
#40
b1001100 !
b1001100 $
b100 "
b100 #
#50
b1100 !
b1100 $
b1001 "
b1001 #
#60
b1111111 !
b1111111 $
b1010 "
b1010 #
#70
