# FPGA-DESIGN: SDRAM Controler

This repository contains the RTL design and testbenches for an **SDRAM Controler** implementation in Verilog/
