<module name="SYS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PDCCMD" acronym="PDCCMD" offset="0x0" width="32" description="Power-Down Command Register">
    <bitfield id="Reserved" width="15" begin="31" end="17" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="GEMPD" width="1" begin="16" end="16" resetval="0" description="Power-down during IDLE:GEMPD = 0: Normal operation. Do not power-down CPU or DSP megamodule when CPU is IDLE.GEMPD = 1: Sleep mode. Power-down CPU and DSP megamodule when CPU enters IDLE state" range="" rwaccess="RW"/>
    <bitfield id="EMCMEM" width="2" begin="15" end="14" resetval="0x1" description="SRAM Sleep ModesDetermines the RAM sleep modes used by the EMC for powering-down internal memories." range="" rwaccess="RW">
      <bitenum value="0" token="EMCMEM_0" description="No sleep mode supported"/>
      <bitenum value="1" token="EMCMEM_1" description="Sleep mode 1"/>
      <bitenum value="2" token="EMCMEM_2_w" description="Sleep mode 2 - equivalent to sleep mode 1"/>
      <bitenum value="3" token="EMCMEM_3_w" description="Sleep mode 3 - equivalent to sleep mode 1"/>
    </bitfield>
    <bitfield id="EMCLOG" width="2" begin="13" end="12" resetval="0x1" description="Logic Clock Gating Modes.Determines to what degree the EMC gates its clockinternally." range="" rwaccess="RW">
      <bitenum value="0" token="EMCLOG_0" description="No clock gating supported beyond leaf clock gating."/>
      <bitenum value="1" token="EMCLOG_1" description="Static clock gating of unused modulesregions when DSP megamodule is active(pmc_pd_pdstat[1:0] = 00) and Static clock gating when DSP megamodule is in standby (pmc_pd_pdstat[1:0] = 11)"/>
    </bitfield>
    <bitfield id="UMCMEM" width="2" begin="11" end="10" resetval="0x1" description="SRAM Sleep ModesDetermines the RAM sleep modes used by the UMC for powering-down L2 pages." range="" rwaccess="RW">
      <bitenum value="0" token="UMCMEM_0" description="No sleep mode supported"/>
      <bitenum value="1" token="UMCMEM_1" description="Sleep mode 1"/>
      <bitenum value="2" token="UMCMEM_2_w" description="Sleep mode 2 - equivalent to sleep mode 1"/>
      <bitenum value="3" token="UMCMEM_3_w" description="Sleep mode 3 - equivalent to sleep mode 1"/>
    </bitfield>
    <bitfield id="UMCLOG" width="2" begin="9" end="8" resetval="0x1" description="Logic Clock Gating Modes.Determines to what degree the UMC gates its clockinternally." range="" rwaccess="RW">
      <bitenum value="0" token="UMCLOG_0" description="No clock gating supported beyond leaf clock gating."/>
      <bitenum value="1" token="UMCLOG_1" description="Static clock gating of unused modulesregions when DSP megamodule is active(pmc_pd_pdstat[1:0] = 00) and Static clock gating when DSP megamodule is in standby (pmc_pd_pdstat[1:0] = 11)"/>
    </bitfield>
    <bitfield id="DMCMEM" width="2" begin="7" end="6" resetval="0x1" description="SRAM Sleep ModesDetermines the RAM sleep modes used by the DMC for powering-down L1D pages." range="" rwaccess="RW">
      <bitenum value="0" token="DMCMEM_0" description="No sleep mode supported"/>
      <bitenum value="1" token="DMCMEM_1" description="Sleep mode 1"/>
      <bitenum value="2" token="DMCMEM_2_w" description="Sleep mode 2 - equivalent to sleep mode 1"/>
      <bitenum value="3" token="DMCMEM_3_w" description="Sleep mode 3 - equivalent to sleep mode 1"/>
    </bitfield>
    <bitfield id="DMCLOG" width="2" begin="5" end="4" resetval="0x1" description="Logic Clock Gating Modes.Determines to what degree the DMC gates its clockinternally." range="" rwaccess="RW">
      <bitenum value="0" token="DMCLOG_0" description="No clock gating supported beyond leaf clock gating."/>
      <bitenum value="1" token="DMCLOG_1" description="Static clock gating of unused modulesregions when DSP megamodule is active (pmc_pd_pdstat[1:0] = 00) and Static clock gating when DSP megamodule is in standby (pmc_pd_pdstat[1:0] = 11)"/>
    </bitfield>
    <bitfield id="PMCMEM" width="2" begin="3" end="2" resetval="0x1" description="SRAM Sleep ModesDetermines the RAM sleep modes used by the PMC for powering-down L1P pages." range="" rwaccess="RW">
      <bitenum value="0" token="PMCMEM_0" description="No sleep mode supported"/>
      <bitenum value="1" token="PMCMEM_1" description="Sleep mode 1"/>
      <bitenum value="2" token="PMCMEM_2_w" description="Sleep mode 2 - equivalent to sleep mode 1"/>
      <bitenum value="3" token="PMCMEM_3_w" description="Sleep mode 3 - equivalent to sleep mode 1"/>
    </bitfield>
    <bitfield id="PMCLOG" width="2" begin="1" end="0" resetval="0x1" description="Logic Clock Gating Modes.Determines to what degree the PMC gates its clockinternally." range="" rwaccess="RW">
      <bitenum value="0" token="PMCLOG_0" description="No clock gating supported beyond leaf clock gating."/>
      <bitenum value="1" token="PMCLOG_1" description="Static clock gating of unused modulesregions when DSP megamodule is active (pmc_pd_pdstat[1:0] = 00) and Static clock gating when DSP megamodule is in standby (pmc_pd_pdstat[1:0] = 11)"/>
    </bitfield>
  </register>
  <register id="REVID" acronym="REVID" offset="0x2000" width="32" description="DSP megamodule Revision ID Register">
    <bitfield id="VERSION" width="16" begin="31" end="16" resetval="0x0002" description="Functional implementation of DSP megamodule 0x0002 : MidGEM" range="" rwaccess="R"/>
    <bitfield id="REVISION" width="16" begin="15" end="0" resetval="0x0000" description="Physical implementation of DSP megamodule version" range="" rwaccess="R"/>
  </register>
</module>
