#--- source.hlsl

RWBuffer<int> In : register(u0);
RWBuffer<int> RowOut : register(u1);
RWBuffer<int> ColOut : register(u2);

[numthreads(1,1,1)]
void main() {
  for(int I = 0; I < 4; I++) {
    int4x4 A;
    int4x4 B;
    switch(I) {
      case 0:
        A._11_12_13_14 = In[I].xxxx;
        B._11_21_31_41 = In[I].xxxx;
        break;
      case 1:
        A._21_22_23_24 = In[I].xxxx;
        B._12_22_32_42 = In[I].xxxx;
        break;
      case 2:
        A._31_32_33_34 = In[I].xxxx;
        B._13_23_33_43 = In[I].xxxx;
        break;
      case 3:
        A._41_42_43_44 = In[I].xxxx;
        B._14_24_34_44 = In[I].xxxx;
        break;

    }
    int4 vec1;
    int4 vec2;
    switch(I) {
      case 0:
        vec1 = A._11_12_13_14;
        vec2 = B._11_21_31_41;
        break;
      case 1:
        vec1 = A._21_22_23_24;
        vec2 = B._12_22_32_42;
        break;
      case 2:
        vec1 = A._31_32_33_34;
        vec2 = B._13_23_33_43;
        break;
      case 3:
        vec1 = A._41_42_43_44;
        vec2 = B._14_24_34_44;
        break;
    }
    for(int VI = 0; VI < 4; VI++) {
      RowOut[I*4+VI] = vec1[VI];
      ColOut[VI*4+I] = vec2[VI];
    }
  }
}

//--- pipeline.yaml

---
Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]
Buffers:
  - Name: In
    Format: Int32
    Data: [ 1, 2, 3, 4]
  - Name: RowOut
    Format: Int32
    FillSize: 64
  - Name: ColOut
    Format: Int32
    FillSize: 64
  - Name: ExpectedRowOut
    Format: Int32
    Data: [ 1,1,1,1, 2,2,2,2, 3,3,3,3, 4,4,4,4 ]
  - Name: ExpectedColOut
    Format: Int32
    Data: [ 1,2,3,4, 1,2,3,4, 1,2,3,4, 1,2,3,4 ]
Results:
  - Result: RowOut
    Rule: BufferExact
    Actual: RowOut
    Expected: ExpectedRowOut
  - Result: ColOut
    Rule: BufferExact
    Actual: ColOut
    Expected: ExpectedColOut
DescriptorSets:
  - Resources:
    - Name: In
      Kind: RWBuffer
      DirectXBinding:
        Register: 0
        Space: 0
      VulkanBinding:
        Binding: 0
    - Name: RowOut
      Kind: RWBuffer
      DirectXBinding:
        Register: 1
        Space: 0
      VulkanBinding:
        Binding: 1
    - Name: ColOut
      Kind: RWBuffer
      DirectXBinding:
        Register: 2
        Space: 0
      VulkanBinding:
        Binding: 2
...
#--- end


# RUN: split-file %s %t
# RUN: %dxc_target -T cs_6_0 -Fo %t.o %t/source.hlsl
# RUN: %offloader %t/pipeline.yaml %t.o
