[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TypeParamElab/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 276
LIB: work
FILE: ${SURELOG_DIR}/tests/TypeParamElab/dut.sv
n<> u<275> t<Top_level_rule> c<1> l<1:1> el<38:1>
  n<> u<1> t<Null_rule> p<275> s<274> l<1:1>
  n<> u<274> t<Source_text> p<275> c<53> l<1:1> el<37:10>
    n<> u<53> t<Description> p<274> c<52> s<133> l<1:1> el<7:10>
      n<> u<52> t<Module_declaration> p<53> c<50> l<1:1> el<7:10>
        n<> u<50> t<Module_ansi_header> p<52> c<2> s<51> l<1:1> el<5:42>
          n<module> u<2> t<Module_keyword> p<50> s<3> l<1:1> el<1:7>
          n<stream_arbiter_flushable> u<3> t<StringConst> p<50> s<40> l<1:8> el<1:32>
          n<> u<40> t<Parameter_port_list> p<50> c<12> s<49> l<1:33> el<5:2>
            n<> u<12> t<Parameter_port_declaration> p<40> c<11> s<27> l<2:5> el<2:39>
              n<> u<11> t<Parameter_declaration> p<12> c<10> l<2:5> el<2:39>
                n<> u<10> t<TYPE> p<11> s<9> l<2:15> el<2:19>
                n<> u<9> t<List_of_param_assignments> p<11> c<8> l<2:25> el<2:39>
                  n<> u<8> t<Param_assignment> p<9> c<4> l<2:25> el<2:39>
                    n<DATA_T> u<4> t<StringConst> p<8> s<7> l<2:25> el<2:31>
                    n<> u<7> t<Constant_param_expression> p<8> c<6> l<2:34> el<2:39>
                      n<> u<6> t<Data_type> p<7> c<5> l<2:34> el<2:39>
                        n<> u<5> t<IntVec_TypeLogic> p<6> l<2:34> el<2:39>
            n<> u<27> t<Parameter_port_declaration> p<40> c<26> s<39> l<3:5> el<3:35>
              n<> u<26> t<Parameter_declaration> p<27> c<15> l<3:5> el<3:35>
                n<> u<15> t<Data_type_or_implicit> p<26> c<14> s<25> l<3:15> el<3:22>
                  n<> u<14> t<Data_type> p<15> c<13> l<3:15> el<3:22>
                    n<> u<13> t<IntegerAtomType_Integer> p<14> l<3:15> el<3:22>
                n<> u<25> t<List_of_param_assignments> p<26> c<24> l<3:25> el<3:35>
                  n<> u<24> t<Param_assignment> p<25> c<16> l<3:25> el<3:35>
                    n<N_INP> u<16> t<StringConst> p<24> s<23> l<3:25> el<3:30>
                    n<> u<23> t<Constant_param_expression> p<24> c<22> l<3:33> el<3:35>
                      n<> u<22> t<Constant_mintypmax_expression> p<23> c<21> l<3:33> el<3:35>
                        n<> u<21> t<Constant_expression> p<22> c<20> l<3:33> el<3:35>
                          n<> u<20> t<Unary_Minus> p<21> s<19> l<3:33> el<3:34>
                          n<> u<19> t<Constant_primary> p<21> c<18> l<3:34> el<3:35>
                            n<> u<18> t<Primary_literal> p<19> c<17> l<3:34> el<3:35>
                              n<1> u<17> t<IntConst> p<18> l<3:34> el<3:35>
            n<> u<39> t<Parameter_port_declaration> p<40> c<38> l<4:5> el<4:39>
              n<> u<38> t<Parameter_declaration> p<39> c<28> l<4:5> el<4:39>
                n<> u<28> t<Data_type_or_implicit> p<38> s<37> l<4:25> el<4:25>
                n<> u<37> t<List_of_param_assignments> p<38> c<36> l<4:25> el<4:39>
                  n<> u<36> t<Param_assignment> p<37> c<29> l<4:25> el<4:39>
                    n<ARBITER> u<29> t<StringConst> p<36> s<35> l<4:25> el<4:32>
                    n<> u<35> t<Constant_param_expression> p<36> c<34> l<4:35> el<4:39>
                      n<> u<34> t<Constant_mintypmax_expression> p<35> c<33> l<4:35> el<4:39>
                        n<> u<33> t<Constant_expression> p<34> c<32> l<4:35> el<4:39>
                          n<> u<32> t<Constant_primary> p<33> c<31> l<4:35> el<4:39>
                            n<> u<31> t<Primary_literal> p<32> c<30> l<4:35> el<4:39>
                              n<"rr"> u<30> t<StringLiteral> p<31> l<4:35> el<4:39>
          n<> u<49> t<List_of_port_declarations> p<50> c<48> l<5:3> el<5:41>
            n<> u<48> t<Ansi_port_declaration> p<49> c<46> l<5:4> el<5:40>
              n<> u<46> t<Net_port_header> p<48> c<41> s<47> l<5:4> el<5:17>
                n<> u<41> t<PortDir_Out> p<46> s<45> l<5:4> el<5:10>
                n<> u<45> t<Net_port_type> p<46> c<44> l<5:11> el<5:17>
                  n<> u<44> t<Data_type_or_implicit> p<45> c<43> l<5:11> el<5:17>
                    n<DATA_T> u<43> t<Data_type> p<44> c<42> l<5:11> el<5:17>
                      n<DATA_T> u<42> t<StringConst> p<43> l<5:11> el<5:17>
              n<oup_data_o> u<47> t<StringConst> p<48> l<5:30> el<5:40>
        n<> u<51> t<ENDMODULE> p<52> l<7:1> el<7:10>
    n<> u<133> t<Description> p<274> c<132> s<273> l<9:1> el<20:10>
      n<> u<132> t<Module_declaration> p<133> c<94> l<9:1> el<20:10>
        n<> u<94> t<Module_nonansi_header> p<132> c<54> s<130> l<9:1> el<12:44>
          n<module> u<54> t<Module_keyword> p<94> s<55> l<9:1> el<9:7>
          n<stream_arbiter> u<55> t<StringConst> p<94> s<92> l<9:8> el<9:22>
          n<> u<92> t<Parameter_port_list> p<94> c<64> s<93> l<9:23> el<12:40>
            n<> u<64> t<Parameter_port_declaration> p<92> c<63> s<79> l<10:5> el<10:39>
              n<> u<63> t<Parameter_declaration> p<64> c<62> l<10:5> el<10:39>
                n<> u<62> t<TYPE> p<63> s<61> l<10:15> el<10:19>
                n<> u<61> t<List_of_param_assignments> p<63> c<60> l<10:25> el<10:39>
                  n<> u<60> t<Param_assignment> p<61> c<56> l<10:25> el<10:39>
                    n<DATA_T> u<56> t<StringConst> p<60> s<59> l<10:25> el<10:31>
                    n<> u<59> t<Constant_param_expression> p<60> c<58> l<10:34> el<10:39>
                      n<> u<58> t<Data_type> p<59> c<57> l<10:34> el<10:39>
                        n<> u<57> t<IntVec_TypeLogic> p<58> l<10:34> el<10:39>
            n<> u<79> t<Parameter_port_declaration> p<92> c<78> s<91> l<11:5> el<11:35>
              n<> u<78> t<Parameter_declaration> p<79> c<67> l<11:5> el<11:35>
                n<> u<67> t<Data_type_or_implicit> p<78> c<66> s<77> l<11:15> el<11:22>
                  n<> u<66> t<Data_type> p<67> c<65> l<11:15> el<11:22>
                    n<> u<65> t<IntegerAtomType_Integer> p<66> l<11:15> el<11:22>
                n<> u<77> t<List_of_param_assignments> p<78> c<76> l<11:25> el<11:35>
                  n<> u<76> t<Param_assignment> p<77> c<68> l<11:25> el<11:35>
                    n<N_INP> u<68> t<StringConst> p<76> s<75> l<11:25> el<11:30>
                    n<> u<75> t<Constant_param_expression> p<76> c<74> l<11:33> el<11:35>
                      n<> u<74> t<Constant_mintypmax_expression> p<75> c<73> l<11:33> el<11:35>
                        n<> u<73> t<Constant_expression> p<74> c<72> l<11:33> el<11:35>
                          n<> u<72> t<Unary_Minus> p<73> s<71> l<11:33> el<11:34>
                          n<> u<71> t<Constant_primary> p<73> c<70> l<11:34> el<11:35>
                            n<> u<70> t<Primary_literal> p<71> c<69> l<11:34> el<11:35>
                              n<1> u<69> t<IntConst> p<70> l<11:34> el<11:35>
            n<> u<91> t<Parameter_port_declaration> p<92> c<90> l<12:5> el<12:39>
              n<> u<90> t<Parameter_declaration> p<91> c<80> l<12:5> el<12:39>
                n<> u<80> t<Data_type_or_implicit> p<90> s<89> l<12:25> el<12:25>
                n<> u<89> t<List_of_param_assignments> p<90> c<88> l<12:25> el<12:39>
                  n<> u<88> t<Param_assignment> p<89> c<81> l<12:25> el<12:39>
                    n<ARBITER> u<81> t<StringConst> p<88> s<87> l<12:25> el<12:32>
                    n<> u<87> t<Constant_param_expression> p<88> c<86> l<12:35> el<12:39>
                      n<> u<86> t<Constant_mintypmax_expression> p<87> c<85> l<12:35> el<12:39>
                        n<> u<85> t<Constant_expression> p<86> c<84> l<12:35> el<12:39>
                          n<> u<84> t<Constant_primary> p<85> c<83> l<12:35> el<12:39>
                            n<> u<83> t<Primary_literal> p<84> c<82> l<12:35> el<12:39>
                              n<"rr"> u<82> t<StringLiteral> p<83> l<12:35> el<12:39>
          n<> u<93> t<List_of_ports> p<94> l<12:41> el<12:43>
        n<> u<130> t<Module_item> p<132> c<129> s<131> l<14:3> el<18:14>
          n<> u<129> t<Non_port_module_item> p<130> c<128> l<14:3> el<18:14>
            n<> u<128> t<Module_or_generate_item> p<129> c<127> l<14:3> el<18:14>
              n<> u<127> t<Module_instantiation> p<128> c<95> l<14:3> el<18:14>
                n<stream_arbiter_flushable> u<95> t<StringConst> p<127> s<121> l<14:3> el<14:27>
                n<> u<121> t<Parameter_value_assignment> p<127> c<120> s<126> l<14:28> el<18:4>
                  n<> u<120> t<List_of_parameter_assignments> p<121> c<103> l<15:5> el<17:24>
                    n<> u<103> t<Named_parameter_assignment> p<120> c<96> s<111> l<15:5> el<15:23>
                      n<DATA_T> u<96> t<StringConst> p<103> s<102> l<15:6> el<15:12>
                      n<> u<102> t<Param_expression> p<103> c<101> l<15:16> el<15:22>
                        n<> u<101> t<Mintypmax_expression> p<102> c<100> l<15:16> el<15:22>
                          n<> u<100> t<Expression> p<101> c<99> l<15:16> el<15:22>
                            n<> u<99> t<Primary> p<100> c<98> l<15:16> el<15:22>
                              n<> u<98> t<Primary_literal> p<99> c<97> l<15:16> el<15:22>
                                n<DATA_T> u<97> t<StringConst> p<98> l<15:16> el<15:22>
                    n<> u<111> t<Named_parameter_assignment> p<120> c<104> s<119> l<16:5> el<16:22>
                      n<N_INP> u<104> t<StringConst> p<111> s<110> l<16:6> el<16:11>
                      n<> u<110> t<Param_expression> p<111> c<109> l<16:16> el<16:21>
                        n<> u<109> t<Mintypmax_expression> p<110> c<108> l<16:16> el<16:21>
                          n<> u<108> t<Expression> p<109> c<107> l<16:16> el<16:21>
                            n<> u<107> t<Primary> p<108> c<106> l<16:16> el<16:21>
                              n<> u<106> t<Primary_literal> p<107> c<105> l<16:16> el<16:21>
                                n<N_INP> u<105> t<StringConst> p<106> l<16:16> el<16:21>
                    n<> u<119> t<Named_parameter_assignment> p<120> c<112> l<17:5> el<17:24>
                      n<ARBITER> u<112> t<StringConst> p<119> s<118> l<17:6> el<17:13>
                      n<> u<118> t<Param_expression> p<119> c<117> l<17:16> el<17:23>
                        n<> u<117> t<Mintypmax_expression> p<118> c<116> l<17:16> el<17:23>
                          n<> u<116> t<Expression> p<117> c<115> l<17:16> el<17:23>
                            n<> u<115> t<Primary> p<116> c<114> l<17:16> el<17:23>
                              n<> u<114> t<Primary_literal> p<115> c<113> l<17:16> el<17:23>
                                n<ARBITER> u<113> t<StringConst> p<114> l<17:16> el<17:23>
                n<> u<126> t<Hierarchical_instance> p<127> c<123> l<18:5> el<18:13>
                  n<> u<123> t<Name_of_instance> p<126> c<122> s<125> l<18:5> el<18:10>
                    n<i_arb> u<122> t<StringConst> p<123> l<18:5> el<18:10>
                  n<> u<125> t<List_of_port_connections> p<126> c<124> l<18:12> el<18:12>
                    n<> u<124> t<Ordered_port_connection> p<125> l<18:12> el<18:12>
        n<> u<131> t<ENDMODULE> p<132> l<20:1> el<20:10>
    n<> u<273> t<Description> p<274> c<272> l<22:1> el<37:10>
      n<> u<272> t<Module_declaration> p<273> c<183> l<22:1> el<37:10>
        n<> u<183> t<Module_nonansi_header> p<272> c<134> s<242> l<22:1> el<25:44>
          n<module> u<134> t<Module_keyword> p<183> s<135> l<22:1> el<22:7>
          n<axi_node_arbiter> u<135> t<StringConst> p<183> s<181> l<22:8> el<22:24>
          n<> u<181> t<Parameter_port_list> p<183> c<150> s<182> l<22:25> el<25:40>
            n<> u<150> t<Parameter_port_declaration> p<181> c<149> s<165> l<23:3> el<23:39>
              n<> u<149> t<Parameter_declaration> p<150> c<139> l<23:3> el<23:39>
                n<> u<139> t<Data_type_or_implicit> p<149> c<138> s<148> l<23:13> el<23:25>
                  n<> u<138> t<Data_type> p<139> c<136> l<23:13> el<23:25>
                    n<> u<136> t<IntegerAtomType_Int> p<138> s<137> l<23:13> el<23:16>
                    n<> u<137> t<Signing_Unsigned> p<138> l<23:17> el<23:25>
                n<> u<148> t<List_of_param_assignments> p<149> c<147> l<23:26> el<23:39>
                  n<> u<147> t<Param_assignment> p<148> c<140> l<23:26> el<23:39>
                    n<AUX_WIDTH> u<140> t<StringConst> p<147> s<146> l<23:26> el<23:35>
                    n<> u<146> t<Constant_param_expression> p<147> c<145> l<23:38> el<23:39>
                      n<> u<145> t<Constant_mintypmax_expression> p<146> c<144> l<23:38> el<23:39>
                        n<> u<144> t<Constant_expression> p<145> c<143> l<23:38> el<23:39>
                          n<> u<143> t<Constant_primary> p<144> c<142> l<23:38> el<23:39>
                            n<> u<142> t<Primary_literal> p<143> c<141> l<23:38> el<23:39>
                              n<5> u<141> t<IntConst> p<142> l<23:38> el<23:39>
            n<> u<165> t<Parameter_port_declaration> p<181> c<164> s<180> l<24:3> el<24:38>
              n<> u<164> t<Parameter_declaration> p<165> c<154> l<24:3> el<24:38>
                n<> u<154> t<Data_type_or_implicit> p<164> c<153> s<163> l<24:13> el<24:25>
                  n<> u<153> t<Data_type> p<154> c<151> l<24:13> el<24:25>
                    n<> u<151> t<IntegerAtomType_Int> p<153> s<152> l<24:13> el<24:16>
                    n<> u<152> t<Signing_Unsigned> p<153> l<24:17> el<24:25>
                n<> u<163> t<List_of_param_assignments> p<164> c<162> l<24:26> el<24:38>
                  n<> u<162> t<Param_assignment> p<163> c<155> l<24:26> el<24:38>
                    n<ID_WIDTH> u<155> t<StringConst> p<162> s<161> l<24:26> el<24:34>
                    n<> u<161> t<Constant_param_expression> p<162> c<160> l<24:37> el<24:38>
                      n<> u<160> t<Constant_mintypmax_expression> p<161> c<159> l<24:37> el<24:38>
                        n<> u<159> t<Constant_expression> p<160> c<158> l<24:37> el<24:38>
                          n<> u<158> t<Constant_primary> p<159> c<157> l<24:37> el<24:38>
                            n<> u<157> t<Primary_literal> p<158> c<156> l<24:37> el<24:38>
                              n<5> u<156> t<IntConst> p<157> l<24:37> el<24:38>
            n<> u<180> t<Parameter_port_declaration> p<181> c<179> l<25:3> el<25:39>
              n<> u<179> t<Parameter_declaration> p<180> c<169> l<25:3> el<25:39>
                n<> u<169> t<Data_type_or_implicit> p<179> c<168> s<178> l<25:13> el<25:25>
                  n<> u<168> t<Data_type> p<169> c<166> l<25:13> el<25:25>
                    n<> u<166> t<IntegerAtomType_Int> p<168> s<167> l<25:13> el<25:16>
                    n<> u<167> t<Signing_Unsigned> p<168> l<25:17> el<25:25>
                n<> u<178> t<List_of_param_assignments> p<179> c<177> l<25:26> el<25:39>
                  n<> u<177> t<Param_assignment> p<178> c<170> l<25:26> el<25:39>
                    n<N_MASTER> u<170> t<StringConst> p<177> s<176> l<25:26> el<25:34>
                    n<> u<176> t<Constant_param_expression> p<177> c<175> l<25:37> el<25:39>
                      n<> u<175> t<Constant_mintypmax_expression> p<176> c<174> l<25:37> el<25:39>
                        n<> u<174> t<Constant_expression> p<175> c<173> l<25:37> el<25:39>
                          n<> u<173> t<Constant_primary> p<174> c<172> l<25:37> el<25:39>
                            n<> u<172> t<Primary_literal> p<173> c<171> l<25:37> el<25:39>
                              n<10> u<171> t<IntConst> p<172> l<25:37> el<25:39>
          n<> u<182> t<List_of_ports> p<183> l<25:41> el<25:43>
        n<> u<242> t<Module_item> p<272> c<241> s<270> l<27:3> el<30:16>
          n<> u<241> t<Non_port_module_item> p<242> c<240> l<27:3> el<30:16>
            n<> u<240> t<Module_or_generate_item> p<241> c<239> l<27:3> el<30:16>
              n<> u<239> t<Module_common_item> p<240> c<238> l<27:3> el<30:16>
                n<> u<238> t<Module_or_generate_item_declaration> p<239> c<237> l<27:3> el<30:16>
                  n<> u<237> t<Package_or_generate_item_declaration> p<238> c<236> l<27:3> el<30:16>
                    n<> u<236> t<Data_declaration> p<237> c<235> l<27:3> el<30:16>
                      n<> u<235> t<Type_declaration> p<236> c<233> l<27:3> el<30:16>
                        n<> u<233> t<Data_type> p<235> c<185> s<234> l<27:11> el<30:4>
                          n<> u<185> t<Struct_union> p<233> c<184> s<186> l<27:11> el<27:17>
                            n<> u<184> t<Struct_keyword> p<185> l<27:11> el<27:17>
                          n<> u<186> t<Packed_keyword> p<233> s<209> l<27:18> el<27:24>
                          n<> u<209> t<Struct_union_member> p<233> c<205> s<232> l<28:5> el<28:31>
                            n<> u<205> t<Data_type_or_void> p<209> c<204> s<208> l<28:5> el<28:26>
                              n<> u<204> t<Data_type> p<205> c<187> l<28:5> el<28:26>
                                n<> u<187> t<IntVec_TypeLogic> p<204> s<203> l<28:5> el<28:10>
                                n<> u<203> t<Packed_dimension> p<204> c<202> l<28:11> el<28:26>
                                  n<> u<202> t<Constant_range> p<203> c<197> l<28:12> el<28:25>
                                    n<> u<197> t<Constant_expression> p<202> c<191> s<201> l<28:12> el<28:23>
                                      n<> u<191> t<Constant_expression> p<197> c<190> s<196> l<28:12> el<28:21>
                                        n<> u<190> t<Constant_primary> p<191> c<189> l<28:12> el<28:21>
                                          n<> u<189> t<Primary_literal> p<190> c<188> l<28:12> el<28:21>
                                            n<AUX_WIDTH> u<188> t<StringConst> p<189> l<28:12> el<28:21>
                                      n<> u<196> t<BinOp_Minus> p<197> s<195> l<28:21> el<28:22>
                                      n<> u<195> t<Constant_expression> p<197> c<194> l<28:22> el<28:23>
                                        n<> u<194> t<Constant_primary> p<195> c<193> l<28:22> el<28:23>
                                          n<> u<193> t<Primary_literal> p<194> c<192> l<28:22> el<28:23>
                                            n<1> u<192> t<IntConst> p<193> l<28:22> el<28:23>
                                    n<> u<201> t<Constant_expression> p<202> c<200> l<28:24> el<28:25>
                                      n<> u<200> t<Constant_primary> p<201> c<199> l<28:24> el<28:25>
                                        n<> u<199> t<Primary_literal> p<200> c<198> l<28:24> el<28:25>
                                          n<0> u<198> t<IntConst> p<199> l<28:24> el<28:25>
                            n<> u<208> t<List_of_variable_decl_assignments> p<209> c<207> l<28:27> el<28:30>
                              n<> u<207> t<Variable_decl_assignment> p<208> c<206> l<28:27> el<28:30>
                                n<aux> u<206> t<StringConst> p<207> l<28:27> el<28:30>
                          n<> u<232> t<Struct_union_member> p<233> c<228> l<29:5> el<29:30>
                            n<> u<228> t<Data_type_or_void> p<232> c<227> s<231> l<29:5> el<29:25>
                              n<> u<227> t<Data_type> p<228> c<210> l<29:5> el<29:25>
                                n<> u<210> t<IntVec_TypeLogic> p<227> s<226> l<29:5> el<29:10>
                                n<> u<226> t<Packed_dimension> p<227> c<225> l<29:11> el<29:25>
                                  n<> u<225> t<Constant_range> p<226> c<220> l<29:12> el<29:24>
                                    n<> u<220> t<Constant_expression> p<225> c<214> s<224> l<29:12> el<29:22>
                                      n<> u<214> t<Constant_expression> p<220> c<213> s<219> l<29:12> el<29:20>
                                        n<> u<213> t<Constant_primary> p<214> c<212> l<29:12> el<29:20>
                                          n<> u<212> t<Primary_literal> p<213> c<211> l<29:12> el<29:20>
                                            n<ID_WIDTH> u<211> t<StringConst> p<212> l<29:12> el<29:20>
                                      n<> u<219> t<BinOp_Minus> p<220> s<218> l<29:20> el<29:21>
                                      n<> u<218> t<Constant_expression> p<220> c<217> l<29:21> el<29:22>
                                        n<> u<217> t<Constant_primary> p<218> c<216> l<29:21> el<29:22>
                                          n<> u<216> t<Primary_literal> p<217> c<215> l<29:21> el<29:22>
                                            n<1> u<215> t<IntConst> p<216> l<29:21> el<29:22>
                                    n<> u<224> t<Constant_expression> p<225> c<223> l<29:23> el<29:24>
                                      n<> u<223> t<Constant_primary> p<224> c<222> l<29:23> el<29:24>
                                        n<> u<222> t<Primary_literal> p<223> c<221> l<29:23> el<29:24>
                                          n<0> u<221> t<IntConst> p<222> l<29:23> el<29:24>
                            n<> u<231> t<List_of_variable_decl_assignments> p<232> c<230> l<29:27> el<29:29>
                              n<> u<230> t<Variable_decl_assignment> p<231> c<229> l<29:27> el<29:29>
                                n<id> u<229> t<StringConst> p<230> l<29:27> el<29:29>
                        n<axi_meta_t> u<234> t<StringConst> p<235> l<30:5> el<30:15>
        n<> u<270> t<Module_item> p<272> c<269> s<271> l<32:2> el<35:19>
          n<> u<269> t<Non_port_module_item> p<270> c<268> l<32:2> el<35:19>
            n<> u<268> t<Module_or_generate_item> p<269> c<267> l<32:2> el<35:19>
              n<> u<267> t<Module_instantiation> p<268> c<243> l<32:2> el<35:19>
                n<stream_arbiter> u<243> t<StringConst> p<267> s<261> l<32:2> el<32:16>
                n<> u<261> t<Parameter_value_assignment> p<267> c<260> s<266> l<32:17> el<35:4>
                  n<> u<260> t<List_of_parameter_assignments> p<261> c<251> l<33:5> el<34:23>
                    n<> u<251> t<Named_parameter_assignment> p<260> c<244> s<259> l<33:5> el<33:25>
                      n<DATA_T> u<244> t<StringConst> p<251> s<250> l<33:6> el<33:12>
                      n<> u<250> t<Param_expression> p<251> c<249> l<33:14> el<33:24>
                        n<> u<249> t<Mintypmax_expression> p<250> c<248> l<33:14> el<33:24>
                          n<> u<248> t<Expression> p<249> c<247> l<33:14> el<33:24>
                            n<> u<247> t<Primary> p<248> c<246> l<33:14> el<33:24>
                              n<> u<246> t<Primary_literal> p<247> c<245> l<33:14> el<33:24>
                                n<axi_meta_t> u<245> t<StringConst> p<246> l<33:14> el<33:24>
                    n<> u<259> t<Named_parameter_assignment> p<260> c<252> l<34:5> el<34:23>
                      n<N_INP> u<252> t<StringConst> p<259> s<258> l<34:6> el<34:11>
                      n<> u<258> t<Param_expression> p<259> c<257> l<34:14> el<34:22>
                        n<> u<257> t<Mintypmax_expression> p<258> c<256> l<34:14> el<34:22>
                          n<> u<256> t<Expression> p<257> c<255> l<34:14> el<34:22>
                            n<> u<255> t<Primary> p<256> c<254> l<34:14> el<34:22>
                              n<> u<254> t<Primary_literal> p<255> c<253> l<34:14> el<34:22>
                                n<N_MASTER> u<253> t<StringConst> p<254> l<34:14> el<34:22>
                n<> u<266> t<Hierarchical_instance> p<267> c<263> l<35:5> el<35:18>
                  n<> u<263> t<Name_of_instance> p<266> c<262> s<265> l<35:5> el<35:14>
                    n<i_arb_inp> u<262> t<StringConst> p<263> l<35:5> el<35:14>
                  n<> u<265> t<List_of_port_connections> p<266> c<264> l<35:17> el<35:17>
                    n<> u<264> t<Ordered_port_connection> p<265> l<35:17> el<35:17>
        n<> u<271> t<ENDMODULE> p<272> l<37:1> el<37:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParamElab/dut.sv:1:1: No timescale set for "stream_arbiter_flushable".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParamElab/dut.sv:9:1: No timescale set for "stream_arbiter".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParamElab/dut.sv:22:1: No timescale set for "axi_node_arbiter".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TypeParamElab/dut.sv:22:1: Compile module "work@axi_node_arbiter".
[INF:CP0303] ${SURELOG_DIR}/tests/TypeParamElab/dut.sv:9:1: Compile module "work@stream_arbiter".
[INF:CP0303] ${SURELOG_DIR}/tests/TypeParamElab/dut.sv:1:1: Compile module "work@stream_arbiter_flushable".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              11
Design                                                 1
IntTypespec                                            3
IntegerTypespec                                        2
LogicTypespec                                          4
LogicVar                                               1
Module                                                 3
ModuleTypespec                                         2
Operation                                              4
ParamAssign                                            7
Parameter                                              7
Port                                                   1
Range                                                  2
RefModule                                              2
RefObj                                                 2
RefTypespec                                           10
StructTypespec                                         1
TypeParameter                                          2
TypespecMember                                         2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypeParamElab/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@axi_node_arbiter
  |vpiParameter:
  \_Parameter: (work@axi_node_arbiter.AUX_WIDTH), line:23:26, endln:23:39
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |UINT:5
    |vpiTypespec:
    \_RefTypespec: (work@axi_node_arbiter.AUX_WIDTH), line:23:13, endln:23:25
      |vpiParent:
      \_Parameter: (work@axi_node_arbiter.AUX_WIDTH), line:23:26, endln:23:39
      |vpiFullName:work@axi_node_arbiter.AUX_WIDTH
      |vpiActual:
      \_IntTypespec: , line:23:13, endln:23:25
    |vpiName:AUX_WIDTH
    |vpiFullName:work@axi_node_arbiter.AUX_WIDTH
  |vpiParameter:
  \_Parameter: (work@axi_node_arbiter.ID_WIDTH), line:24:26, endln:24:38
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |UINT:5
    |vpiTypespec:
    \_RefTypespec: (work@axi_node_arbiter.ID_WIDTH), line:24:13, endln:24:25
      |vpiParent:
      \_Parameter: (work@axi_node_arbiter.ID_WIDTH), line:24:26, endln:24:38
      |vpiFullName:work@axi_node_arbiter.ID_WIDTH
      |vpiActual:
      \_IntTypespec: , line:24:13, endln:24:25
    |vpiName:ID_WIDTH
    |vpiFullName:work@axi_node_arbiter.ID_WIDTH
  |vpiParameter:
  \_Parameter: (work@axi_node_arbiter.N_MASTER), line:25:26, endln:25:39
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |UINT:10
    |vpiTypespec:
    \_RefTypespec: (work@axi_node_arbiter.N_MASTER), line:25:13, endln:25:25
      |vpiParent:
      \_Parameter: (work@axi_node_arbiter.N_MASTER), line:25:26, endln:25:39
      |vpiFullName:work@axi_node_arbiter.N_MASTER
      |vpiActual:
      \_IntTypespec: , line:25:13, endln:25:25
    |vpiName:N_MASTER
    |vpiFullName:work@axi_node_arbiter.N_MASTER
  |vpiParamAssign:
  \_ParamAssign: , line:23:26, endln:23:39
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiRhs:
    \_Constant: , line:23:38, endln:23:39
      |vpiParent:
      \_ParamAssign: , line:23:26, endln:23:39
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@axi_node_arbiter.AUX_WIDTH), line:23:26, endln:23:39
  |vpiParamAssign:
  \_ParamAssign: , line:24:26, endln:24:38
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiRhs:
    \_Constant: , line:24:37, endln:24:38
      |vpiParent:
      \_ParamAssign: , line:24:26, endln:24:38
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@axi_node_arbiter.ID_WIDTH), line:24:26, endln:24:38
  |vpiParamAssign:
  \_ParamAssign: , line:25:26, endln:25:39
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiRhs:
    \_Constant: , line:25:37, endln:25:39
      |vpiParent:
      \_ParamAssign: , line:25:26, endln:25:39
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@axi_node_arbiter.N_MASTER), line:25:26, endln:25:39
  |vpiTypedef:
  \_IntTypespec: , line:23:13, endln:23:25
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
  |vpiTypedef:
  \_IntTypespec: , line:24:13, endln:24:25
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
  |vpiTypedef:
  \_IntTypespec: , line:25:13, endln:25:25
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
  |vpiTypedef:
  \_StructTypespec: (axi_meta_t), line:27:11, endln:30:4
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiName:axi_meta_t
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (aux), line:28:27, endln:28:30
      |vpiParent:
      \_StructTypespec: (axi_meta_t), line:27:11, endln:30:4
      |vpiName:aux
      |vpiTypespec:
      \_RefTypespec: (work@axi_node_arbiter.axi_meta_t.aux), line:28:5, endln:28:26
        |vpiParent:
        \_TypespecMember: (aux), line:28:27, endln:28:30
        |vpiFullName:work@axi_node_arbiter.axi_meta_t.aux
        |vpiActual:
        \_LogicTypespec: , line:28:5, endln:28:26
    |vpiTypespecMember:
    \_TypespecMember: (id), line:29:27, endln:29:29
      |vpiParent:
      \_StructTypespec: (axi_meta_t), line:27:11, endln:30:4
      |vpiName:id
      |vpiTypespec:
      \_RefTypespec: (work@axi_node_arbiter.axi_meta_t.id), line:29:5, endln:29:25
        |vpiParent:
        \_TypespecMember: (id), line:29:27, endln:29:29
        |vpiFullName:work@axi_node_arbiter.axi_meta_t.id
        |vpiActual:
        \_LogicTypespec: , line:29:5, endln:29:25
  |vpiTypedef:
  \_LogicTypespec: , line:28:5, endln:28:26
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiRange:
    \_Range: , line:28:11, endln:28:26
      |vpiParent:
      \_LogicTypespec: , line:28:5, endln:28:26
      |vpiLeftRange:
      \_Operation: , line:28:12, endln:28:23
        |vpiParent:
        \_Range: , line:28:11, endln:28:26
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@axi_node_arbiter.AUX_WIDTH), line:28:12, endln:28:21
          |vpiParent:
          \_Operation: , line:28:12, endln:28:23
          |vpiName:AUX_WIDTH
          |vpiFullName:work@axi_node_arbiter.AUX_WIDTH
          |vpiActual:
          \_Parameter: (work@axi_node_arbiter.AUX_WIDTH), line:23:26, endln:23:39
        |vpiOperand:
        \_Constant: , line:28:22, endln:28:23
          |vpiParent:
          \_Operation: , line:28:12, endln:28:23
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:28:24, endln:28:25
        |vpiParent:
        \_Range: , line:28:11, endln:28:26
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:29:5, endln:29:25
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiRange:
    \_Range: , line:29:11, endln:29:25
      |vpiParent:
      \_LogicTypespec: , line:29:5, endln:29:25
      |vpiLeftRange:
      \_Operation: , line:29:12, endln:29:22
        |vpiParent:
        \_Range: , line:29:11, endln:29:25
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@axi_node_arbiter.ID_WIDTH), line:29:12, endln:29:20
          |vpiParent:
          \_Operation: , line:29:12, endln:29:22
          |vpiName:ID_WIDTH
          |vpiFullName:work@axi_node_arbiter.ID_WIDTH
          |vpiActual:
          \_Parameter: (work@axi_node_arbiter.ID_WIDTH), line:24:26, endln:24:38
        |vpiOperand:
        \_Constant: , line:29:21, endln:29:22
          |vpiParent:
          \_Operation: , line:29:12, endln:29:22
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:29:23, endln:29:24
        |vpiParent:
        \_Range: , line:29:11, endln:29:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_ModuleTypespec: (stream_arbiter), line:32:2, endln:32:16
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiName:stream_arbiter
  |vpiImportTypespec:
  \_IntTypespec: , line:23:13, endln:23:25
  |vpiImportTypespec:
  \_IntTypespec: , line:24:13, endln:24:25
  |vpiImportTypespec:
  \_IntTypespec: , line:25:13, endln:25:25
  |vpiImportTypespec:
  \_StructTypespec: (axi_meta_t), line:27:11, endln:30:4
  |vpiImportTypespec:
  \_LogicTypespec: , line:28:5, endln:28:26
  |vpiImportTypespec:
  \_LogicTypespec: , line:29:5, endln:29:25
  |vpiImportTypespec:
  \_ModuleTypespec: (stream_arbiter), line:32:2, endln:32:16
  |vpiDefName:work@axi_node_arbiter
  |vpiRefModule:
  \_RefModule: work@stream_arbiter (i_arb_inp), line:32:2, endln:32:16
    |vpiParent:
    \_Module: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiName:i_arb_inp
    |vpiDefName:work@stream_arbiter
    |vpiActual:
    \_Module: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
|vpiAllModules:
\_Module: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@stream_arbiter
  |vpiParameter:
  \_TypeParameter: (work@stream_arbiter.DATA_T), line:10:25, endln:10:31
    |vpiParent:
    \_Module: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
    |vpiName:DATA_T
    |vpiFullName:work@stream_arbiter.DATA_T
    |vpiTypespec:
    \_RefTypespec: (work@stream_arbiter.DATA_T), line:10:34, endln:10:39
      |vpiParent:
      \_TypeParameter: (work@stream_arbiter.DATA_T), line:10:25, endln:10:31
      |vpiFullName:work@stream_arbiter.DATA_T
      |vpiActual:
      \_LogicTypespec: , line:10:34, endln:10:39
  |vpiParameter:
  \_Parameter: (work@stream_arbiter.N_INP), line:11:25, endln:11:35
    |vpiParent:
    \_Module: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@stream_arbiter.N_INP), line:11:15, endln:11:22
      |vpiParent:
      \_Parameter: (work@stream_arbiter.N_INP), line:11:25, endln:11:35
      |vpiFullName:work@stream_arbiter.N_INP
      |vpiActual:
      \_IntegerTypespec: , line:11:15, endln:11:22
    |vpiSigned:1
    |vpiName:N_INP
    |vpiFullName:work@stream_arbiter.N_INP
  |vpiParameter:
  \_Parameter: (work@stream_arbiter.ARBITER), line:12:25, endln:12:39
    |vpiParent:
    \_Module: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
    |STRING:rr
    |vpiName:ARBITER
    |vpiFullName:work@stream_arbiter.ARBITER
  |vpiParamAssign:
  \_ParamAssign: , line:11:25, endln:11:35
    |vpiParent:
    \_Module: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
    |vpiRhs:
    \_Operation: , line:11:33, endln:11:35
      |vpiParent:
      \_ParamAssign: , line:11:25, endln:11:35
      |vpiOpType:1
      |vpiOperand:
      \_Constant: , line:11:34, endln:11:35
        |vpiParent:
        \_Operation: , line:11:33, endln:11:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@stream_arbiter.N_INP), line:11:25, endln:11:35
  |vpiParamAssign:
  \_ParamAssign: , line:12:25, endln:12:39
    |vpiParent:
    \_Module: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
    |vpiRhs:
    \_Constant: , line:12:35, endln:12:39
      |vpiParent:
      \_ParamAssign: , line:12:25, endln:12:39
      |vpiDecompile:"rr"
      |vpiSize:16
      |STRING:rr
      |vpiConstType:6
    |vpiLhs:
    \_Parameter: (work@stream_arbiter.ARBITER), line:12:25, endln:12:39
  |vpiTypedef:
  \_TypeParameter: (work@stream_arbiter.DATA_T), line:10:25, endln:10:31
  |vpiTypedef:
  \_LogicTypespec: , line:10:34, endln:10:39
    |vpiParent:
    \_Module: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
  |vpiTypedef:
  \_IntegerTypespec: , line:11:15, endln:11:22
    |vpiParent:
    \_Module: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
    |vpiSigned:1
  |vpiTypedef:
  \_ModuleTypespec: (stream_arbiter_flushable), line:14:3, endln:14:27
    |vpiParent:
    \_Module: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
    |vpiName:stream_arbiter_flushable
  |vpiImportTypespec:
  \_TypeParameter: (work@stream_arbiter.DATA_T), line:10:25, endln:10:31
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:34, endln:10:39
  |vpiImportTypespec:
  \_IntegerTypespec: , line:11:15, endln:11:22
  |vpiImportTypespec:
  \_ModuleTypespec: (stream_arbiter_flushable), line:14:3, endln:14:27
  |vpiDefName:work@stream_arbiter
  |vpiRefModule:
  \_RefModule: work@stream_arbiter_flushable (i_arb), line:14:3, endln:14:27
    |vpiParent:
    \_Module: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
    |vpiName:i_arb
    |vpiDefName:work@stream_arbiter_flushable
    |vpiActual:
    \_Module: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
|vpiAllModules:
\_Module: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@stream_arbiter_flushable
  |vpiVariables:
  \_LogicVar: (work@stream_arbiter_flushable.oup_data_o), line:5:30, endln:5:40
    |vpiParent:
    \_Module: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
    |vpiName:oup_data_o
    |vpiFullName:work@stream_arbiter_flushable.oup_data_o
    |vpiVisibility:1
  |vpiReg:
  \_LogicVar: (work@stream_arbiter_flushable.oup_data_o), line:5:30, endln:5:40
  |vpiParameter:
  \_TypeParameter: (work@stream_arbiter_flushable.DATA_T), line:2:25, endln:2:31
    |vpiParent:
    \_Module: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
    |vpiName:DATA_T
    |vpiFullName:work@stream_arbiter_flushable.DATA_T
    |vpiTypespec:
    \_RefTypespec: (work@stream_arbiter_flushable.DATA_T), line:2:34, endln:2:39
      |vpiParent:
      \_TypeParameter: (work@stream_arbiter_flushable.DATA_T), line:2:25, endln:2:31
      |vpiFullName:work@stream_arbiter_flushable.DATA_T
      |vpiActual:
      \_LogicTypespec: , line:2:34, endln:2:39
  |vpiParameter:
  \_Parameter: (work@stream_arbiter_flushable.N_INP), line:3:25, endln:3:35
    |vpiParent:
    \_Module: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@stream_arbiter_flushable.N_INP), line:3:15, endln:3:22
      |vpiParent:
      \_Parameter: (work@stream_arbiter_flushable.N_INP), line:3:25, endln:3:35
      |vpiFullName:work@stream_arbiter_flushable.N_INP
      |vpiActual:
      \_IntegerTypespec: , line:3:15, endln:3:22
    |vpiSigned:1
    |vpiName:N_INP
    |vpiFullName:work@stream_arbiter_flushable.N_INP
  |vpiParameter:
  \_Parameter: (work@stream_arbiter_flushable.ARBITER), line:4:25, endln:4:39
    |vpiParent:
    \_Module: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
    |STRING:rr
    |vpiName:ARBITER
    |vpiFullName:work@stream_arbiter_flushable.ARBITER
  |vpiParamAssign:
  \_ParamAssign: , line:3:25, endln:3:35
    |vpiParent:
    \_Module: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_Operation: , line:3:33, endln:3:35
      |vpiParent:
      \_ParamAssign: , line:3:25, endln:3:35
      |vpiOpType:1
      |vpiOperand:
      \_Constant: , line:3:34, endln:3:35
        |vpiParent:
        \_Operation: , line:3:33, endln:3:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@stream_arbiter_flushable.N_INP), line:3:25, endln:3:35
  |vpiParamAssign:
  \_ParamAssign: , line:4:25, endln:4:39
    |vpiParent:
    \_Module: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_Constant: , line:4:35, endln:4:39
      |vpiParent:
      \_ParamAssign: , line:4:25, endln:4:39
      |vpiDecompile:"rr"
      |vpiSize:16
      |STRING:rr
      |vpiConstType:6
    |vpiLhs:
    \_Parameter: (work@stream_arbiter_flushable.ARBITER), line:4:25, endln:4:39
  |vpiTypedef:
  \_TypeParameter: (work@stream_arbiter_flushable.DATA_T), line:2:25, endln:2:31
  |vpiTypedef:
  \_LogicTypespec: , line:2:34, endln:2:39
    |vpiParent:
    \_Module: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
  |vpiTypedef:
  \_IntegerTypespec: , line:3:15, endln:3:22
    |vpiParent:
    \_Module: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_TypeParameter: (work@stream_arbiter_flushable.DATA_T), line:2:25, endln:2:31
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:34, endln:2:39
  |vpiImportTypespec:
  \_IntegerTypespec: , line:3:15, endln:3:22
  |vpiImportTypespec:
  \_LogicVar: (work@stream_arbiter_flushable.oup_data_o), line:5:30, endln:5:40
  |vpiDefName:work@stream_arbiter_flushable
  |vpiPort:
  \_Port: (oup_data_o), line:5:30, endln:5:40
    |vpiParent:
    \_Module: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
    |vpiName:oup_data_o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@stream_arbiter_flushable.oup_data_o.DATA_T), line:5:11, endln:5:17
      |vpiParent:
      \_Port: (oup_data_o), line:5:30, endln:5:40
      |vpiName:DATA_T
      |vpiFullName:work@stream_arbiter_flushable.oup_data_o.DATA_T
      |vpiActual:
      \_TypeParameter: (work@stream_arbiter_flushable.DATA_T), line:2:25, endln:2:31
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
