// Seed: 2027196644
module module_0 (
    input  tri1 id_0,
    input  tri0 id_1,
    output wor  id_2
);
  id_4(
      id_0, id_2, id_0, id_2, ((id_0))
  );
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input wor id_2,
    input tri1 id_3,
    input uwire id_4,
    input supply1 id_5,
    output wor id_6,
    output tri id_7,
    input wor id_8,
    input supply1 id_9,
    output tri0 id_10,
    output wor id_11
);
  assign {1, id_2 == id_2} = 1;
  tri id_13;
  always begin
    id_13 = id_4;
  end
  module_0(
      id_0, id_5, id_6
  );
endmodule
