0.6
2018.3
Dec  7 2018
00:33:28
C:/Xilinx/Verification_Projects/Stuck_at_Fault_Detection/Design_Files/Circuit_SA1.v,1628560114,verilog,,C:/Xilinx/Verification_Projects/Stuck_at_Fault_Detection/Simulation_Files/Circuit_SA1_tb2.v,,Circuit_SA1,,,,,,,,
C:/Xilinx/Verification_Projects/Stuck_at_Fault_Detection/Simulation_Files/Circuit_SA1_tb2.v,1628560114,verilog,,,,Circuit_SA1_tb2,,,,,,,,
C:/Xilinx/Verification_Projects/Stuck_at_Fault_Detection/lab5/lab5.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
