C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/tb/data_sink.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/tb/data_sink.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package std_logic_textio
-- Compiling entity data_sink
-- Compiling architecture beh of data_sink

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fpadd_pipeline.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fpadd_pipeline.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity FPadd
-- Compiling architecture pipeline of FPadd
-- Loading entity FPadd_stage1
-- Loading entity FPadd_stage2
-- Loading entity FPadd_stage3
-- Loading entity FPadd_stage4
-- Loading entity FPadd_stage5
-- Loading entity FPadd_stage6

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fpadd_stage6_struct.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fpadd_stage6_struct.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity FPadd_stage6
-- Compiling architecture struct of FPadd_stage6
-- Loading entity PackFP

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/MBE/booth_mul.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/MBE/booth_mul.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity booth_mul
-- Compiling architecture arch of booth_mul

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/multiplier/fpmul_stage3_struct.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/multiplier/fpmul_stage3_struct.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity FPmul_stage3
-- Compiling architecture struct of FPmul_stage3
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity FPnormalize
-- Loading entity FPround

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fpadd_stage1_struct.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fpadd_stage1_struct.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity FPadd_stage1
-- Compiling architecture struct of FPadd_stage1
-- Loading entity UnpackFP

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/tb/tb_fir.v {1 {vlog -work work -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/tb/tb_fir.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_fir

Top level modules:
	tb_fir

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/MBE/MBE.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/MBE/MBE.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity MBE
-- Compiling architecture arch of MBE

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/common/unpackfp_unpackfp.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/common/unpackfp_unpackfp.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity UnpackFP
-- Compiling architecture UnpackFP of UnpackFP

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/multiplier/fd.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/multiplier/fd.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity FD
-- Compiling architecture SYNCH of FD
-- Compiling configuration CFG_FD_SYNCH
-- Loading entity FD
-- Loading architecture SYNCH of FD

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fpadd_stage3_struct.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fpadd_stage3_struct.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity FPadd_stage3
-- Compiling architecture struct of FPadd_stage3
-- Loading entity FPinvert

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/common/packfp_packfp.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/common/packfp_packfp.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity PackFP
-- Compiling architecture PackFP of PackFP

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/MBE/fa.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/MBE/fa.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity FA
-- Compiling architecture BEHAVIORAL of FA

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fpadd_normalize_struct.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fpadd_normalize_struct.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity FPadd_normalize
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling architecture struct of FPadd_normalize
-- Loading entity FPlzc

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fpadd_stage5_struct.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fpadd_stage5_struct.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity FPadd_stage5
-- Compiling architecture struct of FPadd_stage5
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity FPnormalize
-- Loading entity FPround

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fpselcomplement_fpselcomplement.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fpselcomplement_fpselcomplement.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity FPselComplement
-- Compiling architecture FPselComplement of FPselComplement

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/multiplier/register.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/multiplier/register.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity REG
-- Compiling architecture ARCH of REG
-- Compiling configuration CFG_REG_SYNCH
-- Loading entity REG
-- Loading architecture ARCH of REG
-- Loading entity FD
-- Loading configuration cfg_fd_synch

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/multiplier/fpmul_stage2_struct.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/multiplier/fpmul_stage2_struct.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity FPmul_stage2
-- Compiling architecture struct of FPmul_stage2

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/common/fpround_fpround.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/common/fpround_fpround.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity FPround
-- Compiling architecture FPround of FPround

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/MBE/ha.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/MBE/ha.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity HA
-- Compiling architecture BEHAVIORAL of HA

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/MBE/dadda_adder_stage1.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/MBE/dadda_adder_stage1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity dadda_adder_stage1
-- Compiling architecture arch of dadda_adder_stage1

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fpalign_struct.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fpalign_struct.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity FPalign
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling architecture struct of FPalign

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fplzc_fplzc.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fplzc_fplzc.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity FPlzc
-- Compiling architecture FPlzc of FPlzc

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/MBE/dadda_adder_stage2.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/MBE/dadda_adder_stage2.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity dadda_adder_stage2
-- Compiling architecture arch of dadda_adder_stage2

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/multiplier/fpmul_stage4_struct.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/multiplier/fpmul_stage4_struct.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity FPmul_stage4
-- Compiling architecture struct of FPmul_stage4
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity FPnormalize
-- Loading entity PackFP

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/common/fpnormalize_fpnormalize.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/common/fpnormalize_fpnormalize.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity FPnormalize
-- Compiling architecture FPnormalize of FPnormalize

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/tb/data_maker.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/tb/data_maker.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package std_logic_textio
-- Compiling entity data_maker
-- Compiling architecture beh of data_maker

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/MBE/dadda_adder_stage3.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/MBE/dadda_adder_stage3.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity dadda_adder_stage3
-- Compiling architecture arch of dadda_adder_stage3

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/MBE/dadda_adder_stage4.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/MBE/dadda_adder_stage4.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity dadda_adder_stage4
-- Compiling architecture arch of dadda_adder_stage4

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/multiplier/fpmul_pipeline.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/multiplier/fpmul_pipeline.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity FPmul
-- Compiling architecture pipeline of FPmul
-- Loading entity FPmul_stage1
-- Loading entity FPmul_stage2
-- Loading entity FPmul_stage3
-- Loading entity FPmul_stage4

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fpadd_stage2_struct.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fpadd_stage2_struct.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity FPadd_stage2
-- Compiling architecture struct of FPadd_stage2
-- Loading entity FPalign
-- Loading entity FPswap

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/tb/clk_gen.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/tb/clk_gen.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity clk_gen
-- Compiling architecture beh of clk_gen

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/MBE/partial_product.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/MBE/partial_product.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity partial_product
-- Compiling architecture arch of partial_product

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/MBE/dadda_adder_stage5.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/MBE/dadda_adder_stage5.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity dadda_adder_stage5
-- Compiling architecture arch of dadda_adder_stage5

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fpswap_fpswap.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fpswap_fpswap.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity FPswap
-- Compiling architecture FPswap of FPswap

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fpadd_stage4_struct.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fpadd_stage4_struct.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity FPadd_stage4
-- Compiling architecture struct of FPadd_stage4
-- Loading entity FPadd_normalize
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity FPselComplement

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/MBE/adder_row.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/MBE/adder_row.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity Addend_row
-- Compiling architecture arch of Addend_row

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/multiplier/fpmul_stage1_struct.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/multiplier/fpmul_stage1_struct.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity FPmul_stage1
-- Compiling architecture struct of FPmul_stage1
-- Loading entity UnpackFP

} {} {}} C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fpinvert_fpinvert.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/monca/Documents/Politecnico/ISA/LAB/ISA_2021_Group21_Labs/LAB2/fpuvhdl/adder/fpinvert_fpinvert.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity FPinvert
-- Compiling architecture FPinvert of FPinvert

} {} {}}
