
TestSchema1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005d80  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00085d80  00085d80  0000dd80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009a4  20070000  00085d88  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000082e0  200709a8  00086730  000109a4  2**3
                  ALLOC
  4 .stack        00002000  20078c88  0008ea10  000109a4  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000109a4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000109cd  2**0
                  CONTENTS, READONLY
  7 .debug_info   00012107  00000000  00000000  00010a28  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000035f8  00000000  00000000  00022b2f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00008dbd  00000000  00000000  00026127  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000ea8  00000000  00000000  0002eee4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000db0  00000000  00000000  0002fd8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001b1d2  00000000  00000000  00030b3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00014802  00000000  00000000  0004bd0e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006912d  00000000  00000000  00060510  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002bc8  00000000  00000000  000c9640  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007ac88 	.word	0x2007ac88
   80004:	000828d1 	.word	0x000828d1
   80008:	000828cd 	.word	0x000828cd
   8000c:	000828cd 	.word	0x000828cd
   80010:	000828cd 	.word	0x000828cd
   80014:	000828cd 	.word	0x000828cd
   80018:	000828cd 	.word	0x000828cd
	...
   8002c:	00080df9 	.word	0x00080df9
   80030:	000828cd 	.word	0x000828cd
   80034:	00000000 	.word	0x00000000
   80038:	00080e75 	.word	0x00080e75
   8003c:	00080eb1 	.word	0x00080eb1
   80040:	000828cd 	.word	0x000828cd
   80044:	000828cd 	.word	0x000828cd
   80048:	000828cd 	.word	0x000828cd
   8004c:	000828cd 	.word	0x000828cd
   80050:	000828cd 	.word	0x000828cd
   80054:	000828cd 	.word	0x000828cd
   80058:	000828cd 	.word	0x000828cd
   8005c:	000828cd 	.word	0x000828cd
   80060:	000828cd 	.word	0x000828cd
   80064:	000828cd 	.word	0x000828cd
   80068:	00000000 	.word	0x00000000
   8006c:	0008273d 	.word	0x0008273d
   80070:	00082751 	.word	0x00082751
   80074:	00082765 	.word	0x00082765
   80078:	00082779 	.word	0x00082779
	...
   80084:	000828cd 	.word	0x000828cd
   80088:	000828cd 	.word	0x000828cd
   8008c:	000828cd 	.word	0x000828cd
   80090:	000828cd 	.word	0x000828cd
   80094:	000828cd 	.word	0x000828cd
   80098:	00080839 	.word	0x00080839
   8009c:	00080849 	.word	0x00080849
   800a0:	000828cd 	.word	0x000828cd
   800a4:	00000000 	.word	0x00000000
   800a8:	000828cd 	.word	0x000828cd
   800ac:	000828cd 	.word	0x000828cd
   800b0:	000828cd 	.word	0x000828cd
   800b4:	000828cd 	.word	0x000828cd
   800b8:	000828cd 	.word	0x000828cd
   800bc:	000828cd 	.word	0x000828cd
   800c0:	000828cd 	.word	0x000828cd
   800c4:	000828cd 	.word	0x000828cd
   800c8:	000828cd 	.word	0x000828cd
   800cc:	000828cd 	.word	0x000828cd
   800d0:	000828cd 	.word	0x000828cd
   800d4:	000828cd 	.word	0x000828cd
   800d8:	000828cd 	.word	0x000828cd
   800dc:	000828cd 	.word	0x000828cd
   800e0:	000828cd 	.word	0x000828cd
   800e4:	000828cd 	.word	0x000828cd
   800e8:	000828cd 	.word	0x000828cd
   800ec:	000828cd 	.word	0x000828cd
   800f0:	000828cd 	.word	0x000828cd

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709a8 	.word	0x200709a8
   80110:	00000000 	.word	0x00000000
   80114:	00085d88 	.word	0x00085d88

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00085d88 	.word	0x00085d88
   8013c:	200709ac 	.word	0x200709ac
   80140:	00085d88 	.word	0x00085d88
   80144:	00000000 	.word	0x00000000

00080148 <get_pdc_peripheral_details>:
 * peripheral that has the start address specified by peripheral_to_find.
 */
portBASE_TYPE get_pdc_peripheral_details(
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
   80148:	b430      	push	{r4, r5}
	size_t x;

	for (x = 0; x < array_size; x++) {
   8014a:	460d      	mov	r5, r1
   8014c:	b169      	cbz	r1, 8016a <get_pdc_peripheral_details+0x22>
		if (peripheral_array[x].peripheral_base_address ==
   8014e:	6803      	ldr	r3, [r0, #0]
   80150:	4293      	cmp	r3, r2
   80152:	d00c      	beq.n	8016e <get_pdc_peripheral_details+0x26>
   80154:	4603      	mov	r3, r0
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
	size_t x;

	for (x = 0; x < array_size; x++) {
   80156:	2000      	movs	r0, #0
   80158:	e003      	b.n	80162 <get_pdc_peripheral_details+0x1a>
		if (peripheral_array[x].peripheral_base_address ==
   8015a:	f853 4f10 	ldr.w	r4, [r3, #16]!
   8015e:	4294      	cmp	r4, r2
   80160:	d006      	beq.n	80170 <get_pdc_peripheral_details+0x28>
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
	size_t x;

	for (x = 0; x < array_size; x++) {
   80162:	3001      	adds	r0, #1
   80164:	42a8      	cmp	r0, r5
   80166:	d1f8      	bne.n	8015a <get_pdc_peripheral_details+0x12>
   80168:	e002      	b.n	80170 <get_pdc_peripheral_details+0x28>
   8016a:	2000      	movs	r0, #0
   8016c:	e000      	b.n	80170 <get_pdc_peripheral_details+0x28>
   8016e:	2000      	movs	r0, #0
			break;
		}
	}

	return x;
}
   80170:	bc30      	pop	{r4, r5}
   80172:	4770      	bx	lr

00080174 <check_requested_operating_mode>:
		portBASE_TYPE num_valid_operating_modes)
{
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
   80174:	2a00      	cmp	r2, #0
   80176:	dd0e      	ble.n	80196 <check_requested_operating_mode+0x22>
			index_position++) {
		if (requested_operation_mode ==
   80178:	780b      	ldrb	r3, [r1, #0]
   8017a:	4283      	cmp	r3, r0
   8017c:	d00d      	beq.n	8019a <check_requested_operating_mode+0x26>
   8017e:	460b      	mov	r3, r1
   80180:	3901      	subs	r1, #1
   80182:	4411      	add	r1, r2
   80184:	e003      	b.n	8018e <check_requested_operating_mode+0x1a>
   80186:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   8018a:	4282      	cmp	r2, r0
   8018c:	d007      	beq.n	8019e <check_requested_operating_mode+0x2a>
		portBASE_TYPE num_valid_operating_modes)
{
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
   8018e:	428b      	cmp	r3, r1
   80190:	d1f9      	bne.n	80186 <check_requested_operating_mode+0x12>
bool check_requested_operating_mode(
		const enum peripheral_operation_mode requested_operation_mode,
		const enum peripheral_operation_mode valid_operating_modes[],
		portBASE_TYPE num_valid_operating_modes)
{
	bool return_value = false;
   80192:	2000      	movs	r0, #0
   80194:	4770      	bx	lr
   80196:	2000      	movs	r0, #0
   80198:	4770      	bx	lr

	for (index_position = 0; index_position < num_valid_operating_modes;
			index_position++) {
		if (requested_operation_mode ==
				valid_operating_modes[index_position]) {
			return_value = true;
   8019a:	2001      	movs	r0, #1
   8019c:	4770      	bx	lr
   8019e:	2001      	movs	r0, #1
			break;
		}
	}

	return return_value;
}
   801a0:	4770      	bx	lr
   801a2:	bf00      	nop

000801a4 <create_peripheral_control_semaphores>:
 * with the bits set in the options_flags value.
 */
void create_peripheral_control_semaphores(const uint8_t options_flags,
		freertos_dma_event_control_t *tx_dma_control,
		freertos_dma_event_control_t *rx_dma_control)
{
   801a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   801a6:	4606      	mov	r6, r0
   801a8:	460d      	mov	r5, r1
   801aa:	4614      	mov	r4, r2
	/* If the tx driver is to be thread aware then create an access control
	mutex.  An Rx access mutex is not created in this function as half duplex
	peripherals need only use a single access mutex, and the Tx mutex is used
	for the purpose.  Full duplex peripherals have extra configuration steps
	that are performed separately. */
	if ((options_flags & USE_TX_ACCESS_MUTEX) != 0) {
   801ac:	f010 0f01 	tst.w	r0, #1
   801b0:	d008      	beq.n	801c4 <create_peripheral_control_semaphores+0x20>
		tx_dma_control->peripheral_access_mutex = xSemaphoreCreateMutex();
   801b2:	2001      	movs	r0, #1
   801b4:	4b21      	ldr	r3, [pc, #132]	; (8023c <create_peripheral_control_semaphores+0x98>)
   801b6:	4798      	blx	r3
   801b8:	6068      	str	r0, [r5, #4]
		configASSERT(tx_dma_control->peripheral_access_mutex);
   801ba:	b918      	cbnz	r0, 801c4 <create_peripheral_control_semaphores+0x20>
   801bc:	4b20      	ldr	r3, [pc, #128]	; (80240 <create_peripheral_control_semaphores+0x9c>)
   801be:	4798      	blx	r3
   801c0:	bf00      	nop
   801c2:	e7fd      	b.n	801c0 <create_peripheral_control_semaphores+0x1c>
	}

	/* If the transmit function is only going to return once the transmit is
	complete then create an internal notification semaphore. */
	if ((options_flags & WAIT_TX_COMPLETE) != 0) {
   801c4:	f016 0f04 	tst.w	r6, #4
   801c8:	d017      	beq.n	801fa <create_peripheral_control_semaphores+0x56>
		vSemaphoreCreateBinary(
   801ca:	2001      	movs	r0, #1
   801cc:	2100      	movs	r1, #0
   801ce:	2203      	movs	r2, #3
   801d0:	4b1c      	ldr	r3, [pc, #112]	; (80244 <create_peripheral_control_semaphores+0xa0>)
   801d2:	4798      	blx	r3
   801d4:	6028      	str	r0, [r5, #0]
   801d6:	b130      	cbz	r0, 801e6 <create_peripheral_control_semaphores+0x42>
   801d8:	2100      	movs	r1, #0
   801da:	460a      	mov	r2, r1
   801dc:	460b      	mov	r3, r1
   801de:	4f1a      	ldr	r7, [pc, #104]	; (80248 <create_peripheral_control_semaphores+0xa4>)
   801e0:	47b8      	blx	r7
				tx_dma_control->transaction_complete_notification_semaphore);
		configASSERT(
   801e2:	6828      	ldr	r0, [r5, #0]
   801e4:	b918      	cbnz	r0, 801ee <create_peripheral_control_semaphores+0x4a>
   801e6:	4b16      	ldr	r3, [pc, #88]	; (80240 <create_peripheral_control_semaphores+0x9c>)
   801e8:	4798      	blx	r3
   801ea:	bf00      	nop
   801ec:	e7fd      	b.n	801ea <create_peripheral_control_semaphores+0x46>
				tx_dma_control->transaction_complete_notification_semaphore);

		/* Ensure the semaphore starts in the expected state.  A block time
		of zero can be used here as the semaphore is guaranteed to be
		available (it has only just been created). */
		xSemaphoreTake(
   801ee:	2100      	movs	r1, #0
   801f0:	460a      	mov	r2, r1
   801f2:	460b      	mov	r3, r1
   801f4:	4d15      	ldr	r5, [pc, #84]	; (8024c <create_peripheral_control_semaphores+0xa8>)
   801f6:	47a8      	blx	r5
   801f8:	e001      	b.n	801fe <create_peripheral_control_semaphores+0x5a>
				tx_dma_control->transaction_complete_notification_semaphore,
				0);
	} else {
		tx_dma_control->transaction_complete_notification_semaphore = NULL;
   801fa:	2300      	movs	r3, #0
   801fc:	602b      	str	r3, [r5, #0]
	}

	/* If the receive function is only going to return once the receive
	is complete then create an internal notification semaphore. */
	if (((options_flags & WAIT_RX_COMPLETE) != 0) &&
   801fe:	f016 0f08 	tst.w	r6, #8
   80202:	d018      	beq.n	80236 <create_peripheral_control_semaphores+0x92>
   80204:	b1bc      	cbz	r4, 80236 <create_peripheral_control_semaphores+0x92>
			(rx_dma_control != NULL)) {
		vSemaphoreCreateBinary(
   80206:	2001      	movs	r0, #1
   80208:	2100      	movs	r1, #0
   8020a:	2203      	movs	r2, #3
   8020c:	4b0d      	ldr	r3, [pc, #52]	; (80244 <create_peripheral_control_semaphores+0xa0>)
   8020e:	4798      	blx	r3
   80210:	6020      	str	r0, [r4, #0]
   80212:	b130      	cbz	r0, 80222 <create_peripheral_control_semaphores+0x7e>
   80214:	2100      	movs	r1, #0
   80216:	460a      	mov	r2, r1
   80218:	460b      	mov	r3, r1
   8021a:	4d0b      	ldr	r5, [pc, #44]	; (80248 <create_peripheral_control_semaphores+0xa4>)
   8021c:	47a8      	blx	r5
				rx_dma_control->transaction_complete_notification_semaphore);
		configASSERT(
   8021e:	6820      	ldr	r0, [r4, #0]
   80220:	b918      	cbnz	r0, 8022a <create_peripheral_control_semaphores+0x86>
   80222:	4b07      	ldr	r3, [pc, #28]	; (80240 <create_peripheral_control_semaphores+0x9c>)
   80224:	4798      	blx	r3
   80226:	bf00      	nop
   80228:	e7fd      	b.n	80226 <create_peripheral_control_semaphores+0x82>
				rx_dma_control->transaction_complete_notification_semaphore);

		/* Ensure the semaphore starts in the expected state.  A block time
		of zero can be used here as the semaphore is guaranteed to be
		available (it has only just been created. */
		xSemaphoreTake(
   8022a:	2100      	movs	r1, #0
   8022c:	460a      	mov	r2, r1
   8022e:	460b      	mov	r3, r1
   80230:	4c06      	ldr	r4, [pc, #24]	; (8024c <create_peripheral_control_semaphores+0xa8>)
   80232:	47a0      	blx	r4
   80234:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				rx_dma_control->transaction_complete_notification_semaphore,
				0);
	} else {
		rx_dma_control->transaction_complete_notification_semaphore = NULL;
   80236:	2300      	movs	r3, #0
   80238:	6023      	str	r3, [r4, #0]
   8023a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8023c:	0008138d 	.word	0x0008138d
   80240:	00080e29 	.word	0x00080e29
   80244:	00081211 	.word	0x00081211
   80248:	00081269 	.word	0x00081269
   8024c:	00081481 	.word	0x00081481

00080250 <configure_interrupt_controller>:
 * Configure the NVIC to enable, and set the priority of, the interrupt
 * specified by peripheral_irq.
 */
void configure_interrupt_controller(const enum IRQn peripheral_irq,
		uint32_t interrupt_priority)
{
   80250:	b510      	push	{r4, lr}
	configASSERT(interrupt_priority <=
   80252:	290f      	cmp	r1, #15
   80254:	d903      	bls.n	8025e <configure_interrupt_controller+0xe>
   80256:	4b15      	ldr	r3, [pc, #84]	; (802ac <configure_interrupt_controller+0x5c>)
   80258:	4798      	blx	r3
   8025a:	bf00      	nop
   8025c:	e7fd      	b.n	8025a <configure_interrupt_controller+0xa>
            configLIBRARY_LOWEST_INTERRUPT_PRIORITY);
	configASSERT(interrupt_priority >=
   8025e:	2909      	cmp	r1, #9
   80260:	d803      	bhi.n	8026a <configure_interrupt_controller+0x1a>
   80262:	4b12      	ldr	r3, [pc, #72]	; (802ac <configure_interrupt_controller+0x5c>)
   80264:	4798      	blx	r3
   80266:	bf00      	nop
   80268:	e7fd      	b.n	80266 <configure_interrupt_controller+0x16>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   8026a:	b2c2      	uxtb	r2, r0
   8026c:	f002 031f 	and.w	r3, r2, #31
   80270:	2401      	movs	r4, #1
   80272:	409c      	lsls	r4, r3
   80274:	0943      	lsrs	r3, r0, #5
   80276:	009b      	lsls	r3, r3, #2
   80278:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   8027c:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
   80280:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
    \param [in]      IRQn  Interrupt number. 
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
   80284:	2800      	cmp	r0, #0
   80286:	da06      	bge.n	80296 <configure_interrupt_controller+0x46>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
   80288:	f002 000f 	and.w	r0, r2, #15
   8028c:	0109      	lsls	r1, r1, #4
   8028e:	b2c9      	uxtb	r1, r1
   80290:	4a07      	ldr	r2, [pc, #28]	; (802b0 <configure_interrupt_controller+0x60>)
   80292:	5411      	strb	r1, [r2, r0]
   80294:	e007      	b.n	802a6 <configure_interrupt_controller+0x56>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   80296:	010a      	lsls	r2, r1, #4
   80298:	b2d2      	uxtb	r2, r2
   8029a:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
   8029e:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
   802a2:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   802a6:	601c      	str	r4, [r3, #0]
   802a8:	bd10      	pop	{r4, pc}
   802aa:	bf00      	nop
   802ac:	00080e29 	.word	0x00080e29
   802b0:	e000ed14 	.word	0xe000ed14

000802b4 <freertos_obtain_peripheral_access_mutex>:
 * did not become available within max_block_time_ticks tick periods.
 */
status_code_t freertos_obtain_peripheral_access_mutex(
		freertos_dma_event_control_t *dma_event_control,
		portTickType *max_block_time_ticks)
{
   802b4:	b530      	push	{r4, r5, lr}
   802b6:	b083      	sub	sp, #12
   802b8:	4604      	mov	r4, r0
   802ba:	460d      	mov	r5, r1
	status_code_t return_value = STATUS_OK;
	xTimeOutType time_out_definition;

	if (dma_event_control->peripheral_access_mutex != NULL) {
   802bc:	6843      	ldr	r3, [r0, #4]
   802be:	b193      	cbz	r3, 802e6 <freertos_obtain_peripheral_access_mutex+0x32>
		/* Remember the time on entry. */
		vTaskSetTimeOutState(&time_out_definition);
   802c0:	4668      	mov	r0, sp
   802c2:	4b0d      	ldr	r3, [pc, #52]	; (802f8 <freertos_obtain_peripheral_access_mutex+0x44>)
   802c4:	4798      	blx	r3

		/* Wait to get exclusive access to the peripheral. */
		if (xSemaphoreTake(dma_event_control->peripheral_access_mutex,
   802c6:	6860      	ldr	r0, [r4, #4]
   802c8:	2100      	movs	r1, #0
   802ca:	882a      	ldrh	r2, [r5, #0]
   802cc:	460b      	mov	r3, r1
   802ce:	4c0b      	ldr	r4, [pc, #44]	; (802fc <freertos_obtain_peripheral_access_mutex+0x48>)
   802d0:	47a0      	blx	r4
   802d2:	b150      	cbz	r0, 802ea <freertos_obtain_peripheral_access_mutex+0x36>
				*max_block_time_ticks) == pdFAIL) {
			return_value = ERR_TIMEOUT;
		} else {
			/* Adjust the time out value in case the task had to block to
			wait for the semaphore. */
			if (xTaskCheckForTimeOut(&time_out_definition,
   802d4:	4668      	mov	r0, sp
   802d6:	4629      	mov	r1, r5
   802d8:	4b09      	ldr	r3, [pc, #36]	; (80300 <freertos_obtain_peripheral_access_mutex+0x4c>)
   802da:	4798      	blx	r3
   802dc:	2801      	cmp	r0, #1
   802de:	d106      	bne.n	802ee <freertos_obtain_peripheral_access_mutex+0x3a>
					max_block_time_ticks) == pdTRUE) {
				*max_block_time_ticks = 0;
   802e0:	2000      	movs	r0, #0
   802e2:	8028      	strh	r0, [r5, #0]
   802e4:	e004      	b.n	802f0 <freertos_obtain_peripheral_access_mutex+0x3c>
 */
status_code_t freertos_obtain_peripheral_access_mutex(
		freertos_dma_event_control_t *dma_event_control,
		portTickType *max_block_time_ticks)
{
	status_code_t return_value = STATUS_OK;
   802e6:	2000      	movs	r0, #0
   802e8:	e002      	b.n	802f0 <freertos_obtain_peripheral_access_mutex+0x3c>
		vTaskSetTimeOutState(&time_out_definition);

		/* Wait to get exclusive access to the peripheral. */
		if (xSemaphoreTake(dma_event_control->peripheral_access_mutex,
				*max_block_time_ticks) == pdFAIL) {
			return_value = ERR_TIMEOUT;
   802ea:	20fd      	movs	r0, #253	; 0xfd
   802ec:	e000      	b.n	802f0 <freertos_obtain_peripheral_access_mutex+0x3c>
 */
status_code_t freertos_obtain_peripheral_access_mutex(
		freertos_dma_event_control_t *dma_event_control,
		portTickType *max_block_time_ticks)
{
	status_code_t return_value = STATUS_OK;
   802ee:	2000      	movs	r0, #0
			}
		}
	}

	return return_value;
}
   802f0:	b240      	sxtb	r0, r0
   802f2:	b003      	add	sp, #12
   802f4:	bd30      	pop	{r4, r5, pc}
   802f6:	bf00      	nop
   802f8:	00081e41 	.word	0x00081e41
   802fc:	00081481 	.word	0x00081481
   80300:	00081e69 	.word	0x00081e69

00080304 <freertos_start_pdc_transfer>:
 */
void freertos_start_pdc_transfer(
		freertos_dma_event_control_t *dma_event_control,
		const uint8_t *data, size_t len, void *pdc_base_address,
		xSemaphoreHandle notification_semaphore, bool is_transmitting)
{
   80304:	b5f0      	push	{r4, r5, r6, r7, lr}
   80306:	b083      	sub	sp, #12
   80308:	460e      	mov	r6, r1
   8030a:	4615      	mov	r5, r2
   8030c:	461c      	mov	r4, r3
   8030e:	9b08      	ldr	r3, [sp, #32]
	/* Remember which semaphore is to be used to indicate the end of
	transmission.  If notification_semaphore is NULL then either no
	semaphore is being used, or the driver is using an internal notification
	semaphore because it is configured to wait until the transmit has
	completed before returning. */
	if (notification_semaphore != NULL) {
   80310:	b113      	cbz	r3, 80318 <freertos_start_pdc_transfer+0x14>
		dma_event_control->transaction_complete_notification_semaphore =
   80312:	6003      	str	r3, [r0, #0]
				notification_semaphore;
	}

	/* Ensure the notification semaphore starts in the expected state in case
	the previous PDC transfer didn't complete for any reason. */
	if (dma_event_control->transaction_complete_notification_semaphore !=
   80314:	4618      	mov	r0, r3
   80316:	e001      	b.n	8031c <freertos_start_pdc_transfer+0x18>
   80318:	6800      	ldr	r0, [r0, #0]
   8031a:	b120      	cbz	r0, 80326 <freertos_start_pdc_transfer+0x22>
			NULL) {
		xSemaphoreTake(
   8031c:	2100      	movs	r1, #0
   8031e:	460a      	mov	r2, r1
   80320:	460b      	mov	r3, r1
   80322:	4f13      	ldr	r7, [pc, #76]	; (80370 <freertos_start_pdc_transfer+0x6c>)
   80324:	47b8      	blx	r7
				dma_event_control->transaction_complete_notification_semaphore,
				0);
	}

	/* Configure the PDC to transmit or receive parameters. */
	pdc_packet.ul_addr = (uint32_t) data;
   80326:	9600      	str	r6, [sp, #0]
	pdc_packet.ul_size = (uint32_t) len;
   80328:	9501      	str	r5, [sp, #4]

	if (is_transmitting == true) {
   8032a:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
   8032e:	b17b      	cbz	r3, 80350 <freertos_start_pdc_transfer+0x4c>
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_TXTDIS);
   80330:	4620      	mov	r0, r4
   80332:	f44f 7100 	mov.w	r1, #512	; 0x200
   80336:	4b0f      	ldr	r3, [pc, #60]	; (80374 <freertos_start_pdc_transfer+0x70>)
   80338:	4798      	blx	r3
		pdc_tx_init(pdc_base_address, &pdc_packet, NULL);
   8033a:	4620      	mov	r0, r4
   8033c:	4669      	mov	r1, sp
   8033e:	2200      	movs	r2, #0
   80340:	4b0d      	ldr	r3, [pc, #52]	; (80378 <freertos_start_pdc_transfer+0x74>)
   80342:	4798      	blx	r3
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_TXTEN);
   80344:	4620      	mov	r0, r4
   80346:	f44f 7180 	mov.w	r1, #256	; 0x100
   8034a:	4b0c      	ldr	r3, [pc, #48]	; (8037c <freertos_start_pdc_transfer+0x78>)
   8034c:	4798      	blx	r3
   8034e:	e00c      	b.n	8036a <freertos_start_pdc_transfer+0x66>
	} else {
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_RXTDIS);
   80350:	4620      	mov	r0, r4
   80352:	2102      	movs	r1, #2
   80354:	4b07      	ldr	r3, [pc, #28]	; (80374 <freertos_start_pdc_transfer+0x70>)
   80356:	4798      	blx	r3
		pdc_rx_init(pdc_base_address, &pdc_packet, NULL);
   80358:	4620      	mov	r0, r4
   8035a:	4669      	mov	r1, sp
   8035c:	2200      	movs	r2, #0
   8035e:	4b08      	ldr	r3, [pc, #32]	; (80380 <freertos_start_pdc_transfer+0x7c>)
   80360:	4798      	blx	r3
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_RXTEN);
   80362:	4620      	mov	r0, r4
   80364:	2101      	movs	r1, #1
   80366:	4b05      	ldr	r3, [pc, #20]	; (8037c <freertos_start_pdc_transfer+0x78>)
   80368:	4798      	blx	r3
	}
}
   8036a:	b003      	add	sp, #12
   8036c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8036e:	bf00      	nop
   80370:	00081481 	.word	0x00081481
   80374:	000808d5 	.word	0x000808d5
   80378:	00080899 	.word	0x00080899
   8037c:	000808c9 	.word	0x000808c9
   80380:	000808b1 	.word	0x000808b1

00080384 <freertos_optionally_wait_transfer_completion>:
 */
status_code_t freertos_optionally_wait_transfer_completion(
		freertos_dma_event_control_t *dma_event_control,
		xSemaphoreHandle notification_semaphore,
		portTickType max_block_time_ticks)
{
   80384:	b510      	push	{r4, lr}
	status_code_t return_value = STATUS_OK;

	if (notification_semaphore == NULL) {
   80386:	b949      	cbnz	r1, 8039c <freertos_optionally_wait_transfer_completion+0x18>
		if (dma_event_control->transaction_complete_notification_semaphore !=
   80388:	6800      	ldr	r0, [r0, #0]
   8038a:	b148      	cbz	r0, 803a0 <freertos_optionally_wait_transfer_completion+0x1c>
				NULL) {
			/* Wait until notified by the ISR that transmission is
			complete. */
			if (xSemaphoreTake(dma_event_control->
   8038c:	460b      	mov	r3, r1
   8038e:	4c06      	ldr	r4, [pc, #24]	; (803a8 <freertos_optionally_wait_transfer_completion+0x24>)
   80390:	47a0      	blx	r4
status_code_t freertos_optionally_wait_transfer_completion(
		freertos_dma_event_control_t *dma_event_control,
		xSemaphoreHandle notification_semaphore,
		portTickType max_block_time_ticks)
{
	status_code_t return_value = STATUS_OK;
   80392:	2801      	cmp	r0, #1
   80394:	bf14      	ite	ne
   80396:	20fd      	movne	r0, #253	; 0xfd
   80398:	2000      	moveq	r0, #0
   8039a:	e002      	b.n	803a2 <freertos_optionally_wait_transfer_completion+0x1e>
   8039c:	2000      	movs	r0, #0
   8039e:	e000      	b.n	803a2 <freertos_optionally_wait_transfer_completion+0x1e>
   803a0:	2000      	movs	r0, #0
			}
		}
	}

	return return_value;
}
   803a2:	b240      	sxtb	r0, r0
   803a4:	bd10      	pop	{r4, pc}
   803a6:	bf00      	nop
   803a8:	00081481 	.word	0x00081481

000803ac <local_twi_handler>:
/*
 * For internal use only.
 * A common TWI interrupt handler that is called for all TWI peripherals.
 */
static void local_twi_handler(const portBASE_TYPE twi_index)
{
   803ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   803b0:	b082      	sub	sp, #8
   803b2:	4606      	mov	r6, r0
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
   803b4:	2300      	movs	r3, #0
   803b6:	9301      	str	r3, [sp, #4]
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;

	twi_port = all_twi_definitions[twi_index].peripheral_base_address;
   803b8:	0103      	lsls	r3, r0, #4
   803ba:	4a6e      	ldr	r2, [pc, #440]	; (80574 <local_twi_handler+0x1c8>)
   803bc:	58d5      	ldr	r5, [r2, r3]

	twi_status = twi_get_interrupt_status(twi_port);
   803be:	4628      	mov	r0, r5
   803c0:	4b6d      	ldr	r3, [pc, #436]	; (80578 <local_twi_handler+0x1cc>)
   803c2:	4798      	blx	r3
   803c4:	4607      	mov	r7, r0
	twi_status &= twi_get_interrupt_mask(twi_port);
   803c6:	4628      	mov	r0, r5
   803c8:	4b6c      	ldr	r3, [pc, #432]	; (8057c <local_twi_handler+0x1d0>)
   803ca:	4798      	blx	r3
   803cc:	4007      	ands	r7, r0

	/* Has the PDC completed a transmission? */
	if ((twi_status & TWI_SR_ENDTX) != 0UL) {
   803ce:	f417 5f00 	tst.w	r7, #8192	; 0x2000
   803d2:	d049      	beq.n	80468 <local_twi_handler+0xbc>
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS);
   803d4:	4b67      	ldr	r3, [pc, #412]	; (80574 <local_twi_handler+0x1c8>)
   803d6:	eb03 1306 	add.w	r3, r3, r6, lsl #4
   803da:	6858      	ldr	r0, [r3, #4]
   803dc:	f44f 7100 	mov.w	r1, #512	; 0x200
   803e0:	4b67      	ldr	r3, [pc, #412]	; (80580 <local_twi_handler+0x1d4>)
   803e2:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
   803e4:	4628      	mov	r0, r5
   803e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   803ea:	4b66      	ldr	r3, [pc, #408]	; (80584 <local_twi_handler+0x1d8>)
   803ec:	4798      	blx	r3

		uint8_t status;
		uint32_t timeout_counter = 0;
   803ee:	2400      	movs	r4, #0

		/* Wait for TX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
   803f0:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_TXRDY) {
   803f2:	f013 0f04 	tst.w	r3, #4
   803f6:	d104      	bne.n	80402 <local_twi_handler+0x56>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
   803f8:	3401      	adds	r4, #1
   803fa:	f1b4 3fff 	cmp.w	r4, #4294967295
   803fe:	d1f7      	bne.n	803f0 <local_twi_handler+0x44>
   80400:	e002      	b.n	80408 <local_twi_handler+0x5c>
static void local_twi_handler(const portBASE_TYPE twi_index)
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
   80402:	f04f 0800 	mov.w	r8, #0
   80406:	e001      	b.n	8040c <local_twi_handler+0x60>
			if (status & TWI_SR_TXRDY) {
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
				transfer_timeout = true;
   80408:	f04f 0801 	mov.w	r8, #1
				break;
			}
		}
		/* Complete the transfer - stop and last byte */
		twi_port->TWI_CR = TWI_CR_STOP;
   8040c:	2302      	movs	r3, #2
   8040e:	602b      	str	r3, [r5, #0]
		twi_port->TWI_THR = twis[twi_index].buffer[twis[twi_index].length-1];
   80410:	4b5d      	ldr	r3, [pc, #372]	; (80588 <local_twi_handler+0x1dc>)
   80412:	f853 2036 	ldr.w	r2, [r3, r6, lsl #3]
   80416:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
   8041a:	685b      	ldr	r3, [r3, #4]
   8041c:	4413      	add	r3, r2
   8041e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
   80422:	636b      	str	r3, [r5, #52]	; 0x34

		/* Wait for TX complete flag */
		while (1) {
			status = twi_port->TWI_SR;
   80424:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_TXCOMP) {
   80426:	f013 0f01 	tst.w	r3, #1
   8042a:	d105      	bne.n	80438 <local_twi_handler+0x8c>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
   8042c:	3401      	adds	r4, #1
   8042e:	f1b4 3fff 	cmp.w	r4, #4294967295
   80432:	d1f7      	bne.n	80424 <local_twi_handler+0x78>
				transfer_timeout = true;
   80434:	f04f 0801 	mov.w	r8, #1
				break;
			}
		}
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
   80438:	4b54      	ldr	r3, [pc, #336]	; (8058c <local_twi_handler+0x1e0>)
   8043a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
   8043e:	6858      	ldr	r0, [r3, #4]
   80440:	b128      	cbz	r0, 8044e <local_twi_handler+0xa2>
			xSemaphoreGiveFromISR(
   80442:	2100      	movs	r1, #0
   80444:	aa01      	add	r2, sp, #4
   80446:	460b      	mov	r3, r1
   80448:	f8df c144 	ldr.w	ip, [pc, #324]	; 80590 <local_twi_handler+0x1e4>
   8044c:	47e0      	blx	ip
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
   8044e:	f1b4 3fff 	cmp.w	r4, #4294967295
   80452:	d00b      	beq.n	8046c <local_twi_handler+0xc0>
			if (tx_dma_control[twi_index]. transaction_complete_notification_semaphore != NULL) {
   80454:	4b4d      	ldr	r3, [pc, #308]	; (8058c <local_twi_handler+0x1e0>)
   80456:	f853 0036 	ldr.w	r0, [r3, r6, lsl #3]
   8045a:	b138      	cbz	r0, 8046c <local_twi_handler+0xc0>
				xSemaphoreGiveFromISR(
   8045c:	2100      	movs	r1, #0
   8045e:	aa01      	add	r2, sp, #4
   80460:	460b      	mov	r3, r1
   80462:	4c4b      	ldr	r4, [pc, #300]	; (80590 <local_twi_handler+0x1e4>)
   80464:	47a0      	blx	r4
   80466:	e001      	b.n	8046c <local_twi_handler+0xc0>
static void local_twi_handler(const portBASE_TYPE twi_index)
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
   80468:	f04f 0800 	mov.w	r8, #0
			}
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
   8046c:	f417 5f80 	tst.w	r7, #4096	; 0x1000
   80470:	d052      	beq.n	80518 <local_twi_handler+0x16c>
		uint32_t timeout_counter = 0;
		uint32_t status;
		/* Must handle the two last bytes */
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_RXTDIS);
   80472:	4b40      	ldr	r3, [pc, #256]	; (80574 <local_twi_handler+0x1c8>)
   80474:	eb03 1306 	add.w	r3, r3, r6, lsl #4
   80478:	6858      	ldr	r0, [r3, #4]
   8047a:	2102      	movs	r1, #2
   8047c:	4b40      	ldr	r3, [pc, #256]	; (80580 <local_twi_handler+0x1d4>)
   8047e:	4798      	blx	r3

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
   80480:	4628      	mov	r0, r5
   80482:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   80486:	4b3f      	ldr	r3, [pc, #252]	; (80584 <local_twi_handler+0x1d8>)
   80488:	4798      	blx	r3
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
		uint32_t timeout_counter = 0;
   8048a:	2400      	movs	r4, #0

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
   8048c:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_RXRDY) {
   8048e:	f013 0f02 	tst.w	r3, #2
   80492:	d103      	bne.n	8049c <local_twi_handler+0xf0>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
   80494:	3401      	adds	r4, #1
   80496:	f1b4 3fff 	cmp.w	r4, #4294967295
   8049a:	d1f7      	bne.n	8048c <local_twi_handler+0xe0>
				break;
			}
		}
		/* Complete the transfer. */
		twi_port->TWI_CR = TWI_CR_STOP;
   8049c:	2302      	movs	r3, #2
   8049e:	602b      	str	r3, [r5, #0]
		/* Read second last data */
		twis[twi_index].buffer[(twis[twi_index].length)-2] = twi_port->TWI_RHR;
   804a0:	4b39      	ldr	r3, [pc, #228]	; (80588 <local_twi_handler+0x1dc>)
   804a2:	f853 1036 	ldr.w	r1, [r3, r6, lsl #3]
   804a6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
   804aa:	685a      	ldr	r2, [r3, #4]
   804ac:	6b28      	ldr	r0, [r5, #48]	; 0x30
   804ae:	188b      	adds	r3, r1, r2
   804b0:	f803 0c02 	strb.w	r0, [r3, #-2]

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
   804b4:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_RXRDY) {
   804b6:	f013 0f02 	tst.w	r3, #2
   804ba:	d104      	bne.n	804c6 <local_twi_handler+0x11a>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
   804bc:	3401      	adds	r4, #1
   804be:	f1b4 3fff 	cmp.w	r4, #4294967295
   804c2:	d1f7      	bne.n	804b4 <local_twi_handler+0x108>
   804c4:	e011      	b.n	804ea <local_twi_handler+0x13e>
				break;
			}
		}

		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
   804c6:	f1b4 3fff 	cmp.w	r4, #4294967295
   804ca:	d00e      	beq.n	804ea <local_twi_handler+0x13e>
			/* Read last data */
			twis[twi_index].buffer[(twis[twi_index].length)-1] = twi_port->TWI_RHR;
   804cc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   804ce:	440a      	add	r2, r1
   804d0:	f802 3c01 	strb.w	r3, [r2, #-1]
			timeout_counter = 0;
   804d4:	2400      	movs	r4, #0
			/* Wait for TX complete flag before releasing semaphore */
			while (1) {
				status = twi_port->TWI_SR;
   804d6:	6a2b      	ldr	r3, [r5, #32]
				if (status & TWI_SR_TXCOMP) {
   804d8:	f013 0f01 	tst.w	r3, #1
   804dc:	d105      	bne.n	804ea <local_twi_handler+0x13e>
					break;
				}
				/* Check timeout condition. */
				if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
   804de:	3401      	adds	r4, #1
   804e0:	f1b4 3fff 	cmp.w	r4, #4294967295
   804e4:	d1f7      	bne.n	804d6 <local_twi_handler+0x12a>
					transfer_timeout = true;
   804e6:	f04f 0801 	mov.w	r8, #1
		}

		/* If the driver is supporting multi-threading, then return the access
		mutex.  NOTE: As the peripheral is half duplex there is only one
		access mutex, and the reception uses the tx access muted. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
   804ea:	4b28      	ldr	r3, [pc, #160]	; (8058c <local_twi_handler+0x1e0>)
   804ec:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
   804f0:	6858      	ldr	r0, [r3, #4]
   804f2:	b128      	cbz	r0, 80500 <local_twi_handler+0x154>
			xSemaphoreGiveFromISR(
   804f4:	2100      	movs	r1, #0
   804f6:	aa01      	add	r2, sp, #4
   804f8:	460b      	mov	r3, r1
   804fa:	f8df c094 	ldr.w	ip, [pc, #148]	; 80590 <local_twi_handler+0x1e4>
   804fe:	47e0      	blx	ip
					&higher_priority_task_woken);
		}

		/* if the receiving task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if  (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
   80500:	f1b4 3fff 	cmp.w	r4, #4294967295
   80504:	d008      	beq.n	80518 <local_twi_handler+0x16c>
			if (rx_dma_control[twi_index].transaction_complete_notification_semaphore != NULL) {
   80506:	4b23      	ldr	r3, [pc, #140]	; (80594 <local_twi_handler+0x1e8>)
   80508:	f853 0036 	ldr.w	r0, [r3, r6, lsl #3]
   8050c:	b120      	cbz	r0, 80518 <local_twi_handler+0x16c>
				xSemaphoreGiveFromISR(
   8050e:	2100      	movs	r1, #0
   80510:	aa01      	add	r2, sp, #4
   80512:	460b      	mov	r3, r1
   80514:	4c1e      	ldr	r4, [pc, #120]	; (80590 <local_twi_handler+0x1e4>)
   80516:	47a0      	blx	r4
						&higher_priority_task_woken);
			}
		}
	}

	if (((twi_status & SR_ERROR_INTERRUPTS) != 0) || (transfer_timeout == true)) {
   80518:	f417 7f50 	tst.w	r7, #832	; 0x340
   8051c:	d102      	bne.n	80524 <local_twi_handler+0x178>
   8051e:	f1b8 0f00 	cmp.w	r8, #0
   80522:	d01f      	beq.n	80564 <local_twi_handler+0x1b8>
		Stop the transmission, disable interrupts used by the peripheral, and
		ensure the peripheral access mutex is made available to tasks.  As this
		peripheral is half duplex, only the Tx peripheral access mutex exits.*/

		/* Stop the PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
   80524:	4b13      	ldr	r3, [pc, #76]	; (80574 <local_twi_handler+0x1c8>)
   80526:	eb03 1306 	add.w	r3, r3, r6, lsl #4
   8052a:	6858      	ldr	r0, [r3, #4]
   8052c:	f240 2102 	movw	r1, #514	; 0x202
   80530:	4b13      	ldr	r3, [pc, #76]	; (80580 <local_twi_handler+0x1d4>)
   80532:	4798      	blx	r3

		if (!(twi_status & TWI_SR_NACK)) {
   80534:	f417 7f80 	tst.w	r7, #256	; 0x100
			/* Do not send stop if NACK received. Handled by hardware */
			twi_port->TWI_CR = TWI_CR_STOP;
   80538:	bf04      	itt	eq
   8053a:	2302      	moveq	r3, #2
   8053c:	602b      	streq	r3, [r5, #0]
		}
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
   8053e:	4628      	mov	r0, r5
   80540:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   80544:	4c0f      	ldr	r4, [pc, #60]	; (80584 <local_twi_handler+0x1d8>)
   80546:	47a0      	blx	r4
		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
   80548:	4628      	mov	r0, r5
   8054a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   8054e:	47a0      	blx	r4

		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
   80550:	4b0e      	ldr	r3, [pc, #56]	; (8058c <local_twi_handler+0x1e0>)
   80552:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
   80556:	6870      	ldr	r0, [r6, #4]
   80558:	b120      	cbz	r0, 80564 <local_twi_handler+0x1b8>
			xSemaphoreGiveFromISR(
   8055a:	2100      	movs	r1, #0
   8055c:	aa01      	add	r2, sp, #4
   8055e:	460b      	mov	r3, r1
   80560:	4c0b      	ldr	r4, [pc, #44]	; (80590 <local_twi_handler+0x1e4>)
   80562:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
   80564:	9b01      	ldr	r3, [sp, #4]
   80566:	b10b      	cbz	r3, 8056c <local_twi_handler+0x1c0>
   80568:	4b0b      	ldr	r3, [pc, #44]	; (80598 <local_twi_handler+0x1ec>)
   8056a:	4798      	blx	r3
}
   8056c:	b002      	add	sp, #8
   8056e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80572:	bf00      	nop
   80574:	00085be4 	.word	0x00085be4
   80578:	00080945 	.word	0x00080945
   8057c:	00080949 	.word	0x00080949
   80580:	000808d5 	.word	0x000808d5
   80584:	0008093d 	.word	0x0008093d
   80588:	200709d4 	.word	0x200709d4
   8058c:	200709e4 	.word	0x200709e4
   80590:	000813f1 	.word	0x000813f1
   80594:	200709c4 	.word	0x200709c4
   80598:	00080e19 	.word	0x00080e19

0008059c <freertos_twi_master_init>:
 *     be used with FreeRTOS TWI read and write functions is returned.  If
 *     the initialisation fails then NULL is returned.
 */
freertos_twi_if freertos_twi_master_init(Twi *p_twi,
		const freertos_peripheral_options_t *const freertos_driver_parameters)
{
   8059c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   805a0:	b083      	sub	sp, #12
   805a2:	4605      	mov	r5, r0
   805a4:	460e      	mov	r6, r1
	portBASE_TYPE twi_index;
	bool is_valid_operating_mode;
	freertos_twi_if return_value;
	const enum peripheral_operation_mode valid_operating_modes[] = {TWI_I2C_MASTER};
   805a6:	af02      	add	r7, sp, #8
   805a8:	2303      	movs	r3, #3
   805aa:	f807 3d04 	strb.w	r3, [r7, #-4]!

	/* Find the index into the all_twi_definitions array that holds details of
	the p_twi peripheral. */
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
   805ae:	4831      	ldr	r0, [pc, #196]	; (80674 <freertos_twi_master_init+0xd8>)
   805b0:	2102      	movs	r1, #2
   805b2:	462a      	mov	r2, r5
   805b4:	4b30      	ldr	r3, [pc, #192]	; (80678 <freertos_twi_master_init+0xdc>)
   805b6:	4798      	blx	r3
   805b8:	4604      	mov	r4, r0
			(void *) p_twi);

	/* Check the requested operating mode is valid for the peripheral. */
	is_valid_operating_mode = check_requested_operating_mode(
   805ba:	7b30      	ldrb	r0, [r6, #12]
   805bc:	4639      	mov	r1, r7
   805be:	2201      	movs	r2, #1
   805c0:	4b2e      	ldr	r3, [pc, #184]	; (8067c <freertos_twi_master_init+0xe0>)
   805c2:	4798      	blx	r3
			sizeof(valid_operating_modes) /
			sizeof(enum peripheral_operation_mode));

	/* Don't do anything unless a valid p_twi pointer was used, and a valid
	operating mode was requested. */
	if ((twi_index < MAX_TWIS) && (is_valid_operating_mode == true)) {
   805c4:	2c01      	cmp	r4, #1
   805c6:	dc4d      	bgt.n	80664 <freertos_twi_master_init+0xc8>
   805c8:	2800      	cmp	r0, #0
   805ca:	d04d      	beq.n	80668 <freertos_twi_master_init+0xcc>
		/* This function must be called exactly once per supported twi.  Check
		it has not been called	before. */
		configASSERT(memcmp((void *)&(tx_dma_control[twi_index]),
   805cc:	4b2c      	ldr	r3, [pc, #176]	; (80680 <freertos_twi_master_init+0xe4>)
   805ce:	eb03 09c4 	add.w	r9, r3, r4, lsl #3
   805d2:	4648      	mov	r0, r9
   805d4:	492b      	ldr	r1, [pc, #172]	; (80684 <freertos_twi_master_init+0xe8>)
   805d6:	2208      	movs	r2, #8
   805d8:	4b2b      	ldr	r3, [pc, #172]	; (80688 <freertos_twi_master_init+0xec>)
   805da:	4798      	blx	r3
   805dc:	b118      	cbz	r0, 805e6 <freertos_twi_master_init+0x4a>
   805de:	4b2b      	ldr	r3, [pc, #172]	; (8068c <freertos_twi_master_init+0xf0>)
   805e0:	4798      	blx	r3
   805e2:	bf00      	nop
   805e4:	e7fd      	b.n	805e2 <freertos_twi_master_init+0x46>
				&null_dma_control,
				sizeof(null_dma_control)) == 0);
		configASSERT(memcmp((void *)&(rx_dma_control[twi_index]),
   805e6:	4b2a      	ldr	r3, [pc, #168]	; (80690 <freertos_twi_master_init+0xf4>)
   805e8:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
   805ec:	4640      	mov	r0, r8
   805ee:	4925      	ldr	r1, [pc, #148]	; (80684 <freertos_twi_master_init+0xe8>)
   805f0:	2208      	movs	r2, #8
   805f2:	4b25      	ldr	r3, [pc, #148]	; (80688 <freertos_twi_master_init+0xec>)
   805f4:	4798      	blx	r3
   805f6:	b118      	cbz	r0, 80600 <freertos_twi_master_init+0x64>
   805f8:	4b24      	ldr	r3, [pc, #144]	; (8068c <freertos_twi_master_init+0xf0>)
   805fa:	4798      	blx	r3
   805fc:	bf00      	nop
   805fe:	e7fd      	b.n	805fc <freertos_twi_master_init+0x60>
		uint32_t temp = (uint32_t)(all_twi_definitions[twi_index].peripheral_base_address - 0x600);
		Flexcom *p_flexcom = (Flexcom *)temp;
		flexcom_enable(p_flexcom);
		flexcom_set_opmode(p_flexcom, FLEXCOM_TWI);
#else
		pmc_enable_periph_clk(
   80600:	f8df a070 	ldr.w	sl, [pc, #112]	; 80674 <freertos_twi_master_init+0xd8>
   80604:	0127      	lsls	r7, r4, #4
   80606:	eb0a 0b07 	add.w	fp, sl, r7
   8060a:	f8db 0008 	ldr.w	r0, [fp, #8]
   8060e:	4b21      	ldr	r3, [pc, #132]	; (80694 <freertos_twi_master_init+0xf8>)
   80610:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_id);
#endif
		/* Ensure everything is disabled before configuration. */
		pdc_disable_transfer(
   80612:	f8db 0004 	ldr.w	r0, [fp, #4]
   80616:	f240 2102 	movw	r1, #514	; 0x202
   8061a:	4b1f      	ldr	r3, [pc, #124]	; (80698 <freertos_twi_master_init+0xfc>)
   8061c:	4798      	blx	r3
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
   8061e:	f85a 7007 	ldr.w	r7, [sl, r7]
#endif
		/* Ensure everything is disabled before configuration. */
		pdc_disable_transfer(
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
   80622:	4638      	mov	r0, r7
   80624:	f04f 31ff 	mov.w	r1, #4294967295
   80628:	4b1c      	ldr	r3, [pc, #112]	; (8069c <freertos_twi_master_init+0x100>)
   8062a:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address,
				MASK_ALL_INTERRUPTS);
		twi_reset(
   8062c:	4638      	mov	r0, r7
   8062e:	4b1c      	ldr	r3, [pc, #112]	; (806a0 <freertos_twi_master_init+0x104>)
   80630:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address);

		switch (freertos_driver_parameters->operation_mode) {
   80632:	7b33      	ldrb	r3, [r6, #12]
   80634:	2b03      	cmp	r3, #3
   80636:	d102      	bne.n	8063e <freertos_twi_master_init+0xa2>
		case TWI_I2C_MASTER:
			/* Call the standard ASF init function. */
			twi_enable_master_mode(
   80638:	4638      	mov	r0, r7
   8063a:	4b1a      	ldr	r3, [pc, #104]	; (806a4 <freertos_twi_master_init+0x108>)
   8063c:	4798      	blx	r3
		}

		/* Create any required peripheral access mutexes and transaction complete
		semaphores.  This peripheral is half duplex so only a single access
		mutex is required. */
		create_peripheral_control_semaphores(
   8063e:	7b70      	ldrb	r0, [r6, #13]
   80640:	4649      	mov	r1, r9
   80642:	4642      	mov	r2, r8
   80644:	4b18      	ldr	r3, [pc, #96]	; (806a8 <freertos_twi_master_init+0x10c>)
   80646:	4798      	blx	r3
				freertos_driver_parameters->options_flags,
				&(tx_dma_control[twi_index]),
				&(rx_dma_control[twi_index]));

		/* Error interrupts are always enabled. */
		twi_enable_interrupt(
   80648:	4638      	mov	r0, r7
   8064a:	f44f 7150 	mov.w	r1, #832	; 0x340
   8064e:	4b17      	ldr	r3, [pc, #92]	; (806ac <freertos_twi_master_init+0x110>)
   80650:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address,
				IER_ERROR_INTERRUPTS);

		/* Configure and enable the TWI interrupt in the interrupt controller. */
		configure_interrupt_controller(
   80652:	4b08      	ldr	r3, [pc, #32]	; (80674 <freertos_twi_master_init+0xd8>)
   80654:	eb03 1404 	add.w	r4, r3, r4, lsl #4
   80658:	f994 000c 	ldrsb.w	r0, [r4, #12]
   8065c:	68b1      	ldr	r1, [r6, #8]
   8065e:	4b14      	ldr	r3, [pc, #80]	; (806b0 <freertos_twi_master_init+0x114>)
   80660:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_irq,
				freertos_driver_parameters->interrupt_priority);

		return_value = (freertos_twi_if) p_twi;
   80662:	e002      	b.n	8066a <freertos_twi_master_init+0xce>
	} else {
		return_value = NULL;
   80664:	2500      	movs	r5, #0
   80666:	e000      	b.n	8066a <freertos_twi_master_init+0xce>
   80668:	2500      	movs	r5, #0
	}

	return return_value;
}
   8066a:	4628      	mov	r0, r5
   8066c:	b003      	add	sp, #12
   8066e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80672:	bf00      	nop
   80674:	00085be4 	.word	0x00085be4
   80678:	00080149 	.word	0x00080149
   8067c:	00080175 	.word	0x00080175
   80680:	200709e4 	.word	0x200709e4
   80684:	00085c04 	.word	0x00085c04
   80688:	00082bfd 	.word	0x00082bfd
   8068c:	00080e29 	.word	0x00080e29
   80690:	200709c4 	.word	0x200709c4
   80694:	00082875 	.word	0x00082875
   80698:	000808d5 	.word	0x000808d5
   8069c:	0008093d 	.word	0x0008093d
   806a0:	0008094d 	.word	0x0008094d
   806a4:	000808e5 	.word	0x000808e5
   806a8:	000801a5 	.word	0x000801a5
   806ac:	00080939 	.word	0x00080939
   806b0:	00080251 	.word	0x00080251

000806b4 <freertos_twi_write_packet_async>:
 *     the PDC was successfully configured to perform the TWI write operation.
 */
status_code_t freertos_twi_write_packet_async(freertos_twi_if p_twi,
		twi_packet_t *p_packet, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
   806b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   806b8:	b085      	sub	sp, #20
   806ba:	4604      	mov	r4, r0
   806bc:	460e      	mov	r6, r1
   806be:	461f      	mov	r7, r3
   806c0:	f8ad 200e 	strh.w	r2, [sp, #14]
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;

	twi_base = (Twi *) p_twi;
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
   806c4:	4852      	ldr	r0, [pc, #328]	; (80810 <freertos_twi_write_packet_async+0x15c>)
   806c6:	2102      	movs	r1, #2
   806c8:	4622      	mov	r2, r4
   806ca:	4d52      	ldr	r5, [pc, #328]	; (80814 <freertos_twi_write_packet_async+0x160>)
   806cc:	47a8      	blx	r5
   806ce:	4605      	mov	r5, r0
			(void *) twi_base);

	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
   806d0:	2801      	cmp	r0, #1
   806d2:	f300 8094 	bgt.w	807fe <freertos_twi_write_packet_async+0x14a>
   806d6:	68f3      	ldr	r3, [r6, #12]
   806d8:	2b00      	cmp	r3, #0
   806da:	f000 8092 	beq.w	80802 <freertos_twi_write_packet_async+0x14e>
		return_value = freertos_obtain_peripheral_access_mutex(
   806de:	4b4e      	ldr	r3, [pc, #312]	; (80818 <freertos_twi_write_packet_async+0x164>)
   806e0:	eb03 08c0 	add.w	r8, r3, r0, lsl #3
   806e4:	4640      	mov	r0, r8
   806e6:	f10d 010e 	add.w	r1, sp, #14
   806ea:	4b4c      	ldr	r3, [pc, #304]	; (8081c <freertos_twi_write_packet_async+0x168>)
   806ec:	4798      	blx	r3
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
   806ee:	4681      	mov	r9, r0
   806f0:	2800      	cmp	r0, #0
   806f2:	f040 8088 	bne.w	80806 <freertos_twi_write_packet_async+0x152>
			/* Set write mode and slave address. */
			twi_base->TWI_MMR = 0;
   806f6:	2300      	movs	r3, #0
   806f8:	6063      	str	r3, [r4, #4]
			twi_base->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   806fa:	7c32      	ldrb	r2, [r6, #16]
   806fc:	0412      	lsls	r2, r2, #16
   806fe:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
					((p_packet->addr_length <<
   80702:	6873      	ldr	r3, [r6, #4]
   80704:	021b      	lsls	r3, r3, #8
					TWI_MMR_IADRSZ_Pos) &
   80706:	f403 7340 	and.w	r3, r3, #768	; 0x300
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
			/* Set write mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   8070a:	4313      	orrs	r3, r2
   8070c:	6063      	str	r3, [r4, #4]
					((p_packet->addr_length <<
					TWI_MMR_IADRSZ_Pos) &
					TWI_MMR_IADRSZ_Msk);

			/* Set internal address if any. */
			if (p_packet->addr_length > 0) {
   8070e:	6872      	ldr	r2, [r6, #4]
   80710:	b15a      	cbz	r2, 8072a <freertos_twi_write_packet_async+0x76>
				internal_address = p_packet->addr[0];
   80712:	7833      	ldrb	r3, [r6, #0]
				if (p_packet->addr_length > 1) {
   80714:	2a01      	cmp	r2, #1
					internal_address <<= 8;
					internal_address |= p_packet->addr[1];
   80716:	bf84      	itt	hi
   80718:	7871      	ldrbhi	r1, [r6, #1]
   8071a:	ea41 2303 	orrhi.w	r3, r1, r3, lsl #8
				}

				if (p_packet->addr_length > 2) {
   8071e:	2a02      	cmp	r2, #2
   80720:	d904      	bls.n	8072c <freertos_twi_write_packet_async+0x78>
					internal_address <<= 8;
					internal_address |= p_packet->addr[2];
   80722:	78b2      	ldrb	r2, [r6, #2]
   80724:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
   80728:	e000      	b.n	8072c <freertos_twi_write_packet_async+0x78>
		xSemaphoreHandle notification_semaphore)
{
	status_code_t return_value;
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;
   8072a:	2300      	movs	r3, #0
				if (p_packet->addr_length > 2) {
					internal_address <<= 8;
					internal_address |= p_packet->addr[2];
				}
			}
			twi_base->TWI_IADR = internal_address;
   8072c:	60e3      	str	r3, [r4, #12]

			if (p_packet->length == 1) {
   8072e:	68f2      	ldr	r2, [r6, #12]
   80730:	2a01      	cmp	r2, #1
   80732:	d146      	bne.n	807c2 <freertos_twi_write_packet_async+0x10e>
				uint32_t status;
				uint32_t timeout_counter = 0;
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
   80734:	012b      	lsls	r3, r5, #4
   80736:	4a36      	ldr	r2, [pc, #216]	; (80810 <freertos_twi_write_packet_async+0x15c>)
   80738:	58d7      	ldr	r7, [r2, r3]

			if (p_packet->length == 1) {
				uint32_t status;
				uint32_t timeout_counter = 0;
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
   8073a:	4638      	mov	r0, r7
   8073c:	f44f 7150 	mov.w	r1, #832	; 0x340
   80740:	4b37      	ldr	r3, [pc, #220]	; (80820 <freertos_twi_write_packet_async+0x16c>)
   80742:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Send start condition */
				twi_base->TWI_THR = *((uint8_t*)(p_packet->buffer));
   80744:	68b3      	ldr	r3, [r6, #8]
   80746:	781b      	ldrb	r3, [r3, #0]
   80748:	6363      	str	r3, [r4, #52]	; 0x34
			}
			twi_base->TWI_IADR = internal_address;

			if (p_packet->length == 1) {
				uint32_t status;
				uint32_t timeout_counter = 0;
   8074a:	2300      	movs	r3, #0
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Send start condition */
				twi_base->TWI_THR = *((uint8_t*)(p_packet->buffer));
				while (1) {
					status = twi_base->TWI_SR;
   8074c:	6a22      	ldr	r2, [r4, #32]
					if (status & TWI_SR_NACK) {
   8074e:	f412 7f80 	tst.w	r2, #256	; 0x100
   80752:	d00f      	beq.n	80774 <freertos_twi_write_packet_async+0xc0>
						/* Re-enable interrupts */
						twi_enable_interrupt(
   80754:	4638      	mov	r0, r7
   80756:	f44f 7150 	mov.w	r1, #832	; 0x340
   8075a:	4b32      	ldr	r3, [pc, #200]	; (80824 <freertos_twi_write_packet_async+0x170>)
   8075c:	4798      	blx	r3
								all_twi_definitions[twi_index].peripheral_base_address,
								IER_ERROR_INTERRUPTS);
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
   8075e:	4b2e      	ldr	r3, [pc, #184]	; (80818 <freertos_twi_write_packet_async+0x164>)
   80760:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
   80764:	6868      	ldr	r0, [r5, #4]
   80766:	2100      	movs	r1, #0
   80768:	460a      	mov	r2, r1
   8076a:	460b      	mov	r3, r1
   8076c:	4c2e      	ldr	r4, [pc, #184]	; (80828 <freertos_twi_write_packet_async+0x174>)
   8076e:	47a0      	blx	r4
						return ERR_BUSY;
   80770:	20f6      	movs	r0, #246	; 0xf6
   80772:	e048      	b.n	80806 <freertos_twi_write_packet_async+0x152>
					}
					if (status & TWI_SR_TXRDY) {
   80774:	f012 0f04 	tst.w	r2, #4
   80778:	d105      	bne.n	80786 <freertos_twi_write_packet_async+0xd2>
						break;
					}
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
   8077a:	3301      	adds	r3, #1
   8077c:	f1b3 3fff 	cmp.w	r3, #4294967295
   80780:	d1e4      	bne.n	8074c <freertos_twi_write_packet_async+0x98>
						return_value = ERR_TIMEOUT;
   80782:	f04f 09fd 	mov.w	r9, #253	; 0xfd
						break;
					}
				}
				twi_base->TWI_CR = TWI_CR_STOP;
   80786:	2202      	movs	r2, #2
   80788:	6022      	str	r2, [r4, #0]
				/* Wait for TX complete */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
   8078a:	e003      	b.n	80794 <freertos_twi_write_packet_async+0xe0>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
   8078c:	3301      	adds	r3, #1
   8078e:	f1b3 3fff 	cmp.w	r3, #4294967295
   80792:	d004      	beq.n	8079e <freertos_twi_write_packet_async+0xea>
						break;
					}
				}
				twi_base->TWI_CR = TWI_CR_STOP;
				/* Wait for TX complete */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
   80794:	6a22      	ldr	r2, [r4, #32]
   80796:	f012 0f01 	tst.w	r2, #1
   8079a:	d0f7      	beq.n	8078c <freertos_twi_write_packet_async+0xd8>
   8079c:	e001      	b.n	807a2 <freertos_twi_write_packet_async+0xee>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
						return_value = ERR_TIMEOUT;
   8079e:	f04f 09fd 	mov.w	r9, #253	; 0xfd
						break;
					}
				}

				/* Re-enable interrupts */
				twi_enable_interrupt(
   807a2:	4638      	mov	r0, r7
   807a4:	f44f 7150 	mov.w	r1, #832	; 0x340
   807a8:	4b1e      	ldr	r3, [pc, #120]	; (80824 <freertos_twi_write_packet_async+0x170>)
   807aa:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
   807ac:	4b1a      	ldr	r3, [pc, #104]	; (80818 <freertos_twi_write_packet_async+0x164>)
   807ae:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
   807b2:	6868      	ldr	r0, [r5, #4]
   807b4:	2100      	movs	r1, #0
   807b6:	460a      	mov	r2, r1
   807b8:	460b      	mov	r3, r1
   807ba:	4c1b      	ldr	r4, [pc, #108]	; (80828 <freertos_twi_write_packet_async+0x174>)
   807bc:	47a0      	blx	r4
   807be:	4648      	mov	r0, r9
   807c0:	e021      	b.n	80806 <freertos_twi_write_packet_async+0x152>
			} else {

				twis[twi_index].buffer = p_packet->buffer;
   807c2:	68b1      	ldr	r1, [r6, #8]
   807c4:	4b19      	ldr	r3, [pc, #100]	; (8082c <freertos_twi_write_packet_async+0x178>)
   807c6:	f843 1035 	str.w	r1, [r3, r5, lsl #3]
				twis[twi_index].length = p_packet->length;
   807ca:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
   807ce:	605a      	str	r2, [r3, #4]

				freertos_start_pdc_tx(&(tx_dma_control[twi_index]),
   807d0:	4b0f      	ldr	r3, [pc, #60]	; (80810 <freertos_twi_write_packet_async+0x15c>)
   807d2:	eb03 1505 	add.w	r5, r3, r5, lsl #4
   807d6:	686b      	ldr	r3, [r5, #4]
   807d8:	9700      	str	r7, [sp, #0]
   807da:	2001      	movs	r0, #1
   807dc:	9001      	str	r0, [sp, #4]
   807de:	4640      	mov	r0, r8
   807e0:	3a01      	subs	r2, #1
   807e2:	4d13      	ldr	r5, [pc, #76]	; (80830 <freertos_twi_write_packet_async+0x17c>)
   807e4:	47a8      	blx	r5
				/* Catch the end of transmission so the access mutex can be
				returned, and the task notified (if it supplied a notification
				semaphore).  The interrupt can be enabled here because the ENDTX
				signal from the PDC to the peripheral will have been de-asserted when
				the next transfer was configured. */
				twi_enable_interrupt(twi_base, TWI_IER_ENDTX);
   807e6:	4620      	mov	r0, r4
   807e8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   807ec:	4b0d      	ldr	r3, [pc, #52]	; (80824 <freertos_twi_write_packet_async+0x170>)
   807ee:	4798      	blx	r3

				return_value = freertos_optionally_wait_transfer_completion(
   807f0:	4640      	mov	r0, r8
   807f2:	4639      	mov	r1, r7
   807f4:	f8bd 200e 	ldrh.w	r2, [sp, #14]
   807f8:	4b0e      	ldr	r3, [pc, #56]	; (80834 <freertos_twi_write_packet_async+0x180>)
   807fa:	4798      	blx	r3
   807fc:	e003      	b.n	80806 <freertos_twi_write_packet_async+0x152>
						notification_semaphore,
						block_time_ticks);
			}
		}
	} else {
		return_value = ERR_INVALID_ARG;
   807fe:	20f8      	movs	r0, #248	; 0xf8
   80800:	e001      	b.n	80806 <freertos_twi_write_packet_async+0x152>
   80802:	20f8      	movs	r0, #248	; 0xf8
   80804:	e7ff      	b.n	80806 <freertos_twi_write_packet_async+0x152>
	}

	return return_value;
}
   80806:	b240      	sxtb	r0, r0
   80808:	b005      	add	sp, #20
   8080a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8080e:	bf00      	nop
   80810:	00085be4 	.word	0x00085be4
   80814:	00080149 	.word	0x00080149
   80818:	200709e4 	.word	0x200709e4
   8081c:	000802b5 	.word	0x000802b5
   80820:	0008093d 	.word	0x0008093d
   80824:	00080939 	.word	0x00080939
   80828:	00081269 	.word	0x00081269
   8082c:	200709d4 	.word	0x200709d4
   80830:	00080305 	.word	0x00080305
   80834:	00080385 	.word	0x00080385

00080838 <TWI0_Handler>:
#endif /* TWI */

#ifdef TWI0

void TWI0_Handler(void)
{
   80838:	b508      	push	{r3, lr}
	local_twi_handler(0);
   8083a:	2000      	movs	r0, #0
   8083c:	4b01      	ldr	r3, [pc, #4]	; (80844 <TWI0_Handler+0xc>)
   8083e:	4798      	blx	r3
   80840:	bd08      	pop	{r3, pc}
   80842:	bf00      	nop
   80844:	000803ad 	.word	0x000803ad

00080848 <TWI1_Handler>:
#endif

#ifdef TWI1

void TWI1_Handler(void)
{
   80848:	b508      	push	{r3, lr}
	local_twi_handler(1);
   8084a:	2001      	movs	r0, #1
   8084c:	4b01      	ldr	r3, [pc, #4]	; (80854 <TWI1_Handler+0xc>)
   8084e:	4798      	blx	r3
   80850:	bd08      	pop	{r3, pc}
   80852:	bf00      	nop
   80854:	000803ad 	.word	0x000803ad

00080858 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8085c:	460c      	mov	r4, r1
   8085e:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80860:	b960      	cbnz	r0, 8087c <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   80862:	2a00      	cmp	r2, #0
   80864:	dd0e      	ble.n	80884 <_read+0x2c>
   80866:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80868:	4e09      	ldr	r6, [pc, #36]	; (80890 <_read+0x38>)
   8086a:	4d0a      	ldr	r5, [pc, #40]	; (80894 <_read+0x3c>)
   8086c:	6830      	ldr	r0, [r6, #0]
   8086e:	4621      	mov	r1, r4
   80870:	682b      	ldr	r3, [r5, #0]
   80872:	4798      	blx	r3
		ptr++;
   80874:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   80876:	42bc      	cmp	r4, r7
   80878:	d1f8      	bne.n	8086c <_read+0x14>
   8087a:	e006      	b.n	8088a <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   8087c:	f04f 30ff 	mov.w	r0, #4294967295
   80880:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   80884:	2000      	movs	r0, #0
   80886:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   8088a:	4640      	mov	r0, r8
	}
	return nChars;
}
   8088c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80890:	20078c80 	.word	0x20078c80
   80894:	20078c4c 	.word	0x20078c4c

00080898 <pdc_tx_init>:
		pdc_packet_t *p_next_packet)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
   80898:	460b      	mov	r3, r1
   8089a:	b119      	cbz	r1, 808a4 <pdc_tx_init+0xc>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
   8089c:	6809      	ldr	r1, [r1, #0]
   8089e:	6081      	str	r1, [r0, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
   808a0:	685b      	ldr	r3, [r3, #4]
   808a2:	60c3      	str	r3, [r0, #12]
	}
	if (p_next_packet) {
   808a4:	b11a      	cbz	r2, 808ae <pdc_tx_init+0x16>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
   808a6:	6813      	ldr	r3, [r2, #0]
   808a8:	6183      	str	r3, [r0, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
   808aa:	6853      	ldr	r3, [r2, #4]
   808ac:	61c3      	str	r3, [r0, #28]
   808ae:	4770      	bx	lr

000808b0 <pdc_rx_init>:
		pdc_packet_t *p_next_packet)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
   808b0:	460b      	mov	r3, r1
   808b2:	b119      	cbz	r1, 808bc <pdc_rx_init+0xc>
		p_pdc->PERIPH_RPR = p_packet->ul_addr;
   808b4:	6809      	ldr	r1, [r1, #0]
   808b6:	6001      	str	r1, [r0, #0]
		p_pdc->PERIPH_RCR = p_packet->ul_size;
   808b8:	685b      	ldr	r3, [r3, #4]
   808ba:	6043      	str	r3, [r0, #4]
	}
	if (p_next_packet) {
   808bc:	b11a      	cbz	r2, 808c6 <pdc_rx_init+0x16>
		p_pdc->PERIPH_RNPR = p_next_packet->ul_addr;
   808be:	6813      	ldr	r3, [r2, #0]
   808c0:	6103      	str	r3, [r0, #16]
		p_pdc->PERIPH_RNCR = p_next_packet->ul_size;
   808c2:	6853      	ldr	r3, [r2, #4]
   808c4:	6143      	str	r3, [r0, #20]
   808c6:	4770      	bx	lr

000808c8 <pdc_enable_transfer>:
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
   808c8:	f021 01fe 	bic.w	r1, r1, #254	; 0xfe
   808cc:	05c9      	lsls	r1, r1, #23
   808ce:	0dc9      	lsrs	r1, r1, #23
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
   808d0:	6201      	str	r1, [r0, #32]
   808d2:	4770      	bx	lr

000808d4 <pdc_disable_transfer>:
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
   808d4:	f421 71fe 	bic.w	r1, r1, #508	; 0x1fc
   808d8:	f021 0101 	bic.w	r1, r1, #1
   808dc:	0589      	lsls	r1, r1, #22
   808de:	0d89      	lsrs	r1, r1, #22
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
   808e0:	6201      	str	r1, [r0, #32]
   808e2:	4770      	bx	lr

000808e4 <twi_enable_master_mode>:
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   808e4:	2308      	movs	r3, #8
   808e6:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   808e8:	2320      	movs	r3, #32
   808ea:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   808ec:	2304      	movs	r3, #4
   808ee:	6003      	str	r3, [r0, #0]
   808f0:	4770      	bx	lr
   808f2:	bf00      	nop

000808f4 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   808f4:	4b0f      	ldr	r3, [pc, #60]	; (80934 <twi_set_speed+0x40>)
   808f6:	4299      	cmp	r1, r3
   808f8:	d819      	bhi.n	8092e <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   808fa:	0049      	lsls	r1, r1, #1
   808fc:	fbb2 f2f1 	udiv	r2, r2, r1
   80900:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80902:	2aff      	cmp	r2, #255	; 0xff
   80904:	d907      	bls.n	80916 <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   80906:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
   80908:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   8090a:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   8090c:	2aff      	cmp	r2, #255	; 0xff
   8090e:	d903      	bls.n	80918 <twi_set_speed+0x24>
   80910:	2b07      	cmp	r3, #7
   80912:	d1f9      	bne.n	80908 <twi_set_speed+0x14>
   80914:	e000      	b.n	80918 <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   80916:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   80918:	0211      	lsls	r1, r2, #8
   8091a:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
   8091c:	041b      	lsls	r3, r3, #16
   8091e:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   80922:	430b      	orrs	r3, r1
   80924:	b2d2      	uxtb	r2, r2
   80926:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
   80928:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
   8092a:	2000      	movs	r0, #0
   8092c:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
   8092e:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
   80930:	4770      	bx	lr
   80932:	bf00      	nop
   80934:	00061a80 	.word	0x00061a80

00080938 <twi_enable_interrupt>:
 * \param ul_sources Interrupts to be enabled.
 */
void twi_enable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
	/* Enable the specified interrupts */
	p_twi->TWI_IER = ul_sources;
   80938:	6241      	str	r1, [r0, #36]	; 0x24
   8093a:	4770      	bx	lr

0008093c <twi_disable_interrupt>:
 * \param ul_sources Interrupts to be disabled.
 */
void twi_disable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
	/* Disable the specified interrupts */
	p_twi->TWI_IDR = ul_sources;
   8093c:	6281      	str	r1, [r0, #40]	; 0x28
	/* Dummy read */
	p_twi->TWI_SR;
   8093e:	6a03      	ldr	r3, [r0, #32]
   80940:	4770      	bx	lr
   80942:	bf00      	nop

00080944 <twi_get_interrupt_status>:
 *
 * \retval TWI interrupt status.
 */
uint32_t twi_get_interrupt_status(Twi *p_twi)
{
	return p_twi->TWI_SR;
   80944:	6a00      	ldr	r0, [r0, #32]
}
   80946:	4770      	bx	lr

00080948 <twi_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t twi_get_interrupt_mask(Twi *p_twi)
{
	return p_twi->TWI_IMR;
   80948:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
   8094a:	4770      	bx	lr

0008094c <twi_reset>:
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   8094c:	2380      	movs	r3, #128	; 0x80
   8094e:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
   80950:	6b03      	ldr	r3, [r0, #48]	; 0x30
   80952:	4770      	bx	lr

00080954 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   80954:	b5f0      	push	{r4, r5, r6, r7, lr}
   80956:	b083      	sub	sp, #12
   80958:	4604      	mov	r4, r0
   8095a:	460d      	mov	r5, r1
	uint32_t val = 0;
   8095c:	2300      	movs	r3, #0
   8095e:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80960:	4b1f      	ldr	r3, [pc, #124]	; (809e0 <usart_serial_getchar+0x8c>)
   80962:	4298      	cmp	r0, r3
   80964:	d107      	bne.n	80976 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   80966:	461f      	mov	r7, r3
   80968:	4e1e      	ldr	r6, [pc, #120]	; (809e4 <usart_serial_getchar+0x90>)
   8096a:	4638      	mov	r0, r7
   8096c:	4629      	mov	r1, r5
   8096e:	47b0      	blx	r6
   80970:	2800      	cmp	r0, #0
   80972:	d1fa      	bne.n	8096a <usart_serial_getchar+0x16>
   80974:	e019      	b.n	809aa <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80976:	4b1c      	ldr	r3, [pc, #112]	; (809e8 <usart_serial_getchar+0x94>)
   80978:	4298      	cmp	r0, r3
   8097a:	d109      	bne.n	80990 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   8097c:	461f      	mov	r7, r3
   8097e:	4e1b      	ldr	r6, [pc, #108]	; (809ec <usart_serial_getchar+0x98>)
   80980:	4638      	mov	r0, r7
   80982:	a901      	add	r1, sp, #4
   80984:	47b0      	blx	r6
   80986:	2800      	cmp	r0, #0
   80988:	d1fa      	bne.n	80980 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   8098a:	9b01      	ldr	r3, [sp, #4]
   8098c:	702b      	strb	r3, [r5, #0]
   8098e:	e019      	b.n	809c4 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80990:	4b17      	ldr	r3, [pc, #92]	; (809f0 <usart_serial_getchar+0x9c>)
   80992:	4298      	cmp	r0, r3
   80994:	d109      	bne.n	809aa <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   80996:	461e      	mov	r6, r3
   80998:	4c14      	ldr	r4, [pc, #80]	; (809ec <usart_serial_getchar+0x98>)
   8099a:	4630      	mov	r0, r6
   8099c:	a901      	add	r1, sp, #4
   8099e:	47a0      	blx	r4
   809a0:	2800      	cmp	r0, #0
   809a2:	d1fa      	bne.n	8099a <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   809a4:	9b01      	ldr	r3, [sp, #4]
   809a6:	702b      	strb	r3, [r5, #0]
   809a8:	e018      	b.n	809dc <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   809aa:	4b12      	ldr	r3, [pc, #72]	; (809f4 <usart_serial_getchar+0xa0>)
   809ac:	429c      	cmp	r4, r3
   809ae:	d109      	bne.n	809c4 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   809b0:	461e      	mov	r6, r3
   809b2:	4c0e      	ldr	r4, [pc, #56]	; (809ec <usart_serial_getchar+0x98>)
   809b4:	4630      	mov	r0, r6
   809b6:	a901      	add	r1, sp, #4
   809b8:	47a0      	blx	r4
   809ba:	2800      	cmp	r0, #0
   809bc:	d1fa      	bne.n	809b4 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   809be:	9b01      	ldr	r3, [sp, #4]
   809c0:	702b      	strb	r3, [r5, #0]
   809c2:	e00b      	b.n	809dc <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   809c4:	4b0c      	ldr	r3, [pc, #48]	; (809f8 <usart_serial_getchar+0xa4>)
   809c6:	429c      	cmp	r4, r3
   809c8:	d108      	bne.n	809dc <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   809ca:	461e      	mov	r6, r3
   809cc:	4c07      	ldr	r4, [pc, #28]	; (809ec <usart_serial_getchar+0x98>)
   809ce:	4630      	mov	r0, r6
   809d0:	a901      	add	r1, sp, #4
   809d2:	47a0      	blx	r4
   809d4:	2800      	cmp	r0, #0
   809d6:	d1fa      	bne.n	809ce <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   809d8:	9b01      	ldr	r3, [sp, #4]
   809da:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   809dc:	b003      	add	sp, #12
   809de:	bdf0      	pop	{r4, r5, r6, r7, pc}
   809e0:	400e0800 	.word	0x400e0800
   809e4:	00080d0d 	.word	0x00080d0d
   809e8:	40098000 	.word	0x40098000
   809ec:	00080c59 	.word	0x00080c59
   809f0:	4009c000 	.word	0x4009c000
   809f4:	400a0000 	.word	0x400a0000
   809f8:	400a4000 	.word	0x400a4000

000809fc <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   809fc:	b570      	push	{r4, r5, r6, lr}
   809fe:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   80a00:	4b21      	ldr	r3, [pc, #132]	; (80a88 <usart_serial_putchar+0x8c>)
   80a02:	4298      	cmp	r0, r3
   80a04:	d107      	bne.n	80a16 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   80a06:	461e      	mov	r6, r3
   80a08:	4d20      	ldr	r5, [pc, #128]	; (80a8c <usart_serial_putchar+0x90>)
   80a0a:	4630      	mov	r0, r6
   80a0c:	4621      	mov	r1, r4
   80a0e:	47a8      	blx	r5
   80a10:	2800      	cmp	r0, #0
   80a12:	d1fa      	bne.n	80a0a <usart_serial_putchar+0xe>
   80a14:	e02b      	b.n	80a6e <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80a16:	4b1e      	ldr	r3, [pc, #120]	; (80a90 <usart_serial_putchar+0x94>)
   80a18:	4298      	cmp	r0, r3
   80a1a:	d107      	bne.n	80a2c <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   80a1c:	461e      	mov	r6, r3
   80a1e:	4d1d      	ldr	r5, [pc, #116]	; (80a94 <usart_serial_putchar+0x98>)
   80a20:	4630      	mov	r0, r6
   80a22:	4621      	mov	r1, r4
   80a24:	47a8      	blx	r5
   80a26:	2800      	cmp	r0, #0
   80a28:	d1fa      	bne.n	80a20 <usart_serial_putchar+0x24>
   80a2a:	e022      	b.n	80a72 <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80a2c:	4b1a      	ldr	r3, [pc, #104]	; (80a98 <usart_serial_putchar+0x9c>)
   80a2e:	4298      	cmp	r0, r3
   80a30:	d107      	bne.n	80a42 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   80a32:	461e      	mov	r6, r3
   80a34:	4d17      	ldr	r5, [pc, #92]	; (80a94 <usart_serial_putchar+0x98>)
   80a36:	4630      	mov	r0, r6
   80a38:	4621      	mov	r1, r4
   80a3a:	47a8      	blx	r5
   80a3c:	2800      	cmp	r0, #0
   80a3e:	d1fa      	bne.n	80a36 <usart_serial_putchar+0x3a>
   80a40:	e019      	b.n	80a76 <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80a42:	4b16      	ldr	r3, [pc, #88]	; (80a9c <usart_serial_putchar+0xa0>)
   80a44:	4298      	cmp	r0, r3
   80a46:	d107      	bne.n	80a58 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   80a48:	461e      	mov	r6, r3
   80a4a:	4d12      	ldr	r5, [pc, #72]	; (80a94 <usart_serial_putchar+0x98>)
   80a4c:	4630      	mov	r0, r6
   80a4e:	4621      	mov	r1, r4
   80a50:	47a8      	blx	r5
   80a52:	2800      	cmp	r0, #0
   80a54:	d1fa      	bne.n	80a4c <usart_serial_putchar+0x50>
   80a56:	e010      	b.n	80a7a <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80a58:	4b11      	ldr	r3, [pc, #68]	; (80aa0 <usart_serial_putchar+0xa4>)
   80a5a:	4298      	cmp	r0, r3
   80a5c:	d10f      	bne.n	80a7e <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   80a5e:	461e      	mov	r6, r3
   80a60:	4d0c      	ldr	r5, [pc, #48]	; (80a94 <usart_serial_putchar+0x98>)
   80a62:	4630      	mov	r0, r6
   80a64:	4621      	mov	r1, r4
   80a66:	47a8      	blx	r5
   80a68:	2800      	cmp	r0, #0
   80a6a:	d1fa      	bne.n	80a62 <usart_serial_putchar+0x66>
   80a6c:	e009      	b.n	80a82 <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   80a6e:	2001      	movs	r0, #1
   80a70:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80a72:	2001      	movs	r0, #1
   80a74:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80a76:	2001      	movs	r0, #1
   80a78:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80a7a:	2001      	movs	r0, #1
   80a7c:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   80a7e:	2000      	movs	r0, #0
   80a80:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80a82:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   80a84:	bd70      	pop	{r4, r5, r6, pc}
   80a86:	bf00      	nop
   80a88:	400e0800 	.word	0x400e0800
   80a8c:	00080cfd 	.word	0x00080cfd
   80a90:	40098000 	.word	0x40098000
   80a94:	00080c45 	.word	0x00080c45
   80a98:	4009c000 	.word	0x4009c000
   80a9c:	400a0000 	.word	0x400a0000
   80aa0:	400a4000 	.word	0x400a4000

00080aa4 <configureConsole>:
#include "conf_board.h"
#include "consoleFunctions.h"

int configureConsole(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
{
   80aa4:	b530      	push	{r4, r5, lr}
   80aa6:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80aa8:	2008      	movs	r0, #8
   80aaa:	4d13      	ldr	r5, [pc, #76]	; (80af8 <configureConsole+0x54>)
   80aac:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   80aae:	4c13      	ldr	r4, [pc, #76]	; (80afc <configureConsole+0x58>)
   80ab0:	4b13      	ldr	r3, [pc, #76]	; (80b00 <configureConsole+0x5c>)
   80ab2:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80ab4:	4a13      	ldr	r2, [pc, #76]	; (80b04 <configureConsole+0x60>)
   80ab6:	4b14      	ldr	r3, [pc, #80]	; (80b08 <configureConsole+0x64>)
   80ab8:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80aba:	4a14      	ldr	r2, [pc, #80]	; (80b0c <configureConsole+0x68>)
   80abc:	4b14      	ldr	r3, [pc, #80]	; (80b10 <configureConsole+0x6c>)
   80abe:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80ac0:	4b14      	ldr	r3, [pc, #80]	; (80b14 <configureConsole+0x70>)
   80ac2:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80ac4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   80ac8:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80aca:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80ace:	9303      	str	r3, [sp, #12]
   80ad0:	2008      	movs	r0, #8
   80ad2:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   80ad4:	4620      	mov	r0, r4
   80ad6:	a901      	add	r1, sp, #4
   80ad8:	4b0f      	ldr	r3, [pc, #60]	; (80b18 <configureConsole+0x74>)
   80ada:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80adc:	4d0f      	ldr	r5, [pc, #60]	; (80b1c <configureConsole+0x78>)
   80ade:	682b      	ldr	r3, [r5, #0]
   80ae0:	6898      	ldr	r0, [r3, #8]
   80ae2:	2100      	movs	r1, #0
   80ae4:	4c0e      	ldr	r4, [pc, #56]	; (80b20 <configureConsole+0x7c>)
   80ae6:	47a0      	blx	r4
	setbuf(stdin, NULL);
   80ae8:	682b      	ldr	r3, [r5, #0]
   80aea:	6858      	ldr	r0, [r3, #4]
   80aec:	2100      	movs	r1, #0
   80aee:	47a0      	blx	r4
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	/* printf("Console ready\n"); */
	return 0;
   80af0:	2000      	movs	r0, #0
   80af2:	b005      	add	sp, #20
   80af4:	bd30      	pop	{r4, r5, pc}
   80af6:	bf00      	nop
   80af8:	00082875 	.word	0x00082875
   80afc:	400e0800 	.word	0x400e0800
   80b00:	20078c80 	.word	0x20078c80
   80b04:	000809fd 	.word	0x000809fd
   80b08:	20078c7c 	.word	0x20078c7c
   80b0c:	00080955 	.word	0x00080955
   80b10:	20078c4c 	.word	0x20078c4c
   80b14:	0501bd00 	.word	0x0501bd00
   80b18:	00080cc5 	.word	0x00080cc5
   80b1c:	20070568 	.word	0x20070568
   80b20:	00082de5 	.word	0x00082de5

00080b24 <vMoveInterruptHandler>:

/*
 * Interrupt handler ( Mastering the Freal Time Kernel p. 200)
 */
void vMoveInterruptHandler(void)
{
   80b24:	b510      	push	{r4, lr}
   80b26:	b082      	sub	sp, #8
	short xHigherPriorityTaskWoken = pdFALSE;
   80b28:	2300      	movs	r3, #0
   80b2a:	aa02      	add	r2, sp, #8
   80b2c:	f822 3d02 	strh.w	r3, [r2, #-2]!
	xSemaphoreGiveFromISR(xBinarySemaphore, &xHigherPriorityTaskWoken);
   80b30:	4904      	ldr	r1, [pc, #16]	; (80b44 <vMoveInterruptHandler+0x20>)
   80b32:	6808      	ldr	r0, [r1, #0]
   80b34:	4619      	mov	r1, r3
   80b36:	4c04      	ldr	r4, [pc, #16]	; (80b48 <vMoveInterruptHandler+0x24>)
   80b38:	47a0      	blx	r4
	portYIELD();
   80b3a:	4b04      	ldr	r3, [pc, #16]	; (80b4c <vMoveInterruptHandler+0x28>)
   80b3c:	4798      	blx	r3
}
   80b3e:	b002      	add	sp, #8
   80b40:	bd10      	pop	{r4, pc}
   80b42:	bf00      	nop
   80b44:	200709f4 	.word	0x200709f4
   80b48:	000813f1 	.word	0x000813f1
   80b4c:	00080e19 	.word	0x00080e19

00080b50 <attach_interupt>:

/*
 * Runs one time when program starts.
 */
void attach_interupt()
{
   80b50:	b530      	push	{r4, r5, lr}
   80b52:	b083      	sub	sp, #12
	pio_set_input(PIOA, PIO_PA6, PIO_PULLUP);
   80b54:	4c0b      	ldr	r4, [pc, #44]	; (80b84 <attach_interupt+0x34>)
   80b56:	4620      	mov	r0, r4
   80b58:	2140      	movs	r1, #64	; 0x40
   80b5a:	2201      	movs	r2, #1
   80b5c:	4b0a      	ldr	r3, [pc, #40]	; (80b88 <attach_interupt+0x38>)
   80b5e:	4798      	blx	r3
	pio_handler_set(PIOA, ID_PIOA, PIO_PA6, PIO_IT_RISE_EDGE, vMoveInterruptHandler); // Only on rising edge
   80b60:	4b0a      	ldr	r3, [pc, #40]	; (80b8c <attach_interupt+0x3c>)
   80b62:	9300      	str	r3, [sp, #0]
   80b64:	4620      	mov	r0, r4
   80b66:	210b      	movs	r1, #11
   80b68:	2240      	movs	r2, #64	; 0x40
   80b6a:	2370      	movs	r3, #112	; 0x70
   80b6c:	4d08      	ldr	r5, [pc, #32]	; (80b90 <attach_interupt+0x40>)
   80b6e:	47a8      	blx	r5
	pio_enable_interrupt(PIOA, PIO_PA6);											//Enable interrupts. Pin A04
   80b70:	4620      	mov	r0, r4
   80b72:	2140      	movs	r1, #64	; 0x40
   80b74:	4b07      	ldr	r3, [pc, #28]	; (80b94 <attach_interupt+0x44>)
   80b76:	4798      	blx	r3
   80b78:	f44f 6200 	mov.w	r2, #2048	; 0x800
   80b7c:	4b06      	ldr	r3, [pc, #24]	; (80b98 <attach_interupt+0x48>)
   80b7e:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOA_IRQn);
}
   80b80:	b003      	add	sp, #12
   80b82:	bd30      	pop	{r4, r5, pc}
   80b84:	400e0e00 	.word	0x400e0e00
   80b88:	00082499 	.word	0x00082499
   80b8c:	00080b25 	.word	0x00080b25
   80b90:	00082701 	.word	0x00082701
   80b94:	00082525 	.word	0x00082525
   80b98:	e000e100 	.word	0xe000e100

00080b9c <configure_twi>:
		printf("UnoComm tallllllsk\r\n");
	}
}

void configure_twi()
{
   80b9c:	b510      	push	{r4, lr}
   80b9e:	b084      	sub	sp, #16


	freertos_peripheral_options_t driver_options = {NULL,0,0x0e,TWI_I2C_MASTER,(USE_TX_ACCESS_MUTEX | USE_RX_ACCESS_MUTEX)};
   80ba0:	4b08      	ldr	r3, [pc, #32]	; (80bc4 <configure_twi+0x28>)
   80ba2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
   80ba4:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
	freertos_twi = freertos_twi_master_init(TWI0, &driver_options);
   80ba8:	4807      	ldr	r0, [pc, #28]	; (80bc8 <configure_twi+0x2c>)
   80baa:	4669      	mov	r1, sp
   80bac:	4b07      	ldr	r3, [pc, #28]	; (80bcc <configure_twi+0x30>)
   80bae:	4798      	blx	r3
   80bb0:	4b07      	ldr	r3, [pc, #28]	; (80bd0 <configure_twi+0x34>)
   80bb2:	6018      	str	r0, [r3, #0]
	if (freertos_twi != NULL)
   80bb4:	b120      	cbz	r0, 80bc0 <configure_twi+0x24>
	{

		twi_set_speed(TWI0,TWI_SPEED,84000000);
   80bb6:	4804      	ldr	r0, [pc, #16]	; (80bc8 <configure_twi+0x2c>)
   80bb8:	4906      	ldr	r1, [pc, #24]	; (80bd4 <configure_twi+0x38>)
   80bba:	4a07      	ldr	r2, [pc, #28]	; (80bd8 <configure_twi+0x3c>)
   80bbc:	4b07      	ldr	r3, [pc, #28]	; (80bdc <configure_twi+0x40>)
   80bbe:	4798      	blx	r3
		.chip = UNO_BUS_ADDR,					// TWI slave bus address
		.buffer = (void*) tx_buffer,			// transfer data source buffer
		.length = TX_DATA_LENGTH					// transfer data size (bytes)
	};

}
   80bc0:	b004      	add	sp, #16
   80bc2:	bd10      	pop	{r4, pc}
   80bc4:	00085c0c 	.word	0x00085c0c
   80bc8:	4008c000 	.word	0x4008c000
   80bcc:	0008059d 	.word	0x0008059d
   80bd0:	20078c50 	.word	0x20078c50
   80bd4:	000186a0 	.word	0x000186a0
   80bd8:	0501bd00 	.word	0x0501bd00
   80bdc:	000808f5 	.word	0x000808f5

00080be0 <task_unoComm>:
twi_packet_t rx_packet;



void task_unoComm(void *pvParameters)
{
   80be0:	b5f0      	push	{r4, r5, r6, r7, lr}
   80be2:	b083      	sub	sp, #12


	configure_twi();
   80be4:	4b0d      	ldr	r3, [pc, #52]	; (80c1c <task_unoComm+0x3c>)
   80be6:	4798      	blx	r3
	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 500;
	
	xLastWakeTime = xTaskGetTickCount(); // Initialize the xLastWakeTime variable with the current time.
   80be8:	4b0d      	ldr	r3, [pc, #52]	; (80c20 <task_unoComm+0x40>)
   80bea:	4798      	blx	r3
   80bec:	f8ad 0006 	strh.w	r0, [sp, #6]
	
	while (1)
	{
		vTaskDelayUntil(&xLastWakeTime, xTimeIncrement);	// Wait for the next cycle.
   80bf0:	4f0c      	ldr	r7, [pc, #48]	; (80c24 <task_unoComm+0x44>)
		printf("UnoComm task\r\n");
   80bf2:	4e0d      	ldr	r6, [pc, #52]	; (80c28 <task_unoComm+0x48>)
   80bf4:	4c0d      	ldr	r4, [pc, #52]	; (80c2c <task_unoComm+0x4c>)
	
	xLastWakeTime = xTaskGetTickCount(); // Initialize the xLastWakeTime variable with the current time.
	
	while (1)
	{
		vTaskDelayUntil(&xLastWakeTime, xTimeIncrement);	// Wait for the next cycle.
   80bf6:	f10d 0006 	add.w	r0, sp, #6
   80bfa:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
   80bfe:	47b8      	blx	r7
		printf("UnoComm task\r\n");
   80c00:	4630      	mov	r0, r6
   80c02:	47a0      	blx	r4
		//while (!crane_init());
		//indicate();
		//crane_init();
	
		
		freertos_twi_write_packet(freertos_twi,&tx_packet,1);
   80c04:	4b0a      	ldr	r3, [pc, #40]	; (80c30 <task_unoComm+0x50>)
   80c06:	6818      	ldr	r0, [r3, #0]
   80c08:	490a      	ldr	r1, [pc, #40]	; (80c34 <task_unoComm+0x54>)
   80c0a:	2201      	movs	r2, #1
   80c0c:	2300      	movs	r3, #0
   80c0e:	4d0a      	ldr	r5, [pc, #40]	; (80c38 <task_unoComm+0x58>)
   80c10:	47a8      	blx	r5
		//send_data(0x10);
		//request_data();
			printf("halvvgs\n");
   80c12:	480a      	ldr	r0, [pc, #40]	; (80c3c <task_unoComm+0x5c>)
   80c14:	47a0      	blx	r4
		printf("UnoComm tallllllsk\r\n");
   80c16:	480a      	ldr	r0, [pc, #40]	; (80c40 <task_unoComm+0x60>)
   80c18:	47a0      	blx	r4
   80c1a:	e7ec      	b.n	80bf6 <task_unoComm+0x16>
   80c1c:	00080b9d 	.word	0x00080b9d
   80c20:	00081911 	.word	0x00081911
   80c24:	00081b65 	.word	0x00081b65
   80c28:	00085c1c 	.word	0x00085c1c
   80c2c:	00082bd5 	.word	0x00082bd5
   80c30:	20078c50 	.word	0x20078c50
   80c34:	20078c54 	.word	0x20078c54
   80c38:	000806b5 	.word	0x000806b5
   80c3c:	00085c2c 	.word	0x00085c2c
   80c40:	00085c38 	.word	0x00085c38

00080c44 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   80c44:	6943      	ldr	r3, [r0, #20]
   80c46:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   80c4a:	bf1d      	ittte	ne
   80c4c:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80c50:	61c1      	strne	r1, [r0, #28]
	return 0;
   80c52:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   80c54:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   80c56:	4770      	bx	lr

00080c58 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80c58:	6943      	ldr	r3, [r0, #20]
   80c5a:	f013 0f01 	tst.w	r3, #1
   80c5e:	d005      	beq.n	80c6c <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80c60:	6983      	ldr	r3, [r0, #24]
   80c62:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80c66:	600b      	str	r3, [r1, #0]

	return 0;
   80c68:	2000      	movs	r0, #0
   80c6a:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   80c6c:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   80c6e:	4770      	bx	lr

00080c70 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   80c70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80c74:	460e      	mov	r6, r1
   80c76:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80c78:	3801      	subs	r0, #1
   80c7a:	2802      	cmp	r0, #2
   80c7c:	d80f      	bhi.n	80c9e <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   80c7e:	b192      	cbz	r2, 80ca6 <_write+0x36>
   80c80:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   80c82:	f8df 803c 	ldr.w	r8, [pc, #60]	; 80cc0 <_write+0x50>
   80c86:	4f0d      	ldr	r7, [pc, #52]	; (80cbc <_write+0x4c>)
   80c88:	f8d8 0000 	ldr.w	r0, [r8]
   80c8c:	5d31      	ldrb	r1, [r6, r4]
   80c8e:	683b      	ldr	r3, [r7, #0]
   80c90:	4798      	blx	r3
   80c92:	2800      	cmp	r0, #0
   80c94:	db0a      	blt.n	80cac <_write+0x3c>
			return -1;
		}
		++nChars;
   80c96:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   80c98:	42a5      	cmp	r5, r4
   80c9a:	d1f5      	bne.n	80c88 <_write+0x18>
   80c9c:	e00a      	b.n	80cb4 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   80c9e:	f04f 30ff 	mov.w	r0, #4294967295
   80ca2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   80ca6:	2000      	movs	r0, #0
   80ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   80cac:	f04f 30ff 	mov.w	r0, #4294967295
   80cb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   80cb4:	4620      	mov	r0, r4
	}
	return nChars;
}
   80cb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80cba:	bf00      	nop
   80cbc:	20078c7c 	.word	0x20078c7c
   80cc0:	20078c80 	.word	0x20078c80

00080cc4 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   80cc4:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   80cc6:	23ac      	movs	r3, #172	; 0xac
   80cc8:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   80cca:	680a      	ldr	r2, [r1, #0]
   80ccc:	684b      	ldr	r3, [r1, #4]
   80cce:	fbb2 f3f3 	udiv	r3, r2, r3
   80cd2:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80cd4:	1e5c      	subs	r4, r3, #1
   80cd6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   80cda:	4294      	cmp	r4, r2
   80cdc:	d80a      	bhi.n	80cf4 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   80cde:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80ce0:	688b      	ldr	r3, [r1, #8]
   80ce2:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80ce4:	f240 2302 	movw	r3, #514	; 0x202
   80ce8:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80cec:	2350      	movs	r3, #80	; 0x50
   80cee:	6003      	str	r3, [r0, #0]

	return 0;
   80cf0:	2000      	movs	r0, #0
   80cf2:	e000      	b.n	80cf6 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   80cf4:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   80cf6:	f85d 4b04 	ldr.w	r4, [sp], #4
   80cfa:	4770      	bx	lr

00080cfc <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   80cfc:	6943      	ldr	r3, [r0, #20]
   80cfe:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80d02:	bf1a      	itte	ne
   80d04:	61c1      	strne	r1, [r0, #28]
	return 0;
   80d06:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   80d08:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   80d0a:	4770      	bx	lr

00080d0c <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   80d0c:	6943      	ldr	r3, [r0, #20]
   80d0e:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   80d12:	bf1d      	ittte	ne
   80d14:	6983      	ldrne	r3, [r0, #24]
   80d16:	700b      	strbne	r3, [r1, #0]
	return 0;
   80d18:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   80d1a:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   80d1c:	4770      	bx	lr
   80d1e:	bf00      	nop

00080d20 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   80d20:	f100 0308 	add.w	r3, r0, #8
   80d24:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   80d26:	f64f 72ff 	movw	r2, #65535	; 0xffff
   80d2a:	8102      	strh	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   80d2c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   80d2e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   80d30:	2300      	movs	r3, #0
   80d32:	6003      	str	r3, [r0, #0]
   80d34:	4770      	bx	lr
   80d36:	bf00      	nop

00080d38 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   80d38:	2300      	movs	r3, #0
   80d3a:	6103      	str	r3, [r0, #16]
   80d3c:	4770      	bx	lr
   80d3e:	bf00      	nop

00080d40 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   80d40:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   80d42:	685a      	ldr	r2, [r3, #4]
   80d44:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   80d46:	6842      	ldr	r2, [r0, #4]
   80d48:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80d4a:	685a      	ldr	r2, [r3, #4]
   80d4c:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   80d4e:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   80d50:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80d52:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80d54:	6803      	ldr	r3, [r0, #0]
   80d56:	3301      	adds	r3, #1
   80d58:	6003      	str	r3, [r0, #0]
   80d5a:	4770      	bx	lr

00080d5c <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   80d5c:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   80d5e:	880c      	ldrh	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   80d60:	f64f 73ff 	movw	r3, #65535	; 0xffff
   80d64:	429c      	cmp	r4, r3
   80d66:	d101      	bne.n	80d6c <vListInsert+0x10>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   80d68:	6903      	ldr	r3, [r0, #16]
   80d6a:	e00c      	b.n	80d86 <vListInsert+0x2a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   80d6c:	f100 0308 	add.w	r3, r0, #8
   80d70:	68c2      	ldr	r2, [r0, #12]
   80d72:	8812      	ldrh	r2, [r2, #0]
   80d74:	b292      	uxth	r2, r2
   80d76:	4294      	cmp	r4, r2
   80d78:	d305      	bcc.n	80d86 <vListInsert+0x2a>
   80d7a:	685b      	ldr	r3, [r3, #4]
   80d7c:	685a      	ldr	r2, [r3, #4]
   80d7e:	8812      	ldrh	r2, [r2, #0]
   80d80:	b292      	uxth	r2, r2
   80d82:	4294      	cmp	r4, r2
   80d84:	d2f9      	bcs.n	80d7a <vListInsert+0x1e>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   80d86:	685a      	ldr	r2, [r3, #4]
   80d88:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80d8a:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   80d8c:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   80d8e:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80d90:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80d92:	6803      	ldr	r3, [r0, #0]
   80d94:	3301      	adds	r3, #1
   80d96:	6003      	str	r3, [r0, #0]
}
   80d98:	f85d 4b04 	ldr.w	r4, [sp], #4
   80d9c:	4770      	bx	lr
   80d9e:	bf00      	nop

00080da0 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   80da0:	6843      	ldr	r3, [r0, #4]
   80da2:	6882      	ldr	r2, [r0, #8]
   80da4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   80da6:	6883      	ldr	r3, [r0, #8]
   80da8:	6842      	ldr	r2, [r0, #4]
   80daa:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   80dac:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   80dae:	685a      	ldr	r2, [r3, #4]
   80db0:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   80db2:	bf04      	itt	eq
   80db4:	6882      	ldreq	r2, [r0, #8]
   80db6:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80db8:	2200      	movs	r2, #0
   80dba:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   80dbc:	681a      	ldr	r2, [r3, #0]
   80dbe:	3a01      	subs	r2, #1
   80dc0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   80dc2:	6818      	ldr	r0, [r3, #0]
}
   80dc4:	4770      	bx	lr
   80dc6:	bf00      	nop

00080dc8 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   80dc8:	4803      	ldr	r0, [pc, #12]	; (80dd8 <prvPortStartFirstTask+0x10>)
   80dca:	6800      	ldr	r0, [r0, #0]
   80dcc:	6800      	ldr	r0, [r0, #0]
   80dce:	f380 8808 	msr	MSP, r0
   80dd2:	b662      	cpsie	i
   80dd4:	df00      	svc	0
   80dd6:	bf00      	nop
   80dd8:	e000ed08 	.word	0xe000ed08

00080ddc <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   80ddc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   80de0:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   80de4:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   80de8:	2300      	movs	r3, #0
   80dea:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   80dee:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   80df2:	3840      	subs	r0, #64	; 0x40
   80df4:	4770      	bx	lr
   80df6:	bf00      	nop

00080df8 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   80df8:	4b06      	ldr	r3, [pc, #24]	; (80e14 <pxCurrentTCBConst2>)
   80dfa:	6819      	ldr	r1, [r3, #0]
   80dfc:	6808      	ldr	r0, [r1, #0]
   80dfe:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80e02:	f380 8809 	msr	PSP, r0
   80e06:	f04f 0000 	mov.w	r0, #0
   80e0a:	f380 8811 	msr	BASEPRI, r0
   80e0e:	f04e 0e0d 	orr.w	lr, lr, #13
   80e12:	4770      	bx	lr

00080e14 <pxCurrentTCBConst2>:
   80e14:	20078b20 	.word	0x20078b20

00080e18 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80e18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80e1c:	4b01      	ldr	r3, [pc, #4]	; (80e24 <vPortYieldFromISR+0xc>)
   80e1e:	601a      	str	r2, [r3, #0]
   80e20:	4770      	bx	lr
   80e22:	bf00      	nop
   80e24:	e000ed04 	.word	0xe000ed04

00080e28 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   80e28:	f3ef 8011 	mrs	r0, BASEPRI
   80e2c:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   80e30:	f381 8811 	msr	BASEPRI, r1
   80e34:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   80e36:	2000      	movs	r0, #0

00080e38 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   80e38:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   80e3a:	4b03      	ldr	r3, [pc, #12]	; (80e48 <vPortEnterCritical+0x10>)
   80e3c:	4798      	blx	r3
	uxCriticalNesting++;
   80e3e:	4b03      	ldr	r3, [pc, #12]	; (80e4c <vPortEnterCritical+0x14>)
   80e40:	681a      	ldr	r2, [r3, #0]
   80e42:	3201      	adds	r2, #1
   80e44:	601a      	str	r2, [r3, #0]
   80e46:	bd08      	pop	{r3, pc}
   80e48:	00080e29 	.word	0x00080e29
   80e4c:	2007012c 	.word	0x2007012c

00080e50 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   80e50:	f380 8811 	msr	BASEPRI, r0
   80e54:	4770      	bx	lr
   80e56:	bf00      	nop

00080e58 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   80e58:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   80e5a:	4a04      	ldr	r2, [pc, #16]	; (80e6c <vPortExitCritical+0x14>)
   80e5c:	6813      	ldr	r3, [r2, #0]
   80e5e:	3b01      	subs	r3, #1
   80e60:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   80e62:	b913      	cbnz	r3, 80e6a <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   80e64:	2000      	movs	r0, #0
   80e66:	4b02      	ldr	r3, [pc, #8]	; (80e70 <vPortExitCritical+0x18>)
   80e68:	4798      	blx	r3
   80e6a:	bd08      	pop	{r3, pc}
   80e6c:	2007012c 	.word	0x2007012c
   80e70:	00080e51 	.word	0x00080e51

00080e74 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   80e74:	f3ef 8009 	mrs	r0, PSP
   80e78:	4b0c      	ldr	r3, [pc, #48]	; (80eac <pxCurrentTCBConst>)
   80e7a:	681a      	ldr	r2, [r3, #0]
   80e7c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80e80:	6010      	str	r0, [r2, #0]
   80e82:	e92d 4008 	stmdb	sp!, {r3, lr}
   80e86:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   80e8a:	f380 8811 	msr	BASEPRI, r0
   80e8e:	f000 fef7 	bl	81c80 <vTaskSwitchContext>
   80e92:	f04f 0000 	mov.w	r0, #0
   80e96:	f380 8811 	msr	BASEPRI, r0
   80e9a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   80e9e:	6819      	ldr	r1, [r3, #0]
   80ea0:	6808      	ldr	r0, [r1, #0]
   80ea2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80ea6:	f380 8809 	msr	PSP, r0
   80eaa:	4770      	bx	lr

00080eac <pxCurrentTCBConst>:
   80eac:	20078b20 	.word	0x20078b20

00080eb0 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   80eb0:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80eb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80eb6:	4b05      	ldr	r3, [pc, #20]	; (80ecc <SysTick_Handler+0x1c>)
   80eb8:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   80eba:	4b05      	ldr	r3, [pc, #20]	; (80ed0 <SysTick_Handler+0x20>)
   80ebc:	4798      	blx	r3
	{
		vTaskIncrementTick();
   80ebe:	4b05      	ldr	r3, [pc, #20]	; (80ed4 <SysTick_Handler+0x24>)
   80ec0:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   80ec2:	2000      	movs	r0, #0
   80ec4:	4b04      	ldr	r3, [pc, #16]	; (80ed8 <SysTick_Handler+0x28>)
   80ec6:	4798      	blx	r3
   80ec8:	bd08      	pop	{r3, pc}
   80eca:	bf00      	nop
   80ecc:	e000ed04 	.word	0xe000ed04
   80ed0:	00080e29 	.word	0x00080e29
   80ed4:	00081931 	.word	0x00081931
   80ed8:	00080e51 	.word	0x00080e51

00080edc <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   80edc:	4a03      	ldr	r2, [pc, #12]	; (80eec <vPortSetupTimerInterrupt+0x10>)
   80ede:	4b04      	ldr	r3, [pc, #16]	; (80ef0 <vPortSetupTimerInterrupt+0x14>)
   80ee0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   80ee2:	2207      	movs	r2, #7
   80ee4:	3b04      	subs	r3, #4
   80ee6:	601a      	str	r2, [r3, #0]
   80ee8:	4770      	bx	lr
   80eea:	bf00      	nop
   80eec:	0001481f 	.word	0x0001481f
   80ef0:	e000e014 	.word	0xe000e014

00080ef4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   80ef4:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   80ef6:	4b09      	ldr	r3, [pc, #36]	; (80f1c <xPortStartScheduler+0x28>)
   80ef8:	681a      	ldr	r2, [r3, #0]
   80efa:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   80efe:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   80f00:	681a      	ldr	r2, [r3, #0]
   80f02:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   80f06:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   80f08:	4b05      	ldr	r3, [pc, #20]	; (80f20 <xPortStartScheduler+0x2c>)
   80f0a:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   80f0c:	2400      	movs	r4, #0
   80f0e:	4b05      	ldr	r3, [pc, #20]	; (80f24 <xPortStartScheduler+0x30>)
   80f10:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   80f12:	4b05      	ldr	r3, [pc, #20]	; (80f28 <xPortStartScheduler+0x34>)
   80f14:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   80f16:	4620      	mov	r0, r4
   80f18:	bd10      	pop	{r4, pc}
   80f1a:	bf00      	nop
   80f1c:	e000ed20 	.word	0xe000ed20
   80f20:	00080edd 	.word	0x00080edd
   80f24:	2007012c 	.word	0x2007012c
   80f28:	00080dc9 	.word	0x00080dc9

00080f2c <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   80f2c:	b430      	push	{r4, r5}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   80f2e:	4a13      	ldr	r2, [pc, #76]	; (80f7c <prvInsertBlockIntoFreeList+0x50>)
   80f30:	6813      	ldr	r3, [r2, #0]
   80f32:	4283      	cmp	r3, r0
   80f34:	d201      	bcs.n	80f3a <prvInsertBlockIntoFreeList+0xe>
   80f36:	461a      	mov	r2, r3
   80f38:	e7fa      	b.n	80f30 <prvInsertBlockIntoFreeList+0x4>
   80f3a:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   80f3c:	6854      	ldr	r4, [r2, #4]
   80f3e:	1915      	adds	r5, r2, r4
   80f40:	4285      	cmp	r5, r0
   80f42:	d103      	bne.n	80f4c <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   80f44:	6868      	ldr	r0, [r5, #4]
   80f46:	4404      	add	r4, r0
   80f48:	6054      	str	r4, [r2, #4]
   80f4a:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   80f4c:	6842      	ldr	r2, [r0, #4]
   80f4e:	1884      	adds	r4, r0, r2
   80f50:	42a3      	cmp	r3, r4
   80f52:	d10c      	bne.n	80f6e <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   80f54:	4c0a      	ldr	r4, [pc, #40]	; (80f80 <prvInsertBlockIntoFreeList+0x54>)
   80f56:	6824      	ldr	r4, [r4, #0]
   80f58:	429c      	cmp	r4, r3
   80f5a:	d006      	beq.n	80f6a <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   80f5c:	685b      	ldr	r3, [r3, #4]
   80f5e:	441a      	add	r2, r3
   80f60:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   80f62:	680b      	ldr	r3, [r1, #0]
   80f64:	681b      	ldr	r3, [r3, #0]
   80f66:	6003      	str	r3, [r0, #0]
   80f68:	e002      	b.n	80f70 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   80f6a:	6003      	str	r3, [r0, #0]
   80f6c:	e000      	b.n	80f70 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   80f6e:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   80f70:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   80f72:	bf18      	it	ne
   80f74:	6008      	strne	r0, [r1, #0]
	}
}
   80f76:	bc30      	pop	{r4, r5}
   80f78:	4770      	bx	lr
   80f7a:	bf00      	nop
   80f7c:	200789fc 	.word	0x200789fc
   80f80:	200789f8 	.word	0x200789f8

00080f84 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   80f84:	b538      	push	{r3, r4, r5, lr}
   80f86:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   80f88:	4b28      	ldr	r3, [pc, #160]	; (8102c <pvPortMalloc+0xa8>)
   80f8a:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   80f8c:	4b28      	ldr	r3, [pc, #160]	; (81030 <pvPortMalloc+0xac>)
   80f8e:	681b      	ldr	r3, [r3, #0]
   80f90:	b99b      	cbnz	r3, 80fba <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   80f92:	4a28      	ldr	r2, [pc, #160]	; (81034 <pvPortMalloc+0xb0>)
   80f94:	4b28      	ldr	r3, [pc, #160]	; (81038 <pvPortMalloc+0xb4>)
   80f96:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   80f98:	2100      	movs	r1, #0
   80f9a:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   80f9c:	f647 72f0 	movw	r2, #32752	; 0x7ff0
   80fa0:	1898      	adds	r0, r3, r2
   80fa2:	4d23      	ldr	r5, [pc, #140]	; (81030 <pvPortMalloc+0xac>)
   80fa4:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   80fa6:	f647 75f4 	movw	r5, #32756	; 0x7ff4
   80faa:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   80fac:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   80fae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   80fb0:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   80fb2:	4b22      	ldr	r3, [pc, #136]	; (8103c <pvPortMalloc+0xb8>)
   80fb4:	681a      	ldr	r2, [r3, #0]
   80fb6:	3a10      	subs	r2, #16
   80fb8:	601a      	str	r2, [r3, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   80fba:	2c00      	cmp	r4, #0
   80fbc:	d02d      	beq.n	8101a <pvPortMalloc+0x96>
		{
			xWantedSize += heapSTRUCT_SIZE;
   80fbe:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   80fc2:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   80fc6:	bf1c      	itt	ne
   80fc8:	f022 0207 	bicne.w	r2, r2, #7
   80fcc:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   80fce:	1e51      	subs	r1, r2, #1
   80fd0:	f647 73fe 	movw	r3, #32766	; 0x7ffe
   80fd4:	4299      	cmp	r1, r3
   80fd6:	d822      	bhi.n	8101e <pvPortMalloc+0x9a>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   80fd8:	4916      	ldr	r1, [pc, #88]	; (81034 <pvPortMalloc+0xb0>)
   80fda:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   80fdc:	6863      	ldr	r3, [r4, #4]
   80fde:	429a      	cmp	r2, r3
   80fe0:	d904      	bls.n	80fec <pvPortMalloc+0x68>
   80fe2:	6823      	ldr	r3, [r4, #0]
   80fe4:	b113      	cbz	r3, 80fec <pvPortMalloc+0x68>
   80fe6:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   80fe8:	461c      	mov	r4, r3
   80fea:	e7f7      	b.n	80fdc <pvPortMalloc+0x58>
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   80fec:	4b10      	ldr	r3, [pc, #64]	; (81030 <pvPortMalloc+0xac>)
   80fee:	681b      	ldr	r3, [r3, #0]
   80ff0:	429c      	cmp	r4, r3
   80ff2:	d016      	beq.n	81022 <pvPortMalloc+0x9e>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   80ff4:	680d      	ldr	r5, [r1, #0]
   80ff6:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   80ff8:	6823      	ldr	r3, [r4, #0]
   80ffa:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   80ffc:	6863      	ldr	r3, [r4, #4]
   80ffe:	1a9b      	subs	r3, r3, r2
   81000:	2b20      	cmp	r3, #32
   81002:	d904      	bls.n	8100e <pvPortMalloc+0x8a>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   81004:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   81006:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   81008:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   8100a:	4b0d      	ldr	r3, [pc, #52]	; (81040 <pvPortMalloc+0xbc>)
   8100c:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   8100e:	4b0b      	ldr	r3, [pc, #44]	; (8103c <pvPortMalloc+0xb8>)
   81010:	681a      	ldr	r2, [r3, #0]
   81012:	6861      	ldr	r1, [r4, #4]
   81014:	1a52      	subs	r2, r2, r1
   81016:	601a      	str	r2, [r3, #0]
   81018:	e004      	b.n	81024 <pvPortMalloc+0xa0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   8101a:	2500      	movs	r5, #0
   8101c:	e002      	b.n	81024 <pvPortMalloc+0xa0>
   8101e:	2500      	movs	r5, #0
   81020:	e000      	b.n	81024 <pvPortMalloc+0xa0>
   81022:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   81024:	4b07      	ldr	r3, [pc, #28]	; (81044 <pvPortMalloc+0xc0>)
   81026:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   81028:	4628      	mov	r0, r5
   8102a:	bd38      	pop	{r3, r4, r5, pc}
   8102c:	00081901 	.word	0x00081901
   81030:	200789f8 	.word	0x200789f8
   81034:	200789fc 	.word	0x200789fc
   81038:	200709f8 	.word	0x200709f8
   8103c:	20070130 	.word	0x20070130
   81040:	00080f2d 	.word	0x00080f2d
   81044:	00081a5d 	.word	0x00081a5d

00081048 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   81048:	b510      	push	{r4, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   8104a:	4604      	mov	r4, r0
   8104c:	b168      	cbz	r0, 8106a <vPortFree+0x22>
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   8104e:	4b07      	ldr	r3, [pc, #28]	; (8106c <vPortFree+0x24>)
   81050:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   81052:	4b07      	ldr	r3, [pc, #28]	; (81070 <vPortFree+0x28>)
   81054:	6819      	ldr	r1, [r3, #0]
   81056:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   8105a:	440a      	add	r2, r1
   8105c:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   8105e:	f1a4 0010 	sub.w	r0, r4, #16
   81062:	4b04      	ldr	r3, [pc, #16]	; (81074 <vPortFree+0x2c>)
   81064:	4798      	blx	r3
		}
		xTaskResumeAll();
   81066:	4b04      	ldr	r3, [pc, #16]	; (81078 <vPortFree+0x30>)
   81068:	4798      	blx	r3
   8106a:	bd10      	pop	{r4, pc}
   8106c:	00081901 	.word	0x00081901
   81070:	20070130 	.word	0x20070130
   81074:	00080f2d 	.word	0x00080f2d
   81078:	00081a5d 	.word	0x00081a5d

0008107c <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   8107c:	b510      	push	{r4, lr}
   8107e:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   81080:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81082:	b93b      	cbnz	r3, 81094 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   81084:	6803      	ldr	r3, [r0, #0]
   81086:	bb1b      	cbnz	r3, 810d0 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   81088:	6840      	ldr	r0, [r0, #4]
   8108a:	4b13      	ldr	r3, [pc, #76]	; (810d8 <prvCopyDataToQueue+0x5c>)
   8108c:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   8108e:	2300      	movs	r3, #0
   81090:	6063      	str	r3, [r4, #4]
   81092:	e01d      	b.n	810d0 <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   81094:	b96a      	cbnz	r2, 810b2 <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   81096:	6880      	ldr	r0, [r0, #8]
   81098:	461a      	mov	r2, r3
   8109a:	4b10      	ldr	r3, [pc, #64]	; (810dc <prvCopyDataToQueue+0x60>)
   8109c:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   8109e:	68a2      	ldr	r2, [r4, #8]
   810a0:	6c23      	ldr	r3, [r4, #64]	; 0x40
   810a2:	4413      	add	r3, r2
   810a4:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   810a6:	6862      	ldr	r2, [r4, #4]
   810a8:	4293      	cmp	r3, r2
   810aa:	d311      	bcc.n	810d0 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   810ac:	6823      	ldr	r3, [r4, #0]
   810ae:	60a3      	str	r3, [r4, #8]
   810b0:	e00e      	b.n	810d0 <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   810b2:	68c0      	ldr	r0, [r0, #12]
   810b4:	461a      	mov	r2, r3
   810b6:	4b09      	ldr	r3, [pc, #36]	; (810dc <prvCopyDataToQueue+0x60>)
   810b8:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   810ba:	6c22      	ldr	r2, [r4, #64]	; 0x40
   810bc:	4252      	negs	r2, r2
   810be:	68e3      	ldr	r3, [r4, #12]
   810c0:	4413      	add	r3, r2
   810c2:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   810c4:	6821      	ldr	r1, [r4, #0]
   810c6:	428b      	cmp	r3, r1
   810c8:	d202      	bcs.n	810d0 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   810ca:	6863      	ldr	r3, [r4, #4]
   810cc:	441a      	add	r2, r3
   810ce:	60e2      	str	r2, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   810d0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   810d2:	3301      	adds	r3, #1
   810d4:	63a3      	str	r3, [r4, #56]	; 0x38
   810d6:	bd10      	pop	{r4, pc}
   810d8:	00081fa9 	.word	0x00081fa9
   810dc:	00082c65 	.word	0x00082c65

000810e0 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   810e0:	b538      	push	{r3, r4, r5, lr}
   810e2:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   810e4:	6805      	ldr	r5, [r0, #0]
   810e6:	b15d      	cbz	r5, 81100 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   810e8:	6c02      	ldr	r2, [r0, #64]	; 0x40
   810ea:	68c4      	ldr	r4, [r0, #12]
   810ec:	4414      	add	r4, r2
   810ee:	60c4      	str	r4, [r0, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   810f0:	6840      	ldr	r0, [r0, #4]
   810f2:	4284      	cmp	r4, r0
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   810f4:	bf28      	it	cs
   810f6:	60dd      	strcs	r5, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   810f8:	4608      	mov	r0, r1
   810fa:	68d9      	ldr	r1, [r3, #12]
   810fc:	4b01      	ldr	r3, [pc, #4]	; (81104 <prvCopyDataFromQueue+0x24>)
   810fe:	4798      	blx	r3
   81100:	bd38      	pop	{r3, r4, r5, pc}
   81102:	bf00      	nop
   81104:	00082c65 	.word	0x00082c65

00081108 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   81108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8110a:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   8110c:	4b1d      	ldr	r3, [pc, #116]	; (81184 <prvUnlockQueue+0x7c>)
   8110e:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   81110:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81112:	2b00      	cmp	r3, #0
   81114:	dd12      	ble.n	8113c <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81116:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81118:	b183      	cbz	r3, 8113c <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   8111a:	f104 0624 	add.w	r6, r4, #36	; 0x24
   8111e:	4d1a      	ldr	r5, [pc, #104]	; (81188 <prvUnlockQueue+0x80>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   81120:	4f1a      	ldr	r7, [pc, #104]	; (8118c <prvUnlockQueue+0x84>)
   81122:	e001      	b.n	81128 <prvUnlockQueue+0x20>
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81124:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81126:	b14b      	cbz	r3, 8113c <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81128:	4630      	mov	r0, r6
   8112a:	47a8      	blx	r5
   8112c:	b100      	cbz	r0, 81130 <prvUnlockQueue+0x28>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   8112e:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   81130:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81132:	3b01      	subs	r3, #1
   81134:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   81136:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81138:	2b00      	cmp	r3, #0
   8113a:	dcf3      	bgt.n	81124 <prvUnlockQueue+0x1c>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   8113c:	f04f 33ff 	mov.w	r3, #4294967295
   81140:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   81142:	4b13      	ldr	r3, [pc, #76]	; (81190 <prvUnlockQueue+0x88>)
   81144:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   81146:	4b0f      	ldr	r3, [pc, #60]	; (81184 <prvUnlockQueue+0x7c>)
   81148:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   8114a:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8114c:	2b00      	cmp	r3, #0
   8114e:	dd12      	ble.n	81176 <prvUnlockQueue+0x6e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81150:	6923      	ldr	r3, [r4, #16]
   81152:	b183      	cbz	r3, 81176 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   81154:	f104 0610 	add.w	r6, r4, #16
   81158:	4d0b      	ldr	r5, [pc, #44]	; (81188 <prvUnlockQueue+0x80>)
				{
					vTaskMissedYield();
   8115a:	4f0c      	ldr	r7, [pc, #48]	; (8118c <prvUnlockQueue+0x84>)
   8115c:	e001      	b.n	81162 <prvUnlockQueue+0x5a>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   8115e:	6923      	ldr	r3, [r4, #16]
   81160:	b14b      	cbz	r3, 81176 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   81162:	4630      	mov	r0, r6
   81164:	47a8      	blx	r5
   81166:	b100      	cbz	r0, 8116a <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
   81168:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   8116a:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8116c:	3b01      	subs	r3, #1
   8116e:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   81170:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81172:	2b00      	cmp	r3, #0
   81174:	dcf3      	bgt.n	8115e <prvUnlockQueue+0x56>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   81176:	f04f 33ff 	mov.w	r3, #4294967295
   8117a:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   8117c:	4b04      	ldr	r3, [pc, #16]	; (81190 <prvUnlockQueue+0x88>)
   8117e:	4798      	blx	r3
   81180:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81182:	bf00      	nop
   81184:	00080e39 	.word	0x00080e39
   81188:	00081dbd 	.word	0x00081dbd
   8118c:	00081ef5 	.word	0x00081ef5
   81190:	00080e59 	.word	0x00080e59

00081194 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   81194:	b538      	push	{r3, r4, r5, lr}
   81196:	460d      	mov	r5, r1
	configASSERT( pxQueue );
   81198:	4604      	mov	r4, r0
   8119a:	b918      	cbnz	r0, 811a4 <xQueueGenericReset+0x10>
   8119c:	4b16      	ldr	r3, [pc, #88]	; (811f8 <xQueueGenericReset+0x64>)
   8119e:	4798      	blx	r3
   811a0:	bf00      	nop
   811a2:	e7fd      	b.n	811a0 <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
   811a4:	4b15      	ldr	r3, [pc, #84]	; (811fc <xQueueGenericReset+0x68>)
   811a6:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   811a8:	6823      	ldr	r3, [r4, #0]
   811aa:	6c22      	ldr	r2, [r4, #64]	; 0x40
   811ac:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   811ae:	fb00 f002 	mul.w	r0, r0, r2
   811b2:	1819      	adds	r1, r3, r0
   811b4:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   811b6:	2100      	movs	r1, #0
   811b8:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   811ba:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   811bc:	1a82      	subs	r2, r0, r2
   811be:	4413      	add	r3, r2
   811c0:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   811c2:	f04f 33ff 	mov.w	r3, #4294967295
   811c6:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   811c8:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   811ca:	b955      	cbnz	r5, 811e2 <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   811cc:	6923      	ldr	r3, [r4, #16]
   811ce:	b17b      	cbz	r3, 811f0 <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   811d0:	f104 0010 	add.w	r0, r4, #16
   811d4:	4b0a      	ldr	r3, [pc, #40]	; (81200 <xQueueGenericReset+0x6c>)
   811d6:	4798      	blx	r3
   811d8:	2801      	cmp	r0, #1
   811da:	d109      	bne.n	811f0 <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   811dc:	4b09      	ldr	r3, [pc, #36]	; (81204 <xQueueGenericReset+0x70>)
   811de:	4798      	blx	r3
   811e0:	e006      	b.n	811f0 <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   811e2:	f104 0010 	add.w	r0, r4, #16
   811e6:	4d08      	ldr	r5, [pc, #32]	; (81208 <xQueueGenericReset+0x74>)
   811e8:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   811ea:	f104 0024 	add.w	r0, r4, #36	; 0x24
   811ee:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   811f0:	4b06      	ldr	r3, [pc, #24]	; (8120c <xQueueGenericReset+0x78>)
   811f2:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   811f4:	2001      	movs	r0, #1
   811f6:	bd38      	pop	{r3, r4, r5, pc}
   811f8:	00080e29 	.word	0x00080e29
   811fc:	00080e39 	.word	0x00080e39
   81200:	00081dbd 	.word	0x00081dbd
   81204:	00080e19 	.word	0x00080e19
   81208:	00080d21 	.word	0x00080d21
   8120c:	00080e59 	.word	0x00080e59

00081210 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   81210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81212:	460d      	mov	r5, r1
   81214:	4617      	mov	r7, r2
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   81216:	4606      	mov	r6, r0
   81218:	b188      	cbz	r0, 8123e <xQueueGenericCreate+0x2e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   8121a:	2050      	movs	r0, #80	; 0x50
   8121c:	4b0e      	ldr	r3, [pc, #56]	; (81258 <xQueueGenericCreate+0x48>)
   8121e:	4798      	blx	r3
		if( pxNewQueue != NULL )
   81220:	4604      	mov	r4, r0
   81222:	b160      	cbz	r0, 8123e <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   81224:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   81228:	3001      	adds	r0, #1
   8122a:	4b0b      	ldr	r3, [pc, #44]	; (81258 <xQueueGenericCreate+0x48>)
   8122c:	4798      	blx	r3
   8122e:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   81230:	b940      	cbnz	r0, 81244 <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   81232:	4620      	mov	r0, r4
   81234:	4b09      	ldr	r3, [pc, #36]	; (8125c <xQueueGenericCreate+0x4c>)
   81236:	4798      	blx	r3
   81238:	e001      	b.n	8123e <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
   8123a:	bf00      	nop
   8123c:	e7fd      	b.n	8123a <xQueueGenericCreate+0x2a>
   8123e:	4b08      	ldr	r3, [pc, #32]	; (81260 <xQueueGenericCreate+0x50>)
   81240:	4798      	blx	r3
   81242:	e7fa      	b.n	8123a <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   81244:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   81246:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   81248:	4620      	mov	r0, r4
   8124a:	2101      	movs	r1, #1
   8124c:	4b05      	ldr	r3, [pc, #20]	; (81264 <xQueueGenericCreate+0x54>)
   8124e:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   81250:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   81254:	4620      	mov	r0, r4
   81256:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81258:	00080f85 	.word	0x00080f85
   8125c:	00081049 	.word	0x00081049
   81260:	00080e29 	.word	0x00080e29
   81264:	00081195 	.word	0x00081195

00081268 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   81268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8126c:	b085      	sub	sp, #20
   8126e:	468a      	mov	sl, r1
   81270:	469b      	mov	fp, r3
   81272:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   81276:	4604      	mov	r4, r0
   81278:	b918      	cbnz	r0, 81282 <xQueueGenericSend+0x1a>
   8127a:	4b38      	ldr	r3, [pc, #224]	; (8135c <xQueueGenericSend+0xf4>)
   8127c:	4798      	blx	r3
   8127e:	bf00      	nop
   81280:	e7fd      	b.n	8127e <xQueueGenericSend+0x16>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81282:	b909      	cbnz	r1, 81288 <xQueueGenericSend+0x20>
   81284:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81286:	b91b      	cbnz	r3, 81290 <xQueueGenericSend+0x28>

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   81288:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   8128a:	4e35      	ldr	r6, [pc, #212]	; (81360 <xQueueGenericSend+0xf8>)
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   8128c:	4d35      	ldr	r5, [pc, #212]	; (81364 <xQueueGenericSend+0xfc>)
   8128e:	e003      	b.n	81298 <xQueueGenericSend+0x30>
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81290:	4b32      	ldr	r3, [pc, #200]	; (8135c <xQueueGenericSend+0xf4>)
   81292:	4798      	blx	r3
   81294:	bf00      	nop
   81296:	e7fd      	b.n	81294 <xQueueGenericSend+0x2c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   81298:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   8129a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   8129c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   8129e:	429a      	cmp	r2, r3
   812a0:	d212      	bcs.n	812c8 <xQueueGenericSend+0x60>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   812a2:	4620      	mov	r0, r4
   812a4:	4651      	mov	r1, sl
   812a6:	465a      	mov	r2, fp
   812a8:	4b2f      	ldr	r3, [pc, #188]	; (81368 <xQueueGenericSend+0x100>)
   812aa:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   812ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
   812ae:	b13b      	cbz	r3, 812c0 <xQueueGenericSend+0x58>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   812b0:	f104 0024 	add.w	r0, r4, #36	; 0x24
   812b4:	4b2d      	ldr	r3, [pc, #180]	; (8136c <xQueueGenericSend+0x104>)
   812b6:	4798      	blx	r3
   812b8:	2801      	cmp	r0, #1
   812ba:	d101      	bne.n	812c0 <xQueueGenericSend+0x58>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   812bc:	4b2c      	ldr	r3, [pc, #176]	; (81370 <xQueueGenericSend+0x108>)
   812be:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   812c0:	4b28      	ldr	r3, [pc, #160]	; (81364 <xQueueGenericSend+0xfc>)
   812c2:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   812c4:	2001      	movs	r0, #1
   812c6:	e046      	b.n	81356 <xQueueGenericSend+0xee>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   812c8:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   812cc:	b91b      	cbnz	r3, 812d6 <xQueueGenericSend+0x6e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   812ce:	4b25      	ldr	r3, [pc, #148]	; (81364 <xQueueGenericSend+0xfc>)
   812d0:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   812d2:	2000      	movs	r0, #0
   812d4:	e03f      	b.n	81356 <xQueueGenericSend+0xee>
				}
				else if( xEntryTimeSet == pdFALSE )
   812d6:	b91f      	cbnz	r7, 812e0 <xQueueGenericSend+0x78>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   812d8:	a802      	add	r0, sp, #8
   812da:	4b26      	ldr	r3, [pc, #152]	; (81374 <xQueueGenericSend+0x10c>)
   812dc:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   812de:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   812e0:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   812e2:	4b25      	ldr	r3, [pc, #148]	; (81378 <xQueueGenericSend+0x110>)
   812e4:	4798      	blx	r3
		prvLockQueue( pxQueue );
   812e6:	47b0      	blx	r6
   812e8:	6c63      	ldr	r3, [r4, #68]	; 0x44
   812ea:	f1b3 3fff 	cmp.w	r3, #4294967295
   812ee:	bf04      	itt	eq
   812f0:	2300      	moveq	r3, #0
   812f2:	6463      	streq	r3, [r4, #68]	; 0x44
   812f4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   812f6:	f1b3 3fff 	cmp.w	r3, #4294967295
   812fa:	bf04      	itt	eq
   812fc:	2300      	moveq	r3, #0
   812fe:	64a3      	streq	r3, [r4, #72]	; 0x48
   81300:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   81302:	a802      	add	r0, sp, #8
   81304:	f10d 0106 	add.w	r1, sp, #6
   81308:	4b1c      	ldr	r3, [pc, #112]	; (8137c <xQueueGenericSend+0x114>)
   8130a:	4798      	blx	r3
   8130c:	b9e8      	cbnz	r0, 8134a <xQueueGenericSend+0xe2>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   8130e:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   81310:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   81314:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   81318:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   8131a:	45c1      	cmp	r9, r8
   8131c:	d10f      	bne.n	8133e <xQueueGenericSend+0xd6>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   8131e:	f104 0010 	add.w	r0, r4, #16
   81322:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   81326:	4b16      	ldr	r3, [pc, #88]	; (81380 <xQueueGenericSend+0x118>)
   81328:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   8132a:	4620      	mov	r0, r4
   8132c:	4b15      	ldr	r3, [pc, #84]	; (81384 <xQueueGenericSend+0x11c>)
   8132e:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   81330:	4b15      	ldr	r3, [pc, #84]	; (81388 <xQueueGenericSend+0x120>)
   81332:	4798      	blx	r3
   81334:	2800      	cmp	r0, #0
   81336:	d1af      	bne.n	81298 <xQueueGenericSend+0x30>
				{
					portYIELD_WITHIN_API();
   81338:	4b0d      	ldr	r3, [pc, #52]	; (81370 <xQueueGenericSend+0x108>)
   8133a:	4798      	blx	r3
   8133c:	e7ac      	b.n	81298 <xQueueGenericSend+0x30>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   8133e:	4620      	mov	r0, r4
   81340:	4b10      	ldr	r3, [pc, #64]	; (81384 <xQueueGenericSend+0x11c>)
   81342:	4798      	blx	r3
				( void ) xTaskResumeAll();
   81344:	4b10      	ldr	r3, [pc, #64]	; (81388 <xQueueGenericSend+0x120>)
   81346:	4798      	blx	r3
   81348:	e7a6      	b.n	81298 <xQueueGenericSend+0x30>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   8134a:	4620      	mov	r0, r4
   8134c:	4b0d      	ldr	r3, [pc, #52]	; (81384 <xQueueGenericSend+0x11c>)
   8134e:	4798      	blx	r3
			( void ) xTaskResumeAll();
   81350:	4b0d      	ldr	r3, [pc, #52]	; (81388 <xQueueGenericSend+0x120>)
   81352:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   81354:	2000      	movs	r0, #0
		}
	}
}
   81356:	b005      	add	sp, #20
   81358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8135c:	00080e29 	.word	0x00080e29
   81360:	00080e39 	.word	0x00080e39
   81364:	00080e59 	.word	0x00080e59
   81368:	0008107d 	.word	0x0008107d
   8136c:	00081dbd 	.word	0x00081dbd
   81370:	00080e19 	.word	0x00080e19
   81374:	00081e41 	.word	0x00081e41
   81378:	00081901 	.word	0x00081901
   8137c:	00081e69 	.word	0x00081e69
   81380:	00081d11 	.word	0x00081d11
   81384:	00081109 	.word	0x00081109
   81388:	00081a5d 	.word	0x00081a5d

0008138c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	xQueueHandle xQueueCreateMutex( unsigned char ucQueueType )
	{
   8138c:	b570      	push	{r4, r5, r6, lr}
   8138e:	4606      	mov	r6, r0
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   81390:	2050      	movs	r0, #80	; 0x50
   81392:	4b13      	ldr	r3, [pc, #76]	; (813e0 <xQueueCreateMutex+0x54>)
   81394:	4798      	blx	r3
		if( pxNewQueue != NULL )
   81396:	4604      	mov	r4, r0
   81398:	b110      	cbz	r0, 813a0 <xQueueCreateMutex+0x14>
   8139a:	e004      	b.n	813a6 <xQueueCreateMutex+0x1a>
		else
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
   8139c:	bf00      	nop
   8139e:	e7fd      	b.n	8139c <xQueueCreateMutex+0x10>
   813a0:	4b10      	ldr	r3, [pc, #64]	; (813e4 <xQueueCreateMutex+0x58>)
   813a2:	4798      	blx	r3
   813a4:	e7fa      	b.n	8139c <xQueueCreateMutex+0x10>
		/* Allocate the new queue structure. */
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
		if( pxNewQueue != NULL )
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
   813a6:	2500      	movs	r5, #0
   813a8:	6045      	str	r5, [r0, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
   813aa:	6005      	str	r5, [r0, #0]

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
   813ac:	6085      	str	r5, [r0, #8]
			pxNewQueue->pcReadFrom = NULL;
   813ae:	60c5      	str	r5, [r0, #12]

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   813b0:	6385      	str	r5, [r0, #56]	; 0x38
			pxNewQueue->uxLength = ( unsigned portBASE_TYPE ) 1U;
   813b2:	2301      	movs	r3, #1
   813b4:	63c3      	str	r3, [r0, #60]	; 0x3c
			pxNewQueue->uxItemSize = ( unsigned portBASE_TYPE ) 0U;
   813b6:	6405      	str	r5, [r0, #64]	; 0x40
			pxNewQueue->xRxLock = queueUNLOCKED;
   813b8:	f04f 33ff 	mov.w	r3, #4294967295
   813bc:	6443      	str	r3, [r0, #68]	; 0x44
			pxNewQueue->xTxLock = queueUNLOCKED;
   813be:	6483      	str	r3, [r0, #72]	; 0x48

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				pxNewQueue->ucQueueType = ucQueueType;
   813c0:	f880 604d 	strb.w	r6, [r0, #77]	; 0x4d
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
   813c4:	3010      	adds	r0, #16
   813c6:	4e08      	ldr	r6, [pc, #32]	; (813e8 <xQueueCreateMutex+0x5c>)
   813c8:	47b0      	blx	r6
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
   813ca:	f104 0024 	add.w	r0, r4, #36	; 0x24
   813ce:	47b0      	blx	r6

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			xQueueGenericSend( pxNewQueue, NULL, ( portTickType ) 0U, queueSEND_TO_BACK );
   813d0:	4620      	mov	r0, r4
   813d2:	4629      	mov	r1, r5
   813d4:	462a      	mov	r2, r5
   813d6:	462b      	mov	r3, r5
   813d8:	4d04      	ldr	r5, [pc, #16]	; (813ec <xQueueCreateMutex+0x60>)
   813da:	47a8      	blx	r5
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
	}
   813dc:	4620      	mov	r0, r4
   813de:	bd70      	pop	{r4, r5, r6, pc}
   813e0:	00080f85 	.word	0x00080f85
   813e4:	00080e29 	.word	0x00080e29
   813e8:	00080d21 	.word	0x00080d21
   813ec:	00081269 	.word	0x00081269

000813f0 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   813f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   813f4:	460e      	mov	r6, r1
   813f6:	4615      	mov	r5, r2
   813f8:	4698      	mov	r8, r3
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   813fa:	4604      	mov	r4, r0
   813fc:	b918      	cbnz	r0, 81406 <xQueueGenericSendFromISR+0x16>
   813fe:	4b1c      	ldr	r3, [pc, #112]	; (81470 <xQueueGenericSendFromISR+0x80>)
   81400:	4798      	blx	r3
   81402:	bf00      	nop
   81404:	e7fd      	b.n	81402 <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81406:	b929      	cbnz	r1, 81414 <xQueueGenericSendFromISR+0x24>
   81408:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8140a:	b11b      	cbz	r3, 81414 <xQueueGenericSendFromISR+0x24>
   8140c:	4b18      	ldr	r3, [pc, #96]	; (81470 <xQueueGenericSendFromISR+0x80>)
   8140e:	4798      	blx	r3
   81410:	bf00      	nop
   81412:	e7fd      	b.n	81410 <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   81414:	4b16      	ldr	r3, [pc, #88]	; (81470 <xQueueGenericSendFromISR+0x80>)
   81416:	4798      	blx	r3
   81418:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   8141a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   8141c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   8141e:	429a      	cmp	r2, r3
   81420:	d218      	bcs.n	81454 <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   81422:	4620      	mov	r0, r4
   81424:	4631      	mov	r1, r6
   81426:	4642      	mov	r2, r8
   81428:	4b12      	ldr	r3, [pc, #72]	; (81474 <xQueueGenericSendFromISR+0x84>)
   8142a:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   8142c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8142e:	f1b3 3fff 	cmp.w	r3, #4294967295
   81432:	d10a      	bne.n	8144a <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81434:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81436:	b17b      	cbz	r3, 81458 <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81438:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8143c:	4b0e      	ldr	r3, [pc, #56]	; (81478 <xQueueGenericSendFromISR+0x88>)
   8143e:	4798      	blx	r3
   81440:	b160      	cbz	r0, 8145c <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   81442:	b16d      	cbz	r5, 81460 <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   81444:	2401      	movs	r4, #1
   81446:	602c      	str	r4, [r5, #0]
   81448:	e00b      	b.n	81462 <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   8144a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8144c:	3301      	adds	r3, #1
   8144e:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   81450:	2401      	movs	r4, #1
   81452:	e006      	b.n	81462 <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   81454:	2400      	movs	r4, #0
   81456:	e004      	b.n	81462 <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   81458:	2401      	movs	r4, #1
   8145a:	e002      	b.n	81462 <xQueueGenericSendFromISR+0x72>
   8145c:	2401      	movs	r4, #1
   8145e:	e000      	b.n	81462 <xQueueGenericSendFromISR+0x72>
   81460:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   81462:	4638      	mov	r0, r7
   81464:	4b05      	ldr	r3, [pc, #20]	; (8147c <xQueueGenericSendFromISR+0x8c>)
   81466:	4798      	blx	r3

	return xReturn;
}
   81468:	4620      	mov	r0, r4
   8146a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8146e:	bf00      	nop
   81470:	00080e29 	.word	0x00080e29
   81474:	0008107d 	.word	0x0008107d
   81478:	00081dbd 	.word	0x00081dbd
   8147c:	00080e51 	.word	0x00080e51

00081480 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   81480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81484:	b085      	sub	sp, #20
   81486:	4689      	mov	r9, r1
   81488:	469a      	mov	sl, r3
   8148a:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   8148e:	4604      	mov	r4, r0
   81490:	b918      	cbnz	r0, 8149a <xQueueGenericReceive+0x1a>
   81492:	4b46      	ldr	r3, [pc, #280]	; (815ac <xQueueGenericReceive+0x12c>)
   81494:	4798      	blx	r3
   81496:	bf00      	nop
   81498:	e7fd      	b.n	81496 <xQueueGenericReceive+0x16>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   8149a:	b909      	cbnz	r1, 814a0 <xQueueGenericReceive+0x20>
   8149c:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8149e:	b92b      	cbnz	r3, 814ac <xQueueGenericReceive+0x2c>
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   814a0:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   814a2:	4e43      	ldr	r6, [pc, #268]	; (815b0 <xQueueGenericReceive+0x130>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   814a4:	f8df b138 	ldr.w	fp, [pc, #312]	; 815e0 <xQueueGenericReceive+0x160>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   814a8:	4d42      	ldr	r5, [pc, #264]	; (815b4 <xQueueGenericReceive+0x134>)
   814aa:	e003      	b.n	814b4 <xQueueGenericReceive+0x34>
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   814ac:	4b3f      	ldr	r3, [pc, #252]	; (815ac <xQueueGenericReceive+0x12c>)
   814ae:	4798      	blx	r3
   814b0:	bf00      	nop
   814b2:	e7fd      	b.n	814b0 <xQueueGenericReceive+0x30>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   814b4:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   814b6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   814b8:	2b00      	cmp	r3, #0
   814ba:	d028      	beq.n	8150e <xQueueGenericReceive+0x8e>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   814bc:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   814be:	4620      	mov	r0, r4
   814c0:	4649      	mov	r1, r9
   814c2:	4b3d      	ldr	r3, [pc, #244]	; (815b8 <xQueueGenericReceive+0x138>)
   814c4:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   814c6:	f1ba 0f00 	cmp.w	sl, #0
   814ca:	d112      	bne.n	814f2 <xQueueGenericReceive+0x72>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   814cc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   814ce:	3b01      	subs	r3, #1
   814d0:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   814d2:	6823      	ldr	r3, [r4, #0]
   814d4:	b913      	cbnz	r3, 814dc <xQueueGenericReceive+0x5c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   814d6:	4b39      	ldr	r3, [pc, #228]	; (815bc <xQueueGenericReceive+0x13c>)
   814d8:	4798      	blx	r3
   814da:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   814dc:	6923      	ldr	r3, [r4, #16]
   814de:	b193      	cbz	r3, 81506 <xQueueGenericReceive+0x86>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   814e0:	f104 0010 	add.w	r0, r4, #16
   814e4:	4b36      	ldr	r3, [pc, #216]	; (815c0 <xQueueGenericReceive+0x140>)
   814e6:	4798      	blx	r3
   814e8:	2801      	cmp	r0, #1
   814ea:	d10c      	bne.n	81506 <xQueueGenericReceive+0x86>
						{
							portYIELD_WITHIN_API();
   814ec:	4b35      	ldr	r3, [pc, #212]	; (815c4 <xQueueGenericReceive+0x144>)
   814ee:	4798      	blx	r3
   814f0:	e009      	b.n	81506 <xQueueGenericReceive+0x86>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   814f2:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   814f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
   814f6:	b133      	cbz	r3, 81506 <xQueueGenericReceive+0x86>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   814f8:	f104 0024 	add.w	r0, r4, #36	; 0x24
   814fc:	4b30      	ldr	r3, [pc, #192]	; (815c0 <xQueueGenericReceive+0x140>)
   814fe:	4798      	blx	r3
   81500:	b108      	cbz	r0, 81506 <xQueueGenericReceive+0x86>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   81502:	4b30      	ldr	r3, [pc, #192]	; (815c4 <xQueueGenericReceive+0x144>)
   81504:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   81506:	4b2b      	ldr	r3, [pc, #172]	; (815b4 <xQueueGenericReceive+0x134>)
   81508:	4798      	blx	r3
				return pdPASS;
   8150a:	2001      	movs	r0, #1
   8150c:	e04b      	b.n	815a6 <xQueueGenericReceive+0x126>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   8150e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   81512:	b91b      	cbnz	r3, 8151c <xQueueGenericReceive+0x9c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   81514:	4b27      	ldr	r3, [pc, #156]	; (815b4 <xQueueGenericReceive+0x134>)
   81516:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   81518:	2000      	movs	r0, #0
   8151a:	e044      	b.n	815a6 <xQueueGenericReceive+0x126>
				}
				else if( xEntryTimeSet == pdFALSE )
   8151c:	b917      	cbnz	r7, 81524 <xQueueGenericReceive+0xa4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   8151e:	a802      	add	r0, sp, #8
   81520:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   81522:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   81524:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   81526:	4b28      	ldr	r3, [pc, #160]	; (815c8 <xQueueGenericReceive+0x148>)
   81528:	4798      	blx	r3
		prvLockQueue( pxQueue );
   8152a:	47b0      	blx	r6
   8152c:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8152e:	f1b3 3fff 	cmp.w	r3, #4294967295
   81532:	bf04      	itt	eq
   81534:	2300      	moveq	r3, #0
   81536:	6463      	streq	r3, [r4, #68]	; 0x44
   81538:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8153a:	f1b3 3fff 	cmp.w	r3, #4294967295
   8153e:	bf04      	itt	eq
   81540:	2300      	moveq	r3, #0
   81542:	64a3      	streq	r3, [r4, #72]	; 0x48
   81544:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   81546:	a802      	add	r0, sp, #8
   81548:	f10d 0106 	add.w	r1, sp, #6
   8154c:	4b1f      	ldr	r3, [pc, #124]	; (815cc <xQueueGenericReceive+0x14c>)
   8154e:	4798      	blx	r3
   81550:	bb18      	cbnz	r0, 8159a <xQueueGenericReceive+0x11a>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   81552:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   81554:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   81558:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   8155a:	f1b8 0f00 	cmp.w	r8, #0
   8155e:	d116      	bne.n	8158e <xQueueGenericReceive+0x10e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   81560:	6823      	ldr	r3, [r4, #0]
   81562:	b923      	cbnz	r3, 8156e <xQueueGenericReceive+0xee>
					{
						portENTER_CRITICAL();
   81564:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   81566:	6860      	ldr	r0, [r4, #4]
   81568:	4b19      	ldr	r3, [pc, #100]	; (815d0 <xQueueGenericReceive+0x150>)
   8156a:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   8156c:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   8156e:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81572:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   81576:	4b17      	ldr	r3, [pc, #92]	; (815d4 <xQueueGenericReceive+0x154>)
   81578:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   8157a:	4620      	mov	r0, r4
   8157c:	4b16      	ldr	r3, [pc, #88]	; (815d8 <xQueueGenericReceive+0x158>)
   8157e:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   81580:	4b16      	ldr	r3, [pc, #88]	; (815dc <xQueueGenericReceive+0x15c>)
   81582:	4798      	blx	r3
   81584:	2800      	cmp	r0, #0
   81586:	d195      	bne.n	814b4 <xQueueGenericReceive+0x34>
				{
					portYIELD_WITHIN_API();
   81588:	4b0e      	ldr	r3, [pc, #56]	; (815c4 <xQueueGenericReceive+0x144>)
   8158a:	4798      	blx	r3
   8158c:	e792      	b.n	814b4 <xQueueGenericReceive+0x34>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   8158e:	4620      	mov	r0, r4
   81590:	4b11      	ldr	r3, [pc, #68]	; (815d8 <xQueueGenericReceive+0x158>)
   81592:	4798      	blx	r3
				( void ) xTaskResumeAll();
   81594:	4b11      	ldr	r3, [pc, #68]	; (815dc <xQueueGenericReceive+0x15c>)
   81596:	4798      	blx	r3
   81598:	e78c      	b.n	814b4 <xQueueGenericReceive+0x34>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   8159a:	4620      	mov	r0, r4
   8159c:	4b0e      	ldr	r3, [pc, #56]	; (815d8 <xQueueGenericReceive+0x158>)
   8159e:	4798      	blx	r3
			( void ) xTaskResumeAll();
   815a0:	4b0e      	ldr	r3, [pc, #56]	; (815dc <xQueueGenericReceive+0x15c>)
   815a2:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   815a4:	2000      	movs	r0, #0
		}
	}
}
   815a6:	b005      	add	sp, #20
   815a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   815ac:	00080e29 	.word	0x00080e29
   815b0:	00080e39 	.word	0x00080e39
   815b4:	00080e59 	.word	0x00080e59
   815b8:	000810e1 	.word	0x000810e1
   815bc:	00081f01 	.word	0x00081f01
   815c0:	00081dbd 	.word	0x00081dbd
   815c4:	00080e19 	.word	0x00080e19
   815c8:	00081901 	.word	0x00081901
   815cc:	00081e69 	.word	0x00081e69
   815d0:	00081f2d 	.word	0x00081f2d
   815d4:	00081d11 	.word	0x00081d11
   815d8:	00081109 	.word	0x00081109
   815dc:	00081a5d 	.word	0x00081a5d
   815e0:	00081e41 	.word	0x00081e41

000815e4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   815e4:	b538      	push	{r3, r4, r5, lr}
   815e6:	4604      	mov	r4, r0
   815e8:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   815ea:	4b0d      	ldr	r3, [pc, #52]	; (81620 <vQueueWaitForMessageRestricted+0x3c>)
   815ec:	4798      	blx	r3
   815ee:	6c63      	ldr	r3, [r4, #68]	; 0x44
   815f0:	f1b3 3fff 	cmp.w	r3, #4294967295
   815f4:	bf04      	itt	eq
   815f6:	2300      	moveq	r3, #0
   815f8:	6463      	streq	r3, [r4, #68]	; 0x44
   815fa:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   815fc:	f1b3 3fff 	cmp.w	r3, #4294967295
   81600:	bf04      	itt	eq
   81602:	2300      	moveq	r3, #0
   81604:	64a3      	streq	r3, [r4, #72]	; 0x48
   81606:	4b07      	ldr	r3, [pc, #28]	; (81624 <vQueueWaitForMessageRestricted+0x40>)
   81608:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   8160a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   8160c:	b923      	cbnz	r3, 81618 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   8160e:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81612:	4629      	mov	r1, r5
   81614:	4b04      	ldr	r3, [pc, #16]	; (81628 <vQueueWaitForMessageRestricted+0x44>)
   81616:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   81618:	4620      	mov	r0, r4
   8161a:	4b04      	ldr	r3, [pc, #16]	; (8162c <vQueueWaitForMessageRestricted+0x48>)
   8161c:	4798      	blx	r3
   8161e:	bd38      	pop	{r3, r4, r5, pc}
   81620:	00080e39 	.word	0x00080e39
   81624:	00080e59 	.word	0x00080e59
   81628:	00081d75 	.word	0x00081d75
   8162c:	00081109 	.word	0x00081109

00081630 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   81630:	b510      	push	{r4, lr}
   81632:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   81634:	4b0f      	ldr	r3, [pc, #60]	; (81674 <prvAddCurrentTaskToDelayedList+0x44>)
   81636:	681b      	ldr	r3, [r3, #0]
   81638:	8098      	strh	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   8163a:	4b0f      	ldr	r3, [pc, #60]	; (81678 <prvAddCurrentTaskToDelayedList+0x48>)
   8163c:	881b      	ldrh	r3, [r3, #0]
   8163e:	b29b      	uxth	r3, r3
   81640:	4298      	cmp	r0, r3
   81642:	d207      	bcs.n	81654 <prvAddCurrentTaskToDelayedList+0x24>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   81644:	4b0d      	ldr	r3, [pc, #52]	; (8167c <prvAddCurrentTaskToDelayedList+0x4c>)
   81646:	6818      	ldr	r0, [r3, #0]
   81648:	4b0a      	ldr	r3, [pc, #40]	; (81674 <prvAddCurrentTaskToDelayedList+0x44>)
   8164a:	6819      	ldr	r1, [r3, #0]
   8164c:	3104      	adds	r1, #4
   8164e:	4b0c      	ldr	r3, [pc, #48]	; (81680 <prvAddCurrentTaskToDelayedList+0x50>)
   81650:	4798      	blx	r3
   81652:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   81654:	4b0b      	ldr	r3, [pc, #44]	; (81684 <prvAddCurrentTaskToDelayedList+0x54>)
   81656:	6818      	ldr	r0, [r3, #0]
   81658:	4b06      	ldr	r3, [pc, #24]	; (81674 <prvAddCurrentTaskToDelayedList+0x44>)
   8165a:	6819      	ldr	r1, [r3, #0]
   8165c:	3104      	adds	r1, #4
   8165e:	4b08      	ldr	r3, [pc, #32]	; (81680 <prvAddCurrentTaskToDelayedList+0x50>)
   81660:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   81662:	4b09      	ldr	r3, [pc, #36]	; (81688 <prvAddCurrentTaskToDelayedList+0x58>)
   81664:	881b      	ldrh	r3, [r3, #0]
   81666:	b29b      	uxth	r3, r3
   81668:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   8166a:	bf3c      	itt	cc
   8166c:	4b06      	ldrcc	r3, [pc, #24]	; (81688 <prvAddCurrentTaskToDelayedList+0x58>)
   8166e:	801c      	strhcc	r4, [r3, #0]
   81670:	bd10      	pop	{r4, pc}
   81672:	bf00      	nop
   81674:	20078b20 	.word	0x20078b20
   81678:	20078b3c 	.word	0x20078b3c
   8167c:	20078b40 	.word	0x20078b40
   81680:	00080d5d 	.word	0x00080d5d
   81684:	20078a1c 	.word	0x20078a1c
   81688:	20070134 	.word	0x20070134

0008168c <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   8168c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81690:	460e      	mov	r6, r1
   81692:	4617      	mov	r7, r2
   81694:	469a      	mov	sl, r3
   81696:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   81698:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   8169c:	4681      	mov	r9, r0
   8169e:	b918      	cbnz	r0, 816a8 <xTaskGenericCreate+0x1c>
   816a0:	4b62      	ldr	r3, [pc, #392]	; (8182c <xTaskGenericCreate+0x1a0>)
   816a2:	4798      	blx	r3
   816a4:	bf00      	nop
   816a6:	e7fd      	b.n	816a4 <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   816a8:	2d09      	cmp	r5, #9
   816aa:	d903      	bls.n	816b4 <xTaskGenericCreate+0x28>
   816ac:	4b5f      	ldr	r3, [pc, #380]	; (8182c <xTaskGenericCreate+0x1a0>)
   816ae:	4798      	blx	r3
   816b0:	bf00      	nop
   816b2:	e7fd      	b.n	816b0 <xTaskGenericCreate+0x24>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   816b4:	2050      	movs	r0, #80	; 0x50
   816b6:	4b5e      	ldr	r3, [pc, #376]	; (81830 <xTaskGenericCreate+0x1a4>)
   816b8:	4798      	blx	r3

	if( pxNewTCB != NULL )
   816ba:	4604      	mov	r4, r0
   816bc:	2800      	cmp	r0, #0
   816be:	f000 80b1 	beq.w	81824 <xTaskGenericCreate+0x198>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   816c2:	f1b8 0f00 	cmp.w	r8, #0
   816c6:	f040 80a9 	bne.w	8181c <xTaskGenericCreate+0x190>
   816ca:	00b8      	lsls	r0, r7, #2
   816cc:	4b58      	ldr	r3, [pc, #352]	; (81830 <xTaskGenericCreate+0x1a4>)
   816ce:	4798      	blx	r3
   816d0:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   816d2:	b918      	cbnz	r0, 816dc <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   816d4:	4620      	mov	r0, r4
   816d6:	4b57      	ldr	r3, [pc, #348]	; (81834 <xTaskGenericCreate+0x1a8>)
   816d8:	4798      	blx	r3
   816da:	e0a3      	b.n	81824 <xTaskGenericCreate+0x198>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   816dc:	21a5      	movs	r1, #165	; 0xa5
   816de:	00ba      	lsls	r2, r7, #2
   816e0:	4b55      	ldr	r3, [pc, #340]	; (81838 <xTaskGenericCreate+0x1ac>)
   816e2:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   816e4:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
   816e8:	3f01      	subs	r7, #1
   816ea:	6b23      	ldr	r3, [r4, #48]	; 0x30
   816ec:	eb03 0387 	add.w	r3, r3, r7, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   816f0:	f023 0b07 	bic.w	fp, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   816f4:	f104 0034 	add.w	r0, r4, #52	; 0x34
   816f8:	4631      	mov	r1, r6
   816fa:	2210      	movs	r2, #16
   816fc:	4b4f      	ldr	r3, [pc, #316]	; (8183c <xTaskGenericCreate+0x1b0>)
   816fe:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   81700:	2300      	movs	r3, #0
   81702:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   81706:	2d09      	cmp	r5, #9
   81708:	bf34      	ite	cc
   8170a:	462e      	movcc	r6, r5
   8170c:	2609      	movcs	r6, #9
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   8170e:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   81710:	64e6      	str	r6, [r4, #76]	; 0x4c
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   81712:	1d27      	adds	r7, r4, #4
   81714:	4638      	mov	r0, r7
   81716:	f8df 8170 	ldr.w	r8, [pc, #368]	; 81888 <xTaskGenericCreate+0x1fc>
   8171a:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   8171c:	f104 0018 	add.w	r0, r4, #24
   81720:	47c0      	blx	r8

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   81722:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   81724:	f1c6 060a 	rsb	r6, r6, #10
   81728:	8326      	strh	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   8172a:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   8172c:	4658      	mov	r0, fp
   8172e:	4649      	mov	r1, r9
   81730:	4652      	mov	r2, sl
   81732:	4b43      	ldr	r3, [pc, #268]	; (81840 <xTaskGenericCreate+0x1b4>)
   81734:	4798      	blx	r3
   81736:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   81738:	f010 0f07 	tst.w	r0, #7
   8173c:	d003      	beq.n	81746 <xTaskGenericCreate+0xba>
   8173e:	4b3b      	ldr	r3, [pc, #236]	; (8182c <xTaskGenericCreate+0x1a0>)
   81740:	4798      	blx	r3
   81742:	bf00      	nop
   81744:	e7fd      	b.n	81742 <xTaskGenericCreate+0xb6>

		if( ( void * ) pxCreatedTask != NULL )
   81746:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   81748:	b103      	cbz	r3, 8174c <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   8174a:	601c      	str	r4, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   8174c:	4b3d      	ldr	r3, [pc, #244]	; (81844 <xTaskGenericCreate+0x1b8>)
   8174e:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   81750:	4b3d      	ldr	r3, [pc, #244]	; (81848 <xTaskGenericCreate+0x1bc>)
   81752:	681a      	ldr	r2, [r3, #0]
   81754:	3201      	adds	r2, #1
   81756:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   81758:	4b3c      	ldr	r3, [pc, #240]	; (8184c <xTaskGenericCreate+0x1c0>)
   8175a:	681b      	ldr	r3, [r3, #0]
   8175c:	bb2b      	cbnz	r3, 817aa <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   8175e:	4b3b      	ldr	r3, [pc, #236]	; (8184c <xTaskGenericCreate+0x1c0>)
   81760:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   81762:	4b39      	ldr	r3, [pc, #228]	; (81848 <xTaskGenericCreate+0x1bc>)
   81764:	681b      	ldr	r3, [r3, #0]
   81766:	2b01      	cmp	r3, #1
   81768:	d129      	bne.n	817be <xTaskGenericCreate+0x132>
   8176a:	4e39      	ldr	r6, [pc, #228]	; (81850 <xTaskGenericCreate+0x1c4>)
   8176c:	f106 09c8 	add.w	r9, r6, #200	; 0xc8
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   81770:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 81854 <xTaskGenericCreate+0x1c8>
   81774:	4630      	mov	r0, r6
   81776:	47c0      	blx	r8
   81778:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   8177a:	454e      	cmp	r6, r9
   8177c:	d1fa      	bne.n	81774 <xTaskGenericCreate+0xe8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   8177e:	f8df 910c 	ldr.w	r9, [pc, #268]	; 8188c <xTaskGenericCreate+0x200>
   81782:	4648      	mov	r0, r9
   81784:	4e33      	ldr	r6, [pc, #204]	; (81854 <xTaskGenericCreate+0x1c8>)
   81786:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   81788:	f8df 8104 	ldr.w	r8, [pc, #260]	; 81890 <xTaskGenericCreate+0x204>
   8178c:	4640      	mov	r0, r8
   8178e:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
   81790:	4831      	ldr	r0, [pc, #196]	; (81858 <xTaskGenericCreate+0x1cc>)
   81792:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   81794:	4831      	ldr	r0, [pc, #196]	; (8185c <xTaskGenericCreate+0x1d0>)
   81796:	47b0      	blx	r6
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   81798:	4831      	ldr	r0, [pc, #196]	; (81860 <xTaskGenericCreate+0x1d4>)
   8179a:	47b0      	blx	r6
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   8179c:	4b31      	ldr	r3, [pc, #196]	; (81864 <xTaskGenericCreate+0x1d8>)
   8179e:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   817a2:	4b31      	ldr	r3, [pc, #196]	; (81868 <xTaskGenericCreate+0x1dc>)
   817a4:	f8c3 8000 	str.w	r8, [r3]
   817a8:	e009      	b.n	817be <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   817aa:	4b30      	ldr	r3, [pc, #192]	; (8186c <xTaskGenericCreate+0x1e0>)
   817ac:	681b      	ldr	r3, [r3, #0]
   817ae:	b933      	cbnz	r3, 817be <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   817b0:	4b26      	ldr	r3, [pc, #152]	; (8184c <xTaskGenericCreate+0x1c0>)
   817b2:	681b      	ldr	r3, [r3, #0]
   817b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   817b6:	429d      	cmp	r5, r3
					{
						pxCurrentTCB = pxNewTCB;
   817b8:	bf24      	itt	cs
   817ba:	4b24      	ldrcs	r3, [pc, #144]	; (8184c <xTaskGenericCreate+0x1c0>)
   817bc:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   817be:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   817c0:	4a2b      	ldr	r2, [pc, #172]	; (81870 <xTaskGenericCreate+0x1e4>)
   817c2:	6812      	ldr	r2, [r2, #0]
   817c4:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   817c6:	bf84      	itt	hi
   817c8:	4a29      	ldrhi	r2, [pc, #164]	; (81870 <xTaskGenericCreate+0x1e4>)
   817ca:	6013      	strhi	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   817cc:	4a29      	ldr	r2, [pc, #164]	; (81874 <xTaskGenericCreate+0x1e8>)
   817ce:	6811      	ldr	r1, [r2, #0]
   817d0:	6461      	str	r1, [r4, #68]	; 0x44
			}
			#endif
			uxTaskNumber++;
   817d2:	3101      	adds	r1, #1
   817d4:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   817d6:	4a28      	ldr	r2, [pc, #160]	; (81878 <xTaskGenericCreate+0x1ec>)
   817d8:	6812      	ldr	r2, [r2, #0]
   817da:	4293      	cmp	r3, r2
   817dc:	bf84      	itt	hi
   817de:	4a26      	ldrhi	r2, [pc, #152]	; (81878 <xTaskGenericCreate+0x1ec>)
   817e0:	6013      	strhi	r3, [r2, #0]
   817e2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   817e6:	481a      	ldr	r0, [pc, #104]	; (81850 <xTaskGenericCreate+0x1c4>)
   817e8:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   817ec:	4639      	mov	r1, r7
   817ee:	4b23      	ldr	r3, [pc, #140]	; (8187c <xTaskGenericCreate+0x1f0>)
   817f0:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   817f2:	4b23      	ldr	r3, [pc, #140]	; (81880 <xTaskGenericCreate+0x1f4>)
   817f4:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   817f6:	4b1d      	ldr	r3, [pc, #116]	; (8186c <xTaskGenericCreate+0x1e0>)
   817f8:	681b      	ldr	r3, [r3, #0]
   817fa:	b14b      	cbz	r3, 81810 <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   817fc:	4b13      	ldr	r3, [pc, #76]	; (8184c <xTaskGenericCreate+0x1c0>)
   817fe:	681b      	ldr	r3, [r3, #0]
   81800:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81802:	429d      	cmp	r5, r3
   81804:	d907      	bls.n	81816 <xTaskGenericCreate+0x18a>
			{
				portYIELD_WITHIN_API();
   81806:	4b1f      	ldr	r3, [pc, #124]	; (81884 <xTaskGenericCreate+0x1f8>)
   81808:	4798      	blx	r3
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
   8180a:	2001      	movs	r0, #1
   8180c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81810:	2001      	movs	r0, #1
   81812:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81816:	2001      	movs	r0, #1
   81818:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   8181c:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   81820:	4640      	mov	r0, r8
   81822:	e75b      	b.n	816dc <xTaskGenericCreate+0x50>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   81824:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   81828:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8182c:	00080e29 	.word	0x00080e29
   81830:	00080f85 	.word	0x00080f85
   81834:	00081049 	.word	0x00081049
   81838:	00082d51 	.word	0x00082d51
   8183c:	00082f55 	.word	0x00082f55
   81840:	00080ddd 	.word	0x00080ddd
   81844:	00080e39 	.word	0x00080e39
   81848:	20078b60 	.word	0x20078b60
   8184c:	20078b20 	.word	0x20078b20
   81850:	20078a54 	.word	0x20078a54
   81854:	00080d21 	.word	0x00080d21
   81858:	20078b24 	.word	0x20078b24
   8185c:	20078a28 	.word	0x20078a28
   81860:	20078a08 	.word	0x20078a08
   81864:	20078a1c 	.word	0x20078a1c
   81868:	20078b40 	.word	0x20078b40
   8186c:	20078a20 	.word	0x20078a20
   81870:	20078b64 	.word	0x20078b64
   81874:	20078b44 	.word	0x20078b44
   81878:	20078a50 	.word	0x20078a50
   8187c:	00080d41 	.word	0x00080d41
   81880:	00080e59 	.word	0x00080e59
   81884:	00080e19 	.word	0x00080e19
   81888:	00080d39 	.word	0x00080d39
   8188c:	20078b48 	.word	0x20078b48
   81890:	20078a3c 	.word	0x20078a3c

00081894 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   81894:	b510      	push	{r4, lr}
   81896:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   81898:	2300      	movs	r3, #0
   8189a:	9300      	str	r3, [sp, #0]
   8189c:	9301      	str	r3, [sp, #4]
   8189e:	9302      	str	r3, [sp, #8]
   818a0:	9303      	str	r3, [sp, #12]
   818a2:	480f      	ldr	r0, [pc, #60]	; (818e0 <vTaskStartScheduler+0x4c>)
   818a4:	490f      	ldr	r1, [pc, #60]	; (818e4 <vTaskStartScheduler+0x50>)
   818a6:	f44f 7280 	mov.w	r2, #256	; 0x100
   818aa:	4c0f      	ldr	r4, [pc, #60]	; (818e8 <vTaskStartScheduler+0x54>)
   818ac:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   818ae:	2801      	cmp	r0, #1
   818b0:	d10e      	bne.n	818d0 <vTaskStartScheduler+0x3c>
		{
			xReturn = xTimerCreateTimerTask();
   818b2:	4b0e      	ldr	r3, [pc, #56]	; (818ec <vTaskStartScheduler+0x58>)
   818b4:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   818b6:	2801      	cmp	r0, #1
   818b8:	d10a      	bne.n	818d0 <vTaskStartScheduler+0x3c>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   818ba:	4b0d      	ldr	r3, [pc, #52]	; (818f0 <vTaskStartScheduler+0x5c>)
   818bc:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   818be:	2201      	movs	r2, #1
   818c0:	4b0c      	ldr	r3, [pc, #48]	; (818f4 <vTaskStartScheduler+0x60>)
   818c2:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   818c4:	2200      	movs	r2, #0
   818c6:	4b0c      	ldr	r3, [pc, #48]	; (818f8 <vTaskStartScheduler+0x64>)
   818c8:	801a      	strh	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   818ca:	4b0c      	ldr	r3, [pc, #48]	; (818fc <vTaskStartScheduler+0x68>)
   818cc:	4798      	blx	r3
   818ce:	e004      	b.n	818da <vTaskStartScheduler+0x46>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   818d0:	b918      	cbnz	r0, 818da <vTaskStartScheduler+0x46>
   818d2:	4b07      	ldr	r3, [pc, #28]	; (818f0 <vTaskStartScheduler+0x5c>)
   818d4:	4798      	blx	r3
   818d6:	bf00      	nop
   818d8:	e7fd      	b.n	818d6 <vTaskStartScheduler+0x42>
}
   818da:	b004      	add	sp, #16
   818dc:	bd10      	pop	{r4, pc}
   818de:	bf00      	nop
   818e0:	00081bfd 	.word	0x00081bfd
   818e4:	00085c88 	.word	0x00085c88
   818e8:	0008168d 	.word	0x0008168d
   818ec:	000820a5 	.word	0x000820a5
   818f0:	00080e29 	.word	0x00080e29
   818f4:	20078a20 	.word	0x20078a20
   818f8:	20078b3c 	.word	0x20078b3c
   818fc:	00080ef5 	.word	0x00080ef5

00081900 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   81900:	4b02      	ldr	r3, [pc, #8]	; (8190c <vTaskSuspendAll+0xc>)
   81902:	681a      	ldr	r2, [r3, #0]
   81904:	3201      	adds	r2, #1
   81906:	601a      	str	r2, [r3, #0]
   81908:	4770      	bx	lr
   8190a:	bf00      	nop
   8190c:	20078b1c 	.word	0x20078b1c

00081910 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   81910:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   81912:	4b04      	ldr	r3, [pc, #16]	; (81924 <xTaskGetTickCount+0x14>)
   81914:	4798      	blx	r3
	{
		xTicks = xTickCount;
   81916:	4b04      	ldr	r3, [pc, #16]	; (81928 <xTaskGetTickCount+0x18>)
   81918:	881c      	ldrh	r4, [r3, #0]
   8191a:	b2a4      	uxth	r4, r4
	}
	taskEXIT_CRITICAL();
   8191c:	4b03      	ldr	r3, [pc, #12]	; (8192c <xTaskGetTickCount+0x1c>)
   8191e:	4798      	blx	r3

	return xTicks;
}
   81920:	4620      	mov	r0, r4
   81922:	bd10      	pop	{r4, pc}
   81924:	00080e39 	.word	0x00080e39
   81928:	20078b3c 	.word	0x20078b3c
   8192c:	00080e59 	.word	0x00080e59

00081930 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   81930:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81934:	4b3d      	ldr	r3, [pc, #244]	; (81a2c <vTaskIncrementTick+0xfc>)
   81936:	681b      	ldr	r3, [r3, #0]
   81938:	2b00      	cmp	r3, #0
   8193a:	d171      	bne.n	81a20 <vTaskIncrementTick+0xf0>
	{
		++xTickCount;
   8193c:	4b3c      	ldr	r3, [pc, #240]	; (81a30 <vTaskIncrementTick+0x100>)
   8193e:	881a      	ldrh	r2, [r3, #0]
   81940:	3201      	adds	r2, #1
   81942:	b292      	uxth	r2, r2
   81944:	801a      	strh	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   81946:	881b      	ldrh	r3, [r3, #0]
   81948:	b29b      	uxth	r3, r3
   8194a:	bb03      	cbnz	r3, 8198e <vTaskIncrementTick+0x5e>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   8194c:	4b39      	ldr	r3, [pc, #228]	; (81a34 <vTaskIncrementTick+0x104>)
   8194e:	681b      	ldr	r3, [r3, #0]
   81950:	681b      	ldr	r3, [r3, #0]
   81952:	b11b      	cbz	r3, 8195c <vTaskIncrementTick+0x2c>
   81954:	4b38      	ldr	r3, [pc, #224]	; (81a38 <vTaskIncrementTick+0x108>)
   81956:	4798      	blx	r3
   81958:	bf00      	nop
   8195a:	e7fd      	b.n	81958 <vTaskIncrementTick+0x28>

			pxTemp = pxDelayedTaskList;
   8195c:	4b35      	ldr	r3, [pc, #212]	; (81a34 <vTaskIncrementTick+0x104>)
   8195e:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   81960:	4a36      	ldr	r2, [pc, #216]	; (81a3c <vTaskIncrementTick+0x10c>)
   81962:	6810      	ldr	r0, [r2, #0]
   81964:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   81966:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   81968:	4a35      	ldr	r2, [pc, #212]	; (81a40 <vTaskIncrementTick+0x110>)
   8196a:	6811      	ldr	r1, [r2, #0]
   8196c:	3101      	adds	r1, #1
   8196e:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   81970:	681b      	ldr	r3, [r3, #0]
   81972:	681b      	ldr	r3, [r3, #0]
   81974:	b923      	cbnz	r3, 81980 <vTaskIncrementTick+0x50>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   81976:	f64f 72ff 	movw	r2, #65535	; 0xffff
   8197a:	4b32      	ldr	r3, [pc, #200]	; (81a44 <vTaskIncrementTick+0x114>)
   8197c:	801a      	strh	r2, [r3, #0]
   8197e:	e006      	b.n	8198e <vTaskIncrementTick+0x5e>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   81980:	4b2c      	ldr	r3, [pc, #176]	; (81a34 <vTaskIncrementTick+0x104>)
   81982:	681b      	ldr	r3, [r3, #0]
   81984:	68db      	ldr	r3, [r3, #12]
   81986:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   81988:	889a      	ldrh	r2, [r3, #4]
   8198a:	4b2e      	ldr	r3, [pc, #184]	; (81a44 <vTaskIncrementTick+0x114>)
   8198c:	801a      	strh	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   8198e:	4b28      	ldr	r3, [pc, #160]	; (81a30 <vTaskIncrementTick+0x100>)
   81990:	881a      	ldrh	r2, [r3, #0]
   81992:	b292      	uxth	r2, r2
   81994:	4b2b      	ldr	r3, [pc, #172]	; (81a44 <vTaskIncrementTick+0x114>)
   81996:	881b      	ldrh	r3, [r3, #0]
   81998:	b29b      	uxth	r3, r3
   8199a:	429a      	cmp	r2, r3
   8199c:	d344      	bcc.n	81a28 <vTaskIncrementTick+0xf8>
   8199e:	4b25      	ldr	r3, [pc, #148]	; (81a34 <vTaskIncrementTick+0x104>)
   819a0:	681b      	ldr	r3, [r3, #0]
   819a2:	681b      	ldr	r3, [r3, #0]
   819a4:	b153      	cbz	r3, 819bc <vTaskIncrementTick+0x8c>
   819a6:	4b23      	ldr	r3, [pc, #140]	; (81a34 <vTaskIncrementTick+0x104>)
   819a8:	681b      	ldr	r3, [r3, #0]
   819aa:	68db      	ldr	r3, [r3, #12]
   819ac:	68dc      	ldr	r4, [r3, #12]
   819ae:	88a3      	ldrh	r3, [r4, #4]
   819b0:	4a1f      	ldr	r2, [pc, #124]	; (81a30 <vTaskIncrementTick+0x100>)
   819b2:	8812      	ldrh	r2, [r2, #0]
   819b4:	b292      	uxth	r2, r2
   819b6:	4293      	cmp	r3, r2
   819b8:	d914      	bls.n	819e4 <vTaskIncrementTick+0xb4>
   819ba:	e00f      	b.n	819dc <vTaskIncrementTick+0xac>
   819bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
   819c0:	4b20      	ldr	r3, [pc, #128]	; (81a44 <vTaskIncrementTick+0x114>)
   819c2:	801a      	strh	r2, [r3, #0]
   819c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   819c8:	4b1a      	ldr	r3, [pc, #104]	; (81a34 <vTaskIncrementTick+0x104>)
   819ca:	681b      	ldr	r3, [r3, #0]
   819cc:	68db      	ldr	r3, [r3, #12]
   819ce:	68dc      	ldr	r4, [r3, #12]
   819d0:	88a3      	ldrh	r3, [r4, #4]
   819d2:	4a17      	ldr	r2, [pc, #92]	; (81a30 <vTaskIncrementTick+0x100>)
   819d4:	8812      	ldrh	r2, [r2, #0]
   819d6:	b292      	uxth	r2, r2
   819d8:	4293      	cmp	r3, r2
   819da:	d907      	bls.n	819ec <vTaskIncrementTick+0xbc>
   819dc:	4a19      	ldr	r2, [pc, #100]	; (81a44 <vTaskIncrementTick+0x114>)
   819de:	8013      	strh	r3, [r2, #0]
   819e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   819e4:	4e18      	ldr	r6, [pc, #96]	; (81a48 <vTaskIncrementTick+0x118>)
   819e6:	4f19      	ldr	r7, [pc, #100]	; (81a4c <vTaskIncrementTick+0x11c>)
   819e8:	f8df 806c 	ldr.w	r8, [pc, #108]	; 81a58 <vTaskIncrementTick+0x128>
   819ec:	1d25      	adds	r5, r4, #4
   819ee:	4628      	mov	r0, r5
   819f0:	47b0      	blx	r6
   819f2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   819f4:	b113      	cbz	r3, 819fc <vTaskIncrementTick+0xcc>
   819f6:	f104 0018 	add.w	r0, r4, #24
   819fa:	47b0      	blx	r6
   819fc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   819fe:	683a      	ldr	r2, [r7, #0]
   81a00:	4293      	cmp	r3, r2
   81a02:	bf88      	it	hi
   81a04:	603b      	strhi	r3, [r7, #0]
   81a06:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   81a0a:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   81a0e:	4629      	mov	r1, r5
   81a10:	4b0f      	ldr	r3, [pc, #60]	; (81a50 <vTaskIncrementTick+0x120>)
   81a12:	4798      	blx	r3
   81a14:	4b07      	ldr	r3, [pc, #28]	; (81a34 <vTaskIncrementTick+0x104>)
   81a16:	681b      	ldr	r3, [r3, #0]
   81a18:	681b      	ldr	r3, [r3, #0]
   81a1a:	2b00      	cmp	r3, #0
   81a1c:	d1d4      	bne.n	819c8 <vTaskIncrementTick+0x98>
   81a1e:	e7cd      	b.n	819bc <vTaskIncrementTick+0x8c>
	}
	else
	{
		++uxMissedTicks;
   81a20:	4b0c      	ldr	r3, [pc, #48]	; (81a54 <vTaskIncrementTick+0x124>)
   81a22:	681a      	ldr	r2, [r3, #0]
   81a24:	3201      	adds	r2, #1
   81a26:	601a      	str	r2, [r3, #0]
   81a28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81a2c:	20078b1c 	.word	0x20078b1c
   81a30:	20078b3c 	.word	0x20078b3c
   81a34:	20078a1c 	.word	0x20078a1c
   81a38:	00080e29 	.word	0x00080e29
   81a3c:	20078b40 	.word	0x20078b40
   81a40:	20078b38 	.word	0x20078b38
   81a44:	20070134 	.word	0x20070134
   81a48:	00080da1 	.word	0x00080da1
   81a4c:	20078a50 	.word	0x20078a50
   81a50:	00080d41 	.word	0x00080d41
   81a54:	20078a04 	.word	0x20078a04
   81a58:	20078a54 	.word	0x20078a54

00081a5c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   81a5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   81a60:	4b31      	ldr	r3, [pc, #196]	; (81b28 <xTaskResumeAll+0xcc>)
   81a62:	681b      	ldr	r3, [r3, #0]
   81a64:	b91b      	cbnz	r3, 81a6e <xTaskResumeAll+0x12>
   81a66:	4b31      	ldr	r3, [pc, #196]	; (81b2c <xTaskResumeAll+0xd0>)
   81a68:	4798      	blx	r3
   81a6a:	bf00      	nop
   81a6c:	e7fd      	b.n	81a6a <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   81a6e:	4b30      	ldr	r3, [pc, #192]	; (81b30 <xTaskResumeAll+0xd4>)
   81a70:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   81a72:	4b2d      	ldr	r3, [pc, #180]	; (81b28 <xTaskResumeAll+0xcc>)
   81a74:	681a      	ldr	r2, [r3, #0]
   81a76:	3a01      	subs	r2, #1
   81a78:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81a7a:	681b      	ldr	r3, [r3, #0]
   81a7c:	2b00      	cmp	r3, #0
   81a7e:	d148      	bne.n	81b12 <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   81a80:	4b2c      	ldr	r3, [pc, #176]	; (81b34 <xTaskResumeAll+0xd8>)
   81a82:	681b      	ldr	r3, [r3, #0]
   81a84:	2b00      	cmp	r3, #0
   81a86:	d046      	beq.n	81b16 <xTaskResumeAll+0xba>
   81a88:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   81a8a:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 81b60 <xTaskResumeAll+0x104>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   81a8e:	4f2a      	ldr	r7, [pc, #168]	; (81b38 <xTaskResumeAll+0xdc>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   81a90:	4e2a      	ldr	r6, [pc, #168]	; (81b3c <xTaskResumeAll+0xe0>)
   81a92:	e01d      	b.n	81ad0 <xTaskResumeAll+0x74>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   81a94:	f8d8 300c 	ldr.w	r3, [r8, #12]
   81a98:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   81a9a:	f104 0018 	add.w	r0, r4, #24
   81a9e:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   81aa0:	f104 0904 	add.w	r9, r4, #4
   81aa4:	4648      	mov	r0, r9
   81aa6:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   81aa8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81aaa:	6832      	ldr	r2, [r6, #0]
   81aac:	4293      	cmp	r3, r2
   81aae:	bf88      	it	hi
   81ab0:	6033      	strhi	r3, [r6, #0]
   81ab2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81ab6:	4822      	ldr	r0, [pc, #136]	; (81b40 <xTaskResumeAll+0xe4>)
   81ab8:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81abc:	4649      	mov	r1, r9
   81abe:	4b21      	ldr	r3, [pc, #132]	; (81b44 <xTaskResumeAll+0xe8>)
   81ac0:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81ac2:	4b21      	ldr	r3, [pc, #132]	; (81b48 <xTaskResumeAll+0xec>)
   81ac4:	681b      	ldr	r3, [r3, #0]
   81ac6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   81ac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   81aca:	429a      	cmp	r2, r3
   81acc:	bf28      	it	cs
   81ace:	2501      	movcs	r5, #1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   81ad0:	f8d8 3000 	ldr.w	r3, [r8]
   81ad4:	2b00      	cmp	r3, #0
   81ad6:	d1dd      	bne.n	81a94 <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81ad8:	4b1c      	ldr	r3, [pc, #112]	; (81b4c <xTaskResumeAll+0xf0>)
   81ada:	681b      	ldr	r3, [r3, #0]
   81adc:	b163      	cbz	r3, 81af8 <xTaskResumeAll+0x9c>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81ade:	4b1b      	ldr	r3, [pc, #108]	; (81b4c <xTaskResumeAll+0xf0>)
   81ae0:	681b      	ldr	r3, [r3, #0]
   81ae2:	b17b      	cbz	r3, 81b04 <xTaskResumeAll+0xa8>
					{
						vTaskIncrementTick();
   81ae4:	4d1a      	ldr	r5, [pc, #104]	; (81b50 <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
   81ae6:	4c19      	ldr	r4, [pc, #100]	; (81b4c <xTaskResumeAll+0xf0>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   81ae8:	47a8      	blx	r5
						--uxMissedTicks;
   81aea:	6823      	ldr	r3, [r4, #0]
   81aec:	3b01      	subs	r3, #1
   81aee:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81af0:	6823      	ldr	r3, [r4, #0]
   81af2:	2b00      	cmp	r3, #0
   81af4:	d1f8      	bne.n	81ae8 <xTaskResumeAll+0x8c>
   81af6:	e005      	b.n	81b04 <xTaskResumeAll+0xa8>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   81af8:	2d01      	cmp	r5, #1
   81afa:	d003      	beq.n	81b04 <xTaskResumeAll+0xa8>
   81afc:	4b15      	ldr	r3, [pc, #84]	; (81b54 <xTaskResumeAll+0xf8>)
   81afe:	681b      	ldr	r3, [r3, #0]
   81b00:	2b01      	cmp	r3, #1
   81b02:	d10a      	bne.n	81b1a <xTaskResumeAll+0xbe>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   81b04:	2200      	movs	r2, #0
   81b06:	4b13      	ldr	r3, [pc, #76]	; (81b54 <xTaskResumeAll+0xf8>)
   81b08:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   81b0a:	4b13      	ldr	r3, [pc, #76]	; (81b58 <xTaskResumeAll+0xfc>)
   81b0c:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   81b0e:	2401      	movs	r4, #1
   81b10:	e004      	b.n	81b1c <xTaskResumeAll+0xc0>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   81b12:	2400      	movs	r4, #0
   81b14:	e002      	b.n	81b1c <xTaskResumeAll+0xc0>
   81b16:	2400      	movs	r4, #0
   81b18:	e000      	b.n	81b1c <xTaskResumeAll+0xc0>
   81b1a:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   81b1c:	4b0f      	ldr	r3, [pc, #60]	; (81b5c <xTaskResumeAll+0x100>)
   81b1e:	4798      	blx	r3

	return xAlreadyYielded;
}
   81b20:	4620      	mov	r0, r4
   81b22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81b26:	bf00      	nop
   81b28:	20078b1c 	.word	0x20078b1c
   81b2c:	00080e29 	.word	0x00080e29
   81b30:	00080e39 	.word	0x00080e39
   81b34:	20078b60 	.word	0x20078b60
   81b38:	00080da1 	.word	0x00080da1
   81b3c:	20078a50 	.word	0x20078a50
   81b40:	20078a54 	.word	0x20078a54
   81b44:	00080d41 	.word	0x00080d41
   81b48:	20078b20 	.word	0x20078b20
   81b4c:	20078a04 	.word	0x20078a04
   81b50:	00081931 	.word	0x00081931
   81b54:	20078b5c 	.word	0x20078b5c
   81b58:	00080e19 	.word	0x00080e19
   81b5c:	00080e59 	.word	0x00080e59
   81b60:	20078b24 	.word	0x20078b24

00081b64 <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
   81b64:	b538      	push	{r3, r4, r5, lr}
   81b66:	460c      	mov	r4, r1
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
   81b68:	4605      	mov	r5, r0
   81b6a:	b918      	cbnz	r0, 81b74 <vTaskDelayUntil+0x10>
   81b6c:	4b1b      	ldr	r3, [pc, #108]	; (81bdc <vTaskDelayUntil+0x78>)
   81b6e:	4798      	blx	r3
   81b70:	bf00      	nop
   81b72:	e7fd      	b.n	81b70 <vTaskDelayUntil+0xc>
		configASSERT( ( xTimeIncrement > 0U ) );
   81b74:	b919      	cbnz	r1, 81b7e <vTaskDelayUntil+0x1a>
   81b76:	4b19      	ldr	r3, [pc, #100]	; (81bdc <vTaskDelayUntil+0x78>)
   81b78:	4798      	blx	r3
   81b7a:	bf00      	nop
   81b7c:	e7fd      	b.n	81b7a <vTaskDelayUntil+0x16>

		vTaskSuspendAll();
   81b7e:	4b18      	ldr	r3, [pc, #96]	; (81be0 <vTaskDelayUntil+0x7c>)
   81b80:	4798      	blx	r3
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   81b82:	882b      	ldrh	r3, [r5, #0]
   81b84:	441c      	add	r4, r3
   81b86:	b2a4      	uxth	r4, r4

			if( xTickCount < *pxPreviousWakeTime )
   81b88:	4a16      	ldr	r2, [pc, #88]	; (81be4 <vTaskDelayUntil+0x80>)
   81b8a:	8812      	ldrh	r2, [r2, #0]
   81b8c:	b292      	uxth	r2, r2
   81b8e:	4293      	cmp	r3, r2
   81b90:	d908      	bls.n	81ba4 <vTaskDelayUntil+0x40>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
   81b92:	42a3      	cmp	r3, r4
   81b94:	d91e      	bls.n	81bd4 <vTaskDelayUntil+0x70>
   81b96:	4b13      	ldr	r3, [pc, #76]	; (81be4 <vTaskDelayUntil+0x80>)
   81b98:	881b      	ldrh	r3, [r3, #0]
   81b9a:	b29b      	uxth	r3, r3
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   81b9c:	802c      	strh	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
   81b9e:	429c      	cmp	r4, r3
   81ba0:	d910      	bls.n	81bc4 <vTaskDelayUntil+0x60>
   81ba2:	e007      	b.n	81bb4 <vTaskDelayUntil+0x50>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
   81ba4:	42a3      	cmp	r3, r4
   81ba6:	d813      	bhi.n	81bd0 <vTaskDelayUntil+0x6c>
   81ba8:	4b0e      	ldr	r3, [pc, #56]	; (81be4 <vTaskDelayUntil+0x80>)
   81baa:	881b      	ldrh	r3, [r3, #0]
   81bac:	b29b      	uxth	r3, r3
   81bae:	429c      	cmp	r4, r3
   81bb0:	d80e      	bhi.n	81bd0 <vTaskDelayUntil+0x6c>
   81bb2:	e00f      	b.n	81bd4 <vTaskDelayUntil+0x70>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81bb4:	4b0c      	ldr	r3, [pc, #48]	; (81be8 <vTaskDelayUntil+0x84>)
   81bb6:	6818      	ldr	r0, [r3, #0]
   81bb8:	3004      	adds	r0, #4
   81bba:	4b0c      	ldr	r3, [pc, #48]	; (81bec <vTaskDelayUntil+0x88>)
   81bbc:	4798      	blx	r3
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   81bbe:	4620      	mov	r0, r4
   81bc0:	4b0b      	ldr	r3, [pc, #44]	; (81bf0 <vTaskDelayUntil+0x8c>)
   81bc2:	4798      	blx	r3
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   81bc4:	4b0b      	ldr	r3, [pc, #44]	; (81bf4 <vTaskDelayUntil+0x90>)
   81bc6:	4798      	blx	r3

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   81bc8:	b930      	cbnz	r0, 81bd8 <vTaskDelayUntil+0x74>
		{
			portYIELD_WITHIN_API();
   81bca:	4b0b      	ldr	r3, [pc, #44]	; (81bf8 <vTaskDelayUntil+0x94>)
   81bcc:	4798      	blx	r3
   81bce:	bd38      	pop	{r3, r4, r5, pc}
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   81bd0:	802c      	strh	r4, [r5, #0]
   81bd2:	e7ef      	b.n	81bb4 <vTaskDelayUntil+0x50>
   81bd4:	802c      	strh	r4, [r5, #0]
   81bd6:	e7f5      	b.n	81bc4 <vTaskDelayUntil+0x60>
   81bd8:	bd38      	pop	{r3, r4, r5, pc}
   81bda:	bf00      	nop
   81bdc:	00080e29 	.word	0x00080e29
   81be0:	00081901 	.word	0x00081901
   81be4:	20078b3c 	.word	0x20078b3c
   81be8:	20078b20 	.word	0x20078b20
   81bec:	00080da1 	.word	0x00080da1
   81bf0:	00081631 	.word	0x00081631
   81bf4:	00081a5d 	.word	0x00081a5d
   81bf8:	00080e19 	.word	0x00080e19

00081bfc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   81bfc:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   81bfe:	4d15      	ldr	r5, [pc, #84]	; (81c54 <prvIdleTask+0x58>)

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   81c00:	4e15      	ldr	r6, [pc, #84]	; (81c58 <prvIdleTask+0x5c>)
			{
				taskYIELD();
   81c02:	f8df 8078 	ldr.w	r8, [pc, #120]	; 81c7c <prvIdleTask+0x80>
   81c06:	e01c      	b.n	81c42 <prvIdleTask+0x46>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   81c08:	4b14      	ldr	r3, [pc, #80]	; (81c5c <prvIdleTask+0x60>)
   81c0a:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   81c0c:	4b14      	ldr	r3, [pc, #80]	; (81c60 <prvIdleTask+0x64>)
   81c0e:	681c      	ldr	r4, [r3, #0]
			xTaskResumeAll();
   81c10:	4b14      	ldr	r3, [pc, #80]	; (81c64 <prvIdleTask+0x68>)
   81c12:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   81c14:	b1ac      	cbz	r4, 81c42 <prvIdleTask+0x46>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   81c16:	4b14      	ldr	r3, [pc, #80]	; (81c68 <prvIdleTask+0x6c>)
   81c18:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   81c1a:	4b11      	ldr	r3, [pc, #68]	; (81c60 <prvIdleTask+0x64>)
   81c1c:	68db      	ldr	r3, [r3, #12]
   81c1e:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   81c20:	1d20      	adds	r0, r4, #4
   81c22:	4b12      	ldr	r3, [pc, #72]	; (81c6c <prvIdleTask+0x70>)
   81c24:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   81c26:	4b12      	ldr	r3, [pc, #72]	; (81c70 <prvIdleTask+0x74>)
   81c28:	681a      	ldr	r2, [r3, #0]
   81c2a:	3a01      	subs	r2, #1
   81c2c:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   81c2e:	682b      	ldr	r3, [r5, #0]
   81c30:	3b01      	subs	r3, #1
   81c32:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   81c34:	4b0f      	ldr	r3, [pc, #60]	; (81c74 <prvIdleTask+0x78>)
   81c36:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   81c38:	6b20      	ldr	r0, [r4, #48]	; 0x30
   81c3a:	4f0f      	ldr	r7, [pc, #60]	; (81c78 <prvIdleTask+0x7c>)
   81c3c:	47b8      	blx	r7
		vPortFree( pxTCB );
   81c3e:	4620      	mov	r0, r4
   81c40:	47b8      	blx	r7
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   81c42:	682b      	ldr	r3, [r5, #0]
   81c44:	2b00      	cmp	r3, #0
   81c46:	d1df      	bne.n	81c08 <prvIdleTask+0xc>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   81c48:	6833      	ldr	r3, [r6, #0]
   81c4a:	2b01      	cmp	r3, #1
   81c4c:	d9f9      	bls.n	81c42 <prvIdleTask+0x46>
			{
				taskYIELD();
   81c4e:	47c0      	blx	r8
   81c50:	e7f7      	b.n	81c42 <prvIdleTask+0x46>
   81c52:	bf00      	nop
   81c54:	20078a24 	.word	0x20078a24
   81c58:	20078a54 	.word	0x20078a54
   81c5c:	00081901 	.word	0x00081901
   81c60:	20078a28 	.word	0x20078a28
   81c64:	00081a5d 	.word	0x00081a5d
   81c68:	00080e39 	.word	0x00080e39
   81c6c:	00080da1 	.word	0x00080da1
   81c70:	20078b60 	.word	0x20078b60
   81c74:	00080e59 	.word	0x00080e59
   81c78:	00081049 	.word	0x00081049
   81c7c:	00080e19 	.word	0x00080e19

00081c80 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   81c80:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   81c82:	4b1d      	ldr	r3, [pc, #116]	; (81cf8 <vTaskSwitchContext+0x78>)
   81c84:	681b      	ldr	r3, [r3, #0]
   81c86:	b95b      	cbnz	r3, 81ca0 <vTaskSwitchContext+0x20>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   81c88:	4b1c      	ldr	r3, [pc, #112]	; (81cfc <vTaskSwitchContext+0x7c>)
   81c8a:	681b      	ldr	r3, [r3, #0]
   81c8c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81c90:	009b      	lsls	r3, r3, #2
   81c92:	4a1b      	ldr	r2, [pc, #108]	; (81d00 <vTaskSwitchContext+0x80>)
   81c94:	58d3      	ldr	r3, [r2, r3]
   81c96:	b9cb      	cbnz	r3, 81ccc <vTaskSwitchContext+0x4c>
   81c98:	4b18      	ldr	r3, [pc, #96]	; (81cfc <vTaskSwitchContext+0x7c>)
   81c9a:	681b      	ldr	r3, [r3, #0]
   81c9c:	b953      	cbnz	r3, 81cb4 <vTaskSwitchContext+0x34>
   81c9e:	e005      	b.n	81cac <vTaskSwitchContext+0x2c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   81ca0:	2201      	movs	r2, #1
   81ca2:	4b18      	ldr	r3, [pc, #96]	; (81d04 <vTaskSwitchContext+0x84>)
   81ca4:	601a      	str	r2, [r3, #0]
   81ca6:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   81ca8:	681a      	ldr	r2, [r3, #0]
   81caa:	b92a      	cbnz	r2, 81cb8 <vTaskSwitchContext+0x38>
   81cac:	4b16      	ldr	r3, [pc, #88]	; (81d08 <vTaskSwitchContext+0x88>)
   81cae:	4798      	blx	r3
   81cb0:	bf00      	nop
   81cb2:	e7fd      	b.n	81cb0 <vTaskSwitchContext+0x30>
   81cb4:	4b11      	ldr	r3, [pc, #68]	; (81cfc <vTaskSwitchContext+0x7c>)
   81cb6:	4912      	ldr	r1, [pc, #72]	; (81d00 <vTaskSwitchContext+0x80>)
   81cb8:	681a      	ldr	r2, [r3, #0]
   81cba:	3a01      	subs	r2, #1
   81cbc:	601a      	str	r2, [r3, #0]
   81cbe:	681a      	ldr	r2, [r3, #0]
   81cc0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   81cc4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   81cc8:	2a00      	cmp	r2, #0
   81cca:	d0ed      	beq.n	81ca8 <vTaskSwitchContext+0x28>
   81ccc:	4b0b      	ldr	r3, [pc, #44]	; (81cfc <vTaskSwitchContext+0x7c>)
   81cce:	681b      	ldr	r3, [r3, #0]
   81cd0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81cd4:	4a0a      	ldr	r2, [pc, #40]	; (81d00 <vTaskSwitchContext+0x80>)
   81cd6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   81cda:	685a      	ldr	r2, [r3, #4]
   81cdc:	6852      	ldr	r2, [r2, #4]
   81cde:	605a      	str	r2, [r3, #4]
   81ce0:	f103 0108 	add.w	r1, r3, #8
   81ce4:	428a      	cmp	r2, r1
   81ce6:	bf04      	itt	eq
   81ce8:	6852      	ldreq	r2, [r2, #4]
   81cea:	605a      	streq	r2, [r3, #4]
   81cec:	685b      	ldr	r3, [r3, #4]
   81cee:	68da      	ldr	r2, [r3, #12]
   81cf0:	4b06      	ldr	r3, [pc, #24]	; (81d0c <vTaskSwitchContext+0x8c>)
   81cf2:	601a      	str	r2, [r3, #0]
   81cf4:	bd08      	pop	{r3, pc}
   81cf6:	bf00      	nop
   81cf8:	20078b1c 	.word	0x20078b1c
   81cfc:	20078a50 	.word	0x20078a50
   81d00:	20078a54 	.word	0x20078a54
   81d04:	20078b5c 	.word	0x20078b5c
   81d08:	00080e29 	.word	0x00080e29
   81d0c:	20078b20 	.word	0x20078b20

00081d10 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   81d10:	b538      	push	{r3, r4, r5, lr}
   81d12:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
   81d14:	b918      	cbnz	r0, 81d1e <vTaskPlaceOnEventList+0xe>
   81d16:	4b0f      	ldr	r3, [pc, #60]	; (81d54 <vTaskPlaceOnEventList+0x44>)
   81d18:	4798      	blx	r3
   81d1a:	bf00      	nop
   81d1c:	e7fd      	b.n	81d1a <vTaskPlaceOnEventList+0xa>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   81d1e:	4d0e      	ldr	r5, [pc, #56]	; (81d58 <vTaskPlaceOnEventList+0x48>)
   81d20:	6829      	ldr	r1, [r5, #0]
   81d22:	3118      	adds	r1, #24
   81d24:	4b0d      	ldr	r3, [pc, #52]	; (81d5c <vTaskPlaceOnEventList+0x4c>)
   81d26:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81d28:	6828      	ldr	r0, [r5, #0]
   81d2a:	3004      	adds	r0, #4
   81d2c:	4b0c      	ldr	r3, [pc, #48]	; (81d60 <vTaskPlaceOnEventList+0x50>)
   81d2e:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   81d30:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81d34:	429c      	cmp	r4, r3
   81d36:	d105      	bne.n	81d44 <vTaskPlaceOnEventList+0x34>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   81d38:	6829      	ldr	r1, [r5, #0]
   81d3a:	480a      	ldr	r0, [pc, #40]	; (81d64 <vTaskPlaceOnEventList+0x54>)
   81d3c:	3104      	adds	r1, #4
   81d3e:	4b0a      	ldr	r3, [pc, #40]	; (81d68 <vTaskPlaceOnEventList+0x58>)
   81d40:	4798      	blx	r3
   81d42:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   81d44:	4b09      	ldr	r3, [pc, #36]	; (81d6c <vTaskPlaceOnEventList+0x5c>)
   81d46:	8818      	ldrh	r0, [r3, #0]
   81d48:	4420      	add	r0, r4
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   81d4a:	b280      	uxth	r0, r0
   81d4c:	4b08      	ldr	r3, [pc, #32]	; (81d70 <vTaskPlaceOnEventList+0x60>)
   81d4e:	4798      	blx	r3
   81d50:	bd38      	pop	{r3, r4, r5, pc}
   81d52:	bf00      	nop
   81d54:	00080e29 	.word	0x00080e29
   81d58:	20078b20 	.word	0x20078b20
   81d5c:	00080d5d 	.word	0x00080d5d
   81d60:	00080da1 	.word	0x00080da1
   81d64:	20078a08 	.word	0x20078a08
   81d68:	00080d41 	.word	0x00080d41
   81d6c:	20078b3c 	.word	0x20078b3c
   81d70:	00081631 	.word	0x00081631

00081d74 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   81d74:	b538      	push	{r3, r4, r5, lr}
   81d76:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   81d78:	b918      	cbnz	r0, 81d82 <vTaskPlaceOnEventListRestricted+0xe>
   81d7a:	4b0a      	ldr	r3, [pc, #40]	; (81da4 <vTaskPlaceOnEventListRestricted+0x30>)
   81d7c:	4798      	blx	r3
   81d7e:	bf00      	nop
   81d80:	e7fd      	b.n	81d7e <vTaskPlaceOnEventListRestricted+0xa>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   81d82:	4c09      	ldr	r4, [pc, #36]	; (81da8 <vTaskPlaceOnEventListRestricted+0x34>)
   81d84:	6821      	ldr	r1, [r4, #0]
   81d86:	3118      	adds	r1, #24
   81d88:	4b08      	ldr	r3, [pc, #32]	; (81dac <vTaskPlaceOnEventListRestricted+0x38>)
   81d8a:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81d8c:	6820      	ldr	r0, [r4, #0]
   81d8e:	3004      	adds	r0, #4
   81d90:	4b07      	ldr	r3, [pc, #28]	; (81db0 <vTaskPlaceOnEventListRestricted+0x3c>)
   81d92:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   81d94:	4b07      	ldr	r3, [pc, #28]	; (81db4 <vTaskPlaceOnEventListRestricted+0x40>)
   81d96:	8818      	ldrh	r0, [r3, #0]
   81d98:	4428      	add	r0, r5
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   81d9a:	b280      	uxth	r0, r0
   81d9c:	4b06      	ldr	r3, [pc, #24]	; (81db8 <vTaskPlaceOnEventListRestricted+0x44>)
   81d9e:	4798      	blx	r3
   81da0:	bd38      	pop	{r3, r4, r5, pc}
   81da2:	bf00      	nop
   81da4:	00080e29 	.word	0x00080e29
   81da8:	20078b20 	.word	0x20078b20
   81dac:	00080d41 	.word	0x00080d41
   81db0:	00080da1 	.word	0x00080da1
   81db4:	20078b3c 	.word	0x20078b3c
   81db8:	00081631 	.word	0x00081631

00081dbc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   81dbc:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   81dbe:	68c3      	ldr	r3, [r0, #12]
   81dc0:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   81dc2:	b91c      	cbnz	r4, 81dcc <xTaskRemoveFromEventList+0x10>
   81dc4:	4b16      	ldr	r3, [pc, #88]	; (81e20 <xTaskRemoveFromEventList+0x64>)
   81dc6:	4798      	blx	r3
   81dc8:	bf00      	nop
   81dca:	e7fd      	b.n	81dc8 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   81dcc:	f104 0518 	add.w	r5, r4, #24
   81dd0:	4628      	mov	r0, r5
   81dd2:	4b14      	ldr	r3, [pc, #80]	; (81e24 <xTaskRemoveFromEventList+0x68>)
   81dd4:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81dd6:	4b14      	ldr	r3, [pc, #80]	; (81e28 <xTaskRemoveFromEventList+0x6c>)
   81dd8:	681b      	ldr	r3, [r3, #0]
   81dda:	b99b      	cbnz	r3, 81e04 <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   81ddc:	1d25      	adds	r5, r4, #4
   81dde:	4628      	mov	r0, r5
   81de0:	4b10      	ldr	r3, [pc, #64]	; (81e24 <xTaskRemoveFromEventList+0x68>)
   81de2:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   81de4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81de6:	4a11      	ldr	r2, [pc, #68]	; (81e2c <xTaskRemoveFromEventList+0x70>)
   81de8:	6812      	ldr	r2, [r2, #0]
   81dea:	4293      	cmp	r3, r2
   81dec:	bf84      	itt	hi
   81dee:	4a0f      	ldrhi	r2, [pc, #60]	; (81e2c <xTaskRemoveFromEventList+0x70>)
   81df0:	6013      	strhi	r3, [r2, #0]
   81df2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81df6:	480e      	ldr	r0, [pc, #56]	; (81e30 <xTaskRemoveFromEventList+0x74>)
   81df8:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81dfc:	4629      	mov	r1, r5
   81dfe:	4b0d      	ldr	r3, [pc, #52]	; (81e34 <xTaskRemoveFromEventList+0x78>)
   81e00:	4798      	blx	r3
   81e02:	e003      	b.n	81e0c <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   81e04:	480c      	ldr	r0, [pc, #48]	; (81e38 <xTaskRemoveFromEventList+0x7c>)
   81e06:	4629      	mov	r1, r5
   81e08:	4b0a      	ldr	r3, [pc, #40]	; (81e34 <xTaskRemoveFromEventList+0x78>)
   81e0a:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81e0c:	4b0b      	ldr	r3, [pc, #44]	; (81e3c <xTaskRemoveFromEventList+0x80>)
   81e0e:	681b      	ldr	r3, [r3, #0]
   81e10:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   81e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   81e14:	4298      	cmp	r0, r3
   81e16:	bf34      	ite	cc
   81e18:	2000      	movcc	r0, #0
   81e1a:	2001      	movcs	r0, #1
   81e1c:	bd38      	pop	{r3, r4, r5, pc}
   81e1e:	bf00      	nop
   81e20:	00080e29 	.word	0x00080e29
   81e24:	00080da1 	.word	0x00080da1
   81e28:	20078b1c 	.word	0x20078b1c
   81e2c:	20078a50 	.word	0x20078a50
   81e30:	20078a54 	.word	0x20078a54
   81e34:	00080d41 	.word	0x00080d41
   81e38:	20078b24 	.word	0x20078b24
   81e3c:	20078b20 	.word	0x20078b20

00081e40 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   81e40:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   81e42:	b918      	cbnz	r0, 81e4c <vTaskSetTimeOutState+0xc>
   81e44:	4b05      	ldr	r3, [pc, #20]	; (81e5c <vTaskSetTimeOutState+0x1c>)
   81e46:	4798      	blx	r3
   81e48:	bf00      	nop
   81e4a:	e7fd      	b.n	81e48 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   81e4c:	4a04      	ldr	r2, [pc, #16]	; (81e60 <vTaskSetTimeOutState+0x20>)
   81e4e:	6812      	ldr	r2, [r2, #0]
   81e50:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   81e52:	4a04      	ldr	r2, [pc, #16]	; (81e64 <vTaskSetTimeOutState+0x24>)
   81e54:	8812      	ldrh	r2, [r2, #0]
   81e56:	8082      	strh	r2, [r0, #4]
   81e58:	bd08      	pop	{r3, pc}
   81e5a:	bf00      	nop
   81e5c:	00080e29 	.word	0x00080e29
   81e60:	20078b38 	.word	0x20078b38
   81e64:	20078b3c 	.word	0x20078b3c

00081e68 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   81e68:	b538      	push	{r3, r4, r5, lr}
   81e6a:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   81e6c:	4604      	mov	r4, r0
   81e6e:	b918      	cbnz	r0, 81e78 <xTaskCheckForTimeOut+0x10>
   81e70:	4b1a      	ldr	r3, [pc, #104]	; (81edc <xTaskCheckForTimeOut+0x74>)
   81e72:	4798      	blx	r3
   81e74:	bf00      	nop
   81e76:	e7fd      	b.n	81e74 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
   81e78:	b919      	cbnz	r1, 81e82 <xTaskCheckForTimeOut+0x1a>
   81e7a:	4b18      	ldr	r3, [pc, #96]	; (81edc <xTaskCheckForTimeOut+0x74>)
   81e7c:	4798      	blx	r3
   81e7e:	bf00      	nop
   81e80:	e7fd      	b.n	81e7e <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   81e82:	4b17      	ldr	r3, [pc, #92]	; (81ee0 <xTaskCheckForTimeOut+0x78>)
   81e84:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   81e86:	882b      	ldrh	r3, [r5, #0]
   81e88:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81e8c:	4293      	cmp	r3, r2
   81e8e:	d01c      	beq.n	81eca <xTaskCheckForTimeOut+0x62>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   81e90:	4a14      	ldr	r2, [pc, #80]	; (81ee4 <xTaskCheckForTimeOut+0x7c>)
   81e92:	6811      	ldr	r1, [r2, #0]
   81e94:	6822      	ldr	r2, [r4, #0]
   81e96:	428a      	cmp	r2, r1
   81e98:	d005      	beq.n	81ea6 <xTaskCheckForTimeOut+0x3e>
   81e9a:	4a13      	ldr	r2, [pc, #76]	; (81ee8 <xTaskCheckForTimeOut+0x80>)
   81e9c:	8812      	ldrh	r2, [r2, #0]
   81e9e:	b292      	uxth	r2, r2
   81ea0:	88a1      	ldrh	r1, [r4, #4]
   81ea2:	4291      	cmp	r1, r2
   81ea4:	d913      	bls.n	81ece <xTaskCheckForTimeOut+0x66>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   81ea6:	4a10      	ldr	r2, [pc, #64]	; (81ee8 <xTaskCheckForTimeOut+0x80>)
   81ea8:	8811      	ldrh	r1, [r2, #0]
   81eaa:	88a2      	ldrh	r2, [r4, #4]
   81eac:	1a89      	subs	r1, r1, r2
   81eae:	b289      	uxth	r1, r1
   81eb0:	428b      	cmp	r3, r1
   81eb2:	d90e      	bls.n	81ed2 <xTaskCheckForTimeOut+0x6a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   81eb4:	490c      	ldr	r1, [pc, #48]	; (81ee8 <xTaskCheckForTimeOut+0x80>)
   81eb6:	8809      	ldrh	r1, [r1, #0]
   81eb8:	b289      	uxth	r1, r1
   81eba:	1a52      	subs	r2, r2, r1
   81ebc:	4413      	add	r3, r2
   81ebe:	802b      	strh	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   81ec0:	4620      	mov	r0, r4
   81ec2:	4b0a      	ldr	r3, [pc, #40]	; (81eec <xTaskCheckForTimeOut+0x84>)
   81ec4:	4798      	blx	r3
			xReturn = pdFALSE;
   81ec6:	2400      	movs	r4, #0
   81ec8:	e004      	b.n	81ed4 <xTaskCheckForTimeOut+0x6c>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   81eca:	2400      	movs	r4, #0
   81ecc:	e002      	b.n	81ed4 <xTaskCheckForTimeOut+0x6c>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   81ece:	2401      	movs	r4, #1
   81ed0:	e000      	b.n	81ed4 <xTaskCheckForTimeOut+0x6c>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   81ed2:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   81ed4:	4b06      	ldr	r3, [pc, #24]	; (81ef0 <xTaskCheckForTimeOut+0x88>)
   81ed6:	4798      	blx	r3

	return xReturn;
}
   81ed8:	4620      	mov	r0, r4
   81eda:	bd38      	pop	{r3, r4, r5, pc}
   81edc:	00080e29 	.word	0x00080e29
   81ee0:	00080e39 	.word	0x00080e39
   81ee4:	20078b38 	.word	0x20078b38
   81ee8:	20078b3c 	.word	0x20078b3c
   81eec:	00081e41 	.word	0x00081e41
   81ef0:	00080e59 	.word	0x00080e59

00081ef4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   81ef4:	2201      	movs	r2, #1
   81ef6:	4b01      	ldr	r3, [pc, #4]	; (81efc <vTaskMissedYield+0x8>)
   81ef8:	601a      	str	r2, [r3, #0]
   81efa:	4770      	bx	lr
   81efc:	20078b5c 	.word	0x20078b5c

00081f00 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   81f00:	4b01      	ldr	r3, [pc, #4]	; (81f08 <xTaskGetCurrentTaskHandle+0x8>)
   81f02:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   81f04:	4770      	bx	lr
   81f06:	bf00      	nop
   81f08:	20078b20 	.word	0x20078b20

00081f0c <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   81f0c:	4b05      	ldr	r3, [pc, #20]	; (81f24 <xTaskGetSchedulerState+0x18>)
   81f0e:	681b      	ldr	r3, [r3, #0]
   81f10:	b133      	cbz	r3, 81f20 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81f12:	4b05      	ldr	r3, [pc, #20]	; (81f28 <xTaskGetSchedulerState+0x1c>)
   81f14:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
   81f16:	2b00      	cmp	r3, #0
   81f18:	bf14      	ite	ne
   81f1a:	2002      	movne	r0, #2
   81f1c:	2001      	moveq	r0, #1
   81f1e:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   81f20:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   81f22:	4770      	bx	lr
   81f24:	20078a20 	.word	0x20078a20
   81f28:	20078b1c 	.word	0x20078b1c

00081f2c <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   81f2c:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   81f2e:	4604      	mov	r4, r0
   81f30:	2800      	cmp	r0, #0
   81f32:	d02e      	beq.n	81f92 <vTaskPriorityInherit+0x66>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   81f34:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   81f36:	4a17      	ldr	r2, [pc, #92]	; (81f94 <vTaskPriorityInherit+0x68>)
   81f38:	6812      	ldr	r2, [r2, #0]
   81f3a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   81f3c:	4293      	cmp	r3, r2
   81f3e:	d228      	bcs.n	81f92 <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   81f40:	4a14      	ldr	r2, [pc, #80]	; (81f94 <vTaskPriorityInherit+0x68>)
   81f42:	6812      	ldr	r2, [r2, #0]
   81f44:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   81f46:	f1c2 020a 	rsb	r2, r2, #10
   81f4a:	8302      	strh	r2, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   81f4c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81f50:	4a11      	ldr	r2, [pc, #68]	; (81f98 <vTaskPriorityInherit+0x6c>)
   81f52:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   81f56:	6942      	ldr	r2, [r0, #20]
   81f58:	429a      	cmp	r2, r3
   81f5a:	d116      	bne.n	81f8a <vTaskPriorityInherit+0x5e>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   81f5c:	1d05      	adds	r5, r0, #4
   81f5e:	4628      	mov	r0, r5
   81f60:	4b0e      	ldr	r3, [pc, #56]	; (81f9c <vTaskPriorityInherit+0x70>)
   81f62:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   81f64:	4b0b      	ldr	r3, [pc, #44]	; (81f94 <vTaskPriorityInherit+0x68>)
   81f66:	681b      	ldr	r3, [r3, #0]
   81f68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81f6a:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   81f6c:	4a0c      	ldr	r2, [pc, #48]	; (81fa0 <vTaskPriorityInherit+0x74>)
   81f6e:	6812      	ldr	r2, [r2, #0]
   81f70:	4293      	cmp	r3, r2
   81f72:	bf84      	itt	hi
   81f74:	4a0a      	ldrhi	r2, [pc, #40]	; (81fa0 <vTaskPriorityInherit+0x74>)
   81f76:	6013      	strhi	r3, [r2, #0]
   81f78:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81f7c:	4806      	ldr	r0, [pc, #24]	; (81f98 <vTaskPriorityInherit+0x6c>)
   81f7e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81f82:	4629      	mov	r1, r5
   81f84:	4b07      	ldr	r3, [pc, #28]	; (81fa4 <vTaskPriorityInherit+0x78>)
   81f86:	4798      	blx	r3
   81f88:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   81f8a:	4b02      	ldr	r3, [pc, #8]	; (81f94 <vTaskPriorityInherit+0x68>)
   81f8c:	681b      	ldr	r3, [r3, #0]
   81f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81f90:	62c3      	str	r3, [r0, #44]	; 0x2c
   81f92:	bd38      	pop	{r3, r4, r5, pc}
   81f94:	20078b20 	.word	0x20078b20
   81f98:	20078a54 	.word	0x20078a54
   81f9c:	00080da1 	.word	0x00080da1
   81fa0:	20078a50 	.word	0x20078a50
   81fa4:	00080d41 	.word	0x00080d41

00081fa8 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   81fa8:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   81faa:	4604      	mov	r4, r0
   81fac:	b1d0      	cbz	r0, 81fe4 <vTaskPriorityDisinherit+0x3c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   81fae:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   81fb0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   81fb2:	429a      	cmp	r2, r3
   81fb4:	d016      	beq.n	81fe4 <vTaskPriorityDisinherit+0x3c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   81fb6:	1d05      	adds	r5, r0, #4
   81fb8:	4628      	mov	r0, r5
   81fba:	4b0b      	ldr	r3, [pc, #44]	; (81fe8 <vTaskPriorityDisinherit+0x40>)
   81fbc:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   81fbe:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
   81fc0:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   81fc2:	f1c3 020a 	rsb	r2, r3, #10
   81fc6:	8322      	strh	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   81fc8:	4a08      	ldr	r2, [pc, #32]	; (81fec <vTaskPriorityDisinherit+0x44>)
   81fca:	6812      	ldr	r2, [r2, #0]
   81fcc:	4293      	cmp	r3, r2
   81fce:	bf84      	itt	hi
   81fd0:	4a06      	ldrhi	r2, [pc, #24]	; (81fec <vTaskPriorityDisinherit+0x44>)
   81fd2:	6013      	strhi	r3, [r2, #0]
   81fd4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81fd8:	4805      	ldr	r0, [pc, #20]	; (81ff0 <vTaskPriorityDisinherit+0x48>)
   81fda:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81fde:	4629      	mov	r1, r5
   81fe0:	4b04      	ldr	r3, [pc, #16]	; (81ff4 <vTaskPriorityDisinherit+0x4c>)
   81fe2:	4798      	blx	r3
   81fe4:	bd38      	pop	{r3, r4, r5, pc}
   81fe6:	bf00      	nop
   81fe8:	00080da1 	.word	0x00080da1
   81fec:	20078a50 	.word	0x20078a50
   81ff0:	20078a54 	.word	0x20078a54
   81ff4:	00080d41 	.word	0x00080d41

00081ff8 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   81ff8:	b510      	push	{r4, lr}
   81ffa:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   81ffc:	8081      	strh	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   81ffe:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   82000:	4291      	cmp	r1, r2
   82002:	d80b      	bhi.n	8201c <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   82004:	1ad3      	subs	r3, r2, r3
   82006:	8b01      	ldrh	r1, [r0, #24]
   82008:	b29b      	uxth	r3, r3
   8200a:	4299      	cmp	r1, r3
   8200c:	d911      	bls.n	82032 <prvInsertTimerInActiveList+0x3a>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   8200e:	4b0b      	ldr	r3, [pc, #44]	; (8203c <prvInsertTimerInActiveList+0x44>)
   82010:	6818      	ldr	r0, [r3, #0]
   82012:	1d21      	adds	r1, r4, #4
   82014:	4b0a      	ldr	r3, [pc, #40]	; (82040 <prvInsertTimerInActiveList+0x48>)
   82016:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   82018:	2000      	movs	r0, #0
   8201a:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   8201c:	429a      	cmp	r2, r3
   8201e:	d201      	bcs.n	82024 <prvInsertTimerInActiveList+0x2c>
   82020:	4299      	cmp	r1, r3
   82022:	d208      	bcs.n	82036 <prvInsertTimerInActiveList+0x3e>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   82024:	4b07      	ldr	r3, [pc, #28]	; (82044 <prvInsertTimerInActiveList+0x4c>)
   82026:	6818      	ldr	r0, [r3, #0]
   82028:	1d21      	adds	r1, r4, #4
   8202a:	4b05      	ldr	r3, [pc, #20]	; (82040 <prvInsertTimerInActiveList+0x48>)
   8202c:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   8202e:	2000      	movs	r0, #0
   82030:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   82032:	2001      	movs	r0, #1
   82034:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   82036:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   82038:	bd10      	pop	{r4, pc}
   8203a:	bf00      	nop
   8203c:	20078b9c 	.word	0x20078b9c
   82040:	00080d5d 	.word	0x00080d5d
   82044:	20078b68 	.word	0x20078b68

00082048 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   82048:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   8204a:	4b0d      	ldr	r3, [pc, #52]	; (82080 <prvCheckForValidListAndQueue+0x38>)
   8204c:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   8204e:	4b0d      	ldr	r3, [pc, #52]	; (82084 <prvCheckForValidListAndQueue+0x3c>)
   82050:	681b      	ldr	r3, [r3, #0]
   82052:	b98b      	cbnz	r3, 82078 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   82054:	4d0c      	ldr	r5, [pc, #48]	; (82088 <prvCheckForValidListAndQueue+0x40>)
   82056:	4628      	mov	r0, r5
   82058:	4e0c      	ldr	r6, [pc, #48]	; (8208c <prvCheckForValidListAndQueue+0x44>)
   8205a:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   8205c:	4c0c      	ldr	r4, [pc, #48]	; (82090 <prvCheckForValidListAndQueue+0x48>)
   8205e:	4620      	mov	r0, r4
   82060:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   82062:	4b0c      	ldr	r3, [pc, #48]	; (82094 <prvCheckForValidListAndQueue+0x4c>)
   82064:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   82066:	4b0c      	ldr	r3, [pc, #48]	; (82098 <prvCheckForValidListAndQueue+0x50>)
   82068:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   8206a:	2005      	movs	r0, #5
   8206c:	210c      	movs	r1, #12
   8206e:	2200      	movs	r2, #0
   82070:	4b0a      	ldr	r3, [pc, #40]	; (8209c <prvCheckForValidListAndQueue+0x54>)
   82072:	4798      	blx	r3
   82074:	4b03      	ldr	r3, [pc, #12]	; (82084 <prvCheckForValidListAndQueue+0x3c>)
   82076:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   82078:	4b09      	ldr	r3, [pc, #36]	; (820a0 <prvCheckForValidListAndQueue+0x58>)
   8207a:	4798      	blx	r3
   8207c:	bd70      	pop	{r4, r5, r6, pc}
   8207e:	bf00      	nop
   82080:	00080e39 	.word	0x00080e39
   82084:	20078b98 	.word	0x20078b98
   82088:	20078b6c 	.word	0x20078b6c
   8208c:	00080d21 	.word	0x00080d21
   82090:	20078b80 	.word	0x20078b80
   82094:	20078b68 	.word	0x20078b68
   82098:	20078b9c 	.word	0x20078b9c
   8209c:	00081211 	.word	0x00081211
   820a0:	00080e59 	.word	0x00080e59

000820a4 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   820a4:	b510      	push	{r4, lr}
   820a6:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   820a8:	4b0b      	ldr	r3, [pc, #44]	; (820d8 <xTimerCreateTimerTask+0x34>)
   820aa:	4798      	blx	r3

	if( xTimerQueue != NULL )
   820ac:	4b0b      	ldr	r3, [pc, #44]	; (820dc <xTimerCreateTimerTask+0x38>)
   820ae:	681b      	ldr	r3, [r3, #0]
   820b0:	b163      	cbz	r3, 820cc <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   820b2:	2309      	movs	r3, #9
   820b4:	9300      	str	r3, [sp, #0]
   820b6:	2300      	movs	r3, #0
   820b8:	9301      	str	r3, [sp, #4]
   820ba:	9302      	str	r3, [sp, #8]
   820bc:	9303      	str	r3, [sp, #12]
   820be:	4808      	ldr	r0, [pc, #32]	; (820e0 <xTimerCreateTimerTask+0x3c>)
   820c0:	4908      	ldr	r1, [pc, #32]	; (820e4 <xTimerCreateTimerTask+0x40>)
   820c2:	f44f 7200 	mov.w	r2, #512	; 0x200
   820c6:	4c08      	ldr	r4, [pc, #32]	; (820e8 <xTimerCreateTimerTask+0x44>)
   820c8:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   820ca:	b918      	cbnz	r0, 820d4 <xTimerCreateTimerTask+0x30>
   820cc:	4b07      	ldr	r3, [pc, #28]	; (820ec <xTimerCreateTimerTask+0x48>)
   820ce:	4798      	blx	r3
   820d0:	bf00      	nop
   820d2:	e7fd      	b.n	820d0 <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   820d4:	b004      	add	sp, #16
   820d6:	bd10      	pop	{r4, pc}
   820d8:	00082049 	.word	0x00082049
   820dc:	20078b98 	.word	0x20078b98
   820e0:	00082205 	.word	0x00082205
   820e4:	00085c90 	.word	0x00085c90
   820e8:	0008168d 	.word	0x0008168d
   820ec:	00080e29 	.word	0x00080e29

000820f0 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   820f0:	b510      	push	{r4, lr}
   820f2:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   820f4:	4c10      	ldr	r4, [pc, #64]	; (82138 <xTimerGenericCommand+0x48>)
   820f6:	6824      	ldr	r4, [r4, #0]
   820f8:	b1d4      	cbz	r4, 82130 <xTimerGenericCommand+0x40>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   820fa:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   820fc:	f8ad 2008 	strh.w	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   82100:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   82102:	b973      	cbnz	r3, 82122 <xTimerGenericCommand+0x32>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   82104:	4b0d      	ldr	r3, [pc, #52]	; (8213c <xTimerGenericCommand+0x4c>)
   82106:	4798      	blx	r3
   82108:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   8210a:	4b0b      	ldr	r3, [pc, #44]	; (82138 <xTimerGenericCommand+0x48>)
   8210c:	6818      	ldr	r0, [r3, #0]
   8210e:	a901      	add	r1, sp, #4
   82110:	bf07      	ittee	eq
   82112:	f8bd 2018 	ldrheq.w	r2, [sp, #24]
   82116:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   82118:	2200      	movne	r2, #0
   8211a:	4613      	movne	r3, r2
   8211c:	4c08      	ldr	r4, [pc, #32]	; (82140 <xTimerGenericCommand+0x50>)
   8211e:	47a0      	blx	r4
   82120:	e007      	b.n	82132 <xTimerGenericCommand+0x42>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   82122:	4620      	mov	r0, r4
   82124:	a901      	add	r1, sp, #4
   82126:	461a      	mov	r2, r3
   82128:	2300      	movs	r3, #0
   8212a:	4c06      	ldr	r4, [pc, #24]	; (82144 <xTimerGenericCommand+0x54>)
   8212c:	47a0      	blx	r4
   8212e:	e000      	b.n	82132 <xTimerGenericCommand+0x42>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   82130:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   82132:	b004      	add	sp, #16
   82134:	bd10      	pop	{r4, pc}
   82136:	bf00      	nop
   82138:	20078b98 	.word	0x20078b98
   8213c:	00081f0d 	.word	0x00081f0d
   82140:	00081269 	.word	0x00081269
   82144:	000813f1 	.word	0x000813f1

00082148 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   82148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8214c:	b082      	sub	sp, #8
   8214e:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   82150:	4b24      	ldr	r3, [pc, #144]	; (821e4 <prvSampleTimeNow+0x9c>)
   82152:	4798      	blx	r3
   82154:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   82156:	4b24      	ldr	r3, [pc, #144]	; (821e8 <prvSampleTimeNow+0xa0>)
   82158:	881b      	ldrh	r3, [r3, #0]
   8215a:	4283      	cmp	r3, r0
   8215c:	d937      	bls.n	821ce <prvSampleTimeNow+0x86>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   8215e:	4e23      	ldr	r6, [pc, #140]	; (821ec <prvSampleTimeNow+0xa4>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   82160:	4f23      	ldr	r7, [pc, #140]	; (821f0 <prvSampleTimeNow+0xa8>)
   82162:	e027      	b.n	821b4 <prvSampleTimeNow+0x6c>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   82164:	68da      	ldr	r2, [r3, #12]
   82166:	f8b2 a000 	ldrh.w	sl, [r2]
   8216a:	fa1f fa8a 	uxth.w	sl, sl

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   8216e:	68db      	ldr	r3, [r3, #12]
   82170:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   82172:	1d25      	adds	r5, r4, #4
   82174:	4628      	mov	r0, r5
   82176:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   82178:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8217a:	4620      	mov	r0, r4
   8217c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   8217e:	69e3      	ldr	r3, [r4, #28]
   82180:	2b01      	cmp	r3, #1
   82182:	d117      	bne.n	821b4 <prvSampleTimeNow+0x6c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   82184:	8b23      	ldrh	r3, [r4, #24]
   82186:	4453      	add	r3, sl
   82188:	b29b      	uxth	r3, r3
			if( xReloadTime > xNextExpireTime )
   8218a:	4553      	cmp	r3, sl
   8218c:	d906      	bls.n	8219c <prvSampleTimeNow+0x54>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   8218e:	80a3      	strh	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   82190:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   82192:	6830      	ldr	r0, [r6, #0]
   82194:	4629      	mov	r1, r5
   82196:	4b17      	ldr	r3, [pc, #92]	; (821f4 <prvSampleTimeNow+0xac>)
   82198:	4798      	blx	r3
   8219a:	e00b      	b.n	821b4 <prvSampleTimeNow+0x6c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   8219c:	2300      	movs	r3, #0
   8219e:	9300      	str	r3, [sp, #0]
   821a0:	4620      	mov	r0, r4
   821a2:	4619      	mov	r1, r3
   821a4:	4652      	mov	r2, sl
   821a6:	4c14      	ldr	r4, [pc, #80]	; (821f8 <prvSampleTimeNow+0xb0>)
   821a8:	47a0      	blx	r4
				configASSERT( xResult );
   821aa:	b918      	cbnz	r0, 821b4 <prvSampleTimeNow+0x6c>
   821ac:	4b13      	ldr	r3, [pc, #76]	; (821fc <prvSampleTimeNow+0xb4>)
   821ae:	4798      	blx	r3
   821b0:	bf00      	nop
   821b2:	e7fd      	b.n	821b0 <prvSampleTimeNow+0x68>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   821b4:	6833      	ldr	r3, [r6, #0]
   821b6:	681a      	ldr	r2, [r3, #0]
   821b8:	2a00      	cmp	r2, #0
   821ba:	d1d3      	bne.n	82164 <prvSampleTimeNow+0x1c>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   821bc:	4a10      	ldr	r2, [pc, #64]	; (82200 <prvSampleTimeNow+0xb8>)
   821be:	6811      	ldr	r1, [r2, #0]
   821c0:	480a      	ldr	r0, [pc, #40]	; (821ec <prvSampleTimeNow+0xa4>)
   821c2:	6001      	str	r1, [r0, #0]
	pxOverflowTimerList = pxTemp;
   821c4:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   821c6:	2301      	movs	r3, #1
   821c8:	f8c9 3000 	str.w	r3, [r9]
   821cc:	e002      	b.n	821d4 <prvSampleTimeNow+0x8c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   821ce:	2300      	movs	r3, #0
   821d0:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   821d4:	4b04      	ldr	r3, [pc, #16]	; (821e8 <prvSampleTimeNow+0xa0>)
   821d6:	f8a3 8000 	strh.w	r8, [r3]

	return xTimeNow;
}
   821da:	4640      	mov	r0, r8
   821dc:	b002      	add	sp, #8
   821de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   821e2:	bf00      	nop
   821e4:	00081911 	.word	0x00081911
   821e8:	20078b94 	.word	0x20078b94
   821ec:	20078b68 	.word	0x20078b68
   821f0:	00080da1 	.word	0x00080da1
   821f4:	00080d5d 	.word	0x00080d5d
   821f8:	000820f1 	.word	0x000820f1
   821fc:	00080e29 	.word	0x00080e29
   82200:	20078b9c 	.word	0x20078b9c

00082204 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   82204:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   82208:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   8220a:	4d51      	ldr	r5, [pc, #324]	; (82350 <prvTimerTask+0x14c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   8220c:	f8df 8170 	ldr.w	r8, [pc, #368]	; 82380 <prvTimerTask+0x17c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   82210:	4b50      	ldr	r3, [pc, #320]	; (82354 <prvTimerTask+0x150>)
   82212:	681b      	ldr	r3, [r3, #0]
   82214:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   82216:	2a00      	cmp	r2, #0
   82218:	f000 8090 	beq.w	8233c <prvTimerTask+0x138>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   8221c:	68db      	ldr	r3, [r3, #12]
   8221e:	881e      	ldrh	r6, [r3, #0]
   82220:	b2b6      	uxth	r6, r6
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   82222:	4b4d      	ldr	r3, [pc, #308]	; (82358 <prvTimerTask+0x154>)
   82224:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   82226:	a803      	add	r0, sp, #12
   82228:	4b4c      	ldr	r3, [pc, #304]	; (8235c <prvTimerTask+0x158>)
   8222a:	4798      	blx	r3
   8222c:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   8222e:	9b03      	ldr	r3, [sp, #12]
   82230:	2b00      	cmp	r3, #0
   82232:	d132      	bne.n	8229a <prvTimerTask+0x96>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   82234:	4286      	cmp	r6, r0
   82236:	d825      	bhi.n	82284 <prvTimerTask+0x80>
			{
				xTaskResumeAll();
   82238:	4b49      	ldr	r3, [pc, #292]	; (82360 <prvTimerTask+0x15c>)
   8223a:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   8223c:	4b45      	ldr	r3, [pc, #276]	; (82354 <prvTimerTask+0x150>)
   8223e:	681b      	ldr	r3, [r3, #0]
   82240:	68db      	ldr	r3, [r3, #12]
   82242:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   82244:	1d20      	adds	r0, r4, #4
   82246:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   82248:	69e3      	ldr	r3, [r4, #28]
   8224a:	2b01      	cmp	r3, #1
   8224c:	d115      	bne.n	8227a <prvTimerTask+0x76>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   8224e:	8b21      	ldrh	r1, [r4, #24]
   82250:	4431      	add	r1, r6
   82252:	4620      	mov	r0, r4
   82254:	b289      	uxth	r1, r1
   82256:	463a      	mov	r2, r7
   82258:	4633      	mov	r3, r6
   8225a:	4f42      	ldr	r7, [pc, #264]	; (82364 <prvTimerTask+0x160>)
   8225c:	47b8      	blx	r7
   8225e:	2801      	cmp	r0, #1
   82260:	d10b      	bne.n	8227a <prvTimerTask+0x76>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   82262:	2300      	movs	r3, #0
   82264:	9300      	str	r3, [sp, #0]
   82266:	4620      	mov	r0, r4
   82268:	4619      	mov	r1, r3
   8226a:	4632      	mov	r2, r6
   8226c:	4e3e      	ldr	r6, [pc, #248]	; (82368 <prvTimerTask+0x164>)
   8226e:	47b0      	blx	r6
			configASSERT( xResult );
   82270:	b918      	cbnz	r0, 8227a <prvTimerTask+0x76>
   82272:	4b3e      	ldr	r3, [pc, #248]	; (8236c <prvTimerTask+0x168>)
   82274:	4798      	blx	r3
   82276:	bf00      	nop
   82278:	e7fd      	b.n	82276 <prvTimerTask+0x72>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   8227a:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8227c:	4620      	mov	r0, r4
   8227e:	4798      	blx	r3
   82280:	e00d      	b.n	8229e <prvTimerTask+0x9a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   82282:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   82284:	1bf1      	subs	r1, r6, r7
   82286:	6828      	ldr	r0, [r5, #0]
   82288:	b289      	uxth	r1, r1
   8228a:	4b39      	ldr	r3, [pc, #228]	; (82370 <prvTimerTask+0x16c>)
   8228c:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   8228e:	4b34      	ldr	r3, [pc, #208]	; (82360 <prvTimerTask+0x15c>)
   82290:	4798      	blx	r3
   82292:	b920      	cbnz	r0, 8229e <prvTimerTask+0x9a>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   82294:	4b37      	ldr	r3, [pc, #220]	; (82374 <prvTimerTask+0x170>)
   82296:	4798      	blx	r3
   82298:	e001      	b.n	8229e <prvTimerTask+0x9a>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   8229a:	4b31      	ldr	r3, [pc, #196]	; (82360 <prvTimerTask+0x15c>)
   8229c:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   8229e:	a802      	add	r0, sp, #8
   822a0:	4b2e      	ldr	r3, [pc, #184]	; (8235c <prvTimerTask+0x158>)
   822a2:	4798      	blx	r3
   822a4:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   822a6:	4e34      	ldr	r6, [pc, #208]	; (82378 <prvTimerTask+0x174>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   822a8:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 82364 <prvTimerTask+0x160>
   822ac:	e03e      	b.n	8232c <prvTimerTask+0x128>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   822ae:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   822b0:	b11c      	cbz	r4, 822ba <prvTimerTask+0xb6>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   822b2:	6961      	ldr	r1, [r4, #20]
   822b4:	b109      	cbz	r1, 822ba <prvTimerTask+0xb6>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   822b6:	1d20      	adds	r0, r4, #4
   822b8:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   822ba:	9903      	ldr	r1, [sp, #12]
   822bc:	2902      	cmp	r1, #2
   822be:	d023      	beq.n	82308 <prvTimerTask+0x104>
   822c0:	2903      	cmp	r1, #3
   822c2:	d030      	beq.n	82326 <prvTimerTask+0x122>
   822c4:	2900      	cmp	r1, #0
   822c6:	d131      	bne.n	8232c <prvTimerTask+0x128>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   822c8:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   822cc:	8b21      	ldrh	r1, [r4, #24]
   822ce:	4419      	add	r1, r3
   822d0:	4620      	mov	r0, r4
   822d2:	b289      	uxth	r1, r1
   822d4:	463a      	mov	r2, r7
   822d6:	47c8      	blx	r9
   822d8:	2801      	cmp	r0, #1
   822da:	d127      	bne.n	8232c <prvTimerTask+0x128>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   822dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
   822de:	4620      	mov	r0, r4
   822e0:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   822e2:	69e3      	ldr	r3, [r4, #28]
   822e4:	2b01      	cmp	r3, #1
   822e6:	d121      	bne.n	8232c <prvTimerTask+0x128>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   822e8:	8b22      	ldrh	r2, [r4, #24]
   822ea:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   822ee:	441a      	add	r2, r3
   822f0:	2300      	movs	r3, #0
   822f2:	9300      	str	r3, [sp, #0]
   822f4:	4620      	mov	r0, r4
   822f6:	4619      	mov	r1, r3
   822f8:	b292      	uxth	r2, r2
   822fa:	4c1b      	ldr	r4, [pc, #108]	; (82368 <prvTimerTask+0x164>)
   822fc:	47a0      	blx	r4
						configASSERT( xResult );
   822fe:	b9a8      	cbnz	r0, 8232c <prvTimerTask+0x128>
   82300:	4b1a      	ldr	r3, [pc, #104]	; (8236c <prvTimerTask+0x168>)
   82302:	4798      	blx	r3
   82304:	bf00      	nop
   82306:	e7fd      	b.n	82304 <prvTimerTask+0x100>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   82308:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   8230c:	8323      	strh	r3, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   8230e:	b91b      	cbnz	r3, 82318 <prvTimerTask+0x114>
   82310:	4b16      	ldr	r3, [pc, #88]	; (8236c <prvTimerTask+0x168>)
   82312:	4798      	blx	r3
   82314:	bf00      	nop
   82316:	e7fd      	b.n	82314 <prvTimerTask+0x110>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   82318:	18f9      	adds	r1, r7, r3
   8231a:	4620      	mov	r0, r4
   8231c:	b289      	uxth	r1, r1
   8231e:	463a      	mov	r2, r7
   82320:	463b      	mov	r3, r7
   82322:	47c8      	blx	r9
   82324:	e002      	b.n	8232c <prvTimerTask+0x128>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   82326:	4620      	mov	r0, r4
   82328:	4b14      	ldr	r3, [pc, #80]	; (8237c <prvTimerTask+0x178>)
   8232a:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   8232c:	6828      	ldr	r0, [r5, #0]
   8232e:	a903      	add	r1, sp, #12
   82330:	2200      	movs	r2, #0
   82332:	4613      	mov	r3, r2
   82334:	47b0      	blx	r6
   82336:	2800      	cmp	r0, #0
   82338:	d1b9      	bne.n	822ae <prvTimerTask+0xaa>
   8233a:	e769      	b.n	82210 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   8233c:	4b06      	ldr	r3, [pc, #24]	; (82358 <prvTimerTask+0x154>)
   8233e:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   82340:	a803      	add	r0, sp, #12
   82342:	4b06      	ldr	r3, [pc, #24]	; (8235c <prvTimerTask+0x158>)
   82344:	4798      	blx	r3
   82346:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   82348:	9b03      	ldr	r3, [sp, #12]
   8234a:	2b00      	cmp	r3, #0
   8234c:	d099      	beq.n	82282 <prvTimerTask+0x7e>
   8234e:	e7a4      	b.n	8229a <prvTimerTask+0x96>
   82350:	20078b98 	.word	0x20078b98
   82354:	20078b68 	.word	0x20078b68
   82358:	00081901 	.word	0x00081901
   8235c:	00082149 	.word	0x00082149
   82360:	00081a5d 	.word	0x00081a5d
   82364:	00081ff9 	.word	0x00081ff9
   82368:	000820f1 	.word	0x000820f1
   8236c:	00080e29 	.word	0x00080e29
   82370:	000815e5 	.word	0x000815e5
   82374:	00080e19 	.word	0x00080e19
   82378:	00081481 	.word	0x00081481
   8237c:	00081049 	.word	0x00081049
   82380:	00080da1 	.word	0x00080da1

00082384 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   82384:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   82386:	480e      	ldr	r0, [pc, #56]	; (823c0 <sysclk_init+0x3c>)
   82388:	4b0e      	ldr	r3, [pc, #56]	; (823c4 <sysclk_init+0x40>)
   8238a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   8238c:	2000      	movs	r0, #0
   8238e:	213e      	movs	r1, #62	; 0x3e
   82390:	4b0d      	ldr	r3, [pc, #52]	; (823c8 <sysclk_init+0x44>)
   82392:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   82394:	4c0d      	ldr	r4, [pc, #52]	; (823cc <sysclk_init+0x48>)
   82396:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   82398:	2800      	cmp	r0, #0
   8239a:	d0fc      	beq.n	82396 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   8239c:	4b0c      	ldr	r3, [pc, #48]	; (823d0 <sysclk_init+0x4c>)
   8239e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   823a0:	4a0c      	ldr	r2, [pc, #48]	; (823d4 <sysclk_init+0x50>)
   823a2:	4b0d      	ldr	r3, [pc, #52]	; (823d8 <sysclk_init+0x54>)
   823a4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   823a6:	4c0d      	ldr	r4, [pc, #52]	; (823dc <sysclk_init+0x58>)
   823a8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   823aa:	2800      	cmp	r0, #0
   823ac:	d0fc      	beq.n	823a8 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   823ae:	2010      	movs	r0, #16
   823b0:	4b0b      	ldr	r3, [pc, #44]	; (823e0 <sysclk_init+0x5c>)
   823b2:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   823b4:	4b0b      	ldr	r3, [pc, #44]	; (823e4 <sysclk_init+0x60>)
   823b6:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   823b8:	4801      	ldr	r0, [pc, #4]	; (823c0 <sysclk_init+0x3c>)
   823ba:	4b02      	ldr	r3, [pc, #8]	; (823c4 <sysclk_init+0x40>)
   823bc:	4798      	blx	r3
   823be:	bd10      	pop	{r4, pc}
   823c0:	0501bd00 	.word	0x0501bd00
   823c4:	200700a5 	.word	0x200700a5
   823c8:	000827f1 	.word	0x000827f1
   823cc:	00082845 	.word	0x00082845
   823d0:	00082855 	.word	0x00082855
   823d4:	200d3f01 	.word	0x200d3f01
   823d8:	400e0600 	.word	0x400e0600
   823dc:	00082865 	.word	0x00082865
   823e0:	0008278d 	.word	0x0008278d
   823e4:	00082981 	.word	0x00082981

000823e8 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   823e8:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   823ea:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   823ee:	4b13      	ldr	r3, [pc, #76]	; (8243c <board_init+0x54>)
   823f0:	605a      	str	r2, [r3, #4]
   823f2:	200b      	movs	r0, #11
   823f4:	4c12      	ldr	r4, [pc, #72]	; (82440 <board_init+0x58>)
   823f6:	47a0      	blx	r4
   823f8:	200c      	movs	r0, #12
   823fa:	47a0      	blx	r4
   823fc:	200d      	movs	r0, #13
   823fe:	47a0      	blx	r4
   82400:	200e      	movs	r0, #14
   82402:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   82404:	203b      	movs	r0, #59	; 0x3b
   82406:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8240a:	4c0e      	ldr	r4, [pc, #56]	; (82444 <board_init+0x5c>)
   8240c:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   8240e:	2055      	movs	r0, #85	; 0x55
   82410:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82414:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   82416:	2056      	movs	r0, #86	; 0x56
   82418:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8241c:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   8241e:	2068      	movs	r0, #104	; 0x68
   82420:	4909      	ldr	r1, [pc, #36]	; (82448 <board_init+0x60>)
   82422:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   82424:	205c      	movs	r0, #92	; 0x5c
   82426:	4909      	ldr	r1, [pc, #36]	; (8244c <board_init+0x64>)
   82428:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   8242a:	4809      	ldr	r0, [pc, #36]	; (82450 <board_init+0x68>)
   8242c:	f44f 7140 	mov.w	r1, #768	; 0x300
   82430:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   82434:	4b07      	ldr	r3, [pc, #28]	; (82454 <board_init+0x6c>)
   82436:	4798      	blx	r3
   82438:	bd10      	pop	{r4, pc}
   8243a:	bf00      	nop
   8243c:	400e1a50 	.word	0x400e1a50
   82440:	00082875 	.word	0x00082875
   82444:	00082535 	.word	0x00082535
   82448:	28000079 	.word	0x28000079
   8244c:	28000001 	.word	0x28000001
   82450:	400e0e00 	.word	0x400e0e00
   82454:	00082609 	.word	0x00082609

00082458 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   82458:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   8245a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   8245e:	d016      	beq.n	8248e <pio_set_peripheral+0x36>
   82460:	d804      	bhi.n	8246c <pio_set_peripheral+0x14>
   82462:	b1c1      	cbz	r1, 82496 <pio_set_peripheral+0x3e>
   82464:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   82468:	d00a      	beq.n	82480 <pio_set_peripheral+0x28>
   8246a:	e013      	b.n	82494 <pio_set_peripheral+0x3c>
   8246c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   82470:	d011      	beq.n	82496 <pio_set_peripheral+0x3e>
   82472:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   82476:	d00e      	beq.n	82496 <pio_set_peripheral+0x3e>
   82478:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   8247c:	d10a      	bne.n	82494 <pio_set_peripheral+0x3c>
   8247e:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   82480:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   82482:	6f01      	ldr	r1, [r0, #112]	; 0x70
   82484:	400b      	ands	r3, r1
   82486:	ea23 0302 	bic.w	r3, r3, r2
   8248a:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   8248c:	e002      	b.n	82494 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   8248e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   82490:	4313      	orrs	r3, r2
   82492:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   82494:	6042      	str	r2, [r0, #4]
   82496:	4770      	bx	lr

00082498 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   82498:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8249a:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   8249e:	bf14      	ite	ne
   824a0:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   824a2:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   824a4:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   824a8:	bf14      	ite	ne
   824aa:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   824ac:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   824ae:	f012 0f02 	tst.w	r2, #2
   824b2:	d002      	beq.n	824ba <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   824b4:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   824b8:	e004      	b.n	824c4 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   824ba:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   824be:	bf18      	it	ne
   824c0:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   824c4:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   824c6:	6001      	str	r1, [r0, #0]
   824c8:	4770      	bx	lr
   824ca:	bf00      	nop

000824cc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   824cc:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   824ce:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   824d0:	9c01      	ldr	r4, [sp, #4]
   824d2:	b10c      	cbz	r4, 824d8 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   824d4:	6641      	str	r1, [r0, #100]	; 0x64
   824d6:	e000      	b.n	824da <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   824d8:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   824da:	b10b      	cbz	r3, 824e0 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   824dc:	6501      	str	r1, [r0, #80]	; 0x50
   824de:	e000      	b.n	824e2 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   824e0:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   824e2:	b10a      	cbz	r2, 824e8 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   824e4:	6301      	str	r1, [r0, #48]	; 0x30
   824e6:	e000      	b.n	824ea <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   824e8:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   824ea:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   824ec:	6001      	str	r1, [r0, #0]
}
   824ee:	f85d 4b04 	ldr.w	r4, [sp], #4
   824f2:	4770      	bx	lr

000824f4 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
   824f4:	f012 0f10 	tst.w	r2, #16
   824f8:	d010      	beq.n	8251c <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
   824fa:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
   824fe:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
   82502:	bf14      	ite	ne
   82504:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
   82508:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
   8250c:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
   82510:	bf14      	ite	ne
   82512:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
   82516:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   8251a:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
   8251c:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   82520:	4770      	bx	lr
   82522:	bf00      	nop

00082524 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
   82524:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
   82526:	6401      	str	r1, [r0, #64]	; 0x40
   82528:	4770      	bx	lr
   8252a:	bf00      	nop

0008252c <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   8252c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   8252e:	4770      	bx	lr

00082530 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   82530:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   82532:	4770      	bx	lr

00082534 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   82534:	b570      	push	{r4, r5, r6, lr}
   82536:	b082      	sub	sp, #8
   82538:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   8253a:	0944      	lsrs	r4, r0, #5
   8253c:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   82540:	f204 7407 	addw	r4, r4, #1799	; 0x707
   82544:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   82546:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   8254a:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   8254e:	d030      	beq.n	825b2 <pio_configure_pin+0x7e>
   82550:	d806      	bhi.n	82560 <pio_configure_pin+0x2c>
   82552:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   82556:	d00a      	beq.n	8256e <pio_configure_pin+0x3a>
   82558:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   8255c:	d018      	beq.n	82590 <pio_configure_pin+0x5c>
   8255e:	e049      	b.n	825f4 <pio_configure_pin+0xc0>
   82560:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   82564:	d030      	beq.n	825c8 <pio_configure_pin+0x94>
   82566:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8256a:	d02d      	beq.n	825c8 <pio_configure_pin+0x94>
   8256c:	e042      	b.n	825f4 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   8256e:	f000 001f 	and.w	r0, r0, #31
   82572:	2401      	movs	r4, #1
   82574:	4084      	lsls	r4, r0
   82576:	4630      	mov	r0, r6
   82578:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8257c:	4622      	mov	r2, r4
   8257e:	4b1f      	ldr	r3, [pc, #124]	; (825fc <pio_configure_pin+0xc8>)
   82580:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82582:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82586:	bf14      	ite	ne
   82588:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8258a:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8258c:	2001      	movs	r0, #1
   8258e:	e032      	b.n	825f6 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   82590:	f000 001f 	and.w	r0, r0, #31
   82594:	2401      	movs	r4, #1
   82596:	4084      	lsls	r4, r0
   82598:	4630      	mov	r0, r6
   8259a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8259e:	4622      	mov	r2, r4
   825a0:	4b16      	ldr	r3, [pc, #88]	; (825fc <pio_configure_pin+0xc8>)
   825a2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   825a4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   825a8:	bf14      	ite	ne
   825aa:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   825ac:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   825ae:	2001      	movs	r0, #1
   825b0:	e021      	b.n	825f6 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   825b2:	f000 011f 	and.w	r1, r0, #31
   825b6:	2401      	movs	r4, #1
   825b8:	4630      	mov	r0, r6
   825ba:	fa04 f101 	lsl.w	r1, r4, r1
   825be:	462a      	mov	r2, r5
   825c0:	4b0f      	ldr	r3, [pc, #60]	; (82600 <pio_configure_pin+0xcc>)
   825c2:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   825c4:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   825c6:	e016      	b.n	825f6 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   825c8:	f000 011f 	and.w	r1, r0, #31
   825cc:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   825ce:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   825d2:	ea05 0304 	and.w	r3, r5, r4
   825d6:	9300      	str	r3, [sp, #0]
   825d8:	4630      	mov	r0, r6
   825da:	fa04 f101 	lsl.w	r1, r4, r1
   825de:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   825e2:	bf14      	ite	ne
   825e4:	2200      	movne	r2, #0
   825e6:	2201      	moveq	r2, #1
   825e8:	f3c5 0380 	ubfx	r3, r5, #2, #1
   825ec:	4d05      	ldr	r5, [pc, #20]	; (82604 <pio_configure_pin+0xd0>)
   825ee:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   825f0:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   825f2:	e000      	b.n	825f6 <pio_configure_pin+0xc2>

	default:
		return 0;
   825f4:	2000      	movs	r0, #0
	}

	return 1;
}
   825f6:	b002      	add	sp, #8
   825f8:	bd70      	pop	{r4, r5, r6, pc}
   825fa:	bf00      	nop
   825fc:	00082459 	.word	0x00082459
   82600:	00082499 	.word	0x00082499
   82604:	000824cd 	.word	0x000824cd

00082608 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   82608:	b5f0      	push	{r4, r5, r6, r7, lr}
   8260a:	b083      	sub	sp, #12
   8260c:	4607      	mov	r7, r0
   8260e:	460e      	mov	r6, r1
   82610:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   82612:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   82616:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   8261a:	d026      	beq.n	8266a <pio_configure_pin_group+0x62>
   8261c:	d806      	bhi.n	8262c <pio_configure_pin_group+0x24>
   8261e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   82622:	d00a      	beq.n	8263a <pio_configure_pin_group+0x32>
   82624:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   82628:	d013      	beq.n	82652 <pio_configure_pin_group+0x4a>
   8262a:	e034      	b.n	82696 <pio_configure_pin_group+0x8e>
   8262c:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   82630:	d01f      	beq.n	82672 <pio_configure_pin_group+0x6a>
   82632:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   82636:	d01c      	beq.n	82672 <pio_configure_pin_group+0x6a>
   82638:	e02d      	b.n	82696 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8263a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8263e:	4632      	mov	r2, r6
   82640:	4b16      	ldr	r3, [pc, #88]	; (8269c <pio_configure_pin_group+0x94>)
   82642:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82644:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82648:	bf14      	ite	ne
   8264a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8264c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8264e:	2001      	movs	r0, #1
   82650:	e022      	b.n	82698 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   82652:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82656:	4632      	mov	r2, r6
   82658:	4b10      	ldr	r3, [pc, #64]	; (8269c <pio_configure_pin_group+0x94>)
   8265a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8265c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82660:	bf14      	ite	ne
   82662:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82664:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82666:	2001      	movs	r0, #1
   82668:	e016      	b.n	82698 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   8266a:	4b0d      	ldr	r3, [pc, #52]	; (826a0 <pio_configure_pin_group+0x98>)
   8266c:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   8266e:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   82670:	e012      	b.n	82698 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   82672:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   82676:	f005 0301 	and.w	r3, r5, #1
   8267a:	9300      	str	r3, [sp, #0]
   8267c:	4638      	mov	r0, r7
   8267e:	4631      	mov	r1, r6
   82680:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   82684:	bf14      	ite	ne
   82686:	2200      	movne	r2, #0
   82688:	2201      	moveq	r2, #1
   8268a:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8268e:	4c05      	ldr	r4, [pc, #20]	; (826a4 <pio_configure_pin_group+0x9c>)
   82690:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   82692:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   82694:	e000      	b.n	82698 <pio_configure_pin_group+0x90>

	default:
		return 0;
   82696:	2000      	movs	r0, #0
	}

	return 1;
}
   82698:	b003      	add	sp, #12
   8269a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8269c:	00082459 	.word	0x00082459
   826a0:	00082499 	.word	0x00082499
   826a4:	000824cd 	.word	0x000824cd

000826a8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   826a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   826ac:	4604      	mov	r4, r0
   826ae:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   826b0:	4b10      	ldr	r3, [pc, #64]	; (826f4 <pio_handler_process+0x4c>)
   826b2:	4798      	blx	r3
   826b4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   826b6:	4620      	mov	r0, r4
   826b8:	4b0f      	ldr	r3, [pc, #60]	; (826f8 <pio_handler_process+0x50>)
   826ba:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   826bc:	4005      	ands	r5, r0
   826be:	d017      	beq.n	826f0 <pio_handler_process+0x48>
   826c0:	4f0e      	ldr	r7, [pc, #56]	; (826fc <pio_handler_process+0x54>)
   826c2:	f107 040c 	add.w	r4, r7, #12
   826c6:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   826c8:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   826cc:	42b3      	cmp	r3, r6
   826ce:	d10a      	bne.n	826e6 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   826d0:	f854 1c08 	ldr.w	r1, [r4, #-8]
   826d4:	4229      	tst	r1, r5
   826d6:	d006      	beq.n	826e6 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   826d8:	6823      	ldr	r3, [r4, #0]
   826da:	4630      	mov	r0, r6
   826dc:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   826de:	f854 3c08 	ldr.w	r3, [r4, #-8]
   826e2:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   826e6:	42bc      	cmp	r4, r7
   826e8:	d002      	beq.n	826f0 <pio_handler_process+0x48>
   826ea:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   826ec:	2d00      	cmp	r5, #0
   826ee:	d1eb      	bne.n	826c8 <pio_handler_process+0x20>
   826f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   826f4:	0008252d 	.word	0x0008252d
   826f8:	00082531 	.word	0x00082531
   826fc:	20078ba4 	.word	0x20078ba4

00082700 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   82700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   82702:	4c0b      	ldr	r4, [pc, #44]	; (82730 <pio_handler_set+0x30>)
   82704:	6824      	ldr	r4, [r4, #0]
   82706:	2c06      	cmp	r4, #6
   82708:	d810      	bhi.n	8272c <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
   8270a:	4f0a      	ldr	r7, [pc, #40]	; (82734 <pio_handler_set+0x34>)
   8270c:	0126      	lsls	r6, r4, #4
   8270e:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
   82710:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
   82712:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
   82714:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
   82716:	9906      	ldr	r1, [sp, #24]
   82718:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
   8271a:	3401      	adds	r4, #1
   8271c:	4904      	ldr	r1, [pc, #16]	; (82730 <pio_handler_set+0x30>)
   8271e:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   82720:	4611      	mov	r1, r2
   82722:	461a      	mov	r2, r3
   82724:	4b04      	ldr	r3, [pc, #16]	; (82738 <pio_handler_set+0x38>)
   82726:	4798      	blx	r3

	return 0;
   82728:	2000      	movs	r0, #0
   8272a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
   8272c:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
   8272e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82730:	20078ba0 	.word	0x20078ba0
   82734:	20078ba4 	.word	0x20078ba4
   82738:	000824f5 	.word	0x000824f5

0008273c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   8273c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   8273e:	4802      	ldr	r0, [pc, #8]	; (82748 <PIOA_Handler+0xc>)
   82740:	210b      	movs	r1, #11
   82742:	4b02      	ldr	r3, [pc, #8]	; (8274c <PIOA_Handler+0x10>)
   82744:	4798      	blx	r3
   82746:	bd08      	pop	{r3, pc}
   82748:	400e0e00 	.word	0x400e0e00
   8274c:	000826a9 	.word	0x000826a9

00082750 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   82750:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   82752:	4802      	ldr	r0, [pc, #8]	; (8275c <PIOB_Handler+0xc>)
   82754:	210c      	movs	r1, #12
   82756:	4b02      	ldr	r3, [pc, #8]	; (82760 <PIOB_Handler+0x10>)
   82758:	4798      	blx	r3
   8275a:	bd08      	pop	{r3, pc}
   8275c:	400e1000 	.word	0x400e1000
   82760:	000826a9 	.word	0x000826a9

00082764 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   82764:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   82766:	4802      	ldr	r0, [pc, #8]	; (82770 <PIOC_Handler+0xc>)
   82768:	210d      	movs	r1, #13
   8276a:	4b02      	ldr	r3, [pc, #8]	; (82774 <PIOC_Handler+0x10>)
   8276c:	4798      	blx	r3
   8276e:	bd08      	pop	{r3, pc}
   82770:	400e1200 	.word	0x400e1200
   82774:	000826a9 	.word	0x000826a9

00082778 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   82778:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   8277a:	4802      	ldr	r0, [pc, #8]	; (82784 <PIOD_Handler+0xc>)
   8277c:	210e      	movs	r1, #14
   8277e:	4b02      	ldr	r3, [pc, #8]	; (82788 <PIOD_Handler+0x10>)
   82780:	4798      	blx	r3
   82782:	bd08      	pop	{r3, pc}
   82784:	400e1400 	.word	0x400e1400
   82788:	000826a9 	.word	0x000826a9

0008278c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   8278c:	4b17      	ldr	r3, [pc, #92]	; (827ec <pmc_switch_mck_to_pllack+0x60>)
   8278e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   82790:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   82794:	4310      	orrs	r0, r2
   82796:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82798:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8279a:	f013 0f08 	tst.w	r3, #8
   8279e:	d109      	bne.n	827b4 <pmc_switch_mck_to_pllack+0x28>
   827a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
   827a4:	4911      	ldr	r1, [pc, #68]	; (827ec <pmc_switch_mck_to_pllack+0x60>)
   827a6:	e001      	b.n	827ac <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   827a8:	3b01      	subs	r3, #1
   827aa:	d019      	beq.n	827e0 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   827ac:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   827ae:	f012 0f08 	tst.w	r2, #8
   827b2:	d0f9      	beq.n	827a8 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   827b4:	4b0d      	ldr	r3, [pc, #52]	; (827ec <pmc_switch_mck_to_pllack+0x60>)
   827b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   827b8:	f022 0203 	bic.w	r2, r2, #3
   827bc:	f042 0202 	orr.w	r2, r2, #2
   827c0:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   827c2:	6e98      	ldr	r0, [r3, #104]	; 0x68
   827c4:	f010 0008 	ands.w	r0, r0, #8
   827c8:	d10c      	bne.n	827e4 <pmc_switch_mck_to_pllack+0x58>
   827ca:	f44f 6300 	mov.w	r3, #2048	; 0x800
   827ce:	4907      	ldr	r1, [pc, #28]	; (827ec <pmc_switch_mck_to_pllack+0x60>)
   827d0:	e001      	b.n	827d6 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   827d2:	3b01      	subs	r3, #1
   827d4:	d008      	beq.n	827e8 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   827d6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   827d8:	f012 0f08 	tst.w	r2, #8
   827dc:	d0f9      	beq.n	827d2 <pmc_switch_mck_to_pllack+0x46>
   827de:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   827e0:	2001      	movs	r0, #1
   827e2:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   827e4:	2000      	movs	r0, #0
   827e6:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   827e8:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   827ea:	4770      	bx	lr
   827ec:	400e0600 	.word	0x400e0600

000827f0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   827f0:	b138      	cbz	r0, 82802 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   827f2:	4911      	ldr	r1, [pc, #68]	; (82838 <pmc_switch_mainck_to_xtal+0x48>)
   827f4:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   827f6:	4a11      	ldr	r2, [pc, #68]	; (8283c <pmc_switch_mainck_to_xtal+0x4c>)
   827f8:	401a      	ands	r2, r3
   827fa:	4b11      	ldr	r3, [pc, #68]	; (82840 <pmc_switch_mainck_to_xtal+0x50>)
   827fc:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   827fe:	620b      	str	r3, [r1, #32]
   82800:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   82802:	4a0d      	ldr	r2, [pc, #52]	; (82838 <pmc_switch_mainck_to_xtal+0x48>)
   82804:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   82806:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   8280a:	f023 0303 	bic.w	r3, r3, #3
   8280e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   82812:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   82816:	0209      	lsls	r1, r1, #8
   82818:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8281a:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8281c:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   8281e:	6e93      	ldr	r3, [r2, #104]	; 0x68
   82820:	f013 0f01 	tst.w	r3, #1
   82824:	d0fb      	beq.n	8281e <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   82826:	4a04      	ldr	r2, [pc, #16]	; (82838 <pmc_switch_mainck_to_xtal+0x48>)
   82828:	6a13      	ldr	r3, [r2, #32]
   8282a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   8282e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   82832:	6213      	str	r3, [r2, #32]
   82834:	4770      	bx	lr
   82836:	bf00      	nop
   82838:	400e0600 	.word	0x400e0600
   8283c:	fec8fffc 	.word	0xfec8fffc
   82840:	01370002 	.word	0x01370002

00082844 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   82844:	4b02      	ldr	r3, [pc, #8]	; (82850 <pmc_osc_is_ready_mainck+0xc>)
   82846:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82848:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   8284c:	4770      	bx	lr
   8284e:	bf00      	nop
   82850:	400e0600 	.word	0x400e0600

00082854 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   82854:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   82858:	4b01      	ldr	r3, [pc, #4]	; (82860 <pmc_disable_pllack+0xc>)
   8285a:	629a      	str	r2, [r3, #40]	; 0x28
   8285c:	4770      	bx	lr
   8285e:	bf00      	nop
   82860:	400e0600 	.word	0x400e0600

00082864 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   82864:	4b02      	ldr	r3, [pc, #8]	; (82870 <pmc_is_locked_pllack+0xc>)
   82866:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82868:	f000 0002 	and.w	r0, r0, #2
   8286c:	4770      	bx	lr
   8286e:	bf00      	nop
   82870:	400e0600 	.word	0x400e0600

00082874 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   82874:	282c      	cmp	r0, #44	; 0x2c
   82876:	d820      	bhi.n	828ba <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   82878:	281f      	cmp	r0, #31
   8287a:	d80d      	bhi.n	82898 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   8287c:	4b12      	ldr	r3, [pc, #72]	; (828c8 <pmc_enable_periph_clk+0x54>)
   8287e:	699a      	ldr	r2, [r3, #24]
   82880:	2301      	movs	r3, #1
   82882:	4083      	lsls	r3, r0
   82884:	401a      	ands	r2, r3
   82886:	4293      	cmp	r3, r2
   82888:	d019      	beq.n	828be <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   8288a:	2301      	movs	r3, #1
   8288c:	fa03 f000 	lsl.w	r0, r3, r0
   82890:	4b0d      	ldr	r3, [pc, #52]	; (828c8 <pmc_enable_periph_clk+0x54>)
   82892:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   82894:	2000      	movs	r0, #0
   82896:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   82898:	4b0b      	ldr	r3, [pc, #44]	; (828c8 <pmc_enable_periph_clk+0x54>)
   8289a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   8289e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   828a0:	2301      	movs	r3, #1
   828a2:	4083      	lsls	r3, r0
   828a4:	401a      	ands	r2, r3
   828a6:	4293      	cmp	r3, r2
   828a8:	d00b      	beq.n	828c2 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   828aa:	2301      	movs	r3, #1
   828ac:	fa03 f000 	lsl.w	r0, r3, r0
   828b0:	4b05      	ldr	r3, [pc, #20]	; (828c8 <pmc_enable_periph_clk+0x54>)
   828b2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   828b6:	2000      	movs	r0, #0
   828b8:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   828ba:	2001      	movs	r0, #1
   828bc:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   828be:	2000      	movs	r0, #0
   828c0:	4770      	bx	lr
   828c2:	2000      	movs	r0, #0
}
   828c4:	4770      	bx	lr
   828c6:	bf00      	nop
   828c8:	400e0600 	.word	0x400e0600

000828cc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   828cc:	e7fe      	b.n	828cc <Dummy_Handler>
   828ce:	bf00      	nop

000828d0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   828d0:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   828d2:	4b1e      	ldr	r3, [pc, #120]	; (8294c <Reset_Handler+0x7c>)
   828d4:	4a1e      	ldr	r2, [pc, #120]	; (82950 <Reset_Handler+0x80>)
   828d6:	429a      	cmp	r2, r3
   828d8:	d003      	beq.n	828e2 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   828da:	4b1e      	ldr	r3, [pc, #120]	; (82954 <Reset_Handler+0x84>)
   828dc:	4a1b      	ldr	r2, [pc, #108]	; (8294c <Reset_Handler+0x7c>)
   828de:	429a      	cmp	r2, r3
   828e0:	d304      	bcc.n	828ec <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   828e2:	4b1d      	ldr	r3, [pc, #116]	; (82958 <Reset_Handler+0x88>)
   828e4:	4a1d      	ldr	r2, [pc, #116]	; (8295c <Reset_Handler+0x8c>)
   828e6:	429a      	cmp	r2, r3
   828e8:	d30f      	bcc.n	8290a <Reset_Handler+0x3a>
   828ea:	e01a      	b.n	82922 <Reset_Handler+0x52>
   828ec:	4b1c      	ldr	r3, [pc, #112]	; (82960 <Reset_Handler+0x90>)
   828ee:	4c1d      	ldr	r4, [pc, #116]	; (82964 <Reset_Handler+0x94>)
   828f0:	1ae4      	subs	r4, r4, r3
   828f2:	f024 0403 	bic.w	r4, r4, #3
   828f6:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   828f8:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   828fa:	4814      	ldr	r0, [pc, #80]	; (8294c <Reset_Handler+0x7c>)
   828fc:	4914      	ldr	r1, [pc, #80]	; (82950 <Reset_Handler+0x80>)
   828fe:	585a      	ldr	r2, [r3, r1]
   82900:	501a      	str	r2, [r3, r0]
   82902:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   82904:	42a3      	cmp	r3, r4
   82906:	d1fa      	bne.n	828fe <Reset_Handler+0x2e>
   82908:	e7eb      	b.n	828e2 <Reset_Handler+0x12>
   8290a:	4b17      	ldr	r3, [pc, #92]	; (82968 <Reset_Handler+0x98>)
   8290c:	4917      	ldr	r1, [pc, #92]	; (8296c <Reset_Handler+0x9c>)
   8290e:	1ac9      	subs	r1, r1, r3
   82910:	f021 0103 	bic.w	r1, r1, #3
   82914:	1d1a      	adds	r2, r3, #4
   82916:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   82918:	2200      	movs	r2, #0
   8291a:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   8291e:	428b      	cmp	r3, r1
   82920:	d1fb      	bne.n	8291a <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   82922:	4a13      	ldr	r2, [pc, #76]	; (82970 <Reset_Handler+0xa0>)
   82924:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   82928:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   8292c:	4911      	ldr	r1, [pc, #68]	; (82974 <Reset_Handler+0xa4>)
   8292e:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   82930:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   82934:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   82938:	d203      	bcs.n	82942 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   8293a:	688a      	ldr	r2, [r1, #8]
   8293c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   82940:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   82942:	4b0d      	ldr	r3, [pc, #52]	; (82978 <Reset_Handler+0xa8>)
   82944:	4798      	blx	r3

	/* Branch to main function */
	main();
   82946:	4b0d      	ldr	r3, [pc, #52]	; (8297c <Reset_Handler+0xac>)
   82948:	4798      	blx	r3
   8294a:	e7fe      	b.n	8294a <Reset_Handler+0x7a>
   8294c:	20070000 	.word	0x20070000
   82950:	00085d88 	.word	0x00085d88
   82954:	200709a4 	.word	0x200709a4
   82958:	20078c88 	.word	0x20078c88
   8295c:	200709a8 	.word	0x200709a8
   82960:	20070004 	.word	0x20070004
   82964:	200709a7 	.word	0x200709a7
   82968:	200709a4 	.word	0x200709a4
   8296c:	20078c83 	.word	0x20078c83
   82970:	00080000 	.word	0x00080000
   82974:	e000ed00 	.word	0xe000ed00
   82978:	00082b85 	.word	0x00082b85
   8297c:	00082aed 	.word	0x00082aed

00082980 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   82980:	4b3e      	ldr	r3, [pc, #248]	; (82a7c <SystemCoreClockUpdate+0xfc>)
   82982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82984:	f003 0303 	and.w	r3, r3, #3
   82988:	2b03      	cmp	r3, #3
   8298a:	d85f      	bhi.n	82a4c <SystemCoreClockUpdate+0xcc>
   8298c:	e8df f003 	tbb	[pc, r3]
   82990:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   82994:	4b3a      	ldr	r3, [pc, #232]	; (82a80 <SystemCoreClockUpdate+0x100>)
   82996:	695b      	ldr	r3, [r3, #20]
   82998:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   8299c:	bf14      	ite	ne
   8299e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   829a2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   829a6:	4b37      	ldr	r3, [pc, #220]	; (82a84 <SystemCoreClockUpdate+0x104>)
   829a8:	601a      	str	r2, [r3, #0]
   829aa:	e04f      	b.n	82a4c <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   829ac:	4b33      	ldr	r3, [pc, #204]	; (82a7c <SystemCoreClockUpdate+0xfc>)
   829ae:	6a1b      	ldr	r3, [r3, #32]
   829b0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   829b4:	d003      	beq.n	829be <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   829b6:	4a34      	ldr	r2, [pc, #208]	; (82a88 <SystemCoreClockUpdate+0x108>)
   829b8:	4b32      	ldr	r3, [pc, #200]	; (82a84 <SystemCoreClockUpdate+0x104>)
   829ba:	601a      	str	r2, [r3, #0]
   829bc:	e046      	b.n	82a4c <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   829be:	4a33      	ldr	r2, [pc, #204]	; (82a8c <SystemCoreClockUpdate+0x10c>)
   829c0:	4b30      	ldr	r3, [pc, #192]	; (82a84 <SystemCoreClockUpdate+0x104>)
   829c2:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   829c4:	4b2d      	ldr	r3, [pc, #180]	; (82a7c <SystemCoreClockUpdate+0xfc>)
   829c6:	6a1b      	ldr	r3, [r3, #32]
   829c8:	f003 0370 	and.w	r3, r3, #112	; 0x70
   829cc:	2b10      	cmp	r3, #16
   829ce:	d002      	beq.n	829d6 <SystemCoreClockUpdate+0x56>
   829d0:	2b20      	cmp	r3, #32
   829d2:	d004      	beq.n	829de <SystemCoreClockUpdate+0x5e>
   829d4:	e03a      	b.n	82a4c <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   829d6:	4a2e      	ldr	r2, [pc, #184]	; (82a90 <SystemCoreClockUpdate+0x110>)
   829d8:	4b2a      	ldr	r3, [pc, #168]	; (82a84 <SystemCoreClockUpdate+0x104>)
   829da:	601a      	str	r2, [r3, #0]
				break;
   829dc:	e036      	b.n	82a4c <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   829de:	4a2a      	ldr	r2, [pc, #168]	; (82a88 <SystemCoreClockUpdate+0x108>)
   829e0:	4b28      	ldr	r3, [pc, #160]	; (82a84 <SystemCoreClockUpdate+0x104>)
   829e2:	601a      	str	r2, [r3, #0]
				break;
   829e4:	e032      	b.n	82a4c <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   829e6:	4b25      	ldr	r3, [pc, #148]	; (82a7c <SystemCoreClockUpdate+0xfc>)
   829e8:	6a1b      	ldr	r3, [r3, #32]
   829ea:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   829ee:	d003      	beq.n	829f8 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   829f0:	4a25      	ldr	r2, [pc, #148]	; (82a88 <SystemCoreClockUpdate+0x108>)
   829f2:	4b24      	ldr	r3, [pc, #144]	; (82a84 <SystemCoreClockUpdate+0x104>)
   829f4:	601a      	str	r2, [r3, #0]
   829f6:	e012      	b.n	82a1e <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   829f8:	4a24      	ldr	r2, [pc, #144]	; (82a8c <SystemCoreClockUpdate+0x10c>)
   829fa:	4b22      	ldr	r3, [pc, #136]	; (82a84 <SystemCoreClockUpdate+0x104>)
   829fc:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   829fe:	4b1f      	ldr	r3, [pc, #124]	; (82a7c <SystemCoreClockUpdate+0xfc>)
   82a00:	6a1b      	ldr	r3, [r3, #32]
   82a02:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82a06:	2b10      	cmp	r3, #16
   82a08:	d002      	beq.n	82a10 <SystemCoreClockUpdate+0x90>
   82a0a:	2b20      	cmp	r3, #32
   82a0c:	d004      	beq.n	82a18 <SystemCoreClockUpdate+0x98>
   82a0e:	e006      	b.n	82a1e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   82a10:	4a1f      	ldr	r2, [pc, #124]	; (82a90 <SystemCoreClockUpdate+0x110>)
   82a12:	4b1c      	ldr	r3, [pc, #112]	; (82a84 <SystemCoreClockUpdate+0x104>)
   82a14:	601a      	str	r2, [r3, #0]
				break;
   82a16:	e002      	b.n	82a1e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82a18:	4a1b      	ldr	r2, [pc, #108]	; (82a88 <SystemCoreClockUpdate+0x108>)
   82a1a:	4b1a      	ldr	r3, [pc, #104]	; (82a84 <SystemCoreClockUpdate+0x104>)
   82a1c:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   82a1e:	4b17      	ldr	r3, [pc, #92]	; (82a7c <SystemCoreClockUpdate+0xfc>)
   82a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82a22:	f003 0303 	and.w	r3, r3, #3
   82a26:	2b02      	cmp	r3, #2
   82a28:	d10d      	bne.n	82a46 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82a2a:	4b14      	ldr	r3, [pc, #80]	; (82a7c <SystemCoreClockUpdate+0xfc>)
   82a2c:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82a2e:	6a99      	ldr	r1, [r3, #40]	; 0x28
   82a30:	4b14      	ldr	r3, [pc, #80]	; (82a84 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82a32:	f3c0 400a 	ubfx	r0, r0, #16, #11
   82a36:	681a      	ldr	r2, [r3, #0]
   82a38:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82a3c:	b2c9      	uxtb	r1, r1
   82a3e:	fbb2 f2f1 	udiv	r2, r2, r1
   82a42:	601a      	str	r2, [r3, #0]
   82a44:	e002      	b.n	82a4c <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   82a46:	4a13      	ldr	r2, [pc, #76]	; (82a94 <SystemCoreClockUpdate+0x114>)
   82a48:	4b0e      	ldr	r3, [pc, #56]	; (82a84 <SystemCoreClockUpdate+0x104>)
   82a4a:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   82a4c:	4b0b      	ldr	r3, [pc, #44]	; (82a7c <SystemCoreClockUpdate+0xfc>)
   82a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82a50:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82a54:	2b70      	cmp	r3, #112	; 0x70
   82a56:	d107      	bne.n	82a68 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   82a58:	4b0a      	ldr	r3, [pc, #40]	; (82a84 <SystemCoreClockUpdate+0x104>)
   82a5a:	681a      	ldr	r2, [r3, #0]
   82a5c:	490e      	ldr	r1, [pc, #56]	; (82a98 <SystemCoreClockUpdate+0x118>)
   82a5e:	fba1 0202 	umull	r0, r2, r1, r2
   82a62:	0852      	lsrs	r2, r2, #1
   82a64:	601a      	str	r2, [r3, #0]
   82a66:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   82a68:	4b04      	ldr	r3, [pc, #16]	; (82a7c <SystemCoreClockUpdate+0xfc>)
   82a6a:	6b19      	ldr	r1, [r3, #48]	; 0x30
   82a6c:	4b05      	ldr	r3, [pc, #20]	; (82a84 <SystemCoreClockUpdate+0x104>)
   82a6e:	f3c1 1102 	ubfx	r1, r1, #4, #3
   82a72:	681a      	ldr	r2, [r3, #0]
   82a74:	40ca      	lsrs	r2, r1
   82a76:	601a      	str	r2, [r3, #0]
   82a78:	4770      	bx	lr
   82a7a:	bf00      	nop
   82a7c:	400e0600 	.word	0x400e0600
   82a80:	400e1a10 	.word	0x400e1a10
   82a84:	20070138 	.word	0x20070138
   82a88:	00b71b00 	.word	0x00b71b00
   82a8c:	003d0900 	.word	0x003d0900
   82a90:	007a1200 	.word	0x007a1200
   82a94:	0e4e1c00 	.word	0x0e4e1c00
   82a98:	aaaaaaab 	.word	0xaaaaaaab

00082a9c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   82a9c:	4b09      	ldr	r3, [pc, #36]	; (82ac4 <_sbrk+0x28>)
   82a9e:	681b      	ldr	r3, [r3, #0]
   82aa0:	b913      	cbnz	r3, 82aa8 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   82aa2:	4a09      	ldr	r2, [pc, #36]	; (82ac8 <_sbrk+0x2c>)
   82aa4:	4b07      	ldr	r3, [pc, #28]	; (82ac4 <_sbrk+0x28>)
   82aa6:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   82aa8:	4b06      	ldr	r3, [pc, #24]	; (82ac4 <_sbrk+0x28>)
   82aaa:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   82aac:	181a      	adds	r2, r3, r0
   82aae:	4907      	ldr	r1, [pc, #28]	; (82acc <_sbrk+0x30>)
   82ab0:	4291      	cmp	r1, r2
   82ab2:	db04      	blt.n	82abe <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   82ab4:	4610      	mov	r0, r2
   82ab6:	4a03      	ldr	r2, [pc, #12]	; (82ac4 <_sbrk+0x28>)
   82ab8:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   82aba:	4618      	mov	r0, r3
   82abc:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   82abe:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   82ac2:	4770      	bx	lr
   82ac4:	20078c14 	.word	0x20078c14
   82ac8:	2007ac88 	.word	0x2007ac88
   82acc:	20087ffc 	.word	0x20087ffc

00082ad0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   82ad0:	f04f 30ff 	mov.w	r0, #4294967295
   82ad4:	4770      	bx	lr
   82ad6:	bf00      	nop

00082ad8 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   82ad8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   82adc:	604b      	str	r3, [r1, #4]

	return 0;
}
   82ade:	2000      	movs	r0, #0
   82ae0:	4770      	bx	lr
   82ae2:	bf00      	nop

00082ae4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   82ae4:	2001      	movs	r0, #1
   82ae6:	4770      	bx	lr

00082ae8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   82ae8:	2000      	movs	r0, #0
   82aea:	4770      	bx	lr

00082aec <main>:
#include "Task_UnoComm.h"
#include "consoleFunctions.h"
#include "StepCounter_ISR.h"

int main (void)
{
   82aec:	b510      	push	{r4, lr}
   82aee:	b084      	sub	sp, #16
	sysclk_init();
   82af0:	4b14      	ldr	r3, [pc, #80]	; (82b44 <main+0x58>)
   82af2:	4798      	blx	r3
	board_init();
   82af4:	4b14      	ldr	r3, [pc, #80]	; (82b48 <main+0x5c>)
   82af6:	4798      	blx	r3
   82af8:	2016      	movs	r0, #22
   82afa:	4b14      	ldr	r3, [pc, #80]	; (82b4c <main+0x60>)
   82afc:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_TWI0);
	configureConsole();
   82afe:	4b14      	ldr	r3, [pc, #80]	; (82b50 <main+0x64>)
   82b00:	4798      	blx	r3
	attach_interupt();
   82b02:	4b14      	ldr	r3, [pc, #80]	; (82b54 <main+0x68>)
   82b04:	4798      	blx	r3
	
		
	/* Print info in terminal Window*/
	printf("-- %s\n\r", BOARD_NAME);
   82b06:	4814      	ldr	r0, [pc, #80]	; (82b58 <main+0x6c>)
   82b08:	4914      	ldr	r1, [pc, #80]	; (82b5c <main+0x70>)
   82b0a:	4c15      	ldr	r4, [pc, #84]	; (82b60 <main+0x74>)
   82b0c:	47a0      	blx	r4
	printf("-- Compiled: %s %s --\n\r", __DATE__, __TIME__);
   82b0e:	4815      	ldr	r0, [pc, #84]	; (82b64 <main+0x78>)
   82b10:	4915      	ldr	r1, [pc, #84]	; (82b68 <main+0x7c>)
   82b12:	4a16      	ldr	r2, [pc, #88]	; (82b6c <main+0x80>)
   82b14:	47a0      	blx	r4
	//if (xTaskCreate(task_move, (const signed char * const) "Move", TASK_MOVE_STACK_SIZE, NULL, TASK_MOVE_STACK_PRIORITY, NULL) != pdPASS) {
	//	printf("Failed to test task_Move task\r\n");
		
	//}
		/* Create the task with the least priority the task task_UnoComm */
	if (xTaskCreate(task_unoComm, (const signed char * const) "UNO", TASK_UNO_STACK_SIZE, NULL, TASK_UNO_STACK_PRIORITY, NULL) != pdPASS) {
   82b16:	2301      	movs	r3, #1
   82b18:	9300      	str	r3, [sp, #0]
   82b1a:	2300      	movs	r3, #0
   82b1c:	9301      	str	r3, [sp, #4]
   82b1e:	9302      	str	r3, [sp, #8]
   82b20:	9303      	str	r3, [sp, #12]
   82b22:	4813      	ldr	r0, [pc, #76]	; (82b70 <main+0x84>)
   82b24:	4913      	ldr	r1, [pc, #76]	; (82b74 <main+0x88>)
   82b26:	f44f 7280 	mov.w	r2, #256	; 0x100
   82b2a:	4c13      	ldr	r4, [pc, #76]	; (82b78 <main+0x8c>)
   82b2c:	47a0      	blx	r4
   82b2e:	2801      	cmp	r0, #1
   82b30:	d002      	beq.n	82b38 <main+0x4c>
		printf("Failed to test UnoComm task\r\n");
   82b32:	4812      	ldr	r0, [pc, #72]	; (82b7c <main+0x90>)
   82b34:	4b0a      	ldr	r3, [pc, #40]	; (82b60 <main+0x74>)
   82b36:	4798      	blx	r3
	}
	
	/* Start the FreeRTOS scheduler running all tasks indefinitely*/
	vTaskStartScheduler();
   82b38:	4b11      	ldr	r3, [pc, #68]	; (82b80 <main+0x94>)
   82b3a:	4798      	blx	r3
}
   82b3c:	2000      	movs	r0, #0
   82b3e:	b004      	add	sp, #16
   82b40:	bd10      	pop	{r4, pc}
   82b42:	bf00      	nop
   82b44:	00082385 	.word	0x00082385
   82b48:	000823e9 	.word	0x000823e9
   82b4c:	00082875 	.word	0x00082875
   82b50:	00080aa5 	.word	0x00080aa5
   82b54:	00080b51 	.word	0x00080b51
   82b58:	00085c98 	.word	0x00085c98
   82b5c:	00085ca0 	.word	0x00085ca0
   82b60:	00082bd5 	.word	0x00082bd5
   82b64:	00085cb0 	.word	0x00085cb0
   82b68:	00085cc8 	.word	0x00085cc8
   82b6c:	00085cd4 	.word	0x00085cd4
   82b70:	00080be1 	.word	0x00080be1
   82b74:	00085ce0 	.word	0x00085ce0
   82b78:	0008168d 	.word	0x0008168d
   82b7c:	00085ce4 	.word	0x00085ce4
   82b80:	00081895 	.word	0x00081895

00082b84 <__libc_init_array>:
   82b84:	b570      	push	{r4, r5, r6, lr}
   82b86:	4e0f      	ldr	r6, [pc, #60]	; (82bc4 <__libc_init_array+0x40>)
   82b88:	4d0f      	ldr	r5, [pc, #60]	; (82bc8 <__libc_init_array+0x44>)
   82b8a:	1b76      	subs	r6, r6, r5
   82b8c:	10b6      	asrs	r6, r6, #2
   82b8e:	d007      	beq.n	82ba0 <__libc_init_array+0x1c>
   82b90:	3d04      	subs	r5, #4
   82b92:	2400      	movs	r4, #0
   82b94:	3401      	adds	r4, #1
   82b96:	f855 3f04 	ldr.w	r3, [r5, #4]!
   82b9a:	4798      	blx	r3
   82b9c:	42a6      	cmp	r6, r4
   82b9e:	d1f9      	bne.n	82b94 <__libc_init_array+0x10>
   82ba0:	4e0a      	ldr	r6, [pc, #40]	; (82bcc <__libc_init_array+0x48>)
   82ba2:	4d0b      	ldr	r5, [pc, #44]	; (82bd0 <__libc_init_array+0x4c>)
   82ba4:	f003 f8da 	bl	85d5c <_init>
   82ba8:	1b76      	subs	r6, r6, r5
   82baa:	10b6      	asrs	r6, r6, #2
   82bac:	d008      	beq.n	82bc0 <__libc_init_array+0x3c>
   82bae:	3d04      	subs	r5, #4
   82bb0:	2400      	movs	r4, #0
   82bb2:	3401      	adds	r4, #1
   82bb4:	f855 3f04 	ldr.w	r3, [r5, #4]!
   82bb8:	4798      	blx	r3
   82bba:	42a6      	cmp	r6, r4
   82bbc:	d1f9      	bne.n	82bb2 <__libc_init_array+0x2e>
   82bbe:	bd70      	pop	{r4, r5, r6, pc}
   82bc0:	bd70      	pop	{r4, r5, r6, pc}
   82bc2:	bf00      	nop
   82bc4:	00085d68 	.word	0x00085d68
   82bc8:	00085d68 	.word	0x00085d68
   82bcc:	00085d70 	.word	0x00085d70
   82bd0:	00085d68 	.word	0x00085d68

00082bd4 <iprintf>:
   82bd4:	b40f      	push	{r0, r1, r2, r3}
   82bd6:	b510      	push	{r4, lr}
   82bd8:	4b07      	ldr	r3, [pc, #28]	; (82bf8 <iprintf+0x24>)
   82bda:	b082      	sub	sp, #8
   82bdc:	ac04      	add	r4, sp, #16
   82bde:	f854 2b04 	ldr.w	r2, [r4], #4
   82be2:	6818      	ldr	r0, [r3, #0]
   82be4:	4623      	mov	r3, r4
   82be6:	6881      	ldr	r1, [r0, #8]
   82be8:	9401      	str	r4, [sp, #4]
   82bea:	f000 fa21 	bl	83030 <_vfiprintf_r>
   82bee:	b002      	add	sp, #8
   82bf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82bf4:	b004      	add	sp, #16
   82bf6:	4770      	bx	lr
   82bf8:	20070568 	.word	0x20070568

00082bfc <memcmp>:
   82bfc:	2a03      	cmp	r2, #3
   82bfe:	b470      	push	{r4, r5, r6}
   82c00:	d928      	bls.n	82c54 <memcmp+0x58>
   82c02:	ea40 0301 	orr.w	r3, r0, r1
   82c06:	079b      	lsls	r3, r3, #30
   82c08:	d013      	beq.n	82c32 <memcmp+0x36>
   82c0a:	7805      	ldrb	r5, [r0, #0]
   82c0c:	780c      	ldrb	r4, [r1, #0]
   82c0e:	42a5      	cmp	r5, r4
   82c10:	d124      	bne.n	82c5c <memcmp+0x60>
   82c12:	3a01      	subs	r2, #1
   82c14:	2300      	movs	r3, #0
   82c16:	e005      	b.n	82c24 <memcmp+0x28>
   82c18:	f810 5f01 	ldrb.w	r5, [r0, #1]!
   82c1c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   82c20:	42a5      	cmp	r5, r4
   82c22:	d11b      	bne.n	82c5c <memcmp+0x60>
   82c24:	4293      	cmp	r3, r2
   82c26:	f103 0301 	add.w	r3, r3, #1
   82c2a:	d1f5      	bne.n	82c18 <memcmp+0x1c>
   82c2c:	2000      	movs	r0, #0
   82c2e:	bc70      	pop	{r4, r5, r6}
   82c30:	4770      	bx	lr
   82c32:	460c      	mov	r4, r1
   82c34:	4603      	mov	r3, r0
   82c36:	6825      	ldr	r5, [r4, #0]
   82c38:	681e      	ldr	r6, [r3, #0]
   82c3a:	4621      	mov	r1, r4
   82c3c:	42ae      	cmp	r6, r5
   82c3e:	4618      	mov	r0, r3
   82c40:	f104 0404 	add.w	r4, r4, #4
   82c44:	f103 0304 	add.w	r3, r3, #4
   82c48:	d104      	bne.n	82c54 <memcmp+0x58>
   82c4a:	3a04      	subs	r2, #4
   82c4c:	2a03      	cmp	r2, #3
   82c4e:	4618      	mov	r0, r3
   82c50:	4621      	mov	r1, r4
   82c52:	d8f0      	bhi.n	82c36 <memcmp+0x3a>
   82c54:	2a00      	cmp	r2, #0
   82c56:	d1d8      	bne.n	82c0a <memcmp+0xe>
   82c58:	4610      	mov	r0, r2
   82c5a:	e7e8      	b.n	82c2e <memcmp+0x32>
   82c5c:	1b28      	subs	r0, r5, r4
   82c5e:	bc70      	pop	{r4, r5, r6}
   82c60:	4770      	bx	lr
   82c62:	bf00      	nop

00082c64 <memcpy>:
   82c64:	4684      	mov	ip, r0
   82c66:	ea41 0300 	orr.w	r3, r1, r0
   82c6a:	f013 0303 	ands.w	r3, r3, #3
   82c6e:	d149      	bne.n	82d04 <memcpy+0xa0>
   82c70:	3a40      	subs	r2, #64	; 0x40
   82c72:	d323      	bcc.n	82cbc <memcpy+0x58>
   82c74:	680b      	ldr	r3, [r1, #0]
   82c76:	6003      	str	r3, [r0, #0]
   82c78:	684b      	ldr	r3, [r1, #4]
   82c7a:	6043      	str	r3, [r0, #4]
   82c7c:	688b      	ldr	r3, [r1, #8]
   82c7e:	6083      	str	r3, [r0, #8]
   82c80:	68cb      	ldr	r3, [r1, #12]
   82c82:	60c3      	str	r3, [r0, #12]
   82c84:	690b      	ldr	r3, [r1, #16]
   82c86:	6103      	str	r3, [r0, #16]
   82c88:	694b      	ldr	r3, [r1, #20]
   82c8a:	6143      	str	r3, [r0, #20]
   82c8c:	698b      	ldr	r3, [r1, #24]
   82c8e:	6183      	str	r3, [r0, #24]
   82c90:	69cb      	ldr	r3, [r1, #28]
   82c92:	61c3      	str	r3, [r0, #28]
   82c94:	6a0b      	ldr	r3, [r1, #32]
   82c96:	6203      	str	r3, [r0, #32]
   82c98:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   82c9a:	6243      	str	r3, [r0, #36]	; 0x24
   82c9c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   82c9e:	6283      	str	r3, [r0, #40]	; 0x28
   82ca0:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   82ca2:	62c3      	str	r3, [r0, #44]	; 0x2c
   82ca4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   82ca6:	6303      	str	r3, [r0, #48]	; 0x30
   82ca8:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   82caa:	6343      	str	r3, [r0, #52]	; 0x34
   82cac:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   82cae:	6383      	str	r3, [r0, #56]	; 0x38
   82cb0:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   82cb2:	63c3      	str	r3, [r0, #60]	; 0x3c
   82cb4:	3040      	adds	r0, #64	; 0x40
   82cb6:	3140      	adds	r1, #64	; 0x40
   82cb8:	3a40      	subs	r2, #64	; 0x40
   82cba:	d2db      	bcs.n	82c74 <memcpy+0x10>
   82cbc:	3230      	adds	r2, #48	; 0x30
   82cbe:	d30b      	bcc.n	82cd8 <memcpy+0x74>
   82cc0:	680b      	ldr	r3, [r1, #0]
   82cc2:	6003      	str	r3, [r0, #0]
   82cc4:	684b      	ldr	r3, [r1, #4]
   82cc6:	6043      	str	r3, [r0, #4]
   82cc8:	688b      	ldr	r3, [r1, #8]
   82cca:	6083      	str	r3, [r0, #8]
   82ccc:	68cb      	ldr	r3, [r1, #12]
   82cce:	60c3      	str	r3, [r0, #12]
   82cd0:	3010      	adds	r0, #16
   82cd2:	3110      	adds	r1, #16
   82cd4:	3a10      	subs	r2, #16
   82cd6:	d2f3      	bcs.n	82cc0 <memcpy+0x5c>
   82cd8:	320c      	adds	r2, #12
   82cda:	d305      	bcc.n	82ce8 <memcpy+0x84>
   82cdc:	f851 3b04 	ldr.w	r3, [r1], #4
   82ce0:	f840 3b04 	str.w	r3, [r0], #4
   82ce4:	3a04      	subs	r2, #4
   82ce6:	d2f9      	bcs.n	82cdc <memcpy+0x78>
   82ce8:	3204      	adds	r2, #4
   82cea:	d008      	beq.n	82cfe <memcpy+0x9a>
   82cec:	07d2      	lsls	r2, r2, #31
   82cee:	bf1c      	itt	ne
   82cf0:	f811 3b01 	ldrbne.w	r3, [r1], #1
   82cf4:	f800 3b01 	strbne.w	r3, [r0], #1
   82cf8:	d301      	bcc.n	82cfe <memcpy+0x9a>
   82cfa:	880b      	ldrh	r3, [r1, #0]
   82cfc:	8003      	strh	r3, [r0, #0]
   82cfe:	4660      	mov	r0, ip
   82d00:	4770      	bx	lr
   82d02:	bf00      	nop
   82d04:	2a08      	cmp	r2, #8
   82d06:	d313      	bcc.n	82d30 <memcpy+0xcc>
   82d08:	078b      	lsls	r3, r1, #30
   82d0a:	d0b1      	beq.n	82c70 <memcpy+0xc>
   82d0c:	f010 0303 	ands.w	r3, r0, #3
   82d10:	d0ae      	beq.n	82c70 <memcpy+0xc>
   82d12:	f1c3 0304 	rsb	r3, r3, #4
   82d16:	1ad2      	subs	r2, r2, r3
   82d18:	07db      	lsls	r3, r3, #31
   82d1a:	bf1c      	itt	ne
   82d1c:	f811 3b01 	ldrbne.w	r3, [r1], #1
   82d20:	f800 3b01 	strbne.w	r3, [r0], #1
   82d24:	d3a4      	bcc.n	82c70 <memcpy+0xc>
   82d26:	f831 3b02 	ldrh.w	r3, [r1], #2
   82d2a:	f820 3b02 	strh.w	r3, [r0], #2
   82d2e:	e79f      	b.n	82c70 <memcpy+0xc>
   82d30:	3a04      	subs	r2, #4
   82d32:	d3d9      	bcc.n	82ce8 <memcpy+0x84>
   82d34:	3a01      	subs	r2, #1
   82d36:	f811 3b01 	ldrb.w	r3, [r1], #1
   82d3a:	f800 3b01 	strb.w	r3, [r0], #1
   82d3e:	d2f9      	bcs.n	82d34 <memcpy+0xd0>
   82d40:	780b      	ldrb	r3, [r1, #0]
   82d42:	7003      	strb	r3, [r0, #0]
   82d44:	784b      	ldrb	r3, [r1, #1]
   82d46:	7043      	strb	r3, [r0, #1]
   82d48:	788b      	ldrb	r3, [r1, #2]
   82d4a:	7083      	strb	r3, [r0, #2]
   82d4c:	4660      	mov	r0, ip
   82d4e:	4770      	bx	lr

00082d50 <memset>:
   82d50:	b4f0      	push	{r4, r5, r6, r7}
   82d52:	0784      	lsls	r4, r0, #30
   82d54:	d043      	beq.n	82dde <memset+0x8e>
   82d56:	1e54      	subs	r4, r2, #1
   82d58:	2a00      	cmp	r2, #0
   82d5a:	d03e      	beq.n	82dda <memset+0x8a>
   82d5c:	b2cd      	uxtb	r5, r1
   82d5e:	4603      	mov	r3, r0
   82d60:	e003      	b.n	82d6a <memset+0x1a>
   82d62:	1e62      	subs	r2, r4, #1
   82d64:	2c00      	cmp	r4, #0
   82d66:	d038      	beq.n	82dda <memset+0x8a>
   82d68:	4614      	mov	r4, r2
   82d6a:	f803 5b01 	strb.w	r5, [r3], #1
   82d6e:	079a      	lsls	r2, r3, #30
   82d70:	d1f7      	bne.n	82d62 <memset+0x12>
   82d72:	2c03      	cmp	r4, #3
   82d74:	d92a      	bls.n	82dcc <memset+0x7c>
   82d76:	b2cd      	uxtb	r5, r1
   82d78:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   82d7c:	2c0f      	cmp	r4, #15
   82d7e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   82d82:	d915      	bls.n	82db0 <memset+0x60>
   82d84:	f1a4 0710 	sub.w	r7, r4, #16
   82d88:	093f      	lsrs	r7, r7, #4
   82d8a:	f103 0610 	add.w	r6, r3, #16
   82d8e:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   82d92:	461a      	mov	r2, r3
   82d94:	6015      	str	r5, [r2, #0]
   82d96:	6055      	str	r5, [r2, #4]
   82d98:	6095      	str	r5, [r2, #8]
   82d9a:	60d5      	str	r5, [r2, #12]
   82d9c:	3210      	adds	r2, #16
   82d9e:	42b2      	cmp	r2, r6
   82da0:	d1f8      	bne.n	82d94 <memset+0x44>
   82da2:	f004 040f 	and.w	r4, r4, #15
   82da6:	3701      	adds	r7, #1
   82da8:	2c03      	cmp	r4, #3
   82daa:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   82dae:	d90d      	bls.n	82dcc <memset+0x7c>
   82db0:	461e      	mov	r6, r3
   82db2:	4622      	mov	r2, r4
   82db4:	3a04      	subs	r2, #4
   82db6:	2a03      	cmp	r2, #3
   82db8:	f846 5b04 	str.w	r5, [r6], #4
   82dbc:	d8fa      	bhi.n	82db4 <memset+0x64>
   82dbe:	1f22      	subs	r2, r4, #4
   82dc0:	f022 0203 	bic.w	r2, r2, #3
   82dc4:	3204      	adds	r2, #4
   82dc6:	4413      	add	r3, r2
   82dc8:	f004 0403 	and.w	r4, r4, #3
   82dcc:	b12c      	cbz	r4, 82dda <memset+0x8a>
   82dce:	b2c9      	uxtb	r1, r1
   82dd0:	441c      	add	r4, r3
   82dd2:	f803 1b01 	strb.w	r1, [r3], #1
   82dd6:	42a3      	cmp	r3, r4
   82dd8:	d1fb      	bne.n	82dd2 <memset+0x82>
   82dda:	bcf0      	pop	{r4, r5, r6, r7}
   82ddc:	4770      	bx	lr
   82dde:	4614      	mov	r4, r2
   82de0:	4603      	mov	r3, r0
   82de2:	e7c6      	b.n	82d72 <memset+0x22>

00082de4 <setbuf>:
   82de4:	2900      	cmp	r1, #0
   82de6:	bf0c      	ite	eq
   82de8:	2202      	moveq	r2, #2
   82dea:	2200      	movne	r2, #0
   82dec:	f44f 6380 	mov.w	r3, #1024	; 0x400
   82df0:	f000 b800 	b.w	82df4 <setvbuf>

00082df4 <setvbuf>:
   82df4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82df8:	4d3c      	ldr	r5, [pc, #240]	; (82eec <setvbuf+0xf8>)
   82dfa:	4604      	mov	r4, r0
   82dfc:	682d      	ldr	r5, [r5, #0]
   82dfe:	4688      	mov	r8, r1
   82e00:	4616      	mov	r6, r2
   82e02:	461f      	mov	r7, r3
   82e04:	b115      	cbz	r5, 82e0c <setvbuf+0x18>
   82e06:	6bab      	ldr	r3, [r5, #56]	; 0x38
   82e08:	2b00      	cmp	r3, #0
   82e0a:	d04f      	beq.n	82eac <setvbuf+0xb8>
   82e0c:	2e02      	cmp	r6, #2
   82e0e:	d830      	bhi.n	82e72 <setvbuf+0x7e>
   82e10:	2f00      	cmp	r7, #0
   82e12:	db2e      	blt.n	82e72 <setvbuf+0x7e>
   82e14:	4628      	mov	r0, r5
   82e16:	4621      	mov	r1, r4
   82e18:	f001 f888 	bl	83f2c <_fflush_r>
   82e1c:	89a3      	ldrh	r3, [r4, #12]
   82e1e:	2200      	movs	r2, #0
   82e20:	6062      	str	r2, [r4, #4]
   82e22:	61a2      	str	r2, [r4, #24]
   82e24:	061a      	lsls	r2, r3, #24
   82e26:	d428      	bmi.n	82e7a <setvbuf+0x86>
   82e28:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   82e2c:	b29b      	uxth	r3, r3
   82e2e:	2e02      	cmp	r6, #2
   82e30:	81a3      	strh	r3, [r4, #12]
   82e32:	d02d      	beq.n	82e90 <setvbuf+0x9c>
   82e34:	f1b8 0f00 	cmp.w	r8, #0
   82e38:	d03c      	beq.n	82eb4 <setvbuf+0xc0>
   82e3a:	2e01      	cmp	r6, #1
   82e3c:	d013      	beq.n	82e66 <setvbuf+0x72>
   82e3e:	b29b      	uxth	r3, r3
   82e40:	f003 0008 	and.w	r0, r3, #8
   82e44:	4a2a      	ldr	r2, [pc, #168]	; (82ef0 <setvbuf+0xfc>)
   82e46:	b280      	uxth	r0, r0
   82e48:	63ea      	str	r2, [r5, #60]	; 0x3c
   82e4a:	f8c4 8000 	str.w	r8, [r4]
   82e4e:	f8c4 8010 	str.w	r8, [r4, #16]
   82e52:	6167      	str	r7, [r4, #20]
   82e54:	b178      	cbz	r0, 82e76 <setvbuf+0x82>
   82e56:	f013 0f03 	tst.w	r3, #3
   82e5a:	bf18      	it	ne
   82e5c:	2700      	movne	r7, #0
   82e5e:	60a7      	str	r7, [r4, #8]
   82e60:	2000      	movs	r0, #0
   82e62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82e66:	f043 0301 	orr.w	r3, r3, #1
   82e6a:	427a      	negs	r2, r7
   82e6c:	81a3      	strh	r3, [r4, #12]
   82e6e:	61a2      	str	r2, [r4, #24]
   82e70:	e7e5      	b.n	82e3e <setvbuf+0x4a>
   82e72:	f04f 30ff 	mov.w	r0, #4294967295
   82e76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82e7a:	4628      	mov	r0, r5
   82e7c:	6921      	ldr	r1, [r4, #16]
   82e7e:	f001 f9b5 	bl	841ec <_free_r>
   82e82:	89a3      	ldrh	r3, [r4, #12]
   82e84:	2e02      	cmp	r6, #2
   82e86:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   82e8a:	b29b      	uxth	r3, r3
   82e8c:	81a3      	strh	r3, [r4, #12]
   82e8e:	d1d1      	bne.n	82e34 <setvbuf+0x40>
   82e90:	2000      	movs	r0, #0
   82e92:	f104 0243 	add.w	r2, r4, #67	; 0x43
   82e96:	f043 0302 	orr.w	r3, r3, #2
   82e9a:	2500      	movs	r5, #0
   82e9c:	2101      	movs	r1, #1
   82e9e:	81a3      	strh	r3, [r4, #12]
   82ea0:	60a5      	str	r5, [r4, #8]
   82ea2:	6022      	str	r2, [r4, #0]
   82ea4:	6122      	str	r2, [r4, #16]
   82ea6:	6161      	str	r1, [r4, #20]
   82ea8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82eac:	4628      	mov	r0, r5
   82eae:	f001 f859 	bl	83f64 <__sinit>
   82eb2:	e7ab      	b.n	82e0c <setvbuf+0x18>
   82eb4:	2f00      	cmp	r7, #0
   82eb6:	bf08      	it	eq
   82eb8:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   82ebc:	4638      	mov	r0, r7
   82ebe:	f001 fc8b 	bl	847d8 <malloc>
   82ec2:	4680      	mov	r8, r0
   82ec4:	b128      	cbz	r0, 82ed2 <setvbuf+0xde>
   82ec6:	89a3      	ldrh	r3, [r4, #12]
   82ec8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   82ecc:	b29b      	uxth	r3, r3
   82ece:	81a3      	strh	r3, [r4, #12]
   82ed0:	e7b3      	b.n	82e3a <setvbuf+0x46>
   82ed2:	f44f 6080 	mov.w	r0, #1024	; 0x400
   82ed6:	f001 fc7f 	bl	847d8 <malloc>
   82eda:	4680      	mov	r8, r0
   82edc:	b918      	cbnz	r0, 82ee6 <setvbuf+0xf2>
   82ede:	89a3      	ldrh	r3, [r4, #12]
   82ee0:	f04f 30ff 	mov.w	r0, #4294967295
   82ee4:	e7d5      	b.n	82e92 <setvbuf+0x9e>
   82ee6:	f44f 6780 	mov.w	r7, #1024	; 0x400
   82eea:	e7ec      	b.n	82ec6 <setvbuf+0xd2>
   82eec:	20070568 	.word	0x20070568
   82ef0:	00083f59 	.word	0x00083f59

00082ef4 <strlen>:
   82ef4:	f020 0103 	bic.w	r1, r0, #3
   82ef8:	f010 0003 	ands.w	r0, r0, #3
   82efc:	f1c0 0000 	rsb	r0, r0, #0
   82f00:	f851 3b04 	ldr.w	r3, [r1], #4
   82f04:	f100 0c04 	add.w	ip, r0, #4
   82f08:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   82f0c:	f06f 0200 	mvn.w	r2, #0
   82f10:	bf1c      	itt	ne
   82f12:	fa22 f20c 	lsrne.w	r2, r2, ip
   82f16:	4313      	orrne	r3, r2
   82f18:	f04f 0c01 	mov.w	ip, #1
   82f1c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   82f20:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   82f24:	eba3 020c 	sub.w	r2, r3, ip
   82f28:	ea22 0203 	bic.w	r2, r2, r3
   82f2c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   82f30:	bf04      	itt	eq
   82f32:	f851 3b04 	ldreq.w	r3, [r1], #4
   82f36:	3004      	addeq	r0, #4
   82f38:	d0f4      	beq.n	82f24 <strlen+0x30>
   82f3a:	f013 0fff 	tst.w	r3, #255	; 0xff
   82f3e:	bf1f      	itttt	ne
   82f40:	3001      	addne	r0, #1
   82f42:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   82f46:	3001      	addne	r0, #1
   82f48:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   82f4c:	bf18      	it	ne
   82f4e:	3001      	addne	r0, #1
   82f50:	4770      	bx	lr
   82f52:	bf00      	nop

00082f54 <strncpy>:
   82f54:	ea40 0301 	orr.w	r3, r0, r1
   82f58:	079b      	lsls	r3, r3, #30
   82f5a:	b470      	push	{r4, r5, r6}
   82f5c:	d12a      	bne.n	82fb4 <strncpy+0x60>
   82f5e:	2a03      	cmp	r2, #3
   82f60:	d928      	bls.n	82fb4 <strncpy+0x60>
   82f62:	460c      	mov	r4, r1
   82f64:	4603      	mov	r3, r0
   82f66:	4621      	mov	r1, r4
   82f68:	f854 5b04 	ldr.w	r5, [r4], #4
   82f6c:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
   82f70:	ea26 0605 	bic.w	r6, r6, r5
   82f74:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
   82f78:	d105      	bne.n	82f86 <strncpy+0x32>
   82f7a:	3a04      	subs	r2, #4
   82f7c:	2a03      	cmp	r2, #3
   82f7e:	f843 5b04 	str.w	r5, [r3], #4
   82f82:	4621      	mov	r1, r4
   82f84:	d8ef      	bhi.n	82f66 <strncpy+0x12>
   82f86:	b19a      	cbz	r2, 82fb0 <strncpy+0x5c>
   82f88:	780c      	ldrb	r4, [r1, #0]
   82f8a:	3a01      	subs	r2, #1
   82f8c:	701c      	strb	r4, [r3, #0]
   82f8e:	3301      	adds	r3, #1
   82f90:	b13c      	cbz	r4, 82fa2 <strncpy+0x4e>
   82f92:	b16a      	cbz	r2, 82fb0 <strncpy+0x5c>
   82f94:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   82f98:	3a01      	subs	r2, #1
   82f9a:	f803 4b01 	strb.w	r4, [r3], #1
   82f9e:	2c00      	cmp	r4, #0
   82fa0:	d1f7      	bne.n	82f92 <strncpy+0x3e>
   82fa2:	b12a      	cbz	r2, 82fb0 <strncpy+0x5c>
   82fa4:	441a      	add	r2, r3
   82fa6:	2100      	movs	r1, #0
   82fa8:	f803 1b01 	strb.w	r1, [r3], #1
   82fac:	4293      	cmp	r3, r2
   82fae:	d1fb      	bne.n	82fa8 <strncpy+0x54>
   82fb0:	bc70      	pop	{r4, r5, r6}
   82fb2:	4770      	bx	lr
   82fb4:	4603      	mov	r3, r0
   82fb6:	e7e6      	b.n	82f86 <strncpy+0x32>

00082fb8 <__sprint_r.part.0>:
   82fb8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   82fba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82fbe:	049c      	lsls	r4, r3, #18
   82fc0:	460e      	mov	r6, r1
   82fc2:	4680      	mov	r8, r0
   82fc4:	4691      	mov	r9, r2
   82fc6:	d52a      	bpl.n	8301e <__sprint_r.part.0+0x66>
   82fc8:	6893      	ldr	r3, [r2, #8]
   82fca:	6812      	ldr	r2, [r2, #0]
   82fcc:	f102 0a08 	add.w	sl, r2, #8
   82fd0:	b31b      	cbz	r3, 8301a <__sprint_r.part.0+0x62>
   82fd2:	e91a 00a0 	ldmdb	sl, {r5, r7}
   82fd6:	08bf      	lsrs	r7, r7, #2
   82fd8:	d017      	beq.n	8300a <__sprint_r.part.0+0x52>
   82fda:	3d04      	subs	r5, #4
   82fdc:	2400      	movs	r4, #0
   82fde:	e001      	b.n	82fe4 <__sprint_r.part.0+0x2c>
   82fe0:	42a7      	cmp	r7, r4
   82fe2:	d010      	beq.n	83006 <__sprint_r.part.0+0x4e>
   82fe4:	4640      	mov	r0, r8
   82fe6:	f855 1f04 	ldr.w	r1, [r5, #4]!
   82fea:	4632      	mov	r2, r6
   82fec:	f001 f850 	bl	84090 <_fputwc_r>
   82ff0:	1c43      	adds	r3, r0, #1
   82ff2:	f104 0401 	add.w	r4, r4, #1
   82ff6:	d1f3      	bne.n	82fe0 <__sprint_r.part.0+0x28>
   82ff8:	2300      	movs	r3, #0
   82ffa:	f8c9 3008 	str.w	r3, [r9, #8]
   82ffe:	f8c9 3004 	str.w	r3, [r9, #4]
   83002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83006:	f8d9 3008 	ldr.w	r3, [r9, #8]
   8300a:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   8300e:	f8c9 3008 	str.w	r3, [r9, #8]
   83012:	f10a 0a08 	add.w	sl, sl, #8
   83016:	2b00      	cmp	r3, #0
   83018:	d1db      	bne.n	82fd2 <__sprint_r.part.0+0x1a>
   8301a:	2000      	movs	r0, #0
   8301c:	e7ec      	b.n	82ff8 <__sprint_r.part.0+0x40>
   8301e:	f001 f9b1 	bl	84384 <__sfvwrite_r>
   83022:	2300      	movs	r3, #0
   83024:	f8c9 3008 	str.w	r3, [r9, #8]
   83028:	f8c9 3004 	str.w	r3, [r9, #4]
   8302c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00083030 <_vfiprintf_r>:
   83030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83034:	b0b1      	sub	sp, #196	; 0xc4
   83036:	461c      	mov	r4, r3
   83038:	9102      	str	r1, [sp, #8]
   8303a:	4690      	mov	r8, r2
   8303c:	9308      	str	r3, [sp, #32]
   8303e:	9006      	str	r0, [sp, #24]
   83040:	b118      	cbz	r0, 8304a <_vfiprintf_r+0x1a>
   83042:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83044:	2b00      	cmp	r3, #0
   83046:	f000 80e8 	beq.w	8321a <_vfiprintf_r+0x1ea>
   8304a:	9d02      	ldr	r5, [sp, #8]
   8304c:	89ab      	ldrh	r3, [r5, #12]
   8304e:	b29a      	uxth	r2, r3
   83050:	0490      	lsls	r0, r2, #18
   83052:	d407      	bmi.n	83064 <_vfiprintf_r+0x34>
   83054:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   83056:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   8305a:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   8305e:	81ab      	strh	r3, [r5, #12]
   83060:	b29a      	uxth	r2, r3
   83062:	6669      	str	r1, [r5, #100]	; 0x64
   83064:	0711      	lsls	r1, r2, #28
   83066:	f140 80b7 	bpl.w	831d8 <_vfiprintf_r+0x1a8>
   8306a:	f8dd b008 	ldr.w	fp, [sp, #8]
   8306e:	f8db 3010 	ldr.w	r3, [fp, #16]
   83072:	2b00      	cmp	r3, #0
   83074:	f000 80b0 	beq.w	831d8 <_vfiprintf_r+0x1a8>
   83078:	f002 021a 	and.w	r2, r2, #26
   8307c:	2a0a      	cmp	r2, #10
   8307e:	f000 80b7 	beq.w	831f0 <_vfiprintf_r+0x1c0>
   83082:	2300      	movs	r3, #0
   83084:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   83088:	930a      	str	r3, [sp, #40]	; 0x28
   8308a:	9315      	str	r3, [sp, #84]	; 0x54
   8308c:	9314      	str	r3, [sp, #80]	; 0x50
   8308e:	9309      	str	r3, [sp, #36]	; 0x24
   83090:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   83094:	464e      	mov	r6, r9
   83096:	f898 3000 	ldrb.w	r3, [r8]
   8309a:	2b00      	cmp	r3, #0
   8309c:	f000 84c8 	beq.w	83a30 <_vfiprintf_r+0xa00>
   830a0:	2b25      	cmp	r3, #37	; 0x25
   830a2:	f000 84c5 	beq.w	83a30 <_vfiprintf_r+0xa00>
   830a6:	f108 0201 	add.w	r2, r8, #1
   830aa:	e001      	b.n	830b0 <_vfiprintf_r+0x80>
   830ac:	2b25      	cmp	r3, #37	; 0x25
   830ae:	d004      	beq.n	830ba <_vfiprintf_r+0x8a>
   830b0:	7813      	ldrb	r3, [r2, #0]
   830b2:	4614      	mov	r4, r2
   830b4:	3201      	adds	r2, #1
   830b6:	2b00      	cmp	r3, #0
   830b8:	d1f8      	bne.n	830ac <_vfiprintf_r+0x7c>
   830ba:	ebc8 0504 	rsb	r5, r8, r4
   830be:	b195      	cbz	r5, 830e6 <_vfiprintf_r+0xb6>
   830c0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   830c2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   830c4:	3301      	adds	r3, #1
   830c6:	442a      	add	r2, r5
   830c8:	2b07      	cmp	r3, #7
   830ca:	f8c6 8000 	str.w	r8, [r6]
   830ce:	6075      	str	r5, [r6, #4]
   830d0:	9215      	str	r2, [sp, #84]	; 0x54
   830d2:	9314      	str	r3, [sp, #80]	; 0x50
   830d4:	dd7b      	ble.n	831ce <_vfiprintf_r+0x19e>
   830d6:	2a00      	cmp	r2, #0
   830d8:	f040 84d5 	bne.w	83a86 <_vfiprintf_r+0xa56>
   830dc:	9809      	ldr	r0, [sp, #36]	; 0x24
   830de:	9214      	str	r2, [sp, #80]	; 0x50
   830e0:	4428      	add	r0, r5
   830e2:	464e      	mov	r6, r9
   830e4:	9009      	str	r0, [sp, #36]	; 0x24
   830e6:	7823      	ldrb	r3, [r4, #0]
   830e8:	2b00      	cmp	r3, #0
   830ea:	f000 83ed 	beq.w	838c8 <_vfiprintf_r+0x898>
   830ee:	2100      	movs	r1, #0
   830f0:	f04f 0200 	mov.w	r2, #0
   830f4:	f04f 3cff 	mov.w	ip, #4294967295
   830f8:	7863      	ldrb	r3, [r4, #1]
   830fa:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   830fe:	9104      	str	r1, [sp, #16]
   83100:	468a      	mov	sl, r1
   83102:	f104 0801 	add.w	r8, r4, #1
   83106:	4608      	mov	r0, r1
   83108:	4665      	mov	r5, ip
   8310a:	f108 0801 	add.w	r8, r8, #1
   8310e:	f1a3 0220 	sub.w	r2, r3, #32
   83112:	2a58      	cmp	r2, #88	; 0x58
   83114:	f200 82d9 	bhi.w	836ca <_vfiprintf_r+0x69a>
   83118:	e8df f012 	tbh	[pc, r2, lsl #1]
   8311c:	02d702cb 	.word	0x02d702cb
   83120:	02d202d7 	.word	0x02d202d7
   83124:	02d702d7 	.word	0x02d702d7
   83128:	02d702d7 	.word	0x02d702d7
   8312c:	02d702d7 	.word	0x02d702d7
   83130:	028f0282 	.word	0x028f0282
   83134:	008402d7 	.word	0x008402d7
   83138:	02d70293 	.word	0x02d70293
   8313c:	0196012b 	.word	0x0196012b
   83140:	01960196 	.word	0x01960196
   83144:	01960196 	.word	0x01960196
   83148:	01960196 	.word	0x01960196
   8314c:	01960196 	.word	0x01960196
   83150:	02d702d7 	.word	0x02d702d7
   83154:	02d702d7 	.word	0x02d702d7
   83158:	02d702d7 	.word	0x02d702d7
   8315c:	02d702d7 	.word	0x02d702d7
   83160:	02d702d7 	.word	0x02d702d7
   83164:	02d70130 	.word	0x02d70130
   83168:	02d702d7 	.word	0x02d702d7
   8316c:	02d702d7 	.word	0x02d702d7
   83170:	02d702d7 	.word	0x02d702d7
   83174:	02d702d7 	.word	0x02d702d7
   83178:	017b02d7 	.word	0x017b02d7
   8317c:	02d702d7 	.word	0x02d702d7
   83180:	02d702d7 	.word	0x02d702d7
   83184:	01a402d7 	.word	0x01a402d7
   83188:	02d702d7 	.word	0x02d702d7
   8318c:	02d701bf 	.word	0x02d701bf
   83190:	02d702d7 	.word	0x02d702d7
   83194:	02d702d7 	.word	0x02d702d7
   83198:	02d702d7 	.word	0x02d702d7
   8319c:	02d702d7 	.word	0x02d702d7
   831a0:	01e402d7 	.word	0x01e402d7
   831a4:	02d701fa 	.word	0x02d701fa
   831a8:	02d702d7 	.word	0x02d702d7
   831ac:	01fa0216 	.word	0x01fa0216
   831b0:	02d702d7 	.word	0x02d702d7
   831b4:	02d7021b 	.word	0x02d7021b
   831b8:	00890228 	.word	0x00890228
   831bc:	027d0266 	.word	0x027d0266
   831c0:	023a02d7 	.word	0x023a02d7
   831c4:	011902d7 	.word	0x011902d7
   831c8:	02d702d7 	.word	0x02d702d7
   831cc:	02af      	.short	0x02af
   831ce:	3608      	adds	r6, #8
   831d0:	9809      	ldr	r0, [sp, #36]	; 0x24
   831d2:	4428      	add	r0, r5
   831d4:	9009      	str	r0, [sp, #36]	; 0x24
   831d6:	e786      	b.n	830e6 <_vfiprintf_r+0xb6>
   831d8:	9806      	ldr	r0, [sp, #24]
   831da:	9902      	ldr	r1, [sp, #8]
   831dc:	f000 fd90 	bl	83d00 <__swsetup_r>
   831e0:	b9b0      	cbnz	r0, 83210 <_vfiprintf_r+0x1e0>
   831e2:	9d02      	ldr	r5, [sp, #8]
   831e4:	89aa      	ldrh	r2, [r5, #12]
   831e6:	f002 021a 	and.w	r2, r2, #26
   831ea:	2a0a      	cmp	r2, #10
   831ec:	f47f af49 	bne.w	83082 <_vfiprintf_r+0x52>
   831f0:	f8dd b008 	ldr.w	fp, [sp, #8]
   831f4:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   831f8:	2b00      	cmp	r3, #0
   831fa:	f6ff af42 	blt.w	83082 <_vfiprintf_r+0x52>
   831fe:	9806      	ldr	r0, [sp, #24]
   83200:	4659      	mov	r1, fp
   83202:	4642      	mov	r2, r8
   83204:	4623      	mov	r3, r4
   83206:	f000 fd3d 	bl	83c84 <__sbprintf>
   8320a:	b031      	add	sp, #196	; 0xc4
   8320c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83210:	f04f 30ff 	mov.w	r0, #4294967295
   83214:	b031      	add	sp, #196	; 0xc4
   83216:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8321a:	f000 fea3 	bl	83f64 <__sinit>
   8321e:	e714      	b.n	8304a <_vfiprintf_r+0x1a>
   83220:	4240      	negs	r0, r0
   83222:	9308      	str	r3, [sp, #32]
   83224:	f04a 0a04 	orr.w	sl, sl, #4
   83228:	f898 3000 	ldrb.w	r3, [r8]
   8322c:	e76d      	b.n	8310a <_vfiprintf_r+0xda>
   8322e:	f01a 0320 	ands.w	r3, sl, #32
   83232:	9004      	str	r0, [sp, #16]
   83234:	46ac      	mov	ip, r5
   83236:	f000 80f4 	beq.w	83422 <_vfiprintf_r+0x3f2>
   8323a:	f8dd b020 	ldr.w	fp, [sp, #32]
   8323e:	f10b 0307 	add.w	r3, fp, #7
   83242:	f023 0307 	bic.w	r3, r3, #7
   83246:	f103 0408 	add.w	r4, r3, #8
   8324a:	9408      	str	r4, [sp, #32]
   8324c:	e9d3 4500 	ldrd	r4, r5, [r3]
   83250:	2300      	movs	r3, #0
   83252:	f04f 0000 	mov.w	r0, #0
   83256:	2100      	movs	r1, #0
   83258:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   8325c:	f8cd c014 	str.w	ip, [sp, #20]
   83260:	9107      	str	r1, [sp, #28]
   83262:	f1bc 0f00 	cmp.w	ip, #0
   83266:	bfa8      	it	ge
   83268:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   8326c:	ea54 0205 	orrs.w	r2, r4, r5
   83270:	f040 80ad 	bne.w	833ce <_vfiprintf_r+0x39e>
   83274:	f1bc 0f00 	cmp.w	ip, #0
   83278:	f040 80a9 	bne.w	833ce <_vfiprintf_r+0x39e>
   8327c:	2b00      	cmp	r3, #0
   8327e:	f040 83c0 	bne.w	83a02 <_vfiprintf_r+0x9d2>
   83282:	f01a 0f01 	tst.w	sl, #1
   83286:	f000 83bc 	beq.w	83a02 <_vfiprintf_r+0x9d2>
   8328a:	2330      	movs	r3, #48	; 0x30
   8328c:	af30      	add	r7, sp, #192	; 0xc0
   8328e:	f807 3d41 	strb.w	r3, [r7, #-65]!
   83292:	ebc7 0409 	rsb	r4, r7, r9
   83296:	9405      	str	r4, [sp, #20]
   83298:	f8dd b014 	ldr.w	fp, [sp, #20]
   8329c:	9c07      	ldr	r4, [sp, #28]
   8329e:	45e3      	cmp	fp, ip
   832a0:	bfb8      	it	lt
   832a2:	46e3      	movlt	fp, ip
   832a4:	f8cd b00c 	str.w	fp, [sp, #12]
   832a8:	b11c      	cbz	r4, 832b2 <_vfiprintf_r+0x282>
   832aa:	f10b 0b01 	add.w	fp, fp, #1
   832ae:	f8cd b00c 	str.w	fp, [sp, #12]
   832b2:	f01a 0502 	ands.w	r5, sl, #2
   832b6:	9507      	str	r5, [sp, #28]
   832b8:	d005      	beq.n	832c6 <_vfiprintf_r+0x296>
   832ba:	f8dd b00c 	ldr.w	fp, [sp, #12]
   832be:	f10b 0b02 	add.w	fp, fp, #2
   832c2:	f8cd b00c 	str.w	fp, [sp, #12]
   832c6:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   832ca:	930b      	str	r3, [sp, #44]	; 0x2c
   832cc:	f040 821b 	bne.w	83706 <_vfiprintf_r+0x6d6>
   832d0:	9d04      	ldr	r5, [sp, #16]
   832d2:	f8dd b00c 	ldr.w	fp, [sp, #12]
   832d6:	ebcb 0405 	rsb	r4, fp, r5
   832da:	2c00      	cmp	r4, #0
   832dc:	f340 8213 	ble.w	83706 <_vfiprintf_r+0x6d6>
   832e0:	2c10      	cmp	r4, #16
   832e2:	f340 8489 	ble.w	83bf8 <_vfiprintf_r+0xbc8>
   832e6:	4dbe      	ldr	r5, [pc, #760]	; (835e0 <_vfiprintf_r+0x5b0>)
   832e8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   832ea:	462b      	mov	r3, r5
   832ec:	9814      	ldr	r0, [sp, #80]	; 0x50
   832ee:	4625      	mov	r5, r4
   832f0:	f04f 0b10 	mov.w	fp, #16
   832f4:	4664      	mov	r4, ip
   832f6:	46b4      	mov	ip, r6
   832f8:	461e      	mov	r6, r3
   832fa:	e006      	b.n	8330a <_vfiprintf_r+0x2da>
   832fc:	1c83      	adds	r3, r0, #2
   832fe:	f10c 0c08 	add.w	ip, ip, #8
   83302:	4608      	mov	r0, r1
   83304:	3d10      	subs	r5, #16
   83306:	2d10      	cmp	r5, #16
   83308:	dd11      	ble.n	8332e <_vfiprintf_r+0x2fe>
   8330a:	1c41      	adds	r1, r0, #1
   8330c:	3210      	adds	r2, #16
   8330e:	2907      	cmp	r1, #7
   83310:	9215      	str	r2, [sp, #84]	; 0x54
   83312:	e88c 0840 	stmia.w	ip, {r6, fp}
   83316:	9114      	str	r1, [sp, #80]	; 0x50
   83318:	ddf0      	ble.n	832fc <_vfiprintf_r+0x2cc>
   8331a:	2a00      	cmp	r2, #0
   8331c:	f040 81e6 	bne.w	836ec <_vfiprintf_r+0x6bc>
   83320:	3d10      	subs	r5, #16
   83322:	2d10      	cmp	r5, #16
   83324:	f04f 0301 	mov.w	r3, #1
   83328:	4610      	mov	r0, r2
   8332a:	46cc      	mov	ip, r9
   8332c:	dced      	bgt.n	8330a <_vfiprintf_r+0x2da>
   8332e:	4631      	mov	r1, r6
   83330:	4666      	mov	r6, ip
   83332:	46a4      	mov	ip, r4
   83334:	462c      	mov	r4, r5
   83336:	460d      	mov	r5, r1
   83338:	4422      	add	r2, r4
   8333a:	2b07      	cmp	r3, #7
   8333c:	9215      	str	r2, [sp, #84]	; 0x54
   8333e:	6035      	str	r5, [r6, #0]
   83340:	6074      	str	r4, [r6, #4]
   83342:	9314      	str	r3, [sp, #80]	; 0x50
   83344:	f300 836d 	bgt.w	83a22 <_vfiprintf_r+0x9f2>
   83348:	3608      	adds	r6, #8
   8334a:	1c59      	adds	r1, r3, #1
   8334c:	e1de      	b.n	8370c <_vfiprintf_r+0x6dc>
   8334e:	f01a 0f20 	tst.w	sl, #32
   83352:	9004      	str	r0, [sp, #16]
   83354:	46ac      	mov	ip, r5
   83356:	f000 808d 	beq.w	83474 <_vfiprintf_r+0x444>
   8335a:	9d08      	ldr	r5, [sp, #32]
   8335c:	1deb      	adds	r3, r5, #7
   8335e:	f023 0307 	bic.w	r3, r3, #7
   83362:	f103 0b08 	add.w	fp, r3, #8
   83366:	e9d3 4500 	ldrd	r4, r5, [r3]
   8336a:	f8cd b020 	str.w	fp, [sp, #32]
   8336e:	2301      	movs	r3, #1
   83370:	e76f      	b.n	83252 <_vfiprintf_r+0x222>
   83372:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   83376:	f898 3000 	ldrb.w	r3, [r8]
   8337a:	e6c6      	b.n	8310a <_vfiprintf_r+0xda>
   8337c:	f04a 0a10 	orr.w	sl, sl, #16
   83380:	f01a 0f20 	tst.w	sl, #32
   83384:	9004      	str	r0, [sp, #16]
   83386:	46ac      	mov	ip, r5
   83388:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8338c:	f000 80c8 	beq.w	83520 <_vfiprintf_r+0x4f0>
   83390:	9c08      	ldr	r4, [sp, #32]
   83392:	1de1      	adds	r1, r4, #7
   83394:	f021 0107 	bic.w	r1, r1, #7
   83398:	e9d1 2300 	ldrd	r2, r3, [r1]
   8339c:	3108      	adds	r1, #8
   8339e:	9108      	str	r1, [sp, #32]
   833a0:	4614      	mov	r4, r2
   833a2:	461d      	mov	r5, r3
   833a4:	2a00      	cmp	r2, #0
   833a6:	f173 0b00 	sbcs.w	fp, r3, #0
   833aa:	f2c0 83ce 	blt.w	83b4a <_vfiprintf_r+0xb1a>
   833ae:	f1bc 0f00 	cmp.w	ip, #0
   833b2:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   833b6:	bfa8      	it	ge
   833b8:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   833bc:	ea54 0205 	orrs.w	r2, r4, r5
   833c0:	9007      	str	r0, [sp, #28]
   833c2:	f8cd c014 	str.w	ip, [sp, #20]
   833c6:	f04f 0301 	mov.w	r3, #1
   833ca:	f43f af53 	beq.w	83274 <_vfiprintf_r+0x244>
   833ce:	2b01      	cmp	r3, #1
   833d0:	f000 8319 	beq.w	83a06 <_vfiprintf_r+0x9d6>
   833d4:	2b02      	cmp	r3, #2
   833d6:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   833da:	f040 824c 	bne.w	83876 <_vfiprintf_r+0x846>
   833de:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   833e2:	4619      	mov	r1, r3
   833e4:	f004 000f 	and.w	r0, r4, #15
   833e8:	0922      	lsrs	r2, r4, #4
   833ea:	f81b 0000 	ldrb.w	r0, [fp, r0]
   833ee:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   833f2:	092b      	lsrs	r3, r5, #4
   833f4:	7008      	strb	r0, [r1, #0]
   833f6:	ea52 0003 	orrs.w	r0, r2, r3
   833fa:	460f      	mov	r7, r1
   833fc:	4614      	mov	r4, r2
   833fe:	461d      	mov	r5, r3
   83400:	f101 31ff 	add.w	r1, r1, #4294967295
   83404:	d1ee      	bne.n	833e4 <_vfiprintf_r+0x3b4>
   83406:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   8340a:	ebc7 0309 	rsb	r3, r7, r9
   8340e:	9305      	str	r3, [sp, #20]
   83410:	e742      	b.n	83298 <_vfiprintf_r+0x268>
   83412:	f04a 0a10 	orr.w	sl, sl, #16
   83416:	f01a 0320 	ands.w	r3, sl, #32
   8341a:	9004      	str	r0, [sp, #16]
   8341c:	46ac      	mov	ip, r5
   8341e:	f47f af0c 	bne.w	8323a <_vfiprintf_r+0x20a>
   83422:	f01a 0210 	ands.w	r2, sl, #16
   83426:	f040 8311 	bne.w	83a4c <_vfiprintf_r+0xa1c>
   8342a:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   8342e:	f000 830d 	beq.w	83a4c <_vfiprintf_r+0xa1c>
   83432:	f8dd b020 	ldr.w	fp, [sp, #32]
   83436:	4613      	mov	r3, r2
   83438:	f8bb 4000 	ldrh.w	r4, [fp]
   8343c:	f10b 0b04 	add.w	fp, fp, #4
   83440:	2500      	movs	r5, #0
   83442:	f8cd b020 	str.w	fp, [sp, #32]
   83446:	e704      	b.n	83252 <_vfiprintf_r+0x222>
   83448:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   8344c:	2000      	movs	r0, #0
   8344e:	f818 3b01 	ldrb.w	r3, [r8], #1
   83452:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   83456:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   8345a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   8345e:	2a09      	cmp	r2, #9
   83460:	d9f5      	bls.n	8344e <_vfiprintf_r+0x41e>
   83462:	e654      	b.n	8310e <_vfiprintf_r+0xde>
   83464:	f04a 0a10 	orr.w	sl, sl, #16
   83468:	f01a 0f20 	tst.w	sl, #32
   8346c:	9004      	str	r0, [sp, #16]
   8346e:	46ac      	mov	ip, r5
   83470:	f47f af73 	bne.w	8335a <_vfiprintf_r+0x32a>
   83474:	f01a 0f10 	tst.w	sl, #16
   83478:	f040 82ef 	bne.w	83a5a <_vfiprintf_r+0xa2a>
   8347c:	f01a 0f40 	tst.w	sl, #64	; 0x40
   83480:	f000 82eb 	beq.w	83a5a <_vfiprintf_r+0xa2a>
   83484:	f8dd b020 	ldr.w	fp, [sp, #32]
   83488:	2500      	movs	r5, #0
   8348a:	f8bb 4000 	ldrh.w	r4, [fp]
   8348e:	f10b 0b04 	add.w	fp, fp, #4
   83492:	2301      	movs	r3, #1
   83494:	f8cd b020 	str.w	fp, [sp, #32]
   83498:	e6db      	b.n	83252 <_vfiprintf_r+0x222>
   8349a:	46ac      	mov	ip, r5
   8349c:	4d51      	ldr	r5, [pc, #324]	; (835e4 <_vfiprintf_r+0x5b4>)
   8349e:	f01a 0f20 	tst.w	sl, #32
   834a2:	9004      	str	r0, [sp, #16]
   834a4:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   834a8:	950a      	str	r5, [sp, #40]	; 0x28
   834aa:	f000 80f0 	beq.w	8368e <_vfiprintf_r+0x65e>
   834ae:	9d08      	ldr	r5, [sp, #32]
   834b0:	1dea      	adds	r2, r5, #7
   834b2:	f022 0207 	bic.w	r2, r2, #7
   834b6:	f102 0b08 	add.w	fp, r2, #8
   834ba:	f8cd b020 	str.w	fp, [sp, #32]
   834be:	e9d2 4500 	ldrd	r4, r5, [r2]
   834c2:	f01a 0f01 	tst.w	sl, #1
   834c6:	f000 82aa 	beq.w	83a1e <_vfiprintf_r+0x9ee>
   834ca:	ea54 0b05 	orrs.w	fp, r4, r5
   834ce:	f000 82a6 	beq.w	83a1e <_vfiprintf_r+0x9ee>
   834d2:	2230      	movs	r2, #48	; 0x30
   834d4:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   834d8:	f04a 0a02 	orr.w	sl, sl, #2
   834dc:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   834e0:	2302      	movs	r3, #2
   834e2:	e6b6      	b.n	83252 <_vfiprintf_r+0x222>
   834e4:	9b08      	ldr	r3, [sp, #32]
   834e6:	f8dd b020 	ldr.w	fp, [sp, #32]
   834ea:	681b      	ldr	r3, [r3, #0]
   834ec:	2401      	movs	r4, #1
   834ee:	f04f 0500 	mov.w	r5, #0
   834f2:	f10b 0b04 	add.w	fp, fp, #4
   834f6:	9004      	str	r0, [sp, #16]
   834f8:	9403      	str	r4, [sp, #12]
   834fa:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   834fe:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   83502:	f8cd b020 	str.w	fp, [sp, #32]
   83506:	9405      	str	r4, [sp, #20]
   83508:	af16      	add	r7, sp, #88	; 0x58
   8350a:	f04f 0c00 	mov.w	ip, #0
   8350e:	e6d0      	b.n	832b2 <_vfiprintf_r+0x282>
   83510:	f01a 0f20 	tst.w	sl, #32
   83514:	9004      	str	r0, [sp, #16]
   83516:	46ac      	mov	ip, r5
   83518:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8351c:	f47f af38 	bne.w	83390 <_vfiprintf_r+0x360>
   83520:	f01a 0f10 	tst.w	sl, #16
   83524:	f040 82a7 	bne.w	83a76 <_vfiprintf_r+0xa46>
   83528:	f01a 0f40 	tst.w	sl, #64	; 0x40
   8352c:	f000 82a3 	beq.w	83a76 <_vfiprintf_r+0xa46>
   83530:	f8dd b020 	ldr.w	fp, [sp, #32]
   83534:	f9bb 4000 	ldrsh.w	r4, [fp]
   83538:	f10b 0b04 	add.w	fp, fp, #4
   8353c:	17e5      	asrs	r5, r4, #31
   8353e:	4622      	mov	r2, r4
   83540:	462b      	mov	r3, r5
   83542:	f8cd b020 	str.w	fp, [sp, #32]
   83546:	e72d      	b.n	833a4 <_vfiprintf_r+0x374>
   83548:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   8354c:	f898 3000 	ldrb.w	r3, [r8]
   83550:	e5db      	b.n	8310a <_vfiprintf_r+0xda>
   83552:	f898 3000 	ldrb.w	r3, [r8]
   83556:	4642      	mov	r2, r8
   83558:	2b6c      	cmp	r3, #108	; 0x6c
   8355a:	bf03      	ittte	eq
   8355c:	f108 0801 	addeq.w	r8, r8, #1
   83560:	f04a 0a20 	orreq.w	sl, sl, #32
   83564:	7853      	ldrbeq	r3, [r2, #1]
   83566:	f04a 0a10 	orrne.w	sl, sl, #16
   8356a:	e5ce      	b.n	8310a <_vfiprintf_r+0xda>
   8356c:	f01a 0f20 	tst.w	sl, #32
   83570:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83574:	f000 82f7 	beq.w	83b66 <_vfiprintf_r+0xb36>
   83578:	9c08      	ldr	r4, [sp, #32]
   8357a:	6821      	ldr	r1, [r4, #0]
   8357c:	9c09      	ldr	r4, [sp, #36]	; 0x24
   8357e:	17e5      	asrs	r5, r4, #31
   83580:	462b      	mov	r3, r5
   83582:	9d08      	ldr	r5, [sp, #32]
   83584:	4622      	mov	r2, r4
   83586:	3504      	adds	r5, #4
   83588:	9508      	str	r5, [sp, #32]
   8358a:	e9c1 2300 	strd	r2, r3, [r1]
   8358e:	e582      	b.n	83096 <_vfiprintf_r+0x66>
   83590:	9c08      	ldr	r4, [sp, #32]
   83592:	46ac      	mov	ip, r5
   83594:	6827      	ldr	r7, [r4, #0]
   83596:	f04f 0500 	mov.w	r5, #0
   8359a:	9004      	str	r0, [sp, #16]
   8359c:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   835a0:	3404      	adds	r4, #4
   835a2:	2f00      	cmp	r7, #0
   835a4:	f000 8332 	beq.w	83c0c <_vfiprintf_r+0xbdc>
   835a8:	f1bc 0f00 	cmp.w	ip, #0
   835ac:	4638      	mov	r0, r7
   835ae:	f2c0 8307 	blt.w	83bc0 <_vfiprintf_r+0xb90>
   835b2:	4662      	mov	r2, ip
   835b4:	2100      	movs	r1, #0
   835b6:	f8cd c004 	str.w	ip, [sp, #4]
   835ba:	f001 fbb1 	bl	84d20 <memchr>
   835be:	f8dd c004 	ldr.w	ip, [sp, #4]
   835c2:	2800      	cmp	r0, #0
   835c4:	f000 833a 	beq.w	83c3c <_vfiprintf_r+0xc0c>
   835c8:	1bc0      	subs	r0, r0, r7
   835ca:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   835ce:	4560      	cmp	r0, ip
   835d0:	bfa8      	it	ge
   835d2:	4660      	movge	r0, ip
   835d4:	9005      	str	r0, [sp, #20]
   835d6:	9408      	str	r4, [sp, #32]
   835d8:	9507      	str	r5, [sp, #28]
   835da:	f04f 0c00 	mov.w	ip, #0
   835de:	e65b      	b.n	83298 <_vfiprintf_r+0x268>
   835e0:	00085d4c 	.word	0x00085d4c
   835e4:	00085d0c 	.word	0x00085d0c
   835e8:	9b08      	ldr	r3, [sp, #32]
   835ea:	f8dd b020 	ldr.w	fp, [sp, #32]
   835ee:	9004      	str	r0, [sp, #16]
   835f0:	48b2      	ldr	r0, [pc, #712]	; (838bc <_vfiprintf_r+0x88c>)
   835f2:	681c      	ldr	r4, [r3, #0]
   835f4:	2230      	movs	r2, #48	; 0x30
   835f6:	2378      	movs	r3, #120	; 0x78
   835f8:	f10b 0b04 	add.w	fp, fp, #4
   835fc:	46ac      	mov	ip, r5
   835fe:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   83602:	f04a 0a02 	orr.w	sl, sl, #2
   83606:	f8cd b020 	str.w	fp, [sp, #32]
   8360a:	2500      	movs	r5, #0
   8360c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   83610:	900a      	str	r0, [sp, #40]	; 0x28
   83612:	2302      	movs	r3, #2
   83614:	e61d      	b.n	83252 <_vfiprintf_r+0x222>
   83616:	f04a 0a20 	orr.w	sl, sl, #32
   8361a:	f898 3000 	ldrb.w	r3, [r8]
   8361e:	e574      	b.n	8310a <_vfiprintf_r+0xda>
   83620:	f8dd b020 	ldr.w	fp, [sp, #32]
   83624:	f8db 0000 	ldr.w	r0, [fp]
   83628:	f10b 0304 	add.w	r3, fp, #4
   8362c:	2800      	cmp	r0, #0
   8362e:	f6ff adf7 	blt.w	83220 <_vfiprintf_r+0x1f0>
   83632:	9308      	str	r3, [sp, #32]
   83634:	f898 3000 	ldrb.w	r3, [r8]
   83638:	e567      	b.n	8310a <_vfiprintf_r+0xda>
   8363a:	f898 3000 	ldrb.w	r3, [r8]
   8363e:	212b      	movs	r1, #43	; 0x2b
   83640:	e563      	b.n	8310a <_vfiprintf_r+0xda>
   83642:	f898 3000 	ldrb.w	r3, [r8]
   83646:	f108 0401 	add.w	r4, r8, #1
   8364a:	2b2a      	cmp	r3, #42	; 0x2a
   8364c:	f000 8305 	beq.w	83c5a <_vfiprintf_r+0xc2a>
   83650:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83654:	2a09      	cmp	r2, #9
   83656:	bf98      	it	ls
   83658:	2500      	movls	r5, #0
   8365a:	f200 82fa 	bhi.w	83c52 <_vfiprintf_r+0xc22>
   8365e:	f814 3b01 	ldrb.w	r3, [r4], #1
   83662:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   83666:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   8366a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   8366e:	2a09      	cmp	r2, #9
   83670:	d9f5      	bls.n	8365e <_vfiprintf_r+0x62e>
   83672:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   83676:	46a0      	mov	r8, r4
   83678:	e549      	b.n	8310e <_vfiprintf_r+0xde>
   8367a:	4c90      	ldr	r4, [pc, #576]	; (838bc <_vfiprintf_r+0x88c>)
   8367c:	f01a 0f20 	tst.w	sl, #32
   83680:	9004      	str	r0, [sp, #16]
   83682:	46ac      	mov	ip, r5
   83684:	940a      	str	r4, [sp, #40]	; 0x28
   83686:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8368a:	f47f af10 	bne.w	834ae <_vfiprintf_r+0x47e>
   8368e:	f01a 0f10 	tst.w	sl, #16
   83692:	f040 81ea 	bne.w	83a6a <_vfiprintf_r+0xa3a>
   83696:	f01a 0f40 	tst.w	sl, #64	; 0x40
   8369a:	f000 81e6 	beq.w	83a6a <_vfiprintf_r+0xa3a>
   8369e:	f8dd b020 	ldr.w	fp, [sp, #32]
   836a2:	2500      	movs	r5, #0
   836a4:	f8bb 4000 	ldrh.w	r4, [fp]
   836a8:	f10b 0b04 	add.w	fp, fp, #4
   836ac:	f8cd b020 	str.w	fp, [sp, #32]
   836b0:	e707      	b.n	834c2 <_vfiprintf_r+0x492>
   836b2:	f898 3000 	ldrb.w	r3, [r8]
   836b6:	2900      	cmp	r1, #0
   836b8:	f47f ad27 	bne.w	8310a <_vfiprintf_r+0xda>
   836bc:	2120      	movs	r1, #32
   836be:	e524      	b.n	8310a <_vfiprintf_r+0xda>
   836c0:	f04a 0a01 	orr.w	sl, sl, #1
   836c4:	f898 3000 	ldrb.w	r3, [r8]
   836c8:	e51f      	b.n	8310a <_vfiprintf_r+0xda>
   836ca:	9004      	str	r0, [sp, #16]
   836cc:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   836d0:	2b00      	cmp	r3, #0
   836d2:	f000 80f9 	beq.w	838c8 <_vfiprintf_r+0x898>
   836d6:	2501      	movs	r5, #1
   836d8:	f04f 0b00 	mov.w	fp, #0
   836dc:	9503      	str	r5, [sp, #12]
   836de:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   836e2:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   836e6:	9505      	str	r5, [sp, #20]
   836e8:	af16      	add	r7, sp, #88	; 0x58
   836ea:	e70e      	b.n	8350a <_vfiprintf_r+0x4da>
   836ec:	9806      	ldr	r0, [sp, #24]
   836ee:	9902      	ldr	r1, [sp, #8]
   836f0:	aa13      	add	r2, sp, #76	; 0x4c
   836f2:	f7ff fc61 	bl	82fb8 <__sprint_r.part.0>
   836f6:	2800      	cmp	r0, #0
   836f8:	f040 80ed 	bne.w	838d6 <_vfiprintf_r+0x8a6>
   836fc:	9814      	ldr	r0, [sp, #80]	; 0x50
   836fe:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83700:	1c43      	adds	r3, r0, #1
   83702:	46cc      	mov	ip, r9
   83704:	e5fe      	b.n	83304 <_vfiprintf_r+0x2d4>
   83706:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83708:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8370a:	1c59      	adds	r1, r3, #1
   8370c:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   83710:	b168      	cbz	r0, 8372e <_vfiprintf_r+0x6fe>
   83712:	3201      	adds	r2, #1
   83714:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   83718:	2301      	movs	r3, #1
   8371a:	2907      	cmp	r1, #7
   8371c:	9215      	str	r2, [sp, #84]	; 0x54
   8371e:	9114      	str	r1, [sp, #80]	; 0x50
   83720:	e886 0009 	stmia.w	r6, {r0, r3}
   83724:	f300 8160 	bgt.w	839e8 <_vfiprintf_r+0x9b8>
   83728:	460b      	mov	r3, r1
   8372a:	3608      	adds	r6, #8
   8372c:	3101      	adds	r1, #1
   8372e:	9c07      	ldr	r4, [sp, #28]
   83730:	b164      	cbz	r4, 8374c <_vfiprintf_r+0x71c>
   83732:	3202      	adds	r2, #2
   83734:	a812      	add	r0, sp, #72	; 0x48
   83736:	2302      	movs	r3, #2
   83738:	2907      	cmp	r1, #7
   8373a:	9215      	str	r2, [sp, #84]	; 0x54
   8373c:	9114      	str	r1, [sp, #80]	; 0x50
   8373e:	e886 0009 	stmia.w	r6, {r0, r3}
   83742:	f300 8157 	bgt.w	839f4 <_vfiprintf_r+0x9c4>
   83746:	460b      	mov	r3, r1
   83748:	3608      	adds	r6, #8
   8374a:	3101      	adds	r1, #1
   8374c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   8374e:	2d80      	cmp	r5, #128	; 0x80
   83750:	f000 8101 	beq.w	83956 <_vfiprintf_r+0x926>
   83754:	9d05      	ldr	r5, [sp, #20]
   83756:	ebc5 040c 	rsb	r4, r5, ip
   8375a:	2c00      	cmp	r4, #0
   8375c:	dd2f      	ble.n	837be <_vfiprintf_r+0x78e>
   8375e:	2c10      	cmp	r4, #16
   83760:	4d57      	ldr	r5, [pc, #348]	; (838c0 <_vfiprintf_r+0x890>)
   83762:	dd22      	ble.n	837aa <_vfiprintf_r+0x77a>
   83764:	4630      	mov	r0, r6
   83766:	f04f 0b10 	mov.w	fp, #16
   8376a:	462e      	mov	r6, r5
   8376c:	4625      	mov	r5, r4
   8376e:	9c06      	ldr	r4, [sp, #24]
   83770:	e006      	b.n	83780 <_vfiprintf_r+0x750>
   83772:	f103 0c02 	add.w	ip, r3, #2
   83776:	3008      	adds	r0, #8
   83778:	460b      	mov	r3, r1
   8377a:	3d10      	subs	r5, #16
   8377c:	2d10      	cmp	r5, #16
   8377e:	dd10      	ble.n	837a2 <_vfiprintf_r+0x772>
   83780:	1c59      	adds	r1, r3, #1
   83782:	3210      	adds	r2, #16
   83784:	2907      	cmp	r1, #7
   83786:	9215      	str	r2, [sp, #84]	; 0x54
   83788:	e880 0840 	stmia.w	r0, {r6, fp}
   8378c:	9114      	str	r1, [sp, #80]	; 0x50
   8378e:	ddf0      	ble.n	83772 <_vfiprintf_r+0x742>
   83790:	2a00      	cmp	r2, #0
   83792:	d163      	bne.n	8385c <_vfiprintf_r+0x82c>
   83794:	3d10      	subs	r5, #16
   83796:	2d10      	cmp	r5, #16
   83798:	f04f 0c01 	mov.w	ip, #1
   8379c:	4613      	mov	r3, r2
   8379e:	4648      	mov	r0, r9
   837a0:	dcee      	bgt.n	83780 <_vfiprintf_r+0x750>
   837a2:	462c      	mov	r4, r5
   837a4:	4661      	mov	r1, ip
   837a6:	4635      	mov	r5, r6
   837a8:	4606      	mov	r6, r0
   837aa:	4422      	add	r2, r4
   837ac:	2907      	cmp	r1, #7
   837ae:	9215      	str	r2, [sp, #84]	; 0x54
   837b0:	6035      	str	r5, [r6, #0]
   837b2:	6074      	str	r4, [r6, #4]
   837b4:	9114      	str	r1, [sp, #80]	; 0x50
   837b6:	f300 80c1 	bgt.w	8393c <_vfiprintf_r+0x90c>
   837ba:	3608      	adds	r6, #8
   837bc:	3101      	adds	r1, #1
   837be:	9d05      	ldr	r5, [sp, #20]
   837c0:	2907      	cmp	r1, #7
   837c2:	442a      	add	r2, r5
   837c4:	9215      	str	r2, [sp, #84]	; 0x54
   837c6:	6037      	str	r7, [r6, #0]
   837c8:	6075      	str	r5, [r6, #4]
   837ca:	9114      	str	r1, [sp, #80]	; 0x50
   837cc:	f340 80c1 	ble.w	83952 <_vfiprintf_r+0x922>
   837d0:	2a00      	cmp	r2, #0
   837d2:	f040 8130 	bne.w	83a36 <_vfiprintf_r+0xa06>
   837d6:	9214      	str	r2, [sp, #80]	; 0x50
   837d8:	464e      	mov	r6, r9
   837da:	f01a 0f04 	tst.w	sl, #4
   837de:	f000 808b 	beq.w	838f8 <_vfiprintf_r+0x8c8>
   837e2:	9d04      	ldr	r5, [sp, #16]
   837e4:	f8dd b00c 	ldr.w	fp, [sp, #12]
   837e8:	ebcb 0405 	rsb	r4, fp, r5
   837ec:	2c00      	cmp	r4, #0
   837ee:	f340 8083 	ble.w	838f8 <_vfiprintf_r+0x8c8>
   837f2:	2c10      	cmp	r4, #16
   837f4:	f340 821e 	ble.w	83c34 <_vfiprintf_r+0xc04>
   837f8:	9914      	ldr	r1, [sp, #80]	; 0x50
   837fa:	4d32      	ldr	r5, [pc, #200]	; (838c4 <_vfiprintf_r+0x894>)
   837fc:	2710      	movs	r7, #16
   837fe:	f8dd a018 	ldr.w	sl, [sp, #24]
   83802:	f8dd b008 	ldr.w	fp, [sp, #8]
   83806:	e005      	b.n	83814 <_vfiprintf_r+0x7e4>
   83808:	1c88      	adds	r0, r1, #2
   8380a:	3608      	adds	r6, #8
   8380c:	4619      	mov	r1, r3
   8380e:	3c10      	subs	r4, #16
   83810:	2c10      	cmp	r4, #16
   83812:	dd10      	ble.n	83836 <_vfiprintf_r+0x806>
   83814:	1c4b      	adds	r3, r1, #1
   83816:	3210      	adds	r2, #16
   83818:	2b07      	cmp	r3, #7
   8381a:	9215      	str	r2, [sp, #84]	; 0x54
   8381c:	e886 00a0 	stmia.w	r6, {r5, r7}
   83820:	9314      	str	r3, [sp, #80]	; 0x50
   83822:	ddf1      	ble.n	83808 <_vfiprintf_r+0x7d8>
   83824:	2a00      	cmp	r2, #0
   83826:	d17d      	bne.n	83924 <_vfiprintf_r+0x8f4>
   83828:	3c10      	subs	r4, #16
   8382a:	2c10      	cmp	r4, #16
   8382c:	f04f 0001 	mov.w	r0, #1
   83830:	4611      	mov	r1, r2
   83832:	464e      	mov	r6, r9
   83834:	dcee      	bgt.n	83814 <_vfiprintf_r+0x7e4>
   83836:	4422      	add	r2, r4
   83838:	2807      	cmp	r0, #7
   8383a:	9215      	str	r2, [sp, #84]	; 0x54
   8383c:	6035      	str	r5, [r6, #0]
   8383e:	6074      	str	r4, [r6, #4]
   83840:	9014      	str	r0, [sp, #80]	; 0x50
   83842:	dd59      	ble.n	838f8 <_vfiprintf_r+0x8c8>
   83844:	2a00      	cmp	r2, #0
   83846:	d14f      	bne.n	838e8 <_vfiprintf_r+0x8b8>
   83848:	9c09      	ldr	r4, [sp, #36]	; 0x24
   8384a:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8384e:	9d04      	ldr	r5, [sp, #16]
   83850:	45ab      	cmp	fp, r5
   83852:	bfac      	ite	ge
   83854:	445c      	addge	r4, fp
   83856:	1964      	addlt	r4, r4, r5
   83858:	9409      	str	r4, [sp, #36]	; 0x24
   8385a:	e05e      	b.n	8391a <_vfiprintf_r+0x8ea>
   8385c:	4620      	mov	r0, r4
   8385e:	9902      	ldr	r1, [sp, #8]
   83860:	aa13      	add	r2, sp, #76	; 0x4c
   83862:	f7ff fba9 	bl	82fb8 <__sprint_r.part.0>
   83866:	2800      	cmp	r0, #0
   83868:	d135      	bne.n	838d6 <_vfiprintf_r+0x8a6>
   8386a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8386c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8386e:	f103 0c01 	add.w	ip, r3, #1
   83872:	4648      	mov	r0, r9
   83874:	e781      	b.n	8377a <_vfiprintf_r+0x74a>
   83876:	08e0      	lsrs	r0, r4, #3
   83878:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   8387c:	f004 0207 	and.w	r2, r4, #7
   83880:	08e9      	lsrs	r1, r5, #3
   83882:	3230      	adds	r2, #48	; 0x30
   83884:	ea50 0b01 	orrs.w	fp, r0, r1
   83888:	461f      	mov	r7, r3
   8388a:	701a      	strb	r2, [r3, #0]
   8388c:	4604      	mov	r4, r0
   8388e:	460d      	mov	r5, r1
   83890:	f103 33ff 	add.w	r3, r3, #4294967295
   83894:	d1ef      	bne.n	83876 <_vfiprintf_r+0x846>
   83896:	f01a 0f01 	tst.w	sl, #1
   8389a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   8389e:	4639      	mov	r1, r7
   838a0:	f000 80b9 	beq.w	83a16 <_vfiprintf_r+0x9e6>
   838a4:	2a30      	cmp	r2, #48	; 0x30
   838a6:	f43f acf4 	beq.w	83292 <_vfiprintf_r+0x262>
   838aa:	461f      	mov	r7, r3
   838ac:	ebc7 0509 	rsb	r5, r7, r9
   838b0:	2330      	movs	r3, #48	; 0x30
   838b2:	9505      	str	r5, [sp, #20]
   838b4:	f801 3c01 	strb.w	r3, [r1, #-1]
   838b8:	e4ee      	b.n	83298 <_vfiprintf_r+0x268>
   838ba:	bf00      	nop
   838bc:	00085d20 	.word	0x00085d20
   838c0:	00085d3c 	.word	0x00085d3c
   838c4:	00085d4c 	.word	0x00085d4c
   838c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
   838ca:	b123      	cbz	r3, 838d6 <_vfiprintf_r+0x8a6>
   838cc:	9806      	ldr	r0, [sp, #24]
   838ce:	9902      	ldr	r1, [sp, #8]
   838d0:	aa13      	add	r2, sp, #76	; 0x4c
   838d2:	f7ff fb71 	bl	82fb8 <__sprint_r.part.0>
   838d6:	9c02      	ldr	r4, [sp, #8]
   838d8:	89a3      	ldrh	r3, [r4, #12]
   838da:	065b      	lsls	r3, r3, #25
   838dc:	f53f ac98 	bmi.w	83210 <_vfiprintf_r+0x1e0>
   838e0:	9809      	ldr	r0, [sp, #36]	; 0x24
   838e2:	b031      	add	sp, #196	; 0xc4
   838e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   838e8:	9806      	ldr	r0, [sp, #24]
   838ea:	9902      	ldr	r1, [sp, #8]
   838ec:	aa13      	add	r2, sp, #76	; 0x4c
   838ee:	f7ff fb63 	bl	82fb8 <__sprint_r.part.0>
   838f2:	2800      	cmp	r0, #0
   838f4:	d1ef      	bne.n	838d6 <_vfiprintf_r+0x8a6>
   838f6:	9a15      	ldr	r2, [sp, #84]	; 0x54
   838f8:	9c09      	ldr	r4, [sp, #36]	; 0x24
   838fa:	f8dd b00c 	ldr.w	fp, [sp, #12]
   838fe:	9d04      	ldr	r5, [sp, #16]
   83900:	45ab      	cmp	fp, r5
   83902:	bfac      	ite	ge
   83904:	445c      	addge	r4, fp
   83906:	1964      	addlt	r4, r4, r5
   83908:	9409      	str	r4, [sp, #36]	; 0x24
   8390a:	b132      	cbz	r2, 8391a <_vfiprintf_r+0x8ea>
   8390c:	9806      	ldr	r0, [sp, #24]
   8390e:	9902      	ldr	r1, [sp, #8]
   83910:	aa13      	add	r2, sp, #76	; 0x4c
   83912:	f7ff fb51 	bl	82fb8 <__sprint_r.part.0>
   83916:	2800      	cmp	r0, #0
   83918:	d1dd      	bne.n	838d6 <_vfiprintf_r+0x8a6>
   8391a:	2000      	movs	r0, #0
   8391c:	9014      	str	r0, [sp, #80]	; 0x50
   8391e:	464e      	mov	r6, r9
   83920:	f7ff bbb9 	b.w	83096 <_vfiprintf_r+0x66>
   83924:	4650      	mov	r0, sl
   83926:	4659      	mov	r1, fp
   83928:	aa13      	add	r2, sp, #76	; 0x4c
   8392a:	f7ff fb45 	bl	82fb8 <__sprint_r.part.0>
   8392e:	2800      	cmp	r0, #0
   83930:	d1d1      	bne.n	838d6 <_vfiprintf_r+0x8a6>
   83932:	9914      	ldr	r1, [sp, #80]	; 0x50
   83934:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83936:	1c48      	adds	r0, r1, #1
   83938:	464e      	mov	r6, r9
   8393a:	e768      	b.n	8380e <_vfiprintf_r+0x7de>
   8393c:	2a00      	cmp	r2, #0
   8393e:	f040 80f7 	bne.w	83b30 <_vfiprintf_r+0xb00>
   83942:	9c05      	ldr	r4, [sp, #20]
   83944:	2301      	movs	r3, #1
   83946:	9720      	str	r7, [sp, #128]	; 0x80
   83948:	9421      	str	r4, [sp, #132]	; 0x84
   8394a:	9415      	str	r4, [sp, #84]	; 0x54
   8394c:	4622      	mov	r2, r4
   8394e:	9314      	str	r3, [sp, #80]	; 0x50
   83950:	464e      	mov	r6, r9
   83952:	3608      	adds	r6, #8
   83954:	e741      	b.n	837da <_vfiprintf_r+0x7aa>
   83956:	9d04      	ldr	r5, [sp, #16]
   83958:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8395c:	ebcb 0405 	rsb	r4, fp, r5
   83960:	2c00      	cmp	r4, #0
   83962:	f77f aef7 	ble.w	83754 <_vfiprintf_r+0x724>
   83966:	2c10      	cmp	r4, #16
   83968:	4da6      	ldr	r5, [pc, #664]	; (83c04 <_vfiprintf_r+0xbd4>)
   8396a:	f340 8170 	ble.w	83c4e <_vfiprintf_r+0xc1e>
   8396e:	4629      	mov	r1, r5
   83970:	f04f 0b10 	mov.w	fp, #16
   83974:	4625      	mov	r5, r4
   83976:	4664      	mov	r4, ip
   83978:	46b4      	mov	ip, r6
   8397a:	460e      	mov	r6, r1
   8397c:	e006      	b.n	8398c <_vfiprintf_r+0x95c>
   8397e:	1c98      	adds	r0, r3, #2
   83980:	f10c 0c08 	add.w	ip, ip, #8
   83984:	460b      	mov	r3, r1
   83986:	3d10      	subs	r5, #16
   83988:	2d10      	cmp	r5, #16
   8398a:	dd0f      	ble.n	839ac <_vfiprintf_r+0x97c>
   8398c:	1c59      	adds	r1, r3, #1
   8398e:	3210      	adds	r2, #16
   83990:	2907      	cmp	r1, #7
   83992:	9215      	str	r2, [sp, #84]	; 0x54
   83994:	e88c 0840 	stmia.w	ip, {r6, fp}
   83998:	9114      	str	r1, [sp, #80]	; 0x50
   8399a:	ddf0      	ble.n	8397e <_vfiprintf_r+0x94e>
   8399c:	b9ba      	cbnz	r2, 839ce <_vfiprintf_r+0x99e>
   8399e:	3d10      	subs	r5, #16
   839a0:	2d10      	cmp	r5, #16
   839a2:	f04f 0001 	mov.w	r0, #1
   839a6:	4613      	mov	r3, r2
   839a8:	46cc      	mov	ip, r9
   839aa:	dcef      	bgt.n	8398c <_vfiprintf_r+0x95c>
   839ac:	4633      	mov	r3, r6
   839ae:	4666      	mov	r6, ip
   839b0:	46a4      	mov	ip, r4
   839b2:	462c      	mov	r4, r5
   839b4:	461d      	mov	r5, r3
   839b6:	4422      	add	r2, r4
   839b8:	2807      	cmp	r0, #7
   839ba:	9215      	str	r2, [sp, #84]	; 0x54
   839bc:	6035      	str	r5, [r6, #0]
   839be:	6074      	str	r4, [r6, #4]
   839c0:	9014      	str	r0, [sp, #80]	; 0x50
   839c2:	f300 80af 	bgt.w	83b24 <_vfiprintf_r+0xaf4>
   839c6:	3608      	adds	r6, #8
   839c8:	1c41      	adds	r1, r0, #1
   839ca:	4603      	mov	r3, r0
   839cc:	e6c2      	b.n	83754 <_vfiprintf_r+0x724>
   839ce:	9806      	ldr	r0, [sp, #24]
   839d0:	9902      	ldr	r1, [sp, #8]
   839d2:	aa13      	add	r2, sp, #76	; 0x4c
   839d4:	f7ff faf0 	bl	82fb8 <__sprint_r.part.0>
   839d8:	2800      	cmp	r0, #0
   839da:	f47f af7c 	bne.w	838d6 <_vfiprintf_r+0x8a6>
   839de:	9b14      	ldr	r3, [sp, #80]	; 0x50
   839e0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   839e2:	1c58      	adds	r0, r3, #1
   839e4:	46cc      	mov	ip, r9
   839e6:	e7ce      	b.n	83986 <_vfiprintf_r+0x956>
   839e8:	2a00      	cmp	r2, #0
   839ea:	d179      	bne.n	83ae0 <_vfiprintf_r+0xab0>
   839ec:	4619      	mov	r1, r3
   839ee:	464e      	mov	r6, r9
   839f0:	4613      	mov	r3, r2
   839f2:	e69c      	b.n	8372e <_vfiprintf_r+0x6fe>
   839f4:	2a00      	cmp	r2, #0
   839f6:	f040 8084 	bne.w	83b02 <_vfiprintf_r+0xad2>
   839fa:	2101      	movs	r1, #1
   839fc:	4613      	mov	r3, r2
   839fe:	464e      	mov	r6, r9
   83a00:	e6a4      	b.n	8374c <_vfiprintf_r+0x71c>
   83a02:	464f      	mov	r7, r9
   83a04:	e448      	b.n	83298 <_vfiprintf_r+0x268>
   83a06:	2d00      	cmp	r5, #0
   83a08:	bf08      	it	eq
   83a0a:	2c0a      	cmpeq	r4, #10
   83a0c:	d246      	bcs.n	83a9c <_vfiprintf_r+0xa6c>
   83a0e:	3430      	adds	r4, #48	; 0x30
   83a10:	af30      	add	r7, sp, #192	; 0xc0
   83a12:	f807 4d41 	strb.w	r4, [r7, #-65]!
   83a16:	ebc7 0309 	rsb	r3, r7, r9
   83a1a:	9305      	str	r3, [sp, #20]
   83a1c:	e43c      	b.n	83298 <_vfiprintf_r+0x268>
   83a1e:	2302      	movs	r3, #2
   83a20:	e417      	b.n	83252 <_vfiprintf_r+0x222>
   83a22:	2a00      	cmp	r2, #0
   83a24:	f040 80af 	bne.w	83b86 <_vfiprintf_r+0xb56>
   83a28:	4613      	mov	r3, r2
   83a2a:	2101      	movs	r1, #1
   83a2c:	464e      	mov	r6, r9
   83a2e:	e66d      	b.n	8370c <_vfiprintf_r+0x6dc>
   83a30:	4644      	mov	r4, r8
   83a32:	f7ff bb58 	b.w	830e6 <_vfiprintf_r+0xb6>
   83a36:	9806      	ldr	r0, [sp, #24]
   83a38:	9902      	ldr	r1, [sp, #8]
   83a3a:	aa13      	add	r2, sp, #76	; 0x4c
   83a3c:	f7ff fabc 	bl	82fb8 <__sprint_r.part.0>
   83a40:	2800      	cmp	r0, #0
   83a42:	f47f af48 	bne.w	838d6 <_vfiprintf_r+0x8a6>
   83a46:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83a48:	464e      	mov	r6, r9
   83a4a:	e6c6      	b.n	837da <_vfiprintf_r+0x7aa>
   83a4c:	9d08      	ldr	r5, [sp, #32]
   83a4e:	682c      	ldr	r4, [r5, #0]
   83a50:	3504      	adds	r5, #4
   83a52:	9508      	str	r5, [sp, #32]
   83a54:	2500      	movs	r5, #0
   83a56:	f7ff bbfc 	b.w	83252 <_vfiprintf_r+0x222>
   83a5a:	9d08      	ldr	r5, [sp, #32]
   83a5c:	2301      	movs	r3, #1
   83a5e:	682c      	ldr	r4, [r5, #0]
   83a60:	3504      	adds	r5, #4
   83a62:	9508      	str	r5, [sp, #32]
   83a64:	2500      	movs	r5, #0
   83a66:	f7ff bbf4 	b.w	83252 <_vfiprintf_r+0x222>
   83a6a:	9d08      	ldr	r5, [sp, #32]
   83a6c:	682c      	ldr	r4, [r5, #0]
   83a6e:	3504      	adds	r5, #4
   83a70:	9508      	str	r5, [sp, #32]
   83a72:	2500      	movs	r5, #0
   83a74:	e525      	b.n	834c2 <_vfiprintf_r+0x492>
   83a76:	9d08      	ldr	r5, [sp, #32]
   83a78:	682c      	ldr	r4, [r5, #0]
   83a7a:	3504      	adds	r5, #4
   83a7c:	9508      	str	r5, [sp, #32]
   83a7e:	17e5      	asrs	r5, r4, #31
   83a80:	4622      	mov	r2, r4
   83a82:	462b      	mov	r3, r5
   83a84:	e48e      	b.n	833a4 <_vfiprintf_r+0x374>
   83a86:	9806      	ldr	r0, [sp, #24]
   83a88:	9902      	ldr	r1, [sp, #8]
   83a8a:	aa13      	add	r2, sp, #76	; 0x4c
   83a8c:	f7ff fa94 	bl	82fb8 <__sprint_r.part.0>
   83a90:	2800      	cmp	r0, #0
   83a92:	f47f af20 	bne.w	838d6 <_vfiprintf_r+0x8a6>
   83a96:	464e      	mov	r6, r9
   83a98:	f7ff bb9a 	b.w	831d0 <_vfiprintf_r+0x1a0>
   83a9c:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   83aa0:	9603      	str	r6, [sp, #12]
   83aa2:	465e      	mov	r6, fp
   83aa4:	46e3      	mov	fp, ip
   83aa6:	4620      	mov	r0, r4
   83aa8:	4629      	mov	r1, r5
   83aaa:	220a      	movs	r2, #10
   83aac:	2300      	movs	r3, #0
   83aae:	f001 fdb9 	bl	85624 <__aeabi_uldivmod>
   83ab2:	3230      	adds	r2, #48	; 0x30
   83ab4:	7032      	strb	r2, [r6, #0]
   83ab6:	4620      	mov	r0, r4
   83ab8:	4629      	mov	r1, r5
   83aba:	220a      	movs	r2, #10
   83abc:	2300      	movs	r3, #0
   83abe:	f001 fdb1 	bl	85624 <__aeabi_uldivmod>
   83ac2:	4604      	mov	r4, r0
   83ac4:	460d      	mov	r5, r1
   83ac6:	ea54 0005 	orrs.w	r0, r4, r5
   83aca:	4637      	mov	r7, r6
   83acc:	f106 36ff 	add.w	r6, r6, #4294967295
   83ad0:	d1e9      	bne.n	83aa6 <_vfiprintf_r+0xa76>
   83ad2:	ebc7 0309 	rsb	r3, r7, r9
   83ad6:	46dc      	mov	ip, fp
   83ad8:	9e03      	ldr	r6, [sp, #12]
   83ada:	9305      	str	r3, [sp, #20]
   83adc:	f7ff bbdc 	b.w	83298 <_vfiprintf_r+0x268>
   83ae0:	9806      	ldr	r0, [sp, #24]
   83ae2:	9902      	ldr	r1, [sp, #8]
   83ae4:	aa13      	add	r2, sp, #76	; 0x4c
   83ae6:	f8cd c004 	str.w	ip, [sp, #4]
   83aea:	f7ff fa65 	bl	82fb8 <__sprint_r.part.0>
   83aee:	f8dd c004 	ldr.w	ip, [sp, #4]
   83af2:	2800      	cmp	r0, #0
   83af4:	f47f aeef 	bne.w	838d6 <_vfiprintf_r+0x8a6>
   83af8:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83afa:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83afc:	1c59      	adds	r1, r3, #1
   83afe:	464e      	mov	r6, r9
   83b00:	e615      	b.n	8372e <_vfiprintf_r+0x6fe>
   83b02:	9806      	ldr	r0, [sp, #24]
   83b04:	9902      	ldr	r1, [sp, #8]
   83b06:	aa13      	add	r2, sp, #76	; 0x4c
   83b08:	f8cd c004 	str.w	ip, [sp, #4]
   83b0c:	f7ff fa54 	bl	82fb8 <__sprint_r.part.0>
   83b10:	f8dd c004 	ldr.w	ip, [sp, #4]
   83b14:	2800      	cmp	r0, #0
   83b16:	f47f aede 	bne.w	838d6 <_vfiprintf_r+0x8a6>
   83b1a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83b1c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83b1e:	1c59      	adds	r1, r3, #1
   83b20:	464e      	mov	r6, r9
   83b22:	e613      	b.n	8374c <_vfiprintf_r+0x71c>
   83b24:	2a00      	cmp	r2, #0
   83b26:	d156      	bne.n	83bd6 <_vfiprintf_r+0xba6>
   83b28:	2101      	movs	r1, #1
   83b2a:	4613      	mov	r3, r2
   83b2c:	464e      	mov	r6, r9
   83b2e:	e611      	b.n	83754 <_vfiprintf_r+0x724>
   83b30:	9806      	ldr	r0, [sp, #24]
   83b32:	9902      	ldr	r1, [sp, #8]
   83b34:	aa13      	add	r2, sp, #76	; 0x4c
   83b36:	f7ff fa3f 	bl	82fb8 <__sprint_r.part.0>
   83b3a:	2800      	cmp	r0, #0
   83b3c:	f47f aecb 	bne.w	838d6 <_vfiprintf_r+0x8a6>
   83b40:	9914      	ldr	r1, [sp, #80]	; 0x50
   83b42:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83b44:	3101      	adds	r1, #1
   83b46:	464e      	mov	r6, r9
   83b48:	e639      	b.n	837be <_vfiprintf_r+0x78e>
   83b4a:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   83b4e:	4264      	negs	r4, r4
   83b50:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   83b54:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   83b58:	f8cd b01c 	str.w	fp, [sp, #28]
   83b5c:	f8cd c014 	str.w	ip, [sp, #20]
   83b60:	2301      	movs	r3, #1
   83b62:	f7ff bb7e 	b.w	83262 <_vfiprintf_r+0x232>
   83b66:	f01a 0f10 	tst.w	sl, #16
   83b6a:	d11d      	bne.n	83ba8 <_vfiprintf_r+0xb78>
   83b6c:	f01a 0f40 	tst.w	sl, #64	; 0x40
   83b70:	d058      	beq.n	83c24 <_vfiprintf_r+0xbf4>
   83b72:	9d08      	ldr	r5, [sp, #32]
   83b74:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   83b78:	682b      	ldr	r3, [r5, #0]
   83b7a:	3504      	adds	r5, #4
   83b7c:	9508      	str	r5, [sp, #32]
   83b7e:	f8a3 b000 	strh.w	fp, [r3]
   83b82:	f7ff ba88 	b.w	83096 <_vfiprintf_r+0x66>
   83b86:	9806      	ldr	r0, [sp, #24]
   83b88:	9902      	ldr	r1, [sp, #8]
   83b8a:	aa13      	add	r2, sp, #76	; 0x4c
   83b8c:	f8cd c004 	str.w	ip, [sp, #4]
   83b90:	f7ff fa12 	bl	82fb8 <__sprint_r.part.0>
   83b94:	f8dd c004 	ldr.w	ip, [sp, #4]
   83b98:	2800      	cmp	r0, #0
   83b9a:	f47f ae9c 	bne.w	838d6 <_vfiprintf_r+0x8a6>
   83b9e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83ba0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83ba2:	1c59      	adds	r1, r3, #1
   83ba4:	464e      	mov	r6, r9
   83ba6:	e5b1      	b.n	8370c <_vfiprintf_r+0x6dc>
   83ba8:	f8dd b020 	ldr.w	fp, [sp, #32]
   83bac:	9c09      	ldr	r4, [sp, #36]	; 0x24
   83bae:	f8db 3000 	ldr.w	r3, [fp]
   83bb2:	f10b 0b04 	add.w	fp, fp, #4
   83bb6:	f8cd b020 	str.w	fp, [sp, #32]
   83bba:	601c      	str	r4, [r3, #0]
   83bbc:	f7ff ba6b 	b.w	83096 <_vfiprintf_r+0x66>
   83bc0:	9408      	str	r4, [sp, #32]
   83bc2:	f7ff f997 	bl	82ef4 <strlen>
   83bc6:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   83bca:	9005      	str	r0, [sp, #20]
   83bcc:	9407      	str	r4, [sp, #28]
   83bce:	f04f 0c00 	mov.w	ip, #0
   83bd2:	f7ff bb61 	b.w	83298 <_vfiprintf_r+0x268>
   83bd6:	9806      	ldr	r0, [sp, #24]
   83bd8:	9902      	ldr	r1, [sp, #8]
   83bda:	aa13      	add	r2, sp, #76	; 0x4c
   83bdc:	f8cd c004 	str.w	ip, [sp, #4]
   83be0:	f7ff f9ea 	bl	82fb8 <__sprint_r.part.0>
   83be4:	f8dd c004 	ldr.w	ip, [sp, #4]
   83be8:	2800      	cmp	r0, #0
   83bea:	f47f ae74 	bne.w	838d6 <_vfiprintf_r+0x8a6>
   83bee:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83bf0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83bf2:	1c59      	adds	r1, r3, #1
   83bf4:	464e      	mov	r6, r9
   83bf6:	e5ad      	b.n	83754 <_vfiprintf_r+0x724>
   83bf8:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83bfa:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83bfc:	3301      	adds	r3, #1
   83bfe:	4d02      	ldr	r5, [pc, #8]	; (83c08 <_vfiprintf_r+0xbd8>)
   83c00:	f7ff bb9a 	b.w	83338 <_vfiprintf_r+0x308>
   83c04:	00085d3c 	.word	0x00085d3c
   83c08:	00085d4c 	.word	0x00085d4c
   83c0c:	f1bc 0f06 	cmp.w	ip, #6
   83c10:	bf34      	ite	cc
   83c12:	4663      	movcc	r3, ip
   83c14:	2306      	movcs	r3, #6
   83c16:	9408      	str	r4, [sp, #32]
   83c18:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   83c1c:	9305      	str	r3, [sp, #20]
   83c1e:	9403      	str	r4, [sp, #12]
   83c20:	4f16      	ldr	r7, [pc, #88]	; (83c7c <_vfiprintf_r+0xc4c>)
   83c22:	e472      	b.n	8350a <_vfiprintf_r+0x4da>
   83c24:	9c08      	ldr	r4, [sp, #32]
   83c26:	9d09      	ldr	r5, [sp, #36]	; 0x24
   83c28:	6823      	ldr	r3, [r4, #0]
   83c2a:	3404      	adds	r4, #4
   83c2c:	9408      	str	r4, [sp, #32]
   83c2e:	601d      	str	r5, [r3, #0]
   83c30:	f7ff ba31 	b.w	83096 <_vfiprintf_r+0x66>
   83c34:	9814      	ldr	r0, [sp, #80]	; 0x50
   83c36:	4d12      	ldr	r5, [pc, #72]	; (83c80 <_vfiprintf_r+0xc50>)
   83c38:	3001      	adds	r0, #1
   83c3a:	e5fc      	b.n	83836 <_vfiprintf_r+0x806>
   83c3c:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   83c40:	f8cd c014 	str.w	ip, [sp, #20]
   83c44:	9507      	str	r5, [sp, #28]
   83c46:	9408      	str	r4, [sp, #32]
   83c48:	4684      	mov	ip, r0
   83c4a:	f7ff bb25 	b.w	83298 <_vfiprintf_r+0x268>
   83c4e:	4608      	mov	r0, r1
   83c50:	e6b1      	b.n	839b6 <_vfiprintf_r+0x986>
   83c52:	46a0      	mov	r8, r4
   83c54:	2500      	movs	r5, #0
   83c56:	f7ff ba5a 	b.w	8310e <_vfiprintf_r+0xde>
   83c5a:	f8dd b020 	ldr.w	fp, [sp, #32]
   83c5e:	f898 3001 	ldrb.w	r3, [r8, #1]
   83c62:	f8db 5000 	ldr.w	r5, [fp]
   83c66:	f10b 0204 	add.w	r2, fp, #4
   83c6a:	2d00      	cmp	r5, #0
   83c6c:	9208      	str	r2, [sp, #32]
   83c6e:	46a0      	mov	r8, r4
   83c70:	f6bf aa4b 	bge.w	8310a <_vfiprintf_r+0xda>
   83c74:	f04f 35ff 	mov.w	r5, #4294967295
   83c78:	f7ff ba47 	b.w	8310a <_vfiprintf_r+0xda>
   83c7c:	00085d34 	.word	0x00085d34
   83c80:	00085d4c 	.word	0x00085d4c

00083c84 <__sbprintf>:
   83c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83c88:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   83c8a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   83c8e:	4688      	mov	r8, r1
   83c90:	9719      	str	r7, [sp, #100]	; 0x64
   83c92:	f8d8 701c 	ldr.w	r7, [r8, #28]
   83c96:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   83c9a:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   83c9e:	9707      	str	r7, [sp, #28]
   83ca0:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   83ca4:	ac1a      	add	r4, sp, #104	; 0x68
   83ca6:	f44f 6580 	mov.w	r5, #1024	; 0x400
   83caa:	f02a 0a02 	bic.w	sl, sl, #2
   83cae:	2600      	movs	r6, #0
   83cb0:	4669      	mov	r1, sp
   83cb2:	9400      	str	r4, [sp, #0]
   83cb4:	9404      	str	r4, [sp, #16]
   83cb6:	9502      	str	r5, [sp, #8]
   83cb8:	9505      	str	r5, [sp, #20]
   83cba:	f8ad a00c 	strh.w	sl, [sp, #12]
   83cbe:	f8ad 900e 	strh.w	r9, [sp, #14]
   83cc2:	9709      	str	r7, [sp, #36]	; 0x24
   83cc4:	9606      	str	r6, [sp, #24]
   83cc6:	4605      	mov	r5, r0
   83cc8:	f7ff f9b2 	bl	83030 <_vfiprintf_r>
   83ccc:	1e04      	subs	r4, r0, #0
   83cce:	db07      	blt.n	83ce0 <__sbprintf+0x5c>
   83cd0:	4628      	mov	r0, r5
   83cd2:	4669      	mov	r1, sp
   83cd4:	f000 f92a 	bl	83f2c <_fflush_r>
   83cd8:	42b0      	cmp	r0, r6
   83cda:	bf18      	it	ne
   83cdc:	f04f 34ff 	movne.w	r4, #4294967295
   83ce0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   83ce4:	065b      	lsls	r3, r3, #25
   83ce6:	d505      	bpl.n	83cf4 <__sbprintf+0x70>
   83ce8:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   83cec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83cf0:	f8a8 300c 	strh.w	r3, [r8, #12]
   83cf4:	4620      	mov	r0, r4
   83cf6:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   83cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83cfe:	bf00      	nop

00083d00 <__swsetup_r>:
   83d00:	4b2f      	ldr	r3, [pc, #188]	; (83dc0 <__swsetup_r+0xc0>)
   83d02:	b570      	push	{r4, r5, r6, lr}
   83d04:	4606      	mov	r6, r0
   83d06:	6818      	ldr	r0, [r3, #0]
   83d08:	460c      	mov	r4, r1
   83d0a:	b110      	cbz	r0, 83d12 <__swsetup_r+0x12>
   83d0c:	6b82      	ldr	r2, [r0, #56]	; 0x38
   83d0e:	2a00      	cmp	r2, #0
   83d10:	d036      	beq.n	83d80 <__swsetup_r+0x80>
   83d12:	89a5      	ldrh	r5, [r4, #12]
   83d14:	b2ab      	uxth	r3, r5
   83d16:	0719      	lsls	r1, r3, #28
   83d18:	d50c      	bpl.n	83d34 <__swsetup_r+0x34>
   83d1a:	6922      	ldr	r2, [r4, #16]
   83d1c:	b1aa      	cbz	r2, 83d4a <__swsetup_r+0x4a>
   83d1e:	f013 0101 	ands.w	r1, r3, #1
   83d22:	d01e      	beq.n	83d62 <__swsetup_r+0x62>
   83d24:	6963      	ldr	r3, [r4, #20]
   83d26:	2100      	movs	r1, #0
   83d28:	425b      	negs	r3, r3
   83d2a:	61a3      	str	r3, [r4, #24]
   83d2c:	60a1      	str	r1, [r4, #8]
   83d2e:	b1f2      	cbz	r2, 83d6e <__swsetup_r+0x6e>
   83d30:	2000      	movs	r0, #0
   83d32:	bd70      	pop	{r4, r5, r6, pc}
   83d34:	06da      	lsls	r2, r3, #27
   83d36:	d53a      	bpl.n	83dae <__swsetup_r+0xae>
   83d38:	075b      	lsls	r3, r3, #29
   83d3a:	d424      	bmi.n	83d86 <__swsetup_r+0x86>
   83d3c:	6922      	ldr	r2, [r4, #16]
   83d3e:	f045 0308 	orr.w	r3, r5, #8
   83d42:	81a3      	strh	r3, [r4, #12]
   83d44:	b29b      	uxth	r3, r3
   83d46:	2a00      	cmp	r2, #0
   83d48:	d1e9      	bne.n	83d1e <__swsetup_r+0x1e>
   83d4a:	f403 7120 	and.w	r1, r3, #640	; 0x280
   83d4e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   83d52:	d0e4      	beq.n	83d1e <__swsetup_r+0x1e>
   83d54:	4630      	mov	r0, r6
   83d56:	4621      	mov	r1, r4
   83d58:	f000 fcce 	bl	846f8 <__smakebuf_r>
   83d5c:	89a3      	ldrh	r3, [r4, #12]
   83d5e:	6922      	ldr	r2, [r4, #16]
   83d60:	e7dd      	b.n	83d1e <__swsetup_r+0x1e>
   83d62:	0798      	lsls	r0, r3, #30
   83d64:	bf58      	it	pl
   83d66:	6961      	ldrpl	r1, [r4, #20]
   83d68:	60a1      	str	r1, [r4, #8]
   83d6a:	2a00      	cmp	r2, #0
   83d6c:	d1e0      	bne.n	83d30 <__swsetup_r+0x30>
   83d6e:	89a3      	ldrh	r3, [r4, #12]
   83d70:	061a      	lsls	r2, r3, #24
   83d72:	d5dd      	bpl.n	83d30 <__swsetup_r+0x30>
   83d74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83d78:	81a3      	strh	r3, [r4, #12]
   83d7a:	f04f 30ff 	mov.w	r0, #4294967295
   83d7e:	bd70      	pop	{r4, r5, r6, pc}
   83d80:	f000 f8f0 	bl	83f64 <__sinit>
   83d84:	e7c5      	b.n	83d12 <__swsetup_r+0x12>
   83d86:	6b21      	ldr	r1, [r4, #48]	; 0x30
   83d88:	b149      	cbz	r1, 83d9e <__swsetup_r+0x9e>
   83d8a:	f104 0340 	add.w	r3, r4, #64	; 0x40
   83d8e:	4299      	cmp	r1, r3
   83d90:	d003      	beq.n	83d9a <__swsetup_r+0x9a>
   83d92:	4630      	mov	r0, r6
   83d94:	f000 fa2a 	bl	841ec <_free_r>
   83d98:	89a5      	ldrh	r5, [r4, #12]
   83d9a:	2300      	movs	r3, #0
   83d9c:	6323      	str	r3, [r4, #48]	; 0x30
   83d9e:	6922      	ldr	r2, [r4, #16]
   83da0:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   83da4:	2100      	movs	r1, #0
   83da6:	b2ad      	uxth	r5, r5
   83da8:	6022      	str	r2, [r4, #0]
   83daa:	6061      	str	r1, [r4, #4]
   83dac:	e7c7      	b.n	83d3e <__swsetup_r+0x3e>
   83dae:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   83db2:	2309      	movs	r3, #9
   83db4:	6033      	str	r3, [r6, #0]
   83db6:	f04f 30ff 	mov.w	r0, #4294967295
   83dba:	81a5      	strh	r5, [r4, #12]
   83dbc:	bd70      	pop	{r4, r5, r6, pc}
   83dbe:	bf00      	nop
   83dc0:	20070568 	.word	0x20070568

00083dc4 <register_fini>:
   83dc4:	4b02      	ldr	r3, [pc, #8]	; (83dd0 <register_fini+0xc>)
   83dc6:	b113      	cbz	r3, 83dce <register_fini+0xa>
   83dc8:	4802      	ldr	r0, [pc, #8]	; (83dd4 <register_fini+0x10>)
   83dca:	f000 b805 	b.w	83dd8 <atexit>
   83dce:	4770      	bx	lr
   83dd0:	00000000 	.word	0x00000000
   83dd4:	00084061 	.word	0x00084061

00083dd8 <atexit>:
   83dd8:	4601      	mov	r1, r0
   83dda:	2000      	movs	r0, #0
   83ddc:	4602      	mov	r2, r0
   83dde:	4603      	mov	r3, r0
   83de0:	f001 bb24 	b.w	8542c <__register_exitproc>

00083de4 <__sflush_r>:
   83de4:	898b      	ldrh	r3, [r1, #12]
   83de6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83dea:	b29a      	uxth	r2, r3
   83dec:	460d      	mov	r5, r1
   83dee:	0711      	lsls	r1, r2, #28
   83df0:	4680      	mov	r8, r0
   83df2:	d43c      	bmi.n	83e6e <__sflush_r+0x8a>
   83df4:	686a      	ldr	r2, [r5, #4]
   83df6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   83dfa:	2a00      	cmp	r2, #0
   83dfc:	81ab      	strh	r3, [r5, #12]
   83dfe:	dd59      	ble.n	83eb4 <__sflush_r+0xd0>
   83e00:	6aac      	ldr	r4, [r5, #40]	; 0x28
   83e02:	2c00      	cmp	r4, #0
   83e04:	d04b      	beq.n	83e9e <__sflush_r+0xba>
   83e06:	b29b      	uxth	r3, r3
   83e08:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   83e0c:	2100      	movs	r1, #0
   83e0e:	b292      	uxth	r2, r2
   83e10:	f8d8 6000 	ldr.w	r6, [r8]
   83e14:	f8c8 1000 	str.w	r1, [r8]
   83e18:	2a00      	cmp	r2, #0
   83e1a:	d04f      	beq.n	83ebc <__sflush_r+0xd8>
   83e1c:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   83e1e:	075f      	lsls	r7, r3, #29
   83e20:	d505      	bpl.n	83e2e <__sflush_r+0x4a>
   83e22:	6869      	ldr	r1, [r5, #4]
   83e24:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   83e26:	1a52      	subs	r2, r2, r1
   83e28:	b10b      	cbz	r3, 83e2e <__sflush_r+0x4a>
   83e2a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   83e2c:	1ad2      	subs	r2, r2, r3
   83e2e:	4640      	mov	r0, r8
   83e30:	69e9      	ldr	r1, [r5, #28]
   83e32:	2300      	movs	r3, #0
   83e34:	47a0      	blx	r4
   83e36:	1c44      	adds	r4, r0, #1
   83e38:	d04a      	beq.n	83ed0 <__sflush_r+0xec>
   83e3a:	89ab      	ldrh	r3, [r5, #12]
   83e3c:	692a      	ldr	r2, [r5, #16]
   83e3e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   83e42:	b29b      	uxth	r3, r3
   83e44:	2100      	movs	r1, #0
   83e46:	602a      	str	r2, [r5, #0]
   83e48:	04da      	lsls	r2, r3, #19
   83e4a:	81ab      	strh	r3, [r5, #12]
   83e4c:	6069      	str	r1, [r5, #4]
   83e4e:	d44c      	bmi.n	83eea <__sflush_r+0x106>
   83e50:	6b29      	ldr	r1, [r5, #48]	; 0x30
   83e52:	f8c8 6000 	str.w	r6, [r8]
   83e56:	b311      	cbz	r1, 83e9e <__sflush_r+0xba>
   83e58:	f105 0340 	add.w	r3, r5, #64	; 0x40
   83e5c:	4299      	cmp	r1, r3
   83e5e:	d002      	beq.n	83e66 <__sflush_r+0x82>
   83e60:	4640      	mov	r0, r8
   83e62:	f000 f9c3 	bl	841ec <_free_r>
   83e66:	2000      	movs	r0, #0
   83e68:	6328      	str	r0, [r5, #48]	; 0x30
   83e6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83e6e:	692e      	ldr	r6, [r5, #16]
   83e70:	b1ae      	cbz	r6, 83e9e <__sflush_r+0xba>
   83e72:	0791      	lsls	r1, r2, #30
   83e74:	682c      	ldr	r4, [r5, #0]
   83e76:	bf0c      	ite	eq
   83e78:	696b      	ldreq	r3, [r5, #20]
   83e7a:	2300      	movne	r3, #0
   83e7c:	602e      	str	r6, [r5, #0]
   83e7e:	1ba4      	subs	r4, r4, r6
   83e80:	60ab      	str	r3, [r5, #8]
   83e82:	e00a      	b.n	83e9a <__sflush_r+0xb6>
   83e84:	4632      	mov	r2, r6
   83e86:	4623      	mov	r3, r4
   83e88:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   83e8a:	4640      	mov	r0, r8
   83e8c:	69e9      	ldr	r1, [r5, #28]
   83e8e:	47b8      	blx	r7
   83e90:	2800      	cmp	r0, #0
   83e92:	ebc0 0404 	rsb	r4, r0, r4
   83e96:	4406      	add	r6, r0
   83e98:	dd04      	ble.n	83ea4 <__sflush_r+0xc0>
   83e9a:	2c00      	cmp	r4, #0
   83e9c:	dcf2      	bgt.n	83e84 <__sflush_r+0xa0>
   83e9e:	2000      	movs	r0, #0
   83ea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83ea4:	89ab      	ldrh	r3, [r5, #12]
   83ea6:	f04f 30ff 	mov.w	r0, #4294967295
   83eaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83eae:	81ab      	strh	r3, [r5, #12]
   83eb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83eb4:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   83eb6:	2a00      	cmp	r2, #0
   83eb8:	dca2      	bgt.n	83e00 <__sflush_r+0x1c>
   83eba:	e7f0      	b.n	83e9e <__sflush_r+0xba>
   83ebc:	2301      	movs	r3, #1
   83ebe:	4640      	mov	r0, r8
   83ec0:	69e9      	ldr	r1, [r5, #28]
   83ec2:	47a0      	blx	r4
   83ec4:	1c43      	adds	r3, r0, #1
   83ec6:	4602      	mov	r2, r0
   83ec8:	d01e      	beq.n	83f08 <__sflush_r+0x124>
   83eca:	89ab      	ldrh	r3, [r5, #12]
   83ecc:	6aac      	ldr	r4, [r5, #40]	; 0x28
   83ece:	e7a6      	b.n	83e1e <__sflush_r+0x3a>
   83ed0:	f8d8 3000 	ldr.w	r3, [r8]
   83ed4:	b95b      	cbnz	r3, 83eee <__sflush_r+0x10a>
   83ed6:	89aa      	ldrh	r2, [r5, #12]
   83ed8:	6929      	ldr	r1, [r5, #16]
   83eda:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   83ede:	b292      	uxth	r2, r2
   83ee0:	606b      	str	r3, [r5, #4]
   83ee2:	04d3      	lsls	r3, r2, #19
   83ee4:	81aa      	strh	r2, [r5, #12]
   83ee6:	6029      	str	r1, [r5, #0]
   83ee8:	d5b2      	bpl.n	83e50 <__sflush_r+0x6c>
   83eea:	6528      	str	r0, [r5, #80]	; 0x50
   83eec:	e7b0      	b.n	83e50 <__sflush_r+0x6c>
   83eee:	2b1d      	cmp	r3, #29
   83ef0:	d001      	beq.n	83ef6 <__sflush_r+0x112>
   83ef2:	2b16      	cmp	r3, #22
   83ef4:	d113      	bne.n	83f1e <__sflush_r+0x13a>
   83ef6:	89a9      	ldrh	r1, [r5, #12]
   83ef8:	692b      	ldr	r3, [r5, #16]
   83efa:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   83efe:	2200      	movs	r2, #0
   83f00:	81a9      	strh	r1, [r5, #12]
   83f02:	602b      	str	r3, [r5, #0]
   83f04:	606a      	str	r2, [r5, #4]
   83f06:	e7a3      	b.n	83e50 <__sflush_r+0x6c>
   83f08:	f8d8 3000 	ldr.w	r3, [r8]
   83f0c:	2b00      	cmp	r3, #0
   83f0e:	d0dc      	beq.n	83eca <__sflush_r+0xe6>
   83f10:	2b1d      	cmp	r3, #29
   83f12:	d001      	beq.n	83f18 <__sflush_r+0x134>
   83f14:	2b16      	cmp	r3, #22
   83f16:	d1c5      	bne.n	83ea4 <__sflush_r+0xc0>
   83f18:	f8c8 6000 	str.w	r6, [r8]
   83f1c:	e7bf      	b.n	83e9e <__sflush_r+0xba>
   83f1e:	89ab      	ldrh	r3, [r5, #12]
   83f20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83f24:	81ab      	strh	r3, [r5, #12]
   83f26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83f2a:	bf00      	nop

00083f2c <_fflush_r>:
   83f2c:	b510      	push	{r4, lr}
   83f2e:	4604      	mov	r4, r0
   83f30:	b082      	sub	sp, #8
   83f32:	b108      	cbz	r0, 83f38 <_fflush_r+0xc>
   83f34:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83f36:	b153      	cbz	r3, 83f4e <_fflush_r+0x22>
   83f38:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   83f3c:	b908      	cbnz	r0, 83f42 <_fflush_r+0x16>
   83f3e:	b002      	add	sp, #8
   83f40:	bd10      	pop	{r4, pc}
   83f42:	4620      	mov	r0, r4
   83f44:	b002      	add	sp, #8
   83f46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   83f4a:	f7ff bf4b 	b.w	83de4 <__sflush_r>
   83f4e:	9101      	str	r1, [sp, #4]
   83f50:	f000 f808 	bl	83f64 <__sinit>
   83f54:	9901      	ldr	r1, [sp, #4]
   83f56:	e7ef      	b.n	83f38 <_fflush_r+0xc>

00083f58 <_cleanup_r>:
   83f58:	4901      	ldr	r1, [pc, #4]	; (83f60 <_cleanup_r+0x8>)
   83f5a:	f000 bb9f 	b.w	8469c <_fwalk>
   83f5e:	bf00      	nop
   83f60:	00085579 	.word	0x00085579

00083f64 <__sinit>:
   83f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83f68:	6b84      	ldr	r4, [r0, #56]	; 0x38
   83f6a:	b083      	sub	sp, #12
   83f6c:	4607      	mov	r7, r0
   83f6e:	2c00      	cmp	r4, #0
   83f70:	d165      	bne.n	8403e <__sinit+0xda>
   83f72:	687d      	ldr	r5, [r7, #4]
   83f74:	4833      	ldr	r0, [pc, #204]	; (84044 <__sinit+0xe0>)
   83f76:	2304      	movs	r3, #4
   83f78:	2103      	movs	r1, #3
   83f7a:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   83f7e:	63f8      	str	r0, [r7, #60]	; 0x3c
   83f80:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   83f84:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   83f88:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   83f8c:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   83f90:	81ab      	strh	r3, [r5, #12]
   83f92:	602c      	str	r4, [r5, #0]
   83f94:	606c      	str	r4, [r5, #4]
   83f96:	60ac      	str	r4, [r5, #8]
   83f98:	666c      	str	r4, [r5, #100]	; 0x64
   83f9a:	81ec      	strh	r4, [r5, #14]
   83f9c:	612c      	str	r4, [r5, #16]
   83f9e:	616c      	str	r4, [r5, #20]
   83fa0:	61ac      	str	r4, [r5, #24]
   83fa2:	4621      	mov	r1, r4
   83fa4:	2208      	movs	r2, #8
   83fa6:	f7fe fed3 	bl	82d50 <memset>
   83faa:	f8df b09c 	ldr.w	fp, [pc, #156]	; 84048 <__sinit+0xe4>
   83fae:	68be      	ldr	r6, [r7, #8]
   83fb0:	f8df a098 	ldr.w	sl, [pc, #152]	; 8404c <__sinit+0xe8>
   83fb4:	f8df 9098 	ldr.w	r9, [pc, #152]	; 84050 <__sinit+0xec>
   83fb8:	f8df 8098 	ldr.w	r8, [pc, #152]	; 84054 <__sinit+0xf0>
   83fbc:	2301      	movs	r3, #1
   83fbe:	2209      	movs	r2, #9
   83fc0:	61ed      	str	r5, [r5, #28]
   83fc2:	f8c5 b020 	str.w	fp, [r5, #32]
   83fc6:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   83fca:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   83fce:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   83fd2:	4621      	mov	r1, r4
   83fd4:	81f3      	strh	r3, [r6, #14]
   83fd6:	81b2      	strh	r2, [r6, #12]
   83fd8:	6034      	str	r4, [r6, #0]
   83fda:	6074      	str	r4, [r6, #4]
   83fdc:	60b4      	str	r4, [r6, #8]
   83fde:	6674      	str	r4, [r6, #100]	; 0x64
   83fe0:	6134      	str	r4, [r6, #16]
   83fe2:	6174      	str	r4, [r6, #20]
   83fe4:	61b4      	str	r4, [r6, #24]
   83fe6:	2208      	movs	r2, #8
   83fe8:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   83fec:	9301      	str	r3, [sp, #4]
   83fee:	f7fe feaf 	bl	82d50 <memset>
   83ff2:	68fd      	ldr	r5, [r7, #12]
   83ff4:	2012      	movs	r0, #18
   83ff6:	2202      	movs	r2, #2
   83ff8:	61f6      	str	r6, [r6, #28]
   83ffa:	f8c6 b020 	str.w	fp, [r6, #32]
   83ffe:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   84002:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   84006:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   8400a:	4621      	mov	r1, r4
   8400c:	81a8      	strh	r0, [r5, #12]
   8400e:	81ea      	strh	r2, [r5, #14]
   84010:	602c      	str	r4, [r5, #0]
   84012:	606c      	str	r4, [r5, #4]
   84014:	60ac      	str	r4, [r5, #8]
   84016:	666c      	str	r4, [r5, #100]	; 0x64
   84018:	612c      	str	r4, [r5, #16]
   8401a:	616c      	str	r4, [r5, #20]
   8401c:	61ac      	str	r4, [r5, #24]
   8401e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   84022:	2208      	movs	r2, #8
   84024:	f7fe fe94 	bl	82d50 <memset>
   84028:	9b01      	ldr	r3, [sp, #4]
   8402a:	61ed      	str	r5, [r5, #28]
   8402c:	f8c5 b020 	str.w	fp, [r5, #32]
   84030:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   84034:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   84038:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   8403c:	63bb      	str	r3, [r7, #56]	; 0x38
   8403e:	b003      	add	sp, #12
   84040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84044:	00083f59 	.word	0x00083f59
   84048:	0008526d 	.word	0x0008526d
   8404c:	00085291 	.word	0x00085291
   84050:	000852c9 	.word	0x000852c9
   84054:	000852e9 	.word	0x000852e9

00084058 <__sfp_lock_acquire>:
   84058:	4770      	bx	lr
   8405a:	bf00      	nop

0008405c <__sfp_lock_release>:
   8405c:	4770      	bx	lr
   8405e:	bf00      	nop

00084060 <__libc_fini_array>:
   84060:	b538      	push	{r3, r4, r5, lr}
   84062:	4d09      	ldr	r5, [pc, #36]	; (84088 <__libc_fini_array+0x28>)
   84064:	4c09      	ldr	r4, [pc, #36]	; (8408c <__libc_fini_array+0x2c>)
   84066:	1b64      	subs	r4, r4, r5
   84068:	10a4      	asrs	r4, r4, #2
   8406a:	bf18      	it	ne
   8406c:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   84070:	d005      	beq.n	8407e <__libc_fini_array+0x1e>
   84072:	3c01      	subs	r4, #1
   84074:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   84078:	4798      	blx	r3
   8407a:	2c00      	cmp	r4, #0
   8407c:	d1f9      	bne.n	84072 <__libc_fini_array+0x12>
   8407e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   84082:	f001 be75 	b.w	85d70 <_fini>
   84086:	bf00      	nop
   84088:	00085d7c 	.word	0x00085d7c
   8408c:	00085d80 	.word	0x00085d80

00084090 <_fputwc_r>:
   84090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84094:	8993      	ldrh	r3, [r2, #12]
   84096:	460f      	mov	r7, r1
   84098:	0499      	lsls	r1, r3, #18
   8409a:	b082      	sub	sp, #8
   8409c:	4614      	mov	r4, r2
   8409e:	4680      	mov	r8, r0
   840a0:	d406      	bmi.n	840b0 <_fputwc_r+0x20>
   840a2:	6e52      	ldr	r2, [r2, #100]	; 0x64
   840a4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   840a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   840ac:	81a3      	strh	r3, [r4, #12]
   840ae:	6662      	str	r2, [r4, #100]	; 0x64
   840b0:	f000 fb1c 	bl	846ec <__locale_mb_cur_max>
   840b4:	2801      	cmp	r0, #1
   840b6:	d03e      	beq.n	84136 <_fputwc_r+0xa6>
   840b8:	463a      	mov	r2, r7
   840ba:	4640      	mov	r0, r8
   840bc:	a901      	add	r1, sp, #4
   840be:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   840c2:	f001 f969 	bl	85398 <_wcrtomb_r>
   840c6:	1c42      	adds	r2, r0, #1
   840c8:	4606      	mov	r6, r0
   840ca:	d02d      	beq.n	84128 <_fputwc_r+0x98>
   840cc:	2800      	cmp	r0, #0
   840ce:	d03a      	beq.n	84146 <_fputwc_r+0xb6>
   840d0:	f89d 1004 	ldrb.w	r1, [sp, #4]
   840d4:	2500      	movs	r5, #0
   840d6:	e009      	b.n	840ec <_fputwc_r+0x5c>
   840d8:	6823      	ldr	r3, [r4, #0]
   840da:	7019      	strb	r1, [r3, #0]
   840dc:	6823      	ldr	r3, [r4, #0]
   840de:	3301      	adds	r3, #1
   840e0:	6023      	str	r3, [r4, #0]
   840e2:	3501      	adds	r5, #1
   840e4:	42b5      	cmp	r5, r6
   840e6:	d22e      	bcs.n	84146 <_fputwc_r+0xb6>
   840e8:	ab01      	add	r3, sp, #4
   840ea:	5ce9      	ldrb	r1, [r5, r3]
   840ec:	68a3      	ldr	r3, [r4, #8]
   840ee:	3b01      	subs	r3, #1
   840f0:	2b00      	cmp	r3, #0
   840f2:	60a3      	str	r3, [r4, #8]
   840f4:	daf0      	bge.n	840d8 <_fputwc_r+0x48>
   840f6:	69a2      	ldr	r2, [r4, #24]
   840f8:	4293      	cmp	r3, r2
   840fa:	db06      	blt.n	8410a <_fputwc_r+0x7a>
   840fc:	6823      	ldr	r3, [r4, #0]
   840fe:	7019      	strb	r1, [r3, #0]
   84100:	6823      	ldr	r3, [r4, #0]
   84102:	7819      	ldrb	r1, [r3, #0]
   84104:	3301      	adds	r3, #1
   84106:	290a      	cmp	r1, #10
   84108:	d1ea      	bne.n	840e0 <_fputwc_r+0x50>
   8410a:	4640      	mov	r0, r8
   8410c:	4622      	mov	r2, r4
   8410e:	f001 f8ef 	bl	852f0 <__swbuf_r>
   84112:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   84116:	4258      	negs	r0, r3
   84118:	4158      	adcs	r0, r3
   8411a:	2800      	cmp	r0, #0
   8411c:	d0e1      	beq.n	840e2 <_fputwc_r+0x52>
   8411e:	f04f 30ff 	mov.w	r0, #4294967295
   84122:	b002      	add	sp, #8
   84124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84128:	89a3      	ldrh	r3, [r4, #12]
   8412a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8412e:	81a3      	strh	r3, [r4, #12]
   84130:	b002      	add	sp, #8
   84132:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84136:	1e7b      	subs	r3, r7, #1
   84138:	2bfe      	cmp	r3, #254	; 0xfe
   8413a:	d8bd      	bhi.n	840b8 <_fputwc_r+0x28>
   8413c:	b2f9      	uxtb	r1, r7
   8413e:	4606      	mov	r6, r0
   84140:	f88d 1004 	strb.w	r1, [sp, #4]
   84144:	e7c6      	b.n	840d4 <_fputwc_r+0x44>
   84146:	4638      	mov	r0, r7
   84148:	b002      	add	sp, #8
   8414a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8414e:	bf00      	nop

00084150 <_malloc_trim_r>:
   84150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84152:	4d23      	ldr	r5, [pc, #140]	; (841e0 <_malloc_trim_r+0x90>)
   84154:	460f      	mov	r7, r1
   84156:	4604      	mov	r4, r0
   84158:	f000 fe92 	bl	84e80 <__malloc_lock>
   8415c:	68ab      	ldr	r3, [r5, #8]
   8415e:	685e      	ldr	r6, [r3, #4]
   84160:	f026 0603 	bic.w	r6, r6, #3
   84164:	1bf1      	subs	r1, r6, r7
   84166:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   8416a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   8416e:	f021 010f 	bic.w	r1, r1, #15
   84172:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   84176:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   8417a:	db07      	blt.n	8418c <_malloc_trim_r+0x3c>
   8417c:	4620      	mov	r0, r4
   8417e:	2100      	movs	r1, #0
   84180:	f001 f862 	bl	85248 <_sbrk_r>
   84184:	68ab      	ldr	r3, [r5, #8]
   84186:	4433      	add	r3, r6
   84188:	4298      	cmp	r0, r3
   8418a:	d004      	beq.n	84196 <_malloc_trim_r+0x46>
   8418c:	4620      	mov	r0, r4
   8418e:	f000 fe79 	bl	84e84 <__malloc_unlock>
   84192:	2000      	movs	r0, #0
   84194:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84196:	4620      	mov	r0, r4
   84198:	4279      	negs	r1, r7
   8419a:	f001 f855 	bl	85248 <_sbrk_r>
   8419e:	3001      	adds	r0, #1
   841a0:	d00d      	beq.n	841be <_malloc_trim_r+0x6e>
   841a2:	4b10      	ldr	r3, [pc, #64]	; (841e4 <_malloc_trim_r+0x94>)
   841a4:	68aa      	ldr	r2, [r5, #8]
   841a6:	6819      	ldr	r1, [r3, #0]
   841a8:	1bf6      	subs	r6, r6, r7
   841aa:	f046 0601 	orr.w	r6, r6, #1
   841ae:	4620      	mov	r0, r4
   841b0:	1bc9      	subs	r1, r1, r7
   841b2:	6056      	str	r6, [r2, #4]
   841b4:	6019      	str	r1, [r3, #0]
   841b6:	f000 fe65 	bl	84e84 <__malloc_unlock>
   841ba:	2001      	movs	r0, #1
   841bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   841be:	4620      	mov	r0, r4
   841c0:	2100      	movs	r1, #0
   841c2:	f001 f841 	bl	85248 <_sbrk_r>
   841c6:	68ab      	ldr	r3, [r5, #8]
   841c8:	1ac2      	subs	r2, r0, r3
   841ca:	2a0f      	cmp	r2, #15
   841cc:	ddde      	ble.n	8418c <_malloc_trim_r+0x3c>
   841ce:	4d06      	ldr	r5, [pc, #24]	; (841e8 <_malloc_trim_r+0x98>)
   841d0:	4904      	ldr	r1, [pc, #16]	; (841e4 <_malloc_trim_r+0x94>)
   841d2:	682d      	ldr	r5, [r5, #0]
   841d4:	f042 0201 	orr.w	r2, r2, #1
   841d8:	1b40      	subs	r0, r0, r5
   841da:	605a      	str	r2, [r3, #4]
   841dc:	6008      	str	r0, [r1, #0]
   841de:	e7d5      	b.n	8418c <_malloc_trim_r+0x3c>
   841e0:	20070590 	.word	0x20070590
   841e4:	20078c24 	.word	0x20078c24
   841e8:	2007099c 	.word	0x2007099c

000841ec <_free_r>:
   841ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   841f0:	460d      	mov	r5, r1
   841f2:	4606      	mov	r6, r0
   841f4:	2900      	cmp	r1, #0
   841f6:	d055      	beq.n	842a4 <_free_r+0xb8>
   841f8:	f000 fe42 	bl	84e80 <__malloc_lock>
   841fc:	f855 1c04 	ldr.w	r1, [r5, #-4]
   84200:	f8df c170 	ldr.w	ip, [pc, #368]	; 84374 <_free_r+0x188>
   84204:	f1a5 0408 	sub.w	r4, r5, #8
   84208:	f021 0301 	bic.w	r3, r1, #1
   8420c:	18e2      	adds	r2, r4, r3
   8420e:	f8dc 0008 	ldr.w	r0, [ip, #8]
   84212:	6857      	ldr	r7, [r2, #4]
   84214:	4290      	cmp	r0, r2
   84216:	f027 0703 	bic.w	r7, r7, #3
   8421a:	d068      	beq.n	842ee <_free_r+0x102>
   8421c:	f011 0101 	ands.w	r1, r1, #1
   84220:	6057      	str	r7, [r2, #4]
   84222:	d032      	beq.n	8428a <_free_r+0x9e>
   84224:	2100      	movs	r1, #0
   84226:	19d0      	adds	r0, r2, r7
   84228:	6840      	ldr	r0, [r0, #4]
   8422a:	07c0      	lsls	r0, r0, #31
   8422c:	d406      	bmi.n	8423c <_free_r+0x50>
   8422e:	443b      	add	r3, r7
   84230:	6890      	ldr	r0, [r2, #8]
   84232:	2900      	cmp	r1, #0
   84234:	d04d      	beq.n	842d2 <_free_r+0xe6>
   84236:	68d2      	ldr	r2, [r2, #12]
   84238:	60c2      	str	r2, [r0, #12]
   8423a:	6090      	str	r0, [r2, #8]
   8423c:	f043 0201 	orr.w	r2, r3, #1
   84240:	6062      	str	r2, [r4, #4]
   84242:	50e3      	str	r3, [r4, r3]
   84244:	b9e1      	cbnz	r1, 84280 <_free_r+0x94>
   84246:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   8424a:	d32d      	bcc.n	842a8 <_free_r+0xbc>
   8424c:	0a5a      	lsrs	r2, r3, #9
   8424e:	2a04      	cmp	r2, #4
   84250:	d869      	bhi.n	84326 <_free_r+0x13a>
   84252:	0998      	lsrs	r0, r3, #6
   84254:	3038      	adds	r0, #56	; 0x38
   84256:	0041      	lsls	r1, r0, #1
   84258:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   8425c:	f8dc 2008 	ldr.w	r2, [ip, #8]
   84260:	4944      	ldr	r1, [pc, #272]	; (84374 <_free_r+0x188>)
   84262:	4562      	cmp	r2, ip
   84264:	d065      	beq.n	84332 <_free_r+0x146>
   84266:	6851      	ldr	r1, [r2, #4]
   84268:	f021 0103 	bic.w	r1, r1, #3
   8426c:	428b      	cmp	r3, r1
   8426e:	d202      	bcs.n	84276 <_free_r+0x8a>
   84270:	6892      	ldr	r2, [r2, #8]
   84272:	4594      	cmp	ip, r2
   84274:	d1f7      	bne.n	84266 <_free_r+0x7a>
   84276:	68d3      	ldr	r3, [r2, #12]
   84278:	60e3      	str	r3, [r4, #12]
   8427a:	60a2      	str	r2, [r4, #8]
   8427c:	609c      	str	r4, [r3, #8]
   8427e:	60d4      	str	r4, [r2, #12]
   84280:	4630      	mov	r0, r6
   84282:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   84286:	f000 bdfd 	b.w	84e84 <__malloc_unlock>
   8428a:	f855 5c08 	ldr.w	r5, [r5, #-8]
   8428e:	f10c 0808 	add.w	r8, ip, #8
   84292:	1b64      	subs	r4, r4, r5
   84294:	68a0      	ldr	r0, [r4, #8]
   84296:	442b      	add	r3, r5
   84298:	4540      	cmp	r0, r8
   8429a:	d042      	beq.n	84322 <_free_r+0x136>
   8429c:	68e5      	ldr	r5, [r4, #12]
   8429e:	60c5      	str	r5, [r0, #12]
   842a0:	60a8      	str	r0, [r5, #8]
   842a2:	e7c0      	b.n	84226 <_free_r+0x3a>
   842a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   842a8:	08db      	lsrs	r3, r3, #3
   842aa:	109a      	asrs	r2, r3, #2
   842ac:	2001      	movs	r0, #1
   842ae:	4090      	lsls	r0, r2
   842b0:	f8dc 1004 	ldr.w	r1, [ip, #4]
   842b4:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   842b8:	689a      	ldr	r2, [r3, #8]
   842ba:	4301      	orrs	r1, r0
   842bc:	60a2      	str	r2, [r4, #8]
   842be:	60e3      	str	r3, [r4, #12]
   842c0:	f8cc 1004 	str.w	r1, [ip, #4]
   842c4:	4630      	mov	r0, r6
   842c6:	609c      	str	r4, [r3, #8]
   842c8:	60d4      	str	r4, [r2, #12]
   842ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   842ce:	f000 bdd9 	b.w	84e84 <__malloc_unlock>
   842d2:	4d29      	ldr	r5, [pc, #164]	; (84378 <_free_r+0x18c>)
   842d4:	42a8      	cmp	r0, r5
   842d6:	d1ae      	bne.n	84236 <_free_r+0x4a>
   842d8:	f043 0201 	orr.w	r2, r3, #1
   842dc:	f8cc 4014 	str.w	r4, [ip, #20]
   842e0:	f8cc 4010 	str.w	r4, [ip, #16]
   842e4:	60e0      	str	r0, [r4, #12]
   842e6:	60a0      	str	r0, [r4, #8]
   842e8:	6062      	str	r2, [r4, #4]
   842ea:	50e3      	str	r3, [r4, r3]
   842ec:	e7c8      	b.n	84280 <_free_r+0x94>
   842ee:	441f      	add	r7, r3
   842f0:	07cb      	lsls	r3, r1, #31
   842f2:	d407      	bmi.n	84304 <_free_r+0x118>
   842f4:	f855 1c08 	ldr.w	r1, [r5, #-8]
   842f8:	1a64      	subs	r4, r4, r1
   842fa:	68e3      	ldr	r3, [r4, #12]
   842fc:	68a2      	ldr	r2, [r4, #8]
   842fe:	440f      	add	r7, r1
   84300:	60d3      	str	r3, [r2, #12]
   84302:	609a      	str	r2, [r3, #8]
   84304:	4b1d      	ldr	r3, [pc, #116]	; (8437c <_free_r+0x190>)
   84306:	f047 0201 	orr.w	r2, r7, #1
   8430a:	681b      	ldr	r3, [r3, #0]
   8430c:	6062      	str	r2, [r4, #4]
   8430e:	429f      	cmp	r7, r3
   84310:	f8cc 4008 	str.w	r4, [ip, #8]
   84314:	d3b4      	bcc.n	84280 <_free_r+0x94>
   84316:	4b1a      	ldr	r3, [pc, #104]	; (84380 <_free_r+0x194>)
   84318:	4630      	mov	r0, r6
   8431a:	6819      	ldr	r1, [r3, #0]
   8431c:	f7ff ff18 	bl	84150 <_malloc_trim_r>
   84320:	e7ae      	b.n	84280 <_free_r+0x94>
   84322:	2101      	movs	r1, #1
   84324:	e77f      	b.n	84226 <_free_r+0x3a>
   84326:	2a14      	cmp	r2, #20
   84328:	d80b      	bhi.n	84342 <_free_r+0x156>
   8432a:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   8432e:	0041      	lsls	r1, r0, #1
   84330:	e792      	b.n	84258 <_free_r+0x6c>
   84332:	1080      	asrs	r0, r0, #2
   84334:	2501      	movs	r5, #1
   84336:	4085      	lsls	r5, r0
   84338:	6848      	ldr	r0, [r1, #4]
   8433a:	4613      	mov	r3, r2
   8433c:	4328      	orrs	r0, r5
   8433e:	6048      	str	r0, [r1, #4]
   84340:	e79a      	b.n	84278 <_free_r+0x8c>
   84342:	2a54      	cmp	r2, #84	; 0x54
   84344:	d803      	bhi.n	8434e <_free_r+0x162>
   84346:	0b18      	lsrs	r0, r3, #12
   84348:	306e      	adds	r0, #110	; 0x6e
   8434a:	0041      	lsls	r1, r0, #1
   8434c:	e784      	b.n	84258 <_free_r+0x6c>
   8434e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   84352:	d803      	bhi.n	8435c <_free_r+0x170>
   84354:	0bd8      	lsrs	r0, r3, #15
   84356:	3077      	adds	r0, #119	; 0x77
   84358:	0041      	lsls	r1, r0, #1
   8435a:	e77d      	b.n	84258 <_free_r+0x6c>
   8435c:	f240 5154 	movw	r1, #1364	; 0x554
   84360:	428a      	cmp	r2, r1
   84362:	d803      	bhi.n	8436c <_free_r+0x180>
   84364:	0c98      	lsrs	r0, r3, #18
   84366:	307c      	adds	r0, #124	; 0x7c
   84368:	0041      	lsls	r1, r0, #1
   8436a:	e775      	b.n	84258 <_free_r+0x6c>
   8436c:	21fc      	movs	r1, #252	; 0xfc
   8436e:	207e      	movs	r0, #126	; 0x7e
   84370:	e772      	b.n	84258 <_free_r+0x6c>
   84372:	bf00      	nop
   84374:	20070590 	.word	0x20070590
   84378:	20070598 	.word	0x20070598
   8437c:	20070998 	.word	0x20070998
   84380:	20078c20 	.word	0x20078c20

00084384 <__sfvwrite_r>:
   84384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84388:	6893      	ldr	r3, [r2, #8]
   8438a:	b083      	sub	sp, #12
   8438c:	4616      	mov	r6, r2
   8438e:	4681      	mov	r9, r0
   84390:	460c      	mov	r4, r1
   84392:	b32b      	cbz	r3, 843e0 <__sfvwrite_r+0x5c>
   84394:	898b      	ldrh	r3, [r1, #12]
   84396:	0719      	lsls	r1, r3, #28
   84398:	d526      	bpl.n	843e8 <__sfvwrite_r+0x64>
   8439a:	6922      	ldr	r2, [r4, #16]
   8439c:	b322      	cbz	r2, 843e8 <__sfvwrite_r+0x64>
   8439e:	f003 0202 	and.w	r2, r3, #2
   843a2:	b292      	uxth	r2, r2
   843a4:	6835      	ldr	r5, [r6, #0]
   843a6:	2a00      	cmp	r2, #0
   843a8:	d02c      	beq.n	84404 <__sfvwrite_r+0x80>
   843aa:	f04f 0a00 	mov.w	sl, #0
   843ae:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 84698 <__sfvwrite_r+0x314>
   843b2:	46d0      	mov	r8, sl
   843b4:	45d8      	cmp	r8, fp
   843b6:	bf34      	ite	cc
   843b8:	4643      	movcc	r3, r8
   843ba:	465b      	movcs	r3, fp
   843bc:	4652      	mov	r2, sl
   843be:	4648      	mov	r0, r9
   843c0:	f1b8 0f00 	cmp.w	r8, #0
   843c4:	d04f      	beq.n	84466 <__sfvwrite_r+0xe2>
   843c6:	69e1      	ldr	r1, [r4, #28]
   843c8:	6a67      	ldr	r7, [r4, #36]	; 0x24
   843ca:	47b8      	blx	r7
   843cc:	2800      	cmp	r0, #0
   843ce:	dd56      	ble.n	8447e <__sfvwrite_r+0xfa>
   843d0:	68b3      	ldr	r3, [r6, #8]
   843d2:	4482      	add	sl, r0
   843d4:	1a1b      	subs	r3, r3, r0
   843d6:	ebc0 0808 	rsb	r8, r0, r8
   843da:	60b3      	str	r3, [r6, #8]
   843dc:	2b00      	cmp	r3, #0
   843de:	d1e9      	bne.n	843b4 <__sfvwrite_r+0x30>
   843e0:	2000      	movs	r0, #0
   843e2:	b003      	add	sp, #12
   843e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   843e8:	4648      	mov	r0, r9
   843ea:	4621      	mov	r1, r4
   843ec:	f7ff fc88 	bl	83d00 <__swsetup_r>
   843f0:	2800      	cmp	r0, #0
   843f2:	f040 8148 	bne.w	84686 <__sfvwrite_r+0x302>
   843f6:	89a3      	ldrh	r3, [r4, #12]
   843f8:	6835      	ldr	r5, [r6, #0]
   843fa:	f003 0202 	and.w	r2, r3, #2
   843fe:	b292      	uxth	r2, r2
   84400:	2a00      	cmp	r2, #0
   84402:	d1d2      	bne.n	843aa <__sfvwrite_r+0x26>
   84404:	f013 0a01 	ands.w	sl, r3, #1
   84408:	d142      	bne.n	84490 <__sfvwrite_r+0x10c>
   8440a:	46d0      	mov	r8, sl
   8440c:	f1b8 0f00 	cmp.w	r8, #0
   84410:	d023      	beq.n	8445a <__sfvwrite_r+0xd6>
   84412:	059a      	lsls	r2, r3, #22
   84414:	68a7      	ldr	r7, [r4, #8]
   84416:	d576      	bpl.n	84506 <__sfvwrite_r+0x182>
   84418:	45b8      	cmp	r8, r7
   8441a:	f0c0 80a4 	bcc.w	84566 <__sfvwrite_r+0x1e2>
   8441e:	f413 6f90 	tst.w	r3, #1152	; 0x480
   84422:	f040 80b2 	bne.w	8458a <__sfvwrite_r+0x206>
   84426:	6820      	ldr	r0, [r4, #0]
   84428:	46bb      	mov	fp, r7
   8442a:	4651      	mov	r1, sl
   8442c:	465a      	mov	r2, fp
   8442e:	f000 fcc1 	bl	84db4 <memmove>
   84432:	68a2      	ldr	r2, [r4, #8]
   84434:	6821      	ldr	r1, [r4, #0]
   84436:	1bd2      	subs	r2, r2, r7
   84438:	eb01 030b 	add.w	r3, r1, fp
   8443c:	60a2      	str	r2, [r4, #8]
   8443e:	6023      	str	r3, [r4, #0]
   84440:	4642      	mov	r2, r8
   84442:	68b3      	ldr	r3, [r6, #8]
   84444:	4492      	add	sl, r2
   84446:	1a9b      	subs	r3, r3, r2
   84448:	ebc2 0808 	rsb	r8, r2, r8
   8444c:	60b3      	str	r3, [r6, #8]
   8444e:	2b00      	cmp	r3, #0
   84450:	d0c6      	beq.n	843e0 <__sfvwrite_r+0x5c>
   84452:	89a3      	ldrh	r3, [r4, #12]
   84454:	f1b8 0f00 	cmp.w	r8, #0
   84458:	d1db      	bne.n	84412 <__sfvwrite_r+0x8e>
   8445a:	f8d5 a000 	ldr.w	sl, [r5]
   8445e:	f8d5 8004 	ldr.w	r8, [r5, #4]
   84462:	3508      	adds	r5, #8
   84464:	e7d2      	b.n	8440c <__sfvwrite_r+0x88>
   84466:	f8d5 a000 	ldr.w	sl, [r5]
   8446a:	f8d5 8004 	ldr.w	r8, [r5, #4]
   8446e:	3508      	adds	r5, #8
   84470:	e7a0      	b.n	843b4 <__sfvwrite_r+0x30>
   84472:	4648      	mov	r0, r9
   84474:	4621      	mov	r1, r4
   84476:	f7ff fd59 	bl	83f2c <_fflush_r>
   8447a:	2800      	cmp	r0, #0
   8447c:	d059      	beq.n	84532 <__sfvwrite_r+0x1ae>
   8447e:	89a3      	ldrh	r3, [r4, #12]
   84480:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84484:	f04f 30ff 	mov.w	r0, #4294967295
   84488:	81a3      	strh	r3, [r4, #12]
   8448a:	b003      	add	sp, #12
   8448c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84490:	4692      	mov	sl, r2
   84492:	9201      	str	r2, [sp, #4]
   84494:	4693      	mov	fp, r2
   84496:	4690      	mov	r8, r2
   84498:	f1b8 0f00 	cmp.w	r8, #0
   8449c:	d02b      	beq.n	844f6 <__sfvwrite_r+0x172>
   8449e:	9f01      	ldr	r7, [sp, #4]
   844a0:	2f00      	cmp	r7, #0
   844a2:	d064      	beq.n	8456e <__sfvwrite_r+0x1ea>
   844a4:	6820      	ldr	r0, [r4, #0]
   844a6:	6921      	ldr	r1, [r4, #16]
   844a8:	45c2      	cmp	sl, r8
   844aa:	bf34      	ite	cc
   844ac:	4653      	movcc	r3, sl
   844ae:	4643      	movcs	r3, r8
   844b0:	4288      	cmp	r0, r1
   844b2:	461f      	mov	r7, r3
   844b4:	f8d4 c008 	ldr.w	ip, [r4, #8]
   844b8:	6962      	ldr	r2, [r4, #20]
   844ba:	d903      	bls.n	844c4 <__sfvwrite_r+0x140>
   844bc:	4494      	add	ip, r2
   844be:	4563      	cmp	r3, ip
   844c0:	f300 80ae 	bgt.w	84620 <__sfvwrite_r+0x29c>
   844c4:	4293      	cmp	r3, r2
   844c6:	db36      	blt.n	84536 <__sfvwrite_r+0x1b2>
   844c8:	4613      	mov	r3, r2
   844ca:	6a67      	ldr	r7, [r4, #36]	; 0x24
   844cc:	4648      	mov	r0, r9
   844ce:	69e1      	ldr	r1, [r4, #28]
   844d0:	465a      	mov	r2, fp
   844d2:	47b8      	blx	r7
   844d4:	1e07      	subs	r7, r0, #0
   844d6:	ddd2      	ble.n	8447e <__sfvwrite_r+0xfa>
   844d8:	ebba 0a07 	subs.w	sl, sl, r7
   844dc:	d03a      	beq.n	84554 <__sfvwrite_r+0x1d0>
   844de:	68b3      	ldr	r3, [r6, #8]
   844e0:	44bb      	add	fp, r7
   844e2:	1bdb      	subs	r3, r3, r7
   844e4:	ebc7 0808 	rsb	r8, r7, r8
   844e8:	60b3      	str	r3, [r6, #8]
   844ea:	2b00      	cmp	r3, #0
   844ec:	f43f af78 	beq.w	843e0 <__sfvwrite_r+0x5c>
   844f0:	f1b8 0f00 	cmp.w	r8, #0
   844f4:	d1d3      	bne.n	8449e <__sfvwrite_r+0x11a>
   844f6:	2700      	movs	r7, #0
   844f8:	f8d5 b000 	ldr.w	fp, [r5]
   844fc:	f8d5 8004 	ldr.w	r8, [r5, #4]
   84500:	9701      	str	r7, [sp, #4]
   84502:	3508      	adds	r5, #8
   84504:	e7c8      	b.n	84498 <__sfvwrite_r+0x114>
   84506:	6820      	ldr	r0, [r4, #0]
   84508:	6923      	ldr	r3, [r4, #16]
   8450a:	4298      	cmp	r0, r3
   8450c:	d802      	bhi.n	84514 <__sfvwrite_r+0x190>
   8450e:	6963      	ldr	r3, [r4, #20]
   84510:	4598      	cmp	r8, r3
   84512:	d272      	bcs.n	845fa <__sfvwrite_r+0x276>
   84514:	45b8      	cmp	r8, r7
   84516:	bf38      	it	cc
   84518:	4647      	movcc	r7, r8
   8451a:	463a      	mov	r2, r7
   8451c:	4651      	mov	r1, sl
   8451e:	f000 fc49 	bl	84db4 <memmove>
   84522:	68a3      	ldr	r3, [r4, #8]
   84524:	6822      	ldr	r2, [r4, #0]
   84526:	1bdb      	subs	r3, r3, r7
   84528:	443a      	add	r2, r7
   8452a:	60a3      	str	r3, [r4, #8]
   8452c:	6022      	str	r2, [r4, #0]
   8452e:	2b00      	cmp	r3, #0
   84530:	d09f      	beq.n	84472 <__sfvwrite_r+0xee>
   84532:	463a      	mov	r2, r7
   84534:	e785      	b.n	84442 <__sfvwrite_r+0xbe>
   84536:	461a      	mov	r2, r3
   84538:	4659      	mov	r1, fp
   8453a:	9300      	str	r3, [sp, #0]
   8453c:	f000 fc3a 	bl	84db4 <memmove>
   84540:	9b00      	ldr	r3, [sp, #0]
   84542:	68a1      	ldr	r1, [r4, #8]
   84544:	6822      	ldr	r2, [r4, #0]
   84546:	1ac9      	subs	r1, r1, r3
   84548:	ebba 0a07 	subs.w	sl, sl, r7
   8454c:	4413      	add	r3, r2
   8454e:	60a1      	str	r1, [r4, #8]
   84550:	6023      	str	r3, [r4, #0]
   84552:	d1c4      	bne.n	844de <__sfvwrite_r+0x15a>
   84554:	4648      	mov	r0, r9
   84556:	4621      	mov	r1, r4
   84558:	f7ff fce8 	bl	83f2c <_fflush_r>
   8455c:	2800      	cmp	r0, #0
   8455e:	d18e      	bne.n	8447e <__sfvwrite_r+0xfa>
   84560:	f8cd a004 	str.w	sl, [sp, #4]
   84564:	e7bb      	b.n	844de <__sfvwrite_r+0x15a>
   84566:	6820      	ldr	r0, [r4, #0]
   84568:	4647      	mov	r7, r8
   8456a:	46c3      	mov	fp, r8
   8456c:	e75d      	b.n	8442a <__sfvwrite_r+0xa6>
   8456e:	4658      	mov	r0, fp
   84570:	210a      	movs	r1, #10
   84572:	4642      	mov	r2, r8
   84574:	f000 fbd4 	bl	84d20 <memchr>
   84578:	2800      	cmp	r0, #0
   8457a:	d07f      	beq.n	8467c <__sfvwrite_r+0x2f8>
   8457c:	f100 0a01 	add.w	sl, r0, #1
   84580:	2701      	movs	r7, #1
   84582:	ebcb 0a0a 	rsb	sl, fp, sl
   84586:	9701      	str	r7, [sp, #4]
   84588:	e78c      	b.n	844a4 <__sfvwrite_r+0x120>
   8458a:	6822      	ldr	r2, [r4, #0]
   8458c:	6921      	ldr	r1, [r4, #16]
   8458e:	6967      	ldr	r7, [r4, #20]
   84590:	ebc1 0c02 	rsb	ip, r1, r2
   84594:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   84598:	f10c 0201 	add.w	r2, ip, #1
   8459c:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   845a0:	4442      	add	r2, r8
   845a2:	107f      	asrs	r7, r7, #1
   845a4:	4297      	cmp	r7, r2
   845a6:	bf34      	ite	cc
   845a8:	4617      	movcc	r7, r2
   845aa:	463a      	movcs	r2, r7
   845ac:	055b      	lsls	r3, r3, #21
   845ae:	d54f      	bpl.n	84650 <__sfvwrite_r+0x2cc>
   845b0:	4611      	mov	r1, r2
   845b2:	4648      	mov	r0, r9
   845b4:	f8cd c000 	str.w	ip, [sp]
   845b8:	f000 f916 	bl	847e8 <_malloc_r>
   845bc:	f8dd c000 	ldr.w	ip, [sp]
   845c0:	4683      	mov	fp, r0
   845c2:	2800      	cmp	r0, #0
   845c4:	d062      	beq.n	8468c <__sfvwrite_r+0x308>
   845c6:	4662      	mov	r2, ip
   845c8:	6921      	ldr	r1, [r4, #16]
   845ca:	f8cd c000 	str.w	ip, [sp]
   845ce:	f7fe fb49 	bl	82c64 <memcpy>
   845d2:	89a2      	ldrh	r2, [r4, #12]
   845d4:	f8dd c000 	ldr.w	ip, [sp]
   845d8:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   845dc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   845e0:	81a2      	strh	r2, [r4, #12]
   845e2:	eb0b 000c 	add.w	r0, fp, ip
   845e6:	ebcc 0207 	rsb	r2, ip, r7
   845ea:	f8c4 b010 	str.w	fp, [r4, #16]
   845ee:	6167      	str	r7, [r4, #20]
   845f0:	6020      	str	r0, [r4, #0]
   845f2:	60a2      	str	r2, [r4, #8]
   845f4:	4647      	mov	r7, r8
   845f6:	46c3      	mov	fp, r8
   845f8:	e717      	b.n	8442a <__sfvwrite_r+0xa6>
   845fa:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   845fe:	4590      	cmp	r8, r2
   84600:	bf38      	it	cc
   84602:	4642      	movcc	r2, r8
   84604:	fb92 f2f3 	sdiv	r2, r2, r3
   84608:	fb02 f303 	mul.w	r3, r2, r3
   8460c:	6a67      	ldr	r7, [r4, #36]	; 0x24
   8460e:	4648      	mov	r0, r9
   84610:	69e1      	ldr	r1, [r4, #28]
   84612:	4652      	mov	r2, sl
   84614:	47b8      	blx	r7
   84616:	2800      	cmp	r0, #0
   84618:	f77f af31 	ble.w	8447e <__sfvwrite_r+0xfa>
   8461c:	4602      	mov	r2, r0
   8461e:	e710      	b.n	84442 <__sfvwrite_r+0xbe>
   84620:	4662      	mov	r2, ip
   84622:	4659      	mov	r1, fp
   84624:	f8cd c000 	str.w	ip, [sp]
   84628:	f000 fbc4 	bl	84db4 <memmove>
   8462c:	f8dd c000 	ldr.w	ip, [sp]
   84630:	6823      	ldr	r3, [r4, #0]
   84632:	4648      	mov	r0, r9
   84634:	4463      	add	r3, ip
   84636:	6023      	str	r3, [r4, #0]
   84638:	4621      	mov	r1, r4
   8463a:	f8cd c000 	str.w	ip, [sp]
   8463e:	f7ff fc75 	bl	83f2c <_fflush_r>
   84642:	f8dd c000 	ldr.w	ip, [sp]
   84646:	2800      	cmp	r0, #0
   84648:	f47f af19 	bne.w	8447e <__sfvwrite_r+0xfa>
   8464c:	4667      	mov	r7, ip
   8464e:	e743      	b.n	844d8 <__sfvwrite_r+0x154>
   84650:	4648      	mov	r0, r9
   84652:	f8cd c000 	str.w	ip, [sp]
   84656:	f000 fc17 	bl	84e88 <_realloc_r>
   8465a:	f8dd c000 	ldr.w	ip, [sp]
   8465e:	4683      	mov	fp, r0
   84660:	2800      	cmp	r0, #0
   84662:	d1be      	bne.n	845e2 <__sfvwrite_r+0x25e>
   84664:	4648      	mov	r0, r9
   84666:	6921      	ldr	r1, [r4, #16]
   84668:	f7ff fdc0 	bl	841ec <_free_r>
   8466c:	89a3      	ldrh	r3, [r4, #12]
   8466e:	220c      	movs	r2, #12
   84670:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   84674:	b29b      	uxth	r3, r3
   84676:	f8c9 2000 	str.w	r2, [r9]
   8467a:	e701      	b.n	84480 <__sfvwrite_r+0xfc>
   8467c:	2701      	movs	r7, #1
   8467e:	f108 0a01 	add.w	sl, r8, #1
   84682:	9701      	str	r7, [sp, #4]
   84684:	e70e      	b.n	844a4 <__sfvwrite_r+0x120>
   84686:	f04f 30ff 	mov.w	r0, #4294967295
   8468a:	e6aa      	b.n	843e2 <__sfvwrite_r+0x5e>
   8468c:	230c      	movs	r3, #12
   8468e:	f8c9 3000 	str.w	r3, [r9]
   84692:	89a3      	ldrh	r3, [r4, #12]
   84694:	e6f4      	b.n	84480 <__sfvwrite_r+0xfc>
   84696:	bf00      	nop
   84698:	7ffffc00 	.word	0x7ffffc00

0008469c <_fwalk>:
   8469c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   846a0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   846a4:	4688      	mov	r8, r1
   846a6:	d019      	beq.n	846dc <_fwalk+0x40>
   846a8:	2600      	movs	r6, #0
   846aa:	687d      	ldr	r5, [r7, #4]
   846ac:	68bc      	ldr	r4, [r7, #8]
   846ae:	3d01      	subs	r5, #1
   846b0:	d40e      	bmi.n	846d0 <_fwalk+0x34>
   846b2:	89a3      	ldrh	r3, [r4, #12]
   846b4:	3d01      	subs	r5, #1
   846b6:	2b01      	cmp	r3, #1
   846b8:	d906      	bls.n	846c8 <_fwalk+0x2c>
   846ba:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   846be:	4620      	mov	r0, r4
   846c0:	3301      	adds	r3, #1
   846c2:	d001      	beq.n	846c8 <_fwalk+0x2c>
   846c4:	47c0      	blx	r8
   846c6:	4306      	orrs	r6, r0
   846c8:	1c6b      	adds	r3, r5, #1
   846ca:	f104 0468 	add.w	r4, r4, #104	; 0x68
   846ce:	d1f0      	bne.n	846b2 <_fwalk+0x16>
   846d0:	683f      	ldr	r7, [r7, #0]
   846d2:	2f00      	cmp	r7, #0
   846d4:	d1e9      	bne.n	846aa <_fwalk+0xe>
   846d6:	4630      	mov	r0, r6
   846d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   846dc:	463e      	mov	r6, r7
   846de:	4630      	mov	r0, r6
   846e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000846e4 <__locale_charset>:
   846e4:	4800      	ldr	r0, [pc, #0]	; (846e8 <__locale_charset+0x4>)
   846e6:	4770      	bx	lr
   846e8:	2007056c 	.word	0x2007056c

000846ec <__locale_mb_cur_max>:
   846ec:	4b01      	ldr	r3, [pc, #4]	; (846f4 <__locale_mb_cur_max+0x8>)
   846ee:	6818      	ldr	r0, [r3, #0]
   846f0:	4770      	bx	lr
   846f2:	bf00      	nop
   846f4:	2007058c 	.word	0x2007058c

000846f8 <__smakebuf_r>:
   846f8:	b5f0      	push	{r4, r5, r6, r7, lr}
   846fa:	898b      	ldrh	r3, [r1, #12]
   846fc:	b091      	sub	sp, #68	; 0x44
   846fe:	b29a      	uxth	r2, r3
   84700:	0796      	lsls	r6, r2, #30
   84702:	460c      	mov	r4, r1
   84704:	4605      	mov	r5, r0
   84706:	d437      	bmi.n	84778 <__smakebuf_r+0x80>
   84708:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8470c:	2900      	cmp	r1, #0
   8470e:	db17      	blt.n	84740 <__smakebuf_r+0x48>
   84710:	aa01      	add	r2, sp, #4
   84712:	f000 ff39 	bl	85588 <_fstat_r>
   84716:	2800      	cmp	r0, #0
   84718:	db10      	blt.n	8473c <__smakebuf_r+0x44>
   8471a:	9b02      	ldr	r3, [sp, #8]
   8471c:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   84720:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   84724:	424f      	negs	r7, r1
   84726:	414f      	adcs	r7, r1
   84728:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   8472c:	d02c      	beq.n	84788 <__smakebuf_r+0x90>
   8472e:	89a3      	ldrh	r3, [r4, #12]
   84730:	f44f 6680 	mov.w	r6, #1024	; 0x400
   84734:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   84738:	81a3      	strh	r3, [r4, #12]
   8473a:	e00b      	b.n	84754 <__smakebuf_r+0x5c>
   8473c:	89a3      	ldrh	r3, [r4, #12]
   8473e:	b29a      	uxth	r2, r3
   84740:	f012 0f80 	tst.w	r2, #128	; 0x80
   84744:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   84748:	81a3      	strh	r3, [r4, #12]
   8474a:	bf14      	ite	ne
   8474c:	2640      	movne	r6, #64	; 0x40
   8474e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   84752:	2700      	movs	r7, #0
   84754:	4628      	mov	r0, r5
   84756:	4631      	mov	r1, r6
   84758:	f000 f846 	bl	847e8 <_malloc_r>
   8475c:	89a3      	ldrh	r3, [r4, #12]
   8475e:	2800      	cmp	r0, #0
   84760:	d029      	beq.n	847b6 <__smakebuf_r+0xbe>
   84762:	4a1b      	ldr	r2, [pc, #108]	; (847d0 <__smakebuf_r+0xd8>)
   84764:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   84768:	63ea      	str	r2, [r5, #60]	; 0x3c
   8476a:	81a3      	strh	r3, [r4, #12]
   8476c:	6020      	str	r0, [r4, #0]
   8476e:	6120      	str	r0, [r4, #16]
   84770:	6166      	str	r6, [r4, #20]
   84772:	b9a7      	cbnz	r7, 8479e <__smakebuf_r+0xa6>
   84774:	b011      	add	sp, #68	; 0x44
   84776:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84778:	f101 0343 	add.w	r3, r1, #67	; 0x43
   8477c:	2201      	movs	r2, #1
   8477e:	600b      	str	r3, [r1, #0]
   84780:	610b      	str	r3, [r1, #16]
   84782:	614a      	str	r2, [r1, #20]
   84784:	b011      	add	sp, #68	; 0x44
   84786:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84788:	4a12      	ldr	r2, [pc, #72]	; (847d4 <__smakebuf_r+0xdc>)
   8478a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   8478c:	4293      	cmp	r3, r2
   8478e:	d1ce      	bne.n	8472e <__smakebuf_r+0x36>
   84790:	89a3      	ldrh	r3, [r4, #12]
   84792:	f44f 6680 	mov.w	r6, #1024	; 0x400
   84796:	4333      	orrs	r3, r6
   84798:	81a3      	strh	r3, [r4, #12]
   8479a:	64e6      	str	r6, [r4, #76]	; 0x4c
   8479c:	e7da      	b.n	84754 <__smakebuf_r+0x5c>
   8479e:	4628      	mov	r0, r5
   847a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   847a4:	f000 ff04 	bl	855b0 <_isatty_r>
   847a8:	2800      	cmp	r0, #0
   847aa:	d0e3      	beq.n	84774 <__smakebuf_r+0x7c>
   847ac:	89a3      	ldrh	r3, [r4, #12]
   847ae:	f043 0301 	orr.w	r3, r3, #1
   847b2:	81a3      	strh	r3, [r4, #12]
   847b4:	e7de      	b.n	84774 <__smakebuf_r+0x7c>
   847b6:	059a      	lsls	r2, r3, #22
   847b8:	d4dc      	bmi.n	84774 <__smakebuf_r+0x7c>
   847ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
   847be:	f043 0302 	orr.w	r3, r3, #2
   847c2:	2101      	movs	r1, #1
   847c4:	81a3      	strh	r3, [r4, #12]
   847c6:	6022      	str	r2, [r4, #0]
   847c8:	6122      	str	r2, [r4, #16]
   847ca:	6161      	str	r1, [r4, #20]
   847cc:	e7d2      	b.n	84774 <__smakebuf_r+0x7c>
   847ce:	bf00      	nop
   847d0:	00083f59 	.word	0x00083f59
   847d4:	000852c9 	.word	0x000852c9

000847d8 <malloc>:
   847d8:	4b02      	ldr	r3, [pc, #8]	; (847e4 <malloc+0xc>)
   847da:	4601      	mov	r1, r0
   847dc:	6818      	ldr	r0, [r3, #0]
   847de:	f000 b803 	b.w	847e8 <_malloc_r>
   847e2:	bf00      	nop
   847e4:	20070568 	.word	0x20070568

000847e8 <_malloc_r>:
   847e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   847ec:	f101 050b 	add.w	r5, r1, #11
   847f0:	2d16      	cmp	r5, #22
   847f2:	b083      	sub	sp, #12
   847f4:	4606      	mov	r6, r0
   847f6:	d927      	bls.n	84848 <_malloc_r+0x60>
   847f8:	f035 0507 	bics.w	r5, r5, #7
   847fc:	d427      	bmi.n	8484e <_malloc_r+0x66>
   847fe:	42a9      	cmp	r1, r5
   84800:	d825      	bhi.n	8484e <_malloc_r+0x66>
   84802:	4630      	mov	r0, r6
   84804:	f000 fb3c 	bl	84e80 <__malloc_lock>
   84808:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   8480c:	d226      	bcs.n	8485c <_malloc_r+0x74>
   8480e:	4fc1      	ldr	r7, [pc, #772]	; (84b14 <_malloc_r+0x32c>)
   84810:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   84814:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   84818:	68dc      	ldr	r4, [r3, #12]
   8481a:	429c      	cmp	r4, r3
   8481c:	f000 81d2 	beq.w	84bc4 <_malloc_r+0x3dc>
   84820:	6863      	ldr	r3, [r4, #4]
   84822:	68e2      	ldr	r2, [r4, #12]
   84824:	f023 0303 	bic.w	r3, r3, #3
   84828:	4423      	add	r3, r4
   8482a:	6858      	ldr	r0, [r3, #4]
   8482c:	68a1      	ldr	r1, [r4, #8]
   8482e:	f040 0501 	orr.w	r5, r0, #1
   84832:	60ca      	str	r2, [r1, #12]
   84834:	4630      	mov	r0, r6
   84836:	6091      	str	r1, [r2, #8]
   84838:	605d      	str	r5, [r3, #4]
   8483a:	f000 fb23 	bl	84e84 <__malloc_unlock>
   8483e:	3408      	adds	r4, #8
   84840:	4620      	mov	r0, r4
   84842:	b003      	add	sp, #12
   84844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84848:	2510      	movs	r5, #16
   8484a:	42a9      	cmp	r1, r5
   8484c:	d9d9      	bls.n	84802 <_malloc_r+0x1a>
   8484e:	2400      	movs	r4, #0
   84850:	230c      	movs	r3, #12
   84852:	4620      	mov	r0, r4
   84854:	6033      	str	r3, [r6, #0]
   84856:	b003      	add	sp, #12
   84858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8485c:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   84860:	f000 8089 	beq.w	84976 <_malloc_r+0x18e>
   84864:	f1bc 0f04 	cmp.w	ip, #4
   84868:	f200 8160 	bhi.w	84b2c <_malloc_r+0x344>
   8486c:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   84870:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   84874:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84878:	4fa6      	ldr	r7, [pc, #664]	; (84b14 <_malloc_r+0x32c>)
   8487a:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   8487e:	68cc      	ldr	r4, [r1, #12]
   84880:	42a1      	cmp	r1, r4
   84882:	d105      	bne.n	84890 <_malloc_r+0xa8>
   84884:	e00c      	b.n	848a0 <_malloc_r+0xb8>
   84886:	2b00      	cmp	r3, #0
   84888:	da79      	bge.n	8497e <_malloc_r+0x196>
   8488a:	68e4      	ldr	r4, [r4, #12]
   8488c:	42a1      	cmp	r1, r4
   8488e:	d007      	beq.n	848a0 <_malloc_r+0xb8>
   84890:	6862      	ldr	r2, [r4, #4]
   84892:	f022 0203 	bic.w	r2, r2, #3
   84896:	1b53      	subs	r3, r2, r5
   84898:	2b0f      	cmp	r3, #15
   8489a:	ddf4      	ble.n	84886 <_malloc_r+0x9e>
   8489c:	f10c 3cff 	add.w	ip, ip, #4294967295
   848a0:	f10c 0c01 	add.w	ip, ip, #1
   848a4:	4b9b      	ldr	r3, [pc, #620]	; (84b14 <_malloc_r+0x32c>)
   848a6:	693c      	ldr	r4, [r7, #16]
   848a8:	f103 0e08 	add.w	lr, r3, #8
   848ac:	4574      	cmp	r4, lr
   848ae:	f000 817e 	beq.w	84bae <_malloc_r+0x3c6>
   848b2:	6861      	ldr	r1, [r4, #4]
   848b4:	f021 0103 	bic.w	r1, r1, #3
   848b8:	1b4a      	subs	r2, r1, r5
   848ba:	2a0f      	cmp	r2, #15
   848bc:	f300 8164 	bgt.w	84b88 <_malloc_r+0x3a0>
   848c0:	2a00      	cmp	r2, #0
   848c2:	f8c3 e014 	str.w	lr, [r3, #20]
   848c6:	f8c3 e010 	str.w	lr, [r3, #16]
   848ca:	da69      	bge.n	849a0 <_malloc_r+0x1b8>
   848cc:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   848d0:	f080 813a 	bcs.w	84b48 <_malloc_r+0x360>
   848d4:	08c9      	lsrs	r1, r1, #3
   848d6:	108a      	asrs	r2, r1, #2
   848d8:	f04f 0801 	mov.w	r8, #1
   848dc:	fa08 f802 	lsl.w	r8, r8, r2
   848e0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   848e4:	685a      	ldr	r2, [r3, #4]
   848e6:	6888      	ldr	r0, [r1, #8]
   848e8:	ea48 0202 	orr.w	r2, r8, r2
   848ec:	60a0      	str	r0, [r4, #8]
   848ee:	60e1      	str	r1, [r4, #12]
   848f0:	605a      	str	r2, [r3, #4]
   848f2:	608c      	str	r4, [r1, #8]
   848f4:	60c4      	str	r4, [r0, #12]
   848f6:	ea4f 03ac 	mov.w	r3, ip, asr #2
   848fa:	2001      	movs	r0, #1
   848fc:	4098      	lsls	r0, r3
   848fe:	4290      	cmp	r0, r2
   84900:	d85b      	bhi.n	849ba <_malloc_r+0x1d2>
   84902:	4202      	tst	r2, r0
   84904:	d106      	bne.n	84914 <_malloc_r+0x12c>
   84906:	f02c 0c03 	bic.w	ip, ip, #3
   8490a:	0040      	lsls	r0, r0, #1
   8490c:	4202      	tst	r2, r0
   8490e:	f10c 0c04 	add.w	ip, ip, #4
   84912:	d0fa      	beq.n	8490a <_malloc_r+0x122>
   84914:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   84918:	4644      	mov	r4, r8
   8491a:	46e1      	mov	r9, ip
   8491c:	68e3      	ldr	r3, [r4, #12]
   8491e:	429c      	cmp	r4, r3
   84920:	d107      	bne.n	84932 <_malloc_r+0x14a>
   84922:	e146      	b.n	84bb2 <_malloc_r+0x3ca>
   84924:	2a00      	cmp	r2, #0
   84926:	f280 8157 	bge.w	84bd8 <_malloc_r+0x3f0>
   8492a:	68db      	ldr	r3, [r3, #12]
   8492c:	429c      	cmp	r4, r3
   8492e:	f000 8140 	beq.w	84bb2 <_malloc_r+0x3ca>
   84932:	6859      	ldr	r1, [r3, #4]
   84934:	f021 0103 	bic.w	r1, r1, #3
   84938:	1b4a      	subs	r2, r1, r5
   8493a:	2a0f      	cmp	r2, #15
   8493c:	ddf2      	ble.n	84924 <_malloc_r+0x13c>
   8493e:	461c      	mov	r4, r3
   84940:	f854 cf08 	ldr.w	ip, [r4, #8]!
   84944:	68d9      	ldr	r1, [r3, #12]
   84946:	f045 0901 	orr.w	r9, r5, #1
   8494a:	f042 0801 	orr.w	r8, r2, #1
   8494e:	441d      	add	r5, r3
   84950:	f8c3 9004 	str.w	r9, [r3, #4]
   84954:	4630      	mov	r0, r6
   84956:	f8cc 100c 	str.w	r1, [ip, #12]
   8495a:	f8c1 c008 	str.w	ip, [r1, #8]
   8495e:	617d      	str	r5, [r7, #20]
   84960:	613d      	str	r5, [r7, #16]
   84962:	f8c5 e00c 	str.w	lr, [r5, #12]
   84966:	f8c5 e008 	str.w	lr, [r5, #8]
   8496a:	f8c5 8004 	str.w	r8, [r5, #4]
   8496e:	50aa      	str	r2, [r5, r2]
   84970:	f000 fa88 	bl	84e84 <__malloc_unlock>
   84974:	e764      	b.n	84840 <_malloc_r+0x58>
   84976:	217e      	movs	r1, #126	; 0x7e
   84978:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   8497c:	e77c      	b.n	84878 <_malloc_r+0x90>
   8497e:	4422      	add	r2, r4
   84980:	6850      	ldr	r0, [r2, #4]
   84982:	68e3      	ldr	r3, [r4, #12]
   84984:	68a1      	ldr	r1, [r4, #8]
   84986:	f040 0501 	orr.w	r5, r0, #1
   8498a:	60cb      	str	r3, [r1, #12]
   8498c:	4630      	mov	r0, r6
   8498e:	6099      	str	r1, [r3, #8]
   84990:	6055      	str	r5, [r2, #4]
   84992:	f000 fa77 	bl	84e84 <__malloc_unlock>
   84996:	3408      	adds	r4, #8
   84998:	4620      	mov	r0, r4
   8499a:	b003      	add	sp, #12
   8499c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   849a0:	4421      	add	r1, r4
   849a2:	684b      	ldr	r3, [r1, #4]
   849a4:	4630      	mov	r0, r6
   849a6:	f043 0301 	orr.w	r3, r3, #1
   849aa:	604b      	str	r3, [r1, #4]
   849ac:	f000 fa6a 	bl	84e84 <__malloc_unlock>
   849b0:	3408      	adds	r4, #8
   849b2:	4620      	mov	r0, r4
   849b4:	b003      	add	sp, #12
   849b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   849ba:	68bc      	ldr	r4, [r7, #8]
   849bc:	6863      	ldr	r3, [r4, #4]
   849be:	f023 0903 	bic.w	r9, r3, #3
   849c2:	45a9      	cmp	r9, r5
   849c4:	d304      	bcc.n	849d0 <_malloc_r+0x1e8>
   849c6:	ebc5 0309 	rsb	r3, r5, r9
   849ca:	2b0f      	cmp	r3, #15
   849cc:	f300 8091 	bgt.w	84af2 <_malloc_r+0x30a>
   849d0:	4b51      	ldr	r3, [pc, #324]	; (84b18 <_malloc_r+0x330>)
   849d2:	4a52      	ldr	r2, [pc, #328]	; (84b1c <_malloc_r+0x334>)
   849d4:	6819      	ldr	r1, [r3, #0]
   849d6:	6813      	ldr	r3, [r2, #0]
   849d8:	eb05 0a01 	add.w	sl, r5, r1
   849dc:	3301      	adds	r3, #1
   849de:	eb04 0b09 	add.w	fp, r4, r9
   849e2:	f000 8161 	beq.w	84ca8 <_malloc_r+0x4c0>
   849e6:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   849ea:	f10a 0a0f 	add.w	sl, sl, #15
   849ee:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   849f2:	f02a 0a0f 	bic.w	sl, sl, #15
   849f6:	4630      	mov	r0, r6
   849f8:	4651      	mov	r1, sl
   849fa:	9201      	str	r2, [sp, #4]
   849fc:	f000 fc24 	bl	85248 <_sbrk_r>
   84a00:	f1b0 3fff 	cmp.w	r0, #4294967295
   84a04:	4680      	mov	r8, r0
   84a06:	9a01      	ldr	r2, [sp, #4]
   84a08:	f000 8101 	beq.w	84c0e <_malloc_r+0x426>
   84a0c:	4583      	cmp	fp, r0
   84a0e:	f200 80fb 	bhi.w	84c08 <_malloc_r+0x420>
   84a12:	f8df c114 	ldr.w	ip, [pc, #276]	; 84b28 <_malloc_r+0x340>
   84a16:	45c3      	cmp	fp, r8
   84a18:	f8dc 3000 	ldr.w	r3, [ip]
   84a1c:	4453      	add	r3, sl
   84a1e:	f8cc 3000 	str.w	r3, [ip]
   84a22:	f000 814a 	beq.w	84cba <_malloc_r+0x4d2>
   84a26:	6812      	ldr	r2, [r2, #0]
   84a28:	493c      	ldr	r1, [pc, #240]	; (84b1c <_malloc_r+0x334>)
   84a2a:	3201      	adds	r2, #1
   84a2c:	bf1b      	ittet	ne
   84a2e:	ebcb 0b08 	rsbne	fp, fp, r8
   84a32:	445b      	addne	r3, fp
   84a34:	f8c1 8000 	streq.w	r8, [r1]
   84a38:	f8cc 3000 	strne.w	r3, [ip]
   84a3c:	f018 0307 	ands.w	r3, r8, #7
   84a40:	f000 8114 	beq.w	84c6c <_malloc_r+0x484>
   84a44:	f1c3 0208 	rsb	r2, r3, #8
   84a48:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   84a4c:	4490      	add	r8, r2
   84a4e:	3308      	adds	r3, #8
   84a50:	44c2      	add	sl, r8
   84a52:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   84a56:	ebca 0a03 	rsb	sl, sl, r3
   84a5a:	4651      	mov	r1, sl
   84a5c:	4630      	mov	r0, r6
   84a5e:	f8cd c004 	str.w	ip, [sp, #4]
   84a62:	f000 fbf1 	bl	85248 <_sbrk_r>
   84a66:	1c43      	adds	r3, r0, #1
   84a68:	f8dd c004 	ldr.w	ip, [sp, #4]
   84a6c:	f000 8135 	beq.w	84cda <_malloc_r+0x4f2>
   84a70:	ebc8 0200 	rsb	r2, r8, r0
   84a74:	4452      	add	r2, sl
   84a76:	f042 0201 	orr.w	r2, r2, #1
   84a7a:	f8dc 3000 	ldr.w	r3, [ip]
   84a7e:	42bc      	cmp	r4, r7
   84a80:	4453      	add	r3, sl
   84a82:	f8c7 8008 	str.w	r8, [r7, #8]
   84a86:	f8cc 3000 	str.w	r3, [ip]
   84a8a:	f8c8 2004 	str.w	r2, [r8, #4]
   84a8e:	f8df a098 	ldr.w	sl, [pc, #152]	; 84b28 <_malloc_r+0x340>
   84a92:	d015      	beq.n	84ac0 <_malloc_r+0x2d8>
   84a94:	f1b9 0f0f 	cmp.w	r9, #15
   84a98:	f240 80eb 	bls.w	84c72 <_malloc_r+0x48a>
   84a9c:	6861      	ldr	r1, [r4, #4]
   84a9e:	f1a9 020c 	sub.w	r2, r9, #12
   84aa2:	f022 0207 	bic.w	r2, r2, #7
   84aa6:	f001 0101 	and.w	r1, r1, #1
   84aaa:	ea42 0e01 	orr.w	lr, r2, r1
   84aae:	2005      	movs	r0, #5
   84ab0:	18a1      	adds	r1, r4, r2
   84ab2:	2a0f      	cmp	r2, #15
   84ab4:	f8c4 e004 	str.w	lr, [r4, #4]
   84ab8:	6048      	str	r0, [r1, #4]
   84aba:	6088      	str	r0, [r1, #8]
   84abc:	f200 8111 	bhi.w	84ce2 <_malloc_r+0x4fa>
   84ac0:	4a17      	ldr	r2, [pc, #92]	; (84b20 <_malloc_r+0x338>)
   84ac2:	68bc      	ldr	r4, [r7, #8]
   84ac4:	6811      	ldr	r1, [r2, #0]
   84ac6:	428b      	cmp	r3, r1
   84ac8:	bf88      	it	hi
   84aca:	6013      	strhi	r3, [r2, #0]
   84acc:	4a15      	ldr	r2, [pc, #84]	; (84b24 <_malloc_r+0x33c>)
   84ace:	6811      	ldr	r1, [r2, #0]
   84ad0:	428b      	cmp	r3, r1
   84ad2:	bf88      	it	hi
   84ad4:	6013      	strhi	r3, [r2, #0]
   84ad6:	6862      	ldr	r2, [r4, #4]
   84ad8:	f022 0203 	bic.w	r2, r2, #3
   84adc:	4295      	cmp	r5, r2
   84ade:	ebc5 0302 	rsb	r3, r5, r2
   84ae2:	d801      	bhi.n	84ae8 <_malloc_r+0x300>
   84ae4:	2b0f      	cmp	r3, #15
   84ae6:	dc04      	bgt.n	84af2 <_malloc_r+0x30a>
   84ae8:	4630      	mov	r0, r6
   84aea:	f000 f9cb 	bl	84e84 <__malloc_unlock>
   84aee:	2400      	movs	r4, #0
   84af0:	e6a6      	b.n	84840 <_malloc_r+0x58>
   84af2:	f045 0201 	orr.w	r2, r5, #1
   84af6:	f043 0301 	orr.w	r3, r3, #1
   84afa:	4425      	add	r5, r4
   84afc:	6062      	str	r2, [r4, #4]
   84afe:	4630      	mov	r0, r6
   84b00:	60bd      	str	r5, [r7, #8]
   84b02:	606b      	str	r3, [r5, #4]
   84b04:	f000 f9be 	bl	84e84 <__malloc_unlock>
   84b08:	3408      	adds	r4, #8
   84b0a:	4620      	mov	r0, r4
   84b0c:	b003      	add	sp, #12
   84b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84b12:	bf00      	nop
   84b14:	20070590 	.word	0x20070590
   84b18:	20078c20 	.word	0x20078c20
   84b1c:	2007099c 	.word	0x2007099c
   84b20:	20078c1c 	.word	0x20078c1c
   84b24:	20078c18 	.word	0x20078c18
   84b28:	20078c24 	.word	0x20078c24
   84b2c:	f1bc 0f14 	cmp.w	ip, #20
   84b30:	d961      	bls.n	84bf6 <_malloc_r+0x40e>
   84b32:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   84b36:	f200 808f 	bhi.w	84c58 <_malloc_r+0x470>
   84b3a:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   84b3e:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   84b42:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84b46:	e697      	b.n	84878 <_malloc_r+0x90>
   84b48:	0a4b      	lsrs	r3, r1, #9
   84b4a:	2b04      	cmp	r3, #4
   84b4c:	d958      	bls.n	84c00 <_malloc_r+0x418>
   84b4e:	2b14      	cmp	r3, #20
   84b50:	f200 80ad 	bhi.w	84cae <_malloc_r+0x4c6>
   84b54:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   84b58:	0050      	lsls	r0, r2, #1
   84b5a:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   84b5e:	6883      	ldr	r3, [r0, #8]
   84b60:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 84d1c <_malloc_r+0x534>
   84b64:	4283      	cmp	r3, r0
   84b66:	f000 808a 	beq.w	84c7e <_malloc_r+0x496>
   84b6a:	685a      	ldr	r2, [r3, #4]
   84b6c:	f022 0203 	bic.w	r2, r2, #3
   84b70:	4291      	cmp	r1, r2
   84b72:	d202      	bcs.n	84b7a <_malloc_r+0x392>
   84b74:	689b      	ldr	r3, [r3, #8]
   84b76:	4298      	cmp	r0, r3
   84b78:	d1f7      	bne.n	84b6a <_malloc_r+0x382>
   84b7a:	68d9      	ldr	r1, [r3, #12]
   84b7c:	687a      	ldr	r2, [r7, #4]
   84b7e:	60e1      	str	r1, [r4, #12]
   84b80:	60a3      	str	r3, [r4, #8]
   84b82:	608c      	str	r4, [r1, #8]
   84b84:	60dc      	str	r4, [r3, #12]
   84b86:	e6b6      	b.n	848f6 <_malloc_r+0x10e>
   84b88:	f045 0701 	orr.w	r7, r5, #1
   84b8c:	f042 0101 	orr.w	r1, r2, #1
   84b90:	4425      	add	r5, r4
   84b92:	6067      	str	r7, [r4, #4]
   84b94:	4630      	mov	r0, r6
   84b96:	615d      	str	r5, [r3, #20]
   84b98:	611d      	str	r5, [r3, #16]
   84b9a:	f8c5 e00c 	str.w	lr, [r5, #12]
   84b9e:	f8c5 e008 	str.w	lr, [r5, #8]
   84ba2:	6069      	str	r1, [r5, #4]
   84ba4:	50aa      	str	r2, [r5, r2]
   84ba6:	3408      	adds	r4, #8
   84ba8:	f000 f96c 	bl	84e84 <__malloc_unlock>
   84bac:	e648      	b.n	84840 <_malloc_r+0x58>
   84bae:	685a      	ldr	r2, [r3, #4]
   84bb0:	e6a1      	b.n	848f6 <_malloc_r+0x10e>
   84bb2:	f109 0901 	add.w	r9, r9, #1
   84bb6:	f019 0f03 	tst.w	r9, #3
   84bba:	f104 0408 	add.w	r4, r4, #8
   84bbe:	f47f aead 	bne.w	8491c <_malloc_r+0x134>
   84bc2:	e02d      	b.n	84c20 <_malloc_r+0x438>
   84bc4:	f104 0308 	add.w	r3, r4, #8
   84bc8:	6964      	ldr	r4, [r4, #20]
   84bca:	42a3      	cmp	r3, r4
   84bcc:	bf08      	it	eq
   84bce:	f10c 0c02 	addeq.w	ip, ip, #2
   84bd2:	f43f ae67 	beq.w	848a4 <_malloc_r+0xbc>
   84bd6:	e623      	b.n	84820 <_malloc_r+0x38>
   84bd8:	4419      	add	r1, r3
   84bda:	6848      	ldr	r0, [r1, #4]
   84bdc:	461c      	mov	r4, r3
   84bde:	f854 2f08 	ldr.w	r2, [r4, #8]!
   84be2:	68db      	ldr	r3, [r3, #12]
   84be4:	f040 0501 	orr.w	r5, r0, #1
   84be8:	604d      	str	r5, [r1, #4]
   84bea:	4630      	mov	r0, r6
   84bec:	60d3      	str	r3, [r2, #12]
   84bee:	609a      	str	r2, [r3, #8]
   84bf0:	f000 f948 	bl	84e84 <__malloc_unlock>
   84bf4:	e624      	b.n	84840 <_malloc_r+0x58>
   84bf6:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   84bfa:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84bfe:	e63b      	b.n	84878 <_malloc_r+0x90>
   84c00:	098a      	lsrs	r2, r1, #6
   84c02:	3238      	adds	r2, #56	; 0x38
   84c04:	0050      	lsls	r0, r2, #1
   84c06:	e7a8      	b.n	84b5a <_malloc_r+0x372>
   84c08:	42bc      	cmp	r4, r7
   84c0a:	f43f af02 	beq.w	84a12 <_malloc_r+0x22a>
   84c0e:	68bc      	ldr	r4, [r7, #8]
   84c10:	6862      	ldr	r2, [r4, #4]
   84c12:	f022 0203 	bic.w	r2, r2, #3
   84c16:	e761      	b.n	84adc <_malloc_r+0x2f4>
   84c18:	f8d8 8000 	ldr.w	r8, [r8]
   84c1c:	4598      	cmp	r8, r3
   84c1e:	d17a      	bne.n	84d16 <_malloc_r+0x52e>
   84c20:	f01c 0f03 	tst.w	ip, #3
   84c24:	f1a8 0308 	sub.w	r3, r8, #8
   84c28:	f10c 3cff 	add.w	ip, ip, #4294967295
   84c2c:	d1f4      	bne.n	84c18 <_malloc_r+0x430>
   84c2e:	687b      	ldr	r3, [r7, #4]
   84c30:	ea23 0300 	bic.w	r3, r3, r0
   84c34:	607b      	str	r3, [r7, #4]
   84c36:	0040      	lsls	r0, r0, #1
   84c38:	4298      	cmp	r0, r3
   84c3a:	f63f aebe 	bhi.w	849ba <_malloc_r+0x1d2>
   84c3e:	2800      	cmp	r0, #0
   84c40:	f43f aebb 	beq.w	849ba <_malloc_r+0x1d2>
   84c44:	4203      	tst	r3, r0
   84c46:	46cc      	mov	ip, r9
   84c48:	f47f ae64 	bne.w	84914 <_malloc_r+0x12c>
   84c4c:	0040      	lsls	r0, r0, #1
   84c4e:	4203      	tst	r3, r0
   84c50:	f10c 0c04 	add.w	ip, ip, #4
   84c54:	d0fa      	beq.n	84c4c <_malloc_r+0x464>
   84c56:	e65d      	b.n	84914 <_malloc_r+0x12c>
   84c58:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   84c5c:	d819      	bhi.n	84c92 <_malloc_r+0x4aa>
   84c5e:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   84c62:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   84c66:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84c6a:	e605      	b.n	84878 <_malloc_r+0x90>
   84c6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   84c70:	e6ee      	b.n	84a50 <_malloc_r+0x268>
   84c72:	2301      	movs	r3, #1
   84c74:	f8c8 3004 	str.w	r3, [r8, #4]
   84c78:	4644      	mov	r4, r8
   84c7a:	2200      	movs	r2, #0
   84c7c:	e72e      	b.n	84adc <_malloc_r+0x2f4>
   84c7e:	1092      	asrs	r2, r2, #2
   84c80:	2001      	movs	r0, #1
   84c82:	4090      	lsls	r0, r2
   84c84:	f8d8 2004 	ldr.w	r2, [r8, #4]
   84c88:	4619      	mov	r1, r3
   84c8a:	4302      	orrs	r2, r0
   84c8c:	f8c8 2004 	str.w	r2, [r8, #4]
   84c90:	e775      	b.n	84b7e <_malloc_r+0x396>
   84c92:	f240 5354 	movw	r3, #1364	; 0x554
   84c96:	459c      	cmp	ip, r3
   84c98:	d81b      	bhi.n	84cd2 <_malloc_r+0x4ea>
   84c9a:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   84c9e:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   84ca2:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84ca6:	e5e7      	b.n	84878 <_malloc_r+0x90>
   84ca8:	f10a 0a10 	add.w	sl, sl, #16
   84cac:	e6a3      	b.n	849f6 <_malloc_r+0x20e>
   84cae:	2b54      	cmp	r3, #84	; 0x54
   84cb0:	d81f      	bhi.n	84cf2 <_malloc_r+0x50a>
   84cb2:	0b0a      	lsrs	r2, r1, #12
   84cb4:	326e      	adds	r2, #110	; 0x6e
   84cb6:	0050      	lsls	r0, r2, #1
   84cb8:	e74f      	b.n	84b5a <_malloc_r+0x372>
   84cba:	f3cb 010b 	ubfx	r1, fp, #0, #12
   84cbe:	2900      	cmp	r1, #0
   84cc0:	f47f aeb1 	bne.w	84a26 <_malloc_r+0x23e>
   84cc4:	eb0a 0109 	add.w	r1, sl, r9
   84cc8:	68ba      	ldr	r2, [r7, #8]
   84cca:	f041 0101 	orr.w	r1, r1, #1
   84cce:	6051      	str	r1, [r2, #4]
   84cd0:	e6f6      	b.n	84ac0 <_malloc_r+0x2d8>
   84cd2:	21fc      	movs	r1, #252	; 0xfc
   84cd4:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   84cd8:	e5ce      	b.n	84878 <_malloc_r+0x90>
   84cda:	2201      	movs	r2, #1
   84cdc:	f04f 0a00 	mov.w	sl, #0
   84ce0:	e6cb      	b.n	84a7a <_malloc_r+0x292>
   84ce2:	f104 0108 	add.w	r1, r4, #8
   84ce6:	4630      	mov	r0, r6
   84ce8:	f7ff fa80 	bl	841ec <_free_r>
   84cec:	f8da 3000 	ldr.w	r3, [sl]
   84cf0:	e6e6      	b.n	84ac0 <_malloc_r+0x2d8>
   84cf2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   84cf6:	d803      	bhi.n	84d00 <_malloc_r+0x518>
   84cf8:	0bca      	lsrs	r2, r1, #15
   84cfa:	3277      	adds	r2, #119	; 0x77
   84cfc:	0050      	lsls	r0, r2, #1
   84cfe:	e72c      	b.n	84b5a <_malloc_r+0x372>
   84d00:	f240 5254 	movw	r2, #1364	; 0x554
   84d04:	4293      	cmp	r3, r2
   84d06:	d803      	bhi.n	84d10 <_malloc_r+0x528>
   84d08:	0c8a      	lsrs	r2, r1, #18
   84d0a:	327c      	adds	r2, #124	; 0x7c
   84d0c:	0050      	lsls	r0, r2, #1
   84d0e:	e724      	b.n	84b5a <_malloc_r+0x372>
   84d10:	20fc      	movs	r0, #252	; 0xfc
   84d12:	227e      	movs	r2, #126	; 0x7e
   84d14:	e721      	b.n	84b5a <_malloc_r+0x372>
   84d16:	687b      	ldr	r3, [r7, #4]
   84d18:	e78d      	b.n	84c36 <_malloc_r+0x44e>
   84d1a:	bf00      	nop
   84d1c:	20070590 	.word	0x20070590

00084d20 <memchr>:
   84d20:	0783      	lsls	r3, r0, #30
   84d22:	b470      	push	{r4, r5, r6}
   84d24:	b2c9      	uxtb	r1, r1
   84d26:	d040      	beq.n	84daa <memchr+0x8a>
   84d28:	1e54      	subs	r4, r2, #1
   84d2a:	b32a      	cbz	r2, 84d78 <memchr+0x58>
   84d2c:	7803      	ldrb	r3, [r0, #0]
   84d2e:	428b      	cmp	r3, r1
   84d30:	d023      	beq.n	84d7a <memchr+0x5a>
   84d32:	1c43      	adds	r3, r0, #1
   84d34:	e004      	b.n	84d40 <memchr+0x20>
   84d36:	b1fc      	cbz	r4, 84d78 <memchr+0x58>
   84d38:	7805      	ldrb	r5, [r0, #0]
   84d3a:	4614      	mov	r4, r2
   84d3c:	428d      	cmp	r5, r1
   84d3e:	d01c      	beq.n	84d7a <memchr+0x5a>
   84d40:	f013 0f03 	tst.w	r3, #3
   84d44:	4618      	mov	r0, r3
   84d46:	f104 32ff 	add.w	r2, r4, #4294967295
   84d4a:	f103 0301 	add.w	r3, r3, #1
   84d4e:	d1f2      	bne.n	84d36 <memchr+0x16>
   84d50:	2c03      	cmp	r4, #3
   84d52:	d814      	bhi.n	84d7e <memchr+0x5e>
   84d54:	1e65      	subs	r5, r4, #1
   84d56:	b354      	cbz	r4, 84dae <memchr+0x8e>
   84d58:	7803      	ldrb	r3, [r0, #0]
   84d5a:	428b      	cmp	r3, r1
   84d5c:	d00d      	beq.n	84d7a <memchr+0x5a>
   84d5e:	1c42      	adds	r2, r0, #1
   84d60:	2300      	movs	r3, #0
   84d62:	e002      	b.n	84d6a <memchr+0x4a>
   84d64:	7804      	ldrb	r4, [r0, #0]
   84d66:	428c      	cmp	r4, r1
   84d68:	d007      	beq.n	84d7a <memchr+0x5a>
   84d6a:	42ab      	cmp	r3, r5
   84d6c:	4610      	mov	r0, r2
   84d6e:	f103 0301 	add.w	r3, r3, #1
   84d72:	f102 0201 	add.w	r2, r2, #1
   84d76:	d1f5      	bne.n	84d64 <memchr+0x44>
   84d78:	2000      	movs	r0, #0
   84d7a:	bc70      	pop	{r4, r5, r6}
   84d7c:	4770      	bx	lr
   84d7e:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   84d82:	4603      	mov	r3, r0
   84d84:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   84d88:	681a      	ldr	r2, [r3, #0]
   84d8a:	4618      	mov	r0, r3
   84d8c:	4072      	eors	r2, r6
   84d8e:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   84d92:	ea25 0202 	bic.w	r2, r5, r2
   84d96:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   84d9a:	f103 0304 	add.w	r3, r3, #4
   84d9e:	d1d9      	bne.n	84d54 <memchr+0x34>
   84da0:	3c04      	subs	r4, #4
   84da2:	2c03      	cmp	r4, #3
   84da4:	4618      	mov	r0, r3
   84da6:	d8ef      	bhi.n	84d88 <memchr+0x68>
   84da8:	e7d4      	b.n	84d54 <memchr+0x34>
   84daa:	4614      	mov	r4, r2
   84dac:	e7d0      	b.n	84d50 <memchr+0x30>
   84dae:	4620      	mov	r0, r4
   84db0:	e7e3      	b.n	84d7a <memchr+0x5a>
   84db2:	bf00      	nop

00084db4 <memmove>:
   84db4:	4288      	cmp	r0, r1
   84db6:	b4f0      	push	{r4, r5, r6, r7}
   84db8:	d910      	bls.n	84ddc <memmove+0x28>
   84dba:	188c      	adds	r4, r1, r2
   84dbc:	42a0      	cmp	r0, r4
   84dbe:	d20d      	bcs.n	84ddc <memmove+0x28>
   84dc0:	1885      	adds	r5, r0, r2
   84dc2:	1e53      	subs	r3, r2, #1
   84dc4:	b142      	cbz	r2, 84dd8 <memmove+0x24>
   84dc6:	4621      	mov	r1, r4
   84dc8:	462a      	mov	r2, r5
   84dca:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   84dce:	3b01      	subs	r3, #1
   84dd0:	f802 4d01 	strb.w	r4, [r2, #-1]!
   84dd4:	1c5c      	adds	r4, r3, #1
   84dd6:	d1f8      	bne.n	84dca <memmove+0x16>
   84dd8:	bcf0      	pop	{r4, r5, r6, r7}
   84dda:	4770      	bx	lr
   84ddc:	2a0f      	cmp	r2, #15
   84dde:	d944      	bls.n	84e6a <memmove+0xb6>
   84de0:	ea40 0301 	orr.w	r3, r0, r1
   84de4:	079b      	lsls	r3, r3, #30
   84de6:	d144      	bne.n	84e72 <memmove+0xbe>
   84de8:	f1a2 0710 	sub.w	r7, r2, #16
   84dec:	093f      	lsrs	r7, r7, #4
   84dee:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   84df2:	3610      	adds	r6, #16
   84df4:	460c      	mov	r4, r1
   84df6:	4603      	mov	r3, r0
   84df8:	6825      	ldr	r5, [r4, #0]
   84dfa:	3310      	adds	r3, #16
   84dfc:	f843 5c10 	str.w	r5, [r3, #-16]
   84e00:	6865      	ldr	r5, [r4, #4]
   84e02:	3410      	adds	r4, #16
   84e04:	f843 5c0c 	str.w	r5, [r3, #-12]
   84e08:	f854 5c08 	ldr.w	r5, [r4, #-8]
   84e0c:	f843 5c08 	str.w	r5, [r3, #-8]
   84e10:	f854 5c04 	ldr.w	r5, [r4, #-4]
   84e14:	f843 5c04 	str.w	r5, [r3, #-4]
   84e18:	42b3      	cmp	r3, r6
   84e1a:	d1ed      	bne.n	84df8 <memmove+0x44>
   84e1c:	1c7b      	adds	r3, r7, #1
   84e1e:	f002 0c0f 	and.w	ip, r2, #15
   84e22:	011b      	lsls	r3, r3, #4
   84e24:	f1bc 0f03 	cmp.w	ip, #3
   84e28:	4419      	add	r1, r3
   84e2a:	4403      	add	r3, r0
   84e2c:	d923      	bls.n	84e76 <memmove+0xc2>
   84e2e:	460e      	mov	r6, r1
   84e30:	461d      	mov	r5, r3
   84e32:	4664      	mov	r4, ip
   84e34:	f856 7b04 	ldr.w	r7, [r6], #4
   84e38:	3c04      	subs	r4, #4
   84e3a:	2c03      	cmp	r4, #3
   84e3c:	f845 7b04 	str.w	r7, [r5], #4
   84e40:	d8f8      	bhi.n	84e34 <memmove+0x80>
   84e42:	f1ac 0404 	sub.w	r4, ip, #4
   84e46:	f024 0403 	bic.w	r4, r4, #3
   84e4a:	3404      	adds	r4, #4
   84e4c:	f002 0203 	and.w	r2, r2, #3
   84e50:	4423      	add	r3, r4
   84e52:	4421      	add	r1, r4
   84e54:	2a00      	cmp	r2, #0
   84e56:	d0bf      	beq.n	84dd8 <memmove+0x24>
   84e58:	441a      	add	r2, r3
   84e5a:	f811 4b01 	ldrb.w	r4, [r1], #1
   84e5e:	f803 4b01 	strb.w	r4, [r3], #1
   84e62:	4293      	cmp	r3, r2
   84e64:	d1f9      	bne.n	84e5a <memmove+0xa6>
   84e66:	bcf0      	pop	{r4, r5, r6, r7}
   84e68:	4770      	bx	lr
   84e6a:	4603      	mov	r3, r0
   84e6c:	2a00      	cmp	r2, #0
   84e6e:	d1f3      	bne.n	84e58 <memmove+0xa4>
   84e70:	e7b2      	b.n	84dd8 <memmove+0x24>
   84e72:	4603      	mov	r3, r0
   84e74:	e7f0      	b.n	84e58 <memmove+0xa4>
   84e76:	4662      	mov	r2, ip
   84e78:	2a00      	cmp	r2, #0
   84e7a:	d1ed      	bne.n	84e58 <memmove+0xa4>
   84e7c:	e7ac      	b.n	84dd8 <memmove+0x24>
   84e7e:	bf00      	nop

00084e80 <__malloc_lock>:
   84e80:	4770      	bx	lr
   84e82:	bf00      	nop

00084e84 <__malloc_unlock>:
   84e84:	4770      	bx	lr
   84e86:	bf00      	nop

00084e88 <_realloc_r>:
   84e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84e8c:	460c      	mov	r4, r1
   84e8e:	b083      	sub	sp, #12
   84e90:	4690      	mov	r8, r2
   84e92:	4681      	mov	r9, r0
   84e94:	2900      	cmp	r1, #0
   84e96:	f000 80ba 	beq.w	8500e <_realloc_r+0x186>
   84e9a:	f7ff fff1 	bl	84e80 <__malloc_lock>
   84e9e:	f108 060b 	add.w	r6, r8, #11
   84ea2:	f854 3c04 	ldr.w	r3, [r4, #-4]
   84ea6:	2e16      	cmp	r6, #22
   84ea8:	f023 0503 	bic.w	r5, r3, #3
   84eac:	f1a4 0708 	sub.w	r7, r4, #8
   84eb0:	d84b      	bhi.n	84f4a <_realloc_r+0xc2>
   84eb2:	2110      	movs	r1, #16
   84eb4:	460e      	mov	r6, r1
   84eb6:	45b0      	cmp	r8, r6
   84eb8:	d84c      	bhi.n	84f54 <_realloc_r+0xcc>
   84eba:	428d      	cmp	r5, r1
   84ebc:	da51      	bge.n	84f62 <_realloc_r+0xda>
   84ebe:	f8df b384 	ldr.w	fp, [pc, #900]	; 85244 <_realloc_r+0x3bc>
   84ec2:	1978      	adds	r0, r7, r5
   84ec4:	f8db e008 	ldr.w	lr, [fp, #8]
   84ec8:	4586      	cmp	lr, r0
   84eca:	f000 80a6 	beq.w	8501a <_realloc_r+0x192>
   84ece:	6842      	ldr	r2, [r0, #4]
   84ed0:	f022 0c01 	bic.w	ip, r2, #1
   84ed4:	4484      	add	ip, r0
   84ed6:	f8dc c004 	ldr.w	ip, [ip, #4]
   84eda:	f01c 0f01 	tst.w	ip, #1
   84ede:	d054      	beq.n	84f8a <_realloc_r+0x102>
   84ee0:	2200      	movs	r2, #0
   84ee2:	4610      	mov	r0, r2
   84ee4:	07db      	lsls	r3, r3, #31
   84ee6:	d46f      	bmi.n	84fc8 <_realloc_r+0x140>
   84ee8:	f854 3c08 	ldr.w	r3, [r4, #-8]
   84eec:	ebc3 0a07 	rsb	sl, r3, r7
   84ef0:	f8da 3004 	ldr.w	r3, [sl, #4]
   84ef4:	f023 0303 	bic.w	r3, r3, #3
   84ef8:	442b      	add	r3, r5
   84efa:	2800      	cmp	r0, #0
   84efc:	d062      	beq.n	84fc4 <_realloc_r+0x13c>
   84efe:	4570      	cmp	r0, lr
   84f00:	f000 80e9 	beq.w	850d6 <_realloc_r+0x24e>
   84f04:	eb02 0e03 	add.w	lr, r2, r3
   84f08:	458e      	cmp	lr, r1
   84f0a:	db5b      	blt.n	84fc4 <_realloc_r+0x13c>
   84f0c:	68c3      	ldr	r3, [r0, #12]
   84f0e:	6882      	ldr	r2, [r0, #8]
   84f10:	46d0      	mov	r8, sl
   84f12:	60d3      	str	r3, [r2, #12]
   84f14:	609a      	str	r2, [r3, #8]
   84f16:	f858 1f08 	ldr.w	r1, [r8, #8]!
   84f1a:	f8da 300c 	ldr.w	r3, [sl, #12]
   84f1e:	1f2a      	subs	r2, r5, #4
   84f20:	2a24      	cmp	r2, #36	; 0x24
   84f22:	60cb      	str	r3, [r1, #12]
   84f24:	6099      	str	r1, [r3, #8]
   84f26:	f200 8123 	bhi.w	85170 <_realloc_r+0x2e8>
   84f2a:	2a13      	cmp	r2, #19
   84f2c:	f240 80b0 	bls.w	85090 <_realloc_r+0x208>
   84f30:	6823      	ldr	r3, [r4, #0]
   84f32:	2a1b      	cmp	r2, #27
   84f34:	f8ca 3008 	str.w	r3, [sl, #8]
   84f38:	6863      	ldr	r3, [r4, #4]
   84f3a:	f8ca 300c 	str.w	r3, [sl, #12]
   84f3e:	f200 812b 	bhi.w	85198 <_realloc_r+0x310>
   84f42:	3408      	adds	r4, #8
   84f44:	f10a 0310 	add.w	r3, sl, #16
   84f48:	e0a3      	b.n	85092 <_realloc_r+0x20a>
   84f4a:	f026 0607 	bic.w	r6, r6, #7
   84f4e:	2e00      	cmp	r6, #0
   84f50:	4631      	mov	r1, r6
   84f52:	dab0      	bge.n	84eb6 <_realloc_r+0x2e>
   84f54:	230c      	movs	r3, #12
   84f56:	2000      	movs	r0, #0
   84f58:	f8c9 3000 	str.w	r3, [r9]
   84f5c:	b003      	add	sp, #12
   84f5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84f62:	46a0      	mov	r8, r4
   84f64:	1baa      	subs	r2, r5, r6
   84f66:	2a0f      	cmp	r2, #15
   84f68:	f003 0301 	and.w	r3, r3, #1
   84f6c:	d81a      	bhi.n	84fa4 <_realloc_r+0x11c>
   84f6e:	432b      	orrs	r3, r5
   84f70:	607b      	str	r3, [r7, #4]
   84f72:	443d      	add	r5, r7
   84f74:	686b      	ldr	r3, [r5, #4]
   84f76:	f043 0301 	orr.w	r3, r3, #1
   84f7a:	606b      	str	r3, [r5, #4]
   84f7c:	4648      	mov	r0, r9
   84f7e:	f7ff ff81 	bl	84e84 <__malloc_unlock>
   84f82:	4640      	mov	r0, r8
   84f84:	b003      	add	sp, #12
   84f86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84f8a:	f022 0203 	bic.w	r2, r2, #3
   84f8e:	eb02 0c05 	add.w	ip, r2, r5
   84f92:	458c      	cmp	ip, r1
   84f94:	dba6      	blt.n	84ee4 <_realloc_r+0x5c>
   84f96:	68c2      	ldr	r2, [r0, #12]
   84f98:	6881      	ldr	r1, [r0, #8]
   84f9a:	46a0      	mov	r8, r4
   84f9c:	60ca      	str	r2, [r1, #12]
   84f9e:	4665      	mov	r5, ip
   84fa0:	6091      	str	r1, [r2, #8]
   84fa2:	e7df      	b.n	84f64 <_realloc_r+0xdc>
   84fa4:	19b9      	adds	r1, r7, r6
   84fa6:	4333      	orrs	r3, r6
   84fa8:	f042 0001 	orr.w	r0, r2, #1
   84fac:	607b      	str	r3, [r7, #4]
   84fae:	440a      	add	r2, r1
   84fb0:	6048      	str	r0, [r1, #4]
   84fb2:	6853      	ldr	r3, [r2, #4]
   84fb4:	3108      	adds	r1, #8
   84fb6:	f043 0301 	orr.w	r3, r3, #1
   84fba:	6053      	str	r3, [r2, #4]
   84fbc:	4648      	mov	r0, r9
   84fbe:	f7ff f915 	bl	841ec <_free_r>
   84fc2:	e7db      	b.n	84f7c <_realloc_r+0xf4>
   84fc4:	428b      	cmp	r3, r1
   84fc6:	da33      	bge.n	85030 <_realloc_r+0x1a8>
   84fc8:	4641      	mov	r1, r8
   84fca:	4648      	mov	r0, r9
   84fcc:	f7ff fc0c 	bl	847e8 <_malloc_r>
   84fd0:	4680      	mov	r8, r0
   84fd2:	2800      	cmp	r0, #0
   84fd4:	d0d2      	beq.n	84f7c <_realloc_r+0xf4>
   84fd6:	f854 3c04 	ldr.w	r3, [r4, #-4]
   84fda:	f1a0 0108 	sub.w	r1, r0, #8
   84fde:	f023 0201 	bic.w	r2, r3, #1
   84fe2:	443a      	add	r2, r7
   84fe4:	4291      	cmp	r1, r2
   84fe6:	f000 80bc 	beq.w	85162 <_realloc_r+0x2da>
   84fea:	1f2a      	subs	r2, r5, #4
   84fec:	2a24      	cmp	r2, #36	; 0x24
   84fee:	d86e      	bhi.n	850ce <_realloc_r+0x246>
   84ff0:	2a13      	cmp	r2, #19
   84ff2:	d842      	bhi.n	8507a <_realloc_r+0x1f2>
   84ff4:	4603      	mov	r3, r0
   84ff6:	4622      	mov	r2, r4
   84ff8:	6811      	ldr	r1, [r2, #0]
   84ffa:	6019      	str	r1, [r3, #0]
   84ffc:	6851      	ldr	r1, [r2, #4]
   84ffe:	6059      	str	r1, [r3, #4]
   85000:	6892      	ldr	r2, [r2, #8]
   85002:	609a      	str	r2, [r3, #8]
   85004:	4621      	mov	r1, r4
   85006:	4648      	mov	r0, r9
   85008:	f7ff f8f0 	bl	841ec <_free_r>
   8500c:	e7b6      	b.n	84f7c <_realloc_r+0xf4>
   8500e:	4611      	mov	r1, r2
   85010:	b003      	add	sp, #12
   85012:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85016:	f7ff bbe7 	b.w	847e8 <_malloc_r>
   8501a:	f8de 2004 	ldr.w	r2, [lr, #4]
   8501e:	f106 0c10 	add.w	ip, r6, #16
   85022:	f022 0203 	bic.w	r2, r2, #3
   85026:	1950      	adds	r0, r2, r5
   85028:	4560      	cmp	r0, ip
   8502a:	da3d      	bge.n	850a8 <_realloc_r+0x220>
   8502c:	4670      	mov	r0, lr
   8502e:	e759      	b.n	84ee4 <_realloc_r+0x5c>
   85030:	46d0      	mov	r8, sl
   85032:	f858 0f08 	ldr.w	r0, [r8, #8]!
   85036:	f8da 100c 	ldr.w	r1, [sl, #12]
   8503a:	1f2a      	subs	r2, r5, #4
   8503c:	2a24      	cmp	r2, #36	; 0x24
   8503e:	60c1      	str	r1, [r0, #12]
   85040:	6088      	str	r0, [r1, #8]
   85042:	f200 80a0 	bhi.w	85186 <_realloc_r+0x2fe>
   85046:	2a13      	cmp	r2, #19
   85048:	f240 809b 	bls.w	85182 <_realloc_r+0x2fa>
   8504c:	6821      	ldr	r1, [r4, #0]
   8504e:	2a1b      	cmp	r2, #27
   85050:	f8ca 1008 	str.w	r1, [sl, #8]
   85054:	6861      	ldr	r1, [r4, #4]
   85056:	f8ca 100c 	str.w	r1, [sl, #12]
   8505a:	f200 80b2 	bhi.w	851c2 <_realloc_r+0x33a>
   8505e:	3408      	adds	r4, #8
   85060:	f10a 0210 	add.w	r2, sl, #16
   85064:	6821      	ldr	r1, [r4, #0]
   85066:	461d      	mov	r5, r3
   85068:	6011      	str	r1, [r2, #0]
   8506a:	6861      	ldr	r1, [r4, #4]
   8506c:	4657      	mov	r7, sl
   8506e:	6051      	str	r1, [r2, #4]
   85070:	68a3      	ldr	r3, [r4, #8]
   85072:	6093      	str	r3, [r2, #8]
   85074:	f8da 3004 	ldr.w	r3, [sl, #4]
   85078:	e774      	b.n	84f64 <_realloc_r+0xdc>
   8507a:	6823      	ldr	r3, [r4, #0]
   8507c:	2a1b      	cmp	r2, #27
   8507e:	6003      	str	r3, [r0, #0]
   85080:	6863      	ldr	r3, [r4, #4]
   85082:	6043      	str	r3, [r0, #4]
   85084:	d862      	bhi.n	8514c <_realloc_r+0x2c4>
   85086:	f100 0308 	add.w	r3, r0, #8
   8508a:	f104 0208 	add.w	r2, r4, #8
   8508e:	e7b3      	b.n	84ff8 <_realloc_r+0x170>
   85090:	4643      	mov	r3, r8
   85092:	6822      	ldr	r2, [r4, #0]
   85094:	4675      	mov	r5, lr
   85096:	601a      	str	r2, [r3, #0]
   85098:	6862      	ldr	r2, [r4, #4]
   8509a:	4657      	mov	r7, sl
   8509c:	605a      	str	r2, [r3, #4]
   8509e:	68a2      	ldr	r2, [r4, #8]
   850a0:	609a      	str	r2, [r3, #8]
   850a2:	f8da 3004 	ldr.w	r3, [sl, #4]
   850a6:	e75d      	b.n	84f64 <_realloc_r+0xdc>
   850a8:	1b83      	subs	r3, r0, r6
   850aa:	4437      	add	r7, r6
   850ac:	f043 0301 	orr.w	r3, r3, #1
   850b0:	f8cb 7008 	str.w	r7, [fp, #8]
   850b4:	607b      	str	r3, [r7, #4]
   850b6:	f854 3c04 	ldr.w	r3, [r4, #-4]
   850ba:	4648      	mov	r0, r9
   850bc:	f003 0301 	and.w	r3, r3, #1
   850c0:	431e      	orrs	r6, r3
   850c2:	f844 6c04 	str.w	r6, [r4, #-4]
   850c6:	f7ff fedd 	bl	84e84 <__malloc_unlock>
   850ca:	4620      	mov	r0, r4
   850cc:	e75a      	b.n	84f84 <_realloc_r+0xfc>
   850ce:	4621      	mov	r1, r4
   850d0:	f7ff fe70 	bl	84db4 <memmove>
   850d4:	e796      	b.n	85004 <_realloc_r+0x17c>
   850d6:	eb02 0c03 	add.w	ip, r2, r3
   850da:	f106 0210 	add.w	r2, r6, #16
   850de:	4594      	cmp	ip, r2
   850e0:	f6ff af70 	blt.w	84fc4 <_realloc_r+0x13c>
   850e4:	4657      	mov	r7, sl
   850e6:	f857 1f08 	ldr.w	r1, [r7, #8]!
   850ea:	f8da 300c 	ldr.w	r3, [sl, #12]
   850ee:	1f2a      	subs	r2, r5, #4
   850f0:	2a24      	cmp	r2, #36	; 0x24
   850f2:	60cb      	str	r3, [r1, #12]
   850f4:	6099      	str	r1, [r3, #8]
   850f6:	f200 8086 	bhi.w	85206 <_realloc_r+0x37e>
   850fa:	2a13      	cmp	r2, #19
   850fc:	d977      	bls.n	851ee <_realloc_r+0x366>
   850fe:	6823      	ldr	r3, [r4, #0]
   85100:	2a1b      	cmp	r2, #27
   85102:	f8ca 3008 	str.w	r3, [sl, #8]
   85106:	6863      	ldr	r3, [r4, #4]
   85108:	f8ca 300c 	str.w	r3, [sl, #12]
   8510c:	f200 8084 	bhi.w	85218 <_realloc_r+0x390>
   85110:	3408      	adds	r4, #8
   85112:	f10a 0310 	add.w	r3, sl, #16
   85116:	6822      	ldr	r2, [r4, #0]
   85118:	601a      	str	r2, [r3, #0]
   8511a:	6862      	ldr	r2, [r4, #4]
   8511c:	605a      	str	r2, [r3, #4]
   8511e:	68a2      	ldr	r2, [r4, #8]
   85120:	609a      	str	r2, [r3, #8]
   85122:	ebc6 020c 	rsb	r2, r6, ip
   85126:	eb0a 0306 	add.w	r3, sl, r6
   8512a:	f042 0201 	orr.w	r2, r2, #1
   8512e:	f8cb 3008 	str.w	r3, [fp, #8]
   85132:	605a      	str	r2, [r3, #4]
   85134:	f8da 3004 	ldr.w	r3, [sl, #4]
   85138:	4648      	mov	r0, r9
   8513a:	f003 0301 	and.w	r3, r3, #1
   8513e:	431e      	orrs	r6, r3
   85140:	f8ca 6004 	str.w	r6, [sl, #4]
   85144:	f7ff fe9e 	bl	84e84 <__malloc_unlock>
   85148:	4638      	mov	r0, r7
   8514a:	e71b      	b.n	84f84 <_realloc_r+0xfc>
   8514c:	68a3      	ldr	r3, [r4, #8]
   8514e:	2a24      	cmp	r2, #36	; 0x24
   85150:	6083      	str	r3, [r0, #8]
   85152:	68e3      	ldr	r3, [r4, #12]
   85154:	60c3      	str	r3, [r0, #12]
   85156:	d02b      	beq.n	851b0 <_realloc_r+0x328>
   85158:	f100 0310 	add.w	r3, r0, #16
   8515c:	f104 0210 	add.w	r2, r4, #16
   85160:	e74a      	b.n	84ff8 <_realloc_r+0x170>
   85162:	f850 2c04 	ldr.w	r2, [r0, #-4]
   85166:	46a0      	mov	r8, r4
   85168:	f022 0203 	bic.w	r2, r2, #3
   8516c:	4415      	add	r5, r2
   8516e:	e6f9      	b.n	84f64 <_realloc_r+0xdc>
   85170:	4621      	mov	r1, r4
   85172:	4640      	mov	r0, r8
   85174:	4675      	mov	r5, lr
   85176:	4657      	mov	r7, sl
   85178:	f7ff fe1c 	bl	84db4 <memmove>
   8517c:	f8da 3004 	ldr.w	r3, [sl, #4]
   85180:	e6f0      	b.n	84f64 <_realloc_r+0xdc>
   85182:	4642      	mov	r2, r8
   85184:	e76e      	b.n	85064 <_realloc_r+0x1dc>
   85186:	4621      	mov	r1, r4
   85188:	4640      	mov	r0, r8
   8518a:	461d      	mov	r5, r3
   8518c:	4657      	mov	r7, sl
   8518e:	f7ff fe11 	bl	84db4 <memmove>
   85192:	f8da 3004 	ldr.w	r3, [sl, #4]
   85196:	e6e5      	b.n	84f64 <_realloc_r+0xdc>
   85198:	68a3      	ldr	r3, [r4, #8]
   8519a:	2a24      	cmp	r2, #36	; 0x24
   8519c:	f8ca 3010 	str.w	r3, [sl, #16]
   851a0:	68e3      	ldr	r3, [r4, #12]
   851a2:	f8ca 3014 	str.w	r3, [sl, #20]
   851a6:	d018      	beq.n	851da <_realloc_r+0x352>
   851a8:	3410      	adds	r4, #16
   851aa:	f10a 0318 	add.w	r3, sl, #24
   851ae:	e770      	b.n	85092 <_realloc_r+0x20a>
   851b0:	6922      	ldr	r2, [r4, #16]
   851b2:	f100 0318 	add.w	r3, r0, #24
   851b6:	6102      	str	r2, [r0, #16]
   851b8:	6961      	ldr	r1, [r4, #20]
   851ba:	f104 0218 	add.w	r2, r4, #24
   851be:	6141      	str	r1, [r0, #20]
   851c0:	e71a      	b.n	84ff8 <_realloc_r+0x170>
   851c2:	68a1      	ldr	r1, [r4, #8]
   851c4:	2a24      	cmp	r2, #36	; 0x24
   851c6:	f8ca 1010 	str.w	r1, [sl, #16]
   851ca:	68e1      	ldr	r1, [r4, #12]
   851cc:	f8ca 1014 	str.w	r1, [sl, #20]
   851d0:	d00f      	beq.n	851f2 <_realloc_r+0x36a>
   851d2:	3410      	adds	r4, #16
   851d4:	f10a 0218 	add.w	r2, sl, #24
   851d8:	e744      	b.n	85064 <_realloc_r+0x1dc>
   851da:	6922      	ldr	r2, [r4, #16]
   851dc:	f10a 0320 	add.w	r3, sl, #32
   851e0:	f8ca 2018 	str.w	r2, [sl, #24]
   851e4:	6962      	ldr	r2, [r4, #20]
   851e6:	3418      	adds	r4, #24
   851e8:	f8ca 201c 	str.w	r2, [sl, #28]
   851ec:	e751      	b.n	85092 <_realloc_r+0x20a>
   851ee:	463b      	mov	r3, r7
   851f0:	e791      	b.n	85116 <_realloc_r+0x28e>
   851f2:	6921      	ldr	r1, [r4, #16]
   851f4:	f10a 0220 	add.w	r2, sl, #32
   851f8:	f8ca 1018 	str.w	r1, [sl, #24]
   851fc:	6961      	ldr	r1, [r4, #20]
   851fe:	3418      	adds	r4, #24
   85200:	f8ca 101c 	str.w	r1, [sl, #28]
   85204:	e72e      	b.n	85064 <_realloc_r+0x1dc>
   85206:	4621      	mov	r1, r4
   85208:	4638      	mov	r0, r7
   8520a:	f8cd c004 	str.w	ip, [sp, #4]
   8520e:	f7ff fdd1 	bl	84db4 <memmove>
   85212:	f8dd c004 	ldr.w	ip, [sp, #4]
   85216:	e784      	b.n	85122 <_realloc_r+0x29a>
   85218:	68a3      	ldr	r3, [r4, #8]
   8521a:	2a24      	cmp	r2, #36	; 0x24
   8521c:	f8ca 3010 	str.w	r3, [sl, #16]
   85220:	68e3      	ldr	r3, [r4, #12]
   85222:	f8ca 3014 	str.w	r3, [sl, #20]
   85226:	d003      	beq.n	85230 <_realloc_r+0x3a8>
   85228:	3410      	adds	r4, #16
   8522a:	f10a 0318 	add.w	r3, sl, #24
   8522e:	e772      	b.n	85116 <_realloc_r+0x28e>
   85230:	6922      	ldr	r2, [r4, #16]
   85232:	f10a 0320 	add.w	r3, sl, #32
   85236:	f8ca 2018 	str.w	r2, [sl, #24]
   8523a:	6962      	ldr	r2, [r4, #20]
   8523c:	3418      	adds	r4, #24
   8523e:	f8ca 201c 	str.w	r2, [sl, #28]
   85242:	e768      	b.n	85116 <_realloc_r+0x28e>
   85244:	20070590 	.word	0x20070590

00085248 <_sbrk_r>:
   85248:	b538      	push	{r3, r4, r5, lr}
   8524a:	4c07      	ldr	r4, [pc, #28]	; (85268 <_sbrk_r+0x20>)
   8524c:	2300      	movs	r3, #0
   8524e:	4605      	mov	r5, r0
   85250:	4608      	mov	r0, r1
   85252:	6023      	str	r3, [r4, #0]
   85254:	f7fd fc22 	bl	82a9c <_sbrk>
   85258:	1c43      	adds	r3, r0, #1
   8525a:	d000      	beq.n	8525e <_sbrk_r+0x16>
   8525c:	bd38      	pop	{r3, r4, r5, pc}
   8525e:	6823      	ldr	r3, [r4, #0]
   85260:	2b00      	cmp	r3, #0
   85262:	d0fb      	beq.n	8525c <_sbrk_r+0x14>
   85264:	602b      	str	r3, [r5, #0]
   85266:	bd38      	pop	{r3, r4, r5, pc}
   85268:	20078c84 	.word	0x20078c84

0008526c <__sread>:
   8526c:	b510      	push	{r4, lr}
   8526e:	460c      	mov	r4, r1
   85270:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85274:	f000 f9c2 	bl	855fc <_read_r>
   85278:	2800      	cmp	r0, #0
   8527a:	db03      	blt.n	85284 <__sread+0x18>
   8527c:	6d23      	ldr	r3, [r4, #80]	; 0x50
   8527e:	4403      	add	r3, r0
   85280:	6523      	str	r3, [r4, #80]	; 0x50
   85282:	bd10      	pop	{r4, pc}
   85284:	89a3      	ldrh	r3, [r4, #12]
   85286:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   8528a:	81a3      	strh	r3, [r4, #12]
   8528c:	bd10      	pop	{r4, pc}
   8528e:	bf00      	nop

00085290 <__swrite>:
   85290:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85294:	460c      	mov	r4, r1
   85296:	8989      	ldrh	r1, [r1, #12]
   85298:	461d      	mov	r5, r3
   8529a:	05cb      	lsls	r3, r1, #23
   8529c:	4616      	mov	r6, r2
   8529e:	4607      	mov	r7, r0
   852a0:	d506      	bpl.n	852b0 <__swrite+0x20>
   852a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   852a6:	2200      	movs	r2, #0
   852a8:	2302      	movs	r3, #2
   852aa:	f000 f993 	bl	855d4 <_lseek_r>
   852ae:	89a1      	ldrh	r1, [r4, #12]
   852b0:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   852b4:	81a1      	strh	r1, [r4, #12]
   852b6:	4638      	mov	r0, r7
   852b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   852bc:	4632      	mov	r2, r6
   852be:	462b      	mov	r3, r5
   852c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   852c4:	f000 b89e 	b.w	85404 <_write_r>

000852c8 <__sseek>:
   852c8:	b510      	push	{r4, lr}
   852ca:	460c      	mov	r4, r1
   852cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   852d0:	f000 f980 	bl	855d4 <_lseek_r>
   852d4:	89a3      	ldrh	r3, [r4, #12]
   852d6:	1c42      	adds	r2, r0, #1
   852d8:	bf0e      	itee	eq
   852da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   852de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   852e2:	6520      	strne	r0, [r4, #80]	; 0x50
   852e4:	81a3      	strh	r3, [r4, #12]
   852e6:	bd10      	pop	{r4, pc}

000852e8 <__sclose>:
   852e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   852ec:	f000 b8f2 	b.w	854d4 <_close_r>

000852f0 <__swbuf_r>:
   852f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   852f2:	460d      	mov	r5, r1
   852f4:	4614      	mov	r4, r2
   852f6:	4607      	mov	r7, r0
   852f8:	b110      	cbz	r0, 85300 <__swbuf_r+0x10>
   852fa:	6b83      	ldr	r3, [r0, #56]	; 0x38
   852fc:	2b00      	cmp	r3, #0
   852fe:	d048      	beq.n	85392 <__swbuf_r+0xa2>
   85300:	89a2      	ldrh	r2, [r4, #12]
   85302:	69a0      	ldr	r0, [r4, #24]
   85304:	b293      	uxth	r3, r2
   85306:	60a0      	str	r0, [r4, #8]
   85308:	0718      	lsls	r0, r3, #28
   8530a:	d538      	bpl.n	8537e <__swbuf_r+0x8e>
   8530c:	6926      	ldr	r6, [r4, #16]
   8530e:	2e00      	cmp	r6, #0
   85310:	d035      	beq.n	8537e <__swbuf_r+0x8e>
   85312:	0499      	lsls	r1, r3, #18
   85314:	b2ed      	uxtb	r5, r5
   85316:	d515      	bpl.n	85344 <__swbuf_r+0x54>
   85318:	6823      	ldr	r3, [r4, #0]
   8531a:	6962      	ldr	r2, [r4, #20]
   8531c:	1b9e      	subs	r6, r3, r6
   8531e:	4296      	cmp	r6, r2
   85320:	da1c      	bge.n	8535c <__swbuf_r+0x6c>
   85322:	3601      	adds	r6, #1
   85324:	68a2      	ldr	r2, [r4, #8]
   85326:	1c59      	adds	r1, r3, #1
   85328:	3a01      	subs	r2, #1
   8532a:	60a2      	str	r2, [r4, #8]
   8532c:	6021      	str	r1, [r4, #0]
   8532e:	701d      	strb	r5, [r3, #0]
   85330:	6963      	ldr	r3, [r4, #20]
   85332:	42b3      	cmp	r3, r6
   85334:	d01a      	beq.n	8536c <__swbuf_r+0x7c>
   85336:	89a3      	ldrh	r3, [r4, #12]
   85338:	07db      	lsls	r3, r3, #31
   8533a:	d501      	bpl.n	85340 <__swbuf_r+0x50>
   8533c:	2d0a      	cmp	r5, #10
   8533e:	d015      	beq.n	8536c <__swbuf_r+0x7c>
   85340:	4628      	mov	r0, r5
   85342:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85344:	6e63      	ldr	r3, [r4, #100]	; 0x64
   85346:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8534a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   8534e:	6663      	str	r3, [r4, #100]	; 0x64
   85350:	6823      	ldr	r3, [r4, #0]
   85352:	81a2      	strh	r2, [r4, #12]
   85354:	6962      	ldr	r2, [r4, #20]
   85356:	1b9e      	subs	r6, r3, r6
   85358:	4296      	cmp	r6, r2
   8535a:	dbe2      	blt.n	85322 <__swbuf_r+0x32>
   8535c:	4638      	mov	r0, r7
   8535e:	4621      	mov	r1, r4
   85360:	f7fe fde4 	bl	83f2c <_fflush_r>
   85364:	b940      	cbnz	r0, 85378 <__swbuf_r+0x88>
   85366:	6823      	ldr	r3, [r4, #0]
   85368:	2601      	movs	r6, #1
   8536a:	e7db      	b.n	85324 <__swbuf_r+0x34>
   8536c:	4638      	mov	r0, r7
   8536e:	4621      	mov	r1, r4
   85370:	f7fe fddc 	bl	83f2c <_fflush_r>
   85374:	2800      	cmp	r0, #0
   85376:	d0e3      	beq.n	85340 <__swbuf_r+0x50>
   85378:	f04f 30ff 	mov.w	r0, #4294967295
   8537c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8537e:	4638      	mov	r0, r7
   85380:	4621      	mov	r1, r4
   85382:	f7fe fcbd 	bl	83d00 <__swsetup_r>
   85386:	2800      	cmp	r0, #0
   85388:	d1f6      	bne.n	85378 <__swbuf_r+0x88>
   8538a:	89a2      	ldrh	r2, [r4, #12]
   8538c:	6926      	ldr	r6, [r4, #16]
   8538e:	b293      	uxth	r3, r2
   85390:	e7bf      	b.n	85312 <__swbuf_r+0x22>
   85392:	f7fe fde7 	bl	83f64 <__sinit>
   85396:	e7b3      	b.n	85300 <__swbuf_r+0x10>

00085398 <_wcrtomb_r>:
   85398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8539c:	461e      	mov	r6, r3
   8539e:	b086      	sub	sp, #24
   853a0:	460c      	mov	r4, r1
   853a2:	4605      	mov	r5, r0
   853a4:	4617      	mov	r7, r2
   853a6:	4b0f      	ldr	r3, [pc, #60]	; (853e4 <_wcrtomb_r+0x4c>)
   853a8:	b191      	cbz	r1, 853d0 <_wcrtomb_r+0x38>
   853aa:	f8d3 8000 	ldr.w	r8, [r3]
   853ae:	f7ff f999 	bl	846e4 <__locale_charset>
   853b2:	9600      	str	r6, [sp, #0]
   853b4:	4603      	mov	r3, r0
   853b6:	4621      	mov	r1, r4
   853b8:	463a      	mov	r2, r7
   853ba:	4628      	mov	r0, r5
   853bc:	47c0      	blx	r8
   853be:	1c43      	adds	r3, r0, #1
   853c0:	d103      	bne.n	853ca <_wcrtomb_r+0x32>
   853c2:	2200      	movs	r2, #0
   853c4:	238a      	movs	r3, #138	; 0x8a
   853c6:	6032      	str	r2, [r6, #0]
   853c8:	602b      	str	r3, [r5, #0]
   853ca:	b006      	add	sp, #24
   853cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   853d0:	681f      	ldr	r7, [r3, #0]
   853d2:	f7ff f987 	bl	846e4 <__locale_charset>
   853d6:	9600      	str	r6, [sp, #0]
   853d8:	4603      	mov	r3, r0
   853da:	4622      	mov	r2, r4
   853dc:	4628      	mov	r0, r5
   853de:	a903      	add	r1, sp, #12
   853e0:	47b8      	blx	r7
   853e2:	e7ec      	b.n	853be <_wcrtomb_r+0x26>
   853e4:	200709a0 	.word	0x200709a0

000853e8 <__ascii_wctomb>:
   853e8:	b121      	cbz	r1, 853f4 <__ascii_wctomb+0xc>
   853ea:	2aff      	cmp	r2, #255	; 0xff
   853ec:	d804      	bhi.n	853f8 <__ascii_wctomb+0x10>
   853ee:	700a      	strb	r2, [r1, #0]
   853f0:	2001      	movs	r0, #1
   853f2:	4770      	bx	lr
   853f4:	4608      	mov	r0, r1
   853f6:	4770      	bx	lr
   853f8:	238a      	movs	r3, #138	; 0x8a
   853fa:	6003      	str	r3, [r0, #0]
   853fc:	f04f 30ff 	mov.w	r0, #4294967295
   85400:	4770      	bx	lr
   85402:	bf00      	nop

00085404 <_write_r>:
   85404:	b570      	push	{r4, r5, r6, lr}
   85406:	4c08      	ldr	r4, [pc, #32]	; (85428 <_write_r+0x24>)
   85408:	4606      	mov	r6, r0
   8540a:	2500      	movs	r5, #0
   8540c:	4608      	mov	r0, r1
   8540e:	4611      	mov	r1, r2
   85410:	461a      	mov	r2, r3
   85412:	6025      	str	r5, [r4, #0]
   85414:	f7fb fc2c 	bl	80c70 <_write>
   85418:	1c43      	adds	r3, r0, #1
   8541a:	d000      	beq.n	8541e <_write_r+0x1a>
   8541c:	bd70      	pop	{r4, r5, r6, pc}
   8541e:	6823      	ldr	r3, [r4, #0]
   85420:	2b00      	cmp	r3, #0
   85422:	d0fb      	beq.n	8541c <_write_r+0x18>
   85424:	6033      	str	r3, [r6, #0]
   85426:	bd70      	pop	{r4, r5, r6, pc}
   85428:	20078c84 	.word	0x20078c84

0008542c <__register_exitproc>:
   8542c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8542e:	4c27      	ldr	r4, [pc, #156]	; (854cc <__register_exitproc+0xa0>)
   85430:	b085      	sub	sp, #20
   85432:	6826      	ldr	r6, [r4, #0]
   85434:	4607      	mov	r7, r0
   85436:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   8543a:	2c00      	cmp	r4, #0
   8543c:	d040      	beq.n	854c0 <__register_exitproc+0x94>
   8543e:	6865      	ldr	r5, [r4, #4]
   85440:	2d1f      	cmp	r5, #31
   85442:	dd1e      	ble.n	85482 <__register_exitproc+0x56>
   85444:	4822      	ldr	r0, [pc, #136]	; (854d0 <__register_exitproc+0xa4>)
   85446:	b918      	cbnz	r0, 85450 <__register_exitproc+0x24>
   85448:	f04f 30ff 	mov.w	r0, #4294967295
   8544c:	b005      	add	sp, #20
   8544e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85450:	f44f 70c8 	mov.w	r0, #400	; 0x190
   85454:	9103      	str	r1, [sp, #12]
   85456:	9202      	str	r2, [sp, #8]
   85458:	9301      	str	r3, [sp, #4]
   8545a:	f7ff f9bd 	bl	847d8 <malloc>
   8545e:	9903      	ldr	r1, [sp, #12]
   85460:	4604      	mov	r4, r0
   85462:	9a02      	ldr	r2, [sp, #8]
   85464:	9b01      	ldr	r3, [sp, #4]
   85466:	2800      	cmp	r0, #0
   85468:	d0ee      	beq.n	85448 <__register_exitproc+0x1c>
   8546a:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   8546e:	2000      	movs	r0, #0
   85470:	6025      	str	r5, [r4, #0]
   85472:	6060      	str	r0, [r4, #4]
   85474:	4605      	mov	r5, r0
   85476:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8547a:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   8547e:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   85482:	b93f      	cbnz	r7, 85494 <__register_exitproc+0x68>
   85484:	1c6b      	adds	r3, r5, #1
   85486:	2000      	movs	r0, #0
   85488:	3502      	adds	r5, #2
   8548a:	6063      	str	r3, [r4, #4]
   8548c:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   85490:	b005      	add	sp, #20
   85492:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85494:	2601      	movs	r6, #1
   85496:	40ae      	lsls	r6, r5
   85498:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   8549c:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   854a0:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   854a4:	2f02      	cmp	r7, #2
   854a6:	ea42 0206 	orr.w	r2, r2, r6
   854aa:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   854ae:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   854b2:	d1e7      	bne.n	85484 <__register_exitproc+0x58>
   854b4:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   854b8:	431e      	orrs	r6, r3
   854ba:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   854be:	e7e1      	b.n	85484 <__register_exitproc+0x58>
   854c0:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   854c4:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   854c8:	e7b9      	b.n	8543e <__register_exitproc+0x12>
   854ca:	bf00      	nop
   854cc:	00085d08 	.word	0x00085d08
   854d0:	000847d9 	.word	0x000847d9

000854d4 <_close_r>:
   854d4:	b538      	push	{r3, r4, r5, lr}
   854d6:	4c07      	ldr	r4, [pc, #28]	; (854f4 <_close_r+0x20>)
   854d8:	2300      	movs	r3, #0
   854da:	4605      	mov	r5, r0
   854dc:	4608      	mov	r0, r1
   854de:	6023      	str	r3, [r4, #0]
   854e0:	f7fd faf6 	bl	82ad0 <_close>
   854e4:	1c43      	adds	r3, r0, #1
   854e6:	d000      	beq.n	854ea <_close_r+0x16>
   854e8:	bd38      	pop	{r3, r4, r5, pc}
   854ea:	6823      	ldr	r3, [r4, #0]
   854ec:	2b00      	cmp	r3, #0
   854ee:	d0fb      	beq.n	854e8 <_close_r+0x14>
   854f0:	602b      	str	r3, [r5, #0]
   854f2:	bd38      	pop	{r3, r4, r5, pc}
   854f4:	20078c84 	.word	0x20078c84

000854f8 <_fclose_r>:
   854f8:	b570      	push	{r4, r5, r6, lr}
   854fa:	460c      	mov	r4, r1
   854fc:	4605      	mov	r5, r0
   854fe:	b131      	cbz	r1, 8550e <_fclose_r+0x16>
   85500:	b110      	cbz	r0, 85508 <_fclose_r+0x10>
   85502:	6b83      	ldr	r3, [r0, #56]	; 0x38
   85504:	2b00      	cmp	r3, #0
   85506:	d02f      	beq.n	85568 <_fclose_r+0x70>
   85508:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8550c:	b90b      	cbnz	r3, 85512 <_fclose_r+0x1a>
   8550e:	2000      	movs	r0, #0
   85510:	bd70      	pop	{r4, r5, r6, pc}
   85512:	4628      	mov	r0, r5
   85514:	4621      	mov	r1, r4
   85516:	f7fe fd09 	bl	83f2c <_fflush_r>
   8551a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8551c:	4606      	mov	r6, r0
   8551e:	b133      	cbz	r3, 8552e <_fclose_r+0x36>
   85520:	4628      	mov	r0, r5
   85522:	69e1      	ldr	r1, [r4, #28]
   85524:	4798      	blx	r3
   85526:	2800      	cmp	r0, #0
   85528:	bfb8      	it	lt
   8552a:	f04f 36ff 	movlt.w	r6, #4294967295
   8552e:	89a3      	ldrh	r3, [r4, #12]
   85530:	061b      	lsls	r3, r3, #24
   85532:	d41c      	bmi.n	8556e <_fclose_r+0x76>
   85534:	6b21      	ldr	r1, [r4, #48]	; 0x30
   85536:	b141      	cbz	r1, 8554a <_fclose_r+0x52>
   85538:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8553c:	4299      	cmp	r1, r3
   8553e:	d002      	beq.n	85546 <_fclose_r+0x4e>
   85540:	4628      	mov	r0, r5
   85542:	f7fe fe53 	bl	841ec <_free_r>
   85546:	2300      	movs	r3, #0
   85548:	6323      	str	r3, [r4, #48]	; 0x30
   8554a:	6c61      	ldr	r1, [r4, #68]	; 0x44
   8554c:	b121      	cbz	r1, 85558 <_fclose_r+0x60>
   8554e:	4628      	mov	r0, r5
   85550:	f7fe fe4c 	bl	841ec <_free_r>
   85554:	2300      	movs	r3, #0
   85556:	6463      	str	r3, [r4, #68]	; 0x44
   85558:	f7fe fd7e 	bl	84058 <__sfp_lock_acquire>
   8555c:	2300      	movs	r3, #0
   8555e:	81a3      	strh	r3, [r4, #12]
   85560:	f7fe fd7c 	bl	8405c <__sfp_lock_release>
   85564:	4630      	mov	r0, r6
   85566:	bd70      	pop	{r4, r5, r6, pc}
   85568:	f7fe fcfc 	bl	83f64 <__sinit>
   8556c:	e7cc      	b.n	85508 <_fclose_r+0x10>
   8556e:	4628      	mov	r0, r5
   85570:	6921      	ldr	r1, [r4, #16]
   85572:	f7fe fe3b 	bl	841ec <_free_r>
   85576:	e7dd      	b.n	85534 <_fclose_r+0x3c>

00085578 <fclose>:
   85578:	4b02      	ldr	r3, [pc, #8]	; (85584 <fclose+0xc>)
   8557a:	4601      	mov	r1, r0
   8557c:	6818      	ldr	r0, [r3, #0]
   8557e:	f7ff bfbb 	b.w	854f8 <_fclose_r>
   85582:	bf00      	nop
   85584:	20070568 	.word	0x20070568

00085588 <_fstat_r>:
   85588:	b538      	push	{r3, r4, r5, lr}
   8558a:	4c08      	ldr	r4, [pc, #32]	; (855ac <_fstat_r+0x24>)
   8558c:	2300      	movs	r3, #0
   8558e:	4605      	mov	r5, r0
   85590:	4608      	mov	r0, r1
   85592:	4611      	mov	r1, r2
   85594:	6023      	str	r3, [r4, #0]
   85596:	f7fd fa9f 	bl	82ad8 <_fstat>
   8559a:	1c43      	adds	r3, r0, #1
   8559c:	d000      	beq.n	855a0 <_fstat_r+0x18>
   8559e:	bd38      	pop	{r3, r4, r5, pc}
   855a0:	6823      	ldr	r3, [r4, #0]
   855a2:	2b00      	cmp	r3, #0
   855a4:	d0fb      	beq.n	8559e <_fstat_r+0x16>
   855a6:	602b      	str	r3, [r5, #0]
   855a8:	bd38      	pop	{r3, r4, r5, pc}
   855aa:	bf00      	nop
   855ac:	20078c84 	.word	0x20078c84

000855b0 <_isatty_r>:
   855b0:	b538      	push	{r3, r4, r5, lr}
   855b2:	4c07      	ldr	r4, [pc, #28]	; (855d0 <_isatty_r+0x20>)
   855b4:	2300      	movs	r3, #0
   855b6:	4605      	mov	r5, r0
   855b8:	4608      	mov	r0, r1
   855ba:	6023      	str	r3, [r4, #0]
   855bc:	f7fd fa92 	bl	82ae4 <_isatty>
   855c0:	1c43      	adds	r3, r0, #1
   855c2:	d000      	beq.n	855c6 <_isatty_r+0x16>
   855c4:	bd38      	pop	{r3, r4, r5, pc}
   855c6:	6823      	ldr	r3, [r4, #0]
   855c8:	2b00      	cmp	r3, #0
   855ca:	d0fb      	beq.n	855c4 <_isatty_r+0x14>
   855cc:	602b      	str	r3, [r5, #0]
   855ce:	bd38      	pop	{r3, r4, r5, pc}
   855d0:	20078c84 	.word	0x20078c84

000855d4 <_lseek_r>:
   855d4:	b570      	push	{r4, r5, r6, lr}
   855d6:	4c08      	ldr	r4, [pc, #32]	; (855f8 <_lseek_r+0x24>)
   855d8:	4606      	mov	r6, r0
   855da:	2500      	movs	r5, #0
   855dc:	4608      	mov	r0, r1
   855de:	4611      	mov	r1, r2
   855e0:	461a      	mov	r2, r3
   855e2:	6025      	str	r5, [r4, #0]
   855e4:	f7fd fa80 	bl	82ae8 <_lseek>
   855e8:	1c43      	adds	r3, r0, #1
   855ea:	d000      	beq.n	855ee <_lseek_r+0x1a>
   855ec:	bd70      	pop	{r4, r5, r6, pc}
   855ee:	6823      	ldr	r3, [r4, #0]
   855f0:	2b00      	cmp	r3, #0
   855f2:	d0fb      	beq.n	855ec <_lseek_r+0x18>
   855f4:	6033      	str	r3, [r6, #0]
   855f6:	bd70      	pop	{r4, r5, r6, pc}
   855f8:	20078c84 	.word	0x20078c84

000855fc <_read_r>:
   855fc:	b570      	push	{r4, r5, r6, lr}
   855fe:	4c08      	ldr	r4, [pc, #32]	; (85620 <_read_r+0x24>)
   85600:	4606      	mov	r6, r0
   85602:	2500      	movs	r5, #0
   85604:	4608      	mov	r0, r1
   85606:	4611      	mov	r1, r2
   85608:	461a      	mov	r2, r3
   8560a:	6025      	str	r5, [r4, #0]
   8560c:	f7fb f924 	bl	80858 <_read>
   85610:	1c43      	adds	r3, r0, #1
   85612:	d000      	beq.n	85616 <_read_r+0x1a>
   85614:	bd70      	pop	{r4, r5, r6, pc}
   85616:	6823      	ldr	r3, [r4, #0]
   85618:	2b00      	cmp	r3, #0
   8561a:	d0fb      	beq.n	85614 <_read_r+0x18>
   8561c:	6033      	str	r3, [r6, #0]
   8561e:	bd70      	pop	{r4, r5, r6, pc}
   85620:	20078c84 	.word	0x20078c84

00085624 <__aeabi_uldivmod>:
   85624:	b94b      	cbnz	r3, 8563a <__aeabi_uldivmod+0x16>
   85626:	b942      	cbnz	r2, 8563a <__aeabi_uldivmod+0x16>
   85628:	2900      	cmp	r1, #0
   8562a:	bf08      	it	eq
   8562c:	2800      	cmpeq	r0, #0
   8562e:	d002      	beq.n	85636 <__aeabi_uldivmod+0x12>
   85630:	f04f 31ff 	mov.w	r1, #4294967295
   85634:	4608      	mov	r0, r1
   85636:	f000 b83b 	b.w	856b0 <__aeabi_idiv0>
   8563a:	b082      	sub	sp, #8
   8563c:	46ec      	mov	ip, sp
   8563e:	e92d 5000 	stmdb	sp!, {ip, lr}
   85642:	f000 f81d 	bl	85680 <__gnu_uldivmod_helper>
   85646:	f8dd e004 	ldr.w	lr, [sp, #4]
   8564a:	b002      	add	sp, #8
   8564c:	bc0c      	pop	{r2, r3}
   8564e:	4770      	bx	lr

00085650 <__gnu_ldivmod_helper>:
   85650:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   85654:	9e08      	ldr	r6, [sp, #32]
   85656:	4614      	mov	r4, r2
   85658:	461d      	mov	r5, r3
   8565a:	4680      	mov	r8, r0
   8565c:	4689      	mov	r9, r1
   8565e:	f000 f829 	bl	856b4 <__divdi3>
   85662:	fb04 f301 	mul.w	r3, r4, r1
   85666:	fba4 ab00 	umull	sl, fp, r4, r0
   8566a:	fb00 3205 	mla	r2, r0, r5, r3
   8566e:	4493      	add	fp, r2
   85670:	ebb8 080a 	subs.w	r8, r8, sl
   85674:	eb69 090b 	sbc.w	r9, r9, fp
   85678:	e9c6 8900 	strd	r8, r9, [r6]
   8567c:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00085680 <__gnu_uldivmod_helper>:
   85680:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   85684:	9e08      	ldr	r6, [sp, #32]
   85686:	4614      	mov	r4, r2
   85688:	461d      	mov	r5, r3
   8568a:	4680      	mov	r8, r0
   8568c:	4689      	mov	r9, r1
   8568e:	f000 f961 	bl	85954 <__udivdi3>
   85692:	fb00 f505 	mul.w	r5, r0, r5
   85696:	fba0 ab04 	umull	sl, fp, r0, r4
   8569a:	fb04 5401 	mla	r4, r4, r1, r5
   8569e:	44a3      	add	fp, r4
   856a0:	ebb8 080a 	subs.w	r8, r8, sl
   856a4:	eb69 090b 	sbc.w	r9, r9, fp
   856a8:	e9c6 8900 	strd	r8, r9, [r6]
   856ac:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

000856b0 <__aeabi_idiv0>:
   856b0:	4770      	bx	lr
   856b2:	bf00      	nop

000856b4 <__divdi3>:
   856b4:	2900      	cmp	r1, #0
   856b6:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   856ba:	f2c0 80a1 	blt.w	85800 <__divdi3+0x14c>
   856be:	2400      	movs	r4, #0
   856c0:	2b00      	cmp	r3, #0
   856c2:	f2c0 8098 	blt.w	857f6 <__divdi3+0x142>
   856c6:	4615      	mov	r5, r2
   856c8:	4606      	mov	r6, r0
   856ca:	460f      	mov	r7, r1
   856cc:	2b00      	cmp	r3, #0
   856ce:	d13f      	bne.n	85750 <__divdi3+0x9c>
   856d0:	428a      	cmp	r2, r1
   856d2:	d958      	bls.n	85786 <__divdi3+0xd2>
   856d4:	fab2 f382 	clz	r3, r2
   856d8:	b14b      	cbz	r3, 856ee <__divdi3+0x3a>
   856da:	f1c3 0220 	rsb	r2, r3, #32
   856de:	fa01 f703 	lsl.w	r7, r1, r3
   856e2:	fa20 f202 	lsr.w	r2, r0, r2
   856e6:	409d      	lsls	r5, r3
   856e8:	fa00 f603 	lsl.w	r6, r0, r3
   856ec:	4317      	orrs	r7, r2
   856ee:	0c29      	lsrs	r1, r5, #16
   856f0:	fbb7 f2f1 	udiv	r2, r7, r1
   856f4:	fb01 7712 	mls	r7, r1, r2, r7
   856f8:	b2a8      	uxth	r0, r5
   856fa:	fb00 f302 	mul.w	r3, r0, r2
   856fe:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   85702:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   85706:	42bb      	cmp	r3, r7
   85708:	d909      	bls.n	8571e <__divdi3+0x6a>
   8570a:	197f      	adds	r7, r7, r5
   8570c:	f102 3cff 	add.w	ip, r2, #4294967295
   85710:	f080 8105 	bcs.w	8591e <__divdi3+0x26a>
   85714:	42bb      	cmp	r3, r7
   85716:	f240 8102 	bls.w	8591e <__divdi3+0x26a>
   8571a:	3a02      	subs	r2, #2
   8571c:	442f      	add	r7, r5
   8571e:	1aff      	subs	r7, r7, r3
   85720:	fbb7 f3f1 	udiv	r3, r7, r1
   85724:	fb01 7113 	mls	r1, r1, r3, r7
   85728:	fb00 f003 	mul.w	r0, r0, r3
   8572c:	b2b6      	uxth	r6, r6
   8572e:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   85732:	4288      	cmp	r0, r1
   85734:	d908      	bls.n	85748 <__divdi3+0x94>
   85736:	1949      	adds	r1, r1, r5
   85738:	f103 37ff 	add.w	r7, r3, #4294967295
   8573c:	f080 80f1 	bcs.w	85922 <__divdi3+0x26e>
   85740:	4288      	cmp	r0, r1
   85742:	f240 80ee 	bls.w	85922 <__divdi3+0x26e>
   85746:	3b02      	subs	r3, #2
   85748:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   8574c:	2300      	movs	r3, #0
   8574e:	e003      	b.n	85758 <__divdi3+0xa4>
   85750:	428b      	cmp	r3, r1
   85752:	d90a      	bls.n	8576a <__divdi3+0xb6>
   85754:	2300      	movs	r3, #0
   85756:	461a      	mov	r2, r3
   85758:	4610      	mov	r0, r2
   8575a:	4619      	mov	r1, r3
   8575c:	b114      	cbz	r4, 85764 <__divdi3+0xb0>
   8575e:	4240      	negs	r0, r0
   85760:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   85764:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   85768:	4770      	bx	lr
   8576a:	fab3 f883 	clz	r8, r3
   8576e:	f1b8 0f00 	cmp.w	r8, #0
   85772:	f040 8088 	bne.w	85886 <__divdi3+0x1d2>
   85776:	428b      	cmp	r3, r1
   85778:	d302      	bcc.n	85780 <__divdi3+0xcc>
   8577a:	4282      	cmp	r2, r0
   8577c:	f200 80e2 	bhi.w	85944 <__divdi3+0x290>
   85780:	2300      	movs	r3, #0
   85782:	2201      	movs	r2, #1
   85784:	e7e8      	b.n	85758 <__divdi3+0xa4>
   85786:	b912      	cbnz	r2, 8578e <__divdi3+0xda>
   85788:	2301      	movs	r3, #1
   8578a:	fbb3 f5f2 	udiv	r5, r3, r2
   8578e:	fab5 f285 	clz	r2, r5
   85792:	2a00      	cmp	r2, #0
   85794:	d13a      	bne.n	8580c <__divdi3+0x158>
   85796:	1b7f      	subs	r7, r7, r5
   85798:	0c28      	lsrs	r0, r5, #16
   8579a:	fa1f fc85 	uxth.w	ip, r5
   8579e:	2301      	movs	r3, #1
   857a0:	fbb7 f1f0 	udiv	r1, r7, r0
   857a4:	fb00 7711 	mls	r7, r0, r1, r7
   857a8:	fb0c f201 	mul.w	r2, ip, r1
   857ac:	ea4f 4816 	mov.w	r8, r6, lsr #16
   857b0:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   857b4:	42ba      	cmp	r2, r7
   857b6:	d907      	bls.n	857c8 <__divdi3+0x114>
   857b8:	197f      	adds	r7, r7, r5
   857ba:	f101 38ff 	add.w	r8, r1, #4294967295
   857be:	d202      	bcs.n	857c6 <__divdi3+0x112>
   857c0:	42ba      	cmp	r2, r7
   857c2:	f200 80c4 	bhi.w	8594e <__divdi3+0x29a>
   857c6:	4641      	mov	r1, r8
   857c8:	1abf      	subs	r7, r7, r2
   857ca:	fbb7 f2f0 	udiv	r2, r7, r0
   857ce:	fb00 7012 	mls	r0, r0, r2, r7
   857d2:	fb0c fc02 	mul.w	ip, ip, r2
   857d6:	b2b6      	uxth	r6, r6
   857d8:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   857dc:	4584      	cmp	ip, r0
   857de:	d907      	bls.n	857f0 <__divdi3+0x13c>
   857e0:	1940      	adds	r0, r0, r5
   857e2:	f102 37ff 	add.w	r7, r2, #4294967295
   857e6:	d202      	bcs.n	857ee <__divdi3+0x13a>
   857e8:	4584      	cmp	ip, r0
   857ea:	f200 80ae 	bhi.w	8594a <__divdi3+0x296>
   857ee:	463a      	mov	r2, r7
   857f0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   857f4:	e7b0      	b.n	85758 <__divdi3+0xa4>
   857f6:	43e4      	mvns	r4, r4
   857f8:	4252      	negs	r2, r2
   857fa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   857fe:	e762      	b.n	856c6 <__divdi3+0x12>
   85800:	4240      	negs	r0, r0
   85802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   85806:	f04f 34ff 	mov.w	r4, #4294967295
   8580a:	e759      	b.n	856c0 <__divdi3+0xc>
   8580c:	4095      	lsls	r5, r2
   8580e:	f1c2 0920 	rsb	r9, r2, #32
   85812:	fa27 f109 	lsr.w	r1, r7, r9
   85816:	fa26 f909 	lsr.w	r9, r6, r9
   8581a:	4097      	lsls	r7, r2
   8581c:	0c28      	lsrs	r0, r5, #16
   8581e:	fbb1 f8f0 	udiv	r8, r1, r0
   85822:	fb00 1118 	mls	r1, r0, r8, r1
   85826:	fa1f fc85 	uxth.w	ip, r5
   8582a:	fb0c f308 	mul.w	r3, ip, r8
   8582e:	ea49 0907 	orr.w	r9, r9, r7
   85832:	ea4f 4719 	mov.w	r7, r9, lsr #16
   85836:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   8583a:	428b      	cmp	r3, r1
   8583c:	fa06 f602 	lsl.w	r6, r6, r2
   85840:	d908      	bls.n	85854 <__divdi3+0x1a0>
   85842:	1949      	adds	r1, r1, r5
   85844:	f108 32ff 	add.w	r2, r8, #4294967295
   85848:	d27a      	bcs.n	85940 <__divdi3+0x28c>
   8584a:	428b      	cmp	r3, r1
   8584c:	d978      	bls.n	85940 <__divdi3+0x28c>
   8584e:	f1a8 0802 	sub.w	r8, r8, #2
   85852:	4429      	add	r1, r5
   85854:	1ac9      	subs	r1, r1, r3
   85856:	fbb1 f3f0 	udiv	r3, r1, r0
   8585a:	fb00 1713 	mls	r7, r0, r3, r1
   8585e:	fb0c f203 	mul.w	r2, ip, r3
   85862:	fa1f f989 	uxth.w	r9, r9
   85866:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   8586a:	42ba      	cmp	r2, r7
   8586c:	d907      	bls.n	8587e <__divdi3+0x1ca>
   8586e:	197f      	adds	r7, r7, r5
   85870:	f103 31ff 	add.w	r1, r3, #4294967295
   85874:	d260      	bcs.n	85938 <__divdi3+0x284>
   85876:	42ba      	cmp	r2, r7
   85878:	d95e      	bls.n	85938 <__divdi3+0x284>
   8587a:	3b02      	subs	r3, #2
   8587c:	442f      	add	r7, r5
   8587e:	1abf      	subs	r7, r7, r2
   85880:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   85884:	e78c      	b.n	857a0 <__divdi3+0xec>
   85886:	f1c8 0220 	rsb	r2, r8, #32
   8588a:	fa25 f102 	lsr.w	r1, r5, r2
   8588e:	fa03 fc08 	lsl.w	ip, r3, r8
   85892:	fa27 f302 	lsr.w	r3, r7, r2
   85896:	fa20 f202 	lsr.w	r2, r0, r2
   8589a:	fa07 f708 	lsl.w	r7, r7, r8
   8589e:	ea41 0c0c 	orr.w	ip, r1, ip
   858a2:	ea4f 491c 	mov.w	r9, ip, lsr #16
   858a6:	fbb3 f1f9 	udiv	r1, r3, r9
   858aa:	fb09 3311 	mls	r3, r9, r1, r3
   858ae:	fa1f fa8c 	uxth.w	sl, ip
   858b2:	fb0a fb01 	mul.w	fp, sl, r1
   858b6:	4317      	orrs	r7, r2
   858b8:	0c3a      	lsrs	r2, r7, #16
   858ba:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   858be:	459b      	cmp	fp, r3
   858c0:	fa05 f008 	lsl.w	r0, r5, r8
   858c4:	d908      	bls.n	858d8 <__divdi3+0x224>
   858c6:	eb13 030c 	adds.w	r3, r3, ip
   858ca:	f101 32ff 	add.w	r2, r1, #4294967295
   858ce:	d235      	bcs.n	8593c <__divdi3+0x288>
   858d0:	459b      	cmp	fp, r3
   858d2:	d933      	bls.n	8593c <__divdi3+0x288>
   858d4:	3902      	subs	r1, #2
   858d6:	4463      	add	r3, ip
   858d8:	ebcb 0303 	rsb	r3, fp, r3
   858dc:	fbb3 f2f9 	udiv	r2, r3, r9
   858e0:	fb09 3312 	mls	r3, r9, r2, r3
   858e4:	fb0a fa02 	mul.w	sl, sl, r2
   858e8:	b2bf      	uxth	r7, r7
   858ea:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   858ee:	45ba      	cmp	sl, r7
   858f0:	d908      	bls.n	85904 <__divdi3+0x250>
   858f2:	eb17 070c 	adds.w	r7, r7, ip
   858f6:	f102 33ff 	add.w	r3, r2, #4294967295
   858fa:	d21b      	bcs.n	85934 <__divdi3+0x280>
   858fc:	45ba      	cmp	sl, r7
   858fe:	d919      	bls.n	85934 <__divdi3+0x280>
   85900:	3a02      	subs	r2, #2
   85902:	4467      	add	r7, ip
   85904:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   85908:	fba5 0100 	umull	r0, r1, r5, r0
   8590c:	ebca 0707 	rsb	r7, sl, r7
   85910:	428f      	cmp	r7, r1
   85912:	f04f 0300 	mov.w	r3, #0
   85916:	d30a      	bcc.n	8592e <__divdi3+0x27a>
   85918:	d005      	beq.n	85926 <__divdi3+0x272>
   8591a:	462a      	mov	r2, r5
   8591c:	e71c      	b.n	85758 <__divdi3+0xa4>
   8591e:	4662      	mov	r2, ip
   85920:	e6fd      	b.n	8571e <__divdi3+0x6a>
   85922:	463b      	mov	r3, r7
   85924:	e710      	b.n	85748 <__divdi3+0x94>
   85926:	fa06 f608 	lsl.w	r6, r6, r8
   8592a:	4286      	cmp	r6, r0
   8592c:	d2f5      	bcs.n	8591a <__divdi3+0x266>
   8592e:	1e6a      	subs	r2, r5, #1
   85930:	2300      	movs	r3, #0
   85932:	e711      	b.n	85758 <__divdi3+0xa4>
   85934:	461a      	mov	r2, r3
   85936:	e7e5      	b.n	85904 <__divdi3+0x250>
   85938:	460b      	mov	r3, r1
   8593a:	e7a0      	b.n	8587e <__divdi3+0x1ca>
   8593c:	4611      	mov	r1, r2
   8593e:	e7cb      	b.n	858d8 <__divdi3+0x224>
   85940:	4690      	mov	r8, r2
   85942:	e787      	b.n	85854 <__divdi3+0x1a0>
   85944:	4643      	mov	r3, r8
   85946:	4642      	mov	r2, r8
   85948:	e706      	b.n	85758 <__divdi3+0xa4>
   8594a:	3a02      	subs	r2, #2
   8594c:	e750      	b.n	857f0 <__divdi3+0x13c>
   8594e:	3902      	subs	r1, #2
   85950:	442f      	add	r7, r5
   85952:	e739      	b.n	857c8 <__divdi3+0x114>

00085954 <__udivdi3>:
   85954:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   85958:	4614      	mov	r4, r2
   8595a:	4605      	mov	r5, r0
   8595c:	460e      	mov	r6, r1
   8595e:	2b00      	cmp	r3, #0
   85960:	d143      	bne.n	859ea <__udivdi3+0x96>
   85962:	428a      	cmp	r2, r1
   85964:	d953      	bls.n	85a0e <__udivdi3+0xba>
   85966:	fab2 f782 	clz	r7, r2
   8596a:	b157      	cbz	r7, 85982 <__udivdi3+0x2e>
   8596c:	f1c7 0620 	rsb	r6, r7, #32
   85970:	fa20 f606 	lsr.w	r6, r0, r6
   85974:	fa01 f307 	lsl.w	r3, r1, r7
   85978:	fa02 f407 	lsl.w	r4, r2, r7
   8597c:	fa00 f507 	lsl.w	r5, r0, r7
   85980:	431e      	orrs	r6, r3
   85982:	0c21      	lsrs	r1, r4, #16
   85984:	fbb6 f2f1 	udiv	r2, r6, r1
   85988:	fb01 6612 	mls	r6, r1, r2, r6
   8598c:	b2a0      	uxth	r0, r4
   8598e:	fb00 f302 	mul.w	r3, r0, r2
   85992:	0c2f      	lsrs	r7, r5, #16
   85994:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   85998:	42b3      	cmp	r3, r6
   8599a:	d909      	bls.n	859b0 <__udivdi3+0x5c>
   8599c:	1936      	adds	r6, r6, r4
   8599e:	f102 37ff 	add.w	r7, r2, #4294967295
   859a2:	f080 80fd 	bcs.w	85ba0 <__udivdi3+0x24c>
   859a6:	42b3      	cmp	r3, r6
   859a8:	f240 80fa 	bls.w	85ba0 <__udivdi3+0x24c>
   859ac:	3a02      	subs	r2, #2
   859ae:	4426      	add	r6, r4
   859b0:	1af6      	subs	r6, r6, r3
   859b2:	fbb6 f3f1 	udiv	r3, r6, r1
   859b6:	fb01 6113 	mls	r1, r1, r3, r6
   859ba:	fb00 f003 	mul.w	r0, r0, r3
   859be:	b2ad      	uxth	r5, r5
   859c0:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   859c4:	4288      	cmp	r0, r1
   859c6:	d908      	bls.n	859da <__udivdi3+0x86>
   859c8:	1909      	adds	r1, r1, r4
   859ca:	f103 36ff 	add.w	r6, r3, #4294967295
   859ce:	f080 80e9 	bcs.w	85ba4 <__udivdi3+0x250>
   859d2:	4288      	cmp	r0, r1
   859d4:	f240 80e6 	bls.w	85ba4 <__udivdi3+0x250>
   859d8:	3b02      	subs	r3, #2
   859da:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   859de:	2300      	movs	r3, #0
   859e0:	4610      	mov	r0, r2
   859e2:	4619      	mov	r1, r3
   859e4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   859e8:	4770      	bx	lr
   859ea:	428b      	cmp	r3, r1
   859ec:	d84c      	bhi.n	85a88 <__udivdi3+0x134>
   859ee:	fab3 f683 	clz	r6, r3
   859f2:	2e00      	cmp	r6, #0
   859f4:	d14f      	bne.n	85a96 <__udivdi3+0x142>
   859f6:	428b      	cmp	r3, r1
   859f8:	d302      	bcc.n	85a00 <__udivdi3+0xac>
   859fa:	4282      	cmp	r2, r0
   859fc:	f200 80dd 	bhi.w	85bba <__udivdi3+0x266>
   85a00:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   85a04:	2300      	movs	r3, #0
   85a06:	2201      	movs	r2, #1
   85a08:	4610      	mov	r0, r2
   85a0a:	4619      	mov	r1, r3
   85a0c:	4770      	bx	lr
   85a0e:	b912      	cbnz	r2, 85a16 <__udivdi3+0xc2>
   85a10:	2401      	movs	r4, #1
   85a12:	fbb4 f4f2 	udiv	r4, r4, r2
   85a16:	fab4 f284 	clz	r2, r4
   85a1a:	2a00      	cmp	r2, #0
   85a1c:	f040 8082 	bne.w	85b24 <__udivdi3+0x1d0>
   85a20:	1b09      	subs	r1, r1, r4
   85a22:	0c26      	lsrs	r6, r4, #16
   85a24:	b2a7      	uxth	r7, r4
   85a26:	2301      	movs	r3, #1
   85a28:	fbb1 f0f6 	udiv	r0, r1, r6
   85a2c:	fb06 1110 	mls	r1, r6, r0, r1
   85a30:	fb07 f200 	mul.w	r2, r7, r0
   85a34:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   85a38:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   85a3c:	428a      	cmp	r2, r1
   85a3e:	d907      	bls.n	85a50 <__udivdi3+0xfc>
   85a40:	1909      	adds	r1, r1, r4
   85a42:	f100 3cff 	add.w	ip, r0, #4294967295
   85a46:	d202      	bcs.n	85a4e <__udivdi3+0xfa>
   85a48:	428a      	cmp	r2, r1
   85a4a:	f200 80c8 	bhi.w	85bde <__udivdi3+0x28a>
   85a4e:	4660      	mov	r0, ip
   85a50:	1a89      	subs	r1, r1, r2
   85a52:	fbb1 f2f6 	udiv	r2, r1, r6
   85a56:	fb06 1112 	mls	r1, r6, r2, r1
   85a5a:	fb07 f702 	mul.w	r7, r7, r2
   85a5e:	b2ad      	uxth	r5, r5
   85a60:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   85a64:	42af      	cmp	r7, r5
   85a66:	d908      	bls.n	85a7a <__udivdi3+0x126>
   85a68:	192c      	adds	r4, r5, r4
   85a6a:	f102 31ff 	add.w	r1, r2, #4294967295
   85a6e:	f080 809b 	bcs.w	85ba8 <__udivdi3+0x254>
   85a72:	42a7      	cmp	r7, r4
   85a74:	f240 8098 	bls.w	85ba8 <__udivdi3+0x254>
   85a78:	3a02      	subs	r2, #2
   85a7a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   85a7e:	4610      	mov	r0, r2
   85a80:	4619      	mov	r1, r3
   85a82:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   85a86:	4770      	bx	lr
   85a88:	2300      	movs	r3, #0
   85a8a:	461a      	mov	r2, r3
   85a8c:	4610      	mov	r0, r2
   85a8e:	4619      	mov	r1, r3
   85a90:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   85a94:	4770      	bx	lr
   85a96:	f1c6 0520 	rsb	r5, r6, #32
   85a9a:	fa22 f705 	lsr.w	r7, r2, r5
   85a9e:	fa03 f406 	lsl.w	r4, r3, r6
   85aa2:	fa21 f305 	lsr.w	r3, r1, r5
   85aa6:	fa01 fb06 	lsl.w	fp, r1, r6
   85aaa:	fa20 f505 	lsr.w	r5, r0, r5
   85aae:	433c      	orrs	r4, r7
   85ab0:	ea4f 4814 	mov.w	r8, r4, lsr #16
   85ab4:	fbb3 fcf8 	udiv	ip, r3, r8
   85ab8:	fb08 331c 	mls	r3, r8, ip, r3
   85abc:	fa1f f984 	uxth.w	r9, r4
   85ac0:	fb09 fa0c 	mul.w	sl, r9, ip
   85ac4:	ea45 0b0b 	orr.w	fp, r5, fp
   85ac8:	ea4f 451b 	mov.w	r5, fp, lsr #16
   85acc:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   85ad0:	459a      	cmp	sl, r3
   85ad2:	fa02 f206 	lsl.w	r2, r2, r6
   85ad6:	d904      	bls.n	85ae2 <__udivdi3+0x18e>
   85ad8:	191b      	adds	r3, r3, r4
   85ada:	f10c 35ff 	add.w	r5, ip, #4294967295
   85ade:	d36f      	bcc.n	85bc0 <__udivdi3+0x26c>
   85ae0:	46ac      	mov	ip, r5
   85ae2:	ebca 0303 	rsb	r3, sl, r3
   85ae6:	fbb3 f5f8 	udiv	r5, r3, r8
   85aea:	fb08 3315 	mls	r3, r8, r5, r3
   85aee:	fb09 f905 	mul.w	r9, r9, r5
   85af2:	fa1f fb8b 	uxth.w	fp, fp
   85af6:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   85afa:	45b9      	cmp	r9, r7
   85afc:	d904      	bls.n	85b08 <__udivdi3+0x1b4>
   85afe:	193f      	adds	r7, r7, r4
   85b00:	f105 33ff 	add.w	r3, r5, #4294967295
   85b04:	d362      	bcc.n	85bcc <__udivdi3+0x278>
   85b06:	461d      	mov	r5, r3
   85b08:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   85b0c:	fbac 2302 	umull	r2, r3, ip, r2
   85b10:	ebc9 0707 	rsb	r7, r9, r7
   85b14:	429f      	cmp	r7, r3
   85b16:	f04f 0500 	mov.w	r5, #0
   85b1a:	d34a      	bcc.n	85bb2 <__udivdi3+0x25e>
   85b1c:	d046      	beq.n	85bac <__udivdi3+0x258>
   85b1e:	4662      	mov	r2, ip
   85b20:	462b      	mov	r3, r5
   85b22:	e75d      	b.n	859e0 <__udivdi3+0x8c>
   85b24:	4094      	lsls	r4, r2
   85b26:	f1c2 0920 	rsb	r9, r2, #32
   85b2a:	fa21 fc09 	lsr.w	ip, r1, r9
   85b2e:	4091      	lsls	r1, r2
   85b30:	fa20 f909 	lsr.w	r9, r0, r9
   85b34:	0c26      	lsrs	r6, r4, #16
   85b36:	fbbc f8f6 	udiv	r8, ip, r6
   85b3a:	fb06 cc18 	mls	ip, r6, r8, ip
   85b3e:	b2a7      	uxth	r7, r4
   85b40:	fb07 f308 	mul.w	r3, r7, r8
   85b44:	ea49 0901 	orr.w	r9, r9, r1
   85b48:	ea4f 4119 	mov.w	r1, r9, lsr #16
   85b4c:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   85b50:	4563      	cmp	r3, ip
   85b52:	fa00 f502 	lsl.w	r5, r0, r2
   85b56:	d909      	bls.n	85b6c <__udivdi3+0x218>
   85b58:	eb1c 0c04 	adds.w	ip, ip, r4
   85b5c:	f108 32ff 	add.w	r2, r8, #4294967295
   85b60:	d23b      	bcs.n	85bda <__udivdi3+0x286>
   85b62:	4563      	cmp	r3, ip
   85b64:	d939      	bls.n	85bda <__udivdi3+0x286>
   85b66:	f1a8 0802 	sub.w	r8, r8, #2
   85b6a:	44a4      	add	ip, r4
   85b6c:	ebc3 0c0c 	rsb	ip, r3, ip
   85b70:	fbbc f3f6 	udiv	r3, ip, r6
   85b74:	fb06 c113 	mls	r1, r6, r3, ip
   85b78:	fb07 f203 	mul.w	r2, r7, r3
   85b7c:	fa1f f989 	uxth.w	r9, r9
   85b80:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   85b84:	428a      	cmp	r2, r1
   85b86:	d907      	bls.n	85b98 <__udivdi3+0x244>
   85b88:	1909      	adds	r1, r1, r4
   85b8a:	f103 30ff 	add.w	r0, r3, #4294967295
   85b8e:	d222      	bcs.n	85bd6 <__udivdi3+0x282>
   85b90:	428a      	cmp	r2, r1
   85b92:	d920      	bls.n	85bd6 <__udivdi3+0x282>
   85b94:	3b02      	subs	r3, #2
   85b96:	4421      	add	r1, r4
   85b98:	1a89      	subs	r1, r1, r2
   85b9a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   85b9e:	e743      	b.n	85a28 <__udivdi3+0xd4>
   85ba0:	463a      	mov	r2, r7
   85ba2:	e705      	b.n	859b0 <__udivdi3+0x5c>
   85ba4:	4633      	mov	r3, r6
   85ba6:	e718      	b.n	859da <__udivdi3+0x86>
   85ba8:	460a      	mov	r2, r1
   85baa:	e766      	b.n	85a7a <__udivdi3+0x126>
   85bac:	40b0      	lsls	r0, r6
   85bae:	4290      	cmp	r0, r2
   85bb0:	d2b5      	bcs.n	85b1e <__udivdi3+0x1ca>
   85bb2:	f10c 32ff 	add.w	r2, ip, #4294967295
   85bb6:	2300      	movs	r3, #0
   85bb8:	e712      	b.n	859e0 <__udivdi3+0x8c>
   85bba:	4633      	mov	r3, r6
   85bbc:	4632      	mov	r2, r6
   85bbe:	e70f      	b.n	859e0 <__udivdi3+0x8c>
   85bc0:	459a      	cmp	sl, r3
   85bc2:	d98d      	bls.n	85ae0 <__udivdi3+0x18c>
   85bc4:	f1ac 0c02 	sub.w	ip, ip, #2
   85bc8:	4423      	add	r3, r4
   85bca:	e78a      	b.n	85ae2 <__udivdi3+0x18e>
   85bcc:	45b9      	cmp	r9, r7
   85bce:	d99a      	bls.n	85b06 <__udivdi3+0x1b2>
   85bd0:	3d02      	subs	r5, #2
   85bd2:	4427      	add	r7, r4
   85bd4:	e798      	b.n	85b08 <__udivdi3+0x1b4>
   85bd6:	4603      	mov	r3, r0
   85bd8:	e7de      	b.n	85b98 <__udivdi3+0x244>
   85bda:	4690      	mov	r8, r2
   85bdc:	e7c6      	b.n	85b6c <__udivdi3+0x218>
   85bde:	3802      	subs	r0, #2
   85be0:	4421      	add	r1, r4
   85be2:	e735      	b.n	85a50 <__udivdi3+0xfc>

00085be4 <all_twi_definitions>:
   85be4:	c000 4008 c100 4008 0016 0000 0016 0000     ...@...@........
   85bf4:	0000 4009 0100 4009 0017 0000 0017 0000     ...@...@........

00085c04 <null_dma_control>:
	...
   85c14:	000e 0000 0303 0000 6e55 436f 6d6f 206d     ........UnoComm 
   85c24:	6174 6b73 0a0d 0000 6168 766c e476 7367     task....halvv.gs
   85c34:	000a 0000 6e55 436f 6d6f 206d 6174 6c6c     ....UnoComm tall
   85c44:	6c6c 6c6c 6b73 0a0d 0000 0000 7263 6e61     llllsk......cran
   85c54:	6b6b 6b6b 5f65 6e69 7469 0a0d 0000 0000     kkkke_init......
   85c64:	7263 6e61 5f65 6e69 7469 0a0d 0000 0000     crane_init......
   85c74:	7325 0909 6325 2509 0975 7525 2509 0d75     %s..%c.%u.%u.%u.
   85c84:	000a 0000 4449 454c 0000 0000 6d54 2072     ....IDLE....Tmr 
   85c94:	7653 0063 2d2d 2520 0a73 000d 7241 7564     Svc.-- %s...Ardu
   85ca4:	6e69 206f 7544 2f65 0058 0000 2d2d 4320     ino Due/X...-- C
   85cb4:	6d6f 6970 656c 3a64 2520 2073 7325 2d20     ompiled: %s %s -
   85cc4:	0a2d 000d 614d 2079 3920 3220 3130 0037     -...May  9 2017.
   85cd4:	3131 343a 3a34 3831 0000 0000 4e55 004f     11:44:18....UNO.
   85ce4:	6146 6c69 6465 7420 206f 6574 7473 5520     Failed to test U
   85cf4:	6f6e 6f43 6d6d 7420 7361 0d6b 000a 0000     noComm task.....
   85d04:	0043 0000                                   C...

00085d08 <_global_impure_ptr>:
   85d08:	0140 2007 3130 3332 3534 3736 3938 4241     @.. 0123456789AB
   85d18:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
   85d28:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
   85d38:	296c 0000                                   l)..

00085d3c <zeroes.6721>:
   85d3c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00085d4c <blanks.6720>:
   85d4c:	2020 2020 2020 2020 2020 2020 2020 2020                     

00085d5c <_init>:
   85d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   85d5e:	bf00      	nop
   85d60:	bcf8      	pop	{r3, r4, r5, r6, r7}
   85d62:	bc08      	pop	{r3}
   85d64:	469e      	mov	lr, r3
   85d66:	4770      	bx	lr

00085d68 <__init_array_start>:
   85d68:	00083dc5 	.word	0x00083dc5

00085d6c <__frame_dummy_init_array_entry>:
   85d6c:	00080119                                ....

00085d70 <_fini>:
   85d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   85d72:	bf00      	nop
   85d74:	bcf8      	pop	{r3, r4, r5, r6, r7}
   85d76:	bc08      	pop	{r3}
   85d78:	469e      	mov	lr, r3
   85d7a:	4770      	bx	lr

00085d7c <__fini_array_start>:
   85d7c:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4b14      	ldr	r3, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2007003c:	f022 0203 	bic.w	r2, r2, #3
20070040:	f042 0201 	orr.w	r2, r2, #1
20070044:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	461a      	mov	r2, r3
20070048:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007004a:	f013 0f08 	tst.w	r3, #8
2007004e:	d0fb      	beq.n	20070048 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070050:	4a11      	ldr	r2, [pc, #68]	; (20070098 <SystemInit+0x98>)
20070052:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070054:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070056:	461a      	mov	r2, r3
20070058:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007005a:	f013 0f02 	tst.w	r3, #2
2007005e:	d0fb      	beq.n	20070058 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
20070060:	2211      	movs	r2, #17
20070062:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070064:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070066:	461a      	mov	r2, r3
20070068:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007006a:	f013 0f08 	tst.w	r3, #8
2007006e:	d0fb      	beq.n	20070068 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20070070:	2212      	movs	r2, #18
20070072:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070074:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070076:	461a      	mov	r2, r3
20070078:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007007a:	f013 0f08 	tst.w	r3, #8
2007007e:	d0fb      	beq.n	20070078 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20070080:	4a06      	ldr	r2, [pc, #24]	; (2007009c <SystemInit+0x9c>)
20070082:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070084:	601a      	str	r2, [r3, #0]
20070086:	4770      	bx	lr
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070138 	.word	0x20070138

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <uxCriticalNesting>:
2007012c:	aaaaaaaa                                ....

20070130 <xFreeBytesRemaining>:
20070130:	00008000                                ....

20070134 <xNextTaskUnblockTime>:
20070134:	0000ffff                                ....

20070138 <SystemCoreClock>:
20070138:	003d0900 00000000                       ..=.....

20070140 <impure_data>:
20070140:	00000000 2007042c 20070494 200704fc     ....,.. ... ... 
	...
20070174:	00085d04 00000000 00000000 00000000     .]..............
	...
200701e8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f8:	0005deec 0000000b 00000000 00000000     ................
	...

20070568 <_impure_ptr>:
20070568:	20070140                                @.. 

2007056c <lc_ctype_charset>:
2007056c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2007058c <__mb_cur_max>:
2007058c:	00000001                                ....

20070590 <__malloc_av_>:
	...
20070598:	20070590 20070590 20070598 20070598     ... ... ... ... 
200705a8:	200705a0 200705a0 200705a8 200705a8     ... ... ... ... 
200705b8:	200705b0 200705b0 200705b8 200705b8     ... ... ... ... 
200705c8:	200705c0 200705c0 200705c8 200705c8     ... ... ... ... 
200705d8:	200705d0 200705d0 200705d8 200705d8     ... ... ... ... 
200705e8:	200705e0 200705e0 200705e8 200705e8     ... ... ... ... 
200705f8:	200705f0 200705f0 200705f8 200705f8     ... ... ... ... 
20070608:	20070600 20070600 20070608 20070608     ... ... ... ... 
20070618:	20070610 20070610 20070618 20070618     ... ... ... ... 
20070628:	20070620 20070620 20070628 20070628      ..  .. (.. (.. 
20070638:	20070630 20070630 20070638 20070638     0.. 0.. 8.. 8.. 
20070648:	20070640 20070640 20070648 20070648     @.. @.. H.. H.. 
20070658:	20070650 20070650 20070658 20070658     P.. P.. X.. X.. 
20070668:	20070660 20070660 20070668 20070668     `.. `.. h.. h.. 
20070678:	20070670 20070670 20070678 20070678     p.. p.. x.. x.. 
20070688:	20070680 20070680 20070688 20070688     ... ... ... ... 
20070698:	20070690 20070690 20070698 20070698     ... ... ... ... 
200706a8:	200706a0 200706a0 200706a8 200706a8     ... ... ... ... 
200706b8:	200706b0 200706b0 200706b8 200706b8     ... ... ... ... 
200706c8:	200706c0 200706c0 200706c8 200706c8     ... ... ... ... 
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 

20070998 <__malloc_trim_threshold>:
20070998:	00020000                                ....

2007099c <__malloc_sbrk_base>:
2007099c:	ffffffff                                ....

200709a0 <__wctomb>:
200709a0:	000853e9                                .S..
