var a10270 =
[
    [ "ADC Peripheral Access Layer", "db/d7e/a10271.html", "db/d7e/a10271" ],
    [ "CMP Peripheral Access Layer", "dd/d4f/a10273.html", "dd/d4f/a10273" ],
    [ "DAC Peripheral Access Layer", "d1/d80/a10275.html", "d1/d80/a10275" ],
    [ "DMA Peripheral Access Layer", "da/d5c/a10277.html", "da/d5c/a10277" ],
    [ "DMAMUX Peripheral Access Layer", "d9/dff/a10279.html", "d9/dff/a10279" ],
    [ "FGPIO Peripheral Access Layer", "da/dcb/a10281.html", "da/dcb/a10281" ],
    [ "FTFA Peripheral Access Layer", "dc/dfb/a10283.html", "dc/dfb/a10283" ],
    [ "GPIO Peripheral Access Layer", "d0/d60/a10285.html", "d0/d60/a10285" ],
    [ "I2C Peripheral Access Layer", "d9/d95/a10287.html", "d9/d95/a10287" ],
    [ "I2S Peripheral Access Layer", "d7/d0e/a10289.html", "d7/d0e/a10289" ],
    [ "LLWU Peripheral Access Layer", "d1/d86/a10291.html", "d1/d86/a10291" ],
    [ "LPTMR Peripheral Access Layer", "d6/df6/a10293.html", "d6/df6/a10293" ],
    [ "MCG Peripheral Access Layer", "da/d85/a10295.html", "da/d85/a10295" ],
    [ "MCM Peripheral Access Layer", "d8/d52/a10297.html", "d8/d52/a10297" ],
    [ "MTB Peripheral Access Layer", "d7/d8f/a10299.html", "d7/d8f/a10299" ],
    [ "MTBDWT Peripheral Access Layer", "df/dad/a10301.html", "df/dad/a10301" ],
    [ "NV Peripheral Access Layer", "d6/d62/a10303.html", "d6/d62/a10303" ],
    [ "OSC Peripheral Access Layer", "d2/ddf/a10305.html", "d2/ddf/a10305" ],
    [ "PIT Peripheral Access Layer", "df/da3/a10307.html", "df/da3/a10307" ],
    [ "PMC Peripheral Access Layer", "d0/d81/a10309.html", "d0/d81/a10309" ],
    [ "PORT Peripheral Access Layer", "da/d70/a10311.html", "da/d70/a10311" ],
    [ "RCM Peripheral Access Layer", "df/dff/a10313.html", "df/dff/a10313" ],
    [ "ROM Peripheral Access Layer", "da/db8/a10315.html", "da/db8/a10315" ],
    [ "RTC Peripheral Access Layer", "d5/d26/a10317.html", "d5/d26/a10317" ],
    [ "SIM Peripheral Access Layer", "d9/d1d/a10319.html", "d9/d1d/a10319" ],
    [ "SMC Peripheral Access Layer", "d7/d59/a10321.html", "d7/d59/a10321" ],
    [ "SPI Peripheral Access Layer", "d1/d2a/a10323.html", "d1/d2a/a10323" ],
    [ "TPM Peripheral Access Layer", "df/d92/a10325.html", "df/d92/a10325" ],
    [ "TSI Peripheral Access Layer", "df/deb/a10327.html", "df/deb/a10327" ],
    [ "UART Peripheral Access Layer", "de/d6a/a10329.html", "de/d6a/a10329" ],
    [ "UART0 Peripheral Access Layer", "d6/d32/a10331.html", "d6/d32/a10331" ],
    [ "USB Peripheral Access Layer", "de/d9b/a10333.html", "de/d9b/a10333" ]
];