---
structs:
  usbctrl_dpram:
    description: DPRAM layout for USB device.
    instances:
      - name: USBCTRL_DPRAM
        address: '0x50100000'
    fields:
      - name: SETUP_PACKET_LOW
        type: uint32_t
        expected_size: 4
        expected_offset: 0
        description: (read-write) Bytes 0-3 of the SETUP packet from the host.
        fields:
          - name: BMREQUESTTYPE
            index: 0
            width: 8
            read: true
            write: true
          - name: BREQUEST
            index: 8
            width: 8
            read: true
            write: true
          - name: WVALUE
            index: 16
            width: 16
            read: true
            write: true
      - name: SETUP_PACKET_HIGH
        type: uint32_t
        expected_size: 4
        expected_offset: 4
        description: (read-write) Bytes 4-7 of the setup packet from the host.
        fields:
          - name: WINDEX
            index: 0
            width: 16
            read: true
            write: true
          - name: WLENGTH
            index: 16
            width: 16
            read: true
            write: true
      - name: EP1_IN_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 8
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP1_IN_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP1_OUT_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 12
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP1_OUT_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP2_IN_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 16
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP2_IN_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP2_OUT_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 20
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP2_OUT_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP3_IN_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 24
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP3_IN_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP3_OUT_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 28
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP3_OUT_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP4_IN_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 32
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP4_IN_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP4_OUT_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 36
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP4_OUT_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP5_IN_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 40
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP5_IN_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP5_OUT_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 44
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP5_OUT_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP6_IN_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 48
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP6_IN_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP6_OUT_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 52
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP6_OUT_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP7_IN_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 56
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP7_IN_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP7_OUT_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 60
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP7_OUT_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP8_IN_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 64
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP8_IN_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP8_OUT_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 68
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP8_OUT_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP9_IN_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 72
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP9_IN_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP9_OUT_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 76
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP9_OUT_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP10_IN_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 80
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP10_IN_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP10_OUT_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 84
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP10_OUT_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP11_IN_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 88
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP11_IN_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP11_OUT_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 92
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP11_OUT_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP12_IN_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 96
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP12_IN_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP12_OUT_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 100
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP12_OUT_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP13_IN_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 104
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP13_IN_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP13_OUT_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 108
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP13_OUT_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP14_IN_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 112
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP14_IN_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP14_OUT_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 116
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP14_OUT_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP15_IN_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 120
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP15_IN_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP15_OUT_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 124
        fields:
          - name: BUFFER_ADDRESS
            description: 64 byte aligned buffer address for this EP (bits 0-5 are
              ignored). Relative to the start of the DPRAM.
            index: 0
            width: 16
            read: true
            write: true
          - name: INTERRUPT_ON_NAK
            description: Trigger an interrupt if a NAK is sent. Intended for debug
              only.
            index: 16
            width: 1
            read: true
            write: true
          - name: INTERRUPT_ON_STALL
            description: Trigger an interrupt if a STALL is sent. Intended for debug
              only.
            index: 17
            width: 1
            read: true
            write: true
          - name: ENDPOINT_TYPE
            index: 26
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP15_OUT_CONTROL_ENDPOINT_TYPE
          - name: INTERRUPT_PER_DOUBLE_BUFF
            description: Trigger an interrupt each time both buffers are done. Only
              valid in double buffered mode.
            index: 28
            width: 1
            read: true
            write: true
          - name: INTERRUPT_PER_BUFF
            description: Trigger an interrupt each time a buffer is done.
            index: 29
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFERED
            description: This endpoint is double buffered.
            index: 30
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable this endpoint. The device will not reply to any packets
              for this endpoint if this bit is not set.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP0_IN_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 128
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP0_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP0_OUT_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 132
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP0_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP1_IN_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 136
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP1_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP1_OUT_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 140
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP1_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP2_IN_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 144
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP2_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP2_OUT_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 148
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP2_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP3_IN_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 152
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP3_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP3_OUT_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 156
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP3_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP4_IN_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 160
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP4_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP4_OUT_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 164
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP4_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP5_IN_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 168
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP5_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP5_OUT_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 172
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP5_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP6_IN_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 176
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP6_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP6_OUT_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 180
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP6_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP7_IN_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 184
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP7_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP7_OUT_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 188
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP7_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP8_IN_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 192
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP8_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP8_OUT_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 196
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP8_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP9_IN_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 200
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP9_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP9_OUT_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 204
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP9_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP10_IN_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 208
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP10_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP10_OUT_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 212
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP10_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP11_IN_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 216
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP11_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP11_OUT_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 220
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP11_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP12_IN_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 224
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP12_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP12_OUT_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 228
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP12_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP13_IN_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 232
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP13_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP13_OUT_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 236
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP13_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP14_IN_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 240
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP14_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP14_OUT_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 244
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP14_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP15_IN_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 248
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP15_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
      - name: EP15_OUT_BUFFER_CONTROL
        type: uint32_t
        expected_size: 4
        expected_offset: 252
        description: "(read-write) Buffer control for both buffers of an endpoint.
          Fields ending in a _1 are for buffer 1.\\n\n            Fields ending in
          a _0 are for buffer 0. Buffer 1 controls are only valid if the endpoint
          is in double buffered mode."
        fields:
          - name: LENGTH_0
            description: The length of the data in buffer 0.
            index: 0
            width: 10
            read: true
            write: true
          - name: AVAILABLE_0
            description: Buffer 0 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 10
            width: 1
            read: true
            write: true
          - name: STALL
            description: Reply with a stall (valid for both buffers).
            index: 11
            width: 1
            read: true
            write: true
          - name: RESET
            description: Reset the buffer selector to buffer 0.
            index: 12
            width: 1
            read: true
            write: true
          - name: PID_0
            description: The data pid of buffer 0.
            index: 13
            width: 1
            read: true
            write: true
          - name: LAST_0
            description: Buffer 0 is the last buffer of the transfer.
            index: 14
            width: 1
            read: true
            write: true
          - name: FULL_0
            description: Buffer 0 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 15
            width: 1
            read: true
            write: true
          - name: LENGTH_1
            description: The length of the data in buffer 1.
            index: 16
            width: 10
            read: true
            write: true
          - name: AVAILABLE_1
            description: Buffer 1 is available. This bit is set to indicate the buffer
              can be used by the controller. The controller clears the available bit
              when writing the status back.
            index: 26
            width: 1
            read: true
            write: true
          - name: DOUBLE_BUFFER_ISO_OFFSET
            description: "The number of bytes buffer 1 is offset from buffer 0 in
              Isochronous mode. Only valid in double buffered mode for an Isochronous
              endpoint.\\n\n                For a non Isochronous endpoint the offset
              is always 64 bytes."
            index: 27
            width: 2
            read: true
            write: true
            type: USBCTRL_DPRAM_EP15_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET
          - name: PID_1
            description: The data pid of buffer 1.
            index: 29
            width: 1
            read: true
            write: true
          - name: LAST_1
            description: Buffer 1 is the last buffer of the transfer.
            index: 30
            width: 1
            read: true
            write: true
          - name: FULL_1
            description: Buffer 1 is full. For an IN transfer (TX to the host) the
              bit is set to indicate the data is valid. For an OUT transfer (RX from
              the host) this bit should be left as a 0. The host will set it when
              it has filled the buffer with data.
            index: 31
            width: 1
            read: true
            write: true
    stream: false
    codec: false
    methods: false
    unit_test: false
enums:
  USBCTRL_DPRAM_EP1_IN_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP1_OUT_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP2_IN_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP2_OUT_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP3_IN_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP3_OUT_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP4_IN_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP4_OUT_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP5_IN_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP5_OUT_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP6_IN_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP6_OUT_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP7_IN_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP7_OUT_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP8_IN_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP8_OUT_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP9_IN_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP9_OUT_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP10_IN_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP10_OUT_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP11_IN_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP11_OUT_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP12_IN_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP12_OUT_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP13_IN_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP13_OUT_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP14_IN_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP14_OUT_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP15_IN_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP15_OUT_CONTROL_ENDPOINT_TYPE:
    enum:
      Control:
        value: 0
      Isochronous:
        value: 1
      Bulk:
        value: 2
      Interrupt:
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP0_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP0_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP1_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP1_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP2_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP2_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP3_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP3_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP4_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP4_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP5_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP5_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP6_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP6_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP7_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP7_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP8_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP8_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP9_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP9_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP10_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP10_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP11_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP11_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP12_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP12_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP13_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP13_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP14_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP14_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP15_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
  USBCTRL_DPRAM_EP15_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET:
    enum:
      '128':
        value: 0
      '256':
        value: 1
      '512':
        value: 2
      '1024':
        value: 3
    unit_test: false
    json: false
    use_map: false
