

================================================================
== Vitis HLS Report for 'tpgBackground_Pipeline_VITIS_LOOP_520_2'
================================================================
* Date:           Tue Sep  6 19:51:42 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  10.830 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+---------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                       |                           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                Instance               |           Module          |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------+---------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_tpgPatternDPColorSquare_fu_927     |tpgPatternDPColorSquare    |        2|        2|  40.000 ns|  40.000 ns|    1|    1|      yes|
        |grp_tpgPatternCheckerBoard_fu_970      |tpgPatternCheckerBoard     |        2|        2|  40.000 ns|  40.000 ns|    1|    1|      yes|
        |grp_tpgPatternTartanColorBars_fu_1001  |tpgPatternTartanColorBars  |        2|        2|  40.000 ns|  40.000 ns|    1|    1|      yes|
        |grp_tpgPatternCrossHatch_fu_1032       |tpgPatternCrossHatch       |        1|        1|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_reg_int_s_fu_1465                  |reg_int_s                  |        1|        1|  20.000 ns|  20.000 ns|    1|    1|      yes|
        +---------------------------------------+---------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_520_2  |        ?|        ?|        13|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   9|      -|      -|    -|
|Expression       |        -|   -|      0|    892|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|   0|    320|   1644|    -|
|Memory           |        5|   -|     70|     11|    -|
|Multiplexer      |        -|   -|      -|    592|    -|
|Register         |        -|   -|   1277|    512|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        5|   9|   1667|   3651|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        5|  10|      4|     17|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+---------------------------+---------+----+-----+-----+-----+
    |                Instance               |           Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+---------------------------+---------+----+-----+-----+-----+
    |mul_8ns_6ns_13_1_1_U44                 |mul_8ns_6ns_13_1_1         |        0|   0|    0|   42|    0|
    |mux_32_8_1_1_U45                       |mux_32_8_1_1               |        0|   0|    0|   13|    0|
    |grp_reg_int_s_fu_1465                  |reg_int_s                  |        0|   0|   33|   13|    0|
    |grp_tpgPatternCheckerBoard_fu_970      |tpgPatternCheckerBoard     |        0|   0|   68|  373|    0|
    |grp_tpgPatternCrossHatch_fu_1032       |tpgPatternCrossHatch       |        0|   0|   53|  435|    0|
    |grp_tpgPatternDPColorSquare_fu_927     |tpgPatternDPColorSquare    |        0|   0|  102|  399|    0|
    |grp_tpgPatternTartanColorBars_fu_1001  |tpgPatternTartanColorBars  |        0|   0|   64|  369|    0|
    +---------------------------------------+---------------------------+---------+----+-----+-----+-----+
    |Total                                  |                           |        0|   0|  320| 1644|    0|
    +---------------------------------------+---------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+----------------+
    |              Instance              |             Module             |   Expression   |
    +------------------------------------+--------------------------------+----------------+
    |am_addmul_16ns_1s_16ns_17_4_1_U46   |am_addmul_16ns_1s_16ns_17_4_1   |  (i0 + i1) * i0|
    |mac_muladd_16s_16s_16ns_16_4_1_U52  |mac_muladd_16s_16s_16ns_16_4_1  |    i0 + i1 * i2|
    |mac_muladd_8ns_6s_16s_16_4_1_U53    |mac_muladd_8ns_6s_16s_16_4_1    |    i0 * i1 + i2|
    |mac_muladd_8ns_7ns_13ns_15_4_1_U47  |mac_muladd_8ns_7ns_13ns_15_4_1  |    i0 * i1 + i2|
    |mac_muladd_8ns_7s_16s_16_4_1_U51    |mac_muladd_8ns_7s_16s_16_4_1    |    i0 + i1 * i2|
    |mac_muladd_8ns_8ns_15ns_16_4_1_U50  |mac_muladd_8ns_8ns_15ns_16_4_1  |    i0 * i1 + i2|
    |mac_muladd_8ns_8s_15ns_16_4_1_U49   |mac_muladd_8ns_8s_15ns_16_4_1   |    i0 * i1 + i2|
    |mac_muladd_8ns_8s_16s_16_4_1_U48    |mac_muladd_8ns_8s_16s_16_4_1    |    i0 * i1 + i2|
    |mul_mul_20s_8ns_28_4_1_U54          |mul_mul_20s_8ns_28_4_1          |         i0 * i1|
    +------------------------------------+--------------------------------+----------------+

    * Memory: 
    +-------------------------+---------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory         |                                   Module                                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+---------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |bluYuv_U                 |tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R                 |        0|  8|   1|    0|     3|    8|     1|           24|
    |grnYuv_U                 |tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R                 |        0|  8|   1|    0|     3|    8|     1|           24|
    |redYuv_U                 |tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R                 |        0|  8|   1|    0|     3|    8|     1|           24|
    |tpgSinTableArray_9bit_U  |tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R  |        2|  0|   0|    0|  2048|    9|     1|        18432|
    |tpgSinTableArray_U       |tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R       |        3|  0|   0|    0|  2048|   20|     1|        40960|
    |tpgBarSelYuv_u_U         |tpgPatternCheckerBoard_tpgBarSelYuv_u17_ROM_AUTO_1R                        |        0|  8|   1|    0|     8|    8|     1|           64|
    |tpgBarSelYuv_v_U         |tpgPatternCheckerBoard_tpgBarSelYuv_v19_ROM_AUTO_1R                        |        0|  8|   1|    0|     8|    8|     1|           64|
    |tpgBarSelYuv_y_U         |tpgPatternCheckerBoard_tpgBarSelYuv_y21_ROM_AUTO_1R                        |        0|  8|   1|    0|     8|    8|     1|           64|
    |blkYuv_U                 |tpgPatternCrossHatch_blkYuv_1_ROM_AUTO_1R                                  |        0|  8|   1|    0|     3|    8|     1|           24|
    |whiYuv_U                 |tpgPatternCrossHatch_whiYuv_1_ROM_AUTO_1R                                  |        0|  8|   1|    0|     3|    8|     1|           24|
    |tpgBarSelRgb_b_U         |tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R                  |        0|  2|   1|    0|     8|    2|     1|           16|
    |tpgBarSelRgb_g_U         |tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g_ROM_AUTO_1R                  |        0|  2|   1|    0|     8|    2|     1|           16|
    |tpgBarSelRgb_r_U         |tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R                  |        0|  2|   1|    0|     8|    2|     1|           16|
    +-------------------------+---------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                    |                                                                           |        5| 70|  11|    0|  4159|   99|    13|        59752|
    +-------------------------+---------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1039_fu_2758_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln1056_fu_1820_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln1212_fu_1684_p2             |         +|   0|  0|  11|           3|           1|
    |add_ln1236_fu_1291_p2             |         +|   0|  0|  16|           9|           8|
    |add_ln1240_1_fu_1323_p2           |         +|   0|  0|  16|           9|           8|
    |add_ln1240_fu_1152_p2             |         +|   0|  0|  18|          11|          10|
    |add_ln1244_1_fu_1355_p2           |         +|   0|  0|  16|           9|           8|
    |add_ln1244_fu_1163_p2             |         +|   0|  0|  18|          11|          11|
    |add_ln1257_2_fu_1499_p2           |         +|   0|  0|  24|          17|          17|
    |add_ln1257_3_fu_1505_p2           |         +|   0|  0|  23|          16|          16|
    |add_ln1258_2_fu_1524_p2           |         +|   0|  0|  24|          17|          17|
    |add_ln1259_2_fu_2336_p2           |         +|   0|  0|  24|          17|          17|
    |add_ln1259_3_fu_2332_p2           |         +|   0|  0|  23|          16|          16|
    |add_ln1296_fu_1602_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln1298_fu_1614_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln1314_fu_2532_p2             |         +|   0|  0|  15|           8|           8|
    |add_ln1500_fu_2281_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln1619_fu_1967_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln232_fu_1410_p2              |         +|   0|  0|  18|          11|           1|
    |add_ln528_fu_1645_p2              |         +|   0|  0|  23|          16|          16|
    |grp_fu_2910_p2                    |         +|   0|  0|  23|          16|          16|
    |ret_V_fu_1399_p2                  |         +|   0|  0|  19|          12|           1|
    |x_3_fu_1135_p2                    |         +|   0|  0|  23|          16|           1|
    |sub_ln1311_1_fu_2509_p2           |         -|   0|  0|  15|           1|           8|
    |sub_ln1311_fu_2493_p2             |         -|   0|  0|  34|           1|          27|
    |sub_ln232_fu_1416_p2              |         -|   0|  0|  18|          11|          11|
    |and_ln1219_fu_1216_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln1292_fu_1186_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln1616_fu_1943_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln1817_fu_2164_p2             |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_condition_2678                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_2683                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_2685                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_2689                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_2693                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_2699                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_2708                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_2712                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_2717                 |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_fu_1129_p2            |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1050_fu_1276_p2            |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1073_fu_1405_p2            |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln1285_fu_1180_p2            |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1584_fu_1141_p2            |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln520_fu_1123_p2             |      icmp|   0|  0|  13|          16|          16|
    |or_ln1050_fu_1270_p2              |        or|   0|  0|  16|          16|          16|
    |or_ln1099_fu_1796_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln1120_fu_1780_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln1141_fu_1764_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln1162_fu_1748_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln1183_fu_1732_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln1285_fu_1174_p2              |        or|   0|  0|  16|          16|          16|
    |b_1_fu_2360_p3                    |    select|   0|  0|   8|           1|           2|
    |b_2_fu_2368_p3                    |    select|   0|  0|   8|           1|           8|
    |b_fu_1375_p3                      |    select|   0|  0|   8|           1|           2|
    |conv2_i_i_i_cast_cast_fu_1067_p3  |    select|   0|  0|   2|           1|           2|
    |g_1_fu_1574_p3                    |    select|   0|  0|   8|           1|           2|
    |g_2_fu_1588_p3                    |    select|   0|  0|   8|           1|           8|
    |g_fu_1343_p3                      |    select|   0|  0|   8|           1|           2|
    |r_1_fu_1548_p3                    |    select|   0|  0|   8|           1|           2|
    |r_2_fu_1582_p3                    |    select|   0|  0|   8|           1|           8|
    |r_fu_1311_p3                      |    select|   0|  0|   8|           1|           2|
    |select_ln1099_fu_1800_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln1120_fu_1784_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln1141_fu_1768_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln1162_fu_1752_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln1183_fu_1736_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln1311_fu_2524_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln1487_fu_2268_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln1584_fu_1911_p3          |    select|   0|  0|  16|           1|           1|
    |select_ln232_fu_2204_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln259_1_fu_1882_p3         |    select|   0|  0|   2|           1|           2|
    |select_ln259_fu_2745_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln260_1_fu_2751_p3         |    select|   0|  0|   9|           1|           8|
    |select_ln260_2_fu_2274_p3         |    select|   0|  0|   9|           1|           8|
    |select_ln260_3_fu_2712_p3         |    select|   0|  0|   9|           1|           8|
    |select_ln260_4_fu_2538_p3         |    select|   0|  0|   9|           1|           8|
    |tmp_1_fu_1955_p2                  |    select|   0|  0|   8|           1|           1|
    |tmp_1_fu_1955_p3                  |    select|   0|  0|   8|           1|           1|
    |tmp_1_fu_1955_p4                  |    select|   0|  0|   3|           1|           3|
    |tmp_val_3_fu_1922_p3              |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln1236_fu_1297_p2             |       xor|   0|  0|   9|           8|           9|
    |xor_ln1240_fu_1329_p2             |       xor|   0|  0|   9|           8|           9|
    |xor_ln1244_fu_1361_p2             |       xor|   0|  0|   9|           8|           9|
    |xor_ln1544_1_fu_2080_p2           |       xor|   0|  0|   2|           1|           1|
    |xor_ln1544_2_fu_2126_p2           |       xor|   0|  0|   2|           1|           1|
    |xor_ln1544_fu_2034_p2             |       xor|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 892|         491|         490|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_x_2         |    9|          2|   16|         32|
    |hBarSel_2                    |   13|          3|    8|         24|
    |hBarSel_4_loc_1_out_o        |   13|          3|    8|         24|
    |hdata_flag_1_fu_458          |    9|          2|    1|          2|
    |hdata_loc_1_out_o            |    9|          2|   16|         32|
    |lhs_out_o                    |   17|          4|   11|         44|
    |ovrlayYUV_blk_n              |    9|          2|    1|          2|
    |p_0_0_0_0_0488_out_o         |  106|         21|    8|        168|
    |p_0_1_0_0_0490_out_o         |  134|         28|    8|        224|
    |p_0_2_0_0_0492_out_o         |  106|         21|    8|        168|
    |phi_mul_fu_446               |    9|          2|   16|         32|
    |rampVal                      |   13|          3|    8|         24|
    |rampVal_2_flag_1_fu_454      |    9|          2|    1|          2|
    |rampVal_2_loc_1_out_o        |    9|          2|   16|         32|
    |rampVal_3_flag_1_fu_462      |    9|          2|    1|          2|
    |rampVal_3_loc_1_out_o        |    9|          2|   16|         32|
    |rampVal_loc_1_out_o          |   13|          3|   16|         48|
    |xBar_V                       |   17|          4|   11|         44|
    |x_fu_450                     |    9|          2|   16|         32|
    |zonePlateVAddr               |   13|          3|   16|         48|
    |zonePlateVAddr_loc_1_out_o   |   13|          3|   16|         48|
    |zonePlateVDelta              |   13|          3|   16|         48|
    |zonePlateVDelta_loc_1_out_o  |   13|          3|   16|         48|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  592|        126|  252|       1164|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |add_ln1259_reg_3251                                 |  16|   0|   16|          0|
    |and_ln1219_reg_3192                                 |   1|   0|    1|          0|
    |and_ln1292_reg_3188                                 |   1|   0|    1|          0|
    |ap_CS_fsm                                           |   1|   0|    1|          0|
    |ap_done_reg                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                    |   1|   0|    1|          0|
    |bSerie_V                                            |  28|   0|   28|          0|
    |b_reg_3211                                          |   8|   0|    8|          0|
    |gSerie_V                                            |  28|   0|   28|          0|
    |g_2_reg_3269                                        |   8|   0|    8|          0|
    |g_reg_3206                                          |   8|   0|    8|          0|
    |grp_tpgPatternCheckerBoard_fu_970_ap_start_reg      |   1|   0|    1|          0|
    |grp_tpgPatternCrossHatch_fu_1032_ap_start_reg       |   1|   0|    1|          0|
    |grp_tpgPatternDPColorSquare_fu_927_ap_start_reg     |   1|   0|    1|          0|
    |grp_tpgPatternTartanColorBars_fu_1001_ap_start_reg  |   1|   0|    1|          0|
    |hdata_flag_1_fu_458                                 |   1|   0|    1|          0|
    |icmp_ln1027_reg_3158                                |   1|   0|    1|          0|
    |icmp_ln1050_reg_3196                                |   1|   0|    1|          0|
    |icmp_ln1073_reg_3232                                |   1|   0|    1|          0|
    |icmp_ln1285_reg_3184                                |   1|   0|    1|          0|
    |icmp_ln1584_reg_3164                                |   1|   0|    1|          0|
    |icmp_ln520_reg_3154                                 |   1|   0|    1|          0|
    |phi_mul_fu_446                                      |  16|   0|   16|          0|
    |rSerie_V                                            |  28|   0|   28|          0|
    |r_2_reg_3262                                        |   8|   0|    8|          0|
    |r_reg_3200                                          |   8|   0|    8|          0|
    |rampVal_2_flag_1_fu_454                             |   1|   0|    1|          0|
    |rampVal_3_flag_1_fu_462                             |   1|   0|    1|          0|
    |trunc_ln520_reg_3137                                |   1|   0|    1|          0|
    |x_2_reg_3129                                        |  16|   0|   16|          0|
    |x_fu_450                                            |  16|   0|   16|          0|
    |zext_ln1032_cast_reg_3124                           |   8|   0|   16|          8|
    |zext_ln1257_1_reg_3225                              |   8|   0|   16|          8|
    |zext_ln1257_reg_3219                                |   8|   0|   15|          7|
    |add_ln1259_reg_3251                                 |  64|  32|   16|          0|
    |and_ln1219_reg_3192                                 |  64|  32|    1|          0|
    |and_ln1292_reg_3188                                 |  64|  32|    1|          0|
    |b_reg_3211                                          |  64|  32|    8|          0|
    |g_2_reg_3269                                        |  64|  32|    8|          0|
    |g_reg_3206                                          |  64|  32|    8|          0|
    |icmp_ln1027_reg_3158                                |  64|  32|    1|          0|
    |icmp_ln1050_reg_3196                                |  64|  32|    1|          0|
    |icmp_ln1073_reg_3232                                |  64|  32|    1|          0|
    |icmp_ln1285_reg_3184                                |  64|  32|    1|          0|
    |icmp_ln1584_reg_3164                                |  64|  32|    1|          0|
    |icmp_ln520_reg_3154                                 |  64|  32|    1|          0|
    |r_2_reg_3262                                        |  64|  32|    8|          0|
    |r_reg_3200                                          |  64|  32|    8|          0|
    |trunc_ln520_reg_3137                                |  64|  32|    1|          0|
    |x_2_reg_3129                                        |  64|  32|   16|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               |1277| 512|  357|         23|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+--------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  tpgBackground_Pipeline_VITIS_LOOP_520_2|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  tpgBackground_Pipeline_VITIS_LOOP_520_2|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  tpgBackground_Pipeline_VITIS_LOOP_520_2|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  tpgBackground_Pipeline_VITIS_LOOP_520_2|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  tpgBackground_Pipeline_VITIS_LOOP_520_2|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  tpgBackground_Pipeline_VITIS_LOOP_520_2|  return value|
|ovrlayYUV_din                         |  out|   24|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_num_data_valid              |   in|    5|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_fifo_cap                    |   in|    5|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_full_n                      |   in|    1|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_write                       |  out|    1|     ap_fifo|                                ovrlayYUV|       pointer|
|rampVal_3_flag_0                      |   in|    1|     ap_none|                         rampVal_3_flag_0|        scalar|
|hdata_flag_0                          |   in|    1|     ap_none|                             hdata_flag_0|        scalar|
|rampVal_2_flag_0                      |   in|    1|     ap_none|                         rampVal_2_flag_0|        scalar|
|loopWidth                             |   in|   16|   ap_stable|                                loopWidth|        scalar|
|conv2_i_i_i390                        |   in|    8|   ap_stable|                           conv2_i_i_i390|        scalar|
|conv2_i_i_i373                        |   in|    8|   ap_stable|                           conv2_i_i_i373|        scalar|
|conv2_i_i_i356                        |   in|    8|   ap_stable|                           conv2_i_i_i356|        scalar|
|conv2_i_i_i337_cast_cast              |   in|    5|   ap_stable|                 conv2_i_i_i337_cast_cast|        scalar|
|conv2_i_i_i_cast                      |   in|    1|   ap_stable|                         conv2_i_i_i_cast|        scalar|
|select_ln260                          |   in|    8|     ap_none|                             select_ln260|        scalar|
|conv2_i_i10_i354_cast_cast_cast_cast  |   in|    3|   ap_stable|     conv2_i_i10_i354_cast_cast_cast_cast|        scalar|
|conv2_i_i10_i335                      |   in|    8|   ap_stable|                         conv2_i_i10_i335|        scalar|
|conv2_i_i10_i329                      |   in|    8|   ap_stable|                         conv2_i_i10_i329|        scalar|
|rampStart_1                           |   in|    8|     ap_none|                              rampStart_1|        scalar|
|Zplate_Hor_Control_Start              |   in|   16|   ap_stable|                 Zplate_Hor_Control_Start|        scalar|
|bckgndId_load                         |   in|    8|   ap_stable|                            bckgndId_load|        scalar|
|cmp2_i322                             |   in|    1|   ap_stable|                                cmp2_i322|        scalar|
|zext_ln1032                           |   in|    8|     ap_none|                              zext_ln1032|        scalar|
|y                                     |   in|   16|     ap_none|                                        y|        scalar|
|cmp6_i                                |   in|    1|   ap_stable|                                   cmp6_i|        scalar|
|select_ln1099_1                       |   in|    2|   ap_stable|                          select_ln1099_1|        scalar|
|cmp57_i                               |   in|    1|   ap_stable|                                  cmp57_i|        scalar|
|barWidth_cast                         |   in|   11|   ap_stable|                            barWidth_cast|        scalar|
|barWidth                              |   in|   11|   ap_stable|                                 barWidth|        scalar|
|shl_ln                                |   in|   16|     ap_none|                                   shl_ln|        scalar|
|Zplate_Ver_Control_Start              |   in|   16|   ap_stable|                 Zplate_Ver_Control_Start|        scalar|
|Zplate_Hor_Control_Delta              |   in|   16|   ap_stable|                 Zplate_Hor_Control_Delta|        scalar|
|cmp12_i                               |   in|    1|     ap_none|                                  cmp12_i|        scalar|
|Zplate_Ver_Control_Delta              |   in|   16|   ap_stable|                 Zplate_Ver_Control_Delta|        scalar|
|trunc_ln7                             |   in|   14|   ap_stable|                                trunc_ln7|        scalar|
|trunc_ln                              |   in|   14|   ap_stable|                                 trunc_ln|        scalar|
|colorFormatLocal                      |   in|    8|   ap_stable|                         colorFormatLocal|        scalar|
|loopHeight                            |   in|   16|   ap_stable|                               loopHeight|        scalar|
|add_ln1488                            |   in|    8|     ap_none|                               add_ln1488|        scalar|
|cmp85_i                               |   in|    1|   ap_stable|                                  cmp85_i|        scalar|
|or_ln1592                             |   in|    1|     ap_none|                                or_ln1592|        scalar|
|or_ln1592_1                           |   in|    1|     ap_none|                              or_ln1592_1|        scalar|
|or_ln1592_2                           |   in|    1|     ap_none|                              or_ln1592_2|        scalar|
|dpDynamicRange_load                   |   in|    8|   ap_stable|                      dpDynamicRange_load|        scalar|
|dpYUVCoef_load                        |   in|    8|   ap_stable|                           dpYUVCoef_load|        scalar|
|rampVal_3_flag_1_out                  |  out|    1|      ap_vld|                     rampVal_3_flag_1_out|       pointer|
|rampVal_3_flag_1_out_ap_vld           |  out|    1|      ap_vld|                     rampVal_3_flag_1_out|       pointer|
|rampVal_3_new_1_out                   |  out|   16|      ap_vld|                      rampVal_3_new_1_out|       pointer|
|rampVal_3_new_1_out_ap_vld            |  out|    1|      ap_vld|                      rampVal_3_new_1_out|       pointer|
|rampVal_3_loc_1_out_i                 |   in|   16|     ap_ovld|                      rampVal_3_loc_1_out|       pointer|
|rampVal_3_loc_1_out_o                 |  out|   16|     ap_ovld|                      rampVal_3_loc_1_out|       pointer|
|rampVal_3_loc_1_out_o_ap_vld          |  out|    1|     ap_ovld|                      rampVal_3_loc_1_out|       pointer|
|rampVal_loc_1_out_i                   |   in|   16|     ap_ovld|                        rampVal_loc_1_out|       pointer|
|rampVal_loc_1_out_o                   |  out|   16|     ap_ovld|                        rampVal_loc_1_out|       pointer|
|rampVal_loc_1_out_o_ap_vld            |  out|    1|     ap_ovld|                        rampVal_loc_1_out|       pointer|
|hBarSel_4_loc_1_out_i                 |   in|    8|     ap_ovld|                      hBarSel_4_loc_1_out|       pointer|
|hBarSel_4_loc_1_out_o                 |  out|    8|     ap_ovld|                      hBarSel_4_loc_1_out|       pointer|
|hBarSel_4_loc_1_out_o_ap_vld          |  out|    1|     ap_ovld|                      hBarSel_4_loc_1_out|       pointer|
|lhs_out_i                             |   in|   11|     ap_ovld|                                  lhs_out|       pointer|
|lhs_out_o                             |  out|   11|     ap_ovld|                                  lhs_out|       pointer|
|lhs_out_o_ap_vld                      |  out|    1|     ap_ovld|                                  lhs_out|       pointer|
|zonePlateVAddr_loc_1_out_i            |   in|   16|     ap_ovld|                 zonePlateVAddr_loc_1_out|       pointer|
|zonePlateVAddr_loc_1_out_o            |  out|   16|     ap_ovld|                 zonePlateVAddr_loc_1_out|       pointer|
|zonePlateVAddr_loc_1_out_o_ap_vld     |  out|    1|     ap_ovld|                 zonePlateVAddr_loc_1_out|       pointer|
|zonePlateVDelta_loc_1_out_i           |   in|   16|     ap_ovld|                zonePlateVDelta_loc_1_out|       pointer|
|zonePlateVDelta_loc_1_out_o           |  out|   16|     ap_ovld|                zonePlateVDelta_loc_1_out|       pointer|
|zonePlateVDelta_loc_1_out_o_ap_vld    |  out|    1|     ap_ovld|                zonePlateVDelta_loc_1_out|       pointer|
|hdata_flag_1_out                      |  out|    1|      ap_vld|                         hdata_flag_1_out|       pointer|
|hdata_flag_1_out_ap_vld               |  out|    1|      ap_vld|                         hdata_flag_1_out|       pointer|
|hdata_new_1_out                       |  out|   16|      ap_vld|                          hdata_new_1_out|       pointer|
|hdata_new_1_out_ap_vld                |  out|    1|      ap_vld|                          hdata_new_1_out|       pointer|
|hdata_loc_1_out_i                     |   in|   16|     ap_ovld|                          hdata_loc_1_out|       pointer|
|hdata_loc_1_out_o                     |  out|   16|     ap_ovld|                          hdata_loc_1_out|       pointer|
|hdata_loc_1_out_o_ap_vld              |  out|    1|     ap_ovld|                          hdata_loc_1_out|       pointer|
|rampVal_2_flag_1_out                  |  out|    1|      ap_vld|                     rampVal_2_flag_1_out|       pointer|
|rampVal_2_flag_1_out_ap_vld           |  out|    1|      ap_vld|                     rampVal_2_flag_1_out|       pointer|
|rampVal_2_new_1_out                   |  out|   16|      ap_vld|                      rampVal_2_new_1_out|       pointer|
|rampVal_2_new_1_out_ap_vld            |  out|    1|      ap_vld|                      rampVal_2_new_1_out|       pointer|
|rampVal_2_loc_1_out_i                 |   in|   16|     ap_ovld|                      rampVal_2_loc_1_out|       pointer|
|rampVal_2_loc_1_out_o                 |  out|   16|     ap_ovld|                      rampVal_2_loc_1_out|       pointer|
|rampVal_2_loc_1_out_o_ap_vld          |  out|    1|     ap_ovld|                      rampVal_2_loc_1_out|       pointer|
|p_0_2_0_0_0492_out_i                  |   in|    8|     ap_ovld|                       p_0_2_0_0_0492_out|       pointer|
|p_0_2_0_0_0492_out_o                  |  out|    8|     ap_ovld|                       p_0_2_0_0_0492_out|       pointer|
|p_0_2_0_0_0492_out_o_ap_vld           |  out|    1|     ap_ovld|                       p_0_2_0_0_0492_out|       pointer|
|p_0_1_0_0_0490_out_i                  |   in|    8|     ap_ovld|                       p_0_1_0_0_0490_out|       pointer|
|p_0_1_0_0_0490_out_o                  |  out|    8|     ap_ovld|                       p_0_1_0_0_0490_out|       pointer|
|p_0_1_0_0_0490_out_o_ap_vld           |  out|    1|     ap_ovld|                       p_0_1_0_0_0490_out|       pointer|
|p_0_0_0_0_0488_out_i                  |   in|    8|     ap_ovld|                       p_0_0_0_0_0488_out|       pointer|
|p_0_0_0_0_0488_out_o                  |  out|    8|     ap_ovld|                       p_0_0_0_0_0488_out|       pointer|
|p_0_0_0_0_0488_out_o_ap_vld           |  out|    1|     ap_ovld|                       p_0_0_0_0_0488_out|       pointer|
|rampVal                               |  out|    8|      ap_vld|                                  rampVal|       pointer|
|rampVal_ap_vld                        |  out|    1|      ap_vld|                                  rampVal|       pointer|
|hBarSel_2                             |  out|    8|      ap_vld|                                hBarSel_2|       pointer|
|hBarSel_2_ap_vld                      |  out|    1|      ap_vld|                                hBarSel_2|       pointer|
|xBar_V                                |  out|   11|      ap_vld|                                   xBar_V|       pointer|
|xBar_V_ap_vld                         |  out|    1|      ap_vld|                                   xBar_V|       pointer|
|s                                     |   in|   32|     ap_none|                                        s|       pointer|
|zonePlateVAddr                        |  out|   16|      ap_vld|                           zonePlateVAddr|       pointer|
|zonePlateVAddr_ap_vld                 |  out|    1|      ap_vld|                           zonePlateVAddr|       pointer|
|zonePlateVDelta                       |  out|   16|      ap_vld|                          zonePlateVDelta|       pointer|
|zonePlateVDelta_ap_vld                |  out|    1|      ap_vld|                          zonePlateVDelta|       pointer|
+--------------------------------------+-----+-----+------------+-----------------------------------------+--------------+

