;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 100
	SPL 100
	SLT -440, 301
	SPL 0, <-2
	SUB <7, @10
	SUB <7, @10
	SPL <-127, 100
	ADD #310, 20
	SUB <300, 90
	SUB @121, 103
	SUB @121, 103
	SUB @-127, 100
	SUB @121, 103
	SLT 470, 301
	CMP -0, @1
	SUB 300, 90
	SLT -2, <-60
	SLT 470, 301
	SLT -2, <-60
	SLT @-127, 100
	SUB @-127, @700
	CMP -0, @1
	ADD #310, 20
	SUB @122, 101
	SUB -207, <-121
	SPL -217, @-120
	SPL 0, <-2
	MOV -1, <-20
	MOV -1, <-20
	SUB @0, @2
	SUB #0, -0
	SLT 470, 301
	SLT -0, @1
	SUB @121, 106
	SUB 0, @0
	SUB @121, 106
	SUB 300, 391
	DJN -1, @-20
	DJN -1, @-20
	SUB 300, 391
	MOV -1, <-20
	MOV -1, <-20
	SLT -0, @1
	CMP -207, <-120
	SUB #0, -0
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 100
	SPL 100
	SLT -440, 301
	SPL 0, <-2
	SUB <7, @10
	SLT 470, 301
	SUB 0, @0
	ADD #310, 20
	SUB @121, 103
