<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">
<head>
<meta charset="UTF-8"/>
<title>ARM Paging - OSDev Wiki</title>
<script>document.documentElement.className="client-js";RLCONF={"wgBreakFrames":false,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"15ef0298af8b422043e6863b","wgCSPNonce":false,"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"ARM_Paging","wgTitle":"ARM Paging","wgCurRevisionId":27999,"wgRevisionId":27999,"wgArticleId":4221,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Pages using deprecated source tags","In Progress","ARM","Paging","Memory management"],"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"ARM_Paging","wgRelevantArticleId":4221,"wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[],
"wgMFDisplayWikibaseDescriptions":{"search":false,"nearby":false,"watchlist":false,"tagline":false},"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgVector2022PreviewPages":[],"wgMediaViewerOnClick":true,"wgMediaViewerEnabledByDefault":true,"wgEditSubmitButtonLabelPublish":false};RLSTATE={"site.styles":"ready","user.styles":"ready","user":"ready","user.options":"loading","ext.pygments":"ready","skins.vector.styles.legacy":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.DarkMode.styles":"ready"};RLPAGEMODULES=["site","mediawiki.page.ready","mediawiki.toc","skins.vector.legacy.js","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","mmv.head","mmv.bootstrap.autostart","ext.DarkMode","ext.moderation.notify","ext.moderation.ve","ext.moderation.ajaxhook","ext.moderation.notify.desktop"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.implement("user.options@12s5i",function($,jQuery,require,module){mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});});});</script>
<link rel="stylesheet" href="https://wiki.osdev.org/load.php?lang=en&amp;modules=ext.DarkMode.styles%7Cext.pygments%7Cext.visualEditor.desktopArticleTarget.noscript%7Cskins.vector.styles.legacy&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://wiki.osdev.org/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://wiki.osdev.org/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.39.7"/>
<meta name="format-detection" content="telephone=no"/>
<meta name="viewport" content="width=1000"/>
<link rel="icon" href="favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="opensearch_desc.php" title="OSDev Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="api.php?action=rsd"/>
<link rel="alternate" type="application/atom+xml" title="OSDev Wiki Atom feed" href="https://wiki.osdev.org/index.php?title=Special:RecentChanges&amp;feed=atom"/>
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-ARM_Paging rootpage-ARM_Paging skin-vector action-view skin-vector-legacy vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-language-alert-in-sidebar-disabled vector-feature-sticky-header-disabled vector-feature-sticky-header-edit-disabled vector-feature-table-of-contents-disabled vector-feature-visual-enhancement-next-disabled"><div id="mw-page-base" class="noprint"></div>
<div id="mw-head-base" class="noprint"></div>
<div id="content" class="mw-body" role="main">
	<a id="top"></a>
	<div id="siteNotice"></div>
	<div class="mw-indicators">
	</div>
	<h1 id="firstHeading" class="firstHeading mw-first-heading"><span class="mw-page-title-main">ARM Paging</span></h1>
	<div id="bodyContent" class="vector-body">
		<div id="siteSub" class="noprint">From OSDev Wiki</div>
		<div id="contentSub"></div>
		<div id="contentSub2"></div>
		
		<div id="jump-to-nav"></div>
		<a class="mw-jump-link" href="ARM_Paging#mw-head">Jump to navigation</a>
		<a class="mw-jump-link" href="ARM_Paging#searchInput">Jump to search</a>
		<div id="mw-content-text" class="mw-body-content mw-content-ltr" lang="en" dir="ltr"><div class="mw-parser-output"><center>
<table style="border: 1px solid #cfcfbf; margin-top: 25px; margin-bottom: 25px; background-color: #f0f0ff; text-align: center;">
<tbody><tr>
<td>
<p><a href="./File:Under_Construction.png" class="image" title="This page is under construction!"><img alt="This page is under construction!" src="images/1/14/Under_Construction.png" decoding="async" width="50" height="50" data-file-width="50" data-file-height="50" /></a>
This page or section is a work in progress and may thus be incomplete. Its content may be changed in the near future.
</p>
</td>
<td>
</td></tr></tbody></table>
</center>
<div id="toc" class="toc" role="navigation" aria-labelledby="mw-toc-heading"><input type="checkbox" role="button" id="toctogglecheckbox" class="toctogglecheckbox" style="display:none" /><div class="toctitle" lang="en" dir="ltr"><h2 id="mw-toc-heading">Contents</h2><span class="toctogglespan"><label class="toctogglelabel" for="toctogglecheckbox"></label></span></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="ARM_Paging#Introduction"><span class="tocnumber">1</span> <span class="toctext">Introduction</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="ARM_Paging#ARMv7-A"><span class="tocnumber">2</span> <span class="toctext">ARMv7-A</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="ARM_Paging#Overview"><span class="tocnumber">2.1</span> <span class="toctext">Overview</span></a>
<ul>
<li class="toclevel-3 tocsection-4"><a href="ARM_Paging#Short_Format"><span class="tocnumber">2.1.1</span> <span class="toctext">Short Format</span></a></li>
<li class="toclevel-3 tocsection-5"><a href="ARM_Paging#Long_Format"><span class="tocnumber">2.1.2</span> <span class="toctext">Long Format</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-6"><a href="ARM_Paging#Control_Registers"><span class="tocnumber">2.2</span> <span class="toctext">Control Registers</span></a>
<ul>
<li class="toclevel-3 tocsection-7"><a href="ARM_Paging#TTBCR"><span class="tocnumber">2.2.1</span> <span class="toctext">TTBCR</span></a>
<ul>
<li class="toclevel-4 tocsection-8"><a href="ARM_Paging#Accessing_the_TTBCR"><span class="tocnumber">2.2.1.1</span> <span class="toctext">Accessing the TTBCR</span></a></li>
</ul>
</li>
<li class="toclevel-3 tocsection-9"><a href="ARM_Paging#TTBR0"><span class="tocnumber">2.2.2</span> <span class="toctext">TTBR0</span></a>
<ul>
<li class="toclevel-4 tocsection-10"><a href="ARM_Paging#EAE=0"><span class="tocnumber">2.2.2.1</span> <span class="toctext">EAE=0</span></a></li>
<li class="toclevel-4 tocsection-11"><a href="ARM_Paging#EAE_=_1"><span class="tocnumber">2.2.2.2</span> <span class="toctext">EAE = 1</span></a></li>
</ul>
</li>
<li class="toclevel-3 tocsection-12"><a href="ARM_Paging#TTBR1"><span class="tocnumber">2.2.3</span> <span class="toctext">TTBR1</span></a></li>
<li class="toclevel-3 tocsection-13"><a href="ARM_Paging#Accessing_the_TTBRx_register"><span class="tocnumber">2.2.4</span> <span class="toctext">Accessing the TTBRx register</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-14"><a href="ARM_Paging#Page_Tables"><span class="tocnumber">2.3</span> <span class="toctext">Page Tables</span></a>
<ul>
<li class="toclevel-3 tocsection-15"><a href="ARM_Paging#Short_Descriptor:_Level_1"><span class="tocnumber">2.3.1</span> <span class="toctext">Short Descriptor: Level 1</span></a></li>
<li class="toclevel-3 tocsection-16"><a href="ARM_Paging#Short_Descriptor:_Level_2"><span class="tocnumber">2.3.2</span> <span class="toctext">Short Descriptor: Level 2</span></a></li>
<li class="toclevel-3 tocsection-17"><a href="ARM_Paging#Long_Descriptor:_Level_1/2"><span class="tocnumber">2.3.3</span> <span class="toctext">Long Descriptor: Level 1/2</span></a></li>
<li class="toclevel-3 tocsection-18"><a href="ARM_Paging#Long_Descriptor:_Level_3"><span class="tocnumber">2.3.4</span> <span class="toctext">Long Descriptor: Level 3</span></a>
<ul>
<li class="toclevel-4 tocsection-19"><a href="ARM_Paging#Stage_1_Attributes"><span class="tocnumber">2.3.4.1</span> <span class="toctext">Stage 1 Attributes</span></a></li>
<li class="toclevel-4 tocsection-20"><a href="ARM_Paging#Stage_2_Attributes"><span class="tocnumber">2.3.4.2</span> <span class="toctext">Stage 2 Attributes</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-2 tocsection-21"><a href="ARM_Paging#Choice_Between_TTBR0_and_TTBR1"><span class="tocnumber">2.4</span> <span class="toctext">Choice Between TTBR0 and TTBR1</span></a>
<ul>
<li class="toclevel-3 tocsection-22"><a href="ARM_Paging#Short_format_2"><span class="tocnumber">2.4.1</span> <span class="toctext">Short format</span></a></li>
<li class="toclevel-3 tocsection-23"><a href="ARM_Paging#Long_format_2"><span class="tocnumber">2.4.2</span> <span class="toctext">Long format</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-24"><a href="ARM_Paging#Recursive_Table_Mapping"><span class="tocnumber">2.5</span> <span class="toctext">Recursive Table Mapping</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-25"><a href="ARM_Paging#External_References"><span class="tocnumber">3</span> <span class="toctext">External References</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Introduction">Introduction</span></h2>
<p>ARM CPUs are used in smaller applications than x86 CPUs, although the line is blurring. Due to the number of different ARM architectures, details of which can differ significantly, this page is aimed at ARMv7-A and ARMv8. ARMv7-M does not have the same concept of virtual memory - it does not have an MMU. The author understands that paging on ARMv5 and ARMv6 is similar to ARMv7, but ARMv4 is somewhat different.
</p>
<h2><span class="mw-headline" id="ARMv7-A">ARMv7-A</span></h2>
<p>ARMv7-A supports two different paging modes. These are the short descriptor format and long descriptor format described in B3.5 and B3.6 respectively of the ARMv7 reference manual.
The long descriptor format is an ARM equivalent of the X86 <a href="PAE" class="mw-redirect" title="PAE">PAE</a> system. However, even the short descriptor format allows access to a 1TB physical address space, but only with a 16MB granularity. As is described in the ARM:
</p>
<h3><span class="mw-headline" id="Overview">Overview</span></h3>
<p>Detecting paging support is done by consulting the "coprocessor" registers. It is represented in ID_MMFR0
</p>
<div class="mw-highlight mw-highlight-lang-asm mw-content-ltr" dir="ltr"><pre><span></span><span class="nf">mcr</span><span class="w"> </span><span class="no">p15</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="err">&lt;</span><span class="no">Rt</span><span class="err">&gt;</span><span class="p">,</span><span class="w"> </span><span class="no">c0</span><span class="p">,</span><span class="w"> </span><span class="no">c1</span><span class="p">,</span><span class="w"> </span><span class="mi">4</span><span class="w"></span>
</pre></div>
<p>The structure of the register is as follows:
</p>
<table class="wikitable">

<tbody><tr>
<th>31-28
</th>
<th>27-24
</th>
<th>23-20
</th>
<th>19-16
</th>
<th>15-12
</th>
<th>11-8
</th>
<th>7-4
</th>
<th>3-0
</th></tr>
<tr>
<td>Innermost Shareability
</td>
<td>FCSE Support
</td>
<td>Auxillary Registers
</td>
<td>TCM Support
</td>
<td>Shareability levels
</td>
<td>Outermost Shareability
</td>
<td>PMSA Support
</td>
<td>VMSA Support
</td></tr></tbody></table>
<ul><li>VMSA support - the gold.
<ul><li>0b0000 - not supported (no paging)</li>
<li>0b0001 - implementation defined. Weird MMU somewhere</li>
<li>0b0010 - VMSAv6, with cache and TLB type registers. ARMv6 paging.</li>
<li>0b0011 - VMSAv7, with support for remapping and access flag. ARMv7-A, as described in the following section.</li>
<li>0b0100 - VMSAv7 with PXN bit supported.</li>
<li>0b0101 - VMSAv7, PXN and long format descriptors. EPAE is supported.</li></ul></li></ul>
<h4><span class="mw-headline" id="Short_Format">Short Format</span></h4>
<ul><li>Up to two levels of address lookup</li>
<li>32 bit input addresses</li>
<li>Output addresses up to 40 bits</li>
<li>Supports &gt;32 bit Physical Addresses with supersections</li>
<li>Support for No access, Client and Manager domains</li>
<li>32 bit table entries</li></ul>
<h4><span class="mw-headline" id="Long_Format">Long Format</span></h4>
<ul><li>Up to three levels of address lookup</li>
<li>Input addresses of up to 40 bits, when used for stage 2 translations</li>
<li>Output addresses of up to 40 bits</li>
<li>4KB assignment granularity across the entire PA range</li>
<li>No support for domains, all memory regions are treated as in a Client domain</li>
<li>64-bit table entries</li>
<li>Fixed 4KB table size, unless truncated by the size of the input address space</li></ul>
<p>Note that the Large Physicsl Address Extension is an optional feature. Furthermore, if an implementation supports LPAE, it also supports the ARM multiprocessing extensions.
The paging mode is controlled with the TTBCR (Translation Table Base Control Register).
</p>
<h3><span class="mw-headline" id="Control_Registers">Control Registers</span></h3>
<h4><span class="mw-headline" id="TTBCR">TTBCR</span></h4>
<table class="wikitable">

<tbody><tr>
<th>31
</th>
<th>30
</th>
<th>29-28
</th>
<th>27-26
</th>
<th>25-24
</th>
<th>23
</th>
<th>22
</th>
<th>21-19
</th>
<th>18-16
</th>
<th>15-14
</th>
<th>13-12
</th>
<th>11-10
</th>
<th>9-8
</th>
<th>7
</th>
<th>6
</th>
<th>5
</th>
<th>4
</th>
<th>3
</th>
<th>2-0
</th></tr>
<tr>
<td>EAE
</td>
<td>IDF
</td>
<td>SH1
</td>
<td>ORGN1
</td>
<td>IRGN1
</td>
<td>EPD1
</td>
<td>A1
</td>
<td>SBZP
</td>
<td>T1SZ
</td>
<td>SBZP
</td>
<td>SH0
</td>
<td>ORGN0
</td>
<td>IRGN0
</td>
<td>EPD0
</td>
<td>SBZP
</td>
<td>PD1
</td>
<td>PD0
</td>
<td>SBZP
</td>
<td>T0SZ
</td></tr></tbody></table>
<ul><li>EAE - Extended Address Enable. SBZP if LPAE is not supported</li></ul>
<p><b>Following fields are SBZP if EAE=0</b>
</p>
<ul><li>IDF - Implementation Defined</li>
<li>SH1 - Shareability attribute for memory associated with translation table walks using TTBR1.</li></ul>
<table class="wikitable">

<tbody><tr>
<th>00
</th>
<th>01
</th>
<th>10
</th>
<th>11
</th></tr>
<tr>
<td>non-shareable
</td>
<td>unpredictable
</td>
<td>outer shareable
</td>
<td>inner shareable
</td></tr></tbody></table>
<ul><li>ORGN1 - Outer cacheability using TTBR1</li></ul>
<table class="wikitable">

<tbody><tr>
<th>00
</th>
<th>01
</th>
<th>10
</th>
<th>11
</th></tr>
<tr>
<td>outer non-cacheable
</td>
<td>outer write-back write-allocate cacheable
</td>
<td>outer write-through cacheable
</td>
<td>outer write-back no write-allocate cacheable
</td></tr></tbody></table>
<ul><li>IRGN1 - Inner cacheablility using TTBR1</li></ul>
<table class="wikitable">

<tbody><tr>
<th>00
</th>
<th>01
</th>
<th>10
</th>
<th>11
</th></tr>
<tr>
<td>inner non-cacheable
</td>
<td>inner write-back write-allocate cacheable
</td>
<td>inner write-through cacheable
</td>
<td>inner write-back no write-allocate cacheable
</td></tr></tbody></table>
<ul><li>EPD1 - Disable Page walks with TTBR1. If 0, table walks are performed. Otherwise, a translation fault is generated.</li>
<li>A1 - defines whether TTBR0 or TTBR1 defines the ASID, for 0 and 1 respectively. The ASID is the Address Space Identifier.</li>
<li>SBZP - Should Be Zero or Preserved. This is more commonly called RES0.</li>
<li>T1SZ - The size of the memory region addressed by TTBR1. 2^(32-T1SZ) is the size.</li>
<li>SH0 - like SH1, but for TTBR0.</li>
<li>ORGN0 - ""</li>
<li>IRGN0 - ""</li>
<li>EPD0 - ""</li></ul>
<p><b>The following fields only apply when EAE is 0</b>
</p>
<ul><li>PD1 - like EPD1.</li>
<li>PD0 - like EPD0.</li></ul>
<p><b>This field can take different meanings</b>
</p>
<ul><li>T0SZ - like T1SZ. If EAE=0, this is field N.</li>
<li>N - Indicated the width of the base address in TTBR0. The base address is bits [31:14-N]. If N=0, the format is compatible with ARMv5 and ARMv6. This field also determines whether TTBR0 or TTBR1 is used for the page walk.</li></ul>
<h5><span class="mw-headline" id="Accessing_the_TTBCR">Accessing the TTBCR</span></h5>
<p>To access TTBCR, software reads or writes the CP15 registers with &lt;opc1&gt; set to 0, &lt;CRn&gt; set to c2, &lt;CRm&gt; set to c0,
and &lt;opc2&gt; set to 2. For example:
</p>
<div class="mw-highlight mw-highlight-lang-asm mw-content-ltr" dir="ltr"><pre><span></span><span class="nf">MRC</span><span class="w"> </span><span class="no">p15</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="err">&lt;</span><span class="no">Rt</span><span class="err">&gt;</span><span class="p">,</span><span class="w"> </span><span class="no">c2</span><span class="p">,</span><span class="w"> </span><span class="no">c0</span><span class="p">,</span><span class="w"> </span><span class="mi">2</span><span class="w"> </span><span class="c1">; Read TTBCR into Rt</span>
<span class="nf">MCR</span><span class="w"> </span><span class="no">p15</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="err">&lt;</span><span class="no">Rt</span><span class="err">&gt;</span><span class="p">,</span><span class="w"> </span><span class="no">c2</span><span class="p">,</span><span class="w"> </span><span class="no">c0</span><span class="p">,</span><span class="w"> </span><span class="mi">2</span><span class="w"> </span><span class="c1">; Write RT to TTBCR</span>
</pre></div>
<p>(ARMv7-A ARM, Section B4.1, page 1728)<br />
Here RT denotes a register of your choice.
</p>
<h4><span class="mw-headline" id="TTBR0">TTBR0</span></h4>
<h5><span id="EAE.3D0"></span><span class="mw-headline" id="EAE=0">EAE=0</span></h5>
<table class="wikitable">

<tbody><tr>
<th>31-x
</th>
<th>(x-1)-7
</th>
<th>6
</th>
<th>5
</th>
<th>4-3
</th>
<th>2
</th>
<th>1
</th>
<th>0
</th></tr>
<tr>
<td>TTB0A
</td>
<td>SBZP
</td>
<td>IRGN[0]
</td>
<td>NOS
</td>
<td>RGN
</td>
<td>IMP
</td>
<td>S
</td>
<td>C/IRGN[1]
</td></tr></tbody></table>
<ul><li>TTB0A - Bits [31:x] of the TTB0 table base address. Must be 2^x aligned, as determined in the TTBCR.</li>
<li>IRGN[0] - SBZP if Multiprocessor extensions are not present. Otherwise, bit zero of IRGN</li>
<li>NOS - Not Outer Shareable. If 1, region is only inner shareable. Ignored when TTBR0.S == 0, SBZP if no distinction between outer or inner shareable.</li>
<li>RGN - region bits. Outer cacheability attributes, see TTBCR.ORGN0.</li>
<li>IMP - Implementation Defined</li>
<li>S - Shareable. 0 - non-shareable, 1 - shareable.</li>
<li>C - Cacheable. 0 - inner non-cacheable, 1 - inner cacheable. If Multiprocessor extensions are present, this is bit 1 of IRGN</li>
<li>IRGN - inner region attributes. See TTBCR.IRGN0</li></ul>
<h5><span id="EAE_.3D_1"></span><span class="mw-headline" id="EAE_=_1">EAE = 1</span></h5>
<table class="wikitable">

<tbody><tr>
<th>63-56
</th>
<th>55-48
</th>
<th>47-40
</th>
<th>39-x
</th>
<th>(x-1)-0
</th></tr>
<tr>
<td>SBZP
</td>
<td>ASID
</td>
<td>SBZP
</td>
<td>BADDR
</td>
<td>SBZP
</td></tr></tbody></table>
<ul><li>ASID - Address Space Identifier</li>
<li>BADDR - Bits [39:x] of base address of table. Must be 2^x aligned.</li></ul>
<h4><span class="mw-headline" id="TTBR1">TTBR1</span></h4>
<p>See <a href="ARM_Paging#TTBR0">#TTBR0</a>, except x is fixed to 14 when EAE=0.
</p>
<h4><span class="mw-headline" id="Accessing_the_TTBRx_register">Accessing the TTBRx register</span></h4>
<p>To access TTBR0 in an implementation that does not include the Large Physical Address Extension, or bits[31:0]
of TTBR0 in an implementation that includes the Large Physical Address Extension, software reads or writes the
CP15 registers with &lt;opc1&gt; set to 0, &lt;CRn&gt; set to c2, &lt;CRm&gt; set to c0, and &lt;opc2&gt; set to 0. For example:
</p>
<div class="mw-highlight mw-highlight-lang-asm mw-content-ltr" dir="ltr"><pre><span></span><span class="nf">MRC</span><span class="w"> </span><span class="no">p15</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="err">&lt;</span><span class="no">Rt</span><span class="err">&gt;</span><span class="p">,</span><span class="w"> </span><span class="no">c2</span><span class="p">,</span><span class="w"> </span><span class="no">c0</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="w"> </span><span class="c1">; Read 32-bit TTBR0 into Rt</span>
<span class="nf">MCR</span><span class="w"> </span><span class="no">p15</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="err">&lt;</span><span class="no">Rt</span><span class="err">&gt;</span><span class="p">,</span><span class="w"> </span><span class="no">c2</span><span class="p">,</span><span class="w"> </span><span class="no">c0</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="w"> </span><span class="c1">; Write Rt to 32-bit TTBR0</span>
</pre></div>
<p>In an implementation that includes the Large Physical Address Extension, to access all 64 bits of TTBR0, software
performs a 64-bit read or write of the CP15 registers with &lt;CRm&gt; set to c2 and &lt;opc1&gt; set to 0. For example:
</p>
<div class="mw-highlight mw-highlight-lang-asm mw-content-ltr" dir="ltr"><pre><span></span><span class="nf">MRRC</span><span class="w"> </span><span class="no">p15</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="err">&lt;</span><span class="no">Rt</span><span class="err">&gt;</span><span class="p">,</span><span class="w"> </span><span class="err">&lt;</span><span class="no">Rt2</span><span class="err">&gt;</span><span class="p">,</span><span class="w"> </span><span class="no">c2</span><span class="w"> </span><span class="c1">; Read 64-bit TTBR0 into Rt (low word) and Rt2 (high word)</span>
<span class="nf">MCRR</span><span class="w"> </span><span class="no">p15</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="err">&lt;</span><span class="no">Rt</span><span class="err">&gt;</span><span class="p">,</span><span class="w"> </span><span class="err">&lt;</span><span class="no">Rt2</span><span class="err">&gt;</span><span class="p">,</span><span class="w"> </span><span class="no">c2</span><span class="w"> </span><span class="c1">; Write Rt (low word) and Rt2 (high word) to 64-bit TTBR0</span>
</pre></div>
<p>In these MRRC and MCRR instructions, Rt holds the least-significant word of TTBR0, and Rt2 holds the most-significant
word.
</p><p>To access TTBR1 in an implementation that does not include the Large Physical Address Extension, or bits[31:0]
of TTBR1 in an implementation that includes the Large Physical Address Extension, software reads or writes the
CP15 registers with &lt;opc1&gt; set to 0, &lt;CRn&gt; set to c2, &lt;CRm&gt; set to c0, and &lt;opc2&gt; set to 1. For example:
</p>
<div class="mw-highlight mw-highlight-lang-asm mw-content-ltr" dir="ltr"><pre><span></span><span class="nf">MRC</span><span class="w"> </span><span class="no">p15</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="err">&lt;</span><span class="no">Rt</span><span class="err">&gt;</span><span class="p">,</span><span class="w"> </span><span class="no">c2</span><span class="p">,</span><span class="w"> </span><span class="no">c0</span><span class="p">,</span><span class="w"> </span><span class="mi">1</span><span class="w"> </span><span class="c1">; Read 32-bit TTBR1 into Rt</span>
<span class="nf">MCR</span><span class="w"> </span><span class="no">p15</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="err">&lt;</span><span class="no">Rt</span><span class="err">&gt;</span><span class="p">,</span><span class="w"> </span><span class="no">c2</span><span class="p">,</span><span class="w"> </span><span class="no">c0</span><span class="p">,</span><span class="w"> </span><span class="mi">1</span><span class="w"> </span><span class="c1">; Write Rt to 32-bit TTBR1</span>
</pre></div>
<p>In an implementation that includes the Large Physical Address Extension, to access all 64 bits of TTBR1, software
performs a 64-bit read or write of the CP15 registers with &lt;CRm&gt; set to c2 and &lt;opc1&gt; set to 1. For example:
</p>
<div class="mw-highlight mw-highlight-lang-asm mw-content-ltr" dir="ltr"><pre><span></span><span class="nf">MRRC</span><span class="w"> </span><span class="no">p15</span><span class="p">,</span><span class="w"> </span><span class="mi">1</span><span class="p">,</span><span class="w"> </span><span class="err">&lt;</span><span class="no">Rt</span><span class="err">&gt;</span><span class="p">,</span><span class="w"> </span><span class="err">&lt;</span><span class="no">Rt2</span><span class="err">&gt;</span><span class="p">,</span><span class="w"> </span><span class="no">c2</span><span class="w"> </span><span class="c1">; Read 64-bit TTBR1 into Rt (low word) and Rt2 (high word)</span>
<span class="nf">MCRR</span><span class="w"> </span><span class="no">p15</span><span class="p">,</span><span class="w"> </span><span class="mi">1</span><span class="p">,</span><span class="w"> </span><span class="err">&lt;</span><span class="no">Rt</span><span class="err">&gt;</span><span class="p">,</span><span class="w"> </span><span class="err">&lt;</span><span class="no">Rt2</span><span class="err">&gt;</span><span class="p">,</span><span class="w"> </span><span class="no">c2</span><span class="w"> </span><span class="c1">; Write Rt (low word) and Rt2 (high word) to 64-bit TTBR1</span>
</pre></div>
<p>In these MRRC and MCRR instructions, Rt holds the least-significant word of TTBR1, and Rt2 holds the most-significant
word.
</p>
<h3><span class="mw-headline" id="Page_Tables">Page Tables</span></h3>
<p>OK, so now we know how to set up the control registers, we need to know the in-memory structures.
ARM is more flexible than x86 in terms of page size. While x86 supports 4KB and 4MB pages, ARM supports 4KB, 64KB and 1MB pages.
It can also support 16MB pages, but this is optional (guaranteed
The first level translation table is 16KB in size when N = 0. Generally, it is 2^(14-N).
</p>
<h4><span class="mw-headline" id="Short_Descriptor:_Level_1">Short Descriptor: Level 1</span></h4>
<p>Invalid:
</p>
<table class="wikitable">

<tbody><tr>
<th>31-2
</th>
<th>1
</th>
<th>0
</th></tr>
<tr>
<td>Ignored
</td>
<td>0
</td>
<td>0
</td></tr></tbody></table>
<p>Page Table:
</p>
<table class="wikitable">

<tbody><tr>
<th>31-10
</th>
<th>9
</th>
<th>8-5
</th>
<th>4
</th>
<th>3
</th>
<th>2
</th>
<th>1
</th>
<th>0
</th></tr>
<tr>
<td>BADDR
</td>
<td>IMP
</td>
<td>Domain
</td>
<td>SBZ
</td>
<td>NS
</td>
<td>PXN
</td>
<td>0
</td>
<td>1
</td></tr></tbody></table>
<ul><li>BADDR - Page table base address, bits [31:10]. Must be 1KB aligned.</li>
<li>IMP - Implementation defined</li>
<li>Domain - used as a memory protection mechanism. 16 possible domains.</li>
<li>SBZ - Should be Zero</li>
<li>NS - Non-secure bit. This is used by the security extensions</li>
<li>PXN - Privileged Execute Never - SBZ if PXN is not supported</li></ul>
<p>Section:
</p>
<table class="wikitable">

<tbody><tr>
<th>31-20
</th>
<th>19
</th>
<th>18
</th>
<th>17
</th>
<th>16
</th>
<th>15
</th>
<th>14-12
</th>
<th>11-10
</th>
<th>9
</th>
<th>8-5
</th>
<th>4
</th>
<th>3
</th>
<th>2
</th>
<th>1
</th>
<th>0
</th></tr>
<tr>
<td>BADDR
</td>
<td>NS
</td>
<td>0
</td>
<td>nG
</td>
<td>S
</td>
<td>AP[2]
</td>
<td>TEX[2:0]
</td>
<td>AP[1:0]
</td>
<td>IMP
</td>
<td>Domain
</td>
<td>XN
</td>
<td>C
</td>
<td>B
</td>
<td>1
</td>
<td>PXN
</td></tr></tbody></table>
<ul><li>BADDR - Section Base Address [31:20]. Must be 1MB aligned.</li>
<li>XN - Execute never. Stops execution of page.</li>
<li>nG - not global. Determines how this is marked in the TLB.</li></ul>
<p>Supersection:
</p>
<table class="wikitable">

<tbody><tr>
<th>31-24
</th>
<th>23-20
</th>
<th>19
</th>
<th>18
</th>
<th>17
</th>
<th>16
</th>
<th>15
</th>
<th>14-12
</th>
<th>11-10
</th>
<th>9
</th>
<th>8-5
</th>
<th>4
</th>
<th>3
</th>
<th>2
</th>
<th>1
</th>
<th>0
</th></tr>
<tr>
<td>BADDR
</td>
<td>BADDRM
</td>
<td>NS
</td>
<td>1
</td>
<td>nG
</td>
<td>S
</td>
<td>AP[2]
</td>
<td>TEX[2:0]
</td>
<td>AP[1:0]
</td>
<td>IMP
</td>
<td>BADDRH
</td>
<td>XN
</td>
<td>C
</td>
<td>B
</td>
<td>1
</td>
<td>PXN
</td></tr></tbody></table>
<ul><li>BADDR - Supersection Base address [31:24]. 16MB aligned.</li>
<li>BADDRM - Supersection base address [35:32], if supported.</li>
<li>BADDRH - Supersection base address [39:36], if supported.</li></ul>
<h4><span class="mw-headline" id="Short_Descriptor:_Level_2">Short Descriptor: Level 2</span></h4>
<p>Invalid:
</p>
<table class="wikitable">

<tbody><tr>
<th>31-2
</th>
<th>1
</th>
<th>0
</th></tr>
<tr>
<td>Ignored
</td>
<td>0
</td>
<td>0
</td></tr></tbody></table>
<p>Large Page:
</p>
<table class="wikitable">

<tbody><tr>
<th>31-16
</th>
<th>15
</th>
<th>14-12
</th>
<th>11
</th>
<th>10
</th>
<th>9
</th>
<th>8-6
</th>
<th>5-4
</th>
<th>3
</th>
<th>2
</th>
<th>1
</th>
<th>0
</th></tr>
<tr>
<td>BADDR
</td>
<td>XN
</td>
<td>TEX[2:0]
</td>
<td>nG
</td>
<td>S
</td>
<td>AP[2]
</td>
<td>SBZ
</td>
<td>AP[1:0]
</td>
<td>C
</td>
<td>B
</td>
<td>0
</td>
<td>1
</td></tr></tbody></table>
<ul><li>BADDR - Large Page Base Address [31:16]</li></ul>
<p>Small page:
</p>
<table class="wikitable">

<tbody><tr>
<th>31-12
</th>
<th>11
</th>
<th>10
</th>
<th>9
</th>
<th>8-6
</th>
<th>5-4
</th>
<th>3
</th>
<th>2
</th>
<th>1
</th>
<th>0
</th></tr>
<tr>
<td>BADDR
</td>
<td>nG
</td>
<td>S
</td>
<td>AP[2]
</td>
<td>TEX[2:0]
</td>
<td>AP[1:0]
</td>
<td>C
</td>
<td>B
</td>
<td>1
</td>
<td>XN
</td></tr></tbody></table>
<ul><li>BADDR - Small Page Base Address [31:12]</li></ul>
<h4><span id="Long_Descriptor:_Level_1.2F2"></span><span class="mw-headline" id="Long_Descriptor:_Level_1/2">Long Descriptor: Level 1/2</span></h4>
<p>Invalid:
</p>
<table class="wikitable">

<tbody><tr>
<th>63-1
</th>
<th>0
</th></tr>
<tr>
<td>Ignored
</td>
<td>0
</td></tr></tbody></table>
<p>Block:
</p>
<table class="wikitable">

<tbody><tr>
<th>63-52
</th>
<th>51-40
</th>
<th>39-n
</th>
<th>(n-1)-12
</th>
<th>11-2
</th>
<th>1
</th>
<th>0
</th></tr>
<tr>
<td>UBAT
</td>
<td>SBZP
</td>
<td>ADDR
</td>
<td>SBZP
</td>
<td>LBAT
</td>
<td>0
</td>
<td>1
</td></tr></tbody></table>
<ul><li>UBAT - Upper Block Attributes</li>
<li>ADDR - Output Address [39:n]</li>
<li>LBAT - Lower Block Attributes</li>
<li>n - 30 for first level, 21 for 2nd level.</li></ul>
<p>Table:
</p>
<table class="wikitable">

<tbody><tr>
<th>63
</th>
<th>62-61
</th>
<th>60
</th>
<th>59
</th>
<th>58-52
</th>
<th>51-40
</th>
<th>39-12
</th>
<th>11-2
</th>
<th>1
</th>
<th>1
</th></tr>
<tr>
<td>NST
</td>
<td>APT
</td>
<td>XNT
</td>
<td>PXNT
</td>
<td>Ignored
</td>
<td>SBZP
</td>
<td>ADDR
</td>
<td>Ignored
</td>
<td>1
</td>
<td>1
</td></tr></tbody></table>
<p>Stage 1 attributes, SBZP at stage 2:
</p>
<ul><li>NST - NSTable. For secure memory accesses, determines type of next level. Otherwise ignored.</li>
<li>APT - APTable. Access permissions limit for next level lookup.</li>
<li>XNT - XNTable. XN limit for subsequent lookups.</li>
<li>PXNT - PXNTable. PXN limit for subsequent levels. SBZ for non-secure PL2 (hypervisor) level 1 translation tables.</li></ul>
<p>Any stage:
</p>
<ul><li>ADDR - Next level table address [39:12].</li></ul>
<h4><span class="mw-headline" id="Long_Descriptor:_Level_3">Long Descriptor: Level 3</span></h4>
<p>Invalid:
</p>
<table class="wikitable">

<tbody><tr>
<th>63-1
</th>
<th>0
</th></tr>
<tr>
<td>Ignored
</td>
<td>0
</td></tr></tbody></table>
<p>Reserved:
</p>
<table class="wikitable">

<tbody><tr>
<th>63-2
</th>
<th>1
</th>
<th>0
</th></tr>
<tr>
<td>SBZP
</td>
<td>0
</td>
<td>1
</td></tr></tbody></table>
<p>Page
</p>
<table class="wikitable">

<tbody><tr>
<th>63-52
</th>
<th>51-40
</th>
<th>39-12
</th>
<th>11-2
</th>
<th>1
</th>
<th>1
</th></tr>
<tr>
<td>UPAT
</td>
<td>SBZP
</td>
<td>ADDR
</td>
<td>LPAT
</td>
<td>1
</td>
<td>1
</td></tr></tbody></table>
<ul><li>UPAT - Upper Page Attributes</li>
<li>ADDR - Output Address [39:12]</li>
<li>LPAT - Lower Page Attributes</li></ul>
<h5><span class="mw-headline" id="Stage_1_Attributes">Stage 1 Attributes</span></h5>
<p>Upper:
</p>
<table class="wikitable">

<tbody><tr>
<th>63-59
</th>
<th>58-55
</th>
<th>54
</th>
<th>53
</th>
<th>52
</th></tr>
<tr>
<td>Ignored
</td>
<td>Ignored
</td>
<td>XN
</td>
<td>PXN
</td>
<td>CONT
</td></tr></tbody></table>
<ul><li>CONT - Contiguous. 16 adjacent entries point to contiguous memory regions.</li></ul>
<p>Lower:
</p>
<table class="wikitable">

<tbody><tr>
<th>11
</th>
<th>10
</th>
<th>9-8
</th>
<th>7-6
</th>
<th>5
</th>
<th>4-2
</th></tr>
<tr>
<td>nG
</td>
<td>AF
</td>
<td>SH[1:0]
</td>
<td>AP[2:1]
</td>
<td>NS
</td>
<td>AttrIndex[2:0]
</td></tr></tbody></table>
<ul><li>AttrIndex - memory attributes index field</li></ul>
<h5><span class="mw-headline" id="Stage_2_Attributes">Stage 2 Attributes</span></h5>
<p>Upper:
</p>
<table class="wikitable">

<tbody><tr>
<th>63-59
</th>
<th>58-55
</th>
<th>54
</th>
<th>53
</th>
<th>52
</th></tr>
<tr>
<td>Ignored (system MMU)
</td>
<td>Ignored (software)
</td>
<td>XN
</td>
<td>0
</td>
<td>CONT
</td></tr></tbody></table>
<p>Lower:
</p>
<table class="wikitable">

<tbody><tr>
<th>11
</th>
<th>10
</th>
<th>9-8
</th>
<th>7-6
</th>
<th>5-2
</th></tr>
<tr>
<td>0
</td>
<td>AF
</td>
<td>SH[1:0]
</td>
<td>HAP[2:1]
</td>
<td>MemAttr[3:0]
</td></tr></tbody></table>
<ul><li>HAP - Stage 2 Access Permissions</li>
<li>MemAttr - Stage 2 memory attributes</li></ul>
<h3><span class="mw-headline" id="Choice_Between_TTBR0_and_TTBR1">Choice Between TTBR0 and TTBR1</span></h3>
<h4><span class="mw-headline" id="Short_format_2">Short format</span></h4>
<table class="wikitable">

<tbody><tr>
<th>
</th>
<th>
</th>
<th colspan="3">TTBR0 table
</th></tr>
<tr>
<th>TTBCR.N
</th>
<th>First address translated with TTBR1
</th>
<th>Size
</th>
<th>Index range
</th></tr>
<tr>
<td>0b000
</td>
<td>TTBR1 not used
</td>
<td>16KB
</td>
<td>VA[31:20]
</td></tr>
<tr>
<td>0b001
</td>
<td>0x80000000
</td>
<td>8KB
</td>
<td>VA[30:20]
</td></tr>
<tr>
<td>0b010
</td>
<td>0x40000000
</td>
<td>4KB
</td>
<td>VA[29:20]
</td></tr>
<tr>
<td>0b011
</td>
<td>0x20000000
</td>
<td>2KB
</td>
<td>VA[28:20]
</td></tr>
<tr>
<td>0b100
</td>
<td>0x10000000
</td>
<td>1KB
</td>
<td>VA[27:20]
</td></tr>
<tr>
<td>0b101
</td>
<td>0x08000000
</td>
<td>512 bytes
</td>
<td>VA[26:20]
</td></tr>
<tr>
<td>0b110
</td>
<td>0x04000000
</td>
<td>256 bytes
</td>
<td>VA[25:20]
</td></tr>
<tr>
<td>0b111
</td>
<td>0x02000000
</td>
<td>128 bytes
</td>
<td>VA[24:20]
</td></tr></tbody></table>
<h4><span class="mw-headline" id="Long_format_2">Long format</span></h4>
<table class="wikitable">

<tbody><tr>
<th colspan="2">TTBCR
</th>
<th colspan="2">Input address range
</th></tr>
<tr>
<th>T0SZ
</th>
<th>T1SZ
</th>
<th>TTBR0
</th>
<th>TTBR1
</th></tr>
<tr>
<td>0b000
</td>
<td>0b000
</td>
<td>All addresses
</td>
<td>Not used
</td></tr>
<tr>
<td>M
</td>
<td>0b000
</td>
<td>0 to 2^(32-M)-1
</td>
<td>2^(32-M) to maximum address
</td></tr>
<tr>
<td>0b000
</td>
<td>N
</td>
<td>0 to (2^32-2^(32-N)-1)
</td>
<td>(2^32-2^(32-N)) to maximum
</td></tr>
<tr>
<td>M
</td>
<td>N
</td>
<td>0 to (2^(32-M)-1)
</td>
<td>2^32-2^(32-N) to maximum
</td></tr></tbody></table>
<h3><span class="mw-headline" id="Recursive_Table_Mapping">Recursive Table Mapping</span></h3>
<p>If you wish to use a recursive mapping trick, such as is done on x86, use the long format. The short format might be doable with much hastle. The long format has been designed with recursive mapping in mind, supports the full physical address space, and does not suffer from mismatching of the page size to table like the short format does. However, the basic structure is similar to PAE, so if you did this naively, 1GB of the address space would be wasted. Instead, use the support for eliminating the first stage by concatenating the 2nd stage. Then point the last few entries to the appropriate points in the table. This reaps all the benefits of the long format, while eliminating bloat of the recursive mapping.
</p>
<h2><span class="mw-headline" id="External_References">External References</span></h2>
<ul><li><a rel="nofollow" class="external text" href="http://www.embedded-bits.co.uk/2011/mmucode/">Turning on an ARM MMU</a></li>
<li><a rel="nofollow" class="external text" href="https://github.com/bztsrc/raspi3-tutorial/tree/master/10_virtualmemory">Tutorial for 64 bit ARM MMU</a></li></ul>
<!-- 
NewPP limit report
Cached time: 20250211125901
Cache expiry: 86400
Reduced expiry: false
Complications: [show‐toc]
CPU time usage: 0.064 seconds
Real time usage: 0.869 seconds
Preprocessor visited node count: 111/1000000
Post‐expand include size: 358/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/100
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 7287/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    0.693      1 Template:In_Progress
100.00%    0.693      1 -total
-->

<!-- Saved in parser cache with key wikidb:pcache:idhash:4221-0!canonical and timestamp 20250211125900 and revision id 27999.
 -->
</div>
<div class="printfooter" data-nosnippet="">Retrieved from "<a dir="ltr" href="https://wiki.osdev.org/index.php?title=ARM_Paging&amp;oldid=27999">https://wiki.osdev.org/index.php?title=ARM_Paging&amp;oldid=27999</a>"</div></div>
		<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="./Special:Categories" title="Special:Categories">Categories</a>: <ul><li><a href="https://wiki.osdev.org/index.php?title=Category:Pages_using_deprecated_source_tags&amp;action=edit&amp;redlink=1" class="new" title="Category:Pages using deprecated source tags (page does not exist)">Pages using deprecated source tags</a></li><li><a href="./Category:In_Progress" title="Category:In Progress">In Progress</a></li><li><a href="./Category:ARM" title="Category:ARM">ARM</a></li><li><a href="./Category:Paging" title="Category:Paging">Paging</a></li><li><a href="./Category:Memory_management" title="Category:Memory management">Memory management</a></li></ul></div></div>
	</div>
</div>

<div id="mw-navigation">
	<h2>Navigation menu</h2>
	<div id="mw-head">
		

<nav id="p-personal" class="vector-menu mw-portlet mw-portlet-personal vector-user-menu-legacy" aria-labelledby="p-personal-label" role="navigation"  >
	<h3
		id="p-personal-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">Personal tools</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="pt-login" class="mw-list-item"><a href="https://wiki.osdev.org/index.php?title=Special:UserLogin&amp;returnto=ARM+Paging" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o"><span>Log in</span></a></li><li id="pt-darkmode" class="mw-list-item"><a href="ARM_Paging#" class="ext-darkmode-link"><span>Dark mode</span></a></li></ul>
		
	</div>
</nav>

		<div id="left-navigation">
			

<nav id="p-namespaces" class="vector-menu mw-portlet mw-portlet-namespaces vector-menu-tabs vector-menu-tabs-legacy" aria-labelledby="p-namespaces-label" role="navigation"  >
	<h3
		id="p-namespaces-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">Namespaces</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="ca-nstab-main" class="selected mw-list-item"><a href="ARM_Paging" title="View the content page [c]" accesskey="c"><span>Page</span></a></li><li id="ca-talk" class="new mw-list-item"><a href="https://wiki.osdev.org/index.php?title=Talk:ARM_Paging&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t"><span>Discussion</span></a></li></ul>
		
	</div>
</nav>

			

<nav id="p-variants" class="vector-menu mw-portlet mw-portlet-variants emptyPortlet vector-menu-dropdown" aria-labelledby="p-variants-label" role="navigation"  >
	<input type="checkbox"
		id="p-variants-checkbox"
		role="button"
		aria-haspopup="true"
		data-event-name="ui.dropdown-p-variants"
		class="vector-menu-checkbox"
		aria-labelledby="p-variants-label"
	/>
	<label
		id="p-variants-label"
		 aria-label="Change language variant"
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">English</span>
	</label>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"></ul>
		
	</div>
</nav>

		</div>
		<div id="right-navigation">
			

<nav id="p-views" class="vector-menu mw-portlet mw-portlet-views vector-menu-tabs vector-menu-tabs-legacy" aria-labelledby="p-views-label" role="navigation"  >
	<h3
		id="p-views-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">Views</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="ca-view" class="selected mw-list-item"><a href="ARM_Paging"><span>Read</span></a></li><li id="ca-viewsource" class="mw-list-item"><a href="https://wiki.osdev.org/index.php?title=ARM_Paging&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e"><span>View source</span></a></li><li id="ca-history" class="mw-list-item"><a href="https://wiki.osdev.org/index.php?title=ARM_Paging&amp;action=history" title="Past revisions of this page [h]" accesskey="h"><span>View history</span></a></li></ul>
		
	</div>
</nav>

			

<nav id="p-cactions" class="vector-menu mw-portlet mw-portlet-cactions emptyPortlet vector-menu-dropdown" aria-labelledby="p-cactions-label" role="navigation"  title="More options" >
	<input type="checkbox"
		id="p-cactions-checkbox"
		role="button"
		aria-haspopup="true"
		data-event-name="ui.dropdown-p-cactions"
		class="vector-menu-checkbox"
		aria-labelledby="p-cactions-label"
	/>
	<label
		id="p-cactions-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">More</span>
	</label>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"></ul>
		
	</div>
</nav>

			
<div id="p-search" role="search" class="vector-search-box-vue  vector-search-box-show-thumbnail vector-search-box-auto-expand-width vector-search-box">
	<div>
			<h3 >
				<label for="searchInput">Search</label>
			</h3>
		<form action="https://wiki.osdev.org/index.php" id="searchform"
			class="vector-search-box-form">
			<div id="simpleSearch"
				class="vector-search-box-inner"
				 data-search-loc="header-navigation">
				<input class="vector-search-box-input"
					 type="search" name="search" placeholder="Search OSDev Wiki" aria-label="Search OSDev Wiki" autocapitalize="sentences" title="Search OSDev Wiki [f]" accesskey="f" id="searchInput"
				>
				<input type="hidden" name="title" value="Special:Search">
				<input id="mw-searchButton"
					 class="searchButton mw-fallbackSearchButton" type="submit" name="fulltext" title="Search the pages for this text" value="Search">
				<input id="searchButton"
					 class="searchButton" type="submit" name="go" title="Go to a page with this exact name if it exists" value="Go">
			</div>
		</form>
	</div>
</div>

		</div>
	</div>
	

<div id="mw-panel">
	<div id="p-logo" role="banner">
		<a class="mw-wiki-logo" href="index.html"
			title="Visit the main page"></a>
	</div>
	

<nav id="p-navigation" class="vector-menu mw-portlet mw-portlet-navigation vector-menu-portal portal" aria-labelledby="p-navigation-label" role="navigation"  >
	<h3
		id="p-navigation-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">Navigation</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="n-mainpage" class="mw-list-item"><a href="index.html" title="Visit the main page [z]" accesskey="z"><span>Main Page</span></a></li><li id="n-portal" class="mw-list-item"><a href="http://forum.osdev.org/" rel="nofollow" title="About the project, what you can do, where to find things"><span>Forums</span></a></li><li id="n-FAQ" class="mw-list-item"><a href="./Category:FAQ"><span>FAQ</span></a></li><li id="n-OS-Projects" class="mw-list-item"><a href="Projects"><span>OS Projects</span></a></li><li id="n-randompage" class="mw-list-item"><a href="https://wiki.osdev.org/Special:Random" title="Load a random page [x]" accesskey="x"><span>Random page</span></a></li></ul>
		
	</div>
</nav>

	

<nav id="p-about" class="vector-menu mw-portlet mw-portlet-about vector-menu-portal portal" aria-labelledby="p-about-label" role="navigation"  >
	<h3
		id="p-about-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">About</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="n-This-site" class="mw-list-item"><a href="./OSDevWiki:About"><span>This site</span></a></li><li id="n-Joining" class="mw-list-item"><a href="./OSDevWiki:Joining"><span>Joining</span></a></li><li id="n-Editing-help" class="mw-list-item"><a href="./OSDevWiki:Editing"><span>Editing help</span></a></li><li id="n-recentchanges" class="mw-list-item"><a href="./Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r"><span>Recent changes</span></a></li></ul>
		
	</div>
</nav>


<nav id="p-tb" class="vector-menu mw-portlet mw-portlet-tb vector-menu-portal portal" aria-labelledby="p-tb-label" role="navigation"  >
	<h3
		id="p-tb-label"
		
		class="vector-menu-heading "
	>
		<span class="vector-menu-heading-label">Tools</span>
	</h3>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list"><li id="t-whatlinkshere" class="mw-list-item"><a href="https://wiki.osdev.org/Special:WhatLinksHere/ARM_Paging" title="A list of all wiki pages that link here [j]" accesskey="j"><span>What links here</span></a></li><li id="t-recentchangeslinked" class="mw-list-item"><a href="https://wiki.osdev.org/Special:RecentChangesLinked/ARM_Paging" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k"><span>Related changes</span></a></li><li id="t-specialpages" class="mw-list-item"><a href="./Special:SpecialPages" title="A list of all special pages [q]" accesskey="q"><span>Special pages</span></a></li><li id="t-print" class="mw-list-item"><a href="javascript:print();" rel="alternate" title="Printable version of this page [p]" accesskey="p"><span>Printable version</span></a></li><li id="t-permalink" class="mw-list-item"><a href="https://wiki.osdev.org/index.php?title=ARM_Paging&amp;oldid=27999" title="Permanent link to this revision of this page"><span>Permanent link</span></a></li><li id="t-info" class="mw-list-item"><a href="https://wiki.osdev.org/index.php?title=ARM_Paging&amp;action=info" title="More information about this page"><span>Page information</span></a></li></ul>
		
	</div>
</nav>

	
</div>

</div>

<footer id="footer" class="mw-footer" role="contentinfo" >
	<ul id="footer-info">
	<li id="footer-info-lastmod"> This page was last edited on 9 July 2023, at 17:43.</li>
	<li id="footer-info-0">This page has been accessed 4,749 times.</li>
</ul>

	<ul id="footer-places">
	<li id="footer-places-privacy"><a href="./OSDev_Wiki:Privacy_policy">Privacy policy</a></li>
	<li id="footer-places-about"><a href="./OSDev_Wiki:About">About OSDev Wiki</a></li>
	<li id="footer-places-disclaimer"><a href="./OSDev_Wiki:General_disclaimer">Disclaimers</a></li>
	<li id="footer-places-mobileview"><a href="https://wiki.osdev.org/index.php?title=ARM_Paging&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
</ul>

	<ul id="footer-icons" class="noprint">
	<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="resources/assets/poweredby_mediawiki_132x47.png 1.5x, resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31" loading="lazy"/></a></li>
</ul>

</footer>

<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.064","walltime":"0.869","ppvisitednodes":{"value":111,"limit":1000000},"postexpandincludesize":{"value":358,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":100},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":7287,"limit":5000000},"timingprofile":["100.00%    0.693      1 Template:In_Progress","100.00%    0.693      1 -total"]},"cachereport":{"timestamp":"20250211125901","ttl":86400,"transientcontent":false}}});mw.config.set({"wgBackendResponseTime":971});});</script>
</body>
</html>