V 51
K 250961067300 obuft18
Y 0
D 0 0 850 1100
Z 0
i 308
N 308
J 290 800 2
J 265 800 1
S 2 1
L 275 800 10 0 3 0 1 0 D
I 243 virtex:OR2 1 475 810 0 1 '
C 253 1 10 0
C 296 2 9 0
C 254 2 7 0
I 251 virtex2p:SOP3B3 1 290 780 0 1 '
C 47 1 3 0
C 254 1 6 0
C 303 2 7 0
C 308 1 5 0
N 270
J 350 715 1
J 375 715 2
S 1 2
L 360 715 10 0 3 0 1 0 B
N 272
J 350 675 1
J 375 675 2
S 1 2
L 360 675 10 0 3 0 1 0 D
N 267
J 375 735 2
J 350 735 1
S 2 1
L 360 735 10 0 3 0 1 0 A
c 90 805 0
T 745 65 30 0 3 JRG
Q 14 0 0
T 710 50 10 0 9 1
T 700 30 10 0 3 A
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 30 40 10 0 3 drawn by KS
T 640 50 10 0 9 11th December 2003
N 296
J 450 850 1
J 475 850 2
S 1 2
L 465 850 10 0 3 0 1 0 A
N 47
J 290 840 2
J 265 840 1
S 2 1
L 275 840 10 0 3 0 1 0 B
N 303
J 265 820 1
J 290 820 2
S 1 2
L 275 820 10 0 3 0 1 0 C
N 253
J 555 840 2
J 590 840 1
S 1 2
L 550 840 10 0 3 0 1 0 O
I 265 virtex2p:FMAP 1 375 635 0 1 '
A 420 645 10 0 3 1 RLOC=X0Y0
C 273 1 2 0
C 267 1 5 0
C 270 2 4 0
C 271 1 3 0
C 272 2 1 0
N 271
J 375 695 2
J 350 695 1
S 2 1
L 360 695 10 0 3 0 1 0 C
N 273
J 495 705 2
J 520 705 1
S 1 2
L 495 705 10 0 3 0 1 0 O
N 254
J 410 830 2
J 475 830 2
S 1 2
L 425 830 10 0 3 0 1 0 INT
T 645 80 10 0 9 SOP3B3OR2 Gate
I 48 virtex:ASHEETP 1 410 0 0 1 '
T 690 100 10 0 9 VIRTEX Family SOP3B3OR2 Macro
E
