/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [4:0] _04_;
  reg [8:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [16:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [18:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(celloutsig_1_2z & celloutsig_1_2z);
  assign celloutsig_0_4z = ~(celloutsig_0_3z[17] & celloutsig_0_0z);
  assign celloutsig_0_8z = ~(celloutsig_0_4z & celloutsig_0_7z[2]);
  assign celloutsig_0_14z = ~(celloutsig_0_10z & celloutsig_0_1z[2]);
  assign celloutsig_0_15z = ~(celloutsig_0_3z[4] & _02_);
  assign celloutsig_0_24z = ~(_02_ & celloutsig_0_3z[4]);
  assign celloutsig_1_2z = ~(in_data[159] & in_data[153]);
  assign celloutsig_0_0z = ~(in_data[23] | in_data[20]);
  assign celloutsig_1_19z = ~(celloutsig_1_6z | celloutsig_1_13z[0]);
  assign celloutsig_0_21z = ~(_03_ | celloutsig_0_10z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[2] | celloutsig_1_0z[2]);
  assign celloutsig_1_6z = ~(celloutsig_1_2z | celloutsig_1_0z[3]);
  reg [4:0] _18_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _18_ <= 5'h00;
    else _18_ <= celloutsig_0_1z[4:0];
  assign { _02_, _04_[3], _00_, _03_, _01_ } = _18_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 9'h000;
    else _05_ <= { celloutsig_0_1z[7:1], celloutsig_0_17z, celloutsig_0_8z };
  assign celloutsig_0_18z = celloutsig_0_10z & celloutsig_0_17z;
  assign celloutsig_0_2z = in_data[42] & celloutsig_0_0z;
  assign celloutsig_1_8z = | celloutsig_1_7z[2:0];
  assign celloutsig_1_9z = | { celloutsig_1_7z[2:0], celloutsig_1_2z };
  assign celloutsig_1_10z = | celloutsig_1_0z[5:2];
  assign celloutsig_1_18z = | { celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_7z[2:0], celloutsig_1_5z[11:1], celloutsig_1_1z };
  assign celloutsig_0_6z = | { _03_, _02_, _01_, _00_, _04_[3], in_data[30:27] };
  assign celloutsig_0_10z = | { _03_, _02_, _01_, _00_, celloutsig_0_7z, _04_[3], celloutsig_0_3z, celloutsig_0_1z[0], in_data[30:27] };
  assign celloutsig_0_17z = | celloutsig_0_3z[3:0];
  assign celloutsig_1_13z = { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_10z } >> { celloutsig_1_7z[1:0], celloutsig_1_9z };
  assign celloutsig_0_9z = { celloutsig_0_7z[0], celloutsig_0_1z } >> { celloutsig_0_1z[7], celloutsig_0_8z, _02_, _04_[3], _00_, _03_, _01_, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[51:45], celloutsig_0_0z } >> in_data[20:13];
  assign celloutsig_0_19z = celloutsig_0_9z[5:1] >> { celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_0_23z = { celloutsig_0_3z[2:0], celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_8z } >> { celloutsig_0_9z[7:3], celloutsig_0_8z, _05_, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_3z = { celloutsig_0_1z[2], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } - { in_data[90:89], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_7z = in_data[7:5] - { celloutsig_0_1z[2:1], celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[179:172] - in_data[155:148];
  assign celloutsig_1_3z = { in_data[136:129], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z } - { in_data[175:166], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[136:134], celloutsig_1_2z, celloutsig_1_0z } - { celloutsig_1_3z[7:6], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_0z[5:2] - { celloutsig_1_0z[6:4], celloutsig_1_1z };
  assign { _04_[4], _04_[2:0] } = { _02_, _00_, _03_, _01_ };
  assign { out_data[128], out_data[96], out_data[48:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
