
*** Running vivado
    with args -log neorv32_test_setup_bootloader.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source neorv32_test_setup_bootloader.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon May 26 11:33:37 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source neorv32_test_setup_bootloader.tcl -notrace
INFO: [Common 17-1565] set_msg_config should not be used to change the severity of DRC/METHODOLOGY checks. Please use the 'set_property SEVERITY <NEW_SEVERITY> [get_<drc|methodology>_checks <ID>]' command instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/vid/Desktop/VivadoIpLib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top neorv32_test_setup_bootloader -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1527.781 ; gain = 0.000 ; free physical = 4797 ; free virtual = 13269
INFO: [Netlist 29-17] Analyzing 201 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.srcs/constrs_1/imports/Downloads/Arty_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'gpio_o[0]'. [/home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.srcs/constrs_1/imports/Downloads/Arty_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.srcs/constrs_1/imports/Downloads/Arty_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_o[1]'. [/home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.srcs/constrs_1/imports/Downloads/Arty_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.srcs/constrs_1/imports/Downloads/Arty_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_o[2]'. [/home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.srcs/constrs_1/imports/Downloads/Arty_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.srcs/constrs_1/imports/Downloads/Arty_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_o[3]'. [/home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.srcs/constrs_1/imports/Downloads/Arty_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.srcs/constrs_1/imports/Downloads/Arty_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_o[4]'. [/home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.srcs/constrs_1/imports/Downloads/Arty_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.srcs/constrs_1/imports/Downloads/Arty_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_o[5]'. [/home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.srcs/constrs_1/imports/Downloads/Arty_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.srcs/constrs_1/imports/Downloads/Arty_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_o[6]'. [/home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.srcs/constrs_1/imports/Downloads/Arty_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.srcs/constrs_1/imports/Downloads/Arty_Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_o[7]'. [/home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.srcs/constrs_1/imports/Downloads/Arty_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.srcs/constrs_1/imports/Downloads/Arty_Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.srcs/constrs_1/imports/Downloads/Arty_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1750.309 ; gain = 0.000 ; free physical = 4677 ; free virtual = 13149
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

11 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1857.230 ; gain = 106.922 ; free physical = 4613 ; free virtual = 13085

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2c32c1fa8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2294.152 ; gain = 436.922 ; free physical = 4227 ; free virtual = 12699

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2c32c1fa8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.988 ; gain = 0.000 ; free physical = 3934 ; free virtual = 12407

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2c32c1fa8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.988 ; gain = 0.000 ; free physical = 3934 ; free virtual = 12407
Phase 1 Initialization | Checksum: 2c32c1fa8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.988 ; gain = 0.000 ; free physical = 3934 ; free virtual = 12407

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2c32c1fa8

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2635.988 ; gain = 0.000 ; free physical = 3934 ; free virtual = 12407

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2c32c1fa8

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2635.988 ; gain = 0.000 ; free physical = 3934 ; free virtual = 12407
Phase 2 Timer Update And Timing Data Collection | Checksum: 2c32c1fa8

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2635.988 ; gain = 0.000 ; free physical = 3934 ; free virtual = 12407

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1a6343098

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2635.988 ; gain = 0.000 ; free physical = 3934 ; free virtual = 12407
Retarget | Checksum: 1a6343098
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1e0b02f8a

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2635.988 ; gain = 0.000 ; free physical = 3934 ; free virtual = 12407
Constant propagation | Checksum: 1e0b02f8a
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2635.988 ; gain = 0.000 ; free physical = 3934 ; free virtual = 12407
Phase 5 Sweep | Checksum: 14a5cd6ad

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2635.988 ; gain = 0.000 ; free physical = 3934 ; free virtual = 12407
Sweep | Checksum: 14a5cd6ad
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 14a5cd6ad

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2668.004 ; gain = 32.016 ; free physical = 3934 ; free virtual = 12407
BUFG optimization | Checksum: 14a5cd6ad
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 14a5cd6ad

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2668.004 ; gain = 32.016 ; free physical = 3934 ; free virtual = 12407
Shift Register Optimization | Checksum: 14a5cd6ad
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 14a5cd6ad

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2668.004 ; gain = 32.016 ; free physical = 3934 ; free virtual = 12407
Post Processing Netlist | Checksum: 14a5cd6ad
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 242a8efb8

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2668.004 ; gain = 32.016 ; free physical = 3934 ; free virtual = 12407

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2668.004 ; gain = 0.000 ; free physical = 3942 ; free virtual = 12416
Phase 9.2 Verifying Netlist Connectivity | Checksum: 242a8efb8

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2668.004 ; gain = 32.016 ; free physical = 3945 ; free virtual = 12418
Phase 9 Finalization | Checksum: 242a8efb8

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2668.004 ; gain = 32.016 ; free physical = 3952 ; free virtual = 12425
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 242a8efb8

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2668.004 ; gain = 32.016 ; free physical = 3952 ; free virtual = 12425

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 34 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 68
Ending PowerOpt Patch Enables Task | Checksum: 2d4093928

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3653 ; free virtual = 12126
Ending Power Optimization Task | Checksum: 2d4093928

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2940.000 ; gain = 271.996 ; free physical = 3653 ; free virtual = 12126

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2772e5d62

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3513 ; free virtual = 11987
Ending Final Cleanup Task | Checksum: 2772e5d62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3513 ; free virtual = 11987

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3513 ; free virtual = 11987
Ending Netlist Obfuscation Task | Checksum: 2772e5d62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3513 ; free virtual = 11987
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2940.000 ; gain = 1189.691 ; free physical = 3513 ; free virtual = 11987
INFO: [Vivado 12-24828] Executing command : report_drc -file neorv32_test_setup_bootloader_drc_opted.rpt -pb neorv32_test_setup_bootloader_drc_opted.pb -rpx neorv32_test_setup_bootloader_drc_opted.rpx
Command: report_drc -file neorv32_test_setup_bootloader_drc_opted.rpt -pb neorv32_test_setup_bootloader_drc_opted.pb -rpx neorv32_test_setup_bootloader_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.runs/impl_1/neorv32_test_setup_bootloader_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3515 ; free virtual = 11989
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3515 ; free virtual = 11989
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3515 ; free virtual = 11989
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3515 ; free virtual = 11989
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3515 ; free virtual = 11989
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3515 ; free virtual = 11989
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3515 ; free virtual = 11989
INFO: [Common 17-1381] The checkpoint '/home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.runs/impl_1/neorv32_test_setup_bootloader_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3518 ; free virtual = 11993
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1f6df96a3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3518 ; free virtual = 11993
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3518 ; free virtual = 11993

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 188d7d0e5

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3510 ; free virtual = 11984

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ae0bfafd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3510 ; free virtual = 11984

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ae0bfafd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3510 ; free virtual = 11984
Phase 1 Placer Initialization | Checksum: 1ae0bfafd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3510 ; free virtual = 11984

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f3162ca1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3526 ; free virtual = 12000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c013cab9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3592 ; free virtual = 12067

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c013cab9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3592 ; free virtual = 12067

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 283f930d6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3749 ; free virtual = 12224

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 28cc3dcee

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3749 ; free virtual = 12223

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 118 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 28 nets or LUTs. Breaked 0 LUT, combined 28 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3748 ; free virtual = 12222

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             28  |                    28  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             28  |                    28  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 20e52c028

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3748 ; free virtual = 12223
Phase 2.5 Global Place Phase2 | Checksum: 1d9ec388f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3750 ; free virtual = 12225
Phase 2 Global Placement | Checksum: 1d9ec388f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3750 ; free virtual = 12225

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1aad3fbbd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3750 ; free virtual = 12225

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 203a8b297

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3747 ; free virtual = 12221

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bebb6eca

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3747 ; free virtual = 12221

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22a4d19cd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3747 ; free virtual = 12221

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2451ffc92

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3738 ; free virtual = 12216

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2040e1786

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3715 ; free virtual = 12192

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 218b84c85

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3715 ; free virtual = 12192
Phase 3 Detail Placement | Checksum: 218b84c85

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3715 ; free virtual = 12192

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 28f074b45

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.498 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a840fcc9

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3713 ; free virtual = 12190
INFO: [Place 46-33] Processed net neorv32_top_inst/soc_generators.neorv32_sys_reset_inst/rstn_sys, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 23073edc3

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3713 ; free virtual = 12190
Phase 4.1.1.1 BUFG Insertion | Checksum: 28f074b45

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3713 ; free virtual = 12190

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.531. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2593cb9c9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3713 ; free virtual = 12190

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3713 ; free virtual = 12190
Phase 4.1 Post Commit Optimization | Checksum: 2593cb9c9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3713 ; free virtual = 12190

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2593cb9c9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3697 ; free virtual = 12187

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2593cb9c9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3671 ; free virtual = 12165
Phase 4.3 Placer Reporting | Checksum: 2593cb9c9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3669 ; free virtual = 12154

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3669 ; free virtual = 12154

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3669 ; free virtual = 12154
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 28adcf0aa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3665 ; free virtual = 12148
Ending Placer Task | Checksum: 1f830d2f7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3663 ; free virtual = 12146
73 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3661 ; free virtual = 12144
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file neorv32_test_setup_bootloader_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3575 ; free virtual = 12062
INFO: [Vivado 12-24828] Executing command : report_utilization -file neorv32_test_setup_bootloader_utilization_placed.rpt -pb neorv32_test_setup_bootloader_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file neorv32_test_setup_bootloader_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3549 ; free virtual = 12035
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3549 ; free virtual = 12036
Wrote PlaceDB: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3552 ; free virtual = 12042
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3552 ; free virtual = 12042
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3551 ; free virtual = 12042
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3550 ; free virtual = 12041
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3550 ; free virtual = 12042
Write Physdb Complete: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3550 ; free virtual = 12042
INFO: [Common 17-1381] The checkpoint '/home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.runs/impl_1/neorv32_test_setup_bootloader_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3562 ; free virtual = 12049
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.531 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3562 ; free virtual = 12049
Wrote PlaceDB: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3560 ; free virtual = 12052
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3560 ; free virtual = 12052
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3560 ; free virtual = 12052
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3559 ; free virtual = 12051
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3559 ; free virtual = 12052
Write Physdb Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3559 ; free virtual = 12052
INFO: [Common 17-1381] The checkpoint '/home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.runs/impl_1/neorv32_test_setup_bootloader_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cbae2ab7 ConstDB: 0 ShapeSum: 7ab048aa RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: aba52023 | NumContArr: 452f7d60 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2762692bd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3512 ; free virtual = 12005

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2762692bd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3512 ; free virtual = 12005

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2762692bd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3512 ; free virtual = 12005
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 242094263

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3485 ; free virtual = 11978
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.512  | TNS=0.000  | WHS=-0.148 | THS=-23.744|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3342
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3342
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 250fea29f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3477 ; free virtual = 11970

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 250fea29f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2940.000 ; gain = 0.000 ; free physical = 3477 ; free virtual = 11970

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2163b1328

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3092.164 ; gain = 152.164 ; free physical = 3287 ; free virtual = 11781
Phase 4 Initial Routing | Checksum: 2163b1328

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 3092.164 ; gain = 152.164 ; free physical = 3287 ; free virtual = 11781

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 544
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.738  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1ea27d935

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 3092.164 ; gain = 152.164 ; free physical = 3290 ; free virtual = 11785
Phase 5 Rip-up And Reroute | Checksum: 1ea27d935

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 3092.164 ; gain = 152.164 ; free physical = 3290 ; free virtual = 11785

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1deb06a23

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 3092.164 ; gain = 152.164 ; free physical = 3290 ; free virtual = 11785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.834  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 1deb06a23

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 3092.164 ; gain = 152.164 ; free physical = 3290 ; free virtual = 11785

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1deb06a23

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 3092.164 ; gain = 152.164 ; free physical = 3290 ; free virtual = 11785
Phase 6 Delay and Skew Optimization | Checksum: 1deb06a23

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 3092.164 ; gain = 152.164 ; free physical = 3290 ; free virtual = 11785

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.834  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 27e640612

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 3092.164 ; gain = 152.164 ; free physical = 3290 ; free virtual = 11785
Phase 7 Post Hold Fix | Checksum: 27e640612

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 3092.164 ; gain = 152.164 ; free physical = 3290 ; free virtual = 11785

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.92906 %
  Global Horizontal Routing Utilization  = 1.27863 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 27e640612

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 3092.164 ; gain = 152.164 ; free physical = 3290 ; free virtual = 11785

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 27e640612

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 3092.164 ; gain = 152.164 ; free physical = 3289 ; free virtual = 11784

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2e58778c9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 3092.164 ; gain = 152.164 ; free physical = 3289 ; free virtual = 11784

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2e58778c9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 3092.164 ; gain = 152.164 ; free physical = 3289 ; free virtual = 11784

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.834  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2e58778c9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 3092.164 ; gain = 152.164 ; free physical = 3289 ; free virtual = 11784
Total Elapsed time in route_design: 26.21 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 177b2ceea

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 3092.164 ; gain = 152.164 ; free physical = 3289 ; free virtual = 11784
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 177b2ceea

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 3092.164 ; gain = 152.164 ; free physical = 3289 ; free virtual = 11784

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 3092.164 ; gain = 152.164 ; free physical = 3289 ; free virtual = 11784
INFO: [Vivado 12-24828] Executing command : report_drc -file neorv32_test_setup_bootloader_drc_routed.rpt -pb neorv32_test_setup_bootloader_drc_routed.pb -rpx neorv32_test_setup_bootloader_drc_routed.rpx
Command: report_drc -file neorv32_test_setup_bootloader_drc_routed.rpt -pb neorv32_test_setup_bootloader_drc_routed.pb -rpx neorv32_test_setup_bootloader_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.runs/impl_1/neorv32_test_setup_bootloader_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file neorv32_test_setup_bootloader_methodology_drc_routed.rpt -pb neorv32_test_setup_bootloader_methodology_drc_routed.pb -rpx neorv32_test_setup_bootloader_methodology_drc_routed.rpx
Command: report_methodology -file neorv32_test_setup_bootloader_methodology_drc_routed.rpt -pb neorv32_test_setup_bootloader_methodology_drc_routed.pb -rpx neorv32_test_setup_bootloader_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.runs/impl_1/neorv32_test_setup_bootloader_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file neorv32_test_setup_bootloader_timing_summary_routed.rpt -pb neorv32_test_setup_bootloader_timing_summary_routed.pb -rpx neorv32_test_setup_bootloader_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file neorv32_test_setup_bootloader_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file neorv32_test_setup_bootloader_route_status.rpt -pb neorv32_test_setup_bootloader_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file neorv32_test_setup_bootloader_bus_skew_routed.rpt -pb neorv32_test_setup_bootloader_bus_skew_routed.pb -rpx neorv32_test_setup_bootloader_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file neorv32_test_setup_bootloader_power_routed.rpt -pb neorv32_test_setup_bootloader_power_summary_routed.pb -rpx neorv32_test_setup_bootloader_power_routed.rpx
Command: report_power -file neorv32_test_setup_bootloader_power_routed.rpt -pb neorv32_test_setup_bootloader_power_summary_routed.pb -rpx neorv32_test_setup_bootloader_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file neorv32_test_setup_bootloader_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3148.191 ; gain = 0.000 ; free physical = 3287 ; free virtual = 11785
Wrote PlaceDB: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3148.191 ; gain = 0.000 ; free physical = 3282 ; free virtual = 11785
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.191 ; gain = 0.000 ; free physical = 3282 ; free virtual = 11785
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3148.191 ; gain = 0.000 ; free physical = 3282 ; free virtual = 11785
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.191 ; gain = 0.000 ; free physical = 3282 ; free virtual = 11785
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.191 ; gain = 0.000 ; free physical = 3282 ; free virtual = 11786
Write Physdb Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3148.191 ; gain = 0.000 ; free physical = 3282 ; free virtual = 11786
INFO: [Common 17-1381] The checkpoint '/home/vid/Desktop/Projects/Neorv32_no_ram/Neorv32_no_ram.runs/impl_1/neorv32_test_setup_bootloader_routed.dcp' has been generated.
Command: write_bitstream -force neorv32_test_setup_bootloader.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./neorv32_test_setup_bootloader.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
128 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3344.617 ; gain = 196.426 ; free physical = 3138 ; free virtual = 11621
INFO: [Common 17-206] Exiting Vivado at Mon May 26 11:34:50 2025...
