// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dct_dct,hls_ip_2024_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.508000,HLS_SYN_LAT=583,HLS_SYN_TPT=none,HLS_SYN_MEM=3,HLS_SYN_DSP=0,HLS_SYN_FF=1374,HLS_SYN_LUT=1672,HLS_VERSION=2024_2}" *)

module dct (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] input_r_address0;
output   input_r_ce0;
input  [15:0] input_r_q0;
output  [5:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [15:0] output_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] trunc_ln60_fu_470_p1;
reg   [2:0] trunc_ln60_reg_530;
wire    ap_CS_fsm_state3;
reg   [15:0] buf_load_reg_582;
wire    ap_CS_fsm_state4;
reg   [15:0] buf_1_load_reg_587;
reg   [15:0] buf_2_load_reg_592;
reg   [15:0] buf_3_load_reg_597;
reg   [15:0] buf_4_load_reg_602;
reg   [15:0] buf_5_load_reg_607;
reg   [15:0] buf_6_load_reg_612;
reg   [15:0] buf_7_load_reg_617;
wire   [2:0] trunc_ln74_fu_511_p1;
reg   [2:0] trunc_ln74_reg_625;
wire    ap_CS_fsm_state7;
reg   [15:0] col_inbuf_load_reg_670;
wire    ap_CS_fsm_state8;
reg   [15:0] col_inbuf_1_load_reg_675;
reg   [15:0] col_inbuf_2_load_reg_680;
reg   [15:0] col_inbuf_3_load_reg_685;
reg   [15:0] col_inbuf_4_load_reg_690;
reg   [15:0] col_inbuf_5_load_reg_695;
reg   [15:0] col_inbuf_6_load_reg_700;
reg   [15:0] col_inbuf_7_load_reg_705;
reg   [5:0] row_outbuf_address0;
reg    row_outbuf_ce0;
reg    row_outbuf_we0;
wire   [15:0] row_outbuf_q0;
reg   [5:0] col_outbuf_address0;
reg    col_outbuf_ce0;
reg    col_outbuf_we0;
wire   [15:0] col_outbuf_q0;
reg   [2:0] col_inbuf_address0;
reg    col_inbuf_ce0;
reg    col_inbuf_we0;
wire   [15:0] col_inbuf_q0;
reg   [2:0] col_inbuf_1_address0;
reg    col_inbuf_1_ce0;
reg    col_inbuf_1_we0;
wire   [15:0] col_inbuf_1_q0;
reg   [2:0] col_inbuf_2_address0;
reg    col_inbuf_2_ce0;
reg    col_inbuf_2_we0;
wire   [15:0] col_inbuf_2_q0;
reg   [2:0] col_inbuf_3_address0;
reg    col_inbuf_3_ce0;
reg    col_inbuf_3_we0;
wire   [15:0] col_inbuf_3_q0;
reg   [2:0] col_inbuf_4_address0;
reg    col_inbuf_4_ce0;
reg    col_inbuf_4_we0;
wire   [15:0] col_inbuf_4_q0;
reg   [2:0] col_inbuf_5_address0;
reg    col_inbuf_5_ce0;
reg    col_inbuf_5_we0;
wire   [15:0] col_inbuf_5_q0;
reg   [2:0] col_inbuf_6_address0;
reg    col_inbuf_6_ce0;
reg    col_inbuf_6_we0;
wire   [15:0] col_inbuf_6_q0;
reg   [2:0] col_inbuf_7_address0;
reg    col_inbuf_7_ce0;
reg    col_inbuf_7_we0;
wire   [15:0] col_inbuf_7_q0;
reg   [2:0] buf_2d_in_address0;
reg    buf_2d_in_ce0;
reg    buf_2d_in_we0;
wire   [15:0] buf_2d_in_q0;
reg   [2:0] buf_2d_in_8_address0;
reg    buf_2d_in_8_ce0;
reg    buf_2d_in_8_we0;
wire   [15:0] buf_2d_in_8_q0;
reg   [2:0] buf_2d_in_9_address0;
reg    buf_2d_in_9_ce0;
reg    buf_2d_in_9_we0;
wire   [15:0] buf_2d_in_9_q0;
reg   [2:0] buf_2d_in_10_address0;
reg    buf_2d_in_10_ce0;
reg    buf_2d_in_10_we0;
wire   [15:0] buf_2d_in_10_q0;
reg   [2:0] buf_2d_in_11_address0;
reg    buf_2d_in_11_ce0;
reg    buf_2d_in_11_we0;
wire   [15:0] buf_2d_in_11_q0;
reg   [2:0] buf_2d_in_12_address0;
reg    buf_2d_in_12_ce0;
reg    buf_2d_in_12_we0;
wire   [15:0] buf_2d_in_12_q0;
reg   [2:0] buf_2d_in_13_address0;
reg    buf_2d_in_13_ce0;
reg    buf_2d_in_13_we0;
wire   [15:0] buf_2d_in_13_q0;
reg   [2:0] buf_2d_in_14_address0;
reg    buf_2d_in_14_ce0;
reg    buf_2d_in_14_we0;
wire   [15:0] buf_2d_in_14_q0;
reg   [5:0] buf_2d_out_address0;
reg    buf_2d_out_ce0;
reg    buf_2d_out_we0;
wire   [15:0] buf_2d_out_q0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_ap_start;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_ap_done;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_ap_idle;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_ap_ready;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_d0;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_8_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_8_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_8_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_8_d0;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_9_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_9_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_9_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_9_d0;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_10_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_10_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_10_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_10_d0;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_11_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_11_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_11_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_11_d0;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_12_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_12_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_12_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_12_d0;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_13_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_13_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_13_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_13_d0;
wire   [2:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_14_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_14_ce0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_14_we0;
wire   [15:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_14_d0;
wire   [5:0] grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_input_r_address0;
wire    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_input_r_ce0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_ap_start;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_ap_done;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_ap_idle;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_ap_ready;
wire   [2:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_address0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_ce0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_we0;
wire   [15:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_d0;
wire   [2:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_1_address0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_1_ce0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_1_we0;
wire   [15:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_1_d0;
wire   [2:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_2_address0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_2_ce0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_2_we0;
wire   [15:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_2_d0;
wire   [2:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_3_address0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_3_ce0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_3_we0;
wire   [15:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_3_d0;
wire   [2:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_4_address0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_4_ce0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_4_we0;
wire   [15:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_4_d0;
wire   [2:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_5_address0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_5_ce0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_5_we0;
wire   [15:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_5_d0;
wire   [2:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_6_address0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_6_ce0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_6_we0;
wire   [15:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_6_d0;
wire   [2:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_7_address0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_7_ce0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_7_we0;
wire   [15:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_7_d0;
wire   [5:0] grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_row_outbuf_address0;
wire    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_row_outbuf_ce0;
wire    grp_dct_1d_fu_379_ap_start;
wire    grp_dct_1d_fu_379_ap_done;
wire    grp_dct_1d_fu_379_ap_idle;
wire    grp_dct_1d_fu_379_ap_ready;
reg   [15:0] grp_dct_1d_fu_379_src_0_val;
reg   [15:0] grp_dct_1d_fu_379_src_1_val;
reg   [15:0] grp_dct_1d_fu_379_src_2_val;
reg   [15:0] grp_dct_1d_fu_379_src_3_val;
reg   [15:0] grp_dct_1d_fu_379_src_4_val;
reg   [15:0] grp_dct_1d_fu_379_src_5_val;
reg   [15:0] grp_dct_1d_fu_379_src_6_val;
reg   [15:0] grp_dct_1d_fu_379_src_7_val;
wire   [5:0] grp_dct_1d_fu_379_dst_address0;
wire    grp_dct_1d_fu_379_dst_ce0;
wire    grp_dct_1d_fu_379_dst_we0;
wire   [15:0] grp_dct_1d_fu_379_dst_d0;
reg   [2:0] grp_dct_1d_fu_379_dst_offset;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_ap_start;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_ap_done;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_ap_idle;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_ap_ready;
wire   [5:0] grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_col_outbuf_address0;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_col_outbuf_ce0;
wire   [5:0] grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_buf_2d_out_address0;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_buf_2d_out_ce0;
wire    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_buf_2d_out_we0;
wire   [15:0] grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_buf_2d_out_d0;
wire    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_ap_start;
wire    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_ap_done;
wire    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_ap_idle;
wire    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_ap_ready;
wire   [5:0] grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_buf_2d_out_address0;
wire    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_buf_2d_out_ce0;
wire   [5:0] grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_output_r_address0;
wire    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_output_r_ce0;
wire    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_output_r_we0;
wire   [15:0] grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_output_r_d0;
reg    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_ap_start_reg;
wire   [0:0] icmp_ln60_fu_446_p2;
wire    ap_CS_fsm_state6;
reg    grp_dct_1d_fu_379_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state9;
reg    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_ap_start_reg;
wire   [0:0] icmp_ln74_fu_487_p2;
wire    ap_CS_fsm_state10;
reg    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire   [63:0] zext_ln60_fu_458_p1;
wire   [63:0] zext_ln74_fu_499_p1;
reg   [3:0] i_fu_68;
wire   [3:0] add_ln60_fu_452_p2;
reg   [3:0] i_1_fu_148;
wire   [3:0] add_ln74_fu_493_p2;
reg    buf_2d_in_ce0_local;
reg    buf_2d_in_8_ce0_local;
reg    buf_2d_in_9_ce0_local;
reg    buf_2d_in_10_ce0_local;
reg    buf_2d_in_11_ce0_local;
reg    buf_2d_in_12_ce0_local;
reg    buf_2d_in_13_ce0_local;
reg    buf_2d_in_14_ce0_local;
reg    col_inbuf_ce0_local;
reg    col_inbuf_1_ce0_local;
reg    col_inbuf_2_ce0_local;
reg    col_inbuf_3_ce0_local;
reg    col_inbuf_4_ce0_local;
reg    col_inbuf_5_ce0_local;
reg    col_inbuf_6_ce0_local;
reg    col_inbuf_7_ce0_local;
reg   [11:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
#0 grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_ap_start_reg = 1'b0;
#0 grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_ap_start_reg = 1'b0;
#0 grp_dct_1d_fu_379_ap_start_reg = 1'b0;
#0 grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_ap_start_reg = 1'b0;
#0 grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_ap_start_reg = 1'b0;
#0 i_fu_68 = 4'd0;
#0 i_1_fu_148 = 4'd0;
end

dct_row_outbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
row_outbuf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(row_outbuf_address0),
    .ce0(row_outbuf_ce0),
    .we0(row_outbuf_we0),
    .d0(grp_dct_1d_fu_379_dst_d0),
    .q0(row_outbuf_q0)
);

dct_row_outbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
col_outbuf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(col_outbuf_address0),
    .ce0(col_outbuf_ce0),
    .we0(col_outbuf_we0),
    .d0(grp_dct_1d_fu_379_dst_d0),
    .q0(col_outbuf_q0)
);

dct_col_inbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
col_inbuf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(col_inbuf_address0),
    .ce0(col_inbuf_ce0),
    .we0(col_inbuf_we0),
    .d0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_d0),
    .q0(col_inbuf_q0)
);

dct_col_inbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
col_inbuf_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(col_inbuf_1_address0),
    .ce0(col_inbuf_1_ce0),
    .we0(col_inbuf_1_we0),
    .d0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_1_d0),
    .q0(col_inbuf_1_q0)
);

dct_col_inbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
col_inbuf_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(col_inbuf_2_address0),
    .ce0(col_inbuf_2_ce0),
    .we0(col_inbuf_2_we0),
    .d0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_2_d0),
    .q0(col_inbuf_2_q0)
);

dct_col_inbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
col_inbuf_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(col_inbuf_3_address0),
    .ce0(col_inbuf_3_ce0),
    .we0(col_inbuf_3_we0),
    .d0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_3_d0),
    .q0(col_inbuf_3_q0)
);

dct_col_inbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
col_inbuf_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(col_inbuf_4_address0),
    .ce0(col_inbuf_4_ce0),
    .we0(col_inbuf_4_we0),
    .d0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_4_d0),
    .q0(col_inbuf_4_q0)
);

dct_col_inbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
col_inbuf_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(col_inbuf_5_address0),
    .ce0(col_inbuf_5_ce0),
    .we0(col_inbuf_5_we0),
    .d0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_5_d0),
    .q0(col_inbuf_5_q0)
);

dct_col_inbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
col_inbuf_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(col_inbuf_6_address0),
    .ce0(col_inbuf_6_ce0),
    .we0(col_inbuf_6_we0),
    .d0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_6_d0),
    .q0(col_inbuf_6_q0)
);

dct_col_inbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
col_inbuf_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(col_inbuf_7_address0),
    .ce0(col_inbuf_7_ce0),
    .we0(col_inbuf_7_we0),
    .d0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_7_d0),
    .q0(col_inbuf_7_q0)
);

dct_col_inbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2d_in_address0),
    .ce0(buf_2d_in_ce0),
    .we0(buf_2d_in_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_d0),
    .q0(buf_2d_in_q0)
);

dct_col_inbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2d_in_8_address0),
    .ce0(buf_2d_in_8_ce0),
    .we0(buf_2d_in_8_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_8_d0),
    .q0(buf_2d_in_8_q0)
);

dct_col_inbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2d_in_9_address0),
    .ce0(buf_2d_in_9_ce0),
    .we0(buf_2d_in_9_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_9_d0),
    .q0(buf_2d_in_9_q0)
);

dct_col_inbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2d_in_10_address0),
    .ce0(buf_2d_in_10_ce0),
    .we0(buf_2d_in_10_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_10_d0),
    .q0(buf_2d_in_10_q0)
);

dct_col_inbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2d_in_11_address0),
    .ce0(buf_2d_in_11_ce0),
    .we0(buf_2d_in_11_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_11_d0),
    .q0(buf_2d_in_11_q0)
);

dct_col_inbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2d_in_12_address0),
    .ce0(buf_2d_in_12_ce0),
    .we0(buf_2d_in_12_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_12_d0),
    .q0(buf_2d_in_12_q0)
);

dct_col_inbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2d_in_13_address0),
    .ce0(buf_2d_in_13_ce0),
    .we0(buf_2d_in_13_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_13_d0),
    .q0(buf_2d_in_13_q0)
);

dct_col_inbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buf_2d_in_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2d_in_14_address0),
    .ce0(buf_2d_in_14_ce0),
    .we0(buf_2d_in_14_we0),
    .d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_14_d0),
    .q0(buf_2d_in_14_q0)
);

dct_row_outbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
buf_2d_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2d_out_address0),
    .ce0(buf_2d_out_ce0),
    .we0(buf_2d_out_we0),
    .d0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_buf_2d_out_d0),
    .q0(buf_2d_out_q0)
);

dct_dct_Pipeline_RD_Loop_Row_RD_Loop_Col grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_ap_start),
    .ap_done(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_ap_done),
    .ap_idle(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_ap_idle),
    .ap_ready(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_ap_ready),
    .buf_2d_in_address0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_address0),
    .buf_2d_in_ce0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_ce0),
    .buf_2d_in_we0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_we0),
    .buf_2d_in_d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_d0),
    .buf_2d_in_8_address0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_8_address0),
    .buf_2d_in_8_ce0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_8_ce0),
    .buf_2d_in_8_we0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_8_we0),
    .buf_2d_in_8_d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_8_d0),
    .buf_2d_in_9_address0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_9_address0),
    .buf_2d_in_9_ce0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_9_ce0),
    .buf_2d_in_9_we0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_9_we0),
    .buf_2d_in_9_d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_9_d0),
    .buf_2d_in_10_address0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_10_address0),
    .buf_2d_in_10_ce0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_10_ce0),
    .buf_2d_in_10_we0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_10_we0),
    .buf_2d_in_10_d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_10_d0),
    .buf_2d_in_11_address0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_11_address0),
    .buf_2d_in_11_ce0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_11_ce0),
    .buf_2d_in_11_we0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_11_we0),
    .buf_2d_in_11_d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_11_d0),
    .buf_2d_in_12_address0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_12_address0),
    .buf_2d_in_12_ce0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_12_ce0),
    .buf_2d_in_12_we0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_12_we0),
    .buf_2d_in_12_d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_12_d0),
    .buf_2d_in_13_address0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_13_address0),
    .buf_2d_in_13_ce0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_13_ce0),
    .buf_2d_in_13_we0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_13_we0),
    .buf_2d_in_13_d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_13_d0),
    .buf_2d_in_14_address0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_14_address0),
    .buf_2d_in_14_ce0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_14_ce0),
    .buf_2d_in_14_we0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_14_we0),
    .buf_2d_in_14_d0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_14_d0),
    .input_r_address0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_input_r_address0),
    .input_r_ce0(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_input_r_ce0),
    .input_r_q0(input_r_q0)
);

dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_ap_start),
    .ap_done(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_ap_done),
    .ap_idle(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_ap_idle),
    .ap_ready(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_ap_ready),
    .col_inbuf_address0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_address0),
    .col_inbuf_ce0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_ce0),
    .col_inbuf_we0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_we0),
    .col_inbuf_d0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_d0),
    .col_inbuf_1_address0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_1_address0),
    .col_inbuf_1_ce0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_1_ce0),
    .col_inbuf_1_we0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_1_we0),
    .col_inbuf_1_d0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_1_d0),
    .col_inbuf_2_address0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_2_address0),
    .col_inbuf_2_ce0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_2_ce0),
    .col_inbuf_2_we0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_2_we0),
    .col_inbuf_2_d0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_2_d0),
    .col_inbuf_3_address0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_3_address0),
    .col_inbuf_3_ce0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_3_ce0),
    .col_inbuf_3_we0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_3_we0),
    .col_inbuf_3_d0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_3_d0),
    .col_inbuf_4_address0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_4_address0),
    .col_inbuf_4_ce0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_4_ce0),
    .col_inbuf_4_we0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_4_we0),
    .col_inbuf_4_d0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_4_d0),
    .col_inbuf_5_address0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_5_address0),
    .col_inbuf_5_ce0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_5_ce0),
    .col_inbuf_5_we0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_5_we0),
    .col_inbuf_5_d0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_5_d0),
    .col_inbuf_6_address0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_6_address0),
    .col_inbuf_6_ce0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_6_ce0),
    .col_inbuf_6_we0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_6_we0),
    .col_inbuf_6_d0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_6_d0),
    .col_inbuf_7_address0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_7_address0),
    .col_inbuf_7_ce0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_7_ce0),
    .col_inbuf_7_we0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_7_we0),
    .col_inbuf_7_d0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_7_d0),
    .row_outbuf_address0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_row_outbuf_address0),
    .row_outbuf_ce0(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_row_outbuf_ce0),
    .row_outbuf_q0(row_outbuf_q0)
);

dct_dct_1d grp_dct_1d_fu_379(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dct_1d_fu_379_ap_start),
    .ap_done(grp_dct_1d_fu_379_ap_done),
    .ap_idle(grp_dct_1d_fu_379_ap_idle),
    .ap_ready(grp_dct_1d_fu_379_ap_ready),
    .src_0_val(grp_dct_1d_fu_379_src_0_val),
    .src_1_val(grp_dct_1d_fu_379_src_1_val),
    .src_2_val(grp_dct_1d_fu_379_src_2_val),
    .src_3_val(grp_dct_1d_fu_379_src_3_val),
    .src_4_val(grp_dct_1d_fu_379_src_4_val),
    .src_5_val(grp_dct_1d_fu_379_src_5_val),
    .src_6_val(grp_dct_1d_fu_379_src_6_val),
    .src_7_val(grp_dct_1d_fu_379_src_7_val),
    .dst_address0(grp_dct_1d_fu_379_dst_address0),
    .dst_ce0(grp_dct_1d_fu_379_dst_ce0),
    .dst_we0(grp_dct_1d_fu_379_dst_we0),
    .dst_d0(grp_dct_1d_fu_379_dst_d0),
    .dst_offset(grp_dct_1d_fu_379_dst_offset)
);

dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_ap_start),
    .ap_done(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_ap_done),
    .ap_idle(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_ap_idle),
    .ap_ready(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_ap_ready),
    .col_outbuf_address0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_col_outbuf_address0),
    .col_outbuf_ce0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_col_outbuf_ce0),
    .col_outbuf_q0(col_outbuf_q0),
    .buf_2d_out_address0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_buf_2d_out_address0),
    .buf_2d_out_ce0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_buf_2d_out_ce0),
    .buf_2d_out_we0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_buf_2d_out_we0),
    .buf_2d_out_d0(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_buf_2d_out_d0)
);

dct_dct_Pipeline_WR_Loop_Row_WR_Loop_Col grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_ap_start),
    .ap_done(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_ap_done),
    .ap_idle(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_ap_idle),
    .ap_ready(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_ap_ready),
    .buf_2d_out_address0(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_buf_2d_out_address0),
    .buf_2d_out_ce0(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_buf_2d_out_ce0),
    .buf_2d_out_q0(buf_2d_out_q0),
    .output_r_address0(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_output_r_address0),
    .output_r_ce0(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_output_r_ce0),
    .output_r_we0(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_output_r_we0),
    .output_r_d0(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_output_r_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dct_1d_fu_379_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state8))) begin
            grp_dct_1d_fu_379_ap_start_reg <= 1'b1;
        end else if ((grp_dct_1d_fu_379_ap_ready == 1'b1)) begin
            grp_dct_1d_fu_379_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_ap_start_reg <= 1'b1;
        end else if ((grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_ap_ready == 1'b1)) begin
            grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_ap_start_reg <= 1'b1;
        end else if ((grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_ap_ready == 1'b1)) begin
            grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln74_fu_487_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_ap_start_reg <= 1'b1;
        end else if ((grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_ap_ready == 1'b1)) begin
            grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln60_fu_446_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_ap_start_reg <= 1'b1;
        end else if ((grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_ap_ready == 1'b1)) begin
            grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln60_fu_446_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_1_fu_148 <= 4'd0;
    end else if (((icmp_ln74_fu_487_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        i_1_fu_148 <= add_ln74_fu_493_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_68 <= 4'd0;
    end else if (((icmp_ln60_fu_446_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_fu_68 <= add_ln60_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buf_1_load_reg_587 <= buf_2d_in_8_q0;
        buf_2_load_reg_592 <= buf_2d_in_9_q0;
        buf_3_load_reg_597 <= buf_2d_in_10_q0;
        buf_4_load_reg_602 <= buf_2d_in_11_q0;
        buf_5_load_reg_607 <= buf_2d_in_12_q0;
        buf_6_load_reg_612 <= buf_2d_in_13_q0;
        buf_7_load_reg_617 <= buf_2d_in_14_q0;
        buf_load_reg_582 <= buf_2d_in_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        col_inbuf_1_load_reg_675 <= col_inbuf_1_q0;
        col_inbuf_2_load_reg_680 <= col_inbuf_2_q0;
        col_inbuf_3_load_reg_685 <= col_inbuf_3_q0;
        col_inbuf_4_load_reg_690 <= col_inbuf_4_q0;
        col_inbuf_5_load_reg_695 <= col_inbuf_5_q0;
        col_inbuf_6_load_reg_700 <= col_inbuf_6_q0;
        col_inbuf_7_load_reg_705 <= col_inbuf_7_q0;
        col_inbuf_load_reg_670 <= col_inbuf_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        trunc_ln60_reg_530 <= trunc_ln60_fu_470_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        trunc_ln74_reg_625 <= trunc_ln74_fu_511_p1;
    end
end

always @ (*) begin
    if ((grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_dct_1d_fu_379_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_dct_1d_fu_379_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_10_address0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_10_address0;
    end else begin
        buf_2d_in_10_address0 = zext_ln60_fu_458_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_10_ce0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_10_ce0;
    end else begin
        buf_2d_in_10_ce0 = buf_2d_in_10_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_2d_in_10_ce0_local = 1'b1;
    end else begin
        buf_2d_in_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_10_we0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_10_we0;
    end else begin
        buf_2d_in_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_11_address0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_11_address0;
    end else begin
        buf_2d_in_11_address0 = zext_ln60_fu_458_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_11_ce0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_11_ce0;
    end else begin
        buf_2d_in_11_ce0 = buf_2d_in_11_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_2d_in_11_ce0_local = 1'b1;
    end else begin
        buf_2d_in_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_11_we0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_11_we0;
    end else begin
        buf_2d_in_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_12_address0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_12_address0;
    end else begin
        buf_2d_in_12_address0 = zext_ln60_fu_458_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_12_ce0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_12_ce0;
    end else begin
        buf_2d_in_12_ce0 = buf_2d_in_12_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_2d_in_12_ce0_local = 1'b1;
    end else begin
        buf_2d_in_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_12_we0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_12_we0;
    end else begin
        buf_2d_in_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_13_address0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_13_address0;
    end else begin
        buf_2d_in_13_address0 = zext_ln60_fu_458_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_13_ce0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_13_ce0;
    end else begin
        buf_2d_in_13_ce0 = buf_2d_in_13_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_2d_in_13_ce0_local = 1'b1;
    end else begin
        buf_2d_in_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_13_we0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_13_we0;
    end else begin
        buf_2d_in_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_14_address0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_14_address0;
    end else begin
        buf_2d_in_14_address0 = zext_ln60_fu_458_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_14_ce0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_14_ce0;
    end else begin
        buf_2d_in_14_ce0 = buf_2d_in_14_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_2d_in_14_ce0_local = 1'b1;
    end else begin
        buf_2d_in_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_14_we0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_14_we0;
    end else begin
        buf_2d_in_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_8_address0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_8_address0;
    end else begin
        buf_2d_in_8_address0 = zext_ln60_fu_458_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_8_ce0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_8_ce0;
    end else begin
        buf_2d_in_8_ce0 = buf_2d_in_8_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_2d_in_8_ce0_local = 1'b1;
    end else begin
        buf_2d_in_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_8_we0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_8_we0;
    end else begin
        buf_2d_in_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_9_address0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_9_address0;
    end else begin
        buf_2d_in_9_address0 = zext_ln60_fu_458_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_9_ce0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_9_ce0;
    end else begin
        buf_2d_in_9_ce0 = buf_2d_in_9_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_2d_in_9_ce0_local = 1'b1;
    end else begin
        buf_2d_in_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_9_we0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_9_we0;
    end else begin
        buf_2d_in_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_address0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_address0;
    end else begin
        buf_2d_in_address0 = zext_ln60_fu_458_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_ce0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_ce0;
    end else begin
        buf_2d_in_ce0 = buf_2d_in_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_2d_in_ce0_local = 1'b1;
    end else begin
        buf_2d_in_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_2d_in_we0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_buf_2d_in_we0;
    end else begin
        buf_2d_in_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_2d_out_address0 = grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_buf_2d_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_2d_out_address0 = grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_buf_2d_out_address0;
    end else begin
        buf_2d_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buf_2d_out_ce0 = grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_buf_2d_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_2d_out_ce0 = grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_buf_2d_out_ce0;
    end else begin
        buf_2d_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_2d_out_we0 = grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_buf_2d_out_we0;
    end else begin
        buf_2d_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_1_address0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_1_address0;
    end else begin
        col_inbuf_1_address0 = zext_ln74_fu_499_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_1_ce0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_1_ce0;
    end else begin
        col_inbuf_1_ce0 = col_inbuf_1_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        col_inbuf_1_ce0_local = 1'b1;
    end else begin
        col_inbuf_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_1_we0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_1_we0;
    end else begin
        col_inbuf_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_2_address0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_2_address0;
    end else begin
        col_inbuf_2_address0 = zext_ln74_fu_499_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_2_ce0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_2_ce0;
    end else begin
        col_inbuf_2_ce0 = col_inbuf_2_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        col_inbuf_2_ce0_local = 1'b1;
    end else begin
        col_inbuf_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_2_we0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_2_we0;
    end else begin
        col_inbuf_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_3_address0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_3_address0;
    end else begin
        col_inbuf_3_address0 = zext_ln74_fu_499_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_3_ce0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_3_ce0;
    end else begin
        col_inbuf_3_ce0 = col_inbuf_3_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        col_inbuf_3_ce0_local = 1'b1;
    end else begin
        col_inbuf_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_3_we0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_3_we0;
    end else begin
        col_inbuf_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_4_address0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_4_address0;
    end else begin
        col_inbuf_4_address0 = zext_ln74_fu_499_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_4_ce0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_4_ce0;
    end else begin
        col_inbuf_4_ce0 = col_inbuf_4_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        col_inbuf_4_ce0_local = 1'b1;
    end else begin
        col_inbuf_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_4_we0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_4_we0;
    end else begin
        col_inbuf_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_5_address0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_5_address0;
    end else begin
        col_inbuf_5_address0 = zext_ln74_fu_499_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_5_ce0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_5_ce0;
    end else begin
        col_inbuf_5_ce0 = col_inbuf_5_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        col_inbuf_5_ce0_local = 1'b1;
    end else begin
        col_inbuf_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_5_we0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_5_we0;
    end else begin
        col_inbuf_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_6_address0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_6_address0;
    end else begin
        col_inbuf_6_address0 = zext_ln74_fu_499_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_6_ce0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_6_ce0;
    end else begin
        col_inbuf_6_ce0 = col_inbuf_6_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        col_inbuf_6_ce0_local = 1'b1;
    end else begin
        col_inbuf_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_6_we0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_6_we0;
    end else begin
        col_inbuf_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_7_address0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_7_address0;
    end else begin
        col_inbuf_7_address0 = zext_ln74_fu_499_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_7_ce0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_7_ce0;
    end else begin
        col_inbuf_7_ce0 = col_inbuf_7_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        col_inbuf_7_ce0_local = 1'b1;
    end else begin
        col_inbuf_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_7_we0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_7_we0;
    end else begin
        col_inbuf_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_address0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_address0;
    end else begin
        col_inbuf_address0 = zext_ln74_fu_499_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_ce0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_ce0;
    end else begin
        col_inbuf_ce0 = col_inbuf_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        col_inbuf_ce0_local = 1'b1;
    end else begin
        col_inbuf_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_we0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_col_inbuf_we0;
    end else begin
        col_inbuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        col_outbuf_address0 = grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_col_outbuf_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        col_outbuf_address0 = grp_dct_1d_fu_379_dst_address0;
    end else begin
        col_outbuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        col_outbuf_ce0 = grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_col_outbuf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        col_outbuf_ce0 = grp_dct_1d_fu_379_dst_ce0;
    end else begin
        col_outbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        col_outbuf_we0 = grp_dct_1d_fu_379_dst_we0;
    end else begin
        col_outbuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_dct_1d_fu_379_dst_offset = trunc_ln74_reg_625;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_dct_1d_fu_379_dst_offset = trunc_ln60_reg_530;
    end else begin
        grp_dct_1d_fu_379_dst_offset = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_dct_1d_fu_379_src_0_val = col_inbuf_load_reg_670;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_dct_1d_fu_379_src_0_val = buf_load_reg_582;
    end else begin
        grp_dct_1d_fu_379_src_0_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_dct_1d_fu_379_src_1_val = col_inbuf_1_load_reg_675;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_dct_1d_fu_379_src_1_val = buf_1_load_reg_587;
    end else begin
        grp_dct_1d_fu_379_src_1_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_dct_1d_fu_379_src_2_val = col_inbuf_2_load_reg_680;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_dct_1d_fu_379_src_2_val = buf_2_load_reg_592;
    end else begin
        grp_dct_1d_fu_379_src_2_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_dct_1d_fu_379_src_3_val = col_inbuf_3_load_reg_685;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_dct_1d_fu_379_src_3_val = buf_3_load_reg_597;
    end else begin
        grp_dct_1d_fu_379_src_3_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_dct_1d_fu_379_src_4_val = col_inbuf_4_load_reg_690;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_dct_1d_fu_379_src_4_val = buf_4_load_reg_602;
    end else begin
        grp_dct_1d_fu_379_src_4_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_dct_1d_fu_379_src_5_val = col_inbuf_5_load_reg_695;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_dct_1d_fu_379_src_5_val = buf_5_load_reg_607;
    end else begin
        grp_dct_1d_fu_379_src_5_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_dct_1d_fu_379_src_6_val = col_inbuf_6_load_reg_700;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_dct_1d_fu_379_src_6_val = buf_6_load_reg_612;
    end else begin
        grp_dct_1d_fu_379_src_6_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_dct_1d_fu_379_src_7_val = col_inbuf_7_load_reg_705;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_dct_1d_fu_379_src_7_val = buf_7_load_reg_617;
    end else begin
        grp_dct_1d_fu_379_src_7_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        row_outbuf_address0 = grp_dct_1d_fu_379_dst_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        row_outbuf_address0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_row_outbuf_address0;
    end else begin
        row_outbuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        row_outbuf_ce0 = grp_dct_1d_fu_379_dst_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        row_outbuf_ce0 = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_row_outbuf_ce0;
    end else begin
        row_outbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        row_outbuf_we0 = grp_dct_1d_fu_379_dst_we0;
    end else begin
        row_outbuf_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln60_fu_446_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_dct_1d_fu_379_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln74_fu_487_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_dct_1d_fu_379_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln60_fu_452_p2 = (i_fu_68 + 4'd1);

assign add_ln74_fu_493_p2 = (i_1_fu_148 + 4'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign grp_dct_1d_fu_379_ap_start = grp_dct_1d_fu_379_ap_start_reg;

assign grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_ap_start = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_ap_start_reg;

assign grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_ap_start = grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_ap_start_reg;

assign grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_ap_start = grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_ap_start_reg;

assign grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_ap_start = grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_ap_start_reg;

assign icmp_ln60_fu_446_p2 = ((i_fu_68 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln74_fu_487_p2 = ((i_1_fu_148 == 4'd8) ? 1'b1 : 1'b0);

assign input_r_address0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_input_r_address0;

assign input_r_ce0 = grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_input_r_ce0;

assign output_r_address0 = grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_output_r_address0;

assign output_r_ce0 = grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_output_r_ce0;

assign output_r_d0 = grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_output_r_d0;

assign output_r_we0 = grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_output_r_we0;

assign trunc_ln60_fu_470_p1 = i_fu_68[2:0];

assign trunc_ln74_fu_511_p1 = i_1_fu_148[2:0];

assign zext_ln60_fu_458_p1 = i_fu_68;

assign zext_ln74_fu_499_p1 = i_1_fu_148;

endmodule //dct
