$date
	Sat Aug 17 18:08:31 2024
$end
$version
	QuestaSim Version 10.7c
$end
$timescale
	1us
$end

$scope module MEM_top $end
$var reg 1 ! clk $end

$scope module memory_inst $end
$var wire 1 " Data_in [31] $end
$var wire 1 # Data_in [30] $end
$var wire 1 $ Data_in [29] $end
$var wire 1 % Data_in [28] $end
$var wire 1 & Data_in [27] $end
$var wire 1 ' Data_in [26] $end
$var wire 1 ( Data_in [25] $end
$var wire 1 ) Data_in [24] $end
$var wire 1 * Data_in [23] $end
$var wire 1 + Data_in [22] $end
$var wire 1 , Data_in [21] $end
$var wire 1 - Data_in [20] $end
$var wire 1 . Data_in [19] $end
$var wire 1 / Data_in [18] $end
$var wire 1 0 Data_in [17] $end
$var wire 1 1 Data_in [16] $end
$var wire 1 2 Data_in [15] $end
$var wire 1 3 Data_in [14] $end
$var wire 1 4 Data_in [13] $end
$var wire 1 5 Data_in [12] $end
$var wire 1 6 Data_in [11] $end
$var wire 1 7 Data_in [10] $end
$var wire 1 8 Data_in [9] $end
$var wire 1 9 Data_in [8] $end
$var wire 1 : Data_in [7] $end
$var wire 1 ; Data_in [6] $end
$var wire 1 < Data_in [5] $end
$var wire 1 = Data_in [4] $end
$var wire 1 > Data_in [3] $end
$var wire 1 ? Data_in [2] $end
$var wire 1 @ Data_in [1] $end
$var wire 1 A Data_in [0] $end
$var wire 1 B Address [3] $end
$var wire 1 C Address [2] $end
$var wire 1 D Address [1] $end
$var wire 1 E Address [0] $end
$var wire 1 F EN $end
$var wire 1 G CLK $end
$var wire 1 H RST $end
$var wire 1 I W_R $end
$var reg 32 J Data_out [31:0] $end
$var reg 1 K valid_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 J
1K
0G
1A
0@
0?
1>
1=
1<
0;
1:
09
18
17
06
05
14
03
02
01
10
0/
1.
0-
0,
1+
0*
1)
1(
0'
1&
0%
0$
1#
1"
0E
0D
0C
1B
0F
1H
1I
$end
#5
1!
1G
