$date
	Sat Oct 22 23:25:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#62120
b111 !
1"
#62122
b111 &
b111 %
1$
#62123
0"
#62126
b10110 &
b10110 %
#62130
b1011 &
b1011 %
#62134
b100010 &
b100010 %
#62138
b10001 &
b10001 %
#62142
b110100 &
b110100 %
#62146
b11010 &
b11010 %
#62150
b1101 &
b1101 %
#62154
b101000 &
b101000 %
#62158
b10100 &
b10100 %
#62162
b1010 &
b1010 %
#62166
b101 &
b101 %
#62170
b10000 &
b10000 %
#62174
b1000 &
b1000 %
#62178
b100 &
b100 %
#62182
b10 &
b10 %
#62186
b1 &
b1 %
1#
#62190
b0 &
0#
b0 %
0$
#1055870
b10000 &
b10000 %
1$
b10000 !
1"
#1055871
0"
#1055874
b1000 &
b1000 %
#1055878
b100 &
b100 %
#1055882
b10 &
b10 %
#1055886
b1 &
1#
b1 %
#1055890
b0 &
b0 %
0#
0$
#2077333
b10010 !
1"
#2077334
b10010 &
b10010 %
1$
#2077335
0"
#2077338
b1001 &
b1001 %
#2077342
b11100 &
b11100 %
#2077346
b1110 &
b1110 %
#2077350
b111 &
b111 %
#2077354
b10110 &
b10110 %
#2077358
b1011 &
b1011 %
#2077362
b100010 &
b100010 %
#2077366
b10001 &
b10001 %
#2077370
b110100 &
b110100 %
#2077374
b11010 &
b11010 %
#2077378
b1101 &
b1101 %
#2077382
b101000 &
b101000 %
#2077386
b10100 &
b10100 %
#2077390
b1010 &
b1010 %
#2077394
b101 &
b101 %
#2077398
b10000 &
b10000 %
#2077402
b1000 &
b1000 %
#2077406
b100 &
b100 %
#2077410
b10 &
b10 %
#2077414
b1 &
1#
b1 %
#2077418
b0 &
b0 %
0#
0$
#4500012
