library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity Fase1 is
	generic(numBits : positive := 8);
		port(CLOCK_50 : in  std_logic; 
			  KEY      : in  std_logic_vector(3 downto 0);
			  SW       : in  std_logic_vector(17 downto 0);
			  LEDG     : out std_logic_vector(0 downto 0);
			  HEX0     : out std_logic_vector(6 downto 0);
		     HEX1     : out std_logic_vector(6 downto 0);
		     HEX2     : out std_logic_vector(6 downto 0));
end Fase1;