{"vcs1":{"timestamp_begin":1711540012.201692812, "rt":0.43, "ut":0.12, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711540011.695011990}
{"VCS_COMP_START_TIME": 1711540011.695011990}
{"VCS_COMP_END_TIME": 1711540012.690645602}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_pp tb.sv Bicubic.v +define+RTL -R -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 310200}}
