/**
 * @file si5351.hpp
 *
 *  Created on: Feb 27, 2021
 *      Author: takemasa
 */

#ifndef THIRDPARTY_SI5351_HPP_
#define THIRDPARTY_SI5351_HPP_

#include <murasaki_defs.hpp>
#include <i2cmasterstrategy.hpp>
namespace murasaki {

/**
 * @ingroup MURASAKI_DEFINITION_GROUP
 * @brief Status of the Si5351
 * @details
 * These enums are dedicated to the @ref Si5351 class.
 *
 */
enum Si5351Status
{
    ks5351Ok, /**< OK */
    ks5351SeekFailure, /**< Failure on the PLL setup seek */
    ks5351Ng /**< NG */
};

/**
 * @ingroup MURASAKI_DEFINITION_GROUP
 * @brief PLL ID
 * @details
 * These enums are dedicated to the @ref Si5351 class.
 *
 */
enum Si5351Pll
{
    ks5351PllA = 0, /**< PLLA */
    ks5351PllB /**< PLLB */
};

/**
 * @ingroup MURASAKI_DEFINITION_GROUP
 * @brief Output pin, source clock configuration.
 * @details
 * Applied to the CLK_SRC field of the Register 17 to 23 of Si5351.
 */
enum Si5351OutputSource
{
    ks5351osXtal = 0,       ///< Select the XTAL as the clock source for CLK.
    ks5351osClkin,          ///< Select the CLKIN as the clock source for CLK.
    ks5351osMultiSynth1,    ///< Select the Multisynth1 as the clock source for CLK.
    ks5351osNativeDivider   ///< Select the native Multisynth divider as clock source.
};

/**
 * @ingroup MURASAKI_DEFINITION_GROUP
 * @brief Output dirver current configuration.
 * @details
 * Applied to the CLK_IDRV field of the Register 17 to 23 of Si5351.
 */
enum Si5351OutputDrive
{
    ks5351od2mA = 0,
    ks5351od4mA,
    ks5351od6mA,
    ks5351od8mA
};

/**
 * @ingroup MURASAKI_DEFINITION_GROUP
 * @brief Correction of the clock control
 * @details
 * Applied to the Register 17 to 23 of Si5351.
 */
union Si5351ClockControl {
    uint8_t value;  ///< Aggregated value. This value represents the value in the CLK Control register.
    struct {
        murasaki::Si5351OutputDrive clk_idrv :2;  ///< CLK_IDRV field. ks5351od2mA ... ks5351od8mA
        murasaki::Si5351OutputSource clk_src :2;  ///< CLK1_SRC field. Use ks5351osNativeDivider for normal clock generating.
        bool clk_inv :1;                        ///< CLK_INV field. Set true to inverse.
        murasaki::Si5351Pll ms_src :1;          ///< MS_SRC field. ks5351PllA or ks5351PllB
        bool ms_int :1;                         ///< MS_INT field. Set true to integer mode.
        bool clk_pdn :1;                        ///< CLK_PDN field. Set true to power down.
    } fields;
};

class TestSi5351;

/**
 * @ingroup MURASAKI_THIRDPARTY_GROUP
 * @brief Si5351 driver class.
 * @details
 * A driver class for the Si5351A device.
 *
 * While certain member function can support 8ch product, this class is dedicated to the 10pin
 * variant of the Si5351. Thus, only 3ch output are supported.
 *
 * For the almost cases, only the following two steps are required to set the frequency and get output.
 * @code
 *     GetClockConfig();
 *     SetFrequency();
 * @endcode
 *
 * The GetClockCConfig() is needed to set the output driver power (mA) and other settings.
 *
 * In the case of the quadrature output, following 3 steps are needed.
 * @code
 *     GetClockConfig();
 *     GetClockConfig();
 *     SetQuadratureFrequency();
 * @endcode
 *
 * The GetClockConfig() have to be called twice to initialize the I and Q output.
 */
class Si5351 {
    friend TestSi5351;
    friend bool TestSi5351(int freq_step);

 public:
    /**
     * @brief Initialize an PLL control object.
     *
     * @param controller Pointer to the I2C master.
     * @param addrs 7bits address of the I2C devices. Right aligned. Must be 0x60 or 0x61.
     * @param xtal_freq Frequency of the Xtal oscillator [Hz]
     * @details
     * Initialize a PLL control object. The controller is the pointer to the I2C master controller.
     * This object communicates with the PLL device through that controller.
     *
     * Followings are the reference documents :
     * @li <a href="https://www.silabs.com/documents/public/data-sheets/Si5351-B.pdf">Si5351A/B/C-B I2C-PROGRAMMABLE ANY-FREQUENCY CMOS CLOCKGENERATOR + VCXO</a>
     * @li <a href="https://www.silabs.com/documents/public/application-notes/AN619.pdf">AN619 Manually Generating an Si5351 Register Map for 10-MSOP and 20-QFN Devices</a>.
     */
    Si5351(murasaki::I2cMasterStrategy *controller, unsigned int addrs, uint32_t xtal_freq);

    /**
     * @brief Destructor. Do nothing actually.
     *
     */
    virtual ~Si5351();

    /**
     * @brief Check whether PLL is initializing or not.
     * @return true : PLL is still under initializing. false : PLL initialization is done.
     */
    bool IsInitializing();

    /**
     * @brief Check whether specified PLL is locked or not.
     * @param pll Specify which PLL A or B have to be checked.
     * @return true : PLL lost the lock. false : PLL is locked.
     */
    bool IsLossOfLock(murasaki::Si5351Pll pll);

    /**
     * @brief Check whether Clock in is lost.
     * @return true : Clock in signal is lost. false : clock in signal is alive.
     */
    bool IsLossOfClkin();

    /**
     * @brief Check whether XTAL is lost.
     * @return true : XTAL signal is lost. false : XTAL signal is alive.
     */
    bool IsLossOfXtal();

    /**
     * @brief Control the Output Enable state of the specific output channel
     *
     * @param ch Output channel. 0..2
     * @param enable true : enable, false : disable.
     * @details
     * Control the OE bit of the register 3 of the Si5351.
     *
     * When the enable parameter is true, the bit[ch] of the register 3 is set to "0".
     * By specification, "0" means enable. See AN619.
     */
    void EnableOutput(unsigned int ch, bool enable = true);
    /**
     * @brief Reset PLL.
     * @param pll ks5351PllA for PLL A, ks5351PllB for PLL B.
     */

    void ResetPLL(murasaki::Si5351Pll pll);

    /**
     * @brief Set the phase offset. The LSB is quarter cycle of PLL VCO frequency.
     * @param ch 0 to 2
     * @param offset 0 to 127
     * @details
     * When the post PLL divider is N, setting N to the offset parameter makes pi/2 delay on the output.
     *
     */

    void SetPhaseOffset(unsigned int ch, uint8_t offset);

    /**
     * @brief Configure the output pin of the Si5351
     *
     * @param channel 0 to 2. This channel is physical output port
     * @param clockConfig Value of the clock clock output control.
     * @details
     * In the case of "Phase delay" by SetPhaseOffset() is not 0, the intgerMode must be false.
     *
     * If you set outputSrc to ks5351osXtal or ks5351osXtal, the PLL and divider are bypassed.
     */
    void SetClockConfig(
                        unsigned int channel,
                        union Si5351ClockControl clockConfig
                        );

    /**
     * @brief Read the output pin config of the Si5351
     *
     * @param channel 0 to 2. This channel is physical output port
     * @return clockConfig Value of the clock clock output control.
     * @details
     */
    union Si5351ClockControl GetClockConfig(
                                            unsigned int channel
                                            );
    /**
     * @brief Set up the PLL and divider
     * @param pll ks5351PllA for PLL A, ks5351PllB for PLL B.
     * @param div_ch 1,2 or 3 for multi-synth divider 1,2 or 3 , respectively.
     * @param frequency Desired PLL IC output [Hz].
     * @return ks5351Ok on success. ks5351Ok on failure.
     */
    Si5351Status SetFrequency(
                              murasaki::Si5351Pll pll,
                              unsigned int div_ch,
                              uint32_t frequency
                              );

    /**
     * @brief Set up the PLL and divider
     * @param pll ks5351PllA for PLL A, ks5351PllB for PLL B.
     * @param divI_ch 1,2 or 3 for multisynth divider 1,2 or 3 , respectively.
     * @param divQ_ch 1,2 or 3 for multisynth divider 1,2 or 3 , respectively.
     * @param frequency Desired PLL IC output [Hz].
     * @return ks5351Ok on success. ks5351Ok on failure.
     * @details
     * The output corresponding to divI and divQ has 90degree difference.Always, div Q output is delayed.
     *
     * The frequency must be less than or equal to 150MHz to avoid the div_by_4 mode.
     * This is required by the specification.
     *
     * Also, the the min frequency is 4.725MHz, to limit the divider ration less or equal to 127.
     */
    Si5351Status SetQuadratureFrequency(
                                        murasaki::Si5351Pll pll,
                                        unsigned int divI_ch,
                                        unsigned int divQ_ch,
                                        uint32_t frequency
                                        );

 private:
    const uint32_t ext_freq_;
    murasaki::I2cMasterStrategy *const i2c_;
    unsigned int addrs_;

    // Get specified register.]
    uint8_t GetRegister(unsigned int reg_num);
    // Set value to the specified register.
    void SetRegister(unsigned int reg_num, uint8_t value);
    // Set value to the specified register.
    // length must be lower than or equal to 8.
    void SetRegister(unsigned int reg_num, uint8_t *values, uint8_t length);

    /**
     * @brief Seek the appropriate configuration of the Si5351.
     * @param xtal_freq [IN] : Xtal frequency in Hz. Must be from 10MHz to 40Mhz.
     * @param output_freq [IN] : Output frequency in Hz. Must be from 2.5kHz 200MHz.
     * @param stage1_int [OUT] : Parameter "a" of the PLL feedback divider. [15, 90]
     * @param stage1_num [OUT] : Parameter "b" of the PLL feedback divider. [0, 1048575]
     * @param stage1_denom [OUT] : Parameter "c" of the PLL feedback divider. [0, 1048575]
     * @param stage2_int [OUT] : Parameter "a" of the stage 2 divider. [8, 2048]
     * @param stage2_num [OUT] : Parameter "b" of the stage 2 divider. [0, 1048575]
     * @param stage2_denom [OUT] : Parameter "c" of the stage 2 divider. [0, 1048575]
     * @param div_by_4 [OUT] : 0b11 : div by 4 mode. 0b00 : div by other mode.
     * @param r_div [OUT] : Output divider
     * @details
     * Calculate an appropriate set of the PLL parameters for Si5351. See AN619 for detail of Si5351.
     *
     * This function calculate the formula only. So, the atuall register
     * configuration have to be compiled from the given parameters.
     *
     * The configuration seek is done for the Multisynth(TM) dividers of the
     * Si5351. In this function, we assume following configuration.
     * @li No prescalor in front of PLL
     * @li The first stage is PLL
     * @li The second stage is Multisynth divider.
     * @li Output Divider.
     *
     * In this configuration, we have two Multisynth Dividers. One is the
     * second stage. And the other is the feedback divider of the PLL.
     *
     * This function seek the appropriate setting based on the following restriction:
     * @li Keep second stage as integer division
     * @li Keep the PLL VCO frequency between 600 to 900MHz.
     *
     *
     * The output frequency is :
     *  Fout = xtal_freq * ( stage1_int + stage1_num/stage1_denom) /( (stage2_int + stage2_num/stage2_denom) * r_div )
     *
     * Also, there are several restriction by silicon.
     * @li If the output is below 500kHz, use r_div divider 1, 2, 4, 8, ... 128.
     * @li If the output is over 150MHz, stage 2 is a=0, b=0, c=0, div_by_4=0b11
     */
    Si5351Status Si5351ConfigSeek(
                                  const uint32_t xtal_freq,
                                  const uint32_t output_freq,
                                  uint32_t &stage1_int,
                                  uint32_t &stage1_num,
                                  uint32_t &stage1_denom,
                                  uint32_t &stage2_int,
                                  uint32_t &stage2_num,
                                  uint32_t &stage2_denom,
                                  uint32_t &div_by_4,
                                  uint32_t &r_div);

    /**
     * @brief Pack the given data for the Si5351 dividers.
     * @param integer [IN] The integer part of the divider. See following details.
     * @param numerator [IN] The numerator part of the divider. See following details.
     * @param denominator [IN] The denominator part of the divider. See following details.
     * @param div_by_4 [IN] 0 for normal mode, 3 for div by 4 mode. Must be 0 for the PLL multiplier.
     * @param r_div [IN] The output divider value. Must be zero for the PLL multiplier.
     * @param reg [OUT] The packed register.
     * @details
     * Data packing for the Si5351 divider. The data will be packed as following :
     * @li reg[0] = denominator[15:8]
     * @li reg[1] = denominator[7:0]
     * @li reg[2] = formated(r_div)[2:0] << 4 | div_by_4[1:0] << 2| integer[17:16]
     * @li reg[3] = integer[15:8]
     * @li reg[4] = integer[7:0]
     * @li reg[5] = denominator[19:16] << 4 |  numerator[19:16]
     * @li reg[6] = numerator[15:8]
     * @li reg[7] = numerator[7:0]
     *
     * Note that the r_div is formated before packed. The format from r_div to the formatted value is as followings :
     * @li 1 -> 0
     * @li 2 -> 1
     * @li N -> log2(N)
     * @li 128 -> 7
     *
     * So the r_div must be the power of 2.
     */
    void PackRegister(
                      const uint32_t integer,
                      const uint32_t numerator,
                      const uint32_t denominator,
                      const uint32_t div_by_4,
                      const uint32_t r_div,
                      uint8_t reg[8]);

};

} /* namespace murasaki */

#endif /* THIRDPARTY_SI5351_HPP_ */
