#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 18:01 2021
#Install: D:\pango\PDS_2020.3-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-NN2U833S
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Sun Nov 14 19:28:52 2021
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_ports jtag_TCK
Executing : get_ports jtag_TCK successfully.
Executing : create_clock -name jtag_TCK [get_ports jtag_TCK] -period 1000.000 -waveform {0.000 500.000}
Executing : create_clock -name jtag_TCK [get_ports jtag_TCK] -period 1000.000 -waveform {0.000 500.000} successfully.
Executing : get_clocks jtag_TCK
Executing : get_clocks jtag_TCK successfully.
Executing : set_clock_groups -name jtag_TCK -asynchronous -group [get_clocks jtag_TCK]
Executing : set_clock_groups -name jtag_TCK -asynchronous -group [get_clocks jtag_TCK] successfully.
Executing : define_attribute n:jtag_TCK PAP_CLOCK_DEDICATED_ROUTE FALSE
Executing : define_attribute n:jtag_TCK PAP_CLOCK_DEDICATED_ROUTE FALSE successfully.
C: ConstraintEditor-2007: [C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/git_riscv.fdc] Port spi_clk lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2002: [C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/git_riscv.fdc(line number: 35)] | Port spi_miso has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2007: [C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/git_riscv.fdc] Port spi_mosi lack of slew, output port and inout port had better set slew value, the default value is SLOW.
C: ConstraintEditor-2007: [C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/git_riscv.fdc] Port spi_ss lack of slew, output port and inout port had better set slew value, the default value is SLOW.
W: ConstraintEditor-4019: Port 'uart_tx_pin' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'stop' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_rx_pin' unspecified I/O constraint.
Constraint check end.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name clk_Inferred [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_Inferred [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {top_dht22_inst/DHT22_drive_inst/clk_1m:Q[0]}
Executing : get_pins {top_dht22_inst/DHT22_drive_inst/clk_1m:Q[0]} successfully.
Executing : create_clock -name {top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred} [get_pins {top_dht22_inst/DHT22_drive_inst/clk_1m:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred} [get_pins {top_dht22_inst/DHT22_drive_inst/clk_1m:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {top_dht22_inst/HEX8_inst/clk_1k:Q[0]}
Executing : get_pins {top_dht22_inst/HEX8_inst/clk_1k:Q[0]} successfully.
Executing : create_clock -name {top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred} [get_pins {top_dht22_inst/HEX8_inst/clk_1k:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred} [get_pins {top_dht22_inst/HEX8_inst/clk_1k:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred} successfully.
Executing : get_clocks jtag_TCK
Executing : get_clocks jtag_TCK successfully.
Executing : set_clock_groups -name jtag_TCK -asynchronous -group [get_clocks jtag_TCK]
Executing : set_clock_groups -name jtag_TCK -asynchronous -group [get_clocks jtag_TCK] successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred} successfully.
Start pre-mapping.
I: Encoding type of FSM 'csr_state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'csr_state[4:0]_fsm[4:0]':
I: from  u_tinyriscv/u_clint/csr_state[4] u_tinyriscv/u_clint/csr_state[3] u_tinyriscv/u_clint/csr_state[2] u_tinyriscv/u_clint/csr_state[1] u_tinyriscv/u_clint/csr_state[0]
I: to  u_tinyriscv/u_clint/csr_state_4 u_tinyriscv/u_clint/csr_state_3 u_tinyriscv/u_clint/csr_state_2 u_tinyriscv/u_clint/csr_state_1 u_tinyriscv/u_clint/csr_state_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  u_tinyriscv/u_div/state[3] u_tinyriscv/u_div/state[2] u_tinyriscv/u_div/state[1] u_tinyriscv/u_div/state[0]
I: to  u_tinyriscv/u_div/state_3 u_tinyriscv/u_div/state_2 u_tinyriscv/u_div/state_1 u_tinyriscv/u_div/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  uart_0/state[3] uart_0/state[2] uart_0/state[1] uart_0/state[0]
I: to  uart_0/state_3 uart_0/state_2 uart_0/state_1 uart_0/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_jtag_top/u_jtag_dm/rx/state[1] u_jtag_top/u_jtag_dm/rx/state[0]
I: to  u_jtag_top/u_jtag_dm/rx/state_1 u_jtag_top/u_jtag_dm/rx/state_0
I: 01 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  u_jtag_top/u_jtag_dm/tx/state[2] u_jtag_top/u_jtag_dm/tx/state[1] u_jtag_top/u_jtag_dm/tx/state[0]
I: to  u_jtag_top/u_jtag_dm/tx/state_2 u_jtag_top/u_jtag_dm/tx/state_1 u_jtag_top/u_jtag_dm/tx/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Encoding type of FSM 'jtag_state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'jtag_state[3:0]_fsm[3:0]':
I: from  u_jtag_top/u_jtag_driver/jtag_state[3] u_jtag_top/u_jtag_driver/jtag_state[2] u_jtag_top/u_jtag_driver/jtag_state[1] u_jtag_top/u_jtag_driver/jtag_state[0]
I: to  u_jtag_top/u_jtag_driver/jtag_state_15 u_jtag_top/u_jtag_driver/jtag_state_14 u_jtag_top/u_jtag_driver/jtag_state_13 u_jtag_top/u_jtag_driver/jtag_state_12 u_jtag_top/u_jtag_driver/jtag_state_11 u_jtag_top/u_jtag_driver/jtag_state_10 u_jtag_top/u_jtag_driver/jtag_state_9 u_jtag_top/u_jtag_driver/jtag_state_8 u_jtag_top/u_jtag_driver/jtag_state_7 u_jtag_top/u_jtag_driver/jtag_state_6 u_jtag_top/u_jtag_driver/jtag_state_5 u_jtag_top/u_jtag_driver/jtag_state_4 u_jtag_top/u_jtag_driver/jtag_state_3 u_jtag_top/u_jtag_driver/jtag_state_2 u_jtag_top/u_jtag_driver/jtag_state_1 u_jtag_top/u_jtag_driver/jtag_state_0
I: 0000 => 0000000000000001
I: 0001 => 0000000000000010
I: 0010 => 0000000000000100
I: 0011 => 0000000000001000
I: 0100 => 0000000000010000
I: 0101 => 0000000000100000
I: 0110 => 0000000001000000
I: 0111 => 0000000010000000
I: 1000 => 0000000100000000
I: 1001 => 0000001000000000
I: 1010 => 0000010000000000
I: 1011 => 0000100000000000
I: 1100 => 0001000000000000
I: 1101 => 0010000000000000
I: 1110 => 0100000000000000
I: 1111 => 1000000000000000
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_jtag_top/u_jtag_driver/rx/state[1] u_jtag_top/u_jtag_driver/rx/state[0]
I: to  u_jtag_top/u_jtag_driver/rx/state_1 u_jtag_top/u_jtag_driver/rx/state_0
I: 01 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  u_jtag_top/u_jtag_driver/tx/state[2] u_jtag_top/u_jtag_driver/tx/state[1] u_jtag_top/u_jtag_driver/tx/state[0]
I: to  u_jtag_top/u_jtag_driver/tx/state_2 u_jtag_top/u_jtag_driver/tx/state_1 u_jtag_top/u_jtag_driver/tx/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Constant propagation done on u_tinyriscv/u_id_ex/csr_we_ff/N4 (bmsWIDEMUX).
I: Constant propagation done on u_tinyriscv/u_id_ex/reg_we_ff/N4 (bmsWIDEMUX).
I: Constant propagation done on u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r_rst[31:0] (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_id_ex/inst_addr_ff/qout_r_rst[31:0] (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_id_ex/op2_ff/qout_r_rst[31:0] (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_id_ex/reg_waddr_ff/qout_r_rst[4:0] (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_rst[31:0] (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_id_ex/op2_jump_ff/qout_r_rst[31:0] (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_id_ex/op1_jump_ff/qout_r_rst[31:0] (bmsREDOR).
I: Constant propagation done on u_tinyriscv/u_id_ex/csr_rdata_ff/qout_r_rst[31:0] (bmsREDOR).
Executing : pre-mapping successfully.
Start mod-gen.
W: Public-4008: Instance 'u_id_ex/inst_addr_ff/qout_r[31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/po_flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/rx_data[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/rx_flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/rx_reg1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/rx_reg2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/rx_reg3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/start_nedge' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/work_en' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst0/data_shift[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst0/data_shift[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst0/data_shift[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst0/data_shift[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst0/tho[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst1/data_shift[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst1/data_shift[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst1/data_shift[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst1/data_shift[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'bcd_8421_inst1/tho[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/baud_cnt[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/bit_cnt[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/bit_flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'hc05_top_inst/uart_rx_inst/po_data[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'tx/idle' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs_1[26][31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv/u_regs/regs_1[27][31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'top_dht22_inst/led_reg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Register u_tinyriscv/u_if_id/int_ff/qout_r[1] is reduced to constant 0.
W: Register u_tinyriscv/u_if_id/int_ff/qout_r[2] is reduced to constant 0.
W: Register u_tinyriscv/u_if_id/int_ff/qout_r[3] is reduced to constant 0.
W: Register u_tinyriscv/u_if_id/int_ff/qout_r[4] is reduced to constant 0.
W: Register u_tinyriscv/u_if_id/int_ff/qout_r[5] is reduced to constant 0.
W: Register u_tinyriscv/u_if_id/int_ff/qout_r[6] is reduced to constant 0.
W: Register u_tinyriscv/u_if_id/int_ff/qout_r[7] is reduced to constant 0.
W: Register uart_0/uart_rx[8] is reduced to constant 0.
W: Register uart_0/uart_rx[9] is reduced to constant 0.
W: Register uart_0/uart_rx[10] is reduced to constant 0.
W: Register uart_0/uart_rx[11] is reduced to constant 0.
W: Register uart_0/uart_rx[12] is reduced to constant 0.
W: Register uart_0/uart_rx[13] is reduced to constant 0.
W: Register uart_0/uart_rx[14] is reduced to constant 0.
W: Register uart_0/uart_rx[15] is reduced to constant 0.
W: Register uart_0/uart_rx[16] is reduced to constant 0.
W: Register uart_0/uart_rx[17] is reduced to constant 0.
W: Register uart_0/uart_rx[18] is reduced to constant 0.
W: Register uart_0/uart_rx[19] is reduced to constant 0.
W: Register uart_0/uart_rx[20] is reduced to constant 0.
W: Register uart_0/uart_rx[21] is reduced to constant 0.
W: Register uart_0/uart_rx[22] is reduced to constant 0.
W: Register uart_0/uart_rx[23] is reduced to constant 0.
W: Register uart_0/uart_rx[24] is reduced to constant 0.
W: Register uart_0/uart_rx[25] is reduced to constant 0.
W: Register uart_0/uart_rx[26] is reduced to constant 0.
W: Register uart_0/uart_rx[27] is reduced to constant 0.
W: Register uart_0/uart_rx[28] is reduced to constant 0.
W: Register uart_0/uart_rx[29] is reduced to constant 0.
W: Register uart_0/uart_rx[30] is reduced to constant 0.
W: Register uart_0/uart_rx[31] is reduced to constant 0.
W: Register u_pwm/hum_flag[1] is reduced to constant 0.
W: Register u_pwm/hum_flag[2] is reduced to constant 0.
W: Register u_pwm/hum_flag[3] is reduced to constant 0.
W: Register u_pwm/hum_flag[4] is reduced to constant 0.
W: Register u_pwm/hum_flag[5] is reduced to constant 0.
W: Register u_pwm/hum_flag[6] is reduced to constant 0.
W: Register u_pwm/hum_flag[7] is reduced to constant 0.
W: Register u_pwm/hum_flag[8] is reduced to constant 0.
W: Register u_pwm/hum_flag[9] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[0] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[1] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[2] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[3] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[4] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[5] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[8] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[9] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[10] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[11] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[12] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[13] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[14] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[15] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[16] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[17] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[18] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[19] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[20] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[21] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[22] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[23] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[24] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[25] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[26] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[27] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[28] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[29] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[30] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[31] is reduced to constant 0.
I: Removed bmsWIDEDFFCPE inst u_jtag_top/u_jtag_dm/dcsr[7] that is redundant to u_jtag_top/u_jtag_dm/dcsr[6]
