#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Sep 02 15:23:12 2020
# Process ID: 18400
# Log file: E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vivado.log
# Journal file: E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.xpr
open_bd_design {E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd}
open_example_project -force -dir E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples [get_ips  axi_cdma_0]
open_example_project -force -dir E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples [get_ips  axi_dma_0]
