m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Richard/Desktop/uw_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing
vadder64
Z1 DXx6 sv_std 3 std 0 22 WmjPaeP=7F5?QFXzJ>D[Q2
Z2 !s110 1526607202
!i10b 1
!s100 Jn]07<GYDS>4I2RC`7QBd3
I7R2cRR4J9IE^kajZ?CV_^3
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 adder64_sv_unit
S1
Z4 dC:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing
Z5 w1526399447
8./adder64.sv
F./adder64.sv
L0 1
Z6 OV;L;10.4d;61
r1
!s85 0
31
Z7 !s108 1526607202.000000
!s107 ./adder64.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./adder64.sv|
!i113 1
Z8 tSvlog 1
vadderC65
R1
Z9 !s110 1526607203
!i10b 1
!s100 b<cKHKOEHnoe=al0X>^=T0
IKJX:NZ`MLYbF>1GXT3J=_3
R3
!s105 adderC65_sv_unit
S1
R4
R5
8./adderC65.sv
F./adderC65.sv
L0 1
R6
r1
!s85 0
31
Z10 !s108 1526607203.000000
!s107 ./adderC65.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./adderC65.sv|
!i113 1
R8
nadder@c65
valu
R1
Z11 !s110 1526607196
!i10b 1
!s100 i@nIH>9=E=bTKg?cAf`M30
Im>2;GIiI>`LHJF8e>0zak3
R3
!s105 alu_sv_unit
S1
R4
R5
8./alu.sv
F./alu.sv
L0 1
R6
r1
!s85 0
31
Z12 !s108 1526607196.000000
!s107 ./alu.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./alu.sv|
!i113 1
R8
vALUStage
R1
Z13 !s110 1526607200
!i10b 1
!s100 @j`jia9:UVX^DEPgogDYi3
I`MJR_54=Q]2_Z1<4^=AYU0
R3
!s105 ALUstage_sv_unit
S1
R4
R5
8./ALUstage.sv
F./ALUstage.sv
L0 1
R6
r1
!s85 0
31
Z14 !s108 1526607200.000000
!s107 ./ALUstage.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./ALUstage.sv|
!i113 1
R8
n@a@l@u@stage
vandifier
R1
Z15 !s110 1526607201
!i10b 1
!s100 k>lME7D?nL`<;^bPKm8Zg2
IEHOLOED?DP7fJXMnF>;hZ2
R3
!s105 andifier_sv_unit
S1
R4
R5
8./andifier.sv
F./andifier.sv
L0 3
R6
r1
!s85 0
31
Z16 !s108 1526607201.000000
!s107 ./andifier.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./andifier.sv|
!i113 1
R8
vbitSlice
R1
R11
!i10b 1
!s100 >9ZcTd<?>Gfdg1LOi8?8m2
ITa`Kf2Df42B02YkNQ;Di81
R3
!s105 bitSlice_sv_unit
S1
R4
R5
8./bitSlice.sv
F./bitSlice.sv
L0 1
R6
r1
!s85 0
31
R12
!s107 ./bitSlice.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./bitSlice.sv|
!i113 1
R8
nbit@slice
vbsg_priority_encode_one_hot_out
R1
Z17 !s110 1526432641
!i10b 1
!s100 WG_o4b]R_:5NX:d@kI8M]3
I1SCmnWZ:V0[IB11U_:b;N1
R3
!s105 bsg_priority_encode_one_hot_out_v_unit
S1
R4
Z18 w1525653721
8./bsg_priority_encode_one_hot_out.v
F./bsg_priority_encode_one_hot_out.v
Z19 L0 10
R6
r1
!s85 0
31
Z20 !s108 1526432641.000000
!s107 ./bsg_priority_encode_one_hot_out.v|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./bsg_priority_encode_one_hot_out.v|
!i113 1
R8
vbsg_priority_encode_one_hot_out2
R1
R9
!i10b 1
!s100 2fWLbO@ifIA5U9XFEboLN1
Ia<j<^JWNejCPeHgBU1K4P2
R3
!s105 bsg_priority_encode_one_hot_out2_sv_unit
S1
R4
w1526489520
8./bsg_priority_encode_one_hot_out2.sv
F./bsg_priority_encode_one_hot_out2.sv
R19
R6
r1
!s85 0
31
R10
!s107 ./bsg_priority_encode_one_hot_out2.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./bsg_priority_encode_one_hot_out2.sv|
!i113 1
R8
vbsg_priority_encode_one_hot_out4
R1
R9
!i10b 1
!s100 m>ST0;DB6E9PQk;M<[P=90
IIT1fZ16d>2cD]5kPAUS2Q0
R3
!s105 bsg_priority_encode_one_hot_out4_sv_unit
S1
R4
w1526490462
8./bsg_priority_encode_one_hot_out4.sv
F./bsg_priority_encode_one_hot_out4.sv
R19
R6
r1
!s85 0
31
R10
!s107 ./bsg_priority_encode_one_hot_out4.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./bsg_priority_encode_one_hot_out4.sv|
!i113 1
R8
vbsg_scan
R1
R17
!i10b 1
!s100 50I952kkg4TS_oeTQnOnQ3
I:F<AmE^zK17Td]VbTH36<3
R3
!s105 bsg_scan_v_unit
S1
R4
w1525888389
8./bsg_scan.v
F./bsg_scan.v
L0 7
R6
r1
!s85 0
31
R20
!s107 ./bsg_scan.v|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./bsg_scan.v|
!i113 1
R8
vbsg_scan2
R1
R9
!i10b 1
!s100 fAcEEl;OCWm@OPXgk3>=B2
IW1MzBRb36zP^Tl9c;DBcS3
R3
!s105 bsg_scan2_sv_unit
S1
R4
w1526489505
8./bsg_scan2.sv
F./bsg_scan2.sv
L0 7
R6
r1
!s85 0
31
R10
!s107 ./bsg_scan2.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./bsg_scan2.sv|
!i113 1
R8
vbsg_scan4
R1
R9
!i10b 1
!s100 cBAOc320Q?_11YWWz]8[02
I6635VmBmRM`;zzDVO7nh`3
R3
!s105 bsg_scan4_sv_unit
S1
R4
w1526490466
8./bsg_scan4.sv
F./bsg_scan4.sv
L0 7
R6
r1
!s85 0
31
R10
!s107 ./bsg_scan4.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./bsg_scan4.sv|
!i113 1
R8
vcommitStage
R1
R2
!i10b 1
!s100 PDo4>fod4La1D@1LdBEfN2
Ik5R[]KPjGR?UlPJP?2f^32
R3
!s105 commitStage_sv_unit
S1
R4
w1526603485
8./commitStage.sv
F./commitStage.sv
L0 1
R6
r1
!s85 0
31
R7
!s107 ./commitStage.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./commitStage.sv|
!i113 1
R8
ncommit@stage
vcompleteDataPath
R1
Z21 !s110 1526607198
!i10b 1
!s100 f31K7E7ohPWl^6:D:Qbnn3
Ib7X_;4go7ck5?oRX_m7fJ3
R3
!s105 completeDataPath_sv_unit
S1
R4
R5
8./completeDataPath.sv
F./completeDataPath.sv
L0 1
R6
r1
!s85 0
31
Z22 !s108 1526607197.000000
!s107 ./completeDataPath.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./completeDataPath.sv|
!i113 1
R8
ncomplete@data@path
vcompleteDataPathPipelinedOutOfOrder
R1
Z23 !s110 1526607199
!i10b 1
!s100 W`dc5@?Wn;;88Z:KezN_W0
I1Th5ozjVPgAKLfU;Pbd5H3
R3
!s105 completeDataPathPipelinedOutOfOrder_sv_unit
S1
R4
w1526603449
8./completeDataPathPipelinedOutOfOrder.sv
F./completeDataPathPipelinedOutOfOrder.sv
L0 1
R6
r1
!s85 0
31
Z24 !s108 1526607199.000000
!s107 ./completeDataPathPipelinedOutOfOrder.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./completeDataPathPipelinedOutOfOrder.sv|
!i113 1
R8
ncomplete@data@path@pipelined@out@of@order
vcompletionStage
R1
R9
!i10b 1
!s100 YaaA@OBHFWFj`;K]ii8<<2
I0G3z_a:ED5aUN9JYI7AhR3
R3
!s105 completionStage_sv_unit
S1
R4
w1526498869
8./completionStage.sv
F./completionStage.sv
L0 1
R6
r1
!s85 0
31
R10
!s107 ./completionStage.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./completionStage.sv|
!i113 1
R8
ncompletion@stage
vcontrolOOO
R1
R21
!i10b 1
!s100 CXKZm`1d1JgFP;`2e8jAW1
IXNLWJnUg?n7AK7=1m7_Zg0
R3
!s105 controlOOO_sv_unit
S1
R4
w1526594846
8./controlOOO.sv
F./controlOOO.sv
L0 1
R6
r1
!s85 0
31
Z25 !s108 1526607198.000000
!s107 ./controlOOO.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./controlOOO.sv|
!i113 1
R8
ncontrol@o@o@o
vD_FF
R1
Z26 !s110 1526607194
!i10b 1
!s100 THI34i_cXaQ8UX1^:PlcC2
I6nmfCbMGlCaE`j0]i2[720
R3
!s105 D_FF_sv_unit
S1
R4
R5
8./D_FF.sv
F./D_FF.sv
L0 1
R6
r1
!s85 0
31
Z27 !s108 1526607194.000000
!s107 ./D_FF.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./D_FF.sv|
!i113 1
R8
n@d_@f@f
vdatamem
R1
Z28 !s110 1526607197
!i10b 1
!s100 1IL2T[c_WInFR?C6@nRU=2
IJU`:`]@3?UkHQh:QPHj9g1
R3
!s105 datamem_sv_unit
S1
R4
R5
8./datamem.sv
F./datamem.sv
R19
R6
r1
!s85 0
31
R22
!s107 ./datamem.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./datamem.sv|
!i113 1
R8
vdataMovement
R1
R28
!i10b 1
!s100 lJeAG7g`O?aQU5hMZTOPn0
IlG7A=IgW27]`7@QaHNNmZ1
R3
!s105 dataMovement_sv_unit
S1
R4
R5
8./dataMovement.sv
F./dataMovement.sv
L0 1
R6
r1
!s85 0
31
R22
!s107 ./dataMovement.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./dataMovement.sv|
!i113 1
R8
ndata@movement
vdecoder1x2
R1
Z29 !s110 1526607195
!i10b 1
!s100 oN8mR;Z0NRgoA>jA^l4;92
I;Hk?O0Q_JAT9?=5cckRLR1
R3
!s105 decoder1x2_sv_unit
S1
R4
R5
8./decoder1x2.sv
F./decoder1x2.sv
L0 1
R6
r1
!s85 0
31
Z30 !s108 1526607195.000000
!s107 ./decoder1x2.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./decoder1x2.sv|
!i113 1
R8
vdecoder2x4
R1
R29
!i10b 1
!s100 MVAiQ2`A5WkZaBo:>>Gm31
IH]@lzKn@[CZzQNfBB9X7@2
R3
!s105 decoder2x4_sv_unit
S1
R4
R5
8./decoder2x4.sv
F./decoder2x4.sv
L0 1
R6
r1
!s85 0
31
R27
!s107 ./decoder2x4.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./decoder2x4.sv|
!i113 1
R8
vdecoder4x16
R1
R29
!i10b 1
!s100 [];G_i@ZEmii_Tl0n1MfL0
IcUeLL8m[G`fYA;InB9QYm3
R3
!s105 decoder4x16_sv_unit
S1
R4
R5
8./decoder4x16.sv
F./decoder4x16.sv
L0 1
R6
r1
!s85 0
31
R30
!s107 ./decoder4x16.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./decoder4x16.sv|
!i113 1
R8
vdecoder5x32
R1
R29
!i10b 1
!s100 Qe7MMOMYYF2Y>i8i3Hl[L1
IFWTNmCW6SKZK?So9UIl]c3
R3
!s105 decoder5x32_sv_unit
S1
R4
R5
8./decoder5x32.sv
F./decoder5x32.sv
L0 1
R6
r1
!s85 0
31
R30
!s107 ./decoder5x32.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./decoder5x32.sv|
!i113 1
R8
vdecodeStage
R1
Z31 !s110 1526607207
!i10b 1
!s100 QFV7enNBaVRSA1_n9Hg^>2
ISCNnYMefeFUPbzIMOGQg`2
R3
!s105 decodeStage_sv_unit
S1
R4
w1526595702
8./decodeStage.sv
F./decodeStage.sv
L0 1
R6
r1
!s85 0
31
Z32 !s108 1526607207.000000
!s107 ./decodeStage.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./decodeStage.sv|
!i113 1
R8
ndecode@stage
vdivider
R1
R2
!i10b 1
!s100 5L@Zzcif4JTWRV=QfGMO33
Ie_R2nA_I_GkDD_9HO8V3`0
R3
!s105 divider_sv_unit
S1
R4
R5
8./divider.sv
F./divider.sv
L0 1
R6
r1
!s85 0
31
R7
!s107 ./divider.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./divider.sv|
!i113 1
R8
venableD_FF
R1
R26
!i10b 1
!s100 n=G6i=^Nof`S<KLJ0f[653
ID@SSC<E=A9[CfDcCD]WP>1
R3
!s105 enableD_FF_sv_unit
S1
R4
R5
8./enableD_FF.sv
F./enableD_FF.sv
L0 1
R6
r1
!s85 0
31
R27
!s107 ./enableD_FF.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./enableD_FF.sv|
!i113 1
R8
nenable@d_@f@f
vexecuteOutput
R1
R2
!i10b 1
!s100 ^P3?_T_d8P10o^1];IT7?1
I9D:XBgoU9R1o8ie>[o86I3
R3
!s105 execOutput_sv_unit
S1
R4
w1526480299
8./execOutput.sv
F./execOutput.sv
L0 1
R6
r1
!s85 0
31
R7
!s107 ./execOutput.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./execOutput.sv|
!i113 1
R8
nexecute@output
vFF_en
R1
Z33 !s110 1526607204
!i10b 1
!s100 >_>Kooh4o>Jdk70mOK5R?0
ILiZCJdHPK60gzaQnEnj?^3
R3
!s105 FF_en_sv_unit
S1
R4
R5
8./FF_en.sv
F./FF_en.sv
L0 1
R6
r1
!s85 0
31
Z34 !s108 1526607204.000000
!s107 ./FF_en.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./FF_en.sv|
!i113 1
R8
n@f@f_en
vforwardingUnit
R1
R23
!i10b 1
!s100 RUo4VAfXY_D4BRfk6k25i3
IGQ]67IgMda?6WnfAaQ9i21
R3
!s105 forwardingUnit_sv_unit
S1
R4
R5
8./forwardingUnit.sv
F./forwardingUnit.sv
L0 1
R6
r1
!s85 0
31
R24
!s107 ./forwardingUnit.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./forwardingUnit.sv|
!i113 1
R8
nforwarding@unit
vfull_adder
R1
R15
!i10b 1
!s100 f^;PaXjmolQZZa=BRBg8?1
I6K6V4Z?=VmH_8lcdRIXgE2
R3
!s105 full_adder_sv_unit
S1
R4
R5
8./full_adder.sv
F./full_adder.sv
L0 3
R6
r1
!s85 0
31
R16
!s107 ./full_adder.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./full_adder.sv|
!i113 1
R8
vfullAdder
R1
R33
!i10b 1
!s100 _HBL>VfiDO;3FzKSANL]Q2
I5^TZO]Y1l<ao2K3BUY8_J1
R3
!s105 fullAdder_sv_unit
S1
R4
R5
8./fullAdder.sv
F./fullAdder.sv
L0 1
R6
r1
!s85 0
31
R34
!s107 ./fullAdder.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./fullAdder.sv|
!i113 1
R8
nfull@adder
vfullAdderArray63
R1
R15
!i10b 1
!s100 HNUI<a:TE184RLS;0lD_m2
IngMD8k_ffAl>M170L3oDg3
R3
!s105 fullAdderArray63_sv_unit
S1
R4
R5
8./fullAdderArray63.sv
F./fullAdderArray63.sv
L0 1
R6
r1
!s85 0
31
R16
!s107 ./fullAdderArray63.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./fullAdderArray63.sv|
!i113 1
R8
nfull@adder@array63
vfullReg32x64
R1
R26
!i10b 1
!s100 Y@8E[fCkL@S8>]UQ1@R@;2
IAil1MO>z`mfMP<6oJm>h01
R3
!s105 fullReg32x64_sv_unit
S1
R4
w1526480150
8./fullReg32x64.sv
F./fullReg32x64.sv
L0 1
R6
r1
!s85 0
31
R27
!s107 ./fullReg32x64.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./fullReg32x64.sv|
!i113 1
R8
nfull@reg32x64
vheadTailROB
R1
R33
!i10b 1
!s100 UTk@WN8N5HEkmRzV7S7m71
I`knJPTDSR]W>n<52[EjSZ3
R3
!s105 headTailROB_sv_unit
S1
R4
Z35 w1526571295
8./headTailROB.sv
F./headTailROB.sv
L0 1
R6
r1
!s85 0
31
R34
!s107 ./headTailROB.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./headTailROB.sv|
!i113 1
R8
nhead@tail@r@o@b
vindividualReg64
R1
R26
!i10b 1
!s100 h1GP6CD2Je;lT9E=Gb5mQ2
I4DCko@]X3;Y_9l;7<?G:i1
R3
!s105 individualReg64_sv_unit
S1
R4
R5
8./individualReg64.sv
F./individualReg64.sv
L0 1
R6
r1
!s85 0
31
R27
!s107 ./individualReg64.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./individualReg64.sv|
!i113 1
R8
nindividual@reg64
vinstructionFetch
R1
R28
!i10b 1
!s100 d<P:MHjo7TB?DbnkD>W0W3
IW>B1XD4l8cj5K_@Yi8NB73
R3
!s105 instructionFetch_sv_unit
S1
R4
R5
8./instructionFetch.sv
F./instructionFetch.sv
L0 1
R6
r1
!s85 0
31
R22
!s107 ./instructionFetch.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./instructionFetch.sv|
!i113 1
R8
ninstruction@fetch
vinstructmem
R1
R28
!i10b 1
!s100 bQ2eB2gOEJSglNjPQEEnV0
INn]0Xj78DKIaC:?HZV8FL3
R3
!s105 instructmem_sv_unit
S1
R4
w1526571396
8./instructmem.sv
F./instructmem.sv
L0 26
R6
r1
!s85 0
31
R22
!s107 ./instructmem.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./instructmem.sv|
!i113 1
R8
vissueExecStageALU
R1
R31
!i10b 1
!s100 Q`A9RTCz8>N3]<mI<fILM3
IjF2fR`TelWdQ8J=K<8Q>^0
R3
Z36 !s105 issueExecStageALU_sv_unit
S1
R4
w1526498802
Z37 8./issueExecStageALU.sv
Z38 F./issueExecStageALU.sv
L0 1
R6
r1
!s85 0
31
Z39 !s108 1526607206.000000
Z40 !s107 ./issueExecStageALU.sv|
Z41 !s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./issueExecStageALU.sv|
!i113 1
R8
nissue@exec@stage@a@l@u
vissueExecStageALU_testbench
R1
Z42 !s110 1526432644
!i10b 1
!s100 5;EnboIEE:zVY^IQh>SR@3
I8AGS3:BJ=4M;1a<iR>UMo3
R3
R36
S1
R4
w1525915978
R37
R38
L0 102
R6
r1
!s85 0
31
Z43 !s108 1526432644.000000
R40
R41
!i113 1
R8
nissue@exec@stage@a@l@u_testbench
vissueExecStageDiv
R1
R31
!i10b 1
!s100 79]f=c@[MoCcOQkVk?33g3
IaDiDYI_?a8^3[_NUIMin`2
R3
Z44 !s105 issueExecStageDiv_sv_unit
S1
R4
w1526498810
Z45 8./issueExecStageDiv.sv
Z46 F./issueExecStageDiv.sv
L0 1
R6
r1
!s85 0
31
R32
Z47 !s107 ./issueExecStageDiv.sv|
Z48 !s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./issueExecStageDiv.sv|
!i113 1
R8
nissue@exec@stage@div
vissueExecStageDiv_testbench
R1
R42
!i10b 1
!s100 RgmddmBAZdj;Z_4=EWF3H3
IcncEg6Y3=J=d^PhXBVF783
R3
R44
S1
R4
Z49 w1526407117
R45
R46
L0 109
R6
r1
!s85 0
31
R43
R47
R48
!i113 1
R8
nissue@exec@stage@div_testbench
vissueExecStageMult
R1
R31
!i10b 1
!s100 NLhmZoz=Q:C9Wl`C8hn<K0
IZHJHj8k92nS2_L`Z7JkOk1
R3
!s105 issueExecStageMult_sv_unit
S1
R4
w1526498771
8./issueExecStageMult.sv
F./issueExecStageMult.sv
L0 1
R6
r1
!s85 0
31
R32
!s107 ./issueExecStageMult.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./issueExecStageMult.sv|
!i113 1
R8
nissue@exec@stage@mult
vissueExecStageShift
R1
R31
!i10b 1
!s100 YYIQ3KfH]H3FLZ^`:Xj?C2
ITgOo[6WCZHJ[7K@OoY2l_3
R3
!s105 issueExecStageShift_sv_unit
S1
R4
w1526498813
8./issueExecStageShift.sv
F./issueExecStageShift.sv
L0 1
R6
r1
!s85 0
31
R32
!s107 ./issueExecStageShift.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./issueExecStageShift.sv|
!i113 1
R8
nissue@exec@stage@shift
vloadStoreQueue
R1
R31
!i10b 1
!s100 9SDkKU;Zh]SQBeHY=AY`F3
Io`ZiTiHQoHbGdH=PUkTVK2
R3
!s105 loadStoreQueue_sv_unit
S1
R4
w1526607161
8./loadStoreQueue.sv
F./loadStoreQueue.sv
L0 14
R6
r1
!s85 0
31
R32
!s107 ./loadStoreQueue.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./loadStoreQueue.sv|
!i113 1
R8
nload@store@queue
vloadStoreRegister
R1
Z50 !s110 1526607208
!i10b 1
!s100 Ho<idDL9d1FF[:QW8KMX`2
I7;EbnkIhDAEI?=KT7Lf=f2
R3
!s105 loadStoreRegister_sv_unit
S1
R4
w1526607192
8./loadStoreRegister.sv
F./loadStoreRegister.sv
L0 3
R6
r1
!s85 0
31
R32
!s107 ./loadStoreRegister.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./loadStoreRegister.sv|
!i113 1
R8
nload@store@register
vmapTable
R1
R2
!i10b 1
!s100 6>H>KUc:2aQ>835ez@_213
IP[<Kn;zU5S89REJHzXTIo2
R3
!s105 mapTable_sv_unit
S1
R4
w1526489295
8./mapTable.sv
F./mapTable.sv
L0 1
R6
r1
!s85 0
31
R7
!s107 ./mapTable.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mapTable.sv|
!i113 1
R8
nmap@table
vmemStage
R1
R13
!i10b 1
!s100 8JcfTkfl4HG]Lh<R@050n0
I5Nll[8cic8neY]R@WQK:z1
R3
!s105 memStage_sv_unit
S1
R4
R5
8./memStage.sv
F./memStage.sv
L0 1
R6
r1
!s85 0
31
R14
!s107 ./memStage.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./memStage.sv|
!i113 1
R8
nmem@stage
vmultiplier
R1
R15
!i10b 1
!s100 ;=64YPjeR@<o`EYzV8:hY1
IBh[H5z=CdVnFW@eEfz:8P3
R3
!s105 multiplier_sv_unit
S1
R4
w1526497766
8./multiplier.sv
F./multiplier.sv
L0 1
R6
r1
!s85 0
31
R16
!s107 ./multiplier.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./multiplier.sv|
!i113 1
R8
vmux16x1
R1
R29
!i10b 1
!s100 nL<Q[niLTR[G9f27ioFXI2
IAG8aD<<BTDWO3PFX;?_1`1
R3
!s105 mux16x1_sv_unit
S1
R4
R5
8./mux16x1.sv
F./mux16x1.sv
L0 1
R6
r1
!s85 0
31
R30
!s107 ./mux16x1.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux16x1.sv|
!i113 1
R8
vmux2_1
R1
R26
!i10b 1
!s100 <X^SoUIfPC0BBz[0f9mjk2
IPi@:KDL0]^J6@EcSLLz=10
R3
!s105 mux2_1_sv_unit
S1
R4
R5
8./mux2_1.sv
F./mux2_1.sv
L0 1
R6
r1
!s85 0
31
R27
!s107 ./mux2_1.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux2_1.sv|
!i113 1
R8
vmux2x5
R1
R28
!i10b 1
!s100 RM63[FGgVhL>2QEhJBeHL2
I42CJoBWFL:9TJ61e=BeB10
R3
!s105 mux2x5_sv_unit
S1
R4
R5
8./mux2x5.sv
F./mux2x5.sv
L0 1
R6
r1
!s85 0
31
R22
!s107 ./mux2x5.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux2x5.sv|
!i113 1
R8
vmux2x64
R1
R11
!i10b 1
!s100 <b:?OR=RnMz?feO;QM[Q10
INoK4C@iJoaALOO=8JJ6MH1
R3
!s105 mux2x64_sv_unit
S1
R4
R5
8./mux2x64.sv
F./mux2x64.sv
L0 1
R6
r1
!s85 0
31
R12
!s107 ./mux2x64.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux2x64.sv|
!i113 1
R8
vmux32x1
R1
R29
!i10b 1
!s100 NaiOY7G7fL=2zJCD3=K3I0
Ilf6[i`H3XENEDI_ZOj;@z2
R3
!s105 mux32x1_sv_unit
S1
R4
R5
8./mux32x1.sv
F./mux32x1.sv
L0 1
R6
r1
!s85 0
31
R30
!s107 ./mux32x1.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux32x1.sv|
!i113 1
R8
vmux32x64
R1
R11
!i10b 1
!s100 94HLVWZ`Aifjm<QHSojVV3
IP6nf7;:_?=R3Q`BBioGCV2
R3
!s105 mux32x64_sv_unit
S1
R4
R5
8./mux32x64.sv
F./mux32x64.sv
L0 1
R6
r1
!s85 0
31
R12
!s107 ./mux32x64.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux32x64.sv|
!i113 1
R8
vmux32xY
R1
Z51 !s110 1526607205
!i10b 1
!s100 N284e?D1oYd5N3e0g@NM[1
I8dack2cY[2oAz5E=gYmX]0
R3
!s105 mux32xY_sv_unit
S1
R4
w1526489302
8./mux32xY.sv
F./mux32xY.sv
L0 1
R6
r1
!s85 0
31
Z52 !s108 1526607205.000000
!s107 ./mux32xY.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux32xY.sv|
!i113 1
R8
nmux32x@y
vmux4x1
R1
R29
!i10b 1
!s100 P>IDJ7A=OlGkV@;[SO`YT0
I[7VKfPQ6jn8_Vb5?:ijC<0
R3
!s105 mux4x1_sv_unit
S1
R4
R5
8./mux4x1.sv
F./mux4x1.sv
L0 1
R6
r1
!s85 0
31
R30
!s107 ./mux4x1.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux4x1.sv|
!i113 1
R8
vmux8x1
R1
R29
!i10b 1
!s100 CDhM1EUbeTV<ECW]>N[n22
IPB34]G7=hB3ES]75WG3Sj3
R3
!s105 mux8x1_sv_unit
S1
R4
R5
8./mux8x1.sv
F./mux8x1.sv
L0 1
R6
r1
!s85 0
31
R30
!s107 ./mux8x1.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux8x1.sv|
!i113 1
R8
vmux_2x1_X64
R1
R33
!i10b 1
!s100 kjNe142d5NmaAE0VfL4]W1
I2T<N=18LNlGGNR2hOaRMk2
R3
!s105 mux_2x1_X64_sv_unit
S1
R4
R5
8./mux_2x1_X64.sv
F./mux_2x1_X64.sv
L0 1
R6
r1
!s85 0
31
R34
!s107 ./mux_2x1_X64.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux_2x1_X64.sv|
!i113 1
R8
nmux_2x1_@x64
vmux_2x1_X65
R1
R51
!i10b 1
!s100 d^5Jd1gD?2VD<jGIhYeTY3
IIZ]KI5ben7HE:^Q^OL>aY2
R3
!s105 mux_2x1_X65_sv_unit
S1
R4
R5
8./mux_2x1_X65.sv
F./mux_2x1_X65.sv
L0 1
R6
r1
!s85 0
31
R34
!s107 ./mux_2x1_X65.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux_2x1_X65.sv|
!i113 1
R8
nmux_2x1_@x65
vmux_4x1_X64
R1
R33
!i10b 1
!s100 B9_Z>o34O;blCnW613A4F1
IHc[kZb6bkb24Sm]H25;>A2
R3
!s105 mux_4x1_X64_sv_unit
S1
R4
R5
8./mux_4x1_X64.sv
F./mux_4x1_X64.sv
L0 1
R6
r1
!s85 0
31
R34
!s107 ./mux_4x1_X64.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux_4x1_X64.sv|
!i113 1
R8
nmux_4x1_@x64
vmux_4x1_X65
R1
R51
!i10b 1
!s100 FJaco`^mDOlM1nZ2ASC:T1
I6EfB`0?gjM]n7D7k=9[NR1
R3
!s105 mux_4x1_X65_sv_unit
S1
R4
R5
8./mux_4x1_X65.sv
F./mux_4x1_X65.sv
L0 1
R6
r1
!s85 0
31
R52
!s107 ./mux_4x1_X65.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./mux_4x1_X65.sv|
!i113 1
R8
nmux_4x1_@x65
vNAND_MUX_2x1
R1
R15
!i10b 1
!s100 `^44XMLKeS83gNF]zjkRD1
Ik9e:FQR[O_R]9oDc;_3ih0
R3
!s105 NAND_MUX_2x1_sv_unit
S1
R4
R5
8./NAND_MUX_2x1.sv
F./NAND_MUX_2x1.sv
L0 3
R6
r1
!s85 0
31
R14
!s107 ./NAND_MUX_2x1.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./NAND_MUX_2x1.sv|
!i113 1
R8
n@n@a@n@d_@m@u@x_2x1
vNAND_MUX_4x1
R1
R13
!i10b 1
!s100 WJK;VoQe[iXMbIUW6cCRV3
IVe6b8hUn<?Z]:BPQYfI[K3
R3
!s105 NAND_MUX_4x1_sv_unit
S1
R4
R5
8./NAND_MUX_4x1.sv
F./NAND_MUX_4x1.sv
L0 3
R6
r1
!s85 0
31
R14
!s107 ./NAND_MUX_4x1.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./NAND_MUX_4x1.sv|
!i113 1
R8
n@n@a@n@d_@m@u@x_4x1
vnorifier
R1
R51
!i10b 1
!s100 ofMgR7oEM8bcG;1elC6FV1
IT>[hKao2QbYZNN1og9Pfm2
R3
!s105 norifier_sv_unit
S1
R4
R5
8./norifier.sv
F./norifier.sv
L0 1
R6
r1
!s85 0
31
R52
!s107 ./norifier.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./norifier.sv|
!i113 1
R8
vorGate16
R1
R11
!i10b 1
!s100 AdHK05`IHkD9G6XUAiOhI1
I92E3zBJTJ]bn@i;l_7W_40
R3
!s105 orGate16_sv_unit
S1
R4
R5
8./orGate16.sv
F./orGate16.sv
L0 1
R6
r1
!s85 0
31
R12
!s107 ./orGate16.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./orGate16.sv|
!i113 1
R8
nor@gate16
vpipelinedProcessor_testbench
R1
!s110 1525888597
!i10b 1
!s100 QVnJzBYJYnO>hazKbOZ_=1
I:>?ERnX^3lD4fi_RAG=703
R3
Z53 !s105 pipelinedProcessorOOO_sv_unit
S1
R0
w1525884466
Z54 8./pipelinedProcessorOOO.sv
Z55 F./pipelinedProcessorOOO.sv
L0 25
R6
r1
!s85 0
31
!s108 1525888597.000000
Z56 !s107 ./pipelinedProcessorOOO.sv|
Z57 !s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./pipelinedProcessorOOO.sv|
!i113 1
R8
npipelined@processor_testbench
vpipelinedProcessorOOO
R1
R13
!i10b 1
!s100 6cUPbldJGfUBklUe4lTQl3
I6Ch:=48Cb6Pb6?OQ6XnLB3
R3
R53
S1
R4
R35
R54
R55
L0 1
R6
r1
!s85 0
31
R14
R56
R57
!i113 1
R8
npipelined@processor@o@o@o
vpipelinedProcessorOOO_testbench
R1
!s110 1526432638
!i10b 1
!s100 ic`KXfAAoVAnGT=oZJR^n2
IX@X:1fbWhM^DLRR=U7J;:3
R3
R53
S1
R4
R49
R54
R55
L0 52
R6
r1
!s85 0
31
!s108 1526432638.000000
R56
R57
!i113 1
R8
npipelined@processor@o@o@o_testbench
vregfile
R1
Z58 !s110 1525889230
!i10b 1
!s100 X2P6ciQ^8_NLjMeAXlGjQ0
IoFLUU`RQGb9dJQ`7=fjbX1
R3
Z59 !s105 regfileOOO_sv_unit
S1
R0
Z60 w1525889225
Z61 8./regfileOOO.sv
Z62 F./regfileOOO.sv
L0 2
R6
r1
!s85 0
31
Z63 !s108 1525889230.000000
Z64 !s107 ./regfileOOO.sv|
Z65 !s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./regfileOOO.sv|
!i113 1
R8
vregfileOOO
R1
R11
!i10b 1
!s100 72JBRQ^azYFKBbcEWLzZg3
Igo3d3LJ?Rb06RddgH@?SH0
R3
R59
S1
R4
R5
R61
R62
L0 1
R6
r1
!s85 0
31
R12
R64
R65
!i113 1
R8
nregfile@o@o@o
vregisterX16
R1
R51
!i10b 1
!s100 KF4OQj>3m90fYLoN@o3673
IU_f3=0zg:h_9EhEBOelKW0
R3
!s105 registerX16_sv_unit
S1
R4
R5
8./registerX16.sv
F./registerX16.sv
L0 1
R6
r1
!s85 0
31
R52
!s107 ./registerX16.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./registerX16.sv|
!i113 1
R8
nregister@x16
vregisterX64
R1
R51
!i10b 1
!s100 70=jC`;5`6_S>`@O2dc3U3
Iz;FEHhHW_8T`L1MbfkZ:93
R3
!s105 registerX64_sv_unit
S1
R4
R5
8./registerX64.sv
F./registerX64.sv
L0 1
R6
r1
!s85 0
31
R52
!s107 ./registerX64.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./registerX64.sv|
!i113 1
R8
nregister@x64
vregisterX65
R1
R51
!i10b 1
!s100 5WOTClK3WNYezQ9d>0D>P2
IZSQkgaVckPOie`PZE7^ll2
R3
!s105 registerX65_sv_unit
S1
R4
R5
8./registerX65.sv
F./registerX65.sv
L0 1
R6
r1
!s85 0
31
R52
!s107 ./registerX65.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./registerX65.sv|
!i113 1
R8
nregister@x65
vregReadAndWriteStage
R1
R13
!i10b 1
!s100 bLn<<B?^0=M09]Sl_Jc6g0
I]mR9[3^hW^WWgIk]Xincz2
R3
!s105 regReadAndWriteStage_sv_unit
S1
R4
R5
8./regReadAndWriteStage.sv
F./regReadAndWriteStage.sv
L0 1
R6
r1
!s85 0
31
R24
!s107 ./regReadAndWriteStage.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./regReadAndWriteStage.sv|
!i113 1
R8
nreg@read@and@write@stage
vregstim
R1
R58
!i10b 1
!s100 nOiVSAkjNEkF?`MgRDQ5:3
I972jKRm25GQJ_2UcTZK_51
R3
R59
S1
R0
R60
R61
R62
L0 48
R6
r1
!s85 0
31
R63
R64
R65
!i113 1
R8
vreservationStation
R1
Z66 !s110 1526607206
!i10b 1
!s100 8Ho>`HgCc^<`LCFo2QIUU3
IM4e@16I1L:Q42ml:L;[UI3
R3
!s105 reservationStation_sv_unit
S1
R4
R5
8./reservationStation.sv
F./reservationStation.sv
L0 1
R6
r1
!s85 0
31
R52
!s107 ./reservationStation.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./reservationStation.sv|
!i113 1
R8
nreservation@station
vreservationStationForward
R1
R66
!i10b 1
!s100 48=T=1jW;bL9@=fm:EG^53
I^@A:9F@G22<dF7jN7A=jo2
R3
!s105 reservationStationForward_sv_unit
S1
R4
w1526480383
8./reservationStationForward.sv
F./reservationStationForward.sv
L0 1
R6
r1
!s85 0
31
R39
!s107 ./reservationStationForward.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./reservationStationForward.sv|
!i113 1
R8
nreservation@station@forward
vreservationStationx2
R1
R66
!i10b 1
!s100 f93e9]T7PMMYkZ4D<_[]82
IJ9b6FVe53Y_1CFVDV26O_2
R3
!s105 reservationStationx2_sv_unit
S1
R4
w1526480513
8./reservationStationx2.sv
F./reservationStationx2.sv
L0 1
R6
r1
!s85 0
31
R39
!s107 ./reservationStationx2.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./reservationStationx2.sv|
!i113 1
R8
nreservation@stationx2
vreservationStationx2Forward
R1
R66
!i10b 1
!s100 WFQ@<[Nnlz85NAZzJPk441
IazmBh4RJIdH3@@ee>Hk@;3
R3
!s105 reservationStationx2Forward_sv_unit
S1
R4
w1526489447
8./reservationStationx2Forward.sv
F./reservationStationx2Forward.sv
L0 1
R6
r1
!s85 0
31
R39
!s107 ./reservationStationx2Forward.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./reservationStationx2Forward.sv|
!i113 1
R8
nreservation@stationx2@forward
vROB
R1
R66
!i10b 1
!s100 V_KEAWRlm2VVYS;ia5[ES1
I?gaWdizKi07VnAV9=WG7`0
R3
!s105 ROB_sv_unit
S1
R4
w1526489177
8./ROB.sv
F./ROB.sv
L0 1
R6
r1
!s85 0
31
R39
!s107 ./ROB.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./ROB.sv|
!i113 1
R8
n@r@o@b
vROBregs
R1
R66
!i10b 1
!s100 Q9iH58^P=I[RoAM<JHmIc2
IAjCbfiglG<8OOVmeP3Kzg1
R3
!s105 ROBregs_sv_unit
S1
R4
w1526489169
8./ROBregs.sv
F./ROBregs.sv
L0 1
R6
r1
!s85 0
31
R39
!s107 ./ROBregs.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./ROBregs.sv|
!i113 1
R8
n@r@o@bregs
vshifter
R1
R13
!i10b 1
!s100 HTNSjA_^>1O8=aE4BXcCK0
IgXjA81^ZAI>H1UE1I@BAQ1
R3
!s105 shifter_sv_unit
S1
R4
R5
8./shifter.sv
F./shifter.sv
L0 1
R6
r1
!s85 0
31
R14
!s107 ./shifter.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./shifter.sv|
!i113 1
R8
vshiftLeft2
R1
R28
!i10b 1
!s100 JO;PQIUXV=V;^@_aC7Jmn3
IFQg5nK_;K`K69SCOOk`B@0
R3
!s105 shiftLeft2_sv_unit
S1
R4
R5
8./shiftLeft2.sv
F./shiftLeft2.sv
L0 1
R6
r1
!s85 0
31
R22
!s107 ./shiftLeft2.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./shiftLeft2.sv|
!i113 1
R8
nshift@left2
vsignExtend12
R1
R21
!i10b 1
!s100 _@>3PhjQZFO4n`NBVGn;f0
IGI09m0;SH3b<T_715L@h73
R3
!s105 signExtend12_sv_unit
S1
R4
R5
8./signExtend12.sv
F./signExtend12.sv
L0 1
R6
r1
!s85 0
31
R25
!s107 ./signExtend12.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./signExtend12.sv|
!i113 1
R8
nsign@extend12
vsignExtend19
R1
R11
!i10b 1
!s100 GO0>Lc@k=[]00P?=bhB042
IUBOm7GG^aF:m0dg45V[MA2
R3
!s105 signExtend19_sv_unit
S1
R4
R5
8./signExtend19.sv
F./signExtend19.sv
L0 1
R6
r1
!s85 0
31
R12
!s107 ./signExtend19.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./signExtend19.sv|
!i113 1
R8
nsign@extend19
vsignExtend26
R1
R11
!i10b 1
!s100 T2n2>a@6^h<Y>eJc=[g1X1
I?U7SDcQi>]gE9HRXOR9Vh2
R3
!s105 signExtend26_sv_unit
S1
R4
R5
8./signExtend26.sv
F./signExtend26.sv
L0 1
R6
r1
!s85 0
31
R12
!s107 ./signExtend26.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./signExtend26.sv|
!i113 1
R8
nsign@extend26
vsignExtend9
R1
R28
!i10b 1
!s100 QRKWhImEdS;KY[Lj@[2Az3
I3ON>dIVbGH8e0^fbQald51
R3
!s105 signExtend9_sv_unit
S1
R4
R5
8./signExtend9.sv
F./signExtend9.sv
L0 1
R6
r1
!s85 0
31
R22
!s107 ./signExtend9.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./signExtend9.sv|
!i113 1
R8
nsign@extend9
vwallOfDFFs
R1
!s110 1526337385
!i10b 1
!s100 KO8OWi_[mN_HR1z6ncI5V0
I]TW]:@KoGRk=I_c`cES742
R3
!s105 wallOfDFFs_sv_unit
S1
R4
R18
8./wallOfDFFs.sv
F./wallOfDFFs.sv
L0 1
R6
r1
!s85 0
31
!s108 1526337385.000000
!s107 ./wallOfDFFs.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./wallOfDFFs.sv|
!i113 1
R8
nwall@of@d@f@fs
vwallOfDFFsL10
R1
R21
!i10b 1
!s100 TZB1P5CiWK[LZ5U@5JAgJ2
I52HKJzcJg:[Vn]bcX[b4`3
R3
!s105 wallOfDFFsL10_sv_unit
S1
R4
R5
8./wallOfDFFsL10.sv
F./wallOfDFFsL10.sv
L0 1
R6
r1
!s85 0
31
R25
!s107 ./wallOfDFFsL10.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./wallOfDFFsL10.sv|
!i113 1
R8
nwall@of@d@f@fs@l10
vwallOfDFFsL151
R1
R23
!i10b 1
!s100 C7Yz=nKAWhLUE>;=;6LHh3
I@NEEYQ?B;k^GkMRGTika00
R3
!s105 wallOfDFFsL151_sv_unit
S1
R4
R5
8./wallOfDFFsL151.sv
F./wallOfDFFsL151.sv
L0 1
R6
r1
!s85 0
31
R24
!s107 ./wallOfDFFsL151.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./wallOfDFFsL151.sv|
!i113 1
R8
nwall@of@d@f@fs@l151
vwallOfDFFsL33
R1
R21
!i10b 1
!s100 JQC<cg:EPbTgZH17fY7QG2
I;aGo[0d]A_I7fd@L_EXR81
R3
!s105 wallOfDFFsL33_sv_unit
S1
R4
R5
8./wallOfDFFsL33.sv
F./wallOfDFFsL33.sv
L0 1
R6
r1
!s85 0
31
R25
!s107 ./wallOfDFFsL33.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./wallOfDFFsL33.sv|
!i113 1
R8
nwall@of@d@f@fs@l33
vwallOfDFFsL4
R1
R21
!i10b 1
!s100 0?LmDQM?IeF6nQn>Z8g6H3
I1Ve:`1Yoe<O2JUbcShDm70
R3
!s105 wallOfDFFsL4_sv_unit
S1
R4
R5
8./wallOfDFFsL4.sv
F./wallOfDFFsL4.sv
L0 1
R6
r1
!s85 0
31
R25
!s107 ./wallOfDFFsL4.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./wallOfDFFsL4.sv|
!i113 1
R8
nwall@of@d@f@fs@l4
vwallOfDFFsL70
R1
R23
!i10b 1
!s100 0kVFXFM^NBc8RXHI>4=;[2
I8fGO:9_M`Bm1YffMQZW^R3
R3
!s105 wallOfDFFsL70_sv_unit
S1
R4
R5
8./wallOfDFFsL70.sv
F./wallOfDFFsL70.sv
L0 1
R6
r1
!s85 0
31
R24
!s107 ./wallOfDFFsL70.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./wallOfDFFsL70.sv|
!i113 1
R8
nwall@of@d@f@fs@l70
vwallOfDFFsL74
R1
R23
!i10b 1
!s100 4j;UI<5WhjXjc]9aTRMJ_0
I>F0A@F1:IIN`Tni`4a?OY2
R3
!s105 wallOfDFFsL74_sv_unit
S1
R4
R5
8./wallOfDFFsL74.sv
F./wallOfDFFsL74.sv
L0 1
R6
r1
!s85 0
31
R24
!s107 ./wallOfDFFsL74.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./wallOfDFFsL74.sv|
!i113 1
R8
nwall@of@d@f@fs@l74
vwallOfDFFsL77
R1
R23
!i10b 1
!s100 z57bSo@^Q`LPC0K2Tj7[<2
IKaEjK<IdA5WGil[hSD9Qm2
R3
!s105 wallOfDFFsL77_sv_unit
S1
R4
R5
8./wallOfDFFsL77.sv
F./wallOfDFFsL77.sv
L0 1
R6
r1
!s85 0
31
R24
!s107 ./wallOfDFFsL77.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./wallOfDFFsL77.sv|
!i113 1
R8
nwall@of@d@f@fs@l77
vwallOfDFFsL9
R1
R21
!i10b 1
!s100 c`c1TQM0mRTBzJXOG[eH^2
I[2[OGf6b?_D5hS964biLN2
R3
!s105 wallOfDFFsL9_sv_unit
S1
R4
R5
8./wallOfDFFsL9.sv
F./wallOfDFFsL9.sv
L0 1
R6
r1
!s85 0
31
R25
!s107 ./wallOfDFFsL9.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./wallOfDFFsL9.sv|
!i113 1
R8
nwall@of@d@f@fs@l9
vwallOfDFFsX65
R1
R50
!i10b 1
!s100 P`Q=T5T7Qg^IM_XQYN90f1
ID8E`jHGdb<SBRX<;?NmY]2
R3
!s105 wallOfDFFsX65_sv_unit
S1
R4
w1526603008
8./wallOfDFFsX65.sv
F./wallOfDFFsX65.sv
L0 1
R6
r1
!s85 0
31
Z67 !s108 1526607208.000000
!s107 ./wallOfDFFsX65.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./wallOfDFFsX65.sv|
!i113 1
R8
nwall@of@d@f@fs@x65
vwallOfDFFsX71
R1
R50
!i10b 1
!s100 LLh;I<oKogT]GA@e@6R[[1
IT<IzC06JbNSd25A=Lg>=M2
R3
!s105 wallOfDFFsX71_sv_unit
S1
R4
w1526399448
8./wallOfDFFsX71.sv
F./wallOfDFFsX71.sv
L0 1
R6
r1
!s85 0
31
R67
!s107 ./wallOfDFFsX71.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./wallOfDFFsX71.sv|
!i113 1
R8
nwall@of@d@f@fs@x71
vxnorifier
R1
R2
!i10b 1
!s100 Ef__^LZPhA>EeNQM9:9YF0
I=mnC7>CzBZl1FaTk18JFg1
R3
!s105 xnorifier_sv_unit
S1
R4
R5
8./xnorifier.sv
F./xnorifier.sv
L0 1
R6
r1
!s85 0
31
R7
!s107 ./xnorifier.sv|
!s90 -##implicit##push_minusfile_path##|C:/Users/Richard/Desktop/UW_class_materials/EE 526/526-out-of-order-processor/toolFlow/pipeTest/src/verilog/modelsim testing/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|./xnorifier.sv|
!i113 1
R8
