[07/12 20:16:02      0s] 
[07/12 20:16:02      0s] Cadence Innovus(TM) Implementation System.
[07/12 20:16:02      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/12 20:16:02      0s] 
[07/12 20:16:02      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[07/12 20:16:02      0s] Options:	
[07/12 20:16:02      0s] Date:		Thu Jul 12 20:16:02 2018
[07/12 20:16:02      0s] Host:		microelnsys (x86_64 w/Linux 2.6.18-410.el5) (1core*4cpus*QEMU Virtual CPU version (cpu64-rhel6) 4096KB)
[07/12 20:16:02      0s] OS:		CentOS release 5.11 (Final)
[07/12 20:16:02      0s] 
[07/12 20:16:02      0s] License:
[07/12 20:16:02      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[07/12 20:16:02      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/12 20:16:32     28s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[07/12 20:16:32     28s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[07/12 20:16:32     28s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[07/12 20:16:32     28s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[07/12 20:16:32     28s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[07/12 20:16:32     28s] @(#)CDS: CPE v17.11-s095
[07/12 20:16:32     28s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[07/12 20:16:32     28s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[07/12 20:16:32     28s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[07/12 20:16:32     28s] @(#)CDS: RCDB 11.10
[07/12 20:16:32     28s] --- Running on microelnsys (x86_64 w/Linux 2.6.18-410.el5) (1core*4cpus*QEMU Virtual CPU version (cpu64-rhel6) 4096KB) ---
[07/12 20:16:32     28s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh.

[07/12 20:16:32     28s] Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.
[07/12 20:16:34     29s] 
[07/12 20:16:34     29s] **INFO:  MMMC transition support version v31-84 
[07/12 20:16:34     29s] 
[07/12 20:16:34     29s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/12 20:16:34     29s] <CMD> suppressMessage ENCEXT-2799
[07/12 20:16:34     29s] <CMD> getDrawView
[07/12 20:16:34     29s] <CMD> loadWorkspace -name Physical
[07/12 20:16:34     29s] <CMD> win
[07/12 20:17:51     31s] <CMD> set defHierChar /
[07/12 20:17:51     31s] Set Default Input Pin Transition as 0.1 ps.
[07/12 20:17:51     31s] <CMD> set delaycal_input_transition_delay 0.1ps
[07/12 20:17:51     31s] <CMD> set fpIsMaxIoHeight 0
[07/12 20:17:51     31s] <CMD> set init_gnd_net gnd
[07/12 20:17:51     31s] <CMD> set init_mmmc_file Default.view
[07/12 20:17:51     31s] <CMD> set init_oa_search_lib {}
[07/12 20:17:51     31s] <CMD> set init_pwr_net vdd
[07/12 20:17:51     31s] <CMD> set init_verilog top_entity.v
[07/12 20:17:51     31s] <CMD> set init_lef_file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef
[07/12 20:17:55     31s] <CMD> init_design
[07/12 20:17:55     31s] #% Begin Load MMMC data ... (date=07/12 20:17:55, mem=421.3M)
[07/12 20:17:55     31s] #% End Load MMMC data ... (date=07/12 20:17:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=421.3M, current mem=420.9M)
[07/12 20:17:55     31s] 
[07/12 20:17:55     31s] Loading LEF file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
[07/12 20:17:55     31s] Set DBUPerIGU to M2 pitch 380.
[07/12 20:17:55     31s] 
[07/12 20:17:55     31s] viaInitial starts at Thu Jul 12 20:17:55 2018
viaInitial ends at Thu Jul 12 20:17:55 2018
Loading view definition file from Default.view
[07/12 20:17:55     31s] Reading libsTYP timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
[07/12 20:17:55     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 20:17:55     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 20:17:55     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 20:17:55     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 20:17:55     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 20:17:55     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 20:17:55     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 20:17:55     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 20:17:55     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 20:17:55     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 20:17:55     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 20:17:55     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 20:17:55     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 20:17:55     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 20:17:55     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 20:17:55     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 20:17:55     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 20:17:55     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 20:17:55     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 20:17:55     31s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 20:17:55     31s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[07/12 20:17:57     33s] Read 134 cells in library 'NangateOpenCellLibrary' 
[07/12 20:17:58     34s] *** End library_loading (cpu=0.04min, real=0.05min, mem=17.8M, fe_cpu=0.57min, fe_real=1.93min, fe_mem=546.8M) ***
[07/12 20:17:58     34s] #% Begin Load netlist data ... (date=07/12 20:17:58, mem=516.6M)
[07/12 20:17:58     34s] *** Begin netlist parsing (mem=546.8M) ***
[07/12 20:17:58     34s] Created 134 new cells from 1 timing libraries.
[07/12 20:17:58     34s] Reading netlist ...
[07/12 20:17:58     34s] Backslashed names will retain backslash and a trailing blank character.
[07/12 20:17:58     34s] Reading verilog netlist 'top_entity.v'
[07/12 20:17:58     34s] **WARN: (IMPVL-346):	Module 'HA_1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 20:17:58     34s] Type 'man IMPVL-346' for more detail.
[07/12 20:17:58     34s] **WARN: (IMPVL-346):	Module 'FA_159' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 20:17:58     34s] Type 'man IMPVL-346' for more detail.
[07/12 20:17:58     34s] **WARN: (IMPVL-346):	Module 'FA_158' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 20:17:58     34s] Type 'man IMPVL-346' for more detail.
[07/12 20:17:58     34s] **WARN: (IMPVL-346):	Module 'FA_157' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 20:17:58     34s] Type 'man IMPVL-346' for more detail.
[07/12 20:17:58     34s] **WARN: (IMPVL-346):	Module 'FA_156' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 20:17:58     34s] Type 'man IMPVL-346' for more detail.
[07/12 20:17:58     34s] **WARN: (IMPVL-346):	Module 'FA_155' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 20:17:58     34s] Type 'man IMPVL-346' for more detail.
[07/12 20:17:58     34s] **WARN: (IMPVL-346):	Module 'FA_154' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 20:17:58     34s] Type 'man IMPVL-346' for more detail.
[07/12 20:17:58     34s] **WARN: (IMPVL-346):	Module 'FA_153' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 20:17:58     34s] Type 'man IMPVL-346' for more detail.
[07/12 20:17:58     34s] **WARN: (IMPVL-346):	Module 'FA_152' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 20:17:58     34s] Type 'man IMPVL-346' for more detail.
[07/12 20:17:58     34s] **WARN: (IMPVL-346):	Module 'FA_151' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 20:17:58     34s] Type 'man IMPVL-346' for more detail.
[07/12 20:17:58     34s] **WARN: (IMPVL-346):	Module 'FA_150' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 20:17:58     34s] Type 'man IMPVL-346' for more detail.
[07/12 20:17:58     34s] **WARN: (IMPVL-346):	Module 'FA_149' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 20:17:58     34s] Type 'man IMPVL-346' for more detail.
[07/12 20:17:58     34s] **WARN: (IMPVL-346):	Module 'FA_148' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 20:17:58     34s] Type 'man IMPVL-346' for more detail.
[07/12 20:17:58     34s] **WARN: (IMPVL-346):	Module 'FA_147' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 20:17:58     34s] Type 'man IMPVL-346' for more detail.
[07/12 20:17:58     34s] **WARN: (IMPVL-346):	Module 'FA_146' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 20:17:58     34s] Type 'man IMPVL-346' for more detail.
[07/12 20:17:58     34s] **WARN: (IMPVL-346):	Module 'FA_145' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 20:17:58     34s] Type 'man IMPVL-346' for more detail.
[07/12 20:17:58     34s] **WARN: (IMPVL-346):	Module 'FA_144' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 20:17:58     34s] Type 'man IMPVL-346' for more detail.
[07/12 20:17:58     34s] **WARN: (IMPVL-346):	Module 'FA_143' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 20:17:58     34s] Type 'man IMPVL-346' for more detail.
[07/12 20:17:58     34s] **WARN: (IMPVL-346):	Module 'FA_142' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 20:17:58     34s] Type 'man IMPVL-346' for more detail.
[07/12 20:17:58     34s] **WARN: (IMPVL-346):	Module 'FA_141' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 20:17:58     34s] Type 'man IMPVL-346' for more detail.
[07/12 20:17:58     34s] **WARN: (EMS-27):	Message (IMPVL-346) has exceeded the current message display limit of 20.
[07/12 20:17:58     34s] To increase the message display limit, refer to the product command reference manual.
[07/12 20:17:58     34s] Undeclared bus X in module encoder_0 ... created as [2:0].
[07/12 20:17:58     34s] Undeclared bus Y in module encoder_0 ... created as [2:0].
[07/12 20:17:58     34s] Undeclared bus X in module encoder_7 ... created as [2:0].
[07/12 20:17:58     34s] Undeclared bus Y in module encoder_7 ... created as [2:0].
[07/12 20:17:58     34s] Undeclared bus X in module encoder_6 ... created as [2:0].
[07/12 20:17:58     34s] Undeclared bus Y in module encoder_6 ... created as [2:0].
[07/12 20:17:58     34s] Undeclared bus X in module encoder_5 ... created as [2:0].
[07/12 20:17:58     34s] Undeclared bus Y in module encoder_5 ... created as [2:0].
[07/12 20:17:58     34s] Undeclared bus X in module encoder_4 ... created as [2:0].
[07/12 20:17:58     34s] Undeclared bus Y in module encoder_4 ... created as [2:0].
[07/12 20:17:58     34s] Undeclared bus X in module encoder_3 ... created as [2:0].
[07/12 20:17:58     34s] Undeclared bus Y in module encoder_3 ... created as [2:0].
[07/12 20:17:58     34s] Undeclared bus X in module encoder_2 ... created as [2:0].
[07/12 20:17:58     34s] Undeclared bus Y in module encoder_2 ... created as [2:0].
[07/12 20:17:58     34s] Undeclared bus X in module encoder_1 ... created as [2:0].
[07/12 20:17:58     34s] Undeclared bus Y in module encoder_1 ... created as [2:0].
[07/12 20:17:58     34s] Undeclared bus A in module P4adder_N32_M4_1 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus B in module P4adder_N32_M4_1 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus Y in module P4adder_N32_M4_1 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus A in module MUX21_GENERIC_N32_1 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus B in module MUX21_GENERIC_N32_1 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus Y in module MUX21_GENERIC_N32_1 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus D in module reg_generic_N32_1 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus Q in module reg_generic_N32_1 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus D in module reg_generic_N32_0 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus Q in module reg_generic_N32_0 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus A in module MUX21_GENERIC_N32_4 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus B in module MUX21_GENERIC_N32_4 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus Y in module MUX21_GENERIC_N32_4 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus A in module MUX21_GENERIC_N32_3 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus B in module MUX21_GENERIC_N32_3 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus Y in module MUX21_GENERIC_N32_3 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus A in module MUX21_GENERIC_N32_2 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus B in module MUX21_GENERIC_N32_2 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus Y in module MUX21_GENERIC_N32_2 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus SEL in module MUX41_1 ... created as [1:0].
[07/12 20:17:58     34s] Undeclared bus D in module reg_generic_N32_3 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus Q in module reg_generic_N32_3 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus D in module reg_generic_N32_2 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus Q in module reg_generic_N32_2 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus D in module reg_generic_N32_8 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus Q in module reg_generic_N32_8 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus D in module reg_wr_0 ... created as [5:0].
[07/12 20:17:58     34s] Undeclared bus Q in module reg_wr_0 ... created as [5:0].
[07/12 20:17:58     34s] Undeclared bus D in module reg_wr_3 ... created as [5:0].
[07/12 20:17:58     34s] Undeclared bus Q in module reg_wr_3 ... created as [5:0].
[07/12 20:17:58     34s] Undeclared bus D in module reg_wr_2 ... created as [5:0].
[07/12 20:17:58     34s] Undeclared bus Q in module reg_wr_2 ... created as [5:0].
[07/12 20:17:58     34s] Undeclared bus D in module reg_wr_1 ... created as [5:0].
[07/12 20:17:58     34s] Undeclared bus Q in module reg_wr_1 ... created as [5:0].
[07/12 20:17:58     34s] Undeclared bus A in module MUX21_GENERIC_N32_0 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus B in module MUX21_GENERIC_N32_0 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus Y in module MUX21_GENERIC_N32_0 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus A in module P4adder_N32_M4_0 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus B in module P4adder_N32_M4_0 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus Y in module P4adder_N32_M4_0 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus A in module MUX21_GENERIC_N32_5 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus B in module MUX21_GENERIC_N32_5 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus Y in module MUX21_GENERIC_N32_5 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus SEL in module MUX41_0 ... created as [1:0].
[07/12 20:17:58     34s] Undeclared bus D in module reg_generic_N32_7 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus Q in module reg_generic_N32_7 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus D in module reg_generic_N32_6 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus Q in module reg_generic_N32_6 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus D in module reg_generic_N32_5 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus Q in module reg_generic_N32_5 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus D in module reg_generic_N32_4 ... created as [31:0].
[07/12 20:17:58     34s] Undeclared bus Q in module reg_generic_N32_4 ... created as [31:0].
[07/12 20:17:58     34s] 
[07/12 20:17:58     34s] *** Memory Usage v#1 (Current mem = 553.777M, initial mem = 183.457M) ***
[07/12 20:17:58     34s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=553.8M) ***
[07/12 20:17:58     34s] #% End Load netlist data ... (date=07/12 20:17:58, total cpu=0:00:00.3, real=0:00:00.0, peak res=516.6M, current mem=453.0M)
[07/12 20:17:58     34s] Top level cell is top_entity.
[07/12 20:17:58     34s] Hooked 134 DB cells to tlib cells.
[07/12 20:17:58     34s] **WARN: (IMPDB-2504):	Cell 'HA_1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 20:17:58     34s] **WARN: (IMPDB-2504):	Cell 'FA_140' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 20:17:58     34s] **WARN: (IMPDB-2504):	Cell 'FA_141' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 20:17:58     34s] **WARN: (IMPDB-2504):	Cell 'FA_142' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 20:17:58     34s] **WARN: (IMPDB-2504):	Cell 'FA_143' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 20:17:58     34s] **WARN: (IMPDB-2504):	Cell 'FA_144' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 20:17:58     34s] **WARN: (IMPDB-2504):	Cell 'FA_145' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 20:17:58     34s] **WARN: (IMPDB-2504):	Cell 'FA_146' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 20:17:58     34s] **WARN: (IMPDB-2504):	Cell 'FA_147' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 20:17:58     34s] **WARN: (IMPDB-2504):	Cell 'FA_148' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 20:17:58     34s] **WARN: (IMPDB-2504):	Cell 'FA_149' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 20:17:58     34s] **WARN: (IMPDB-2504):	Cell 'FA_150' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 20:17:58     34s] **WARN: (IMPDB-2504):	Cell 'FA_151' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 20:17:58     34s] **WARN: (IMPDB-2504):	Cell 'FA_152' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 20:17:58     34s] **WARN: (IMPDB-2504):	Cell 'FA_153' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 20:17:58     34s] **WARN: (IMPDB-2504):	Cell 'FA_154' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 20:17:58     34s] **WARN: (IMPDB-2504):	Cell 'FA_155' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 20:17:58     34s] **WARN: (IMPDB-2504):	Cell 'FA_156' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 20:17:58     34s] **WARN: (IMPDB-2504):	Cell 'FA_157' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 20:17:58     34s] **WARN: (IMPDB-2504):	Cell 'FA_158' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 20:17:58     34s] **WARN: (EMS-27):	Message (IMPDB-2504) has exceeded the current message display limit of 20.
[07/12 20:17:58     34s] To increase the message display limit, refer to the product command reference manual.
[07/12 20:17:58     34s] Cell 'FA_129' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_129' as output for net 'S[31]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_130' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_130' as output for net 'S[30]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_131' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_131' as output for net 'S[29]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_132' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_132' as output for net 'S[28]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_133' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_133' as output for net 'S[27]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_134' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_134' as output for net 'S[26]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_135' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_135' as output for net 'S[25]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_136' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_136' as output for net 'S[24]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_137' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_137' as output for net 'S[23]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_138' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_138' as output for net 'S[22]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_139' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_139' as output for net 'S[21]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_140' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_140' as output for net 'S[20]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_141' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_141' as output for net 'S[19]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_142' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_142' as output for net 'S[18]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_143' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_143' as output for net 'S[17]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_144' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_144' as output for net 'S[16]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_145' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_145' as output for net 'S[15]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_146' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_146' as output for net 'S[14]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_147' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_147' as output for net 'S[13]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_148' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_148' as output for net 'S[12]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_149' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_149' as output for net 'S[11]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_150' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_150' as output for net 'S[10]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_151' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_151' as output for net 'S[9]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_152' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_152' as output for net 'S[8]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_153' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_153' as output for net 'S[7]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_154' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_154' as output for net 'S[6]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_155' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_155' as output for net 'S[5]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_156' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_156' as output for net 'S[4]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_157' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_157' as output for net 'S[3]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_158' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_158' as output for net 'S[2]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_159' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_159' as output for net 'S[1]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'HA_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'HA_1' as output for net 'S[0]' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_129' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Co' of cell 'FA_129' as output for net 'Co' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_160' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_160' as output for net 'S[29]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_161' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_161' as output for net 'S[28]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_162' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_162' as output for net 'S[27]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_163' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_163' as output for net 'S[26]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_164' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_164' as output for net 'S[25]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_165' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_165' as output for net 'S[24]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_166' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_166' as output for net 'S[23]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_167' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_167' as output for net 'S[22]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_168' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_168' as output for net 'S[21]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_169' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_169' as output for net 'S[20]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_170' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_170' as output for net 'S[19]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_171' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_171' as output for net 'S[18]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_172' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_172' as output for net 'S[17]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_173' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_173' as output for net 'S[16]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_174' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_174' as output for net 'S[15]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_175' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_175' as output for net 'S[14]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_176' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_176' as output for net 'S[13]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_177' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_177' as output for net 'S[12]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_178' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_178' as output for net 'S[11]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_179' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_179' as output for net 'S[10]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_180' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_180' as output for net 'S[9]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_181' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_181' as output for net 'S[8]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_182' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_182' as output for net 'S[7]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_183' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_183' as output for net 'S[6]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_184' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_184' as output for net 'S[5]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_185' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_185' as output for net 'S[4]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_186' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_186' as output for net 'S[3]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_187' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_187' as output for net 'S[2]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_188' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_188' as output for net 'S[1]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'HA_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'HA_2' as output for net 'S[0]' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_160' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Co' of cell 'FA_160' as output for net 'Co' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_189' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_189' as output for net 'S[27]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_190' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_190' as output for net 'S[26]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_191' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_191' as output for net 'S[25]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_192' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_192' as output for net 'S[24]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_193' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_193' as output for net 'S[23]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_194' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_194' as output for net 'S[22]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_195' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_195' as output for net 'S[21]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_196' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_196' as output for net 'S[20]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_197' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_197' as output for net 'S[19]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_198' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_198' as output for net 'S[18]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_199' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_199' as output for net 'S[17]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_200' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_200' as output for net 'S[16]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_201' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_201' as output for net 'S[15]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_202' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_202' as output for net 'S[14]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_203' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_203' as output for net 'S[13]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_204' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_204' as output for net 'S[12]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_205' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_205' as output for net 'S[11]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_206' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_206' as output for net 'S[10]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_207' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_207' as output for net 'S[9]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_208' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_208' as output for net 'S[8]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_209' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_209' as output for net 'S[7]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_210' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_210' as output for net 'S[6]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_211' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_211' as output for net 'S[5]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_212' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_212' as output for net 'S[4]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_213' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_213' as output for net 'S[3]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_214' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_214' as output for net 'S[2]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_215' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_215' as output for net 'S[1]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'HA_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'HA_3' as output for net 'S[0]' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_189' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Co' of cell 'FA_189' as output for net 'Co' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_216' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_216' as output for net 'S[25]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_217' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_217' as output for net 'S[24]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_218' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_218' as output for net 'S[23]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_219' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_219' as output for net 'S[22]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_220' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_220' as output for net 'S[21]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_221' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_221' as output for net 'S[20]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_222' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_222' as output for net 'S[19]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_223' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_223' as output for net 'S[18]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_224' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_224' as output for net 'S[17]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_225' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_225' as output for net 'S[16]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_226' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_226' as output for net 'S[15]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_227' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_227' as output for net 'S[14]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_228' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_228' as output for net 'S[13]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_229' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_229' as output for net 'S[12]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_230' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_230' as output for net 'S[11]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_231' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_231' as output for net 'S[10]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_232' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_232' as output for net 'S[9]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_233' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_233' as output for net 'S[8]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_234' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_234' as output for net 'S[7]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_235' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_235' as output for net 'S[6]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_236' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_236' as output for net 'S[5]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_237' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_237' as output for net 'S[4]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_238' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_238' as output for net 'S[3]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_239' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_239' as output for net 'S[2]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_240' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_240' as output for net 'S[1]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'HA_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'HA_4' as output for net 'S[0]' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_216' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Co' of cell 'FA_216' as output for net 'Co' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_241' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_241' as output for net 'S[23]' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_242' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_242' as output for net 'S[22]' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_243' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_243' as output for net 'S[21]' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_244' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_244' as output for net 'S[20]' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_245' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_245' as output for net 'S[19]' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_246' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_246' as output for net 'S[18]' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_247' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_247' as output for net 'S[17]' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_248' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_248' as output for net 'S[16]' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_249' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_249' as output for net 'S[15]' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_250' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_250' as output for net 'S[14]' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_251' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_251' as output for net 'S[13]' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_252' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_252' as output for net 'S[12]' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_253' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_253' as output for net 'S[11]' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_254' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_254' as output for net 'S[10]' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_255' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_255' as output for net 'S[9]' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_256' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_256' as output for net 'S[8]' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_257' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_257' as output for net 'S[7]' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_258' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_258' as output for net 'S[6]' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_259' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_259' as output for net 'S[5]' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_260' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_260' as output for net 'S[4]' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_261' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_261' as output for net 'S[3]' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_262' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_262' as output for net 'S[2]' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_263' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_263' as output for net 'S[1]' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'HA_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'HA_5' as output for net 'S[0]' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_241' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Co' of cell 'FA_241' as output for net 'Co' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_264' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_264' as output for net 'S[21]' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_265' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_265' as output for net 'S[20]' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_266' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_266' as output for net 'S[19]' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_267' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_267' as output for net 'S[18]' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_268' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_268' as output for net 'S[17]' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_269' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_269' as output for net 'S[16]' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_270' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_270' as output for net 'S[15]' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_271' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_271' as output for net 'S[14]' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_272' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_272' as output for net 'S[13]' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_273' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_273' as output for net 'S[12]' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_274' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_274' as output for net 'S[11]' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_275' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_275' as output for net 'S[10]' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_276' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_276' as output for net 'S[9]' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_277' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_277' as output for net 'S[8]' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_278' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_278' as output for net 'S[7]' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_279' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_279' as output for net 'S[6]' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_280' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_280' as output for net 'S[5]' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_281' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_281' as output for net 'S[4]' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_282' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_282' as output for net 'S[3]' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_283' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_283' as output for net 'S[2]' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_284' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_284' as output for net 'S[1]' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'HA_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'HA_6' as output for net 'S[0]' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_264' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Co' of cell 'FA_264' as output for net 'Co' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_285' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_285' as output for net 'S[19]' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_286' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_286' as output for net 'S[18]' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_287' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_287' as output for net 'S[17]' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_288' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_288' as output for net 'S[16]' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_289' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_289' as output for net 'S[15]' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_290' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_290' as output for net 'S[14]' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_291' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_291' as output for net 'S[13]' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_292' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_292' as output for net 'S[12]' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_293' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_293' as output for net 'S[11]' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_294' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_294' as output for net 'S[10]' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_295' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_295' as output for net 'S[9]' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_296' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_296' as output for net 'S[8]' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_297' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_297' as output for net 'S[7]' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_298' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_298' as output for net 'S[6]' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_299' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_299' as output for net 'S[5]' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_300' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_300' as output for net 'S[4]' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_301' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_301' as output for net 'S[3]' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_302' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_302' as output for net 'S[2]' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_303' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_303' as output for net 'S[1]' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'HA_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'HA_0' as output for net 'S[0]' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_285' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Co' of cell 'FA_285' as output for net 'Co' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_304' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_304' as output for net 'S[15]' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_305' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_305' as output for net 'S[14]' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_306' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_306' as output for net 'S[13]' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_307' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_307' as output for net 'S[12]' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_308' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_308' as output for net 'S[11]' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_309' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_309' as output for net 'S[10]' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_310' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_310' as output for net 'S[9]' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_311' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_311' as output for net 'S[8]' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_312' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_312' as output for net 'S[7]' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_313' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_313' as output for net 'S[6]' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_314' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_314' as output for net 'S[5]' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_315' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_315' as output for net 'S[4]' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_316' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_316' as output for net 'S[3]' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_317' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_317' as output for net 'S[2]' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_318' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_318' as output for net 'S[1]' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_0' as output for net 'S[0]' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_304' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Co' of cell 'FA_304' as output for net 'Co' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'encoder_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'encoder_1' as output for net '\enc2mux[7][2] ' in module 'boothmul_N16_M16'.
[07/12 20:17:58     34s] Cell 'encoder_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'encoder_1' as output for net '\enc2mux[7][1] ' in module 'boothmul_N16_M16'.
[07/12 20:17:58     34s] Cell 'encoder_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'encoder_1' as output for net '\enc2mux[7][0] ' in module 'boothmul_N16_M16'.
[07/12 20:17:58     34s] Cell 'encoder_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'encoder_2' as output for net '\enc2mux[6][2] ' in module 'boothmul_N16_M16'.
[07/12 20:17:58     34s] Cell 'encoder_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'encoder_2' as output for net '\enc2mux[6][1] ' in module 'boothmul_N16_M16'.
[07/12 20:17:58     34s] Cell 'encoder_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'encoder_2' as output for net '\enc2mux[6][0] ' in module 'boothmul_N16_M16'.
[07/12 20:17:58     34s] Cell 'encoder_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'encoder_3' as output for net '\enc2mux[5][2] ' in module 'boothmul_N16_M16'.
[07/12 20:17:58     34s] Cell 'encoder_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'encoder_3' as output for net '\enc2mux[5][1] ' in module 'boothmul_N16_M16'.
[07/12 20:17:58     34s] Cell 'encoder_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'encoder_3' as output for net '\enc2mux[5][0] ' in module 'boothmul_N16_M16'.
[07/12 20:17:58     34s] Cell 'encoder_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'encoder_4' as output for net '\enc2mux[4][2] ' in module 'boothmul_N16_M16'.
[07/12 20:17:58     34s] Cell 'encoder_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'encoder_4' as output for net '\enc2mux[4][1] ' in module 'boothmul_N16_M16'.
[07/12 20:17:58     34s] Cell 'encoder_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'encoder_4' as output for net '\enc2mux[4][0] ' in module 'boothmul_N16_M16'.
[07/12 20:17:58     34s] Cell 'encoder_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'encoder_5' as output for net '\enc2mux[3][2] ' in module 'boothmul_N16_M16'.
[07/12 20:17:58     34s] Cell 'encoder_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'encoder_5' as output for net '\enc2mux[3][1] ' in module 'boothmul_N16_M16'.
[07/12 20:17:58     34s] Cell 'encoder_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'encoder_5' as output for net '\enc2mux[3][0] ' in module 'boothmul_N16_M16'.
[07/12 20:17:58     34s] Cell 'encoder_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'encoder_6' as output for net '\enc2mux[2][2] ' in module 'boothmul_N16_M16'.
[07/12 20:17:58     34s] Cell 'encoder_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'encoder_6' as output for net '\enc2mux[2][1] ' in module 'boothmul_N16_M16'.
[07/12 20:17:58     34s] Cell 'encoder_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'encoder_6' as output for net '\enc2mux[2][0] ' in module 'boothmul_N16_M16'.
[07/12 20:17:58     34s] Cell 'encoder_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'encoder_7' as output for net '\enc2mux[1][2] ' in module 'boothmul_N16_M16'.
[07/12 20:17:58     34s] Cell 'encoder_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'encoder_7' as output for net '\enc2mux[1][1] ' in module 'boothmul_N16_M16'.
[07/12 20:17:58     34s] Cell 'encoder_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'encoder_7' as output for net '\enc2mux[1][0] ' in module 'boothmul_N16_M16'.
[07/12 20:17:58     34s] Cell 'encoder_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'encoder_0' as output for net '\enc2mux[0][2] ' in module 'boothmul_N16_M16'.
[07/12 20:17:58     34s] Cell 'encoder_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'encoder_0' as output for net '\enc2mux[0][1] ' in module 'boothmul_N16_M16'.
[07/12 20:17:58     34s] Cell 'encoder_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'encoder_0' as output for net '\enc2mux[0][0] ' in module 'boothmul_N16_M16'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'P4adder_N32_M4_1' as output for net 'Y[32]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'P4adder_N32_M4_1' as output for net 'Y[31]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'P4adder_N32_M4_1' as output for net 'Y[30]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'P4adder_N32_M4_1' as output for net 'Y[29]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'P4adder_N32_M4_1' as output for net 'Y[28]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'P4adder_N32_M4_1' as output for net 'Y[27]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'P4adder_N32_M4_1' as output for net 'Y[26]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'P4adder_N32_M4_1' as output for net 'Y[25]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'P4adder_N32_M4_1' as output for net 'Y[24]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'P4adder_N32_M4_1' as output for net 'Y[23]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'P4adder_N32_M4_1' as output for net 'Y[22]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'P4adder_N32_M4_1' as output for net 'Y[21]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'P4adder_N32_M4_1' as output for net 'Y[20]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'P4adder_N32_M4_1' as output for net 'Y[19]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'P4adder_N32_M4_1' as output for net 'Y[18]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'P4adder_N32_M4_1' as output for net 'Y[17]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'P4adder_N32_M4_1' as output for net 'Y[16]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'P4adder_N32_M4_1' as output for net 'Y[15]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'P4adder_N32_M4_1' as output for net 'Y[14]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'P4adder_N32_M4_1' as output for net 'Y[13]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'P4adder_N32_M4_1' as output for net 'Y[12]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'P4adder_N32_M4_1' as output for net 'Y[11]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'P4adder_N32_M4_1' as output for net 'Y[10]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'P4adder_N32_M4_1' as output for net 'Y[9]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'P4adder_N32_M4_1' as output for net 'Y[8]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'P4adder_N32_M4_1' as output for net 'Y[7]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'P4adder_N32_M4_1' as output for net 'Y[6]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'P4adder_N32_M4_1' as output for net 'Y[5]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'P4adder_N32_M4_1' as output for net 'Y[4]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'P4adder_N32_M4_1' as output for net 'Y[3]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'P4adder_N32_M4_1' as output for net 'Y[2]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'P4adder_N32_M4_1' as output for net 'Y[1]' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Co' of cell 'P4adder_N32_M4_1' as output for net 'Co' in module 'P4adder_subtr_N32_M4'.
[07/12 20:17:58     34s] Cell 'NAND4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_1' as output for net 'Y[31]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_2' as output for net 'Y[30]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_3' as output for net 'Y[29]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_4' as output for net 'Y[28]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_5' as output for net 'Y[27]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_6' as output for net 'Y[26]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_7' as output for net 'Y[25]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_8' as output for net 'Y[24]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_9' as output for net 'Y[23]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_10' as output for net 'Y[22]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_11' as output for net 'Y[21]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_12' as output for net 'Y[20]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_13' as output for net 'Y[19]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_14' as output for net 'Y[18]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_15' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_15' as output for net 'Y[17]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_16' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_16' as output for net 'Y[16]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_17' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_17' as output for net 'Y[15]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_18' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_18' as output for net 'Y[14]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_19' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_19' as output for net 'Y[13]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_20' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_20' as output for net 'Y[12]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_21' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_21' as output for net 'Y[11]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_22' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_22' as output for net 'Y[10]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_23' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_23' as output for net 'Y[9]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_24' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_24' as output for net 'Y[8]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_25' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_25' as output for net 'Y[7]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_26' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_26' as output for net 'Y[6]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_27' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_27' as output for net 'Y[5]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_28' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_28' as output for net 'Y[4]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_29' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_29' as output for net 'Y[3]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_30' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_30' as output for net 'Y[2]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_31' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_31' as output for net 'Y[1]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_0' as output for net 'Y[0]' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_257' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_257' as output for net 'Q[4]' in module 'reg_generic_N5'.
[07/12 20:17:58     34s] Cell 'FD_s_258' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_258' as output for net 'Q[3]' in module 'reg_generic_N5'.
[07/12 20:17:58     34s] Cell 'FD_s_259' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_259' as output for net 'Q[2]' in module 'reg_generic_N5'.
[07/12 20:17:58     34s] Cell 'FD_s_260' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_260' as output for net 'Q[1]' in module 'reg_generic_N5'.
[07/12 20:17:58     34s] Cell 'FD_s_261' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_261' as output for net 'Q[0]' in module 'reg_generic_N5'.
[07/12 20:17:58     34s] Cell 'FD_s_294' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_294' as output for net 'Q[25]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_295' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_295' as output for net 'Q[24]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_296' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_296' as output for net 'Q[23]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_297' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_297' as output for net 'Q[22]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_298' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_298' as output for net 'Q[21]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_299' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_299' as output for net 'Q[20]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_300' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_300' as output for net 'Q[19]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_301' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_301' as output for net 'Q[18]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_302' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_302' as output for net 'Q[17]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_303' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_303' as output for net 'Q[16]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_304' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_304' as output for net 'Q[15]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_305' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_305' as output for net 'Q[14]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_306' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_306' as output for net 'Q[13]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_307' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_307' as output for net 'Q[12]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_308' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_308' as output for net 'Q[11]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_309' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_309' as output for net 'Q[10]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_310' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_310' as output for net 'Q[9]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_311' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_311' as output for net 'Q[8]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_312' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_312' as output for net 'Q[7]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_313' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_313' as output for net 'Q[6]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_314' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_314' as output for net 'Q[5]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_315' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_315' as output for net 'Q[4]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_316' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_316' as output for net 'Q[3]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_317' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_317' as output for net 'Q[2]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_318' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_318' as output for net 'Q[1]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'FD_s_319' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_319' as output for net 'Q[0]' in module 'reg_generic_N26'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[31]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[30]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[29]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[28]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[27]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[26]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[25]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[24]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[23]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[22]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[21]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[20]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[19]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[18]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[17]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[16]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[15]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[14]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[13]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[12]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[11]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[10]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[9]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[8]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[7]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[6]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[5]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[4]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[3]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[2]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[1]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[0]' in module 'write_back_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[31]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[31]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[30]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[30]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[29]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[29]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[28]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[28]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[27]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[27]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[26]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[26]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[25]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[25]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[24]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[24]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[23]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[23]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[22]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[22]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[21]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[21]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[20]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[20]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[19]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[19]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[18]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[18]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[17]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[17]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[16]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[16]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[15]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[15]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[14]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[14]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[13]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[13]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[12]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[12]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[11]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[11]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[10]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[10]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[9]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[9]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[8]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[8]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[7]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[7]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[6]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[6]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[5]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[4]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[3]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[2]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[1]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[0]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[31]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[31]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[30]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[30]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[29]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[29]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[28]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[28]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[27]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[27]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[26]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[26]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[25]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[25]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[24]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[24]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[23]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[23]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[22]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[22]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[21]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[21]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[20]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[20]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[19]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[19]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[18]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[18]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[17]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[17]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[16]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[16]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[15]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[15]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[14]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[14]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[13]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[13]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[12]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[12]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[11]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[11]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[10]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[10]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[9]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[9]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[8]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[8]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[7]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[7]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[6]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[6]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[5]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[4]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[3]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[2]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[1]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[0]' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'MUX21_1' as output for net 'sig_wr_enable' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[31]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[31]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[30]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[30]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[29]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[29]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[28]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[28]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[27]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[27]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[26]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[26]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[25]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[25]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[24]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[24]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[23]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[23]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[22]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[22]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[21]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[21]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[20]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[20]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[19]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[19]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[18]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[18]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[17]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[17]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[16]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[16]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[15]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[15]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[14]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[14]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[13]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[13]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[12]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[12]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[11]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[11]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[10]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[10]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[9]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[9]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[8]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[8]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[7]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[7]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[6]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[6]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[5]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[4]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[3]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[2]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[1]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[0]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[31]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[31]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[30]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[30]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[29]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[29]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[28]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[28]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[27]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[27]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[26]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[26]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[25]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[25]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[24]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[24]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[23]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[23]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[22]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[22]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[21]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[21]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[20]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[20]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[19]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[19]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[18]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[18]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[17]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[17]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[16]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[16]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[15]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[15]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[14]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[14]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[13]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[13]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[12]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[12]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[11]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[11]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[10]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[10]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[9]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[9]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[8]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[8]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[7]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[7]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[6]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[6]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[5]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[4]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[3]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[2]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[1]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[0]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX41_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'MUX41_1' as output for net '\sig_comparison[0] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[31]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[30]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[29]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[28]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[27]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[26]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[25]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[24]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[23]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[22]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[21]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[20]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[19]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[18]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[17]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[16]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[15]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[14]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[13]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[12]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[11]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[10]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[9]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[8]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[7]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[6]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[5]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[4]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[3]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[2]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[1]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[0]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[31]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[30]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[29]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[28]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[27]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[26]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[25]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[24]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[23]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[22]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[21]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[20]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[19]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[18]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[17]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[16]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[15]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[14]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[13]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[12]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[11]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[10]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[9]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[8]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[7]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[6]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[5]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[4]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[3]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[2]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[1]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[0]' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[31]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[31]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[30]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[30]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[29]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[29]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[28]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[28]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[27]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[27]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[26]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[26]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[25]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[25]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[24]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[24]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[23]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[23]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[22]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[22]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[21]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[21]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[20]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[20]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[19]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[19]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[18]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[18]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[17]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[17]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[16]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[16]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[15]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[15]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[14]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[14]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[13]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[13]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[12]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[12]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[11]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[11]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[10]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[10]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[9]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[9]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[8]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[8]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[7]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[7]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[6]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[6]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[5]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[4]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[3]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[2]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[1]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[0]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[31]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[31]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[30]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[30]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[29]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[29]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[28]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[28]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[27]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[27]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[26]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[26]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[25]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[25]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[24]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[24]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[23]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[23]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[22]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[22]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[21]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[21]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[20]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[20]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[19]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[19]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[18]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[18]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[17]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[17]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[16]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[16]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[15]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[15]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[14]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[14]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[13]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[13]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[12]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[12]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[11]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[11]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[10]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[10]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[9]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[9]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[8]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[8]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[7]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[7]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[6]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[6]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[5]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[4]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[3]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[2]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[1]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[0]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[31]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[31]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[30]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[30]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[29]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[29]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[28]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[28]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[27]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[27]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[26]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[26]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[25]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[25]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[24]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[24]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[23]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[23]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[22]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[22]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[21]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[21]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[20]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[20]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[19]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[19]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[18]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[18]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[17]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[17]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[16]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[16]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[15]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[15]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[14]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[14]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[13]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[13]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[12]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[12]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[11]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[11]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[10]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[10]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[9]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[9]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[8]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[8]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[7]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[7]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[6]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[6]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[5]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[4]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[3]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[2]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[1]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[0]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[31]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[31]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[30]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[30]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[29]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[29]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[28]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[28]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[27]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[27]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[26]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[26]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[25]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[25]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[24]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[24]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[23]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[23]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[22]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[22]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[21]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[21]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[20]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[20]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[19]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[19]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[18]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[18]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[17]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[17]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[16]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[16]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[15]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[15]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[14]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[14]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[13]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[13]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[12]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[12]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[11]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[11]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[10]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[10]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[9]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[9]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[8]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[8]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[7]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[7]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[6]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[6]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[5]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[4]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[3]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[2]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[1]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[0]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[31]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[30]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[29]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[28]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[27]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[26]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[25]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[24]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[23]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[22]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[21]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[20]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[19]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[18]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[17]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[16]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[15]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[14]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[13]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[12]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[11]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[10]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[9]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[8]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[7]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[6]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[5]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[4]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[3]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[2]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[1]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[0]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_wr_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_wr_0' as output for net 'REG_DELAY1[5]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_wr_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_wr_0' as output for net 'REG_DELAY1[4]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_wr_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_wr_0' as output for net 'REG_DELAY1[3]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_wr_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_wr_0' as output for net 'REG_DELAY1[2]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_wr_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_wr_0' as output for net 'REG_DELAY1[1]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_wr_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_wr_0' as output for net 'REG_DELAY1[0]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_wr_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_wr_1' as output for net 'REG_DELAY4[5]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_wr_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_wr_1' as output for net 'REG_DELAY4[4]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_wr_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_wr_1' as output for net 'REG_DELAY4[3]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_wr_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_wr_1' as output for net 'REG_DELAY4[2]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_wr_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_wr_1' as output for net 'REG_DELAY4[1]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_wr_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_wr_1' as output for net 'REG_DELAY4[0]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'MUX21_0' as output for net 'sig_wr_flush' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'FD_s_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_1' as output for net 'Q[31]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_2' as output for net 'Q[30]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_3' as output for net 'Q[29]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_4' as output for net 'Q[28]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_5' as output for net 'Q[27]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_6' as output for net 'Q[26]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_7' as output for net 'Q[25]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_8' as output for net 'Q[24]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_9' as output for net 'Q[23]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_10' as output for net 'Q[22]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_11' as output for net 'Q[21]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_12' as output for net 'Q[20]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_13' as output for net 'Q[19]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_14' as output for net 'Q[18]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_15' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_15' as output for net 'Q[17]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_16' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_16' as output for net 'Q[16]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_17' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_17' as output for net 'Q[15]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_18' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_18' as output for net 'Q[14]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_19' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_19' as output for net 'Q[13]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_20' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_20' as output for net 'Q[12]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_21' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_21' as output for net 'Q[11]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_22' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_22' as output for net 'Q[10]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_23' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_23' as output for net 'Q[9]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_24' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_24' as output for net 'Q[8]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_25' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_25' as output for net 'Q[7]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_26' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_26' as output for net 'Q[6]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_27' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_27' as output for net 'Q[5]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_28' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_28' as output for net 'Q[4]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_29' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_29' as output for net 'Q[3]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_30' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_30' as output for net 'Q[2]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_31' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_31' as output for net 'Q[1]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FD_s_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_0' as output for net 'Q[0]' in module 'reg_generic_N32'.
[07/12 20:17:58     34s] Cell 'FA_151' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_151' as output for net '\CTMP[9] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_152' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_152' as output for net '\CTMP[8] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_153' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_153' as output for net '\CTMP[7] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_154' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_154' as output for net '\CTMP[6] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_155' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_155' as output for net '\CTMP[5] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_156' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_156' as output for net '\CTMP[4] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_157' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_157' as output for net '\CTMP[3] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_129' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_129' as output for net '\CTMP[31] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_130' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_130' as output for net '\CTMP[30] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_158' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_158' as output for net '\CTMP[2] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_131' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_131' as output for net '\CTMP[29] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_132' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_132' as output for net '\CTMP[28] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_133' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_133' as output for net '\CTMP[27] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_134' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_134' as output for net '\CTMP[26] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_135' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_135' as output for net '\CTMP[25] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_136' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_136' as output for net '\CTMP[24] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_137' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_137' as output for net '\CTMP[23] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_138' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_138' as output for net '\CTMP[22] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_139' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_139' as output for net '\CTMP[21] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_140' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_140' as output for net '\CTMP[20] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_159' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_159' as output for net '\CTMP[1] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_141' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_141' as output for net '\CTMP[19] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_142' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_142' as output for net '\CTMP[18] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_143' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_143' as output for net '\CTMP[17] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_144' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_144' as output for net '\CTMP[16] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_145' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_145' as output for net '\CTMP[15] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_146' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_146' as output for net '\CTMP[14] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_147' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_147' as output for net '\CTMP[13] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_148' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_148' as output for net '\CTMP[12] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_149' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_149' as output for net '\CTMP[11] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_150' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_150' as output for net '\CTMP[10] ' in module 'rca_N32'.
[07/12 20:17:58     34s] Cell 'FA_180' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_180' as output for net '\CTMP[9] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_181' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_181' as output for net '\CTMP[8] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_182' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_182' as output for net '\CTMP[7] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_183' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_183' as output for net '\CTMP[6] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_184' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_184' as output for net '\CTMP[5] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_185' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_185' as output for net '\CTMP[4] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_186' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_186' as output for net '\CTMP[3] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_187' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_187' as output for net '\CTMP[2] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_160' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_160' as output for net '\CTMP[29] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_161' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_161' as output for net '\CTMP[28] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_162' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_162' as output for net '\CTMP[27] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_163' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_163' as output for net '\CTMP[26] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_164' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_164' as output for net '\CTMP[25] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_165' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_165' as output for net '\CTMP[24] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_166' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_166' as output for net '\CTMP[23] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_167' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_167' as output for net '\CTMP[22] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_168' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_168' as output for net '\CTMP[21] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_169' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_169' as output for net '\CTMP[20] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_188' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_188' as output for net '\CTMP[1] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_170' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_170' as output for net '\CTMP[19] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_171' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_171' as output for net '\CTMP[18] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_172' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_172' as output for net '\CTMP[17] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_173' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_173' as output for net '\CTMP[16] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_174' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_174' as output for net '\CTMP[15] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_175' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_175' as output for net '\CTMP[14] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_176' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_176' as output for net '\CTMP[13] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_177' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_177' as output for net '\CTMP[12] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_178' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_178' as output for net '\CTMP[11] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_179' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_179' as output for net '\CTMP[10] ' in module 'rca_N30'.
[07/12 20:17:58     34s] Cell 'FA_207' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_207' as output for net '\CTMP[9] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_208' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_208' as output for net '\CTMP[8] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_209' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_209' as output for net '\CTMP[7] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_210' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_210' as output for net '\CTMP[6] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_211' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_211' as output for net '\CTMP[5] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_212' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_212' as output for net '\CTMP[4] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_213' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_213' as output for net '\CTMP[3] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_214' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_214' as output for net '\CTMP[2] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_189' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_189' as output for net '\CTMP[27] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_190' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_190' as output for net '\CTMP[26] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_191' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_191' as output for net '\CTMP[25] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_192' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_192' as output for net '\CTMP[24] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_193' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_193' as output for net '\CTMP[23] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_194' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_194' as output for net '\CTMP[22] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_195' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_195' as output for net '\CTMP[21] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_196' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_196' as output for net '\CTMP[20] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_215' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_215' as output for net '\CTMP[1] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_197' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_197' as output for net '\CTMP[19] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_198' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_198' as output for net '\CTMP[18] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_199' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_199' as output for net '\CTMP[17] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_200' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_200' as output for net '\CTMP[16] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_201' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_201' as output for net '\CTMP[15] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_202' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_202' as output for net '\CTMP[14] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_203' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_203' as output for net '\CTMP[13] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_204' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_204' as output for net '\CTMP[12] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_205' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_205' as output for net '\CTMP[11] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_206' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_206' as output for net '\CTMP[10] ' in module 'rca_N28'.
[07/12 20:17:58     34s] Cell 'FA_232' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_232' as output for net '\CTMP[9] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_233' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_233' as output for net '\CTMP[8] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_234' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_234' as output for net '\CTMP[7] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_235' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_235' as output for net '\CTMP[6] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_236' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_236' as output for net '\CTMP[5] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_237' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_237' as output for net '\CTMP[4] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_238' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_238' as output for net '\CTMP[3] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_239' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_239' as output for net '\CTMP[2] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_216' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_216' as output for net '\CTMP[25] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_217' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_217' as output for net '\CTMP[24] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_218' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_218' as output for net '\CTMP[23] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_219' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_219' as output for net '\CTMP[22] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_220' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_220' as output for net '\CTMP[21] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_221' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_221' as output for net '\CTMP[20] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_240' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_240' as output for net '\CTMP[1] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_222' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_222' as output for net '\CTMP[19] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_223' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_223' as output for net '\CTMP[18] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_224' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_224' as output for net '\CTMP[17] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_225' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_225' as output for net '\CTMP[16] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_226' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_226' as output for net '\CTMP[15] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_227' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_227' as output for net '\CTMP[14] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_228' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_228' as output for net '\CTMP[13] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_229' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_229' as output for net '\CTMP[12] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_230' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_230' as output for net '\CTMP[11] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_231' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_231' as output for net '\CTMP[10] ' in module 'rca_N26'.
[07/12 20:17:58     34s] Cell 'FA_255' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_255' as output for net '\CTMP[9] ' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_256' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_256' as output for net '\CTMP[8] ' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_257' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_257' as output for net '\CTMP[7] ' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_258' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_258' as output for net '\CTMP[6] ' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_259' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_259' as output for net '\CTMP[5] ' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_260' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_260' as output for net '\CTMP[4] ' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_261' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_261' as output for net '\CTMP[3] ' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_262' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_262' as output for net '\CTMP[2] ' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_241' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_241' as output for net '\CTMP[23] ' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_242' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_242' as output for net '\CTMP[22] ' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_243' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_243' as output for net '\CTMP[21] ' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_244' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_244' as output for net '\CTMP[20] ' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_263' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_263' as output for net '\CTMP[1] ' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_245' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_245' as output for net '\CTMP[19] ' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_246' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_246' as output for net '\CTMP[18] ' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_247' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_247' as output for net '\CTMP[17] ' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_248' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_248' as output for net '\CTMP[16] ' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_249' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_249' as output for net '\CTMP[15] ' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_250' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_250' as output for net '\CTMP[14] ' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_251' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_251' as output for net '\CTMP[13] ' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_252' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_252' as output for net '\CTMP[12] ' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_253' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_253' as output for net '\CTMP[11] ' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_254' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_254' as output for net '\CTMP[10] ' in module 'rca_N24'.
[07/12 20:17:58     34s] Cell 'FA_276' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_276' as output for net '\CTMP[9] ' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_277' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_277' as output for net '\CTMP[8] ' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_278' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_278' as output for net '\CTMP[7] ' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_279' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_279' as output for net '\CTMP[6] ' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_280' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_280' as output for net '\CTMP[5] ' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_281' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_281' as output for net '\CTMP[4] ' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_282' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_282' as output for net '\CTMP[3] ' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_283' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_283' as output for net '\CTMP[2] ' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_264' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_264' as output for net '\CTMP[21] ' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_265' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_265' as output for net '\CTMP[20] ' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_284' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_284' as output for net '\CTMP[1] ' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_266' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_266' as output for net '\CTMP[19] ' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_267' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_267' as output for net '\CTMP[18] ' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_268' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_268' as output for net '\CTMP[17] ' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_269' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_269' as output for net '\CTMP[16] ' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_270' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_270' as output for net '\CTMP[15] ' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_271' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_271' as output for net '\CTMP[14] ' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_272' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_272' as output for net '\CTMP[13] ' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_273' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_273' as output for net '\CTMP[12] ' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_274' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_274' as output for net '\CTMP[11] ' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_275' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_275' as output for net '\CTMP[10] ' in module 'rca_N22'.
[07/12 20:17:58     34s] Cell 'FA_295' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_295' as output for net '\CTMP[9] ' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_296' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_296' as output for net '\CTMP[8] ' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_297' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_297' as output for net '\CTMP[7] ' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_298' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_298' as output for net '\CTMP[6] ' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_299' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_299' as output for net '\CTMP[5] ' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_300' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_300' as output for net '\CTMP[4] ' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_301' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_301' as output for net '\CTMP[3] ' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_302' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_302' as output for net '\CTMP[2] ' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_303' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_303' as output for net '\CTMP[1] ' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_285' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_285' as output for net '\CTMP[19] ' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_286' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_286' as output for net '\CTMP[18] ' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_287' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_287' as output for net '\CTMP[17] ' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_288' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_288' as output for net '\CTMP[16] ' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_289' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_289' as output for net '\CTMP[15] ' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_290' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_290' as output for net '\CTMP[14] ' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_291' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_291' as output for net '\CTMP[13] ' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_292' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_292' as output for net '\CTMP[12] ' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_293' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_293' as output for net '\CTMP[11] ' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_294' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_294' as output for net '\CTMP[10] ' in module 'rca_N20'.
[07/12 20:17:58     34s] Cell 'FA_310' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_310' as output for net '\CTMP[9] ' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_311' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_311' as output for net '\CTMP[8] ' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_312' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_312' as output for net '\CTMP[7] ' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_313' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_313' as output for net '\CTMP[6] ' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_314' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_314' as output for net '\CTMP[5] ' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_315' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_315' as output for net '\CTMP[4] ' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_316' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_316' as output for net '\CTMP[3] ' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_317' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_317' as output for net '\CTMP[2] ' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_318' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_318' as output for net '\CTMP[1] ' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_304' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_304' as output for net '\CTMP[15] ' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_305' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_305' as output for net '\CTMP[14] ' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_306' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_306' as output for net '\CTMP[13] ' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_307' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_307' as output for net '\CTMP[12] ' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_308' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_308' as output for net '\CTMP[11] ' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'FA_309' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_309' as output for net '\CTMP[10] ' in module 'rcas_N16'.
[07/12 20:17:58     34s] Cell 'NAND3_89' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_89' as output for net '\L3[9] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_93' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_93' as output for net '\L3[8] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_97' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_97' as output for net '\L3[7] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_101' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_101' as output for net '\L3[6] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_105' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_105' as output for net '\L3[5] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_109' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_109' as output for net '\L3[4] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_113' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_113' as output for net '\L3[3] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_1' as output for net '\L3[31] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_5' as output for net '\L3[30] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_117' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_117' as output for net '\L3[2] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_9' as output for net '\L3[29] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_13' as output for net '\L3[28] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_17' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_17' as output for net '\L3[27] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_21' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_21' as output for net '\L3[26] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_25' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_25' as output for net '\L3[25] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_29' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_29' as output for net '\L3[24] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_33' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_33' as output for net '\L3[23] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_37' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_37' as output for net '\L3[22] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_41' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_41' as output for net '\L3[21] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_45' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_45' as output for net '\L3[20] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_121' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_121' as output for net '\L3[1] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_49' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_49' as output for net '\L3[19] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_53' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_53' as output for net '\L3[18] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_57' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_57' as output for net '\L3[17] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_61' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_61' as output for net '\L3[16] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_65' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_65' as output for net '\L3[15] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_69' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_69' as output for net '\L3[14] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_73' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_73' as output for net '\L3[13] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_77' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_77' as output for net '\L3[12] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_81' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_81' as output for net '\L3[11] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_85' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_85' as output for net '\L3[10] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_125' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_125' as output for net '\L3[0] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_90' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_90' as output for net '\L2[9] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_94' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_94' as output for net '\L2[8] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_98' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_98' as output for net '\L2[7] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_102' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_102' as output for net '\L2[6] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_106' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_106' as output for net '\L2[5] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_110' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_110' as output for net '\L2[4] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_114' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_114' as output for net '\L2[3] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_2' as output for net '\L2[31] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_6' as output for net '\L2[30] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_118' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_118' as output for net '\L2[2] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_10' as output for net '\L2[29] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_14' as output for net '\L2[28] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_18' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_18' as output for net '\L2[27] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_22' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_22' as output for net '\L2[26] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_26' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_26' as output for net '\L2[25] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_30' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_30' as output for net '\L2[24] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_34' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_34' as output for net '\L2[23] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_38' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_38' as output for net '\L2[22] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_42' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_42' as output for net '\L2[21] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_46' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_46' as output for net '\L2[20] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_122' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_122' as output for net '\L2[1] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_50' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_50' as output for net '\L2[19] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_54' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_54' as output for net '\L2[18] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_58' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_58' as output for net '\L2[17] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_62' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_62' as output for net '\L2[16] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_66' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_66' as output for net '\L2[15] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_70' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_70' as output for net '\L2[14] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_74' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_74' as output for net '\L2[13] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_78' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_78' as output for net '\L2[12] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_82' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_82' as output for net '\L2[11] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_86' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_86' as output for net '\L2[10] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_126' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_126' as output for net '\L2[0] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_91' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_91' as output for net '\L1[9] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_95' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_95' as output for net '\L1[8] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_99' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_99' as output for net '\L1[7] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_103' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_103' as output for net '\L1[6] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_107' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_107' as output for net '\L1[5] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_111' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_111' as output for net '\L1[4] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_115' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_115' as output for net '\L1[3] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_3' as output for net '\L1[31] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_7' as output for net '\L1[30] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_119' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_119' as output for net '\L1[2] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_11' as output for net '\L1[29] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_15' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_15' as output for net '\L1[28] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_19' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_19' as output for net '\L1[27] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_23' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_23' as output for net '\L1[26] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_27' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_27' as output for net '\L1[25] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_31' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_31' as output for net '\L1[24] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_35' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_35' as output for net '\L1[23] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_39' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_39' as output for net '\L1[22] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_43' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_43' as output for net '\L1[21] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_47' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_47' as output for net '\L1[20] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_123' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_123' as output for net '\L1[1] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_51' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_51' as output for net '\L1[19] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_55' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_55' as output for net '\L1[18] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_59' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_59' as output for net '\L1[17] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_63' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_63' as output for net '\L1[16] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_67' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_67' as output for net '\L1[15] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_71' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_71' as output for net '\L1[14] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_75' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_75' as output for net '\L1[13] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_79' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_79' as output for net '\L1[12] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_83' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_83' as output for net '\L1[11] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_87' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_87' as output for net '\L1[10] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_127' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_127' as output for net '\L1[0] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_92' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_92' as output for net '\L0[9] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_96' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_96' as output for net '\L0[8] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_100' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_100' as output for net '\L0[7] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_104' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_104' as output for net '\L0[6] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_108' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_108' as output for net '\L0[5] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_112' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_112' as output for net '\L0[4] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_116' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_116' as output for net '\L0[3] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_4' as output for net '\L0[31] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_8' as output for net '\L0[30] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_120' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_120' as output for net '\L0[2] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_12' as output for net '\L0[29] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_16' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_16' as output for net '\L0[28] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_20' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_20' as output for net '\L0[27] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_24' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_24' as output for net '\L0[26] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_28' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_28' as output for net '\L0[25] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_32' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_32' as output for net '\L0[24] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_36' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_36' as output for net '\L0[23] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_40' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_40' as output for net '\L0[22] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_44' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_44' as output for net '\L0[21] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_48' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_48' as output for net '\L0[20] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_124' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_124' as output for net '\L0[1] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_52' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_52' as output for net '\L0[19] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_56' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_56' as output for net '\L0[18] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_60' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_60' as output for net '\L0[17] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_64' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_64' as output for net '\L0[16] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_68' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_68' as output for net '\L0[15] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_72' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_72' as output for net '\L0[14] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_76' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_76' as output for net '\L0[13] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_80' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_80' as output for net '\L0[12] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_84' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_84' as output for net '\L0[11] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_88' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_88' as output for net '\L0[10] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'NAND3_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_0' as output for net '\L0[0] ' in module 'Logic_Unit_N32'.
[07/12 20:17:58     34s] Cell 'MUX21_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'SEL' of cell 'MUX21_1' as output for net 'sig_fd_2' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'FD_s_321' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_321' as output for net 'sig_fd_1' in module 'mem_access_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[9] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[8] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[7] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[6] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[5] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[4] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[3] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[31] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[30] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[2] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[29] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[28] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[27] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[26] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[25] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[24] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[23] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[22] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[21] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[20] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[1] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[19] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[18] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[17] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[16] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[15] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[14] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[13] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[12] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[11] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[10] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[0] ' in module 'execute_stage'.
[07/12 20:17:58     34s] Cell 'reg_wr_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_wr_3' as output for net 'REG_DELAY2[5]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_wr_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_wr_3' as output for net 'REG_DELAY2[4]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_wr_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_wr_3' as output for net 'REG_DELAY2[3]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_wr_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_wr_3' as output for net 'REG_DELAY2[2]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_wr_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_wr_3' as output for net 'REG_DELAY2[1]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_wr_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_wr_3' as output for net 'REG_DELAY2[0]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_wr_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_wr_2' as output for net 'REG_DELAY3[5]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_wr_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_wr_2' as output for net 'REG_DELAY3[4]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_wr_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_wr_2' as output for net 'REG_DELAY3[3]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_wr_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_wr_2' as output for net 'REG_DELAY3[2]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_wr_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_wr_2' as output for net 'REG_DELAY3[1]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_wr_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_wr_2' as output for net 'REG_DELAY3[0]' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX41_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'MUX41_0' as output for net 'FLUSH' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[9]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[9] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[8]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[8] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[7]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[7] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[6]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[6] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[5] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[4] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[3] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[31]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[31] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[30]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[30] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[2] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[29]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[29] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[28]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[28] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[27]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[27] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[26]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[26] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[25]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[25] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[24]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[24] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[23]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[23] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[22]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[22] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[21]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[21] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[20]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[20] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[1] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[19]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[19] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[18]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[18] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[17]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[17] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[16]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[16] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[15]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[15] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[14]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[14] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[13]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[13] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[12]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[12] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[11]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[11] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[10]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[10] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[0] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'SEL' of cell 'MUX21_0' as output for net 'sig_fd_4' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'FD_s_323' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_323' as output for net 'sig_fd_3' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'FD_s_324' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_324' as output for net 'sig_fd_2' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'FD_s_325' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_325' as output for net 'sig_fd_1' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[9] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[8] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[7] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[6] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[5] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[4] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[3] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[31] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[30] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[2] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[29] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[28] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[27] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[26] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[25] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[24] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[23] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[22] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[21] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[20] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[1] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[19] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[18] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[17] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[16] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[15] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[14] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[13] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[12] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[11] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[10] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[0] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[9] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[8] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[7] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[6] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[5] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[4] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[3] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[31] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[30] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[2] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[29] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[28] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[27] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[26] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[25] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[24] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[23] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[22] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[21] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[20] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[1] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[19] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[18] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[17] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[16] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[15] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[14] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[13] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[12] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[11] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[10] ' in module 'decode_stage'.
[07/12 20:17:58     34s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[0] ' in module 'decode_stage'.
[07/12 20:17:58     34s] 460 empty module found.
[07/12 20:17:58     34s] Starting recursive module instantiation check.
[07/12 20:17:58     34s] No recursion found.
[07/12 20:17:58     34s] Term dir updated for 0 vinsts of 460 cells.
[07/12 20:17:58     34s] Building hierarchical netlist for Cell top_entity ...
[07/12 20:17:58     34s] *** Netlist is unique.
[07/12 20:17:58     34s] ** info: there are 640 modules.
[07/12 20:17:58     34s] ** info: there are 14703 stdCell insts.
[07/12 20:17:58     34s] 
[07/12 20:17:58     34s] *** Memory Usage v#1 (Current mem = 585.195M, initial mem = 183.457M) ***
[07/12 20:17:58     34s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[07/12 20:17:58     34s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[07/12 20:17:58     34s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[07/12 20:17:58     34s] Set Default Net Delay as 1000 ps.
[07/12 20:17:58     34s] Set Default Net Load as 0.5 pF. 
[07/12 20:17:58     34s] Set Default Input Pin Transition as 0.1 ps.
[07/12 20:17:59     35s] Extraction setup Delayed 
[07/12 20:17:59     35s] *Info: initialize multi-corner CTS.
[07/12 20:17:59     35s] Reading timing constraints file 'top_entity.sdc' ...
[07/12 20:17:59     35s] Current (total cpu=0:00:35.5, real=0:01:57, peak res=591.7M, current mem=591.7M)
[07/12 20:17:59     35s] INFO (CTE): Constraints read successfully.
[07/12 20:17:59     35s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=600.5M, current mem=600.5M)
[07/12 20:17:59     35s] Current (total cpu=0:00:35.6, real=0:01:57, peak res=600.5M, current mem=600.5M)
[07/12 20:17:59     35s] Creating Cell Server ...(0, 1, 1, 1)
[07/12 20:17:59     35s] Summary for sequential cells identification: 
[07/12 20:17:59     35s]   Identified SBFF number: 16
[07/12 20:17:59     35s]   Identified MBFF number: 0
[07/12 20:17:59     35s]   Identified SB Latch number: 0
[07/12 20:17:59     35s]   Identified MB Latch number: 0
[07/12 20:17:59     35s]   Not identified SBFF number: 0
[07/12 20:17:59     35s]   Not identified MBFF number: 0
[07/12 20:17:59     35s]   Not identified SB Latch number: 0
[07/12 20:17:59     35s]   Not identified MB Latch number: 0
[07/12 20:17:59     35s]   Number of sequential cells which are not FFs: 13
[07/12 20:17:59     35s] Total number of combinational cells: 99
[07/12 20:17:59     35s] Total number of sequential cells: 29
[07/12 20:17:59     35s] Total number of tristate cells: 6
[07/12 20:17:59     35s] Total number of level shifter cells: 0
[07/12 20:17:59     35s] Total number of power gating cells: 0
[07/12 20:17:59     35s] Total number of isolation cells: 0
[07/12 20:17:59     35s] Total number of power switch cells: 0
[07/12 20:17:59     35s] Total number of pulse generator cells: 0
[07/12 20:17:59     35s] Total number of always on buffers: 0
[07/12 20:17:59     35s] Total number of retention cells: 0
[07/12 20:17:59     35s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[07/12 20:17:59     35s] Total number of usable buffers: 9
[07/12 20:17:59     35s] List of unusable buffers:
[07/12 20:17:59     35s] Total number of unusable buffers: 0
[07/12 20:17:59     35s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[07/12 20:17:59     35s] Total number of usable inverters: 6
[07/12 20:17:59     35s] List of unusable inverters:
[07/12 20:17:59     35s] Total number of unusable inverters: 0
[07/12 20:17:59     35s] List of identified usable delay cells:
[07/12 20:17:59     35s] Total number of identified usable delay cells: 0
[07/12 20:17:59     35s] List of identified unusable delay cells:
[07/12 20:17:59     35s] Total number of identified unusable delay cells: 0
[07/12 20:17:59     35s] Creating Cell Server, finished. 
[07/12 20:17:59     35s] 
[07/12 20:17:59     35s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[07/12 20:17:59     35s] Deleting Cell Server ...
[07/12 20:17:59     35s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[07/12 20:17:59     35s] Extraction setup Started 
[07/12 20:17:59     35s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[07/12 20:17:59     35s] Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
[07/12 20:17:59     35s] Cap table was created using Encounter 08.10-p004_1.
[07/12 20:17:59     35s] Process name: master_techFreePDK45.
[07/12 20:17:59     35s] Importing multi-corner RC tables ... 
[07/12 20:17:59     35s] Summary of Active RC-Corners : 
[07/12 20:17:59     35s]  
[07/12 20:17:59     35s]  Analysis View: default
[07/12 20:17:59     35s]     RC-Corner Name        : standard
[07/12 20:17:59     35s]     RC-Corner Index       : 0
[07/12 20:17:59     35s]     RC-Corner Temperature : 300 Celsius
[07/12 20:17:59     35s]     RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
[07/12 20:17:59     35s]     RC-Corner PreRoute Res Factor         : 1
[07/12 20:17:59     35s]     RC-Corner PreRoute Cap Factor         : 1
[07/12 20:17:59     35s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/12 20:17:59     35s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/12 20:17:59     35s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/12 20:17:59     35s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/12 20:17:59     35s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/12 20:17:59     35s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/12 20:17:59     35s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/12 20:17:59     35s] 
[07/12 20:17:59     35s] *** Summary of all messages that are not suppressed in this session:
[07/12 20:17:59     35s] Severity  ID               Count  Summary                                  
[07/12 20:17:59     35s] WARNING   IMPVL-346          460  Module '%s' is instantiated in the netli...
[07/12 20:17:59     35s] WARNING   IMPDB-2504         460  Cell '%s' is instantiated in the Verilog...
[07/12 20:17:59     35s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[07/12 20:17:59     35s] *** Message Summary: 940 warning(s), 0 error(s)
[07/12 20:17:59     35s] 
[07/12 20:18:10     36s] <CMD> getIoFlowFlag
[07/12 20:19:01     37s] <CMD> setIoFlowFlag 0
[07/12 20:19:01     37s] <CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 1.0 0.8 5.0 5.0 5.0 5.0
[07/12 20:19:01     37s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[07/12 20:19:01     37s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[07/12 20:19:01     37s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[07/12 20:19:01     37s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[07/12 20:19:02     37s] <CMD> uiSetTool select
[07/12 20:19:02     37s] <CMD> getIoFlowFlag
[07/12 20:19:02     37s] <CMD> fit
[07/12 20:19:30     37s] <CMD> set sprCreateIeRingOffset 1.0
[07/12 20:19:30     37s] <CMD> set sprCreateIeRingThreshold 1.0
[07/12 20:19:30     37s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/12 20:19:30     37s] <CMD> set sprCreateIeRingLayers {}
[07/12 20:19:30     37s] <CMD> set sprCreateIeRingOffset 1.0
[07/12 20:19:30     37s] <CMD> set sprCreateIeRingThreshold 1.0
[07/12 20:19:30     37s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/12 20:19:30     37s] <CMD> set sprCreateIeRingLayers {}
[07/12 20:19:30     37s] <CMD> set sprCreateIeStripeWidth 10.0
[07/12 20:19:30     37s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/12 20:19:30     37s] <CMD> set sprCreateIeStripeWidth 10.0
[07/12 20:19:30     37s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/12 20:19:30     37s] <CMD> set sprCreateIeRingOffset 1.0
[07/12 20:19:30     37s] <CMD> set sprCreateIeRingThreshold 1.0
[07/12 20:19:30     37s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/12 20:19:30     37s] <CMD> set sprCreateIeRingLayers {}
[07/12 20:19:31     37s] <CMD> set sprCreateIeStripeWidth 10.0
[07/12 20:19:31     37s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/12 20:20:49     39s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[07/12 20:20:49     39s] The ring targets are set to core/block ring wires.
[07/12 20:20:49     39s] addRing command will consider rows while creating rings.
[07/12 20:20:49     39s] addRing command will disallow rings to go over rows.
[07/12 20:20:49     39s] addRing command will ignore shorts while creating rings.
[07/12 20:20:49     39s] <CMD> addRing -nets {vdd gnd} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[07/12 20:20:49     39s] 
[07/12 20:20:49     39s] Ring generation is complete.
[07/12 20:20:49     39s] vias are now being generated.
[07/12 20:20:49     39s] addRing created 8 wires.
[07/12 20:20:49     39s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[07/12 20:20:49     39s] +--------+----------------+----------------+
[07/12 20:20:49     39s] |  Layer |     Created    |     Deleted    |
[07/12 20:20:49     39s] +--------+----------------+----------------+
[07/12 20:20:49     39s] | metal9 |        4       |       NA       |
[07/12 20:20:49     39s] |  via9  |        8       |        0       |
[07/12 20:20:49     39s] | metal10|        4       |       NA       |
[07/12 20:20:49     39s] +--------+----------------+----------------+
[07/12 20:21:07     39s] <CMD> set sprCreateIeRingOffset 1.0
[07/12 20:21:07     39s] <CMD> set sprCreateIeRingThreshold 1.0
[07/12 20:21:07     39s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/12 20:21:07     39s] <CMD> set sprCreateIeRingLayers {}
[07/12 20:21:07     39s] <CMD> set sprCreateIeRingOffset 1.0
[07/12 20:21:07     39s] <CMD> set sprCreateIeRingThreshold 1.0
[07/12 20:21:07     39s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/12 20:21:07     39s] <CMD> set sprCreateIeRingLayers {}
[07/12 20:21:07     39s] <CMD> set sprCreateIeStripeWidth 10.0
[07/12 20:21:07     39s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/12 20:21:07     39s] <CMD> set sprCreateIeStripeWidth 10.0
[07/12 20:21:07     39s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/12 20:21:07     39s] <CMD> set sprCreateIeRingOffset 1.0
[07/12 20:21:07     39s] <CMD> set sprCreateIeRingThreshold 1.0
[07/12 20:21:07     39s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/12 20:21:07     39s] <CMD> set sprCreateIeRingLayers {}
[07/12 20:21:07     39s] <CMD> set sprCreateIeStripeWidth 10.0
[07/12 20:21:07     39s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/12 20:22:21     41s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[07/12 20:22:21     41s] addStripe will allow jog to connect padcore ring and block ring.
[07/12 20:22:21     41s] Stripes will stop at the boundary of the specified area.
[07/12 20:22:21     41s] When breaking rings, the power planner will consider the existence of blocks.
[07/12 20:22:21     41s] Stripes will not extend to closest target.
[07/12 20:22:21     41s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/12 20:22:21     41s] Stripes will not be created over regions without power planning wires.
[07/12 20:22:21     41s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/12 20:22:21     41s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/12 20:22:21     41s] AddStripe segment minimum length set to 1
[07/12 20:22:21     41s] Offset for stripe breaking is set to 0.
[07/12 20:22:21     41s] <CMD> addStripe -nets {gnd vdd} -layer metal10 -direction vertical -width 0.8 -spacing 0.8 -set_to_set_distance 20 -start_from left -start_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal10 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[07/12 20:22:21     41s] 
[07/12 20:22:21     41s] Starting stripe generation ...
[07/12 20:22:21     41s] Non-Default Mode Option Settings :
[07/12 20:22:21     41s]   NONE
[07/12 20:22:21     41s] Stripe generation is complete.
[07/12 20:22:21     41s] vias are now being generated.
[07/12 20:22:21     41s] addStripe created 20 wires.
[07/12 20:22:21     41s] ViaGen created 40 vias, deleted 0 via to avoid violation.
[07/12 20:22:21     41s] +--------+----------------+----------------+
[07/12 20:22:21     41s] |  Layer |     Created    |     Deleted    |
[07/12 20:22:21     41s] +--------+----------------+----------------+
[07/12 20:22:21     41s] |  via9  |       40       |        0       |
[07/12 20:22:21     41s] | metal10|       20       |       NA       |
[07/12 20:22:21     41s] +--------+----------------+----------------+
[07/12 20:23:19     42s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[07/12 20:23:19     42s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { gnd vdd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
[07/12 20:23:19     42s] *** Begin SPECIAL ROUTE on Thu Jul 12 20:23:19 2018 ***
[07/12 20:23:19     42s] SPECIAL ROUTE ran on directory: /home/ms18.24/layout
[07/12 20:23:19     42s] SPECIAL ROUTE ran on machine: microelnsys (Linux 2.6.18-410.el5 x86_64 1.99Ghz)
[07/12 20:23:19     42s] 
[07/12 20:23:19     42s] Begin option processing ...
[07/12 20:23:19     42s] srouteConnectPowerBump set to false
[07/12 20:23:19     42s] routeSelectNet set to "gnd vdd"
[07/12 20:23:19     42s] routeSpecial set to true
[07/12 20:23:19     42s] srouteBlockPin set to "useLef"
[07/12 20:23:19     42s] srouteBottomLayerLimit set to 1
[07/12 20:23:19     42s] srouteBottomTargetLayerLimit set to 1
[07/12 20:23:19     42s] srouteConnectConverterPin set to false
[07/12 20:23:19     42s] srouteCrossoverViaBottomLayer set to 1
[07/12 20:23:19     42s] srouteCrossoverViaTopLayer set to 10
[07/12 20:23:19     42s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[07/12 20:23:19     42s] srouteFollowCorePinEnd set to 3
[07/12 20:23:19     42s] srouteJogControl set to "preferWithChanges differentLayer"
[07/12 20:23:19     42s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[07/12 20:23:19     42s] sroutePadPinAllPorts set to true
[07/12 20:23:19     42s] sroutePreserveExistingRoutes set to true
[07/12 20:23:19     42s] srouteRoutePowerBarPortOnBothDir set to true
[07/12 20:23:19     42s] srouteStopBlockPin set to "nearestTarget"
[07/12 20:23:19     42s] srouteTopLayerLimit set to 10
[07/12 20:23:19     42s] srouteTopTargetLayerLimit set to 10
[07/12 20:23:19     42s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1592.00 megs.
[07/12 20:23:19     42s] 
[07/12 20:23:19     42s] Reading DB technology information...
[07/12 20:23:19     42s] Finished reading DB technology information.
[07/12 20:23:19     42s] Reading floorplan and netlist information...
[07/12 20:23:19     42s] Finished reading floorplan and netlist information.
[07/12 20:23:19     42s] Read in 20 layers, 10 routing layers, 1 overlap layer
[07/12 20:23:19     42s] Read in 134 macros, 35 used
[07/12 20:23:19     42s] Read in 35 components
[07/12 20:23:19     42s]   35 core components: 35 unplaced, 0 placed, 0 fixed
[07/12 20:23:19     42s] Read in 66 logical pins
[07/12 20:23:19     42s] Read in 66 nets
[07/12 20:23:19     42s] Read in 2 special nets, 2 routed
[07/12 20:23:19     42s] 2 nets selected.
[07/12 20:23:19     42s] 
[07/12 20:23:19     42s] Begin power routing ...
[07/12 20:23:19     42s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[07/12 20:23:19     42s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[07/12 20:23:19     42s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[07/12 20:23:19     42s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[07/12 20:23:19     42s] Type 'man IMPSR-1256' for more detail.
[07/12 20:23:19     42s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/12 20:23:19     42s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[07/12 20:23:19     42s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[07/12 20:23:19     42s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[07/12 20:23:19     42s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[07/12 20:23:19     42s] Type 'man IMPSR-1256' for more detail.
[07/12 20:23:19     42s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/12 20:23:19     42s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[07/12 20:23:19     42s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[07/12 20:23:19     42s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[07/12 20:23:19     42s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[07/12 20:23:19     42s] CPU time for FollowPin 0 seconds
[07/12 20:23:19     42s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[07/12 20:23:19     42s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[07/12 20:23:19     42s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[07/12 20:23:19     42s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[07/12 20:23:19     42s] CPU time for FollowPin 0 seconds
[07/12 20:23:19     43s]   Number of IO ports routed: 0
[07/12 20:23:19     43s]   Number of Block ports routed: 0
[07/12 20:23:19     43s]   Number of Stripe ports routed: 0
[07/12 20:23:19     43s]   Number of Core ports routed: 282
[07/12 20:23:19     43s]   Number of Pad ports routed: 0
[07/12 20:23:19     43s]   Number of Power Bump ports routed: 0
[07/12 20:23:19     43s]   Number of Followpin connections: 141
[07/12 20:23:19     43s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1602.00 megs.
[07/12 20:23:19     43s] 
[07/12 20:23:19     43s] 
[07/12 20:23:19     43s] 
[07/12 20:23:19     43s]  Begin updating DB with routing results ...
[07/12 20:23:19     43s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[07/12 20:23:19     43s] Pin and blockage extraction finished
[07/12 20:23:19     43s] 
[07/12 20:23:19     43s] sroute created 423 wires.
[07/12 20:23:19     43s] ViaGen created 2538 vias, deleted 0 via to avoid violation.
[07/12 20:23:19     43s] +--------+----------------+----------------+
[07/12 20:23:19     43s] |  Layer |     Created    |     Deleted    |
[07/12 20:23:19     43s] +--------+----------------+----------------+
[07/12 20:23:19     43s] | metal1 |       423      |       NA       |
[07/12 20:23:19     43s] |  via1  |       282      |        0       |
[07/12 20:23:19     43s] |  via2  |       282      |        0       |
[07/12 20:23:19     43s] |  via3  |       282      |        0       |
[07/12 20:23:19     43s] |  via4  |       282      |        0       |
[07/12 20:23:19     43s] |  via5  |       282      |        0       |
[07/12 20:23:19     43s] |  via6  |       282      |        0       |
[07/12 20:23:19     43s] |  via7  |       282      |        0       |
[07/12 20:23:19     43s] |  via8  |       282      |        0       |
[07/12 20:23:19     43s] |  via9  |       282      |        0       |
[07/12 20:23:19     43s] +--------+----------------+----------------+
[07/12 20:23:34     43s] <CMD> setPlaceMode -prerouteAsObs {1 2 3 4 5 6 7 8}
[07/12 20:23:44     43s] <CMD> setPlaceMode -fp false
[07/12 20:23:44     43s] <CMD> placeDesign
[07/12 20:23:44     43s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 3742, percentage of missing scan cell = 0.00% (0 / 3742)
[07/12 20:23:45     44s] *** Starting placeDesign default flow ***
[07/12 20:23:45     44s] *** Start deleteBufferTree ***
[07/12 20:23:46     45s] Info: Detect buffers to remove automatically.
[07/12 20:23:46     45s] Analyzing netlist ...
[07/12 20:23:47     45s] Updating netlist
[07/12 20:23:47     46s] AAE DB initialization (MEM=897.09 CPU=0:00:00.3 REAL=0:00:00.0) 
[07/12 20:23:47     46s] siFlow : Timing analysis mode is single, using late cdB files
[07/12 20:23:47     46s] Start AAE Lib Loading. (MEM=897.09)
[07/12 20:23:47     46s] End AAE Lib Loading. (MEM=1098.37 CPU=0:00:00.0 Real=0:00:00.0)
[07/12 20:23:48     47s] 
[07/12 20:23:48     47s] *summary: 1909 instances (buffers/inverters) removed
[07/12 20:23:48     47s] *** Finish deleteBufferTree (0:00:03.4) ***
[07/12 20:23:48     47s] **INFO: Enable pre-place timing setting for timing analysis
[07/12 20:23:48     47s] Set Using Default Delay Limit as 101.
[07/12 20:23:48     47s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/12 20:23:48     47s] Set Default Net Delay as 0 ps.
[07/12 20:23:48     47s] Set Default Net Load as 0 pF. 
[07/12 20:23:48     47s] **INFO: Analyzing IO path groups for slack adjustment
[07/12 20:23:50     49s] Effort level <high> specified for reg2reg_tmp.19978 path_group
[07/12 20:23:50     49s] #################################################################################
[07/12 20:23:50     49s] # Design Stage: PreRoute
[07/12 20:23:50     49s] # Design Name: top_entity
[07/12 20:23:50     49s] # Design Mode: 90nm
[07/12 20:23:50     49s] # Analysis Mode: MMMC Non-OCV 
[07/12 20:23:50     49s] # Parasitics Mode: No SPEF/RCDB
[07/12 20:23:50     49s] # Signoff Settings: SI Off 
[07/12 20:23:50     49s] #################################################################################
[07/12 20:23:50     49s] Calculate delays in Single mode...
[07/12 20:23:50     49s] Topological Sorting (REAL = 0:00:00.0, MEM = 1105.4M, InitMEM = 1103.4M)
[07/12 20:23:50     49s] Start delay calculation (fullDC) (1 T). (MEM=1105.36)
[07/12 20:23:50     49s] End AAE Lib Interpolated Model. (MEM=1121.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:23:51     49s] First Iteration Infinite Tw... 
[07/12 20:24:00     59s] Total number of fetched objects 16581
[07/12 20:24:00     59s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/12 20:24:00     59s] End delay calculation. (MEM=1161.86 CPU=0:00:08.8 REAL=0:00:09.0)
[07/12 20:24:00     59s] End delay calculation (fullDC). (MEM=1064.49 CPU=0:00:10.3 REAL=0:00:10.0)
[07/12 20:24:00     59s] *** CDM Built up (cpu=0:00:10.4  real=0:00:10.0  mem= 1064.5M) ***
[07/12 20:24:02     60s] **INFO: Disable pre-place timing setting for timing analysis
[07/12 20:24:02     61s] Set Using Default Delay Limit as 1000.
[07/12 20:24:02     61s] Set Default Net Delay as 1000 ps.
[07/12 20:24:02     61s] Set Default Net Load as 0.5 pF. 
[07/12 20:24:02     61s] **INFO: Pre-place timing setting for timing analysis already disabled
[07/12 20:24:02     61s] Deleted 0 physical inst  (cell - / prefix -).
[07/12 20:24:02     61s] *** Starting "NanoPlace(TM) placement v#10 (mem=1050.2M)" ...
[07/12 20:24:02     61s] total jobs 1303
[07/12 20:24:02     61s] multi thread init TemplateIndex for each ta. thread num 1
[07/12 20:24:02     61s] Wait...
[07/12 20:24:03     62s] *** Build Buffered Sizing Timing Model
[07/12 20:24:03     62s] (cpu=0:00:00.9 mem=1060.2M) ***
[07/12 20:24:03     62s] *** Build Virtual Sizing Timing Model
[07/12 20:24:03     62s] (cpu=0:00:01.1 mem=1060.2M) ***
[07/12 20:24:03     62s] No user setting net weight.
[07/12 20:24:03     62s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[07/12 20:24:03     62s] Scan chains were not defined.
[07/12 20:24:03     62s] #std cell=12806 (0 fixed + 12806 movable) #block=0 (0 floating + 0 preplaced)
[07/12 20:24:03     62s] #ioInst=0 #net=14294 #term=56101 #term/net=3.92, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=64
[07/12 20:24:03     62s] stdCell: 12806 single + 0 double + 0 multi
[07/12 20:24:03     62s] Total standard cell length = 21.0655 (mm), area = 0.0295 (mm^2)
[07/12 20:24:03     62s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/12 20:24:03     62s] Estimated cell power/ground rail width = 0.197 um
[07/12 20:24:03     62s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 20:24:03     62s] Apply auto density screen in pre-place stage.
[07/12 20:24:03     62s] Auto density screen increases utilization from 0.761 to 0.761
[07/12 20:24:03     62s] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1060.2M
[07/12 20:24:03     62s] Average module density = 0.761.
[07/12 20:24:03     62s] Density for the design = 0.761.
[07/12 20:24:03     62s]        = stdcell_area 110871 sites (29492 um^2) / alloc_area 145600 sites (38730 um^2).
[07/12 20:24:03     62s] Pin Density = 0.3853.
[07/12 20:24:03     62s]             = total # of pins 56101 / total area 145600.
[07/12 20:24:03     62s] Initial padding reaches pin density 0.778 for top
[07/12 20:24:03     62s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.500
[07/12 20:24:03     62s] Initial padding increases density from 0.761 to 0.856 for top
[07/12 20:24:03     62s] === lastAutoLevel = 8 
[07/12 20:24:03     62s] [adp] 0:1:0:1
[07/12 20:24:10     69s] Clock gating cells determined by native netlist tracing.
[07/12 20:24:10     69s] Effort level <high> specified for reg2reg path_group
[07/12 20:24:13     71s] Iteration  1: Total net bbox = 3.167e-08 (8.53e-11 3.16e-08)
[07/12 20:24:13     71s]               Est.  stn bbox = 3.255e-08 (8.54e-11 3.25e-08)
[07/12 20:24:14     71s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1050.6M
[07/12 20:24:14     71s] Iteration  2: Total net bbox = 3.167e-08 (8.53e-11 3.16e-08)
[07/12 20:24:14     71s]               Est.  stn bbox = 3.255e-08 (8.54e-11 3.25e-08)
[07/12 20:24:14     71s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1051.6M
[07/12 20:24:14     71s] exp_mt_sequential is set from setPlaceMode option to 1
[07/12 20:24:14     71s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[07/12 20:24:14     71s] place_exp_mt_interval set to default 32
[07/12 20:24:14     71s] place_exp_mt_interval_bias (first half) set to default 0.750000
[07/12 20:24:15     72s] Iteration  3: Total net bbox = 1.600e+02 (8.07e+01 7.93e+01)
[07/12 20:24:15     72s]               Est.  stn bbox = 2.278e+02 (1.14e+02 1.14e+02)
[07/12 20:24:15     72s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 1070.6M
[07/12 20:24:15     72s] Total number of setup views is 1.
[07/12 20:24:15     72s] Total number of active setup views is 1.
[07/12 20:24:15     72s] Active setup views:
[07/12 20:24:15     72s]     default
[07/12 20:24:24     81s] Iteration  4: Total net bbox = 6.324e+04 (2.49e+04 3.83e+04)
[07/12 20:24:24     81s]               Est.  stn bbox = 9.532e+04 (3.68e+04 5.85e+04)
[07/12 20:24:24     81s]               cpu = 0:00:08.5 real = 0:00:09.0 mem = 1070.6M
[07/12 20:24:32     89s] Iteration  5: Total net bbox = 9.871e+04 (5.58e+04 4.29e+04)
[07/12 20:24:32     89s]               Est.  stn bbox = 1.444e+05 (7.91e+04 6.53e+04)
[07/12 20:24:32     89s]               cpu = 0:00:08.1 real = 0:00:08.0 mem = 1070.6M
[07/12 20:24:48    105s] Iteration  6: Total net bbox = 1.117e+05 (5.81e+04 5.36e+04)
[07/12 20:24:48    105s]               Est.  stn bbox = 1.679e+05 (8.39e+04 8.40e+04)
[07/12 20:24:48    105s]               cpu = 0:00:15.4 real = 0:00:16.0 mem = 1073.6M
[07/12 20:24:48    105s] Starting Early Global Route rough congestion estimation: mem = 1073.6M
[07/12 20:24:48    105s] (I)       Reading DB...
[07/12 20:24:49    105s] (I)       before initializing RouteDB syMemory usage = 1078.3 MB
[07/12 20:24:49    105s] (I)       congestionReportName   : 
[07/12 20:24:49    105s] (I)       layerRangeFor2DCongestion : 
[07/12 20:24:49    105s] (I)       buildTerm2TermWires    : 1
[07/12 20:24:49    105s] (I)       doTrackAssignment      : 1
[07/12 20:24:49    105s] (I)       dumpBookshelfFiles     : 0
[07/12 20:24:49    105s] (I)       numThreads             : 1
[07/12 20:24:49    105s] (I)       bufferingAwareRouting  : false
[07/12 20:24:49    105s] [NR-eGR] honorMsvRouteConstraint: false
[07/12 20:24:49    105s] (I)       honorPin               : false
[07/12 20:24:49    105s] (I)       honorPinGuide          : true
[07/12 20:24:49    105s] (I)       honorPartition         : false
[07/12 20:24:49    105s] (I)       allowPartitionCrossover: false
[07/12 20:24:49    105s] (I)       honorSingleEntry       : true
[07/12 20:24:49    105s] (I)       honorSingleEntryStrong : true
[07/12 20:24:49    105s] (I)       handleViaSpacingRule   : false
[07/12 20:24:49    105s] (I)       handleEolSpacingRule   : false
[07/12 20:24:49    105s] (I)       PDConstraint           : none
[07/12 20:24:49    105s] (I)       expBetterNDRHandling   : false
[07/12 20:24:49    105s] [NR-eGR] honorClockSpecNDR      : 0
[07/12 20:24:49    105s] (I)       routingEffortLevel     : 3
[07/12 20:24:49    105s] (I)       effortLevel            : standard
[07/12 20:24:49    105s] [NR-eGR] minRouteLayer          : 2
[07/12 20:24:49    105s] [NR-eGR] maxRouteLayer          : 127
[07/12 20:24:49    105s] (I)       relaxedTopLayerCeiling : 127
[07/12 20:24:49    105s] (I)       relaxedBottomLayerFloor: 2
[07/12 20:24:49    105s] (I)       numRowsPerGCell        : 9
[07/12 20:24:49    105s] (I)       speedUpLargeDesign     : 0
[07/12 20:24:49    105s] (I)       multiThreadingTA       : 1
[07/12 20:24:49    105s] (I)       blkAwareLayerSwitching : 1
[07/12 20:24:49    105s] (I)       optimizationMode       : false
[07/12 20:24:49    105s] (I)       routeSecondPG          : false
[07/12 20:24:49    105s] (I)       scenicRatioForLayerRelax: 0.00
[07/12 20:24:49    105s] (I)       detourLimitForLayerRelax: 0.00
[07/12 20:24:49    105s] (I)       punchThroughDistance   : 500.00
[07/12 20:24:49    105s] (I)       scenicBound            : 1.15
[07/12 20:24:49    105s] (I)       maxScenicToAvoidBlk    : 100.00
[07/12 20:24:49    105s] (I)       source-to-sink ratio   : 0.00
[07/12 20:24:49    105s] (I)       targetCongestionRatioH : 1.00
[07/12 20:24:49    105s] (I)       targetCongestionRatioV : 1.00
[07/12 20:24:49    105s] (I)       layerCongestionRatio   : 0.70
[07/12 20:24:49    105s] (I)       m1CongestionRatio      : 0.10
[07/12 20:24:49    105s] (I)       m2m3CongestionRatio    : 0.70
[07/12 20:24:49    105s] (I)       localRouteEffort       : 1.00
[07/12 20:24:49    105s] (I)       numSitesBlockedByOneVia: 8.00
[07/12 20:24:49    105s] (I)       supplyScaleFactorH     : 1.00
[07/12 20:24:49    105s] (I)       supplyScaleFactorV     : 1.00
[07/12 20:24:49    105s] (I)       highlight3DOverflowFactor: 0.00
[07/12 20:24:49    105s] (I)       doubleCutViaModelingRatio: 0.00
[07/12 20:24:49    105s] (I)       routeVias              : 
[07/12 20:24:49    105s] (I)       readTROption           : true
[07/12 20:24:49    105s] (I)       extraSpacingFactor     : 1.00
[07/12 20:24:49    105s] [NR-eGR] numTracksPerClockWire  : 0
[07/12 20:24:49    105s] (I)       routeSelectedNetsOnly  : false
[07/12 20:24:49    105s] (I)       clkNetUseMaxDemand     : false
[07/12 20:24:49    105s] (I)       extraDemandForClocks   : 0
[07/12 20:24:49    105s] (I)       steinerRemoveLayers    : false
[07/12 20:24:49    105s] (I)       demoteLayerScenicScale : 1.00
[07/12 20:24:49    105s] (I)       nonpreferLayerCostScale : 100.00
[07/12 20:24:49    105s] (I)       similarTopologyRoutingFast : false
[07/12 20:24:49    105s] (I)       spanningTreeRefinement : false
[07/12 20:24:49    105s] (I)       spanningTreeRefinementAlpha : 0.50
[07/12 20:24:49    105s] (I)       starting read tracks
[07/12 20:24:49    105s] (I)       build grid graph
[07/12 20:24:49    105s] (I)       build grid graph start
[07/12 20:24:49    105s] [NR-eGR] Layer1 has no routable track
[07/12 20:24:49    105s] [NR-eGR] Layer2 has single uniform track structure
[07/12 20:24:49    105s] [NR-eGR] Layer3 has single uniform track structure
[07/12 20:24:49    105s] [NR-eGR] Layer4 has single uniform track structure
[07/12 20:24:49    105s] [NR-eGR] Layer5 has single uniform track structure
[07/12 20:24:49    105s] [NR-eGR] Layer6 has single uniform track structure
[07/12 20:24:49    105s] [NR-eGR] Layer7 has single uniform track structure
[07/12 20:24:49    105s] [NR-eGR] Layer8 has single uniform track structure
[07/12 20:24:49    105s] [NR-eGR] Layer9 has single uniform track structure
[07/12 20:24:49    105s] [NR-eGR] Layer10 has single uniform track structure
[07/12 20:24:49    105s] (I)       build grid graph end
[07/12 20:24:49    105s] (I)       numViaLayers=10
[07/12 20:24:49    105s] (I)       Reading via via1_8 for layer: 0 
[07/12 20:24:49    105s] (I)       Reading via via2_8 for layer: 1 
[07/12 20:24:49    105s] (I)       Reading via via3_2 for layer: 2 
[07/12 20:24:49    105s] (I)       Reading via via4_0 for layer: 3 
[07/12 20:24:49    105s] (I)       Reading via via5_0 for layer: 4 
[07/12 20:24:49    105s] (I)       Reading via via6_0 for layer: 5 
[07/12 20:24:49    105s] (I)       Reading via via7_0 for layer: 6 
[07/12 20:24:49    105s] (I)       Reading via via8_0 for layer: 7 
[07/12 20:24:49    105s] (I)       Reading via via9_0 for layer: 8 
[07/12 20:24:49    105s] (I)       end build via table
[07/12 20:24:49    105s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4918 numBumpBlks=0 numBoundaryFakeBlks=0
[07/12 20:24:49    105s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[07/12 20:24:49    105s] (I)       readDataFromPlaceDB
[07/12 20:24:49    105s] (I)       Read net information..
[07/12 20:24:49    105s] [NR-eGR] Read numTotalNets=14276  numIgnoredNets=0
[07/12 20:24:49    105s] (I)       Read testcase time = 0.010 seconds
[07/12 20:24:49    105s] 
[07/12 20:24:49    105s] (I)       read default dcut vias
[07/12 20:24:49    105s] (I)       Reading via via1_4 for layer: 0 
[07/12 20:24:49    105s] (I)       Reading via via2_8 for layer: 1 
[07/12 20:24:49    105s] (I)       Reading via via3_2 for layer: 2 
[07/12 20:24:49    105s] (I)       Reading via via4_0 for layer: 3 
[07/12 20:24:49    105s] (I)       Reading via via5_0 for layer: 4 
[07/12 20:24:49    105s] (I)       Reading via via6_0 for layer: 5 
[07/12 20:24:49    105s] (I)       Reading via via7_0 for layer: 6 
[07/12 20:24:49    105s] (I)       Reading via via8_0 for layer: 7 
[07/12 20:24:49    105s] (I)       Reading via via9_0 for layer: 8 
[07/12 20:24:49    105s] (I)       build grid graph start
[07/12 20:24:49    105s] (I)       build grid graph end
[07/12 20:24:49    105s] (I)       Model blockage into capacity
[07/12 20:24:49    105s] (I)       Read numBlocks=4918  numPreroutedWires=0  numCapScreens=0
[07/12 20:24:49    105s] (I)       blocked area on Layer1 : 0  (0.00%)
[07/12 20:24:49    105s] (I)       blocked area on Layer2 : 734328000  (0.43%)
[07/12 20:24:49    105s] (I)       blocked area on Layer3 : 890668800  (0.52%)
[07/12 20:24:49    105s] (I)       blocked area on Layer4 : 1238544000  (0.72%)
[07/12 20:24:49    105s] (I)       blocked area on Layer5 : 1437523200  (0.84%)
[07/12 20:24:49    105s] (I)       blocked area on Layer6 : 1555060800  (0.91%)
[07/12 20:24:49    105s] (I)       blocked area on Layer7 : 5775360000  (3.37%)
[07/12 20:24:49    105s] (I)       blocked area on Layer8 : 6316800000  (3.69%)
[07/12 20:24:49    105s] (I)       blocked area on Layer9 : 29303296000  (17.10%)
[07/12 20:24:49    105s] (I)       blocked area on Layer10 : 72634368000  (42.39%)
[07/12 20:24:49    105s] (I)       Modeling time = 0.010 seconds
[07/12 20:24:49    105s] 
[07/12 20:24:49    105s] (I)       Number of ignored nets = 0
[07/12 20:24:49    105s] (I)       Number of fixed nets = 0.  Ignored: Yes
[07/12 20:24:49    105s] (I)       Number of clock nets = 1.  Ignored: No
[07/12 20:24:49    105s] (I)       Number of analog nets = 0.  Ignored: Yes
[07/12 20:24:49    105s] (I)       Number of special nets = 0.  Ignored: Yes
[07/12 20:24:49    105s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[07/12 20:24:49    105s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[07/12 20:24:49    105s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[07/12 20:24:49    105s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[07/12 20:24:49    105s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/12 20:24:49    105s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/12 20:24:49    105s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1080.5 MB
[07/12 20:24:49    105s] (I)       Ndr track 0 does not exist
[07/12 20:24:49    105s] (I)       Layer1  viaCost=200.00
[07/12 20:24:49    105s] (I)       Layer2  viaCost=200.00
[07/12 20:24:49    105s] (I)       Layer3  viaCost=100.00
[07/12 20:24:49    105s] (I)       Layer4  viaCost=100.00
[07/12 20:24:49    105s] (I)       Layer5  viaCost=100.00
[07/12 20:24:49    105s] (I)       Layer6  viaCost=100.00
[07/12 20:24:49    105s] (I)       Layer7  viaCost=100.00
[07/12 20:24:49    105s] (I)       Layer8  viaCost=100.00
[07/12 20:24:49    105s] (I)       Layer9  viaCost=100.00
[07/12 20:24:49    105s] (I)       ---------------------Grid Graph Info--------------------
[07/12 20:24:49    105s] (I)       routing area        :  (0, 0) - (415720, 412160)
[07/12 20:24:49    105s] (I)       core area           :  (10260, 10080) - (405460, 402080)
[07/12 20:24:49    105s] (I)       Site Width          :   380  (dbu)
[07/12 20:24:49    105s] (I)       Row Height          :  2800  (dbu)
[07/12 20:24:49    105s] (I)       GCell Width         : 25200  (dbu)
[07/12 20:24:49    105s] (I)       GCell Height        : 25200  (dbu)
[07/12 20:24:49    105s] (I)       grid                :    17    17    10
[07/12 20:24:49    105s] (I)       vertical capacity   :     0 25200     0 25200     0 25200     0 25200     0 25200
[07/12 20:24:49    105s] (I)       horizontal capacity :     0     0 25200     0 25200     0 25200     0 25200     0
[07/12 20:24:49    105s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/12 20:24:49    105s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/12 20:24:49    105s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/12 20:24:49    105s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[07/12 20:24:49    105s] (I)       Num tracks per GCell: 93.33 66.32 90.00 45.00 45.00 45.00 15.00 15.00  7.88  7.50
[07/12 20:24:49    105s] (I)       Total num of tracks :     0  1094  1472   742   735   742   245   246   128   123
[07/12 20:24:49    105s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/12 20:24:49    105s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/12 20:24:49    105s] (I)       --------------------------------------------------------
[07/12 20:24:49    105s] 
[07/12 20:24:49    105s] [NR-eGR] ============ Routing rule table ============
[07/12 20:24:49    105s] [NR-eGR] Rule id 0. Nets 14275 
[07/12 20:24:49    105s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[07/12 20:24:49    105s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[07/12 20:24:49    105s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 20:24:49    105s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 20:24:49    105s] [NR-eGR] ========================================
[07/12 20:24:49    105s] [NR-eGR] 
[07/12 20:24:49    105s] (I)       After initializing earlyGlobalRoute syMemory usage = 1080.5 MB
[07/12 20:24:49    105s] (I)       Loading and dumping file time : 0.21 seconds
[07/12 20:24:49    105s] (I)       ============= Initialization =============
[07/12 20:24:49    105s] (I)       numLocalWires=65063  numGlobalNetBranches=18361  numLocalNetBranches=14274
[07/12 20:24:49    105s] (I)       totalPins=56017  totalGlobalPin=13225 (23.61%)
[07/12 20:24:49    105s] (I)       total 2D Cap : 92357 = (43217 H, 49140 V)
[07/12 20:24:49    105s] (I)       ============  Phase 1a Route ============
[07/12 20:24:49    105s] (I)       Phase 1a runs 0.00 seconds
[07/12 20:24:49    105s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[07/12 20:24:49    105s] (I)       Usage: 11889 = (6481 H, 5408 V) = (15.00% H, 11.01% V) = (8.166e+04um H, 6.814e+04um V)
[07/12 20:24:49    105s] (I)       
[07/12 20:24:49    105s] (I)       ============  Phase 1b Route ============
[07/12 20:24:49    105s] (I)       Usage: 11889 = (6481 H, 5408 V) = (15.00% H, 11.01% V) = (8.166e+04um H, 6.814e+04um V)
[07/12 20:24:49    105s] (I)       
[07/12 20:24:49    105s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[07/12 20:24:49    105s] 
[07/12 20:24:49    105s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[07/12 20:24:49    105s] Finished Early Global Route rough congestion estimation: mem = 1080.5M
[07/12 20:24:49    105s] earlyGlobalRoute rough estimation gcell size 9 row height
[07/12 20:24:49    105s] Congestion driven padding in post-place stage.
[07/12 20:24:49    105s] Congestion driven padding increases utilization from 0.856 to 0.856
[07/12 20:24:49    105s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1080.5M
[07/12 20:24:49    105s] Global placement CDP skipped at cutLevel 7.
[07/12 20:24:49    106s] Iteration  7: Total net bbox = 1.338e+05 (7.36e+04 6.03e+04)
[07/12 20:24:49    106s]               Est.  stn bbox = 1.904e+05 (9.96e+04 9.08e+04)
[07/12 20:24:49    106s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1080.5M
[07/12 20:24:56    113s] nrCritNet: 0.00% ( 0 / 14294 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[07/12 20:25:04    121s] nrCritNet: 0.00% ( 0 / 14294 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[07/12 20:25:04    121s] Iteration  8: Total net bbox = 1.338e+05 (7.36e+04 6.03e+04)
[07/12 20:25:04    121s]               Est.  stn bbox = 1.904e+05 (9.96e+04 9.08e+04)
[07/12 20:25:04    121s]               cpu = 0:00:15.3 real = 0:00:15.0 mem = 1080.5M
[07/12 20:25:18    134s] Starting Early Global Route rough congestion estimation: mem = 1080.5M
[07/12 20:25:18    134s] (I)       Reading DB...
[07/12 20:25:18    134s] (I)       before initializing RouteDB syMemory usage = 1080.5 MB
[07/12 20:25:18    134s] (I)       congestionReportName   : 
[07/12 20:25:18    134s] (I)       layerRangeFor2DCongestion : 
[07/12 20:25:18    134s] (I)       buildTerm2TermWires    : 1
[07/12 20:25:18    134s] (I)       doTrackAssignment      : 1
[07/12 20:25:18    134s] (I)       dumpBookshelfFiles     : 0
[07/12 20:25:18    134s] (I)       numThreads             : 1
[07/12 20:25:18    134s] (I)       bufferingAwareRouting  : false
[07/12 20:25:18    134s] [NR-eGR] honorMsvRouteConstraint: false
[07/12 20:25:18    134s] (I)       honorPin               : false
[07/12 20:25:18    134s] (I)       honorPinGuide          : true
[07/12 20:25:18    134s] (I)       honorPartition         : false
[07/12 20:25:18    134s] (I)       allowPartitionCrossover: false
[07/12 20:25:18    134s] (I)       honorSingleEntry       : true
[07/12 20:25:18    134s] (I)       honorSingleEntryStrong : true
[07/12 20:25:18    134s] (I)       handleViaSpacingRule   : false
[07/12 20:25:18    134s] (I)       handleEolSpacingRule   : false
[07/12 20:25:18    134s] (I)       PDConstraint           : none
[07/12 20:25:18    134s] (I)       expBetterNDRHandling   : false
[07/12 20:25:18    134s] [NR-eGR] honorClockSpecNDR      : 0
[07/12 20:25:18    134s] (I)       routingEffortLevel     : 3
[07/12 20:25:18    134s] (I)       effortLevel            : standard
[07/12 20:25:18    134s] [NR-eGR] minRouteLayer          : 2
[07/12 20:25:18    134s] [NR-eGR] maxRouteLayer          : 127
[07/12 20:25:18    134s] (I)       relaxedTopLayerCeiling : 127
[07/12 20:25:18    134s] (I)       relaxedBottomLayerFloor: 2
[07/12 20:25:18    134s] (I)       numRowsPerGCell        : 5
[07/12 20:25:18    134s] (I)       speedUpLargeDesign     : 0
[07/12 20:25:18    134s] (I)       multiThreadingTA       : 1
[07/12 20:25:18    134s] (I)       blkAwareLayerSwitching : 1
[07/12 20:25:18    134s] (I)       optimizationMode       : false
[07/12 20:25:18    134s] (I)       routeSecondPG          : false
[07/12 20:25:18    134s] (I)       scenicRatioForLayerRelax: 0.00
[07/12 20:25:18    134s] (I)       detourLimitForLayerRelax: 0.00
[07/12 20:25:18    134s] (I)       punchThroughDistance   : 500.00
[07/12 20:25:18    134s] (I)       scenicBound            : 1.15
[07/12 20:25:18    134s] (I)       maxScenicToAvoidBlk    : 100.00
[07/12 20:25:18    134s] (I)       source-to-sink ratio   : 0.00
[07/12 20:25:18    134s] (I)       targetCongestionRatioH : 1.00
[07/12 20:25:18    134s] (I)       targetCongestionRatioV : 1.00
[07/12 20:25:18    134s] (I)       layerCongestionRatio   : 0.70
[07/12 20:25:18    134s] (I)       m1CongestionRatio      : 0.10
[07/12 20:25:18    134s] (I)       m2m3CongestionRatio    : 0.70
[07/12 20:25:18    134s] (I)       localRouteEffort       : 1.00
[07/12 20:25:18    134s] (I)       numSitesBlockedByOneVia: 8.00
[07/12 20:25:18    134s] (I)       supplyScaleFactorH     : 1.00
[07/12 20:25:18    134s] (I)       supplyScaleFactorV     : 1.00
[07/12 20:25:18    134s] (I)       highlight3DOverflowFactor: 0.00
[07/12 20:25:18    134s] (I)       doubleCutViaModelingRatio: 0.00
[07/12 20:25:18    134s] (I)       routeVias              : 
[07/12 20:25:18    134s] (I)       readTROption           : true
[07/12 20:25:18    134s] (I)       extraSpacingFactor     : 1.00
[07/12 20:25:18    134s] [NR-eGR] numTracksPerClockWire  : 0
[07/12 20:25:18    134s] (I)       routeSelectedNetsOnly  : false
[07/12 20:25:18    134s] (I)       clkNetUseMaxDemand     : false
[07/12 20:25:18    134s] (I)       extraDemandForClocks   : 0
[07/12 20:25:18    134s] (I)       steinerRemoveLayers    : false
[07/12 20:25:18    134s] (I)       demoteLayerScenicScale : 1.00
[07/12 20:25:18    134s] (I)       nonpreferLayerCostScale : 100.00
[07/12 20:25:18    134s] (I)       similarTopologyRoutingFast : false
[07/12 20:25:18    134s] (I)       spanningTreeRefinement : false
[07/12 20:25:18    134s] (I)       spanningTreeRefinementAlpha : 0.50
[07/12 20:25:18    134s] (I)       starting read tracks
[07/12 20:25:18    134s] (I)       build grid graph
[07/12 20:25:18    134s] (I)       build grid graph start
[07/12 20:25:18    134s] [NR-eGR] Layer1 has no routable track
[07/12 20:25:18    134s] [NR-eGR] Layer2 has single uniform track structure
[07/12 20:25:18    134s] [NR-eGR] Layer3 has single uniform track structure
[07/12 20:25:18    134s] [NR-eGR] Layer4 has single uniform track structure
[07/12 20:25:18    134s] [NR-eGR] Layer5 has single uniform track structure
[07/12 20:25:18    134s] [NR-eGR] Layer6 has single uniform track structure
[07/12 20:25:18    134s] [NR-eGR] Layer7 has single uniform track structure
[07/12 20:25:18    134s] [NR-eGR] Layer8 has single uniform track structure
[07/12 20:25:18    134s] [NR-eGR] Layer9 has single uniform track structure
[07/12 20:25:18    134s] [NR-eGR] Layer10 has single uniform track structure
[07/12 20:25:18    134s] (I)       build grid graph end
[07/12 20:25:18    134s] (I)       numViaLayers=10
[07/12 20:25:18    134s] (I)       Reading via via1_8 for layer: 0 
[07/12 20:25:18    134s] (I)       Reading via via2_8 for layer: 1 
[07/12 20:25:18    134s] (I)       Reading via via3_2 for layer: 2 
[07/12 20:25:18    134s] (I)       Reading via via4_0 for layer: 3 
[07/12 20:25:18    134s] (I)       Reading via via5_0 for layer: 4 
[07/12 20:25:18    134s] (I)       Reading via via6_0 for layer: 5 
[07/12 20:25:18    134s] (I)       Reading via via7_0 for layer: 6 
[07/12 20:25:18    134s] (I)       Reading via via8_0 for layer: 7 
[07/12 20:25:18    134s] (I)       Reading via via9_0 for layer: 8 
[07/12 20:25:18    134s] (I)       end build via table
[07/12 20:25:18    134s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4918 numBumpBlks=0 numBoundaryFakeBlks=0
[07/12 20:25:18    134s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[07/12 20:25:19    134s] (I)       readDataFromPlaceDB
[07/12 20:25:19    134s] (I)       Read net information..
[07/12 20:25:19    134s] [NR-eGR] Read numTotalNets=14276  numIgnoredNets=0
[07/12 20:25:19    134s] (I)       Read testcase time = 0.010 seconds
[07/12 20:25:19    134s] 
[07/12 20:25:19    134s] (I)       read default dcut vias
[07/12 20:25:19    134s] (I)       Reading via via1_4 for layer: 0 
[07/12 20:25:19    134s] (I)       Reading via via2_8 for layer: 1 
[07/12 20:25:19    134s] (I)       Reading via via3_2 for layer: 2 
[07/12 20:25:19    134s] (I)       Reading via via4_0 for layer: 3 
[07/12 20:25:19    134s] (I)       Reading via via5_0 for layer: 4 
[07/12 20:25:19    134s] (I)       Reading via via6_0 for layer: 5 
[07/12 20:25:19    134s] (I)       Reading via via7_0 for layer: 6 
[07/12 20:25:19    134s] (I)       Reading via via8_0 for layer: 7 
[07/12 20:25:19    134s] (I)       Reading via via9_0 for layer: 8 
[07/12 20:25:19    134s] (I)       build grid graph start
[07/12 20:25:19    134s] (I)       build grid graph end
[07/12 20:25:19    134s] (I)       Model blockage into capacity
[07/12 20:25:19    134s] (I)       Read numBlocks=4918  numPreroutedWires=0  numCapScreens=0
[07/12 20:25:19    134s] (I)       blocked area on Layer1 : 0  (0.00%)
[07/12 20:25:19    134s] (I)       blocked area on Layer2 : 734328000  (0.43%)
[07/12 20:25:19    134s] (I)       blocked area on Layer3 : 890668800  (0.52%)
[07/12 20:25:19    134s] (I)       blocked area on Layer4 : 1238544000  (0.72%)
[07/12 20:25:19    134s] (I)       blocked area on Layer5 : 1437523200  (0.84%)
[07/12 20:25:19    134s] (I)       blocked area on Layer6 : 1555060800  (0.91%)
[07/12 20:25:19    134s] (I)       blocked area on Layer7 : 5775360000  (3.37%)
[07/12 20:25:19    134s] (I)       blocked area on Layer8 : 6316800000  (3.69%)
[07/12 20:25:19    134s] (I)       blocked area on Layer9 : 29303296000  (17.10%)
[07/12 20:25:19    134s] (I)       blocked area on Layer10 : 72634368000  (42.39%)
[07/12 20:25:19    134s] (I)       Modeling time = 0.010 seconds
[07/12 20:25:19    134s] 
[07/12 20:25:19    134s] (I)       Number of ignored nets = 0
[07/12 20:25:19    134s] (I)       Number of fixed nets = 0.  Ignored: Yes
[07/12 20:25:19    134s] (I)       Number of clock nets = 1.  Ignored: No
[07/12 20:25:19    134s] (I)       Number of analog nets = 0.  Ignored: Yes
[07/12 20:25:19    134s] (I)       Number of special nets = 0.  Ignored: Yes
[07/12 20:25:19    134s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[07/12 20:25:19    134s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[07/12 20:25:19    134s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[07/12 20:25:19    134s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[07/12 20:25:19    134s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/12 20:25:19    134s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/12 20:25:19    134s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1080.5 MB
[07/12 20:25:19    134s] (I)       Ndr track 0 does not exist
[07/12 20:25:19    134s] (I)       Layer1  viaCost=200.00
[07/12 20:25:19    134s] (I)       Layer2  viaCost=200.00
[07/12 20:25:19    134s] (I)       Layer3  viaCost=100.00
[07/12 20:25:19    134s] (I)       Layer4  viaCost=100.00
[07/12 20:25:19    134s] (I)       Layer5  viaCost=100.00
[07/12 20:25:19    134s] (I)       Layer6  viaCost=100.00
[07/12 20:25:19    134s] (I)       Layer7  viaCost=100.00
[07/12 20:25:19    134s] (I)       Layer8  viaCost=100.00
[07/12 20:25:19    134s] (I)       Layer9  viaCost=100.00
[07/12 20:25:19    134s] (I)       ---------------------Grid Graph Info--------------------
[07/12 20:25:19    134s] (I)       routing area        :  (0, 0) - (415720, 412160)
[07/12 20:25:19    134s] (I)       core area           :  (10260, 10080) - (405460, 402080)
[07/12 20:25:19    134s] (I)       Site Width          :   380  (dbu)
[07/12 20:25:19    134s] (I)       Row Height          :  2800  (dbu)
[07/12 20:25:19    134s] (I)       GCell Width         : 14000  (dbu)
[07/12 20:25:19    134s] (I)       GCell Height        : 14000  (dbu)
[07/12 20:25:19    134s] (I)       grid                :    30    30    10
[07/12 20:25:19    134s] (I)       vertical capacity   :     0 14000     0 14000     0 14000     0 14000     0 14000
[07/12 20:25:19    134s] (I)       horizontal capacity :     0     0 14000     0 14000     0 14000     0 14000     0
[07/12 20:25:19    134s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/12 20:25:19    134s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/12 20:25:19    134s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/12 20:25:19    134s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[07/12 20:25:19    134s] (I)       Num tracks per GCell: 51.85 36.84 50.00 25.00 25.00 25.00  8.33  8.33  4.38  4.17
[07/12 20:25:19    134s] (I)       Total num of tracks :     0  1094  1472   742   735   742   245   246   128   123
[07/12 20:25:19    134s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/12 20:25:19    134s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/12 20:25:19    134s] (I)       --------------------------------------------------------
[07/12 20:25:19    134s] 
[07/12 20:25:19    134s] [NR-eGR] ============ Routing rule table ============
[07/12 20:25:19    134s] [NR-eGR] Rule id 0. Nets 14275 
[07/12 20:25:19    134s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[07/12 20:25:19    134s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[07/12 20:25:19    134s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 20:25:19    134s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 20:25:19    134s] [NR-eGR] ========================================
[07/12 20:25:19    134s] [NR-eGR] 
[07/12 20:25:19    134s] (I)       After initializing earlyGlobalRoute syMemory usage = 1080.5 MB
[07/12 20:25:19    134s] (I)       Loading and dumping file time : 0.20 seconds
[07/12 20:25:19    134s] (I)       ============= Initialization =============
[07/12 20:25:19    134s] (I)       numLocalWires=52459  numGlobalNetBranches=15912  numLocalNetBranches=10331
[07/12 20:25:19    134s] (I)       totalPins=56017  totalGlobalPin=21645 (38.64%)
[07/12 20:25:19    134s] (I)       total 2D Cap : 163023 = (76328 H, 86695 V)
[07/12 20:25:19    134s] (I)       ============  Phase 1a Route ============
[07/12 20:25:19    134s] (I)       Phase 1a runs 0.01 seconds
[07/12 20:25:19    134s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[07/12 20:25:19    134s] (I)       Usage: 23471 = (12805 H, 10666 V) = (16.78% H, 12.30% V) = (8.964e+04um H, 7.466e+04um V)
[07/12 20:25:19    134s] (I)       
[07/12 20:25:19    134s] (I)       ============  Phase 1b Route ============
[07/12 20:25:19    134s] (I)       Usage: 23471 = (12805 H, 10666 V) = (16.78% H, 12.30% V) = (8.964e+04um H, 7.466e+04um V)
[07/12 20:25:19    134s] (I)       
[07/12 20:25:19    134s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[07/12 20:25:19    134s] 
[07/12 20:25:19    134s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[07/12 20:25:19    134s] Finished Early Global Route rough congestion estimation: mem = 1080.5M
[07/12 20:25:19    134s] earlyGlobalRoute rough estimation gcell size 5 row height
[07/12 20:25:19    134s] Congestion driven padding in post-place stage.
[07/12 20:25:19    135s] Congestion driven padding increases utilization from 0.856 to 0.856
[07/12 20:25:19    135s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1080.5M
[07/12 20:25:19    135s] Global placement CDP skipped at cutLevel 9.
[07/12 20:25:19    135s] Iteration  9: Total net bbox = 1.385e+05 (7.66e+04 6.19e+04)
[07/12 20:25:19    135s]               Est.  stn bbox = 1.991e+05 (1.04e+05 9.51e+04)
[07/12 20:25:19    135s]               cpu = 0:00:14.1 real = 0:00:15.0 mem = 1080.5M
[07/12 20:25:27    143s] nrCritNet: 0.00% ( 0 / 14294 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[07/12 20:25:35    150s] nrCritNet: 0.00% ( 0 / 14294 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[07/12 20:25:35    150s] Iteration 10: Total net bbox = 1.385e+05 (7.66e+04 6.19e+04)
[07/12 20:25:35    150s]               Est.  stn bbox = 1.991e+05 (1.04e+05 9.51e+04)
[07/12 20:25:35    150s]               cpu = 0:00:15.5 real = 0:00:16.0 mem = 1080.5M
[07/12 20:26:02    177s] Iteration 11: Total net bbox = 1.503e+05 (8.04e+04 6.99e+04)
[07/12 20:26:02    177s]               Est.  stn bbox = 2.115e+05 (1.08e+05 1.03e+05)
[07/12 20:26:02    177s]               cpu = 0:00:26.5 real = 0:00:27.0 mem = 1080.5M
[07/12 20:26:02    177s] Iteration 12: Total net bbox = 1.503e+05 (8.04e+04 6.99e+04)
[07/12 20:26:02    177s]               Est.  stn bbox = 2.115e+05 (1.08e+05 1.03e+05)
[07/12 20:26:02    177s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1080.5M
[07/12 20:26:02    177s] Iteration 13: Total net bbox = 1.503e+05 (8.04e+04 6.99e+04)
[07/12 20:26:02    177s]               Est.  stn bbox = 2.115e+05 (1.08e+05 1.03e+05)
[07/12 20:26:02    177s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1080.5M
[07/12 20:26:02    177s] *** cost = 1.503e+05 (8.04e+04 6.99e+04) (cpu for global=0:01:48) real=0:01:52***
[07/12 20:26:02    177s] Info: 0 clock gating cells identified, 0 (on average) moved
[07/12 20:26:02    177s] Solver runtime cpu: 0:01:12 real: 0:01:14
[07/12 20:26:02    177s] Core Placement runtime cpu: 0:01:14 real: 0:01:17
[07/12 20:26:02    177s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/12 20:26:02    177s] Type 'man IMPSP-9025' for more detail.
[07/12 20:26:02    177s] #spOpts: mergeVia=F 
[07/12 20:26:02    177s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/12 20:26:02    177s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 20:26:02    177s] *** Starting refinePlace (0:02:58 mem=1080.5M) ***
[07/12 20:26:02    177s] Total net bbox length = 1.503e+05 (8.038e+04 6.991e+04) (ext = 1.579e+04)
[07/12 20:26:02    177s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 20:26:02    177s] Starting refinePlace ...
[07/12 20:26:02    177s] default core: bins with density >  0.75 = 67.6 % ( 142 / 210 )
[07/12 20:26:02    177s] Density distribution unevenness ratio = 4.185%
[07/12 20:26:03    178s]   Spread Effort: high, standalone mode, useDDP on.
[07/12 20:26:03    178s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1080.5MB) @(0:02:58 - 0:02:58).
[07/12 20:26:03    178s] Move report: preRPlace moves 12806 insts, mean move: 0.57 um, max move: 3.45 um
[07/12 20:26:03    178s] 	Max move on inst (datapath_0/mem_access_map/DRAM_0/U2634): (5.93, 174.58) --> (5.13, 177.24)
[07/12 20:26:03    178s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
[07/12 20:26:03    178s] wireLenOptFixPriorityInst 0 inst fixed
[07/12 20:26:03    178s] Placement tweakage begins.
[07/12 20:26:03    178s] wire length = 2.020e+05
[07/12 20:26:10    184s] wire length = 1.952e+05
[07/12 20:26:10    184s] Placement tweakage ends.
[07/12 20:26:10    184s] Move report: tweak moves 2143 insts, mean move: 1.83 um, max move: 14.06 um
[07/12 20:26:10    184s] 	Max move on inst (datapath_0/decode_map/RF/U650): (158.08, 58.24) --> (144.02, 58.24)
[07/12 20:26:10    184s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:06.8, real=0:00:07.0, mem=1080.5MB) @(0:02:58 - 0:03:05).
[07/12 20:26:10    185s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 20:26:10    185s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1080.5MB) @(0:03:05 - 0:03:05).
[07/12 20:26:10    185s] Move report: Detail placement moves 12806 insts, mean move: 0.79 um, max move: 14.70 um
[07/12 20:26:10    185s] 	Max move on inst (datapath_0/decode_map/RF/U650): (158.46, 58.51) --> (144.02, 58.24)
[07/12 20:26:10    185s] 	Runtime: CPU: 0:00:07.7 REAL: 0:00:08.0 MEM: 1080.5MB
[07/12 20:26:10    185s] Statistics of distance of Instance movement in refine placement:
[07/12 20:26:10    185s]   maximum (X+Y) =        14.70 um
[07/12 20:26:10    185s]   inst (datapath_0/decode_map/RF/U650) with max move: (158.458, 58.5055) -> (144.02, 58.24)
[07/12 20:26:10    185s]   mean    (X+Y) =         0.79 um
[07/12 20:26:10    185s] Total instances flipped for WireLenOpt: 856
[07/12 20:26:10    185s] Summary Report:
[07/12 20:26:10    185s] Instances move: 12806 (out of 12806 movable)
[07/12 20:26:10    185s] Instances flipped: 0
[07/12 20:26:10    185s] Mean displacement: 0.79 um
[07/12 20:26:10    185s] Max displacement: 14.70 um (Instance: datapath_0/decode_map/RF/U650) (158.458, 58.5055) -> (144.02, 58.24)
[07/12 20:26:10    185s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[07/12 20:26:10    185s] Total instances moved : 12806
[07/12 20:26:10    185s] Total net bbox length = 1.477e+05 (7.562e+04 7.210e+04) (ext = 1.579e+04)
[07/12 20:26:10    185s] Runtime: CPU: 0:00:07.7 REAL: 0:00:08.0 MEM: 1080.5MB
[07/12 20:26:10    185s] [CPU] RefinePlace/total (cpu=0:00:07.7, real=0:00:08.0, mem=1080.5MB) @(0:02:58 - 0:03:05).
[07/12 20:26:10    185s] *** Finished refinePlace (0:03:05 mem=1080.5M) ***
[07/12 20:26:10    185s] *** End of Placement (cpu=0:02:04, real=0:02:08, mem=1080.5M) ***
[07/12 20:26:10    185s] #spOpts: mergeVia=F 
[07/12 20:26:10    185s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/12 20:26:10    185s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 20:26:10    185s] default core: bins with density >  0.75 = 67.1 % ( 141 / 210 )
[07/12 20:26:10    185s] Density distribution unevenness ratio = 4.065%
[07/12 20:26:10    185s] *** Free Virtual Timing Model ...(mem=1080.5M)
[07/12 20:26:11    186s] Starting congestion repair ...
[07/12 20:26:11    186s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[07/12 20:26:11    186s] Starting Early Global Route congestion estimation: mem = 1066.2M
[07/12 20:26:11    186s] (I)       Reading DB...
[07/12 20:26:11    186s] (I)       before initializing RouteDB syMemory usage = 1066.2 MB
[07/12 20:26:11    186s] (I)       congestionReportName   : 
[07/12 20:26:11    186s] (I)       layerRangeFor2DCongestion : 
[07/12 20:26:11    186s] (I)       buildTerm2TermWires    : 1
[07/12 20:26:11    186s] (I)       doTrackAssignment      : 1
[07/12 20:26:11    186s] (I)       dumpBookshelfFiles     : 0
[07/12 20:26:11    186s] (I)       numThreads             : 1
[07/12 20:26:11    186s] (I)       bufferingAwareRouting  : false
[07/12 20:26:11    186s] [NR-eGR] honorMsvRouteConstraint: false
[07/12 20:26:11    186s] (I)       honorPin               : false
[07/12 20:26:11    186s] (I)       honorPinGuide          : true
[07/12 20:26:11    186s] (I)       honorPartition         : false
[07/12 20:26:11    186s] (I)       allowPartitionCrossover: false
[07/12 20:26:11    186s] (I)       honorSingleEntry       : true
[07/12 20:26:11    186s] (I)       honorSingleEntryStrong : true
[07/12 20:26:11    186s] (I)       handleViaSpacingRule   : false
[07/12 20:26:11    186s] (I)       handleEolSpacingRule   : false
[07/12 20:26:11    186s] (I)       PDConstraint           : none
[07/12 20:26:11    186s] (I)       expBetterNDRHandling   : false
[07/12 20:26:11    186s] [NR-eGR] honorClockSpecNDR      : 0
[07/12 20:26:11    186s] (I)       routingEffortLevel     : 3
[07/12 20:26:11    186s] (I)       effortLevel            : standard
[07/12 20:26:11    186s] [NR-eGR] minRouteLayer          : 2
[07/12 20:26:11    186s] [NR-eGR] maxRouteLayer          : 127
[07/12 20:26:11    186s] (I)       relaxedTopLayerCeiling : 127
[07/12 20:26:11    186s] (I)       relaxedBottomLayerFloor: 2
[07/12 20:26:11    186s] (I)       numRowsPerGCell        : 1
[07/12 20:26:11    186s] (I)       speedUpLargeDesign     : 0
[07/12 20:26:11    186s] (I)       multiThreadingTA       : 1
[07/12 20:26:11    186s] (I)       blkAwareLayerSwitching : 1
[07/12 20:26:11    186s] (I)       optimizationMode       : false
[07/12 20:26:11    186s] (I)       routeSecondPG          : false
[07/12 20:26:11    186s] (I)       scenicRatioForLayerRelax: 0.00
[07/12 20:26:11    186s] (I)       detourLimitForLayerRelax: 0.00
[07/12 20:26:11    186s] (I)       punchThroughDistance   : 500.00
[07/12 20:26:11    186s] (I)       scenicBound            : 1.15
[07/12 20:26:11    186s] (I)       maxScenicToAvoidBlk    : 100.00
[07/12 20:26:11    186s] (I)       source-to-sink ratio   : 0.00
[07/12 20:26:11    186s] (I)       targetCongestionRatioH : 1.00
[07/12 20:26:11    186s] (I)       targetCongestionRatioV : 1.00
[07/12 20:26:11    186s] (I)       layerCongestionRatio   : 0.70
[07/12 20:26:11    186s] (I)       m1CongestionRatio      : 0.10
[07/12 20:26:11    186s] (I)       m2m3CongestionRatio    : 0.70
[07/12 20:26:11    186s] (I)       localRouteEffort       : 1.00
[07/12 20:26:11    186s] (I)       numSitesBlockedByOneVia: 8.00
[07/12 20:26:11    186s] (I)       supplyScaleFactorH     : 1.00
[07/12 20:26:11    186s] (I)       supplyScaleFactorV     : 1.00
[07/12 20:26:11    186s] (I)       highlight3DOverflowFactor: 0.00
[07/12 20:26:11    186s] (I)       doubleCutViaModelingRatio: 0.00
[07/12 20:26:11    186s] (I)       routeVias              : 
[07/12 20:26:11    186s] (I)       readTROption           : true
[07/12 20:26:11    186s] (I)       extraSpacingFactor     : 1.00
[07/12 20:26:11    186s] [NR-eGR] numTracksPerClockWire  : 0
[07/12 20:26:11    186s] (I)       routeSelectedNetsOnly  : false
[07/12 20:26:11    186s] (I)       clkNetUseMaxDemand     : false
[07/12 20:26:11    186s] (I)       extraDemandForClocks   : 0
[07/12 20:26:11    186s] (I)       steinerRemoveLayers    : false
[07/12 20:26:11    186s] (I)       demoteLayerScenicScale : 1.00
[07/12 20:26:11    186s] (I)       nonpreferLayerCostScale : 100.00
[07/12 20:26:11    186s] (I)       similarTopologyRoutingFast : false
[07/12 20:26:11    186s] (I)       spanningTreeRefinement : false
[07/12 20:26:11    186s] (I)       spanningTreeRefinementAlpha : 0.50
[07/12 20:26:11    186s] (I)       starting read tracks
[07/12 20:26:11    186s] (I)       build grid graph
[07/12 20:26:11    186s] (I)       build grid graph start
[07/12 20:26:11    186s] [NR-eGR] Layer1 has no routable track
[07/12 20:26:11    186s] [NR-eGR] Layer2 has single uniform track structure
[07/12 20:26:11    186s] [NR-eGR] Layer3 has single uniform track structure
[07/12 20:26:11    186s] [NR-eGR] Layer4 has single uniform track structure
[07/12 20:26:11    186s] [NR-eGR] Layer5 has single uniform track structure
[07/12 20:26:11    186s] [NR-eGR] Layer6 has single uniform track structure
[07/12 20:26:11    186s] [NR-eGR] Layer7 has single uniform track structure
[07/12 20:26:11    186s] [NR-eGR] Layer8 has single uniform track structure
[07/12 20:26:11    186s] [NR-eGR] Layer9 has single uniform track structure
[07/12 20:26:11    186s] [NR-eGR] Layer10 has single uniform track structure
[07/12 20:26:11    186s] (I)       build grid graph end
[07/12 20:26:11    186s] (I)       numViaLayers=10
[07/12 20:26:11    186s] (I)       Reading via via1_8 for layer: 0 
[07/12 20:26:11    186s] (I)       Reading via via2_8 for layer: 1 
[07/12 20:26:11    186s] (I)       Reading via via3_2 for layer: 2 
[07/12 20:26:11    186s] (I)       Reading via via4_0 for layer: 3 
[07/12 20:26:11    186s] (I)       Reading via via5_0 for layer: 4 
[07/12 20:26:11    186s] (I)       Reading via via6_0 for layer: 5 
[07/12 20:26:11    186s] (I)       Reading via via7_0 for layer: 6 
[07/12 20:26:11    186s] (I)       Reading via via8_0 for layer: 7 
[07/12 20:26:11    186s] (I)       Reading via via9_0 for layer: 8 
[07/12 20:26:11    186s] (I)       end build via table
[07/12 20:26:11    186s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4918 numBumpBlks=0 numBoundaryFakeBlks=0
[07/12 20:26:11    186s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[07/12 20:26:11    186s] (I)       readDataFromPlaceDB
[07/12 20:26:11    186s] (I)       Read net information..
[07/12 20:26:11    186s] [NR-eGR] Read numTotalNets=14276  numIgnoredNets=0
[07/12 20:26:11    186s] (I)       Read testcase time = 0.010 seconds
[07/12 20:26:11    186s] 
[07/12 20:26:11    186s] (I)       read default dcut vias
[07/12 20:26:11    186s] (I)       Reading via via1_4 for layer: 0 
[07/12 20:26:11    186s] (I)       Reading via via2_8 for layer: 1 
[07/12 20:26:11    186s] (I)       Reading via via3_2 for layer: 2 
[07/12 20:26:11    186s] (I)       Reading via via4_0 for layer: 3 
[07/12 20:26:11    186s] (I)       Reading via via5_0 for layer: 4 
[07/12 20:26:11    186s] (I)       Reading via via6_0 for layer: 5 
[07/12 20:26:11    186s] (I)       Reading via via7_0 for layer: 6 
[07/12 20:26:11    186s] (I)       Reading via via8_0 for layer: 7 
[07/12 20:26:11    186s] (I)       Reading via via9_0 for layer: 8 
[07/12 20:26:11    186s] (I)       build grid graph start
[07/12 20:26:11    186s] (I)       build grid graph end
[07/12 20:26:11    186s] (I)       Model blockage into capacity
[07/12 20:26:11    186s] (I)       Read numBlocks=4918  numPreroutedWires=0  numCapScreens=0
[07/12 20:26:11    186s] (I)       blocked area on Layer1 : 0  (0.00%)
[07/12 20:26:11    186s] (I)       blocked area on Layer2 : 734328000  (0.43%)
[07/12 20:26:11    186s] (I)       blocked area on Layer3 : 890668800  (0.52%)
[07/12 20:26:11    186s] (I)       blocked area on Layer4 : 1238544000  (0.72%)
[07/12 20:26:11    186s] (I)       blocked area on Layer5 : 1437523200  (0.84%)
[07/12 20:26:11    186s] (I)       blocked area on Layer6 : 1555060800  (0.91%)
[07/12 20:26:11    186s] (I)       blocked area on Layer7 : 5775360000  (3.37%)
[07/12 20:26:11    186s] (I)       blocked area on Layer8 : 6316800000  (3.69%)
[07/12 20:26:11    186s] (I)       blocked area on Layer9 : 29303296000  (17.10%)
[07/12 20:26:11    186s] (I)       blocked area on Layer10 : 72634368000  (42.39%)
[07/12 20:26:11    186s] (I)       Modeling time = 0.020 seconds
[07/12 20:26:11    186s] 
[07/12 20:26:11    186s] (I)       Number of ignored nets = 0
[07/12 20:26:11    186s] (I)       Number of fixed nets = 0.  Ignored: Yes
[07/12 20:26:11    186s] (I)       Number of clock nets = 1.  Ignored: No
[07/12 20:26:11    186s] (I)       Number of analog nets = 0.  Ignored: Yes
[07/12 20:26:11    186s] (I)       Number of special nets = 0.  Ignored: Yes
[07/12 20:26:11    186s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[07/12 20:26:11    186s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[07/12 20:26:11    186s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[07/12 20:26:11    186s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[07/12 20:26:11    186s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/12 20:26:11    186s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/12 20:26:11    186s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1066.2 MB
[07/12 20:26:11    186s] (I)       Ndr track 0 does not exist
[07/12 20:26:11    186s] (I)       Layer1  viaCost=200.00
[07/12 20:26:11    186s] (I)       Layer2  viaCost=200.00
[07/12 20:26:11    186s] (I)       Layer3  viaCost=100.00
[07/12 20:26:11    186s] (I)       Layer4  viaCost=100.00
[07/12 20:26:11    186s] (I)       Layer5  viaCost=100.00
[07/12 20:26:11    186s] (I)       Layer6  viaCost=100.00
[07/12 20:26:11    186s] (I)       Layer7  viaCost=100.00
[07/12 20:26:11    186s] (I)       Layer8  viaCost=100.00
[07/12 20:26:11    186s] (I)       Layer9  viaCost=100.00
[07/12 20:26:11    186s] (I)       ---------------------Grid Graph Info--------------------
[07/12 20:26:11    186s] (I)       routing area        :  (0, 0) - (415720, 412160)
[07/12 20:26:11    186s] (I)       core area           :  (10260, 10080) - (405460, 402080)
[07/12 20:26:11    186s] (I)       Site Width          :   380  (dbu)
[07/12 20:26:11    186s] (I)       Row Height          :  2800  (dbu)
[07/12 20:26:11    186s] (I)       GCell Width         :  2800  (dbu)
[07/12 20:26:11    186s] (I)       GCell Height        :  2800  (dbu)
[07/12 20:26:11    186s] (I)       grid                :   148   147    10
[07/12 20:26:11    186s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/12 20:26:11    186s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/12 20:26:11    186s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/12 20:26:11    186s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/12 20:26:11    186s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/12 20:26:11    186s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[07/12 20:26:11    186s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/12 20:26:11    186s] (I)       Total num of tracks :     0  1094  1472   742   735   742   245   246   128   123
[07/12 20:26:11    186s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/12 20:26:11    186s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/12 20:26:11    186s] (I)       --------------------------------------------------------
[07/12 20:26:11    186s] 
[07/12 20:26:11    186s] [NR-eGR] ============ Routing rule table ============
[07/12 20:26:11    186s] [NR-eGR] Rule id 0. Nets 14276 
[07/12 20:26:11    186s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[07/12 20:26:11    186s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[07/12 20:26:11    186s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 20:26:11    186s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 20:26:11    186s] [NR-eGR] ========================================
[07/12 20:26:11    186s] [NR-eGR] 
[07/12 20:26:11    186s] (I)       After initializing earlyGlobalRoute syMemory usage = 1066.2 MB
[07/12 20:26:11    186s] (I)       Loading and dumping file time : 0.34 seconds
[07/12 20:26:11    186s] (I)       ============= Initialization =============
[07/12 20:26:11    186s] (I)       totalPins=56019  totalGlobalPin=53769 (95.98%)
[07/12 20:26:11    186s] (I)       total 2D Cap : 802216 = (377795 H, 424421 V)
[07/12 20:26:11    186s] [NR-eGR] Layer group 1: route 14276 net(s) in layer range [2, 10]
[07/12 20:26:11    186s] (I)       ============  Phase 1a Route ============
[07/12 20:26:11    186s] (I)       Phase 1a runs 0.09 seconds
[07/12 20:26:11    186s] (I)       Usage: 134748 = (69831 H, 64917 V) = (18.48% H, 15.30% V) = (9.776e+04um H, 9.088e+04um V)
[07/12 20:26:11    186s] (I)       
[07/12 20:26:11    186s] (I)       ============  Phase 1b Route ============
[07/12 20:26:11    186s] (I)       Usage: 134748 = (69831 H, 64917 V) = (18.48% H, 15.30% V) = (9.776e+04um H, 9.088e+04um V)
[07/12 20:26:11    186s] (I)       
[07/12 20:26:11    186s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.886472e+05um
[07/12 20:26:11    186s] (I)       ============  Phase 1c Route ============
[07/12 20:26:11    186s] (I)       Usage: 134748 = (69831 H, 64917 V) = (18.48% H, 15.30% V) = (9.776e+04um H, 9.088e+04um V)
[07/12 20:26:11    186s] (I)       
[07/12 20:26:11    186s] (I)       ============  Phase 1d Route ============
[07/12 20:26:11    186s] (I)       Usage: 134748 = (69831 H, 64917 V) = (18.48% H, 15.30% V) = (9.776e+04um H, 9.088e+04um V)
[07/12 20:26:11    186s] (I)       
[07/12 20:26:11    186s] (I)       ============  Phase 1e Route ============
[07/12 20:26:11    186s] (I)       Phase 1e runs 0.00 seconds
[07/12 20:26:11    186s] (I)       Usage: 134748 = (69831 H, 64917 V) = (18.48% H, 15.30% V) = (9.776e+04um H, 9.088e+04um V)
[07/12 20:26:11    186s] (I)       
[07/12 20:26:11    186s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.886472e+05um
[07/12 20:26:11    186s] [NR-eGR] 
[07/12 20:26:11    186s] (I)       ============  Phase 1l Route ============
[07/12 20:26:12    186s] (I)       Phase 1l runs 0.16 seconds
[07/12 20:26:12    186s] (I)       
[07/12 20:26:12    186s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[07/12 20:26:12    186s] [NR-eGR]                OverCon         OverCon            
[07/12 20:26:12    186s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[07/12 20:26:12    186s] [NR-eGR] Layer              (1)             (3)    OverCon 
[07/12 20:26:12    186s] [NR-eGR] ---------------------------------------------------
[07/12 20:26:12    186s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:26:12    186s] [NR-eGR] Layer2      59( 0.27%)       0( 0.00%)   ( 0.27%) 
[07/12 20:26:12    186s] [NR-eGR] Layer3       8( 0.04%)       0( 0.00%)   ( 0.04%) 
[07/12 20:26:12    186s] [NR-eGR] Layer4      25( 0.12%)       1( 0.00%)   ( 0.12%) 
[07/12 20:26:12    186s] [NR-eGR] Layer5       2( 0.01%)       0( 0.00%)   ( 0.01%) 
[07/12 20:26:12    186s] [NR-eGR] Layer6       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:26:12    186s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:26:12    186s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:26:12    186s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:26:12    186s] [NR-eGR] Layer10       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:26:12    186s] [NR-eGR] ---------------------------------------------------
[07/12 20:26:12    186s] [NR-eGR] Total       94( 0.05%)       1( 0.00%)   ( 0.05%) 
[07/12 20:26:12    186s] [NR-eGR] 
[07/12 20:26:12    186s] (I)       Total Global Routing Runtime: 0.37 seconds
[07/12 20:26:12    186s] (I)       total 2D Cap : 803296 = (378409 H, 424887 V)
[07/12 20:26:12    186s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[07/12 20:26:12    186s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[07/12 20:26:12    186s] Early Global Route congestion estimation runtime: 0.72 seconds, mem = 1066.2M
[07/12 20:26:12    186s] [hotspot] +------------+---------------+---------------+
[07/12 20:26:12    186s] [hotspot] |            |   max hotspot | total hotspot |
[07/12 20:26:12    186s] [hotspot] +------------+---------------+---------------+
[07/12 20:26:12    186s] [hotspot] | normalized |          0.00 |          0.00 |
[07/12 20:26:12    186s] [hotspot] +------------+---------------+---------------+
[07/12 20:26:12    186s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/12 20:26:12    186s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/12 20:26:12    186s] Skipped repairing congestion.
[07/12 20:26:12    186s] Starting Early Global Route wiring: mem = 1066.2M
[07/12 20:26:12    186s] (I)       ============= track Assignment ============
[07/12 20:26:12    186s] (I)       extract Global 3D Wires
[07/12 20:26:12    186s] (I)       Extract Global WL : time=0.01
[07/12 20:26:12    186s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[07/12 20:26:12    186s] (I)       Initialization real time=0.00 seconds
[07/12 20:26:12    186s] (I)       Run Multi-thread track assignment
[07/12 20:26:12    187s] (I)       merging nets...
[07/12 20:26:12    187s] (I)       merging nets done
[07/12 20:26:12    187s] (I)       Kernel real time=0.40 seconds
[07/12 20:26:12    187s] (I)       End Greedy Track Assignment
[07/12 20:26:12    187s] [NR-eGR] --------------------------------------------------------------------------
[07/12 20:26:12    187s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 56019
[07/12 20:26:12    187s] [NR-eGR] Layer2(metal2)(V) length: 5.068818e+04um, number of vias: 72968
[07/12 20:26:12    187s] [NR-eGR] Layer3(metal3)(H) length: 8.312197e+04um, number of vias: 24596
[07/12 20:26:12    187s] [NR-eGR] Layer4(metal4)(V) length: 3.320673e+04um, number of vias: 3829
[07/12 20:26:12    187s] [NR-eGR] Layer5(metal5)(H) length: 1.677968e+04um, number of vias: 2614
[07/12 20:26:12    187s] [NR-eGR] Layer6(metal6)(V) length: 1.610050e+04um, number of vias: 269
[07/12 20:26:12    187s] [NR-eGR] Layer7(metal7)(H) length: 1.625559e+03um, number of vias: 107
[07/12 20:26:12    187s] [NR-eGR] Layer8(metal8)(V) length: 1.350510e+03um, number of vias: 0
[07/12 20:26:12    187s] [NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[07/12 20:26:12    187s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[07/12 20:26:12    187s] [NR-eGR] Total length: 2.028731e+05um, number of vias: 160402
[07/12 20:26:12    187s] [NR-eGR] --------------------------------------------------------------------------
[07/12 20:26:12    187s] [NR-eGR] Total clock nets wire length: 1.108392e+04um 
[07/12 20:26:12    187s] [NR-eGR] --------------------------------------------------------------------------
[07/12 20:26:12    187s] Early Global Route wiring runtime: 0.74 seconds, mem = 1060.4M
[07/12 20:26:12    187s] End of congRepair (cpu=0:00:01.5, real=0:00:01.0)
[07/12 20:26:12    187s] *** Finishing placeDesign default flow ***
[07/12 20:26:12    187s] **placeDesign ... cpu = 0: 2:24, real = 0: 2:28, mem = 1057.1M **
[07/12 20:26:13    187s] 
[07/12 20:26:13    187s] *** Summary of all messages that are not suppressed in this session:
[07/12 20:26:13    187s] Severity  ID               Count  Summary                                  
[07/12 20:26:13    187s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[07/12 20:26:13    187s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/12 20:26:13    187s] *** Message Summary: 2 warning(s), 0 error(s)
[07/12 20:26:13    187s] 
[07/12 20:26:33    188s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[07/12 20:26:49    189s] <CMD> setPinAssignMode -pinEditInBatch true
[07/12 20:26:49    189s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 0.14 -pin CLK
[07/12 20:26:50    189s] Successfully spread [1] pins.
[07/12 20:26:50    189s] editPin : finished (cpu = 0:00:00.2 real = 0:00:01.0, mem = 1063.1M).
[07/12 20:27:07    190s] <CMD> setPinAssignMode -pinEditInBatch true
[07/12 20:27:07    190s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Left -layer 1 -spreadType side -pin {{IR[0]} {IR[1]} {IR[2]} {IR[3]} {IR[4]} {IR[5]} {IR[6]} {IR[7]} {IR[8]} {IR[9]} {IR[10]} {IR[11]} {IR[12]} {IR[13]} {IR[14]} {IR[15]} {IR[16]} {IR[17]} {IR[18]} {IR[19]} {IR[20]} {IR[21]} {IR[22]} {IR[23]} {IR[24]} {IR[25]} {IR[26]} {IR[27]} {IR[28]} {IR[29]} {IR[30]} {IR[31]}}
[07/12 20:27:07    190s] Successfully spread [32] pins.
[07/12 20:27:07    190s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.1M).
[07/12 20:27:20    190s] <CMD> setPinAssignMode -pinEditInBatch true
[07/12 20:27:20    190s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Right -layer 1 -spreadType side -pin {{PC[0]} {PC[1]} {PC[2]} {PC[3]} {PC[4]} {PC[5]} {PC[6]} {PC[7]} {PC[8]} {PC[9]} {PC[10]} {PC[11]} {PC[12]} {PC[13]} {PC[14]} {PC[15]} {PC[16]} {PC[17]} {PC[18]} {PC[19]} {PC[20]} {PC[21]} {PC[22]} {PC[23]} {PC[24]} {PC[25]} {PC[26]} {PC[27]} {PC[28]} {PC[29]} {PC[30]} {PC[31]}}
[07/12 20:27:20    190s] Successfully spread [32] pins.
[07/12 20:27:20    190s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.1M).
[07/12 20:27:31    191s] <CMD> setPinAssignMode -pinEditInBatch true
[07/12 20:27:31    191s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.14 -pin RST
[07/12 20:27:31    191s] Successfully spread [1] pins.
[07/12 20:27:31    191s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.1M).
[07/12 20:27:37    191s] <CMD> setPinAssignMode -pinEditInBatch true
[07/12 20:27:37    191s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.14 -pin RST
[07/12 20:27:37    191s] Successfully spread [1] pins.
[07/12 20:27:37    191s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.1M).
[07/12 20:27:41    192s] <CMD> setPinAssignMode -pinEditInBatch false
[07/12 20:28:01    192s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[07/12 20:28:01    192s] <CMD> optDesign -postCTS
[07/12 20:28:01    192s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/12 20:28:01    192s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/12 20:28:01    192s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 20:28:03    194s] #spOpts: mergeVia=F 
[07/12 20:28:03    194s] GigaOpt running with 1 threads.
[07/12 20:28:03    194s] Info: 1 threads available for lower-level modules during optimization.
[07/12 20:28:03    194s] #spOpts: mergeVia=F 
[07/12 20:28:03    194s] Updating RC grid for preRoute extraction ...
[07/12 20:28:03    194s] Initializing multi-corner capacitance tables ... 
[07/12 20:28:03    194s] Initializing multi-corner resistance tables ...
[07/12 20:28:03    194s] 
[07/12 20:28:03    194s] Creating Lib Analyzer ...
[07/12 20:28:03    194s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/12 20:28:03    194s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/12 20:28:03    194s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/12 20:28:03    194s] 
[07/12 20:28:04    195s] Creating Lib Analyzer, finished. 
[07/12 20:28:04    195s] Setting timing_disable_library_data_to_data_checks to 'true'.
[07/12 20:28:04    195s] Setting timing_disable_user_data_to_data_checks to 'true'.
[07/12 20:28:04    195s] Effort level <high> specified for reg2reg path_group
[07/12 20:28:05    196s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 861.8M, totSessionCpu=0:03:17 **
[07/12 20:28:05    196s] Added -handlePreroute to trialRouteMode
[07/12 20:28:05    196s] *** optDesign -postCTS ***
[07/12 20:28:05    196s] DRC Margin: user margin 0.0; extra margin 0.2
[07/12 20:28:05    196s] Hold Target Slack: user slack 0
[07/12 20:28:05    196s] Setup Target Slack: user slack 0; extra slack 0.1
[07/12 20:28:05    196s] setUsefulSkewMode -ecoRoute false
[07/12 20:28:05    196s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[07/12 20:28:06    197s] Multi-VT timing optimization disabled based on library information.
[07/12 20:28:06    197s] Deleting Cell Server ...
[07/12 20:28:06    197s] Deleting Lib Analyzer.
[07/12 20:28:06    197s] Creating Cell Server ...(0, 0, 0, 0)
[07/12 20:28:06    197s] Summary for sequential cells identification: 
[07/12 20:28:06    197s]   Identified SBFF number: 16
[07/12 20:28:06    197s]   Identified MBFF number: 0
[07/12 20:28:06    197s]   Identified SB Latch number: 0
[07/12 20:28:06    197s]   Identified MB Latch number: 0
[07/12 20:28:06    197s]   Not identified SBFF number: 0
[07/12 20:28:06    197s]   Not identified MBFF number: 0
[07/12 20:28:06    197s]   Not identified SB Latch number: 0
[07/12 20:28:06    197s]   Not identified MB Latch number: 0
[07/12 20:28:06    197s]   Number of sequential cells which are not FFs: 13
[07/12 20:28:06    197s] Creating Cell Server, finished. 
[07/12 20:28:06    197s] 
[07/12 20:28:06    197s] 
[07/12 20:28:06    197s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[07/12 20:28:06    197s]   
[07/12 20:28:06    197s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[07/12 20:28:06    197s]   Deleting Cell Server ...
[07/12 20:28:06    197s] Start to check current routing status for nets...
[07/12 20:28:06    197s] Net CLK is not routed.
[07/12 20:28:06    197s] All nets will be re-routed.
[07/12 20:28:06    197s] End to check current routing status for nets (mem=1114.0M)
[07/12 20:28:06    197s] ### Creating LA Mngr. totSessionCpu=0:03:17 mem=1114.0M
[07/12 20:28:07    198s] ### Creating LA Mngr, finished. totSessionCpu=0:03:18 mem=1114.0M
[07/12 20:28:07    198s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[07/12 20:28:07    198s] [NR-eGR] Started earlyGlobalRoute kernel
[07/12 20:28:07    198s] [NR-eGR] Initial Peak syMemory usage = 1114.0 MB
[07/12 20:28:07    198s] (I)       Reading DB...
[07/12 20:28:07    198s] (I)       before initializing RouteDB syMemory usage = 1119.5 MB
[07/12 20:28:07    198s] (I)       congestionReportName   : 
[07/12 20:28:07    198s] (I)       layerRangeFor2DCongestion : 
[07/12 20:28:07    198s] (I)       buildTerm2TermWires    : 1
[07/12 20:28:07    198s] (I)       doTrackAssignment      : 1
[07/12 20:28:07    198s] (I)       dumpBookshelfFiles     : 0
[07/12 20:28:07    198s] (I)       numThreads             : 1
[07/12 20:28:07    198s] (I)       bufferingAwareRouting  : false
[07/12 20:28:07    198s] [NR-eGR] honorMsvRouteConstraint: false
[07/12 20:28:07    198s] (I)       honorPin               : false
[07/12 20:28:07    198s] (I)       honorPinGuide          : true
[07/12 20:28:07    198s] (I)       honorPartition         : false
[07/12 20:28:07    198s] (I)       allowPartitionCrossover: false
[07/12 20:28:07    198s] (I)       honorSingleEntry       : true
[07/12 20:28:07    198s] (I)       honorSingleEntryStrong : true
[07/12 20:28:07    198s] (I)       handleViaSpacingRule   : false
[07/12 20:28:07    198s] (I)       handleEolSpacingRule   : false
[07/12 20:28:07    198s] (I)       PDConstraint           : none
[07/12 20:28:07    198s] (I)       expBetterNDRHandling   : false
[07/12 20:28:07    198s] [NR-eGR] honorClockSpecNDR      : 0
[07/12 20:28:07    198s] (I)       routingEffortLevel     : 3
[07/12 20:28:07    198s] (I)       effortLevel            : standard
[07/12 20:28:07    198s] [NR-eGR] minRouteLayer          : 2
[07/12 20:28:07    198s] [NR-eGR] maxRouteLayer          : 127
[07/12 20:28:07    198s] (I)       relaxedTopLayerCeiling : 127
[07/12 20:28:07    198s] (I)       relaxedBottomLayerFloor: 2
[07/12 20:28:07    198s] (I)       numRowsPerGCell        : 1
[07/12 20:28:07    198s] (I)       speedUpLargeDesign     : 0
[07/12 20:28:07    198s] (I)       multiThreadingTA       : 1
[07/12 20:28:07    198s] (I)       blkAwareLayerSwitching : 1
[07/12 20:28:07    198s] (I)       optimizationMode       : false
[07/12 20:28:07    198s] (I)       routeSecondPG          : false
[07/12 20:28:07    198s] (I)       scenicRatioForLayerRelax: 0.00
[07/12 20:28:07    198s] (I)       detourLimitForLayerRelax: 0.00
[07/12 20:28:07    198s] (I)       punchThroughDistance   : 500.00
[07/12 20:28:07    198s] (I)       scenicBound            : 1.15
[07/12 20:28:07    198s] (I)       maxScenicToAvoidBlk    : 100.00
[07/12 20:28:07    198s] (I)       source-to-sink ratio   : 0.00
[07/12 20:28:07    198s] (I)       targetCongestionRatioH : 1.00
[07/12 20:28:07    198s] (I)       targetCongestionRatioV : 1.00
[07/12 20:28:07    198s] (I)       layerCongestionRatio   : 0.70
[07/12 20:28:07    198s] (I)       m1CongestionRatio      : 0.10
[07/12 20:28:07    198s] (I)       m2m3CongestionRatio    : 0.70
[07/12 20:28:07    198s] (I)       localRouteEffort       : 1.00
[07/12 20:28:07    198s] (I)       numSitesBlockedByOneVia: 8.00
[07/12 20:28:07    198s] (I)       supplyScaleFactorH     : 1.00
[07/12 20:28:07    198s] (I)       supplyScaleFactorV     : 1.00
[07/12 20:28:07    198s] (I)       highlight3DOverflowFactor: 0.00
[07/12 20:28:07    198s] (I)       doubleCutViaModelingRatio: 0.00
[07/12 20:28:07    198s] (I)       routeVias              : 
[07/12 20:28:07    198s] (I)       readTROption           : true
[07/12 20:28:07    198s] (I)       extraSpacingFactor     : 1.00
[07/12 20:28:07    198s] [NR-eGR] numTracksPerClockWire  : 0
[07/12 20:28:07    198s] (I)       routeSelectedNetsOnly  : false
[07/12 20:28:07    198s] (I)       clkNetUseMaxDemand     : false
[07/12 20:28:07    198s] (I)       extraDemandForClocks   : 0
[07/12 20:28:07    198s] (I)       steinerRemoveLayers    : false
[07/12 20:28:07    198s] (I)       demoteLayerScenicScale : 1.00
[07/12 20:28:07    198s] (I)       nonpreferLayerCostScale : 100.00
[07/12 20:28:07    198s] (I)       similarTopologyRoutingFast : false
[07/12 20:28:07    198s] (I)       spanningTreeRefinement : false
[07/12 20:28:07    198s] (I)       spanningTreeRefinementAlpha : 0.50
[07/12 20:28:07    198s] (I)       starting read tracks
[07/12 20:28:07    198s] (I)       build grid graph
[07/12 20:28:07    198s] (I)       build grid graph start
[07/12 20:28:07    198s] [NR-eGR] Layer1 has no routable track
[07/12 20:28:07    198s] [NR-eGR] Layer2 has single uniform track structure
[07/12 20:28:07    198s] [NR-eGR] Layer3 has single uniform track structure
[07/12 20:28:07    198s] [NR-eGR] Layer4 has single uniform track structure
[07/12 20:28:07    198s] [NR-eGR] Layer5 has single uniform track structure
[07/12 20:28:07    198s] [NR-eGR] Layer6 has single uniform track structure
[07/12 20:28:07    198s] [NR-eGR] Layer7 has single uniform track structure
[07/12 20:28:07    198s] [NR-eGR] Layer8 has single uniform track structure
[07/12 20:28:07    198s] [NR-eGR] Layer9 has single uniform track structure
[07/12 20:28:07    198s] [NR-eGR] Layer10 has single uniform track structure
[07/12 20:28:07    198s] (I)       build grid graph end
[07/12 20:28:07    198s] (I)       numViaLayers=10
[07/12 20:28:07    198s] (I)       Reading via via1_8 for layer: 0 
[07/12 20:28:07    198s] (I)       Reading via via2_8 for layer: 1 
[07/12 20:28:07    198s] (I)       Reading via via3_2 for layer: 2 
[07/12 20:28:07    198s] (I)       Reading via via4_0 for layer: 3 
[07/12 20:28:07    198s] (I)       Reading via via5_0 for layer: 4 
[07/12 20:28:07    198s] (I)       Reading via via6_0 for layer: 5 
[07/12 20:28:07    198s] (I)       Reading via via7_0 for layer: 6 
[07/12 20:28:07    198s] (I)       Reading via via8_0 for layer: 7 
[07/12 20:28:07    198s] (I)       Reading via via9_0 for layer: 8 
[07/12 20:28:07    198s] (I)       end build via table
[07/12 20:28:07    198s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4918 numBumpBlks=0 numBoundaryFakeBlks=0
[07/12 20:28:07    198s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[07/12 20:28:07    198s] (I)       readDataFromPlaceDB
[07/12 20:28:07    198s] (I)       Read net information..
[07/12 20:28:07    198s] [NR-eGR] Read numTotalNets=14294  numIgnoredNets=0
[07/12 20:28:07    198s] (I)       Read testcase time = 0.010 seconds
[07/12 20:28:07    198s] 
[07/12 20:28:07    198s] (I)       read default dcut vias
[07/12 20:28:07    198s] (I)       Reading via via1_8 for layer: 0 
[07/12 20:28:07    198s] (I)       Reading via via2_8 for layer: 1 
[07/12 20:28:07    198s] (I)       Reading via via3_2 for layer: 2 
[07/12 20:28:07    198s] (I)       Reading via via4_0 for layer: 3 
[07/12 20:28:07    198s] (I)       Reading via via5_0 for layer: 4 
[07/12 20:28:07    198s] (I)       Reading via via6_0 for layer: 5 
[07/12 20:28:07    198s] (I)       Reading via via7_0 for layer: 6 
[07/12 20:28:07    198s] (I)       Reading via via8_0 for layer: 7 
[07/12 20:28:07    198s] (I)       Reading via via9_0 for layer: 8 
[07/12 20:28:07    198s] (I)       build grid graph start
[07/12 20:28:07    198s] (I)       build grid graph end
[07/12 20:28:07    198s] (I)       Model blockage into capacity
[07/12 20:28:07    198s] (I)       Read numBlocks=4918  numPreroutedWires=0  numCapScreens=0
[07/12 20:28:07    198s] (I)       blocked area on Layer1 : 0  (0.00%)
[07/12 20:28:07    198s] (I)       blocked area on Layer2 : 734328000  (0.43%)
[07/12 20:28:07    198s] (I)       blocked area on Layer3 : 890668800  (0.52%)
[07/12 20:28:07    198s] (I)       blocked area on Layer4 : 1238544000  (0.72%)
[07/12 20:28:07    198s] (I)       blocked area on Layer5 : 1437523200  (0.84%)
[07/12 20:28:07    198s] (I)       blocked area on Layer6 : 1555060800  (0.91%)
[07/12 20:28:07    198s] (I)       blocked area on Layer7 : 5775360000  (3.37%)
[07/12 20:28:07    198s] (I)       blocked area on Layer8 : 6316800000  (3.69%)
[07/12 20:28:07    198s] (I)       blocked area on Layer9 : 29303296000  (17.10%)
[07/12 20:28:07    198s] (I)       blocked area on Layer10 : 72634368000  (42.39%)
[07/12 20:28:07    198s] (I)       Modeling time = 0.030 seconds
[07/12 20:28:07    198s] 
[07/12 20:28:07    198s] (I)       Number of ignored nets = 0
[07/12 20:28:07    198s] (I)       Number of fixed nets = 0.  Ignored: Yes
[07/12 20:28:07    198s] (I)       Number of clock nets = 1.  Ignored: No
[07/12 20:28:07    198s] (I)       Number of analog nets = 0.  Ignored: Yes
[07/12 20:28:07    198s] (I)       Number of special nets = 0.  Ignored: Yes
[07/12 20:28:07    198s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[07/12 20:28:07    198s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[07/12 20:28:07    198s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[07/12 20:28:07    198s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[07/12 20:28:07    198s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/12 20:28:07    198s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/12 20:28:07    198s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1121.8 MB
[07/12 20:28:07    198s] (I)       Ndr track 0 does not exist
[07/12 20:28:07    198s] (I)       Layer1  viaCost=200.00
[07/12 20:28:07    198s] (I)       Layer2  viaCost=200.00
[07/12 20:28:07    198s] (I)       Layer3  viaCost=100.00
[07/12 20:28:07    198s] (I)       Layer4  viaCost=100.00
[07/12 20:28:07    198s] (I)       Layer5  viaCost=100.00
[07/12 20:28:07    198s] (I)       Layer6  viaCost=100.00
[07/12 20:28:07    198s] (I)       Layer7  viaCost=100.00
[07/12 20:28:07    198s] (I)       Layer8  viaCost=100.00
[07/12 20:28:07    198s] (I)       Layer9  viaCost=100.00
[07/12 20:28:07    198s] (I)       ---------------------Grid Graph Info--------------------
[07/12 20:28:07    198s] (I)       routing area        :  (0, 0) - (415720, 412160)
[07/12 20:28:07    198s] (I)       core area           :  (10260, 10080) - (405460, 402080)
[07/12 20:28:07    198s] (I)       Site Width          :   380  (dbu)
[07/12 20:28:07    198s] (I)       Row Height          :  2800  (dbu)
[07/12 20:28:07    198s] (I)       GCell Width         :  2800  (dbu)
[07/12 20:28:07    198s] (I)       GCell Height        :  2800  (dbu)
[07/12 20:28:07    198s] (I)       grid                :   148   147    10
[07/12 20:28:07    198s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/12 20:28:07    198s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/12 20:28:07    198s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/12 20:28:07    198s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/12 20:28:07    198s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/12 20:28:07    198s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[07/12 20:28:07    198s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/12 20:28:07    198s] (I)       Total num of tracks :     0  1094  1472   742   735   742   245   246   128   123
[07/12 20:28:07    198s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/12 20:28:07    198s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/12 20:28:07    198s] (I)       --------------------------------------------------------
[07/12 20:28:07    198s] 
[07/12 20:28:07    198s] [NR-eGR] ============ Routing rule table ============
[07/12 20:28:07    198s] [NR-eGR] Rule id 0. Nets 14294 
[07/12 20:28:07    198s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[07/12 20:28:07    198s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[07/12 20:28:07    198s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 20:28:07    198s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 20:28:07    198s] [NR-eGR] ========================================
[07/12 20:28:07    198s] [NR-eGR] 
[07/12 20:28:07    198s] (I)       After initializing earlyGlobalRoute syMemory usage = 1121.8 MB
[07/12 20:28:07    198s] (I)       Loading and dumping file time : 0.29 seconds
[07/12 20:28:07    198s] (I)       ============= Initialization =============
[07/12 20:28:07    198s] (I)       totalPins=56101  totalGlobalPin=53864 (96.01%)
[07/12 20:28:07    198s] (I)       total 2D Cap : 802216 = (377795 H, 424421 V)
[07/12 20:28:07    198s] [NR-eGR] Layer group 1: route 14294 net(s) in layer range [2, 10]
[07/12 20:28:07    198s] (I)       ============  Phase 1a Route ============
[07/12 20:28:07    198s] (I)       Phase 1a runs 0.11 seconds
[07/12 20:28:07    198s] (I)       Usage: 141721 = (72543 H, 69178 V) = (19.20% H, 16.30% V) = (1.016e+05um H, 9.685e+04um V)
[07/12 20:28:07    198s] (I)       
[07/12 20:28:07    198s] (I)       ============  Phase 1b Route ============
[07/12 20:28:07    198s] (I)       Usage: 141721 = (72543 H, 69178 V) = (19.20% H, 16.30% V) = (1.016e+05um H, 9.685e+04um V)
[07/12 20:28:07    198s] (I)       
[07/12 20:28:07    198s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.984094e+05um
[07/12 20:28:07    198s] (I)       ============  Phase 1c Route ============
[07/12 20:28:07    198s] (I)       Usage: 141721 = (72543 H, 69178 V) = (19.20% H, 16.30% V) = (1.016e+05um H, 9.685e+04um V)
[07/12 20:28:07    198s] (I)       
[07/12 20:28:07    198s] (I)       ============  Phase 1d Route ============
[07/12 20:28:07    198s] (I)       Usage: 141721 = (72543 H, 69178 V) = (19.20% H, 16.30% V) = (1.016e+05um H, 9.685e+04um V)
[07/12 20:28:07    198s] (I)       
[07/12 20:28:07    198s] (I)       ============  Phase 1e Route ============
[07/12 20:28:07    198s] (I)       Phase 1e runs 0.00 seconds
[07/12 20:28:07    198s] (I)       Usage: 141721 = (72543 H, 69178 V) = (19.20% H, 16.30% V) = (1.016e+05um H, 9.685e+04um V)
[07/12 20:28:07    198s] (I)       
[07/12 20:28:07    198s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 1.984094e+05um
[07/12 20:28:07    198s] [NR-eGR] 
[07/12 20:28:07    198s] (I)       ============  Phase 1l Route ============
[07/12 20:28:07    198s] (I)       Phase 1l runs 0.20 seconds
[07/12 20:28:07    198s] (I)       
[07/12 20:28:07    198s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[07/12 20:28:07    198s] [NR-eGR]                OverCon         OverCon            
[07/12 20:28:07    198s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[07/12 20:28:07    198s] [NR-eGR] Layer              (1)             (3)    OverCon 
[07/12 20:28:07    198s] [NR-eGR] ---------------------------------------------------
[07/12 20:28:07    198s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:28:07    198s] [NR-eGR] Layer2      60( 0.28%)       1( 0.00%)   ( 0.28%) 
[07/12 20:28:07    198s] [NR-eGR] Layer3       9( 0.04%)       0( 0.00%)   ( 0.04%) 
[07/12 20:28:07    198s] [NR-eGR] Layer4      25( 0.12%)       1( 0.00%)   ( 0.12%) 
[07/12 20:28:07    198s] [NR-eGR] Layer5       2( 0.01%)       0( 0.00%)   ( 0.01%) 
[07/12 20:28:07    198s] [NR-eGR] Layer6       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:28:07    198s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:28:07    198s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:28:07    198s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:28:07    198s] [NR-eGR] Layer10       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:28:07    198s] [NR-eGR] ---------------------------------------------------
[07/12 20:28:07    198s] [NR-eGR] Total       96( 0.05%)       2( 0.00%)   ( 0.05%) 
[07/12 20:28:07    198s] [NR-eGR] 
[07/12 20:28:07    198s] (I)       Total Global Routing Runtime: 0.46 seconds
[07/12 20:28:07    198s] (I)       total 2D Cap : 803296 = (378409 H, 424887 V)
[07/12 20:28:07    198s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[07/12 20:28:07    198s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[07/12 20:28:07    198s] (I)       ============= track Assignment ============
[07/12 20:28:07    198s] (I)       extract Global 3D Wires
[07/12 20:28:07    198s] (I)       Extract Global WL : time=0.01
[07/12 20:28:07    198s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[07/12 20:28:07    198s] (I)       Initialization real time=0.00 seconds
[07/12 20:28:07    198s] (I)       Run Multi-thread track assignment
[07/12 20:28:08    199s] (I)       merging nets...
[07/12 20:28:08    199s] (I)       merging nets done
[07/12 20:28:08    199s] (I)       Kernel real time=0.41 seconds
[07/12 20:28:08    199s] (I)       End Greedy Track Assignment
[07/12 20:28:08    199s] [NR-eGR] --------------------------------------------------------------------------
[07/12 20:28:08    199s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 56101
[07/12 20:28:08    199s] [NR-eGR] Layer2(metal2)(V) length: 5.195763e+04um, number of vias: 73183
[07/12 20:28:08    199s] [NR-eGR] Layer3(metal3)(H) length: 8.391053e+04um, number of vias: 24584
[07/12 20:28:08    199s] [NR-eGR] Layer4(metal4)(V) length: 3.365359e+04um, number of vias: 3968
[07/12 20:28:08    199s] [NR-eGR] Layer5(metal5)(H) length: 1.947638e+04um, number of vias: 2723
[07/12 20:28:08    199s] [NR-eGR] Layer6(metal6)(V) length: 2.017657e+04um, number of vias: 272
[07/12 20:28:08    199s] [NR-eGR] Layer7(metal7)(H) length: 2.009914e+03um, number of vias: 108
[07/12 20:28:08    199s] [NR-eGR] Layer8(metal8)(V) length: 1.611550e+03um, number of vias: 2
[07/12 20:28:08    199s] [NR-eGR] Layer9(metal9)(H) length: 8.400000e-01um, number of vias: 0
[07/12 20:28:08    199s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[07/12 20:28:08    199s] [NR-eGR] Total length: 2.127970e+05um, number of vias: 160941
[07/12 20:28:08    199s] [NR-eGR] --------------------------------------------------------------------------
[07/12 20:28:08    199s] [NR-eGR] Total clock nets wire length: 1.102317e+04um 
[07/12 20:28:08    199s] [NR-eGR] --------------------------------------------------------------------------
[07/12 20:28:08    199s] [NR-eGR] End Peak syMemory usage = 1124.8 MB
[07/12 20:28:08    199s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.51 seconds
[07/12 20:28:08    199s] ### Creating LA Mngr. totSessionCpu=0:03:20 mem=1120.5M
[07/12 20:28:08    199s] Updating RC grid for preRoute extraction ...
[07/12 20:28:08    199s] Initializing multi-corner capacitance tables ... 
[07/12 20:28:08    199s] Initializing multi-corner resistance tables ...
[07/12 20:28:09    200s] ### Creating LA Mngr, finished. totSessionCpu=0:03:20 mem=1120.5M
[07/12 20:28:09    200s] Extraction called for design 'top_entity' of instances=12806 and nets=16440 using extraction engine 'preRoute' .
[07/12 20:28:09    200s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 20:28:09    200s] Type 'man IMPEXT-3530' for more detail.
[07/12 20:28:09    200s] PreRoute RC Extraction called for design top_entity.
[07/12 20:28:09    200s] RC Extraction called in multi-corner(1) mode.
[07/12 20:28:09    200s] RCMode: PreRoute
[07/12 20:28:09    200s]       RC Corner Indexes            0   
[07/12 20:28:09    200s] Capacitance Scaling Factor   : 1.00000 
[07/12 20:28:09    200s] Resistance Scaling Factor    : 1.00000 
[07/12 20:28:09    200s] Clock Cap. Scaling Factor    : 1.00000 
[07/12 20:28:09    200s] Clock Res. Scaling Factor    : 1.00000 
[07/12 20:28:09    200s] Shrink Factor                : 1.00000
[07/12 20:28:09    200s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/12 20:28:09    200s] Using capacitance table file ...
[07/12 20:28:09    200s] Updating RC grid for preRoute extraction ...
[07/12 20:28:09    200s] Initializing multi-corner capacitance tables ... 
[07/12 20:28:09    200s] Initializing multi-corner resistance tables ...
[07/12 20:28:09    200s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1120.469M)
[07/12 20:28:09    200s] 
[07/12 20:28:09    200s] Footprint cell infomation for calculating maxBufDist
[07/12 20:28:09    200s] *info: There are 9 candidate Buffer cells
[07/12 20:28:09    200s] *info: There are 6 candidate Inverter cells
[07/12 20:28:09    200s] 
[07/12 20:28:11    202s] Compute RC Scale Done ...
[07/12 20:28:12    203s] #################################################################################
[07/12 20:28:12    203s] # Design Stage: PreRoute
[07/12 20:28:12    203s] # Design Name: top_entity
[07/12 20:28:12    203s] # Design Mode: 90nm
[07/12 20:28:12    203s] # Analysis Mode: MMMC Non-OCV 
[07/12 20:28:12    203s] # Parasitics Mode: No SPEF/RCDB
[07/12 20:28:12    203s] # Signoff Settings: SI Off 
[07/12 20:28:12    203s] #################################################################################
[07/12 20:28:12    203s] Calculate delays in Single mode...
[07/12 20:28:12    203s] Topological Sorting (REAL = 0:00:00.0, MEM = 1253.8M, InitMEM = 1253.8M)
[07/12 20:28:12    203s] Start delay calculation (fullDC) (1 T). (MEM=1253.83)
[07/12 20:28:13    204s] End AAE Lib Interpolated Model. (MEM=1270.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:28:24    215s] Total number of fetched objects 16581
[07/12 20:28:24    215s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[07/12 20:28:24    215s] End delay calculation. (MEM=1263.23 CPU=0:00:11.2 REAL=0:00:11.0)
[07/12 20:28:24    215s] End delay calculation (fullDC). (MEM=1263.23 CPU=0:00:11.7 REAL=0:00:12.0)
[07/12 20:28:24    215s] *** CDM Built up (cpu=0:00:12.4  real=0:00:12.0  mem= 1263.2M) ***
[07/12 20:28:25    216s] *** Done Building Timing Graph (cpu=0:00:13.6 real=0:00:13.0 totSessionCpu=0:03:37 mem=1263.2M)
[07/12 20:28:27    218s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.375  |  0.888  |  0.375  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    475 (475)     |   -0.174   |    475 (475)     |
|   max_tran     |   268 (10537)    |   -0.402   |   268 (10537)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.148%
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 972.7M, totSessionCpu=0:03:38 **
[07/12 20:28:27    218s] ** INFO : this run is activating low effort ccoptDesign flow
[07/12 20:28:27    218s] PhyDesignGrid: maxLocalDensity 0.98
[07/12 20:28:27    218s] ### Creating PhyDesignMc. totSessionCpu=0:03:38 mem=1188.4M
[07/12 20:28:27    218s] #spOpts: mergeVia=F 
[07/12 20:28:27    218s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:38 mem=1188.4M
[07/12 20:28:29    220s] *** Starting optimizing excluded clock nets MEM= 1189.4M) ***
[07/12 20:28:29    220s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1189.4M) ***
[07/12 20:28:29    220s] *** Starting optimizing excluded clock nets MEM= 1189.4M) ***
[07/12 20:28:29    220s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1189.4M) ***
[07/12 20:28:31    221s] Begin: GigaOpt DRV Optimization
[07/12 20:28:31    221s] Info: 0 don't touch net , 337 undriven nets excluded from IPO operation.
[07/12 20:28:31    222s] Info: 1 clock net  excluded from IPO operation.
[07/12 20:28:31    222s] PhyDesignGrid: maxLocalDensity 0.98
[07/12 20:28:31    222s] ### Creating PhyDesignMc. totSessionCpu=0:03:42 mem=1213.4M
[07/12 20:28:31    222s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:42 mem=1213.4M
[07/12 20:28:31    222s] 
[07/12 20:28:31    222s] Creating Lib Analyzer ...
[07/12 20:28:31    222s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/12 20:28:31    222s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/12 20:28:31    222s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/12 20:28:31    222s] 
[07/12 20:28:32    223s] Creating Lib Analyzer, finished. 
[07/12 20:28:32    223s] 
[07/12 20:28:32    223s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {5, 0.379, 0.6885} {6, 0.130, 0.4315} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[07/12 20:28:32    223s] ### Creating LA Mngr. totSessionCpu=0:03:43 mem=1213.4M
[07/12 20:28:32    223s] ### Creating LA Mngr, finished. totSessionCpu=0:03:43 mem=1213.4M
[07/12 20:28:36    227s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 20:28:36    227s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/12 20:28:36    227s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 20:28:36    227s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/12 20:28:36    227s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 20:28:37    228s] Info: violation cost 17256.191406 (cap = 657.349670, tran = 16598.851562, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 20:28:37    228s] |   330| 12609|    -0.44|   503|   503|    -0.19|     0|     0|     0|     0|     0.37|     0.00|       0|       0|       0|  76.15|          |         |
[07/12 20:31:18    388s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 20:31:18    388s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.54|     0.00|     271|       0|     269|  77.11|   0:02:41|  1702.1M|
[07/12 20:31:18    388s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 20:31:18    388s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.54|     0.00|       0|       0|       0|  77.11| 0:00:00.0|  1702.1M|
[07/12 20:31:18    388s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 20:31:18    388s] **** Begin NDR-Layer Usage Statistics ****
[07/12 20:31:18    388s] Layer 4 has 1 constrained nets 
[07/12 20:31:18    388s] **** End NDR-Layer Usage Statistics ****
[07/12 20:31:18    388s] 
[07/12 20:31:18    388s] *** Finish DRV Fixing (cpu=0:02:41 real=0:02:42 mem=1702.1M) ***
[07/12 20:31:18    388s] 
[07/12 20:31:18    388s] *** Starting refinePlace (0:06:29 mem=1718.1M) ***
[07/12 20:31:18    388s] Total net bbox length = 1.478e+05 (7.421e+04 7.358e+04) (ext = 9.871e+03)
[07/12 20:31:18    388s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 20:31:19    388s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[07/12 20:31:19    388s] Type 'man IMPSP-5140' for more detail.
[07/12 20:31:19    388s] **WARN: (IMPSP-315):	Found 13077 instances insts with no PG Term connections.
[07/12 20:31:19    388s] Type 'man IMPSP-315' for more detail.
[07/12 20:31:19    388s] default core: bins with density >  0.75 =   69 % ( 145 / 210 )
[07/12 20:31:19    388s] Density distribution unevenness ratio = 4.093%
[07/12 20:31:19    388s] RPlace IncrNP Skipped
[07/12 20:31:19    388s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1718.1MB) @(0:06:29 - 0:06:29).
[07/12 20:31:19    388s] Starting refinePlace ...
[07/12 20:31:19    388s] default core: bins with density >  0.75 =   69 % ( 145 / 210 )
[07/12 20:31:19    388s] Density distribution unevenness ratio = 4.093%
[07/12 20:31:19    389s]   Spread Effort: high, pre-route mode, useDDP on.
[07/12 20:31:19    389s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1718.1MB) @(0:06:29 - 0:06:29).
[07/12 20:31:19    389s] Move report: preRPlace moves 1292 insts, mean move: 0.40 um, max move: 2.54 um
[07/12 20:31:19    389s] 	Max move on inst (datapath_0/mem_access_map/DRAM_0/U507): (74.86, 154.84) --> (73.72, 156.24)
[07/12 20:31:19    389s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X1
[07/12 20:31:19    389s] wireLenOptFixPriorityInst 0 inst fixed
[07/12 20:31:19    389s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 20:31:19    389s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1718.1MB) @(0:06:29 - 0:06:29).
[07/12 20:31:19    389s] Move report: Detail placement moves 1292 insts, mean move: 0.40 um, max move: 2.54 um
[07/12 20:31:19    389s] 	Max move on inst (datapath_0/mem_access_map/DRAM_0/U507): (74.86, 154.84) --> (73.72, 156.24)
[07/12 20:31:19    389s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1718.1MB
[07/12 20:31:19    389s] Statistics of distance of Instance movement in refine placement:
[07/12 20:31:19    389s]   maximum (X+Y) =         2.54 um
[07/12 20:31:19    389s]   inst (datapath_0/mem_access_map/DRAM_0/U507) with max move: (74.86, 154.84) -> (73.72, 156.24)
[07/12 20:31:19    389s]   mean    (X+Y) =         0.40 um
[07/12 20:31:19    389s] Summary Report:
[07/12 20:31:19    389s] Instances move: 1292 (out of 13077 movable)
[07/12 20:31:19    389s] Instances flipped: 0
[07/12 20:31:19    389s] Mean displacement: 0.40 um
[07/12 20:31:19    389s] Max displacement: 2.54 um (Instance: datapath_0/mem_access_map/DRAM_0/U507) (74.86, 154.84) -> (73.72, 156.24)
[07/12 20:31:19    389s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X1
[07/12 20:31:19    389s] Total instances moved : 1292
[07/12 20:31:19    389s] Total net bbox length = 1.481e+05 (7.443e+04 7.364e+04) (ext = 9.871e+03)
[07/12 20:31:19    389s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1718.1MB
[07/12 20:31:19    389s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1718.1MB) @(0:06:29 - 0:06:29).
[07/12 20:31:19    389s] *** Finished refinePlace (0:06:29 mem=1718.1M) ***
[07/12 20:31:19    389s] *** maximum move = 2.54 um ***
[07/12 20:31:19    389s] *** Finished re-routing un-routed nets (1718.1M) ***
[07/12 20:31:20    389s] 
[07/12 20:31:20    389s] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:02.0 mem=1718.1M) ***
[07/12 20:31:20    389s] End: GigaOpt DRV Optimization
[07/12 20:31:20    389s] GigaOpt DRV: restore maxLocalDensity to 0.98
[07/12 20:31:21    391s] 
------------------------------------------------------------
     Summary (cpu=2.80min real=2.82min mem=1295.1M)                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.541  |  1.433  |  0.541  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.111%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:14, real = 0:03:16, mem = 998.0M, totSessionCpu=0:06:31 **
[07/12 20:31:21    391s] 
[07/12 20:31:21    391s] Active setup views:
[07/12 20:31:21    391s]  default
[07/12 20:31:21    391s]   Dominating endpoints: 0
[07/12 20:31:21    391s]   Dominating TNS: -0.000
[07/12 20:31:21    391s] 
[07/12 20:31:21    391s] *** Timing Is met
[07/12 20:31:21    391s] *** Check timing (0:00:00.0)
[07/12 20:31:21    391s] Deleting Lib Analyzer.
[07/12 20:31:21    391s] **INFO: Flow update: Design timing is met.
[07/12 20:31:22    391s] **INFO: Flow update: Design timing is met.
[07/12 20:31:22    391s] Info: 0 don't touch net , 337 undriven nets excluded from IPO operation.
[07/12 20:31:22    391s] Info: 1 clock net  excluded from IPO operation.
[07/12 20:31:22    391s] ### Creating LA Mngr. totSessionCpu=0:06:32 mem=1291.1M
[07/12 20:31:22    391s] ### Creating LA Mngr, finished. totSessionCpu=0:06:32 mem=1291.1M
[07/12 20:31:22    391s] Begin: Area Reclaim Optimization
[07/12 20:31:22    391s] 
[07/12 20:31:22    391s] Creating Lib Analyzer ...
[07/12 20:31:22    391s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/12 20:31:22    391s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/12 20:31:22    391s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/12 20:31:22    391s] 
[07/12 20:31:22    392s] Creating Lib Analyzer, finished. 
[07/12 20:31:22    392s] PhyDesignGrid: maxLocalDensity 0.98
[07/12 20:31:22    392s] ### Creating PhyDesignMc. totSessionCpu=0:06:32 mem=1428.6M
[07/12 20:31:22    392s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:33 mem=1428.6M
[07/12 20:31:22    392s] 
[07/12 20:31:22    392s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {5, 0.379, 0.8500} {6, 0.130, 0.5393} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[07/12 20:31:22    392s] ### Creating LA Mngr. totSessionCpu=0:06:33 mem=1428.6M
[07/12 20:31:22    392s] ### Creating LA Mngr, finished. totSessionCpu=0:06:33 mem=1428.6M
[07/12 20:31:23    392s] Usable buffer cells for single buffer setup transform:
[07/12 20:31:23    392s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[07/12 20:31:23    392s] Number of usable buffer cells above: 9
[07/12 20:31:23    393s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 77.11
[07/12 20:31:23    393s] +----------+---------+--------+--------+------------+--------+
[07/12 20:31:23    393s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/12 20:31:23    393s] +----------+---------+--------+--------+------------+--------+
[07/12 20:31:23    393s] |    77.11%|        -|   0.020|   0.000|   0:00:00.0| 1428.6M|
[07/12 20:31:25    395s] |    77.11%|        1|   0.020|   0.000|   0:00:02.0| 1428.6M|
[07/12 20:31:26    395s] |    77.11%|        1|   0.020|   0.000|   0:00:01.0| 1428.6M|
[07/12 20:31:26    395s] #optDebug: <stH: 1.4000 MiSeL: 21.9310>
[07/12 20:31:26    396s] |    77.11%|        1|   0.020|   0.000|   0:00:00.0| 1428.6M|
[07/12 20:31:27    396s] |    77.08%|       10|   0.020|   0.000|   0:00:01.0| 1428.6M|
[07/12 20:31:27    397s] |    77.08%|        0|   0.020|   0.000|   0:00:00.0| 1428.6M|
[07/12 20:31:29    398s] |    77.06%|       13|   0.020|   0.000|   0:00:02.0| 1428.6M|
[07/12 20:31:29    399s] |    77.06%|        2|   0.020|   0.000|   0:00:00.0| 1428.6M|
[07/12 20:31:29    399s] |    77.06%|        0|   0.020|   0.000|   0:00:00.0| 1428.6M|
[07/12 20:31:29    399s] #optDebug: <stH: 1.4000 MiSeL: 21.9310>
[07/12 20:31:30    399s] |    77.06%|        0|   0.020|   0.000|   0:00:01.0| 1428.6M|
[07/12 20:31:30    399s] +----------+---------+--------+--------+------------+--------+
[07/12 20:31:30    399s] Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 77.06
[07/12 20:31:30    399s] 
[07/12 20:31:30    399s] ** Summary: Restruct = 2 Buffer Deletion = 16 Declone = 0 Resize = 15 **
[07/12 20:31:30    399s] --------------------------------------------------------------
[07/12 20:31:30    399s] |                                   | Total     | Sequential |
[07/12 20:31:30    399s] --------------------------------------------------------------
[07/12 20:31:30    399s] | Num insts resized                 |      15  |       0    |
[07/12 20:31:30    399s] | Num insts undone                  |       0  |       0    |
[07/12 20:31:30    399s] | Num insts Downsized               |      15  |       0    |
[07/12 20:31:30    399s] | Num insts Samesized               |       0  |       0    |
[07/12 20:31:30    399s] | Num insts Upsized                 |       0  |       0    |
[07/12 20:31:30    399s] | Num multiple commits+uncommits    |       0  |       -    |
[07/12 20:31:30    399s] --------------------------------------------------------------
[07/12 20:31:30    399s] **** Begin NDR-Layer Usage Statistics ****
[07/12 20:31:30    399s] 0 Ndr or Layer constraints added by optimization 
[07/12 20:31:30    399s] **** End NDR-Layer Usage Statistics ****
[07/12 20:31:30    399s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:07.8) (real = 0:00:08.0) **
[07/12 20:31:30    400s] *** Starting refinePlace (0:06:40 mem=1428.6M) ***
[07/12 20:31:30    400s] Total net bbox length = 1.480e+05 (7.442e+04 7.363e+04) (ext = 9.871e+03)
[07/12 20:31:30    400s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 20:31:30    400s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[07/12 20:31:30    400s] Type 'man IMPSP-5140' for more detail.
[07/12 20:31:30    400s] **WARN: (IMPSP-315):	Found 13061 instances insts with no PG Term connections.
[07/12 20:31:30    400s] Type 'man IMPSP-315' for more detail.
[07/12 20:31:30    400s] Starting refinePlace ...
[07/12 20:31:30    400s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 20:31:30    400s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1428.6MB) @(0:06:40 - 0:06:40).
[07/12 20:31:30    400s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 20:31:30    400s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1428.6MB
[07/12 20:31:30    400s] Statistics of distance of Instance movement in refine placement:
[07/12 20:31:30    400s]   maximum (X+Y) =         0.00 um
[07/12 20:31:30    400s]   mean    (X+Y) =         0.00 um
[07/12 20:31:30    400s] Total instances flipped for legalization: 1
[07/12 20:31:30    400s] Summary Report:
[07/12 20:31:30    400s] Instances move: 0 (out of 13061 movable)
[07/12 20:31:30    400s] Instances flipped: 1
[07/12 20:31:30    400s] Mean displacement: 0.00 um
[07/12 20:31:30    400s] Max displacement: 0.00 um 
[07/12 20:31:30    400s] Total instances moved : 0
[07/12 20:31:30    400s] Total net bbox length = 1.480e+05 (7.442e+04 7.362e+04) (ext = 9.871e+03)
[07/12 20:31:30    400s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1428.6MB
[07/12 20:31:30    400s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1428.6MB) @(0:06:40 - 0:06:40).
[07/12 20:31:30    400s] *** Finished refinePlace (0:06:41 mem=1428.6M) ***
[07/12 20:31:31    400s] *** maximum move = 0.00 um ***
[07/12 20:31:31    400s] *** Finished re-routing un-routed nets (1428.6M) ***
[07/12 20:31:31    400s] 
[07/12 20:31:31    400s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1428.6M) ***
[07/12 20:31:31    401s] *** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1294.31M, totSessionCpu=0:06:41).
[07/12 20:31:31    401s] ### Creating LA Mngr. totSessionCpu=0:06:41 mem=1294.3M
[07/12 20:31:31    401s] ### Creating LA Mngr, finished. totSessionCpu=0:06:41 mem=1294.3M
[07/12 20:31:31    401s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[07/12 20:31:31    401s] [PSP]     Started earlyGlobalRoute kernel
[07/12 20:31:31    401s] [PSP]     Initial Peak syMemory usage = 1294.3 MB
[07/12 20:31:31    401s] (I)       Reading DB...
[07/12 20:31:32    401s] (I)       before initializing RouteDB syMemory usage = 1299.8 MB
[07/12 20:31:32    401s] (I)       congestionReportName   : 
[07/12 20:31:32    401s] (I)       layerRangeFor2DCongestion : 
[07/12 20:31:32    401s] (I)       buildTerm2TermWires    : 1
[07/12 20:31:32    401s] (I)       doTrackAssignment      : 1
[07/12 20:31:32    401s] (I)       dumpBookshelfFiles     : 0
[07/12 20:31:32    401s] (I)       numThreads             : 1
[07/12 20:31:32    401s] (I)       bufferingAwareRouting  : false
[07/12 20:31:32    401s] [NR-eGR] honorMsvRouteConstraint: false
[07/12 20:31:32    401s] (I)       honorPin               : false
[07/12 20:31:32    401s] (I)       honorPinGuide          : true
[07/12 20:31:32    401s] (I)       honorPartition         : false
[07/12 20:31:32    401s] (I)       allowPartitionCrossover: false
[07/12 20:31:32    401s] (I)       honorSingleEntry       : true
[07/12 20:31:32    401s] (I)       honorSingleEntryStrong : true
[07/12 20:31:32    401s] (I)       handleViaSpacingRule   : false
[07/12 20:31:32    401s] (I)       handleEolSpacingRule   : false
[07/12 20:31:32    401s] (I)       PDConstraint           : none
[07/12 20:31:32    401s] (I)       expBetterNDRHandling   : false
[07/12 20:31:32    401s] [NR-eGR] honorClockSpecNDR      : 0
[07/12 20:31:32    401s] (I)       routingEffortLevel     : 3
[07/12 20:31:32    401s] (I)       effortLevel            : standard
[07/12 20:31:32    401s] [NR-eGR] minRouteLayer          : 2
[07/12 20:31:32    401s] [NR-eGR] maxRouteLayer          : 127
[07/12 20:31:32    401s] (I)       relaxedTopLayerCeiling : 127
[07/12 20:31:32    401s] (I)       relaxedBottomLayerFloor: 2
[07/12 20:31:32    401s] (I)       numRowsPerGCell        : 1
[07/12 20:31:32    401s] (I)       speedUpLargeDesign     : 0
[07/12 20:31:32    401s] (I)       multiThreadingTA       : 1
[07/12 20:31:32    401s] (I)       blkAwareLayerSwitching : 1
[07/12 20:31:32    401s] (I)       optimizationMode       : false
[07/12 20:31:32    401s] (I)       routeSecondPG          : false
[07/12 20:31:32    401s] (I)       scenicRatioForLayerRelax: 0.00
[07/12 20:31:32    401s] (I)       detourLimitForLayerRelax: 0.00
[07/12 20:31:32    401s] (I)       punchThroughDistance   : 500.00
[07/12 20:31:32    401s] (I)       scenicBound            : 1.15
[07/12 20:31:32    401s] (I)       maxScenicToAvoidBlk    : 100.00
[07/12 20:31:32    401s] (I)       source-to-sink ratio   : 0.00
[07/12 20:31:32    401s] (I)       targetCongestionRatioH : 1.00
[07/12 20:31:32    401s] (I)       targetCongestionRatioV : 1.00
[07/12 20:31:32    401s] (I)       layerCongestionRatio   : 0.70
[07/12 20:31:32    401s] (I)       m1CongestionRatio      : 0.10
[07/12 20:31:32    401s] (I)       m2m3CongestionRatio    : 0.70
[07/12 20:31:32    401s] (I)       localRouteEffort       : 1.00
[07/12 20:31:32    401s] (I)       numSitesBlockedByOneVia: 8.00
[07/12 20:31:32    401s] (I)       supplyScaleFactorH     : 1.00
[07/12 20:31:32    401s] (I)       supplyScaleFactorV     : 1.00
[07/12 20:31:32    401s] (I)       highlight3DOverflowFactor: 0.00
[07/12 20:31:32    401s] (I)       doubleCutViaModelingRatio: 0.00
[07/12 20:31:32    401s] (I)       routeVias              : 
[07/12 20:31:32    401s] (I)       readTROption           : true
[07/12 20:31:32    401s] (I)       extraSpacingFactor     : 1.00
[07/12 20:31:32    401s] [NR-eGR] numTracksPerClockWire  : 0
[07/12 20:31:32    401s] (I)       routeSelectedNetsOnly  : false
[07/12 20:31:32    401s] (I)       clkNetUseMaxDemand     : false
[07/12 20:31:32    401s] (I)       extraDemandForClocks   : 0
[07/12 20:31:32    401s] (I)       steinerRemoveLayers    : false
[07/12 20:31:32    401s] (I)       demoteLayerScenicScale : 1.00
[07/12 20:31:32    401s] (I)       nonpreferLayerCostScale : 100.00
[07/12 20:31:32    401s] (I)       similarTopologyRoutingFast : false
[07/12 20:31:32    401s] (I)       spanningTreeRefinement : false
[07/12 20:31:32    401s] (I)       spanningTreeRefinementAlpha : 0.50
[07/12 20:31:32    401s] (I)       starting read tracks
[07/12 20:31:32    401s] (I)       build grid graph
[07/12 20:31:32    401s] (I)       build grid graph start
[07/12 20:31:32    401s] [NR-eGR] Layer1 has no routable track
[07/12 20:31:32    401s] [NR-eGR] Layer2 has single uniform track structure
[07/12 20:31:32    401s] [NR-eGR] Layer3 has single uniform track structure
[07/12 20:31:32    401s] [NR-eGR] Layer4 has single uniform track structure
[07/12 20:31:32    401s] [NR-eGR] Layer5 has single uniform track structure
[07/12 20:31:32    401s] [NR-eGR] Layer6 has single uniform track structure
[07/12 20:31:32    401s] [NR-eGR] Layer7 has single uniform track structure
[07/12 20:31:32    401s] [NR-eGR] Layer8 has single uniform track structure
[07/12 20:31:32    401s] [NR-eGR] Layer9 has single uniform track structure
[07/12 20:31:32    401s] [NR-eGR] Layer10 has single uniform track structure
[07/12 20:31:32    401s] (I)       build grid graph end
[07/12 20:31:32    401s] (I)       numViaLayers=10
[07/12 20:31:32    401s] (I)       Reading via via1_8 for layer: 0 
[07/12 20:31:32    401s] (I)       Reading via via2_8 for layer: 1 
[07/12 20:31:32    401s] (I)       Reading via via3_2 for layer: 2 
[07/12 20:31:32    401s] (I)       Reading via via4_0 for layer: 3 
[07/12 20:31:32    401s] (I)       Reading via via5_0 for layer: 4 
[07/12 20:31:32    401s] (I)       Reading via via6_0 for layer: 5 
[07/12 20:31:32    401s] (I)       Reading via via7_0 for layer: 6 
[07/12 20:31:32    401s] (I)       Reading via via8_0 for layer: 7 
[07/12 20:31:32    401s] (I)       Reading via via9_0 for layer: 8 
[07/12 20:31:32    401s] (I)       end build via table
[07/12 20:31:32    401s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4918 numBumpBlks=0 numBoundaryFakeBlks=0
[07/12 20:31:32    401s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[07/12 20:31:32    401s] (I)       readDataFromPlaceDB
[07/12 20:31:32    401s] (I)       Read net information..
[07/12 20:31:32    401s] [NR-eGR] Read numTotalNets=14549  numIgnoredNets=0
[07/12 20:31:32    401s] (I)       Read testcase time = 0.010 seconds
[07/12 20:31:32    401s] 
[07/12 20:31:32    401s] (I)       read default dcut vias
[07/12 20:31:32    401s] (I)       Reading via via1_8 for layer: 0 
[07/12 20:31:32    401s] (I)       Reading via via2_8 for layer: 1 
[07/12 20:31:32    401s] (I)       Reading via via3_2 for layer: 2 
[07/12 20:31:32    401s] (I)       Reading via via4_0 for layer: 3 
[07/12 20:31:32    401s] (I)       Reading via via5_0 for layer: 4 
[07/12 20:31:32    401s] (I)       Reading via via6_0 for layer: 5 
[07/12 20:31:32    401s] (I)       Reading via via7_0 for layer: 6 
[07/12 20:31:32    401s] (I)       Reading via via8_0 for layer: 7 
[07/12 20:31:32    401s] (I)       Reading via via9_0 for layer: 8 
[07/12 20:31:32    401s] (I)       build grid graph start
[07/12 20:31:32    401s] (I)       build grid graph end
[07/12 20:31:32    401s] (I)       Model blockage into capacity
[07/12 20:31:32    401s] (I)       Read numBlocks=4918  numPreroutedWires=0  numCapScreens=0
[07/12 20:31:32    401s] (I)       blocked area on Layer1 : 0  (0.00%)
[07/12 20:31:32    401s] (I)       blocked area on Layer2 : 734328000  (0.43%)
[07/12 20:31:32    401s] (I)       blocked area on Layer3 : 890668800  (0.52%)
[07/12 20:31:32    401s] (I)       blocked area on Layer4 : 1238544000  (0.72%)
[07/12 20:31:32    401s] (I)       blocked area on Layer5 : 1437523200  (0.84%)
[07/12 20:31:32    401s] (I)       blocked area on Layer6 : 1555060800  (0.91%)
[07/12 20:31:32    401s] (I)       blocked area on Layer7 : 5775360000  (3.37%)
[07/12 20:31:32    401s] (I)       blocked area on Layer8 : 6316800000  (3.69%)
[07/12 20:31:32    401s] (I)       blocked area on Layer9 : 29303296000  (17.10%)
[07/12 20:31:32    401s] (I)       blocked area on Layer10 : 72634368000  (42.39%)
[07/12 20:31:32    401s] (I)       Modeling time = 0.010 seconds
[07/12 20:31:32    401s] 
[07/12 20:31:32    401s] (I)       Number of ignored nets = 0
[07/12 20:31:32    401s] (I)       Number of fixed nets = 0.  Ignored: Yes
[07/12 20:31:32    401s] (I)       Number of clock nets = 1.  Ignored: No
[07/12 20:31:32    401s] (I)       Number of analog nets = 0.  Ignored: Yes
[07/12 20:31:32    401s] (I)       Number of special nets = 0.  Ignored: Yes
[07/12 20:31:32    401s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[07/12 20:31:32    401s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[07/12 20:31:32    401s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[07/12 20:31:32    401s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[07/12 20:31:32    401s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/12 20:31:32    401s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/12 20:31:32    401s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1302.1 MB
[07/12 20:31:32    401s] (I)       Ndr track 0 does not exist
[07/12 20:31:32    401s] (I)       Layer1  viaCost=200.00
[07/12 20:31:32    401s] (I)       Layer2  viaCost=200.00
[07/12 20:31:32    401s] (I)       Layer3  viaCost=100.00
[07/12 20:31:32    401s] (I)       Layer4  viaCost=100.00
[07/12 20:31:32    401s] (I)       Layer5  viaCost=100.00
[07/12 20:31:32    401s] (I)       Layer6  viaCost=100.00
[07/12 20:31:32    401s] (I)       Layer7  viaCost=100.00
[07/12 20:31:32    401s] (I)       Layer8  viaCost=100.00
[07/12 20:31:32    401s] (I)       Layer9  viaCost=100.00
[07/12 20:31:32    401s] (I)       ---------------------Grid Graph Info--------------------
[07/12 20:31:32    401s] (I)       routing area        :  (0, 0) - (415720, 412160)
[07/12 20:31:32    401s] (I)       core area           :  (10260, 10080) - (405460, 402080)
[07/12 20:31:32    401s] (I)       Site Width          :   380  (dbu)
[07/12 20:31:32    401s] (I)       Row Height          :  2800  (dbu)
[07/12 20:31:32    401s] (I)       GCell Width         :  2800  (dbu)
[07/12 20:31:32    401s] (I)       GCell Height        :  2800  (dbu)
[07/12 20:31:32    401s] (I)       grid                :   148   147    10
[07/12 20:31:32    401s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/12 20:31:32    401s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/12 20:31:32    401s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/12 20:31:32    401s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/12 20:31:32    401s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/12 20:31:32    401s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[07/12 20:31:32    401s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/12 20:31:32    401s] (I)       Total num of tracks :     0  1094  1472   742   735   742   245   246   128   123
[07/12 20:31:32    401s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/12 20:31:32    401s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/12 20:31:32    401s] (I)       --------------------------------------------------------
[07/12 20:31:32    401s] 
[07/12 20:31:32    401s] [NR-eGR] ============ Routing rule table ============
[07/12 20:31:32    401s] [NR-eGR] Rule id 0. Nets 14549 
[07/12 20:31:32    401s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[07/12 20:31:32    401s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[07/12 20:31:32    401s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 20:31:32    401s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 20:31:32    401s] [NR-eGR] ========================================
[07/12 20:31:32    401s] [NR-eGR] 
[07/12 20:31:32    401s] (I)       After initializing earlyGlobalRoute syMemory usage = 1302.1 MB
[07/12 20:31:32    401s] (I)       Loading and dumping file time : 0.28 seconds
[07/12 20:31:32    401s] (I)       ============= Initialization =============
[07/12 20:31:32    401s] (I)       totalPins=56609  totalGlobalPin=54233 (95.80%)
[07/12 20:31:32    401s] (I)       total 2D Cap : 802216 = (377795 H, 424421 V)
[07/12 20:31:32    401s] [NR-eGR] Layer group 1: route 14549 net(s) in layer range [2, 10]
[07/12 20:31:32    401s] (I)       ============  Phase 1a Route ============
[07/12 20:31:32    401s] (I)       Phase 1a runs 0.09 seconds
[07/12 20:31:32    401s] (I)       Usage: 142036 = (72727 H, 69309 V) = (19.25% H, 16.33% V) = (1.018e+05um H, 9.703e+04um V)
[07/12 20:31:32    401s] (I)       
[07/12 20:31:32    401s] (I)       ============  Phase 1b Route ============
[07/12 20:31:32    401s] (I)       Usage: 142036 = (72727 H, 69309 V) = (19.25% H, 16.33% V) = (1.018e+05um H, 9.703e+04um V)
[07/12 20:31:32    401s] (I)       
[07/12 20:31:32    401s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.988504e+05um
[07/12 20:31:32    401s] (I)       ============  Phase 1c Route ============
[07/12 20:31:32    401s] (I)       Usage: 142036 = (72727 H, 69309 V) = (19.25% H, 16.33% V) = (1.018e+05um H, 9.703e+04um V)
[07/12 20:31:32    401s] (I)       
[07/12 20:31:32    401s] (I)       ============  Phase 1d Route ============
[07/12 20:31:32    401s] (I)       Usage: 142036 = (72727 H, 69309 V) = (19.25% H, 16.33% V) = (1.018e+05um H, 9.703e+04um V)
[07/12 20:31:32    401s] (I)       
[07/12 20:31:32    401s] (I)       ============  Phase 1e Route ============
[07/12 20:31:32    401s] (I)       Phase 1e runs 0.00 seconds
[07/12 20:31:32    401s] (I)       Usage: 142036 = (72727 H, 69309 V) = (19.25% H, 16.33% V) = (1.018e+05um H, 9.703e+04um V)
[07/12 20:31:32    401s] (I)       
[07/12 20:31:32    401s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.988504e+05um
[07/12 20:31:32    401s] [NR-eGR] 
[07/12 20:31:32    401s] (I)       ============  Phase 1l Route ============
[07/12 20:31:32    402s] (I)       Phase 1l runs 0.20 seconds
[07/12 20:31:32    402s] (I)       
[07/12 20:31:32    402s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[07/12 20:31:32    402s] [NR-eGR]                OverCon         OverCon            
[07/12 20:31:32    402s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[07/12 20:31:32    402s] [NR-eGR] Layer              (1)             (3)    OverCon 
[07/12 20:31:32    402s] [NR-eGR] ---------------------------------------------------
[07/12 20:31:32    402s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:31:32    402s] [NR-eGR] Layer2      58( 0.27%)       1( 0.00%)   ( 0.27%) 
[07/12 20:31:32    402s] [NR-eGR] Layer3       6( 0.03%)       0( 0.00%)   ( 0.03%) 
[07/12 20:31:32    402s] [NR-eGR] Layer4      29( 0.13%)       0( 0.00%)   ( 0.13%) 
[07/12 20:31:32    402s] [NR-eGR] Layer5       4( 0.02%)       0( 0.00%)   ( 0.02%) 
[07/12 20:31:32    402s] [NR-eGR] Layer6       2( 0.01%)       0( 0.00%)   ( 0.01%) 
[07/12 20:31:32    402s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:31:32    402s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:31:32    402s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:31:32    402s] [NR-eGR] Layer10       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:31:32    402s] [NR-eGR] ---------------------------------------------------
[07/12 20:31:32    402s] [NR-eGR] Total       99( 0.05%)       1( 0.00%)   ( 0.06%) 
[07/12 20:31:32    402s] [NR-eGR] 
[07/12 20:31:32    402s] (I)       Total Global Routing Runtime: 0.42 seconds
[07/12 20:31:32    402s] (I)       total 2D Cap : 803296 = (378409 H, 424887 V)
[07/12 20:31:32    402s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[07/12 20:31:32    402s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[07/12 20:31:32    402s] (I)       ============= track Assignment ============
[07/12 20:31:32    402s] (I)       extract Global 3D Wires
[07/12 20:31:32    402s] (I)       Extract Global WL : time=0.01
[07/12 20:31:32    402s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[07/12 20:31:32    402s] (I)       Initialization real time=0.00 seconds
[07/12 20:31:32    402s] (I)       Run Multi-thread track assignment
[07/12 20:31:32    402s] (I)       merging nets...
[07/12 20:31:32    402s] (I)       merging nets done
[07/12 20:31:33    402s] (I)       Kernel real time=0.39 seconds
[07/12 20:31:33    402s] (I)       End Greedy Track Assignment
[07/12 20:31:33    402s] [NR-eGR] --------------------------------------------------------------------------
[07/12 20:31:33    402s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 56609
[07/12 20:31:33    402s] [NR-eGR] Layer2(metal2)(V) length: 5.139444e+04um, number of vias: 73657
[07/12 20:31:33    402s] [NR-eGR] Layer3(metal3)(H) length: 8.402807e+04um, number of vias: 24949
[07/12 20:31:33    402s] [NR-eGR] Layer4(metal4)(V) length: 3.388441e+04um, number of vias: 3930
[07/12 20:31:33    402s] [NR-eGR] Layer5(metal5)(H) length: 1.938412e+04um, number of vias: 2690
[07/12 20:31:33    402s] [NR-eGR] Layer6(metal6)(V) length: 2.016689e+04um, number of vias: 298
[07/12 20:31:33    402s] [NR-eGR] Layer7(metal7)(H) length: 2.270339e+03um, number of vias: 116
[07/12 20:31:33    402s] [NR-eGR] Layer8(metal8)(V) length: 2.167024e+03um, number of vias: 4
[07/12 20:31:33    402s] [NR-eGR] Layer9(metal9)(H) length: 1.680000e+00um, number of vias: 0
[07/12 20:31:33    402s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[07/12 20:31:33    402s] [NR-eGR] Total length: 2.132970e+05um, number of vias: 162253
[07/12 20:31:33    402s] [NR-eGR] --------------------------------------------------------------------------
[07/12 20:31:33    402s] [NR-eGR] Total clock nets wire length: 1.101417e+04um 
[07/12 20:31:33    402s] [NR-eGR] --------------------------------------------------------------------------
[07/12 20:31:33    403s] [NR-eGR] End Peak syMemory usage = 1271.8 MB
[07/12 20:31:33    403s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.70 seconds
[07/12 20:31:33    403s] Extraction called for design 'top_entity' of instances=13061 and nets=16695 using extraction engine 'preRoute' .
[07/12 20:31:33    403s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 20:31:33    403s] Type 'man IMPEXT-3530' for more detail.
[07/12 20:31:33    403s] PreRoute RC Extraction called for design top_entity.
[07/12 20:31:33    403s] RC Extraction called in multi-corner(1) mode.
[07/12 20:31:33    403s] RCMode: PreRoute
[07/12 20:31:33    403s]       RC Corner Indexes            0   
[07/12 20:31:33    403s] Capacitance Scaling Factor   : 1.00000 
[07/12 20:31:33    403s] Resistance Scaling Factor    : 1.00000 
[07/12 20:31:33    403s] Clock Cap. Scaling Factor    : 1.00000 
[07/12 20:31:33    403s] Clock Res. Scaling Factor    : 1.00000 
[07/12 20:31:33    403s] Shrink Factor                : 1.00000
[07/12 20:31:33    403s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/12 20:31:33    403s] Using capacitance table file ...
[07/12 20:31:33    403s] Updating RC grid for preRoute extraction ...
[07/12 20:31:33    403s] Initializing multi-corner capacitance tables ... 
[07/12 20:31:33    403s] Initializing multi-corner resistance tables ...
[07/12 20:31:33    403s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1269.430M)
[07/12 20:31:35    404s] Compute RC Scale Done ...
[07/12 20:31:35    405s] [hotspot] +------------+---------------+---------------+
[07/12 20:31:35    405s] [hotspot] |            |   max hotspot | total hotspot |
[07/12 20:31:35    405s] [hotspot] +------------+---------------+---------------+
[07/12 20:31:35    405s] [hotspot] | normalized |          0.00 |          0.00 |
[07/12 20:31:35    405s] [hotspot] +------------+---------------+---------------+
[07/12 20:31:35    405s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/12 20:31:35    405s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/12 20:31:35    405s] #################################################################################
[07/12 20:31:35    405s] # Design Stage: PreRoute
[07/12 20:31:35    405s] # Design Name: top_entity
[07/12 20:31:35    405s] # Design Mode: 90nm
[07/12 20:31:35    405s] # Analysis Mode: MMMC Non-OCV 
[07/12 20:31:35    405s] # Parasitics Mode: No SPEF/RCDB
[07/12 20:31:35    405s] # Signoff Settings: SI Off 
[07/12 20:31:35    405s] #################################################################################
[07/12 20:31:37    406s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:31:37    406s] Calculate delays in Single mode...
[07/12 20:31:37    406s] Topological Sorting (REAL = 0:00:00.0, MEM = 1322.7M, InitMEM = 1322.7M)
[07/12 20:31:37    406s] Start delay calculation (fullDC) (1 T). (MEM=1322.66)
[07/12 20:31:37    407s] End AAE Lib Interpolated Model. (MEM=1339 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:31:48    418s] Total number of fetched objects 16836
[07/12 20:31:49    418s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[07/12 20:31:49    418s] End delay calculation. (MEM=1326.07 CPU=0:00:11.0 REAL=0:00:12.0)
[07/12 20:31:49    418s] End delay calculation (fullDC). (MEM=1326.07 CPU=0:00:11.5 REAL=0:00:12.0)
[07/12 20:31:49    418s] *** CDM Built up (cpu=0:00:13.4  real=0:00:14.0  mem= 1326.1M) ***
[07/12 20:31:50    419s] Begin: GigaOpt postEco DRV Optimization
[07/12 20:31:50    419s] Info: 0 don't touch net , 337 undriven nets excluded from IPO operation.
[07/12 20:31:50    419s] Info: 1 clock net  excluded from IPO operation.
[07/12 20:31:50    419s] PhyDesignGrid: maxLocalDensity 0.98
[07/12 20:31:50    419s] ### Creating PhyDesignMc. totSessionCpu=0:07:00 mem=1326.1M
[07/12 20:31:50    419s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/12 20:31:50    419s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 20:31:50    419s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:00 mem=1326.1M
[07/12 20:31:50    420s] 
[07/12 20:31:50    420s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {5, 0.379, 0.6885} {6, 0.130, 0.4315} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[07/12 20:31:50    420s] ### Creating LA Mngr. totSessionCpu=0:07:00 mem=1326.1M
[07/12 20:31:50    420s] ### Creating LA Mngr, finished. totSessionCpu=0:07:00 mem=1326.1M
[07/12 20:31:54    424s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 20:31:54    424s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/12 20:31:54    424s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 20:31:54    424s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/12 20:31:54    424s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 20:31:55    424s] Info: violation cost 0.005508 (cap = 0.005508, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 20:31:55    424s] |     0|     0|     0.00|     2|     2|    -0.00|     0|     0|     0|     0|     0.52|     0.00|       0|       0|       0|  77.06|          |         |
[07/12 20:31:55    425s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 20:31:55    425s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.52|     0.00|       1|       0|       1|  77.06| 0:00:00.0|  1436.7M|
[07/12 20:31:55    425s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 20:31:55    425s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.52|     0.00|       0|       0|       0|  77.06| 0:00:00.0|  1436.7M|
[07/12 20:31:55    425s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 20:31:55    425s] **** Begin NDR-Layer Usage Statistics ****
[07/12 20:31:55    425s] 0 Ndr or Layer constraints added by optimization 
[07/12 20:31:55    425s] **** End NDR-Layer Usage Statistics ****
[07/12 20:31:55    425s] 
[07/12 20:31:55    425s] *** Finish DRV Fixing (cpu=0:00:03.1 real=0:00:03.0 mem=1436.7M) ***
[07/12 20:31:55    425s] 
[07/12 20:31:56    425s] *** Starting refinePlace (0:07:06 mem=1452.7M) ***
[07/12 20:31:56    425s] Total net bbox length = 1.480e+05 (7.442e+04 7.363e+04) (ext = 9.871e+03)
[07/12 20:31:56    425s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 20:31:56    425s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[07/12 20:31:56    425s] Type 'man IMPSP-5140' for more detail.
[07/12 20:31:56    425s] **WARN: (IMPSP-315):	Found 13062 instances insts with no PG Term connections.
[07/12 20:31:56    425s] Type 'man IMPSP-315' for more detail.
[07/12 20:31:56    425s] Starting refinePlace ...
[07/12 20:31:56    426s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 20:31:56    426s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1452.7MB) @(0:07:06 - 0:07:06).
[07/12 20:31:56    426s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 20:31:56    426s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1452.7MB
[07/12 20:31:56    426s] Statistics of distance of Instance movement in refine placement:
[07/12 20:31:56    426s]   maximum (X+Y) =         0.00 um
[07/12 20:31:56    426s]   mean    (X+Y) =         0.00 um
[07/12 20:31:56    426s] Summary Report:
[07/12 20:31:56    426s] Instances move: 0 (out of 13062 movable)
[07/12 20:31:56    426s] Instances flipped: 0
[07/12 20:31:56    426s] Mean displacement: 0.00 um
[07/12 20:31:56    426s] Max displacement: 0.00 um 
[07/12 20:31:56    426s] Total instances moved : 0
[07/12 20:31:56    426s] Total net bbox length = 1.480e+05 (7.442e+04 7.363e+04) (ext = 9.871e+03)
[07/12 20:31:56    426s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1452.7MB
[07/12 20:31:56    426s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1452.7MB) @(0:07:06 - 0:07:06).
[07/12 20:31:56    426s] *** Finished refinePlace (0:07:06 mem=1452.7M) ***
[07/12 20:31:56    426s] *** maximum move = 0.00 um ***
[07/12 20:31:56    426s] *** Finished re-routing un-routed nets (1452.7M) ***
[07/12 20:31:57    426s] 
[07/12 20:31:57    426s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:02.0 mem=1452.7M) ***
[07/12 20:31:57    426s] End: GigaOpt postEco DRV Optimization
[07/12 20:31:57    426s] **INFO: Flow update: Design timing is met.
[07/12 20:31:57    426s] **INFO: Flow update: Design timing is met.
[07/12 20:31:57    426s] **INFO: Flow update: Design timing is met.
[07/12 20:31:57    426s] *** Steiner Routed Nets: 0.021%; Threshold: 100; Threshold for Hold: 100
[07/12 20:31:57    426s] ### Creating LA Mngr. totSessionCpu=0:07:07 mem=1433.6M
[07/12 20:31:57    426s] ### Creating LA Mngr, finished. totSessionCpu=0:07:07 mem=1433.6M
[07/12 20:31:57    426s] Re-routed 0 nets
[07/12 20:31:57    426s] 
[07/12 20:31:57    426s] Active setup views:
[07/12 20:31:57    426s]  default
[07/12 20:31:57    426s]   Dominating endpoints: 0
[07/12 20:31:57    426s]   Dominating TNS: -0.000
[07/12 20:31:57    426s] 
[07/12 20:31:57    426s] Extraction called for design 'top_entity' of instances=13062 and nets=16696 using extraction engine 'preRoute' .
[07/12 20:31:57    426s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 20:31:57    426s] Type 'man IMPEXT-3530' for more detail.
[07/12 20:31:57    426s] PreRoute RC Extraction called for design top_entity.
[07/12 20:31:57    426s] RC Extraction called in multi-corner(1) mode.
[07/12 20:31:57    426s] RCMode: PreRoute
[07/12 20:31:57    426s]       RC Corner Indexes            0   
[07/12 20:31:57    426s] Capacitance Scaling Factor   : 1.00000 
[07/12 20:31:57    426s] Resistance Scaling Factor    : 1.00000 
[07/12 20:31:57    426s] Clock Cap. Scaling Factor    : 1.00000 
[07/12 20:31:57    426s] Clock Res. Scaling Factor    : 1.00000 
[07/12 20:31:57    426s] Shrink Factor                : 1.00000
[07/12 20:31:57    426s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/12 20:31:57    426s] Using capacitance table file ...
[07/12 20:31:57    427s] Initializing multi-corner capacitance tables ... 
[07/12 20:31:57    427s] Initializing multi-corner resistance tables ...
[07/12 20:31:57    427s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1278.695M)
[07/12 20:31:57    427s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[07/12 20:31:57    427s] [PSP]     Started earlyGlobalRoute kernel
[07/12 20:31:57    427s] [PSP]     Initial Peak syMemory usage = 1278.7 MB
[07/12 20:31:57    427s] (I)       Reading DB...
[07/12 20:31:58    427s] (I)       before initializing RouteDB syMemory usage = 1278.7 MB
[07/12 20:31:58    427s] (I)       congestionReportName   : 
[07/12 20:31:58    427s] (I)       layerRangeFor2DCongestion : 
[07/12 20:31:58    427s] (I)       buildTerm2TermWires    : 0
[07/12 20:31:58    427s] (I)       doTrackAssignment      : 1
[07/12 20:31:58    427s] (I)       dumpBookshelfFiles     : 0
[07/12 20:31:58    427s] (I)       numThreads             : 1
[07/12 20:31:58    427s] (I)       bufferingAwareRouting  : false
[07/12 20:31:58    427s] [NR-eGR] honorMsvRouteConstraint: false
[07/12 20:31:58    427s] (I)       honorPin               : false
[07/12 20:31:58    427s] (I)       honorPinGuide          : true
[07/12 20:31:58    427s] (I)       honorPartition         : false
[07/12 20:31:58    427s] (I)       allowPartitionCrossover: false
[07/12 20:31:58    427s] (I)       honorSingleEntry       : true
[07/12 20:31:58    427s] (I)       honorSingleEntryStrong : true
[07/12 20:31:58    427s] (I)       handleViaSpacingRule   : false
[07/12 20:31:58    427s] (I)       handleEolSpacingRule   : false
[07/12 20:31:58    427s] (I)       PDConstraint           : none
[07/12 20:31:58    427s] (I)       expBetterNDRHandling   : false
[07/12 20:31:58    427s] [NR-eGR] honorClockSpecNDR      : 0
[07/12 20:31:58    427s] (I)       routingEffortLevel     : 3
[07/12 20:31:58    427s] (I)       effortLevel            : standard
[07/12 20:31:58    427s] [NR-eGR] minRouteLayer          : 2
[07/12 20:31:58    427s] [NR-eGR] maxRouteLayer          : 127
[07/12 20:31:58    427s] (I)       relaxedTopLayerCeiling : 127
[07/12 20:31:58    427s] (I)       relaxedBottomLayerFloor: 2
[07/12 20:31:58    427s] (I)       numRowsPerGCell        : 1
[07/12 20:31:58    427s] (I)       speedUpLargeDesign     : 0
[07/12 20:31:58    427s] (I)       multiThreadingTA       : 1
[07/12 20:31:58    427s] (I)       blkAwareLayerSwitching : 1
[07/12 20:31:58    427s] (I)       optimizationMode       : false
[07/12 20:31:58    427s] (I)       routeSecondPG          : false
[07/12 20:31:58    427s] (I)       scenicRatioForLayerRelax: 0.00
[07/12 20:31:58    427s] (I)       detourLimitForLayerRelax: 0.00
[07/12 20:31:58    427s] (I)       punchThroughDistance   : 500.00
[07/12 20:31:58    427s] (I)       scenicBound            : 1.15
[07/12 20:31:58    427s] (I)       maxScenicToAvoidBlk    : 100.00
[07/12 20:31:58    427s] (I)       source-to-sink ratio   : 0.00
[07/12 20:31:58    427s] (I)       targetCongestionRatioH : 1.00
[07/12 20:31:58    427s] (I)       targetCongestionRatioV : 1.00
[07/12 20:31:58    427s] (I)       layerCongestionRatio   : 0.70
[07/12 20:31:58    427s] (I)       m1CongestionRatio      : 0.10
[07/12 20:31:58    427s] (I)       m2m3CongestionRatio    : 0.70
[07/12 20:31:58    427s] (I)       localRouteEffort       : 1.00
[07/12 20:31:58    427s] (I)       numSitesBlockedByOneVia: 8.00
[07/12 20:31:58    427s] (I)       supplyScaleFactorH     : 1.00
[07/12 20:31:58    427s] (I)       supplyScaleFactorV     : 1.00
[07/12 20:31:58    427s] (I)       highlight3DOverflowFactor: 0.00
[07/12 20:31:58    427s] (I)       doubleCutViaModelingRatio: 0.00
[07/12 20:31:58    427s] (I)       routeVias              : 
[07/12 20:31:58    427s] (I)       readTROption           : true
[07/12 20:31:58    427s] (I)       extraSpacingFactor     : 1.00
[07/12 20:31:58    427s] [NR-eGR] numTracksPerClockWire  : 0
[07/12 20:31:58    427s] (I)       routeSelectedNetsOnly  : false
[07/12 20:31:58    427s] (I)       clkNetUseMaxDemand     : false
[07/12 20:31:58    427s] (I)       extraDemandForClocks   : 0
[07/12 20:31:58    427s] (I)       steinerRemoveLayers    : false
[07/12 20:31:58    427s] (I)       demoteLayerScenicScale : 1.00
[07/12 20:31:58    427s] (I)       nonpreferLayerCostScale : 100.00
[07/12 20:31:58    427s] (I)       similarTopologyRoutingFast : false
[07/12 20:31:58    427s] (I)       spanningTreeRefinement : false
[07/12 20:31:58    427s] (I)       spanningTreeRefinementAlpha : 0.50
[07/12 20:31:58    427s] (I)       starting read tracks
[07/12 20:31:58    427s] (I)       build grid graph
[07/12 20:31:58    427s] (I)       build grid graph start
[07/12 20:31:58    427s] [NR-eGR] Layer1 has no routable track
[07/12 20:31:58    427s] [NR-eGR] Layer2 has single uniform track structure
[07/12 20:31:58    427s] [NR-eGR] Layer3 has single uniform track structure
[07/12 20:31:58    427s] [NR-eGR] Layer4 has single uniform track structure
[07/12 20:31:58    427s] [NR-eGR] Layer5 has single uniform track structure
[07/12 20:31:58    427s] [NR-eGR] Layer6 has single uniform track structure
[07/12 20:31:58    427s] [NR-eGR] Layer7 has single uniform track structure
[07/12 20:31:58    427s] [NR-eGR] Layer8 has single uniform track structure
[07/12 20:31:58    427s] [NR-eGR] Layer9 has single uniform track structure
[07/12 20:31:58    427s] [NR-eGR] Layer10 has single uniform track structure
[07/12 20:31:58    427s] (I)       build grid graph end
[07/12 20:31:58    427s] (I)       numViaLayers=10
[07/12 20:31:58    427s] (I)       Reading via via1_8 for layer: 0 
[07/12 20:31:58    427s] (I)       Reading via via2_8 for layer: 1 
[07/12 20:31:58    427s] (I)       Reading via via3_2 for layer: 2 
[07/12 20:31:58    427s] (I)       Reading via via4_0 for layer: 3 
[07/12 20:31:58    427s] (I)       Reading via via5_0 for layer: 4 
[07/12 20:31:58    427s] (I)       Reading via via6_0 for layer: 5 
[07/12 20:31:58    427s] (I)       Reading via via7_0 for layer: 6 
[07/12 20:31:58    427s] (I)       Reading via via8_0 for layer: 7 
[07/12 20:31:58    427s] (I)       Reading via via9_0 for layer: 8 
[07/12 20:31:58    427s] (I)       end build via table
[07/12 20:31:58    427s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4918 numBumpBlks=0 numBoundaryFakeBlks=0
[07/12 20:31:58    427s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[07/12 20:31:58    427s] (I)       readDataFromPlaceDB
[07/12 20:31:58    427s] (I)       Read net information..
[07/12 20:31:58    427s] [NR-eGR] Read numTotalNets=14550  numIgnoredNets=0
[07/12 20:31:58    427s] (I)       Read testcase time = 0.010 seconds
[07/12 20:31:58    427s] 
[07/12 20:31:58    427s] (I)       read default dcut vias
[07/12 20:31:58    427s] (I)       Reading via via1_8 for layer: 0 
[07/12 20:31:58    427s] (I)       Reading via via2_8 for layer: 1 
[07/12 20:31:58    427s] (I)       Reading via via3_2 for layer: 2 
[07/12 20:31:58    427s] (I)       Reading via via4_0 for layer: 3 
[07/12 20:31:58    427s] (I)       Reading via via5_0 for layer: 4 
[07/12 20:31:58    427s] (I)       Reading via via6_0 for layer: 5 
[07/12 20:31:58    427s] (I)       Reading via via7_0 for layer: 6 
[07/12 20:31:58    427s] (I)       Reading via via8_0 for layer: 7 
[07/12 20:31:58    427s] (I)       Reading via via9_0 for layer: 8 
[07/12 20:31:58    427s] (I)       build grid graph start
[07/12 20:31:58    427s] (I)       build grid graph end
[07/12 20:31:58    427s] (I)       Model blockage into capacity
[07/12 20:31:58    427s] (I)       Read numBlocks=4918  numPreroutedWires=0  numCapScreens=0
[07/12 20:31:58    427s] (I)       blocked area on Layer1 : 0  (0.00%)
[07/12 20:31:58    427s] (I)       blocked area on Layer2 : 734328000  (0.43%)
[07/12 20:31:58    427s] (I)       blocked area on Layer3 : 890668800  (0.52%)
[07/12 20:31:58    427s] (I)       blocked area on Layer4 : 1238544000  (0.72%)
[07/12 20:31:58    427s] (I)       blocked area on Layer5 : 1437523200  (0.84%)
[07/12 20:31:58    427s] (I)       blocked area on Layer6 : 1555060800  (0.91%)
[07/12 20:31:58    427s] (I)       blocked area on Layer7 : 5775360000  (3.37%)
[07/12 20:31:58    427s] (I)       blocked area on Layer8 : 6316800000  (3.69%)
[07/12 20:31:58    427s] (I)       blocked area on Layer9 : 29303296000  (17.10%)
[07/12 20:31:58    427s] (I)       blocked area on Layer10 : 72634368000  (42.39%)
[07/12 20:31:58    427s] (I)       Modeling time = 0.020 seconds
[07/12 20:31:58    427s] 
[07/12 20:31:58    427s] (I)       Number of ignored nets = 0
[07/12 20:31:58    427s] (I)       Number of fixed nets = 0.  Ignored: Yes
[07/12 20:31:58    427s] (I)       Number of clock nets = 1.  Ignored: No
[07/12 20:31:58    427s] (I)       Number of analog nets = 0.  Ignored: Yes
[07/12 20:31:58    427s] (I)       Number of special nets = 0.  Ignored: Yes
[07/12 20:31:58    427s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[07/12 20:31:58    427s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[07/12 20:31:58    427s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[07/12 20:31:58    427s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[07/12 20:31:58    427s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/12 20:31:58    427s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/12 20:31:58    427s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1278.7 MB
[07/12 20:31:58    427s] (I)       Ndr track 0 does not exist
[07/12 20:31:58    427s] (I)       Layer1  viaCost=200.00
[07/12 20:31:58    427s] (I)       Layer2  viaCost=200.00
[07/12 20:31:58    427s] (I)       Layer3  viaCost=100.00
[07/12 20:31:58    427s] (I)       Layer4  viaCost=100.00
[07/12 20:31:58    427s] (I)       Layer5  viaCost=100.00
[07/12 20:31:58    427s] (I)       Layer6  viaCost=100.00
[07/12 20:31:58    427s] (I)       Layer7  viaCost=100.00
[07/12 20:31:58    427s] (I)       Layer8  viaCost=100.00
[07/12 20:31:58    427s] (I)       Layer9  viaCost=100.00
[07/12 20:31:58    427s] (I)       ---------------------Grid Graph Info--------------------
[07/12 20:31:58    427s] (I)       routing area        :  (0, 0) - (415720, 412160)
[07/12 20:31:58    427s] (I)       core area           :  (10260, 10080) - (405460, 402080)
[07/12 20:31:58    427s] (I)       Site Width          :   380  (dbu)
[07/12 20:31:58    427s] (I)       Row Height          :  2800  (dbu)
[07/12 20:31:58    427s] (I)       GCell Width         :  2800  (dbu)
[07/12 20:31:58    427s] (I)       GCell Height        :  2800  (dbu)
[07/12 20:31:58    427s] (I)       grid                :   148   147    10
[07/12 20:31:58    427s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/12 20:31:58    427s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/12 20:31:58    427s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/12 20:31:58    427s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/12 20:31:58    427s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/12 20:31:58    427s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[07/12 20:31:58    427s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/12 20:31:58    427s] (I)       Total num of tracks :     0  1094  1472   742   735   742   245   246   128   123
[07/12 20:31:58    427s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/12 20:31:58    427s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/12 20:31:58    427s] (I)       --------------------------------------------------------
[07/12 20:31:58    427s] 
[07/12 20:31:58    427s] [NR-eGR] ============ Routing rule table ============
[07/12 20:31:58    427s] [NR-eGR] Rule id 0. Nets 14550 
[07/12 20:31:58    427s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[07/12 20:31:58    427s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[07/12 20:31:58    427s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 20:31:58    427s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 20:31:58    427s] [NR-eGR] ========================================
[07/12 20:31:58    427s] [NR-eGR] 
[07/12 20:31:58    427s] (I)       After initializing earlyGlobalRoute syMemory usage = 1278.7 MB
[07/12 20:31:58    427s] (I)       Loading and dumping file time : 0.28 seconds
[07/12 20:31:58    427s] (I)       ============= Initialization =============
[07/12 20:31:58    427s] (I)       totalPins=56611  totalGlobalPin=54235 (95.80%)
[07/12 20:31:58    427s] (I)       total 2D Cap : 802216 = (377795 H, 424421 V)
[07/12 20:31:58    427s] [NR-eGR] Layer group 1: route 14550 net(s) in layer range [2, 10]
[07/12 20:31:58    427s] (I)       ============  Phase 1a Route ============
[07/12 20:31:58    427s] (I)       Phase 1a runs 0.14 seconds
[07/12 20:31:58    427s] (I)       Usage: 142037 = (72727 H, 69310 V) = (19.25% H, 16.33% V) = (1.018e+05um H, 9.703e+04um V)
[07/12 20:31:58    427s] (I)       
[07/12 20:31:58    427s] (I)       ============  Phase 1b Route ============
[07/12 20:31:58    427s] (I)       Usage: 142037 = (72727 H, 69310 V) = (19.25% H, 16.33% V) = (1.018e+05um H, 9.703e+04um V)
[07/12 20:31:58    427s] (I)       
[07/12 20:31:58    427s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.988518e+05um
[07/12 20:31:58    427s] (I)       ============  Phase 1c Route ============
[07/12 20:31:58    427s] (I)       Usage: 142037 = (72727 H, 69310 V) = (19.25% H, 16.33% V) = (1.018e+05um H, 9.703e+04um V)
[07/12 20:31:58    427s] (I)       
[07/12 20:31:58    427s] (I)       ============  Phase 1d Route ============
[07/12 20:31:58    427s] (I)       Usage: 142037 = (72727 H, 69310 V) = (19.25% H, 16.33% V) = (1.018e+05um H, 9.703e+04um V)
[07/12 20:31:58    427s] (I)       
[07/12 20:31:58    427s] (I)       ============  Phase 1e Route ============
[07/12 20:31:58    427s] (I)       Phase 1e runs 0.00 seconds
[07/12 20:31:58    427s] (I)       Usage: 142037 = (72727 H, 69310 V) = (19.25% H, 16.33% V) = (1.018e+05um H, 9.703e+04um V)
[07/12 20:31:58    427s] (I)       
[07/12 20:31:58    427s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.988518e+05um
[07/12 20:31:58    427s] [NR-eGR] 
[07/12 20:31:58    427s] (I)       ============  Phase 1l Route ============
[07/12 20:31:58    428s] (I)       Phase 1l runs 0.21 seconds
[07/12 20:31:58    428s] (I)       
[07/12 20:31:58    428s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[07/12 20:31:58    428s] [NR-eGR]                OverCon         OverCon            
[07/12 20:31:58    428s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[07/12 20:31:58    428s] [NR-eGR] Layer              (1)             (3)    OverCon 
[07/12 20:31:58    428s] [NR-eGR] ---------------------------------------------------
[07/12 20:31:58    428s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:31:58    428s] [NR-eGR] Layer2      56( 0.26%)       2( 0.01%)   ( 0.27%) 
[07/12 20:31:58    428s] [NR-eGR] Layer3       5( 0.02%)       1( 0.00%)   ( 0.03%) 
[07/12 20:31:58    428s] [NR-eGR] Layer4      33( 0.15%)       0( 0.00%)   ( 0.15%) 
[07/12 20:31:58    428s] [NR-eGR] Layer5       5( 0.02%)       0( 0.00%)   ( 0.02%) 
[07/12 20:31:58    428s] [NR-eGR] Layer6       2( 0.01%)       0( 0.00%)   ( 0.01%) 
[07/12 20:31:58    428s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:31:58    428s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:31:58    428s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:31:58    428s] [NR-eGR] Layer10       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:31:58    428s] [NR-eGR] ---------------------------------------------------
[07/12 20:31:58    428s] [NR-eGR] Total      101( 0.06%)       3( 0.00%)   ( 0.06%) 
[07/12 20:31:58    428s] [NR-eGR] 
[07/12 20:31:58    428s] (I)       Total Global Routing Runtime: 0.53 seconds
[07/12 20:31:58    428s] (I)       total 2D Cap : 803296 = (378409 H, 424887 V)
[07/12 20:31:58    428s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[07/12 20:31:58    428s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[07/12 20:31:58    428s] [NR-eGR] End Peak syMemory usage = 1278.7 MB
[07/12 20:31:58    428s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.85 seconds
[07/12 20:31:58    428s] [hotspot] +------------+---------------+---------------+
[07/12 20:31:58    428s] [hotspot] |            |   max hotspot | total hotspot |
[07/12 20:31:58    428s] [hotspot] +------------+---------------+---------------+
[07/12 20:31:58    428s] [hotspot] | normalized |          0.00 |          0.00 |
[07/12 20:31:58    428s] [hotspot] +------------+---------------+---------------+
[07/12 20:31:58    428s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/12 20:31:58    428s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/12 20:31:58    428s] #################################################################################
[07/12 20:31:58    428s] # Design Stage: PreRoute
[07/12 20:31:58    428s] # Design Name: top_entity
[07/12 20:31:58    428s] # Design Mode: 90nm
[07/12 20:31:58    428s] # Analysis Mode: MMMC Non-OCV 
[07/12 20:31:58    428s] # Parasitics Mode: No SPEF/RCDB
[07/12 20:31:58    428s] # Signoff Settings: SI Off 
[07/12 20:31:58    428s] #################################################################################
[07/12 20:32:00    429s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:32:00    429s] Calculate delays in Single mode...
[07/12 20:32:00    430s] Topological Sorting (REAL = 0:00:00.0, MEM = 1276.7M, InitMEM = 1276.7M)
[07/12 20:32:00    430s] Start delay calculation (fullDC) (1 T). (MEM=1276.7)
[07/12 20:32:01    430s] End AAE Lib Interpolated Model. (MEM=1293.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:32:12    441s] Total number of fetched objects 16837
[07/12 20:32:12    442s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/12 20:32:12    442s] End delay calculation. (MEM=1319 CPU=0:00:11.5 REAL=0:00:11.0)
[07/12 20:32:12    442s] End delay calculation (fullDC). (MEM=1319 CPU=0:00:12.0 REAL=0:00:12.0)
[07/12 20:32:12    442s] *** CDM Built up (cpu=0:00:13.8  real=0:00:14.0  mem= 1319.0M) ***
[07/12 20:32:14    443s] *** Done Building Timing Graph (cpu=0:00:15.2 real=0:00:16.0 totSessionCpu=0:07:23 mem=1319.0M)
[07/12 20:32:14    443s] Reported timing to dir ./timingReports
[07/12 20:32:14    443s] **optDesign ... cpu = 0:04:06, real = 0:04:09, mem = 998.3M, totSessionCpu=0:07:23 **
[07/12 20:32:17    446s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.518  |  1.432  |  0.518  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.065%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:10, real = 0:04:12, mem = 999.3M, totSessionCpu=0:07:27 **
[07/12 20:32:17    446s] *** Finished optDesign ***
[07/12 20:32:17    446s] 
[07/12 20:32:17    446s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:07:29 real=  0:07:32)
[07/12 20:32:17    446s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:09.3 real=0:00:09.4)
[07/12 20:32:17    446s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:21.6 real=0:00:21.8)
[07/12 20:32:17    446s] Info: pop threads available for lower-level modules during optimization.
[07/12 20:32:17    446s] Deleting Lib Analyzer.
[07/12 20:32:17    446s] Info: Destroy the CCOpt slew target map.
[07/12 20:32:17    446s] <CMD> optDesign -postCTS -hold
[07/12 20:32:17    446s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/12 20:32:17    446s] GigaOpt running with 1 threads.
[07/12 20:32:17    446s] Info: 1 threads available for lower-level modules during optimization.
[07/12 20:32:17    446s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/12 20:32:17    446s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 20:32:17    447s] #spOpts: mergeVia=F 
[07/12 20:32:18    447s] #spOpts: mergeVia=F 
[07/12 20:32:18    447s] 
[07/12 20:32:18    447s] Creating Lib Analyzer ...
[07/12 20:32:18    447s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/12 20:32:18    447s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/12 20:32:18    447s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/12 20:32:18    447s] 
[07/12 20:32:18    447s] Creating Lib Analyzer, finished. 
[07/12 20:32:18    448s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 919.4M, totSessionCpu=0:07:28 **
[07/12 20:32:18    448s] *** optDesign -postCTS ***
[07/12 20:32:18    448s] DRC Margin: user margin 0.0
[07/12 20:32:18    448s] Hold Target Slack: user slack 0
[07/12 20:32:18    448s] Setup Target Slack: user slack 0;
[07/12 20:32:18    448s] setUsefulSkewMode -ecoRoute false
[07/12 20:32:18    448s] Deleting Cell Server ...
[07/12 20:32:18    448s] Deleting Lib Analyzer.
[07/12 20:32:18    448s] Creating Cell Server ...(0, 0, 0, 0)
[07/12 20:32:18    448s] Summary for sequential cells identification: 
[07/12 20:32:18    448s]   Identified SBFF number: 16
[07/12 20:32:18    448s]   Identified MBFF number: 0
[07/12 20:32:18    448s]   Identified SB Latch number: 0
[07/12 20:32:18    448s]   Identified MB Latch number: 0
[07/12 20:32:18    448s]   Not identified SBFF number: 0
[07/12 20:32:18    448s]   Not identified MBFF number: 0
[07/12 20:32:18    448s]   Not identified SB Latch number: 0
[07/12 20:32:18    448s]   Not identified MB Latch number: 0
[07/12 20:32:18    448s]   Number of sequential cells which are not FFs: 13
[07/12 20:32:18    448s] Creating Cell Server, finished. 
[07/12 20:32:18    448s] 
[07/12 20:32:18    448s] Deleting Cell Server ...
[07/12 20:32:18    448s] Start to check current routing status for nets...
[07/12 20:32:19    448s] All nets are already routed correctly.
[07/12 20:32:19    448s] End to check current routing status for nets (mem=1191.6M)
[07/12 20:32:19    448s] *info: All cells identified as Buffer and Delay cells:
[07/12 20:32:19    448s] *info:   with footprint "BUF_X1" or "BUF_X1": 
[07/12 20:32:19    448s] *info: ------------------------------------------------------------------
[07/12 20:32:19    448s] *info: (dly) CLKBUF_X1           -  NangateOpenCellLibrary
[07/12 20:32:19    448s] *info: (dly) BUF_X1              -  NangateOpenCellLibrary
[07/12 20:32:19    448s] *info: (dly) CLKBUF_X2           -  NangateOpenCellLibrary
[07/12 20:32:19    448s] *info: (dly) BUF_X2              -  NangateOpenCellLibrary
[07/12 20:32:19    448s] *info: (dly) CLKBUF_X3           -  NangateOpenCellLibrary
[07/12 20:32:19    448s] *info: (dly) BUF_X4              -  NangateOpenCellLibrary
[07/12 20:32:19    448s] *info: (dly) BUF_X8              -  NangateOpenCellLibrary
[07/12 20:32:19    448s] *info: (dly) BUF_X16             -  NangateOpenCellLibrary
[07/12 20:32:19    448s] *info: (dly) BUF_X32             -  NangateOpenCellLibrary
[07/12 20:32:19    448s] PhyDesignGrid: maxLocalDensity 0.98
[07/12 20:32:19    448s] ### Creating PhyDesignMc. totSessionCpu=0:07:28 mem=1191.6M
[07/12 20:32:19    448s] #spOpts: mergeVia=F 
[07/12 20:32:19    448s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/12 20:32:19    448s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 20:32:19    448s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:28 mem=1191.6M
[07/12 20:32:19    448s] GigaOpt Hold Optimizer is used
[07/12 20:32:19    448s] End AAE Lib Interpolated Model. (MEM=1191.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:32:19    448s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:29 mem=1191.6M ***
[07/12 20:32:20    449s] ### Creating LA Mngr. totSessionCpu=0:07:30 mem=1191.6M
[07/12 20:32:21    450s] ### Creating LA Mngr, finished. totSessionCpu=0:07:30 mem=1191.6M
[07/12 20:32:21    450s] ### Creating LA Mngr. totSessionCpu=0:07:31 mem=1344.7M
[07/12 20:32:21    450s] ### Creating LA Mngr, finished. totSessionCpu=0:07:31 mem=1344.7M
[07/12 20:32:21    450s] 
[07/12 20:32:21    450s] Creating Lib Analyzer ...
[07/12 20:32:21    450s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/12 20:32:21    450s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/12 20:32:21    450s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/12 20:32:21    450s] 
[07/12 20:32:22    451s] Creating Lib Analyzer, finished. 
[07/12 20:32:22    451s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[07/12 20:32:22    451s] *info: Run optDesign holdfix with 1 thread.
[07/12 20:32:22    451s] Effort level <high> specified for reg2reg path_group
[07/12 20:32:24    453s] End AAE Lib Interpolated Model. (MEM=1401.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:32:24    453s] **INFO: Starting Blocking QThread with 1 CPU
[07/12 20:32:24    453s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[07/12 20:32:24    453s] #################################################################################
[07/12 20:32:24    453s] # Design Stage: PreRoute
[07/12 20:32:24    453s] # Design Name: top_entity
[07/12 20:32:24    453s] # Design Mode: 90nm
[07/12 20:32:24    453s] # Analysis Mode: MMMC Non-OCV 
[07/12 20:32:24    453s] # Parasitics Mode: No SPEF/RCDB
[07/12 20:32:24    453s] # Signoff Settings: SI Off 
[07/12 20:32:24    453s] #################################################################################
[07/12 20:32:24    453s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:32:24    453s] Calculate delays in Single mode...
[07/12 20:32:24    453s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[07/12 20:32:24    453s] Start delay calculation (fullDC) (1 T). (MEM=0)
[07/12 20:32:24    453s] End AAE Lib Interpolated Model. (MEM=0.925781 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:32:24    453s] Total number of fetched objects 16837
[07/12 20:32:24    453s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[07/12 20:32:24    453s] End delay calculation. (MEM=0 CPU=0:00:10.0 REAL=0:00:10.0)
[07/12 20:32:24    453s] End delay calculation (fullDC). (MEM=0 CPU=0:00:10.2 REAL=0:00:10.0)
[07/12 20:32:24    453s] *** CDM Built up (cpu=0:00:10.4  real=0:00:10.0  mem= 0.0M) ***
[07/12 20:32:24    453s] *** Done Building Timing Graph (cpu=0:00:11.7 real=0:00:11.0 totSessionCpu=0:00:13.4 mem=0.0M)
[07/12 20:32:24    453s] 
[07/12 20:32:24    453s] Active hold views:
[07/12 20:32:24    453s]  default
[07/12 20:32:24    453s]   Dominating endpoints: 0
[07/12 20:32:24    453s]   Dominating TNS: -0.000
[07/12 20:32:24    453s] 
[07/12 20:32:24    453s] Done building cte hold timing graph (fixHold) cpu=0:00:13.5 real=0:00:14.0 totSessionCpu=0:00:13.5 mem=0.0M ***
[07/12 20:32:24    453s] Done building hold timer [553 node(s), 800 edge(s), 1 view(s)] (fixHold) cpu=0:00:16.0 real=0:00:16.0 totSessionCpu=0:00:16.0 mem=0.0M ***
[07/12 20:32:40    468s]  
_______________________________________________________________________
[07/12 20:32:41    469s] Done building cte setup timing graph (fixHold) cpu=0:00:21.2 real=0:00:22.0 totSessionCpu=0:07:50 mem=1401.9M ***
[07/12 20:32:44    472s] *info: category slack lower bound [L 0.0] default
[07/12 20:32:44    472s] *info: category slack lower bound [H 0.0] reg2reg 
[07/12 20:32:44    472s] --------------------------------------------------- 
[07/12 20:32:44    472s]    Setup Violation Summary with Target Slack (0.000 ns)
[07/12 20:32:44    472s] --------------------------------------------------- 
[07/12 20:32:44    472s]          WNS    reg2regWNS
[07/12 20:32:44    472s]     0.518 ns      1.432 ns
[07/12 20:32:44    472s] --------------------------------------------------- 
[07/12 20:32:44    472s] Restoring autoHoldViews:  default
[07/12 20:32:45    473s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.518  |  1.432  |  0.518  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.186  |  0.072  | -0.186  |
|           TNS (ns):| -11.078 |  0.000  | -11.078 |
|    Violating Paths:|   61    |    0    |   61    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.065%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Deleting Cell Server ...
[07/12 20:32:45    473s] Deleting Lib Analyzer.
[07/12 20:32:45    473s] Creating Cell Server ...(0, 0, 0, 0)
[07/12 20:32:45    473s] Summary for sequential cells identification: 
[07/12 20:32:45    473s]   Identified SBFF number: 16
[07/12 20:32:45    473s]   Identified MBFF number: 0
[07/12 20:32:45    473s]   Identified SB Latch number: 0
[07/12 20:32:45    473s]   Identified MB Latch number: 0
[07/12 20:32:45    473s]   Not identified SBFF number: 0
[07/12 20:32:45    473s]   Not identified MBFF number: 0
[07/12 20:32:45    473s]   Not identified SB Latch number: 0
[07/12 20:32:45    473s]   Not identified MB Latch number: 0
[07/12 20:32:45    473s]   Number of sequential cells which are not FFs: 13
[07/12 20:32:45    473s] Creating Cell Server, finished. 
[07/12 20:32:45    473s] 
[07/12 20:32:45    473s] Deleting Cell Server ...
[07/12 20:32:45    473s] 
[07/12 20:32:45    473s] Creating Lib Analyzer ...
[07/12 20:32:45    473s] Creating Cell Server ...(0, 0, 0, 0)
[07/12 20:32:45    473s] Summary for sequential cells identification: 
[07/12 20:32:45    473s]   Identified SBFF number: 16
[07/12 20:32:45    473s]   Identified MBFF number: 0
[07/12 20:32:45    473s]   Identified SB Latch number: 0
[07/12 20:32:45    473s]   Identified MB Latch number: 0
[07/12 20:32:45    473s]   Not identified SBFF number: 0
[07/12 20:32:45    473s]   Not identified MBFF number: 0
[07/12 20:32:45    473s]   Not identified SB Latch number: 0
[07/12 20:32:45    473s]   Not identified MB Latch number: 0
[07/12 20:32:45    473s]   Number of sequential cells which are not FFs: 13
[07/12 20:32:45    473s] Creating Cell Server, finished. 
[07/12 20:32:45    473s] 
[07/12 20:32:45    473s] 
[07/12 20:32:45    473s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[07/12 20:32:45    473s]   
[07/12 20:32:45    473s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[07/12 20:32:45    473s]   Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/12 20:32:45    473s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/12 20:32:45    473s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/12 20:32:45    473s] 
[07/12 20:32:46    474s] Creating Lib Analyzer, finished. 
[07/12 20:32:46    474s] 
[07/12 20:32:46    474s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
[07/12 20:32:46    474s] *Info: worst delay setup view: default
[07/12 20:32:46    474s] Footprint list for hold buffering (delay unit: ps)
[07/12 20:32:46    474s] =================================================================
[07/12 20:32:46    474s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[07/12 20:32:46    474s] ------------------------------------------------------------------
[07/12 20:32:46    474s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[07/12 20:32:46    474s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[07/12 20:32:46    474s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[07/12 20:32:46    474s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[07/12 20:32:46    474s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[07/12 20:32:46    474s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[07/12 20:32:46    474s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[07/12 20:32:46    474s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[07/12 20:32:46    474s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[07/12 20:32:46    474s] =================================================================
[07/12 20:32:46    474s] **optDesign ... cpu = 0:00:27, real = 0:00:28, mem = 999.1M, totSessionCpu=0:07:55 **
[07/12 20:32:46    474s] Info: 0 don't touch net , 337 undriven nets excluded from IPO operation.
[07/12 20:32:46    475s] Info: 1 clock net  excluded from IPO operation.
[07/12 20:32:47    475s] --------------------------------------------------- 
[07/12 20:32:47    475s]    Hold Timing Summary  - Initial 
[07/12 20:32:47    475s] --------------------------------------------------- 
[07/12 20:32:47    475s]  Target slack: 0.000 ns
[07/12 20:32:47    475s] View: default 
[07/12 20:32:47    475s] 	WNS: -0.186 
[07/12 20:32:47    475s] 	TNS: -11.079 
[07/12 20:32:47    475s] 	VP: 61 
[07/12 20:32:47    475s] 	Worst hold path end point: cu_0/cw1_reg[28]/RN 
[07/12 20:32:47    475s] --------------------------------------------------- 
[07/12 20:32:47    475s]    Setup Timing Summary  - Initial 
[07/12 20:32:47    475s] --------------------------------------------------- 
[07/12 20:32:47    475s]  Target slack: 0.000 ns
[07/12 20:32:47    475s] View: default 
[07/12 20:32:47    475s] 	WNS: 0.518 
[07/12 20:32:47    475s] 	TNS: 0.000 
[07/12 20:32:47    475s] 	VP: 0 
[07/12 20:32:47    475s] 	Worst setup path end point:datapath_0/decode_map/RF/OUT1_reg[17]/D 
[07/12 20:32:47    475s] --------------------------------------------------- 
[07/12 20:32:47    475s] PhyDesignGrid: maxLocalDensity 0.98
[07/12 20:32:47    475s] ### Creating PhyDesignMc. totSessionCpu=0:07:55 mem=1412.3M
[07/12 20:32:47    475s] #spOpts: mergeVia=F 
[07/12 20:32:47    475s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:55 mem=1412.3M
[07/12 20:32:47    475s] 
[07/12 20:32:47    475s] *** Starting Core Fixing (fixHold) cpu=0:00:26.7 real=0:00:28.0 totSessionCpu=0:07:55 mem=1412.3M density=77.065% ***
[07/12 20:32:47    475s] Optimizer Target Slack 0.000 StdDelay is 0.010  
[07/12 20:32:48    476s] 
[07/12 20:32:48    476s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {5, 0.379, 0.8500} {6, 0.130, 0.5393} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[07/12 20:32:48    476s] 
[07/12 20:32:48    476s] Phase I ......
[07/12 20:32:48    476s] *info: Multithread Hold Batch Commit is enabled
[07/12 20:32:48    476s] *info: Levelized Batch Commit is enabled
[07/12 20:32:48    476s] Executing transform: ECO Safe Resize
[07/12 20:32:48    476s] +-----------------------------------------------------------------------------------------------+
[07/12 20:32:48    476s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[07/12 20:32:48    476s] +-----------------------------------------------------------------------------------------------+
[07/12 20:32:48    476s] Worst hold path end point:
[07/12 20:32:48    476s]   cu_0/cw1_reg[28]/RN
[07/12 20:32:48    476s]     net: cu_0/n220 (nrTerm=62)
[07/12 20:32:48    476s] |   0|  -0.186|   -11.08|      61|          0|       0(     0)|    77.06%|   0:00:29.0|  1412.3M|
[07/12 20:32:48    476s] Worst hold path end point:
[07/12 20:32:48    476s]   cu_0/cw1_reg[28]/RN
[07/12 20:32:48    476s]     net: cu_0/n220 (nrTerm=62)
[07/12 20:32:48    476s] |   1|  -0.186|   -11.08|      61|          0|       0(     0)|    77.06%|   0:00:29.0|  1412.3M|
[07/12 20:32:48    476s] +-----------------------------------------------------------------------------------------------+
[07/12 20:32:48    476s] Executing transform: AddBuffer + LegalResize
[07/12 20:32:48    476s] +-----------------------------------------------------------------------------------------------+
[07/12 20:32:48    476s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[07/12 20:32:48    476s] +-----------------------------------------------------------------------------------------------+
[07/12 20:32:48    476s] Worst hold path end point:
[07/12 20:32:48    476s]   cu_0/cw1_reg[28]/RN
[07/12 20:32:48    476s]     net: cu_0/n220 (nrTerm=62)
[07/12 20:32:48    476s] |   0|  -0.186|   -11.08|      61|          0|       0(     0)|    77.06%|   0:00:29.0|  1412.3M|
[07/12 20:32:49    477s] Worst hold path end point:
[07/12 20:32:49    477s]   cu_0/cw1_reg[28]/RN
[07/12 20:32:49    477s]     net: cu_0/n220 (nrTerm=62)
[07/12 20:32:49    477s] |   1|  -0.141|    -8.32|      61|          1|       0(     0)|    77.07%|   0:00:30.0|  1419.1M|
[07/12 20:32:49    477s] Worst hold path end point:
[07/12 20:32:49    477s]   cu_0/cw1_reg[28]/RN
[07/12 20:32:49    477s]     net: cu_0/n220 (nrTerm=62)
[07/12 20:32:49    477s] |   2|  -0.110|    -6.43|      61|          1|       0(     0)|    77.07%|   0:00:30.0|  1419.1M|
[07/12 20:32:50    478s] Worst hold path end point:
[07/12 20:32:50    478s]   cu_0/cw1_reg[28]/RN
[07/12 20:32:50    478s]     net: cu_0/n220 (nrTerm=62)
[07/12 20:32:50    478s] |   3|  -0.086|    -4.97|      61|          1|       0(     0)|    77.07%|   0:00:31.0|  1419.1M|
[07/12 20:32:50    478s] Worst hold path end point:
[07/12 20:32:50    478s]   cu_0/cw1_reg[28]/RN
[07/12 20:32:50    478s]     net: cu_0/n220 (nrTerm=62)
[07/12 20:32:50    478s] |   4|  -0.061|    -3.45|      61|          1|       0(     0)|    77.07%|   0:00:31.0|  1419.1M|
[07/12 20:32:51    479s] Worst hold path end point:
[07/12 20:32:51    479s]   cu_0/cw1_reg[28]/RN
[07/12 20:32:51    479s]     net: cu_0/n220 (nrTerm=62)
[07/12 20:32:51    479s] |   5|  -0.037|    -1.97|      61|          1|       0(     0)|    77.07%|   0:00:32.0|  1419.1M|
[07/12 20:32:51    479s] Worst hold path end point:
[07/12 20:32:51    479s]   cu_0/cw1_reg[28]/RN
[07/12 20:32:51    479s]     net: cu_0/n220 (nrTerm=62)
[07/12 20:32:51    479s] |   6|  -0.013|    -0.48|      61|          1|       0(     0)|    77.08%|   0:00:32.0|  1419.1M|
[07/12 20:32:52    480s] Worst hold path end point:
[07/12 20:32:52    480s]   cu_0/cw1_reg[28]/RN
[07/12 20:32:52    480s]     net: cu_0/n220 (nrTerm=62)
[07/12 20:32:52    480s] |   7|   0.005|     0.00|       0|          1|       0(     0)|    77.08%|   0:00:33.0|  1419.1M|
[07/12 20:32:52    480s] +-----------------------------------------------------------------------------------------------+
[07/12 20:32:52    480s] 
[07/12 20:32:52    480s] *info:    Total 7 cells added for Phase I
[07/12 20:32:52    480s] --------------------------------------------------- 
[07/12 20:32:52    480s]    Hold Timing Summary  - Phase I 
[07/12 20:32:52    480s] --------------------------------------------------- 
[07/12 20:32:52    480s]  Target slack: 0.000 ns
[07/12 20:32:52    480s] View: default 
[07/12 20:32:52    480s] 	WNS: 0.005 
[07/12 20:32:52    480s] 	TNS: 0.000 
[07/12 20:32:52    480s] 	VP: 0 
[07/12 20:32:52    480s] 	Worst hold path end point: cu_0/cw1_reg[28]/RN 
[07/12 20:32:52    480s] --------------------------------------------------- 
[07/12 20:32:52    480s]    Setup Timing Summary  - Phase I 
[07/12 20:32:52    480s] --------------------------------------------------- 
[07/12 20:32:52    480s]  Target slack: 0.000 ns
[07/12 20:32:52    480s] View: default 
[07/12 20:32:52    480s] 	WNS: 0.518 
[07/12 20:32:52    480s] 	TNS: 0.000 
[07/12 20:32:52    480s] 	VP: 0 
[07/12 20:32:52    480s] 	Worst setup path end point:datapath_0/decode_map/RF/OUT1_reg[17]/D 
[07/12 20:32:52    480s] --------------------------------------------------- 
[07/12 20:32:52    480s] 
[07/12 20:32:52    480s] *** Finished Core Fixing (fixHold) cpu=0:00:31.8 real=0:00:33.0 totSessionCpu=0:08:01 mem=1419.1M density=77.079% ***
[07/12 20:32:52    480s] 
[07/12 20:32:52    480s] *info:
[07/12 20:32:52    480s] *info: Added a total of 7 cells to fix/reduce hold violation
[07/12 20:32:52    480s] *info:          in which 2 termBuffering
[07/12 20:32:52    480s] *info:
[07/12 20:32:52    480s] *info: Summary: 
[07/12 20:32:52    480s] *info:            1 cell  of type 'BUF_X1' (3.0, 	18.560) used
[07/12 20:32:52    480s] *info:            6 cells of type 'CLKBUF_X1' (3.0, 	25.535) used
[07/12 20:32:52    480s] 
[07/12 20:32:52    480s] *** Starting refinePlace (0:08:01 mem=1419.1M) ***
[07/12 20:32:52    480s] Total net bbox length = 1.481e+05 (7.445e+04 7.364e+04) (ext = 9.864e+03)
[07/12 20:32:52    480s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 20:32:52    480s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[07/12 20:32:52    480s] Type 'man IMPSP-5140' for more detail.
[07/12 20:32:52    480s] **WARN: (IMPSP-315):	Found 13069 instances insts with no PG Term connections.
[07/12 20:32:52    480s] Type 'man IMPSP-315' for more detail.
[07/12 20:32:52    480s] Starting refinePlace ...
[07/12 20:32:52    480s] default core: bins with density >  0.75 = 69.5 % ( 146 / 210 )
[07/12 20:32:52    480s] Density distribution unevenness ratio = 4.103%
[07/12 20:32:53    481s]   Spread Effort: high, pre-route mode, useDDP on.
[07/12 20:32:53    481s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=1419.1MB) @(0:08:01 - 0:08:01).
[07/12 20:32:53    481s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 20:32:53    481s] wireLenOptFixPriorityInst 0 inst fixed
[07/12 20:32:53    481s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 20:32:53    481s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1419.1MB) @(0:08:01 - 0:08:01).
[07/12 20:32:53    481s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 20:32:53    481s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1419.1MB
[07/12 20:32:53    481s] Statistics of distance of Instance movement in refine placement:
[07/12 20:32:53    481s]   maximum (X+Y) =         0.00 um
[07/12 20:32:53    481s]   mean    (X+Y) =         0.00 um
[07/12 20:32:53    481s] Summary Report:
[07/12 20:32:53    481s] Instances move: 0 (out of 13069 movable)
[07/12 20:32:53    481s] Instances flipped: 0
[07/12 20:32:53    481s] Mean displacement: 0.00 um
[07/12 20:32:53    481s] Max displacement: 0.00 um 
[07/12 20:32:53    481s] Total instances moved : 0
[07/12 20:32:53    481s] Total net bbox length = 1.481e+05 (7.445e+04 7.364e+04) (ext = 9.864e+03)
[07/12 20:32:53    481s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1419.1MB
[07/12 20:32:53    481s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1419.1MB) @(0:08:01 - 0:08:01).
[07/12 20:32:53    481s] *** Finished refinePlace (0:08:01 mem=1419.1M) ***
[07/12 20:32:53    481s] *** maximum move = 0.00 um ***
[07/12 20:32:53    481s] *** Finished re-routing un-routed nets (1419.1M) ***
[07/12 20:32:53    481s] 
[07/12 20:32:53    481s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1419.1M) ***
[07/12 20:32:53    481s] *** Finish Post CTS Hold Fixing (cpu=0:00:33.1 real=0:00:34.0 totSessionCpu=0:08:02 mem=1419.1M density=77.079%) ***
[07/12 20:32:54    482s] *** Steiner Routed Nets: 0.076%; Threshold: 100; Threshold for Hold: 100
[07/12 20:32:54    482s] ### Creating LA Mngr. totSessionCpu=0:08:02 mem=1280.8M
[07/12 20:32:54    482s] ### Creating LA Mngr, finished. totSessionCpu=0:08:02 mem=1280.8M
[07/12 20:32:54    482s] Re-routed 0 nets
[07/12 20:32:54    482s] GigaOpt_HOLD: Recover setup timing after hold fixing
[07/12 20:32:54    482s] Deleting Cell Server ...
[07/12 20:32:54    482s] Deleting Lib Analyzer.
[07/12 20:32:54    482s] Creating Cell Server ...(0, 0, 0, 0)
[07/12 20:32:54    482s] Summary for sequential cells identification: 
[07/12 20:32:54    482s]   Identified SBFF number: 16
[07/12 20:32:54    482s]   Identified MBFF number: 0
[07/12 20:32:54    482s]   Identified SB Latch number: 0
[07/12 20:32:54    482s]   Identified MB Latch number: 0
[07/12 20:32:54    482s]   Not identified SBFF number: 0
[07/12 20:32:54    482s]   Not identified MBFF number: 0
[07/12 20:32:54    482s]   Not identified SB Latch number: 0
[07/12 20:32:54    482s]   Not identified MB Latch number: 0
[07/12 20:32:54    482s]   Number of sequential cells which are not FFs: 13
[07/12 20:32:54    482s] Creating Cell Server, finished. 
[07/12 20:32:54    482s] 
[07/12 20:32:54    482s] 
[07/12 20:32:54    482s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[07/12 20:32:54    482s]   
[07/12 20:32:54    482s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[07/12 20:32:54    482s]   Deleting Cell Server ...
[07/12 20:32:54    482s] Creating Cell Server ...(0, 0, 0, 0)
[07/12 20:32:54    482s] Summary for sequential cells identification: 
[07/12 20:32:54    482s]   Identified SBFF number: 16
[07/12 20:32:54    482s]   Identified MBFF number: 0
[07/12 20:32:54    482s]   Identified SB Latch number: 0
[07/12 20:32:54    482s]   Identified MB Latch number: 0
[07/12 20:32:54    482s]   Not identified SBFF number: 0
[07/12 20:32:54    482s]   Not identified MBFF number: 0
[07/12 20:32:54    482s]   Not identified SB Latch number: 0
[07/12 20:32:54    482s]   Not identified MB Latch number: 0
[07/12 20:32:54    482s]   Number of sequential cells which are not FFs: 13
[07/12 20:32:54    482s] Creating Cell Server, finished. 
[07/12 20:32:54    482s] 
[07/12 20:32:54    482s] 
[07/12 20:32:54    482s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[07/12 20:32:54    482s]   
[07/12 20:32:54    482s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[07/12 20:32:54    482s]   GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[07/12 20:32:54    482s] GigaOpt: Skipping postEco optimization
[07/12 20:32:54    482s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[07/12 20:32:54    482s] GigaOpt: Skipping nonLegal postEco optimization
[07/12 20:32:54    482s] *** Steiner Routed Nets: 0.076%; Threshold: 100; Threshold for Hold: 100
[07/12 20:32:54    482s] ### Creating LA Mngr. totSessionCpu=0:08:03 mem=1280.8M
[07/12 20:32:54    482s] ### Creating LA Mngr, finished. totSessionCpu=0:08:03 mem=1280.8M
[07/12 20:32:54    482s] Re-routed 0 nets
[07/12 20:32:55    483s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.00505)
[07/12 20:32:55    483s] GigaOpt: Skipping post-eco TNS optimization
[07/12 20:32:55    483s] 
[07/12 20:32:55    483s] Active setup views:
[07/12 20:32:55    483s]  default
[07/12 20:32:55    483s]   Dominating endpoints: 0
[07/12 20:32:55    483s]   Dominating TNS: -0.000
[07/12 20:32:55    483s] 
[07/12 20:32:55    483s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[07/12 20:32:55    483s] [PSP]     Started earlyGlobalRoute kernel
[07/12 20:32:55    483s] [PSP]     Initial Peak syMemory usage = 1280.8 MB
[07/12 20:32:55    483s] (I)       Reading DB...
[07/12 20:32:55    483s] (I)       before initializing RouteDB syMemory usage = 1283.8 MB
[07/12 20:32:55    483s] (I)       congestionReportName   : 
[07/12 20:32:55    483s] (I)       layerRangeFor2DCongestion : 
[07/12 20:32:55    483s] (I)       buildTerm2TermWires    : 0
[07/12 20:32:55    483s] (I)       doTrackAssignment      : 1
[07/12 20:32:55    483s] (I)       dumpBookshelfFiles     : 0
[07/12 20:32:55    483s] (I)       numThreads             : 1
[07/12 20:32:55    483s] (I)       bufferingAwareRouting  : false
[07/12 20:32:55    483s] [NR-eGR] honorMsvRouteConstraint: false
[07/12 20:32:55    483s] (I)       honorPin               : false
[07/12 20:32:55    483s] (I)       honorPinGuide          : true
[07/12 20:32:55    483s] (I)       honorPartition         : false
[07/12 20:32:55    483s] (I)       allowPartitionCrossover: false
[07/12 20:32:55    483s] (I)       honorSingleEntry       : true
[07/12 20:32:55    483s] (I)       honorSingleEntryStrong : true
[07/12 20:32:55    483s] (I)       handleViaSpacingRule   : false
[07/12 20:32:55    483s] (I)       handleEolSpacingRule   : false
[07/12 20:32:55    483s] (I)       PDConstraint           : none
[07/12 20:32:55    483s] (I)       expBetterNDRHandling   : false
[07/12 20:32:55    483s] [NR-eGR] honorClockSpecNDR      : 0
[07/12 20:32:55    483s] (I)       routingEffortLevel     : 3
[07/12 20:32:55    483s] (I)       effortLevel            : standard
[07/12 20:32:55    483s] [NR-eGR] minRouteLayer          : 2
[07/12 20:32:55    483s] [NR-eGR] maxRouteLayer          : 127
[07/12 20:32:55    483s] (I)       relaxedTopLayerCeiling : 127
[07/12 20:32:55    483s] (I)       relaxedBottomLayerFloor: 2
[07/12 20:32:55    483s] (I)       numRowsPerGCell        : 1
[07/12 20:32:55    483s] (I)       speedUpLargeDesign     : 0
[07/12 20:32:55    483s] (I)       multiThreadingTA       : 1
[07/12 20:32:55    483s] (I)       blkAwareLayerSwitching : 1
[07/12 20:32:55    483s] (I)       optimizationMode       : false
[07/12 20:32:55    483s] (I)       routeSecondPG          : false
[07/12 20:32:55    483s] (I)       scenicRatioForLayerRelax: 0.00
[07/12 20:32:55    483s] (I)       detourLimitForLayerRelax: 0.00
[07/12 20:32:55    483s] (I)       punchThroughDistance   : 500.00
[07/12 20:32:55    483s] (I)       scenicBound            : 1.15
[07/12 20:32:55    483s] (I)       maxScenicToAvoidBlk    : 100.00
[07/12 20:32:55    483s] (I)       source-to-sink ratio   : 0.00
[07/12 20:32:55    483s] (I)       targetCongestionRatioH : 1.00
[07/12 20:32:55    483s] (I)       targetCongestionRatioV : 1.00
[07/12 20:32:55    483s] (I)       layerCongestionRatio   : 0.70
[07/12 20:32:55    483s] (I)       m1CongestionRatio      : 0.10
[07/12 20:32:55    483s] (I)       m2m3CongestionRatio    : 0.70
[07/12 20:32:55    483s] (I)       localRouteEffort       : 1.00
[07/12 20:32:55    483s] (I)       numSitesBlockedByOneVia: 8.00
[07/12 20:32:55    483s] (I)       supplyScaleFactorH     : 1.00
[07/12 20:32:55    483s] (I)       supplyScaleFactorV     : 1.00
[07/12 20:32:55    483s] (I)       highlight3DOverflowFactor: 0.00
[07/12 20:32:55    483s] (I)       doubleCutViaModelingRatio: 0.00
[07/12 20:32:55    483s] (I)       routeVias              : 
[07/12 20:32:55    483s] (I)       readTROption           : true
[07/12 20:32:55    483s] (I)       extraSpacingFactor     : 1.00
[07/12 20:32:55    483s] [NR-eGR] numTracksPerClockWire  : 0
[07/12 20:32:55    483s] (I)       routeSelectedNetsOnly  : false
[07/12 20:32:55    483s] (I)       clkNetUseMaxDemand     : false
[07/12 20:32:55    483s] (I)       extraDemandForClocks   : 0
[07/12 20:32:55    483s] (I)       steinerRemoveLayers    : false
[07/12 20:32:55    483s] (I)       demoteLayerScenicScale : 1.00
[07/12 20:32:55    483s] (I)       nonpreferLayerCostScale : 100.00
[07/12 20:32:55    483s] (I)       similarTopologyRoutingFast : false
[07/12 20:32:55    483s] (I)       spanningTreeRefinement : false
[07/12 20:32:55    483s] (I)       spanningTreeRefinementAlpha : 0.50
[07/12 20:32:55    483s] (I)       starting read tracks
[07/12 20:32:55    483s] (I)       build grid graph
[07/12 20:32:55    483s] (I)       build grid graph start
[07/12 20:32:55    483s] [NR-eGR] Layer1 has no routable track
[07/12 20:32:55    483s] [NR-eGR] Layer2 has single uniform track structure
[07/12 20:32:55    483s] [NR-eGR] Layer3 has single uniform track structure
[07/12 20:32:55    483s] [NR-eGR] Layer4 has single uniform track structure
[07/12 20:32:55    483s] [NR-eGR] Layer5 has single uniform track structure
[07/12 20:32:55    483s] [NR-eGR] Layer6 has single uniform track structure
[07/12 20:32:55    483s] [NR-eGR] Layer7 has single uniform track structure
[07/12 20:32:55    483s] [NR-eGR] Layer8 has single uniform track structure
[07/12 20:32:55    483s] [NR-eGR] Layer9 has single uniform track structure
[07/12 20:32:55    483s] [NR-eGR] Layer10 has single uniform track structure
[07/12 20:32:55    483s] (I)       build grid graph end
[07/12 20:32:55    483s] (I)       numViaLayers=10
[07/12 20:32:55    483s] (I)       Reading via via1_8 for layer: 0 
[07/12 20:32:55    483s] (I)       Reading via via2_8 for layer: 1 
[07/12 20:32:55    483s] (I)       Reading via via3_2 for layer: 2 
[07/12 20:32:55    483s] (I)       Reading via via4_0 for layer: 3 
[07/12 20:32:55    483s] (I)       Reading via via5_0 for layer: 4 
[07/12 20:32:55    483s] (I)       Reading via via6_0 for layer: 5 
[07/12 20:32:55    483s] (I)       Reading via via7_0 for layer: 6 
[07/12 20:32:55    483s] (I)       Reading via via8_0 for layer: 7 
[07/12 20:32:55    483s] (I)       Reading via via9_0 for layer: 8 
[07/12 20:32:55    483s] (I)       end build via table
[07/12 20:32:55    483s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4918 numBumpBlks=0 numBoundaryFakeBlks=0
[07/12 20:32:55    483s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[07/12 20:32:55    483s] (I)       readDataFromPlaceDB
[07/12 20:32:55    483s] (I)       Read net information..
[07/12 20:32:55    483s] [NR-eGR] Read numTotalNets=14557  numIgnoredNets=0
[07/12 20:32:55    483s] (I)       Read testcase time = 0.020 seconds
[07/12 20:32:55    483s] 
[07/12 20:32:55    483s] (I)       read default dcut vias
[07/12 20:32:55    483s] (I)       Reading via via1_8 for layer: 0 
[07/12 20:32:55    483s] (I)       Reading via via2_8 for layer: 1 
[07/12 20:32:55    483s] (I)       Reading via via3_2 for layer: 2 
[07/12 20:32:55    483s] (I)       Reading via via4_0 for layer: 3 
[07/12 20:32:55    483s] (I)       Reading via via5_0 for layer: 4 
[07/12 20:32:55    483s] (I)       Reading via via6_0 for layer: 5 
[07/12 20:32:55    483s] (I)       Reading via via7_0 for layer: 6 
[07/12 20:32:55    483s] (I)       Reading via via8_0 for layer: 7 
[07/12 20:32:55    483s] (I)       Reading via via9_0 for layer: 8 
[07/12 20:32:55    483s] (I)       build grid graph start
[07/12 20:32:55    483s] (I)       build grid graph end
[07/12 20:32:55    483s] (I)       Model blockage into capacity
[07/12 20:32:55    483s] (I)       Read numBlocks=4918  numPreroutedWires=0  numCapScreens=0
[07/12 20:32:55    483s] (I)       blocked area on Layer1 : 0  (0.00%)
[07/12 20:32:55    483s] (I)       blocked area on Layer2 : 734328000  (0.43%)
[07/12 20:32:55    483s] (I)       blocked area on Layer3 : 890668800  (0.52%)
[07/12 20:32:55    483s] (I)       blocked area on Layer4 : 1238544000  (0.72%)
[07/12 20:32:55    483s] (I)       blocked area on Layer5 : 1437523200  (0.84%)
[07/12 20:32:55    483s] (I)       blocked area on Layer6 : 1555060800  (0.91%)
[07/12 20:32:55    483s] (I)       blocked area on Layer7 : 5775360000  (3.37%)
[07/12 20:32:55    483s] (I)       blocked area on Layer8 : 6316800000  (3.69%)
[07/12 20:32:55    483s] (I)       blocked area on Layer9 : 29303296000  (17.10%)
[07/12 20:32:55    483s] (I)       blocked area on Layer10 : 72634368000  (42.39%)
[07/12 20:32:55    483s] (I)       Modeling time = 0.020 seconds
[07/12 20:32:55    483s] 
[07/12 20:32:55    483s] (I)       Number of ignored nets = 0
[07/12 20:32:55    483s] (I)       Number of fixed nets = 0.  Ignored: Yes
[07/12 20:32:55    483s] (I)       Number of clock nets = 1.  Ignored: No
[07/12 20:32:55    483s] (I)       Number of analog nets = 0.  Ignored: Yes
[07/12 20:32:55    483s] (I)       Number of special nets = 0.  Ignored: Yes
[07/12 20:32:55    483s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[07/12 20:32:55    483s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[07/12 20:32:55    483s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[07/12 20:32:55    483s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[07/12 20:32:55    483s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/12 20:32:55    483s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/12 20:32:55    483s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1286.1 MB
[07/12 20:32:55    483s] (I)       Ndr track 0 does not exist
[07/12 20:32:55    483s] (I)       Layer1  viaCost=200.00
[07/12 20:32:55    483s] (I)       Layer2  viaCost=200.00
[07/12 20:32:55    483s] (I)       Layer3  viaCost=100.00
[07/12 20:32:55    483s] (I)       Layer4  viaCost=100.00
[07/12 20:32:55    483s] (I)       Layer5  viaCost=100.00
[07/12 20:32:55    483s] (I)       Layer6  viaCost=100.00
[07/12 20:32:55    483s] (I)       Layer7  viaCost=100.00
[07/12 20:32:55    483s] (I)       Layer8  viaCost=100.00
[07/12 20:32:55    483s] (I)       Layer9  viaCost=100.00
[07/12 20:32:55    483s] (I)       ---------------------Grid Graph Info--------------------
[07/12 20:32:55    483s] (I)       routing area        :  (0, 0) - (415720, 412160)
[07/12 20:32:55    483s] (I)       core area           :  (10260, 10080) - (405460, 402080)
[07/12 20:32:55    483s] (I)       Site Width          :   380  (dbu)
[07/12 20:32:55    483s] (I)       Row Height          :  2800  (dbu)
[07/12 20:32:55    483s] (I)       GCell Width         :  2800  (dbu)
[07/12 20:32:55    483s] (I)       GCell Height        :  2800  (dbu)
[07/12 20:32:55    483s] (I)       grid                :   148   147    10
[07/12 20:32:55    483s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/12 20:32:55    483s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/12 20:32:55    483s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/12 20:32:55    483s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/12 20:32:55    483s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/12 20:32:55    483s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[07/12 20:32:55    483s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/12 20:32:55    483s] (I)       Total num of tracks :     0  1094  1472   742   735   742   245   246   128   123
[07/12 20:32:55    483s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/12 20:32:55    483s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/12 20:32:55    483s] (I)       --------------------------------------------------------
[07/12 20:32:55    483s] 
[07/12 20:32:55    483s] [NR-eGR] ============ Routing rule table ============
[07/12 20:32:55    483s] [NR-eGR] Rule id 0. Nets 14557 
[07/12 20:32:55    483s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[07/12 20:32:55    483s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[07/12 20:32:55    483s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 20:32:55    483s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 20:32:55    483s] [NR-eGR] ========================================
[07/12 20:32:55    483s] [NR-eGR] 
[07/12 20:32:55    483s] (I)       After initializing earlyGlobalRoute syMemory usage = 1286.1 MB
[07/12 20:32:55    483s] (I)       Loading and dumping file time : 0.25 seconds
[07/12 20:32:55    483s] (I)       ============= Initialization =============
[07/12 20:32:55    483s] (I)       totalPins=56625  totalGlobalPin=54243 (95.79%)
[07/12 20:32:55    483s] (I)       total 2D Cap : 802216 = (377795 H, 424421 V)
[07/12 20:32:55    483s] [NR-eGR] Layer group 1: route 14557 net(s) in layer range [2, 10]
[07/12 20:32:55    483s] (I)       ============  Phase 1a Route ============
[07/12 20:32:55    483s] (I)       Phase 1a runs 0.07 seconds
[07/12 20:32:55    483s] (I)       Usage: 142060 = (72745 H, 69315 V) = (19.26% H, 16.33% V) = (1.018e+05um H, 9.704e+04um V)
[07/12 20:32:55    483s] (I)       
[07/12 20:32:55    483s] (I)       ============  Phase 1b Route ============
[07/12 20:32:55    483s] (I)       Usage: 142060 = (72745 H, 69315 V) = (19.26% H, 16.33% V) = (1.018e+05um H, 9.704e+04um V)
[07/12 20:32:55    483s] (I)       
[07/12 20:32:55    483s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.988840e+05um
[07/12 20:32:55    483s] (I)       ============  Phase 1c Route ============
[07/12 20:32:55    483s] (I)       Usage: 142060 = (72745 H, 69315 V) = (19.26% H, 16.33% V) = (1.018e+05um H, 9.704e+04um V)
[07/12 20:32:55    483s] (I)       
[07/12 20:32:55    483s] (I)       ============  Phase 1d Route ============
[07/12 20:32:55    483s] (I)       Usage: 142060 = (72745 H, 69315 V) = (19.26% H, 16.33% V) = (1.018e+05um H, 9.704e+04um V)
[07/12 20:32:55    483s] (I)       
[07/12 20:32:55    483s] (I)       ============  Phase 1e Route ============
[07/12 20:32:55    483s] (I)       Phase 1e runs 0.00 seconds
[07/12 20:32:55    483s] (I)       Usage: 142060 = (72745 H, 69315 V) = (19.26% H, 16.33% V) = (1.018e+05um H, 9.704e+04um V)
[07/12 20:32:55    483s] (I)       
[07/12 20:32:55    483s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.988840e+05um
[07/12 20:32:55    483s] [NR-eGR] 
[07/12 20:32:55    483s] (I)       ============  Phase 1l Route ============
[07/12 20:32:55    483s] (I)       Phase 1l runs 0.14 seconds
[07/12 20:32:55    483s] (I)       
[07/12 20:32:55    483s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[07/12 20:32:55    483s] [NR-eGR]                OverCon         OverCon            
[07/12 20:32:55    483s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[07/12 20:32:55    483s] [NR-eGR] Layer              (1)             (3)    OverCon 
[07/12 20:32:55    483s] [NR-eGR] ---------------------------------------------------
[07/12 20:32:55    483s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:32:55    483s] [NR-eGR] Layer2      58( 0.27%)       1( 0.00%)   ( 0.27%) 
[07/12 20:32:55    483s] [NR-eGR] Layer3       5( 0.02%)       1( 0.00%)   ( 0.03%) 
[07/12 20:32:55    483s] [NR-eGR] Layer4      29( 0.13%)       0( 0.00%)   ( 0.13%) 
[07/12 20:32:55    483s] [NR-eGR] Layer5       5( 0.02%)       0( 0.00%)   ( 0.02%) 
[07/12 20:32:55    483s] [NR-eGR] Layer6       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:32:55    483s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:32:55    483s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:32:55    483s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:32:55    483s] [NR-eGR] Layer10       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 20:32:55    483s] [NR-eGR] ---------------------------------------------------
[07/12 20:32:55    483s] [NR-eGR] Total       98( 0.05%)       2( 0.00%)   ( 0.06%) 
[07/12 20:32:55    483s] [NR-eGR] 
[07/12 20:32:55    483s] (I)       Total Global Routing Runtime: 0.34 seconds
[07/12 20:32:55    483s] (I)       total 2D Cap : 803296 = (378409 H, 424887 V)
[07/12 20:32:55    483s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[07/12 20:32:55    483s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[07/12 20:32:55    483s] [NR-eGR] End Peak syMemory usage = 1286.1 MB
[07/12 20:32:55    483s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.61 seconds
[07/12 20:32:55    483s] [hotspot] +------------+---------------+---------------+
[07/12 20:32:55    483s] [hotspot] |            |   max hotspot | total hotspot |
[07/12 20:32:55    483s] [hotspot] +------------+---------------+---------------+
[07/12 20:32:55    483s] [hotspot] | normalized |          0.00 |          0.00 |
[07/12 20:32:55    483s] [hotspot] +------------+---------------+---------------+
[07/12 20:32:55    483s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/12 20:32:55    483s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/12 20:32:56    484s] Reported timing to dir ./timingReports
[07/12 20:32:56    484s] **optDesign ... cpu = 0:00:36, real = 0:00:38, mem = 962.9M, totSessionCpu=0:08:04 **
[07/12 20:32:56    484s] End AAE Lib Interpolated Model. (MEM=1256.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:32:56    484s] **INFO: Starting Blocking QThread with 1 CPU
[07/12 20:32:56    484s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[07/12 20:32:56    484s] #################################################################################
[07/12 20:32:56    484s] # Design Stage: PreRoute
[07/12 20:32:56    484s] # Design Name: top_entity
[07/12 20:32:56    484s] # Design Mode: 90nm
[07/12 20:32:56    484s] # Analysis Mode: MMMC Non-OCV 
[07/12 20:32:56    484s] # Parasitics Mode: No SPEF/RCDB
[07/12 20:32:56    484s] # Signoff Settings: SI Off 
[07/12 20:32:56    484s] #################################################################################
[07/12 20:32:56    484s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:32:56    484s] Calculate delays in Single mode...
[07/12 20:32:56    484s] Topological Sorting (REAL = 0:00:00.0, MEM = 2.4M, InitMEM = 0.4M)
[07/12 20:32:56    484s] Start delay calculation (fullDC) (1 T). (MEM=2.44141)
[07/12 20:32:56    484s] End AAE Lib Interpolated Model. (MEM=18.7734 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:32:56    484s] Total number of fetched objects 16844
[07/12 20:32:56    484s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[07/12 20:32:56    484s] End delay calculation. (MEM=0 CPU=0:00:10.9 REAL=0:00:11.0)
[07/12 20:32:56    484s] End delay calculation (fullDC). (MEM=0 CPU=0:00:11.1 REAL=0:00:11.0)
[07/12 20:32:56    484s] *** CDM Built up (cpu=0:00:11.4  real=0:00:12.0  mem= 0.0M) ***
[07/12 20:32:56    484s] *** Done Building Timing Graph (cpu=0:00:12.6 real=0:00:13.0 totSessionCpu=0:00:29.2 mem=0.0M)
[07/12 20:33:11    498s]  
_______________________________________________________________________
[07/12 20:33:11    498s] #################################################################################
[07/12 20:33:11    498s] # Design Stage: PreRoute
[07/12 20:33:11    498s] # Design Name: top_entity
[07/12 20:33:11    498s] # Design Mode: 90nm
[07/12 20:33:11    498s] # Analysis Mode: MMMC Non-OCV 
[07/12 20:33:11    498s] # Parasitics Mode: No SPEF/RCDB
[07/12 20:33:11    498s] # Signoff Settings: SI Off 
[07/12 20:33:11    498s] #################################################################################
[07/12 20:33:13    499s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:33:13    499s] Calculate delays in Single mode...
[07/12 20:33:13    499s] Topological Sorting (REAL = 0:00:00.0, MEM = 1258.4M, InitMEM = 1256.4M)
[07/12 20:33:13    499s] Start delay calculation (fullDC) (1 T). (MEM=1258.44)
[07/12 20:33:13    500s] End AAE Lib Interpolated Model. (MEM=1274.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:33:23    510s] Total number of fetched objects 16844
[07/12 20:33:23    510s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/12 20:33:23    510s] End delay calculation. (MEM=1300 CPU=0:00:10.2 REAL=0:00:10.0)
[07/12 20:33:23    510s] End delay calculation (fullDC). (MEM=1300 CPU=0:00:10.4 REAL=0:00:10.0)
[07/12 20:33:23    510s] *** CDM Built up (cpu=0:00:12.1  real=0:00:12.0  mem= 1300.0M) ***
[07/12 20:33:24    511s] *** Done Building Timing Graph (cpu=0:00:13.4 real=0:00:13.0 totSessionCpu=0:08:32 mem=1300.0M)
[07/12 20:33:28    514s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.518  |  1.432  |  0.518  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.010  |  0.072  |  0.010  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.079%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:30.9, REAL=0:00:32.0, MEM=1242.8M
[07/12 20:33:28    515s] **optDesign ... cpu = 0:01:07, real = 0:01:10, mem = 992.9M, totSessionCpu=0:08:35 **
[07/12 20:33:28    515s] *** Finished optDesign ***
[07/12 20:33:28    515s] 
[07/12 20:33:28    515s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=  0:01:08 real=  0:01:10)
[07/12 20:33:28    515s] Info: pop threads available for lower-level modules during optimization.
[07/12 20:33:28    515s] Info: Destroy the CCOpt slew target map.
[07/12 20:33:32    515s] <CMD> selectInst {datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][15]}
[07/12 20:33:32    515s] Set RLRP Inst: datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][15]
[07/12 20:33:42    516s] <CMD> getFillerMode -quiet
[07/12 20:33:49    516s] <CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
[07/12 20:33:49    516s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/12 20:33:49    516s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 20:33:50    516s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[07/12 20:33:51    517s] *INFO: Adding fillers to top-module.
[07/12 20:33:51    517s] *INFO:   Added 70 filler insts (cell FILLCELL_X32 / prefix FILLER).
[07/12 20:33:51    517s] *INFO:   Added 153 filler insts (cell FILLCELL_X16 / prefix FILLER).
[07/12 20:33:51    517s] *INFO:   Added 1047 filler insts (cell FILLCELL_X8 / prefix FILLER).
[07/12 20:33:51    517s] *INFO:   Added 2451 filler insts (cell FILLCELL_X4 / prefix FILLER).
[07/12 20:33:51    517s] *INFO:   Added 10505 filler insts (cell FILLCELL_X1 / prefix FILLER).
[07/12 20:33:51    517s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
[07/12 20:33:51    517s] *INFO: Total 14226 filler insts added - prefix FILLER (CPU: 0:00:01.2).
[07/12 20:33:51    517s] For 14226 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[07/12 20:33:54    517s] Set RLRP Inst: datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][15]
[07/12 20:34:03    518s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/12 20:34:08    518s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[07/12 20:34:08    518s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[07/12 20:34:08    518s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/12 20:34:08    518s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[07/12 20:34:08    518s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/12 20:34:08    518s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[07/12 20:34:08    518s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[07/12 20:34:08    518s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[07/12 20:34:08    518s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/12 20:34:08    518s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[07/12 20:34:08    518s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[07/12 20:34:08    518s] Running Native NanoRoute ...
[07/12 20:34:08    518s] <CMD> routeDesign -globalDetail
[07/12 20:34:08    518s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1026.08 (MB), peak = 1266.66 (MB)
[07/12 20:34:08    518s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[07/12 20:34:08    518s] #**INFO: setDesignMode -flowEffort standard
[07/12 20:34:08    518s] #**INFO: mulit-cut via swapping is disabled by user.
[07/12 20:34:08    518s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[07/12 20:34:08    518s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[07/12 20:34:08    518s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[07/12 20:34:08    518s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/12 20:34:08    518s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 20:34:08    518s] Begin checking placement ... (start mem=1240.7M, init mem=1240.7M)
[07/12 20:34:08    518s] *info: Placed = 27295         
[07/12 20:34:08    518s] *info: Unplaced = 0           
[07/12 20:34:08    518s] Placement Density:100.00%(38730/38730)
[07/12 20:34:08    518s] Placement Density (including fixed std cells):100.00%(38730/38730)
[07/12 20:34:08    518s] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1240.7M)
[07/12 20:34:08    518s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[07/12 20:34:08    518s] #**INFO: honoring user setting for routeWithSiDriven set to false
[07/12 20:34:08    518s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[07/12 20:34:08    518s] 
[07/12 20:34:08    518s] changeUseClockNetStatus Option :  -noFixedNetWires 
[07/12 20:34:08    518s] *** Changed status on (0) nets in Clock.
[07/12 20:34:08    518s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1240.7M) ***
[07/12 20:34:08    518s] 
[07/12 20:34:08    518s] globalDetailRoute
[07/12 20:34:08    518s] 
[07/12 20:34:08    518s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[07/12 20:34:08    518s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[07/12 20:34:08    518s] #setNanoRouteMode -routeWithSiDriven false
[07/12 20:34:08    518s] #setNanoRouteMode -routeWithTimingDriven false
[07/12 20:34:08    518s] #Start globalDetailRoute on Thu Jul 12 20:34:08 2018
[07/12 20:34:08    518s] #
[07/12 20:34:09    519s] ### Net info: total nets: 16703
[07/12 20:34:09    519s] ### Net info: dirty nets: 11
[07/12 20:34:09    519s] ### Net info: marked as disconnected nets: 0
[07/12 20:34:09    519s] ### Net info: fully routed nets: 0
[07/12 20:34:09    519s] ### Net info: trivial (single pin) nets: 0
[07/12 20:34:09    519s] ### Net info: unrouted nets: 16703
[07/12 20:34:09    519s] ### Net info: re-extraction nets: 0
[07/12 20:34:09    519s] ### Net info: ignored nets: 0
[07/12 20:34:09    519s] ### Net info: skip routing nets: 0
[07/12 20:34:09    519s] ### import route signature (0) = 1742389554
[07/12 20:34:09    519s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[07/12 20:34:09    519s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[07/12 20:34:09    519s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[07/12 20:34:09    519s] #RTESIG:78da8dcecd0e8230100460cf3ec5a670a889e02eb4945e4dbcaa31ea9560527e1202495b
[07/12 20:34:09    519s] #       de5f8c5714f63a5f6627089fa71b30523151e430c782e07c23852aa12821290fa48a297a
[07/12 20:34:09    519s] #       1cd936082fd77b4a0808bcedbda98dddc3e88c0567bc6ffb7af7255996425576ce007f0d
[07/12 20:34:09    519s] #       43376bb4144018137e0e78d50da59f8584942cb611a102d6b475c3803b6fa764dea55a80
[07/12 20:34:09    519s] #       b7e3df2e91ebe58742d31ab462ba4c24b09fb3376fe95c7b05
[07/12 20:34:09    519s] #
[07/12 20:34:09    519s] #RTESIG:78da8dcecd0e8230100460cf3ec5a670a889e02eb4945e4dbcaa31ea9560527e1202495b
[07/12 20:34:09    519s] #       de5f8c5714f63a5f6627089fa71b30523151e430c782e07c23852aa12821290fa48a297a
[07/12 20:34:09    519s] #       1cd936082fd77b4a0808bcedbda98dddc3e88c0567bc6ffb7af7255996425576ce007f0d
[07/12 20:34:09    519s] #       43376bb4144018137e0e78d50da59f8584942cb611a102d6b475c3803b6fa764dea55a80
[07/12 20:34:09    519s] #       b7e3df2e91ebe58742d31ab462ba4c24b09fb3376fe95c7b05
[07/12 20:34:09    519s] #
[07/12 20:34:09    519s] #Start routing data preparation on Thu Jul 12 20:34:09 2018
[07/12 20:34:09    519s] #
[07/12 20:34:09    519s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[07/12 20:34:09    519s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[07/12 20:34:09    519s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[07/12 20:34:09    519s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[07/12 20:34:09    519s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[07/12 20:34:09    519s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[07/12 20:34:09    519s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[07/12 20:34:09    519s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[07/12 20:34:09    519s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[07/12 20:34:09    519s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[07/12 20:34:09    519s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[07/12 20:34:09    519s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[07/12 20:34:09    519s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[07/12 20:34:09    519s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[07/12 20:34:09    519s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[07/12 20:34:09    519s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[07/12 20:34:09    519s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[07/12 20:34:09    519s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[07/12 20:34:09    519s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[07/12 20:34:09    519s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[07/12 20:34:09    519s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[07/12 20:34:09    519s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[07/12 20:34:09    519s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[07/12 20:34:09    519s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[07/12 20:34:09    519s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[07/12 20:34:09    519s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[07/12 20:34:09    519s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[07/12 20:34:09    519s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[07/12 20:34:09    519s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[07/12 20:34:09    519s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[07/12 20:34:09    519s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[07/12 20:34:09    519s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[07/12 20:34:09    519s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[07/12 20:34:09    519s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[07/12 20:34:09    519s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[07/12 20:34:09    519s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[07/12 20:34:09    519s] #Minimum voltage of a net in the design = 0.000.
[07/12 20:34:09    519s] #Maximum voltage of a net in the design = 1.100.
[07/12 20:34:09    519s] #Voltage range [0.000 - 0.000] has 576 nets.
[07/12 20:34:09    519s] #Voltage range [1.100 - 1.100] has 22 nets.
[07/12 20:34:09    519s] #Voltage range [0.000 - 1.100] has 16105 nets.
[07/12 20:34:10    520s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[07/12 20:34:10    520s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[07/12 20:34:10    520s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[07/12 20:34:10    520s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[07/12 20:34:10    520s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[07/12 20:34:10    520s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[07/12 20:34:10    520s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[07/12 20:34:10    520s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[07/12 20:34:10    520s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[07/12 20:34:10    520s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[07/12 20:34:10    520s] #Regenerating Ggrids automatically.
[07/12 20:34:10    520s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[07/12 20:34:10    520s] #Using automatically generated G-grids.
[07/12 20:34:10    520s] #Done routing data preparation.
[07/12 20:34:10    520s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 967.02 (MB), peak = 1266.66 (MB)
[07/12 20:34:10    520s] #Merging special wires...
[07/12 20:34:11    520s] #
[07/12 20:34:11    520s] #Finished routing data preparation on Thu Jul 12 20:34:11 2018
[07/12 20:34:11    520s] #
[07/12 20:34:11    520s] #Cpu time = 00:00:02
[07/12 20:34:11    520s] #Elapsed time = 00:00:02
[07/12 20:34:11    520s] #Increased memory = 9.96 (MB)
[07/12 20:34:11    520s] #Total memory = 967.36 (MB)
[07/12 20:34:11    520s] #Peak memory = 1266.66 (MB)
[07/12 20:34:11    520s] #
[07/12 20:34:11    520s] #
[07/12 20:34:11    520s] #Start global routing on Thu Jul 12 20:34:11 2018
[07/12 20:34:11    520s] #
[07/12 20:34:11    520s] #Number of eco nets is 0
[07/12 20:34:11    520s] #
[07/12 20:34:11    520s] #Start global routing data preparation on Thu Jul 12 20:34:11 2018
[07/12 20:34:11    520s] #
[07/12 20:34:11    520s] #Start routing resource analysis on Thu Jul 12 20:34:11 2018
[07/12 20:34:11    520s] #
[07/12 20:34:11    521s] #Routing resource analysis is done on Thu Jul 12 20:34:11 2018
[07/12 20:34:11    521s] #
[07/12 20:34:11    521s] #  Resource Analysis:
[07/12 20:34:11    521s] #
[07/12 20:34:11    521s] #               Routing  #Avail      #Track     #Total     %Gcell
[07/12 20:34:11    521s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[07/12 20:34:11    521s] #  --------------------------------------------------------------
[07/12 20:34:11    521s] #  metal1         H        1472           0        9702    81.09%
[07/12 20:34:11    521s] #  metal2         V        1094           0        9702     0.00%
[07/12 20:34:11    521s] #  metal3         H        1472           0        9702     0.00%
[07/12 20:34:11    521s] #  metal4         V         742           0        9702     0.00%
[07/12 20:34:11    521s] #  metal5         H         735           0        9702     0.00%
[07/12 20:34:11    521s] #  metal6         V         742           0        9702     0.00%
[07/12 20:34:11    521s] #  metal7         H         245           0        9702     0.00%
[07/12 20:34:11    521s] #  metal8         V         247           0        9702     2.91%
[07/12 20:34:11    521s] #  metal9         H          94           4        9702     7.92%
[07/12 20:34:11    521s] #  metal10        V          74          25        9702    26.08%
[07/12 20:34:11    521s] #  --------------------------------------------------------------
[07/12 20:34:11    521s] #  Total                   6917       2.93%       97020    11.80%
[07/12 20:34:11    521s] #
[07/12 20:34:11    521s] #
[07/12 20:34:11    521s] #
[07/12 20:34:11    521s] #
[07/12 20:34:11    521s] #Global routing data preparation is done on Thu Jul 12 20:34:11 2018
[07/12 20:34:11    521s] #
[07/12 20:34:11    521s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 968.97 (MB), peak = 1266.66 (MB)
[07/12 20:34:11    521s] #
[07/12 20:34:11    521s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 969.49 (MB), peak = 1266.66 (MB)
[07/12 20:34:11    521s] #
[07/12 20:34:11    521s] #start global routing iteration 1...
[07/12 20:34:12    522s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 977.88 (MB), peak = 1266.66 (MB)
[07/12 20:34:12    522s] #
[07/12 20:34:12    522s] #start global routing iteration 2...
[07/12 20:34:40    549s] #cpu time = 00:00:27, elapsed time = 00:00:28, memory = 1035.59 (MB), peak = 1266.66 (MB)
[07/12 20:34:40    549s] #
[07/12 20:34:40    549s] #start global routing iteration 3...
[07/12 20:34:46    555s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1043.73 (MB), peak = 1266.66 (MB)
[07/12 20:34:46    555s] #
[07/12 20:34:46    555s] #
[07/12 20:34:46    555s] #Total number of trivial nets (e.g. < 2 pins) = 2143 (skipped).
[07/12 20:34:46    555s] #Total number of routable nets = 14560.
[07/12 20:34:46    555s] #Total number of nets in the design = 16703.
[07/12 20:34:46    555s] #
[07/12 20:34:46    555s] #14560 routable nets have only global wires.
[07/12 20:34:46    555s] #
[07/12 20:34:46    555s] #Routed nets constraints summary:
[07/12 20:34:46    555s] #-----------------------------
[07/12 20:34:46    555s] #        Rules   Unconstrained  
[07/12 20:34:46    555s] #-----------------------------
[07/12 20:34:46    555s] #      Default           14560  
[07/12 20:34:46    555s] #-----------------------------
[07/12 20:34:46    555s] #        Total           14560  
[07/12 20:34:46    555s] #-----------------------------
[07/12 20:34:46    555s] #
[07/12 20:34:46    555s] #Routing constraints summary of the whole design:
[07/12 20:34:46    555s] #-----------------------------
[07/12 20:34:46    555s] #        Rules   Unconstrained  
[07/12 20:34:46    555s] #-----------------------------
[07/12 20:34:46    555s] #      Default           14560  
[07/12 20:34:46    555s] #-----------------------------
[07/12 20:34:46    555s] #        Total           14560  
[07/12 20:34:46    555s] #-----------------------------
[07/12 20:34:46    555s] #
[07/12 20:34:46    555s] #
[07/12 20:34:46    555s] #  Congestion Analysis: (blocked Gcells are excluded)
[07/12 20:34:46    555s] #
[07/12 20:34:46    555s] #                 OverCon       OverCon       OverCon          
[07/12 20:34:46    555s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[07/12 20:34:46    555s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon
[07/12 20:34:46    555s] #  ------------------------------------------------------------
[07/12 20:34:46    555s] #  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[07/12 20:34:46    555s] #  metal2      254(2.62%)     57(0.59%)     15(0.15%)   (3.36%)
[07/12 20:34:46    555s] #  metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[07/12 20:34:46    555s] #  metal4        1(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
[07/12 20:34:46    555s] #  metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[07/12 20:34:46    555s] #  metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[07/12 20:34:46    555s] #  metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[07/12 20:34:46    555s] #  metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[07/12 20:34:46    555s] #  metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[07/12 20:34:46    555s] #  metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[07/12 20:34:46    555s] #  ------------------------------------------------------------
[07/12 20:34:46    555s] #     Total    255(0.28%)     57(0.06%)     15(0.02%)   (0.36%)
[07/12 20:34:46    555s] #
[07/12 20:34:46    555s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[07/12 20:34:46    555s] #  Overflow after GR: 0.00% H + 0.71% V
[07/12 20:34:46    555s] #
[07/12 20:34:46    555s] [hotspot] +------------+---------------+---------------+
[07/12 20:34:46    555s] [hotspot] |            |   max hotspot | total hotspot |
[07/12 20:34:46    555s] [hotspot] +------------+---------------+---------------+
[07/12 20:34:46    555s] [hotspot] | normalized |          0.00 |          0.00 |
[07/12 20:34:46    555s] [hotspot] +------------+---------------+---------------+
[07/12 20:34:46    555s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/12 20:34:46    555s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/12 20:34:46    556s] #Complete Global Routing.
[07/12 20:34:46    556s] #Total wire length = 202158 um.
[07/12 20:34:46    556s] #Total half perimeter of net bounding box = 157592 um.
[07/12 20:34:46    556s] #Total wire length on LAYER metal1 = 550 um.
[07/12 20:34:46    556s] #Total wire length on LAYER metal2 = 52660 um.
[07/12 20:34:46    556s] #Total wire length on LAYER metal3 = 82849 um.
[07/12 20:34:46    556s] #Total wire length on LAYER metal4 = 38905 um.
[07/12 20:34:46    556s] #Total wire length on LAYER metal5 = 19036 um.
[07/12 20:34:46    556s] #Total wire length on LAYER metal6 = 8158 um.
[07/12 20:34:46    556s] #Total wire length on LAYER metal7 = 0 um.
[07/12 20:34:46    556s] #Total wire length on LAYER metal8 = 0 um.
[07/12 20:34:46    556s] #Total wire length on LAYER metal9 = 0 um.
[07/12 20:34:46    556s] #Total wire length on LAYER metal10 = 0 um.
[07/12 20:34:46    556s] #Total number of vias = 98690
[07/12 20:34:46    556s] #Up-Via Summary (total 98690):
[07/12 20:34:46    556s] #           
[07/12 20:34:46    556s] #-----------------------
[07/12 20:34:46    556s] # metal1          53797
[07/12 20:34:46    556s] # metal2          34590
[07/12 20:34:46    556s] # metal3           7733
[07/12 20:34:46    556s] # metal4           1920
[07/12 20:34:46    556s] # metal5            650
[07/12 20:34:46    556s] #-----------------------
[07/12 20:34:46    556s] #                 98690 
[07/12 20:34:46    556s] #
[07/12 20:34:46    556s] #Max overcon = 6 tracks.
[07/12 20:34:46    556s] #Total overcon = 0.36%.
[07/12 20:34:46    556s] #Worst layer Gcell overcon rate = 0.01%.
[07/12 20:34:46    556s] #
[07/12 20:34:46    556s] #Global routing statistics:
[07/12 20:34:46    556s] #Cpu time = 00:00:35
[07/12 20:34:46    556s] #Elapsed time = 00:00:35
[07/12 20:34:46    556s] #Increased memory = 76.91 (MB)
[07/12 20:34:46    556s] #Total memory = 1044.27 (MB)
[07/12 20:34:46    556s] #Peak memory = 1266.66 (MB)
[07/12 20:34:46    556s] #
[07/12 20:34:46    556s] #Finished global routing on Thu Jul 12 20:34:46 2018
[07/12 20:34:46    556s] #
[07/12 20:34:46    556s] #
[07/12 20:34:46    556s] ### route signature (4) =   54077418
[07/12 20:34:46    556s] ### violation signature (2) = 1905142130
[07/12 20:34:46    556s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 994.37 (MB), peak = 1266.66 (MB)
[07/12 20:34:46    556s] #Start Track Assignment.
[07/12 20:34:50    560s] #Done with 25430 horizontal wires in 1 hboxes and 27904 vertical wires in 1 hboxes.
[07/12 20:34:56    565s] #Done with 5883 horizontal wires in 1 hboxes and 6686 vertical wires in 1 hboxes.
[07/12 20:34:57    566s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[07/12 20:34:57    566s] #
[07/12 20:34:57    566s] #Track assignment summary:
[07/12 20:34:57    566s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[07/12 20:34:57    566s] #------------------------------------------------------------------------
[07/12 20:34:57    566s] # metal1       560.96 	  2.53%  	  0.00% 	  2.53%
[07/12 20:34:57    566s] # metal2     51414.11 	  0.12%  	  0.00% 	  0.00%
[07/12 20:34:57    566s] # metal3     81372.38 	  0.07%  	  0.00% 	  0.00%
[07/12 20:34:57    566s] # metal4     39087.16 	  0.03%  	  0.00% 	  0.00%
[07/12 20:34:57    566s] # metal5     19175.01 	  0.00%  	  0.00% 	  0.00%
[07/12 20:34:57    566s] # metal6      8216.18 	  0.00%  	  0.00% 	  0.00%
[07/12 20:34:57    566s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[07/12 20:34:57    566s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[07/12 20:34:57    566s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[07/12 20:34:57    566s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[07/12 20:34:57    566s] #------------------------------------------------------------------------
[07/12 20:34:57    566s] # All      199825.80  	  0.07% 	  0.00% 	  0.00%
[07/12 20:34:57    566s] #Complete Track Assignment.
[07/12 20:34:57    566s] #Total wire length = 213460 um.
[07/12 20:34:57    566s] #Total half perimeter of net bounding box = 157592 um.
[07/12 20:34:57    566s] #Total wire length on LAYER metal1 = 9529 um.
[07/12 20:34:57    566s] #Total wire length on LAYER metal2 = 51701 um.
[07/12 20:34:57    566s] #Total wire length on LAYER metal3 = 85491 um.
[07/12 20:34:57    566s] #Total wire length on LAYER metal4 = 39257 um.
[07/12 20:34:57    566s] #Total wire length on LAYER metal5 = 19216 um.
[07/12 20:34:57    566s] #Total wire length on LAYER metal6 = 8266 um.
[07/12 20:34:57    566s] #Total wire length on LAYER metal7 = 0 um.
[07/12 20:34:57    566s] #Total wire length on LAYER metal8 = 0 um.
[07/12 20:34:57    566s] #Total wire length on LAYER metal9 = 0 um.
[07/12 20:34:57    566s] #Total wire length on LAYER metal10 = 0 um.
[07/12 20:34:57    566s] #Total number of vias = 98690
[07/12 20:34:57    566s] #Up-Via Summary (total 98690):
[07/12 20:34:57    566s] #           
[07/12 20:34:57    566s] #-----------------------
[07/12 20:34:57    566s] # metal1          53797
[07/12 20:34:57    566s] # metal2          34590
[07/12 20:34:57    566s] # metal3           7733
[07/12 20:34:57    566s] # metal4           1920
[07/12 20:34:57    566s] # metal5            650
[07/12 20:34:57    566s] #-----------------------
[07/12 20:34:57    566s] #                 98690 
[07/12 20:34:57    566s] #
[07/12 20:34:57    566s] ### route signature (8) =  617141465
[07/12 20:34:57    566s] ### violation signature (6) = 1905142130
[07/12 20:34:57    566s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1014.08 (MB), peak = 1266.66 (MB)
[07/12 20:34:57    566s] #
[07/12 20:34:57    566s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/12 20:34:57    566s] #Cpu time = 00:00:48
[07/12 20:34:57    566s] #Elapsed time = 00:00:48
[07/12 20:34:57    566s] #Increased memory = 56.74 (MB)
[07/12 20:34:57    566s] #Total memory = 1014.09 (MB)
[07/12 20:34:57    566s] #Peak memory = 1266.66 (MB)
[07/12 20:34:57    567s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[07/12 20:34:58    567s] #
[07/12 20:34:58    567s] #Start Detail Routing..
[07/12 20:34:58    567s] #start initial detail routing ...
[07/12 20:37:37    726s] #   number of violations = 5
[07/12 20:37:37    726s] #
[07/12 20:37:37    726s] #    By Layer and Type :
[07/12 20:37:37    726s] #	         MetSpc    Short   Totals
[07/12 20:37:37    726s] #	metal1        0        1        1
[07/12 20:37:37    726s] #	metal2        1        3        4
[07/12 20:37:37    726s] #	Totals        1        4        5
[07/12 20:37:37    726s] #cpu time = 00:02:39, elapsed time = 00:02:40, memory = 1040.37 (MB), peak = 1266.66 (MB)
[07/12 20:37:37    726s] #start 1st optimization iteration ...
[07/12 20:37:38    727s] #   number of violations = 1
[07/12 20:37:38    727s] #
[07/12 20:37:38    727s] #    By Layer and Type :
[07/12 20:37:38    727s] #	          Short   Totals
[07/12 20:37:38    727s] #	metal1        0        0
[07/12 20:37:38    727s] #	metal2        0        0
[07/12 20:37:38    727s] #	metal3        1        1
[07/12 20:37:38    727s] #	Totals        1        1
[07/12 20:37:38    727s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1043.16 (MB), peak = 1266.66 (MB)
[07/12 20:37:38    727s] #start 2nd optimization iteration ...
[07/12 20:37:38    727s] #   number of violations = 0
[07/12 20:37:38    727s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1043.17 (MB), peak = 1266.66 (MB)
[07/12 20:37:38    727s] #Complete Detail Routing.
[07/12 20:37:38    727s] #Total wire length = 210826 um.
[07/12 20:37:38    727s] #Total half perimeter of net bounding box = 157592 um.
[07/12 20:37:38    727s] #Total wire length on LAYER metal1 = 4757 um.
[07/12 20:37:38    727s] #Total wire length on LAYER metal2 = 65433 um.
[07/12 20:37:38    727s] #Total wire length on LAYER metal3 = 80025 um.
[07/12 20:37:38    727s] #Total wire length on LAYER metal4 = 34940 um.
[07/12 20:37:38    727s] #Total wire length on LAYER metal5 = 18024 um.
[07/12 20:37:38    727s] #Total wire length on LAYER metal6 = 7646 um.
[07/12 20:37:38    727s] #Total wire length on LAYER metal7 = 0 um.
[07/12 20:37:38    727s] #Total wire length on LAYER metal8 = 0 um.
[07/12 20:37:38    727s] #Total wire length on LAYER metal9 = 0 um.
[07/12 20:37:38    727s] #Total wire length on LAYER metal10 = 0 um.
[07/12 20:37:38    727s] #Total number of vias = 106717
[07/12 20:37:38    727s] #Up-Via Summary (total 106717):
[07/12 20:37:38    727s] #           
[07/12 20:37:38    727s] #-----------------------
[07/12 20:37:38    727s] # metal1          56183
[07/12 20:37:38    727s] # metal2          40259
[07/12 20:37:38    727s] # metal3           7864
[07/12 20:37:38    727s] # metal4           1808
[07/12 20:37:38    727s] # metal5            603
[07/12 20:37:38    727s] #-----------------------
[07/12 20:37:38    727s] #                106717 
[07/12 20:37:38    727s] #
[07/12 20:37:38    727s] #Total number of DRC violations = 0
[07/12 20:37:38    727s] ### route signature (17) = 1953550286
[07/12 20:37:38    727s] ### violation signature (15) = 1905142130
[07/12 20:37:38    727s] #Cpu time = 00:02:41
[07/12 20:37:38    727s] #Elapsed time = 00:02:41
[07/12 20:37:38    727s] #Increased memory = -20.06 (MB)
[07/12 20:37:38    727s] #Total memory = 994.04 (MB)
[07/12 20:37:38    727s] #Peak memory = 1266.66 (MB)
[07/12 20:37:39    727s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[07/12 20:37:39    728s] #
[07/12 20:37:39    728s] #Start Post Route wire spreading..
[07/12 20:37:39    728s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[07/12 20:37:39    728s] #
[07/12 20:37:39    728s] #Start DRC checking..
[07/12 20:37:54    743s] #   number of violations = 0
[07/12 20:37:54    743s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1029.21 (MB), peak = 1266.66 (MB)
[07/12 20:37:54    743s] #CELL_VIEW top_entity,init has no DRC violation.
[07/12 20:37:54    743s] #Total number of DRC violations = 0
[07/12 20:37:54    743s] ### route signature (23) =  948626645
[07/12 20:37:54    743s] ### violation signature (21) = 1905142130
[07/12 20:37:55    743s] #
[07/12 20:37:55    743s] #Start data preparation for wire spreading...
[07/12 20:37:55    743s] #
[07/12 20:37:55    743s] #Data preparation is done on Thu Jul 12 20:37:55 2018
[07/12 20:37:55    743s] #
[07/12 20:37:55    743s] #
[07/12 20:37:55    743s] #Start Post Route Wire Spread.
[07/12 20:37:58    747s] #Done with 8826 horizontal wires in 2 hboxes and 4676 vertical wires in 2 hboxes.
[07/12 20:37:59    747s] #Complete Post Route Wire Spread.
[07/12 20:37:59    747s] #
[07/12 20:37:59    747s] #Total wire length = 214775 um.
[07/12 20:37:59    747s] #Total half perimeter of net bounding box = 157592 um.
[07/12 20:37:59    747s] #Total wire length on LAYER metal1 = 4762 um.
[07/12 20:37:59    747s] #Total wire length on LAYER metal2 = 66219 um.
[07/12 20:37:59    747s] #Total wire length on LAYER metal3 = 82172 um.
[07/12 20:37:59    747s] #Total wire length on LAYER metal4 = 35665 um.
[07/12 20:37:59    747s] #Total wire length on LAYER metal5 = 18246 um.
[07/12 20:37:59    747s] #Total wire length on LAYER metal6 = 7712 um.
[07/12 20:37:59    747s] #Total wire length on LAYER metal7 = 0 um.
[07/12 20:37:59    747s] #Total wire length on LAYER metal8 = 0 um.
[07/12 20:37:59    747s] #Total wire length on LAYER metal9 = 0 um.
[07/12 20:37:59    747s] #Total wire length on LAYER metal10 = 0 um.
[07/12 20:37:59    747s] #Total number of vias = 106717
[07/12 20:37:59    747s] #Up-Via Summary (total 106717):
[07/12 20:37:59    747s] #           
[07/12 20:37:59    747s] #-----------------------
[07/12 20:37:59    747s] # metal1          56183
[07/12 20:37:59    747s] # metal2          40259
[07/12 20:37:59    747s] # metal3           7864
[07/12 20:37:59    747s] # metal4           1808
[07/12 20:37:59    747s] # metal5            603
[07/12 20:37:59    747s] #-----------------------
[07/12 20:37:59    747s] #                106717 
[07/12 20:37:59    747s] #
[07/12 20:37:59    748s] ### route signature (26) = 1980903975
[07/12 20:37:59    748s] ### violation signature (24) = 1905142130
[07/12 20:37:59    748s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[07/12 20:37:59    748s] #
[07/12 20:37:59    748s] #Start DRC checking..
[07/12 20:38:17    765s] #   number of violations = 0
[07/12 20:38:17    765s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1025.46 (MB), peak = 1266.66 (MB)
[07/12 20:38:17    765s] #CELL_VIEW top_entity,init has no DRC violation.
[07/12 20:38:17    765s] #Total number of DRC violations = 0
[07/12 20:38:17    765s] ### route signature (31) = 1589765794
[07/12 20:38:17    765s] ### violation signature (29) = 1905142130
[07/12 20:38:17    765s] #   number of violations = 0
[07/12 20:38:17    765s] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1000.72 (MB), peak = 1266.66 (MB)
[07/12 20:38:17    765s] #CELL_VIEW top_entity,init has no DRC violation.
[07/12 20:38:17    765s] #Total number of DRC violations = 0
[07/12 20:38:17    765s] #Post Route wire spread is done.
[07/12 20:38:17    766s] #Total wire length = 214775 um.
[07/12 20:38:17    766s] #Total half perimeter of net bounding box = 157592 um.
[07/12 20:38:17    766s] #Total wire length on LAYER metal1 = 4762 um.
[07/12 20:38:17    766s] #Total wire length on LAYER metal2 = 66219 um.
[07/12 20:38:17    766s] #Total wire length on LAYER metal3 = 82172 um.
[07/12 20:38:17    766s] #Total wire length on LAYER metal4 = 35665 um.
[07/12 20:38:17    766s] #Total wire length on LAYER metal5 = 18246 um.
[07/12 20:38:17    766s] #Total wire length on LAYER metal6 = 7712 um.
[07/12 20:38:17    766s] #Total wire length on LAYER metal7 = 0 um.
[07/12 20:38:17    766s] #Total wire length on LAYER metal8 = 0 um.
[07/12 20:38:17    766s] #Total wire length on LAYER metal9 = 0 um.
[07/12 20:38:17    766s] #Total wire length on LAYER metal10 = 0 um.
[07/12 20:38:17    766s] #Total number of vias = 106717
[07/12 20:38:17    766s] #Up-Via Summary (total 106717):
[07/12 20:38:17    766s] #           
[07/12 20:38:17    766s] #-----------------------
[07/12 20:38:17    766s] # metal1          56183
[07/12 20:38:17    766s] # metal2          40259
[07/12 20:38:17    766s] # metal3           7864
[07/12 20:38:17    766s] # metal4           1808
[07/12 20:38:17    766s] # metal5            603
[07/12 20:38:17    766s] #-----------------------
[07/12 20:38:17    766s] #                106717 
[07/12 20:38:17    766s] #
[07/12 20:38:17    766s] ### route signature (33) = 1589765794
[07/12 20:38:17    766s] ### violation signature (31) = 1905142130
[07/12 20:38:17    766s] #detailRoute Statistics:
[07/12 20:38:17    766s] #Cpu time = 00:03:19
[07/12 20:38:17    766s] #Elapsed time = 00:03:20
[07/12 20:38:17    766s] #Increased memory = -15.49 (MB)
[07/12 20:38:17    766s] #Total memory = 998.60 (MB)
[07/12 20:38:17    766s] #Peak memory = 1266.66 (MB)
[07/12 20:38:17    766s] ### export route signature (34) = 1589765794
[07/12 20:38:18    767s] ### export violation signature (32) = 1905142130
[07/12 20:38:19    767s] #
[07/12 20:38:19    767s] #globalDetailRoute statistics:
[07/12 20:38:19    767s] #Cpu time = 00:04:09
[07/12 20:38:19    767s] #Elapsed time = 00:04:10
[07/12 20:38:19    767s] #Increased memory = -54.45 (MB)
[07/12 20:38:19    767s] #Total memory = 971.84 (MB)
[07/12 20:38:19    767s] #Peak memory = 1266.66 (MB)
[07/12 20:38:19    767s] #Number of warnings = 38
[07/12 20:38:19    767s] #Total number of warnings = 39
[07/12 20:38:19    767s] #Number of fails = 0
[07/12 20:38:19    767s] #Total number of fails = 0
[07/12 20:38:19    767s] #Complete globalDetailRoute on Thu Jul 12 20:38:19 2018
[07/12 20:38:19    767s] #
[07/12 20:38:19    767s] #routeDesign: cpu time = 00:04:09, elapsed time = 00:04:11, memory = 956.24 (MB), peak = 1266.66 (MB)
[07/12 20:38:19    767s] 
[07/12 20:38:19    767s] *** Summary of all messages that are not suppressed in this session:
[07/12 20:38:19    767s] Severity  ID               Count  Summary                                  
[07/12 20:38:19    767s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[07/12 20:38:19    767s] *** Message Summary: 1 warning(s), 0 error(s)
[07/12 20:38:19    767s] 
[07/12 20:38:19    767s] ### 
[07/12 20:38:19    767s] ###   Scalability Statistics
[07/12 20:38:19    767s] ### 
[07/12 20:38:19    767s] ### ------------------------+----------------+----------------+----------------+
[07/12 20:38:19    767s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[07/12 20:38:19    767s] ### ------------------------+----------------+----------------+----------------+
[07/12 20:38:19    767s] ###   Data Preparation      |        00:00:01|        00:00:01|             1.0|
[07/12 20:38:19    767s] ###   Global Routing        |        00:00:35|        00:00:35|             1.0|
[07/12 20:38:19    767s] ###   Track Assignment      |        00:00:10|        00:00:11|             1.0|
[07/12 20:38:19    767s] ###   Detail Routing        |        00:02:41|        00:02:41|             1.0|
[07/12 20:38:19    767s] ###   Total                 |        00:04:09|        00:04:11|             1.0|
[07/12 20:38:19    767s] ### ------------------------+----------------+----------------+----------------+
[07/12 20:38:19    767s] ### 
[07/12 20:38:23    768s] Set RLRP Inst: datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][15]
[07/12 20:38:52    768s] <CMD> setAnalysisMode -analysisType onChipVariation
[07/12 20:39:27    769s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[07/12 20:39:27    769s] <CMD> optDesign -postRoute
[07/12 20:39:27    769s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/12 20:39:27    769s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[07/12 20:39:27    769s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/12 20:39:27    769s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 20:39:28    770s] #spOpts: mergeVia=F 
[07/12 20:39:28    770s] Switching SI Aware to true by default in postroute mode   
[07/12 20:39:28    770s] GigaOpt running with 1 threads.
[07/12 20:39:28    770s] Info: 1 threads available for lower-level modules during optimization.
[07/12 20:39:28    770s] #spOpts: mergeVia=F 
[07/12 20:39:29    770s] Updating RC grid for preRoute extraction ...
[07/12 20:39:29    770s] Initializing multi-corner capacitance tables ... 
[07/12 20:39:29    770s] Initializing multi-corner resistance tables ...
[07/12 20:39:29    770s] 
[07/12 20:39:29    770s] Creating Lib Analyzer ...
[07/12 20:39:29    771s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/12 20:39:29    771s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/12 20:39:29    771s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/12 20:39:29    771s] 
[07/12 20:39:29    771s] Creating Lib Analyzer, finished. 
[07/12 20:39:30    771s] Effort level <high> specified for reg2reg path_group
[07/12 20:39:30    772s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 974.8M, totSessionCpu=0:12:52 **
[07/12 20:39:30    772s] #Created 135 library cell signatures
[07/12 20:39:30    772s] #Created 16703 NETS and 0 SPECIALNETS signatures
[07/12 20:39:30    772s] #Created 27295 instance signatures
[07/12 20:39:30    772s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 975.56 (MB), peak = 1266.66 (MB)
[07/12 20:39:30    772s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 975.57 (MB), peak = 1266.66 (MB)
[07/12 20:39:30    772s] Begin checking placement ... (start mem=1259.9M, init mem=1259.9M)
[07/12 20:39:31    773s] *info: Placed = 27295         
[07/12 20:39:31    773s] *info: Unplaced = 0           
[07/12 20:39:31    773s] Placement Density:100.00%(38730/38730)
[07/12 20:39:31    773s] Placement Density (including fixed std cells):100.00%(38730/38730)
[07/12 20:39:31    773s] Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.3; mem=1259.9M)
[07/12 20:39:31    773s]  Initial DC engine is -> aae
[07/12 20:39:31    773s]  
[07/12 20:39:31    773s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[07/12 20:39:31    773s]  
[07/12 20:39:31    773s]  
[07/12 20:39:31    773s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[07/12 20:39:31    773s]  
[07/12 20:39:31    773s] Reset EOS DB
[07/12 20:39:31    773s] Ignoring AAE DB Resetting ...
[07/12 20:39:31    773s]  Set Options for AAE Based Opt flow 
[07/12 20:39:31    773s] *** optDesign -postRoute ***
[07/12 20:39:31    773s] DRC Margin: user margin 0.0; extra margin 0
[07/12 20:39:31    773s] Setup Target Slack: user slack 0
[07/12 20:39:31    773s] Hold Target Slack: user slack 0
[07/12 20:39:31    773s] Opt: RC extraction mode changed to 'detail'
[07/12 20:39:31    773s] Multi-VT timing optimization disabled based on library information.
[07/12 20:39:31    773s] Deleting Cell Server ...
[07/12 20:39:31    773s] Deleting Lib Analyzer.
[07/12 20:39:31    773s] Creating Cell Server ...(0, 0, 0, 0)
[07/12 20:39:31    773s] Summary for sequential cells identification: 
[07/12 20:39:31    773s]   Identified SBFF number: 16
[07/12 20:39:31    773s]   Identified MBFF number: 0
[07/12 20:39:31    773s]   Identified SB Latch number: 0
[07/12 20:39:31    773s]   Identified MB Latch number: 0
[07/12 20:39:31    773s]   Not identified SBFF number: 0
[07/12 20:39:31    773s]   Not identified MBFF number: 0
[07/12 20:39:31    773s]   Not identified SB Latch number: 0
[07/12 20:39:31    773s]   Not identified MB Latch number: 0
[07/12 20:39:31    773s]   Number of sequential cells which are not FFs: 13
[07/12 20:39:31    773s] Creating Cell Server, finished. 
[07/12 20:39:31    773s] 
[07/12 20:39:31    773s] 
[07/12 20:39:31    773s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[07/12 20:39:31    773s]   
[07/12 20:39:31    773s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[07/12 20:39:31    773s]   Deleting Cell Server ...
[07/12 20:39:31    773s] ** INFO : this run is activating 'postRoute' automaton
[07/12 20:39:31    773s] Extraction called for design 'top_entity' of instances=27295 and nets=16703 using extraction engine 'postRoute' at effort level 'low' .
[07/12 20:39:31    773s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 20:39:31    773s] Type 'man IMPEXT-3530' for more detail.
[07/12 20:39:31    773s] PostRoute (effortLevel low) RC Extraction called for design top_entity.
[07/12 20:39:31    773s] RC Extraction called in multi-corner(1) mode.
[07/12 20:39:31    773s] Process corner(s) are loaded.
[07/12 20:39:31    773s]  Corner: standard
[07/12 20:39:31    773s] extractDetailRC Option : -outfile /tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d  -extended
[07/12 20:39:31    773s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/12 20:39:31    773s]       RC Corner Indexes            0   
[07/12 20:39:31    773s] Capacitance Scaling Factor   : 1.00000 
[07/12 20:39:31    773s] Coupling Cap. Scaling Factor : 1.00000 
[07/12 20:39:31    773s] Resistance Scaling Factor    : 1.00000 
[07/12 20:39:31    773s] Clock Cap. Scaling Factor    : 1.00000 
[07/12 20:39:31    773s] Clock Res. Scaling Factor    : 1.00000 
[07/12 20:39:31    773s] Shrink Factor                : 1.00000
[07/12 20:39:32    774s] Initializing multi-corner capacitance tables ... 
[07/12 20:39:32    774s] Initializing multi-corner resistance tables ...
[07/12 20:39:32    774s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1253.9M)
[07/12 20:39:32    774s] Creating parasitic data file '/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d' for storing RC.
[07/12 20:39:32    774s] Extracted 10.0009% (CPU Time= 0:00:00.9  MEM= 1328.1M)
[07/12 20:39:33    775s] Extracted 20.0007% (CPU Time= 0:00:01.1  MEM= 1328.1M)
[07/12 20:39:33    775s] Extracted 30.001% (CPU Time= 0:00:01.3  MEM= 1328.1M)
[07/12 20:39:33    775s] Extracted 40.0008% (CPU Time= 0:00:01.6  MEM= 1328.1M)
[07/12 20:39:33    775s] Extracted 50.0011% (CPU Time= 0:00:01.9  MEM= 1328.1M)
[07/12 20:39:34    776s] Extracted 60.0009% (CPU Time= 0:00:02.3  MEM= 1328.1M)
[07/12 20:39:34    776s] Extracted 70.0007% (CPU Time= 0:00:02.7  MEM= 1328.1M)
[07/12 20:39:35    777s] Extracted 80.001% (CPU Time= 0:00:03.2  MEM= 1328.1M)
[07/12 20:39:35    777s] Extracted 90.0008% (CPU Time= 0:00:03.7  MEM= 1328.1M)
[07/12 20:39:37    779s] Extracted 100% (CPU Time= 0:00:05.0  MEM= 1332.1M)
[07/12 20:39:37    779s] Number of Extracted Resistors     : 284991
[07/12 20:39:37    779s] Number of Extracted Ground Cap.   : 299396
[07/12 20:39:37    779s] Number of Extracted Coupling Cap. : 495028
[07/12 20:39:37    779s] Opening parasitic data file '/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d' for reading.
[07/12 20:39:37    779s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/12 20:39:37    779s]  Corner: standard
[07/12 20:39:37    779s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1294.0M)
[07/12 20:39:37    779s] Creating parasitic data file '/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb_Filter.rcdb.d' for storing RC.
[07/12 20:39:37    779s] Closing parasitic data file '/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d'. 14557 times net's RC data read were performed.
[07/12 20:39:38    780s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1294.035M)
[07/12 20:39:38    780s] Opening parasitic data file '/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d' for reading.
[07/12 20:39:38    780s] processing rcdb (/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d) for hinst (top) of cell (top_entity);
[07/12 20:39:38    780s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1294.035M)
[07/12 20:39:38    780s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.9  Real Time: 0:00:07.0  MEM: 1294.035M)
[07/12 20:39:38    780s] Opening parasitic data file '/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d' for reading.
[07/12 20:39:38    780s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1294.0M)
[07/12 20:39:38    780s] Initializing multi-corner capacitance tables ... 
[07/12 20:39:38    780s] Initializing multi-corner resistance tables ...
[07/12 20:39:38    780s] Unfixed 0 ViaPillar Nets
[07/12 20:39:38    780s] End AAE Lib Interpolated Model. (MEM=1294.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:39:38    780s] **INFO: Starting Blocking QThread with 1 CPU
[07/12 20:39:38    780s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[07/12 20:39:38    780s] #################################################################################
[07/12 20:39:38    780s] # Design Stage: PostRoute
[07/12 20:39:38    780s] # Design Name: top_entity
[07/12 20:39:38    780s] # Design Mode: 90nm
[07/12 20:39:38    780s] # Analysis Mode: MMMC OCV 
[07/12 20:39:38    780s] # Parasitics Mode: SPEF/RCDB
[07/12 20:39:38    780s] # Signoff Settings: SI Off 
[07/12 20:39:38    780s] #################################################################################
[07/12 20:39:38    780s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:39:38    780s] Calculate late delays in OCV mode...
[07/12 20:39:38    780s] Calculate early delays in OCV mode...
[07/12 20:39:38    780s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[07/12 20:39:38    780s] Start delay calculation (fullDC) (1 T). (MEM=0)
[07/12 20:39:38    780s] End AAE Lib Interpolated Model. (MEM=22.4414 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:39:38    780s] Total number of fetched objects 16844
[07/12 20:39:38    780s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/12 20:39:38    780s] End delay calculation. (MEM=0 CPU=0:00:09.6 REAL=0:00:09.0)
[07/12 20:39:38    780s] End delay calculation (fullDC). (MEM=0 CPU=0:00:09.8 REAL=0:00:10.0)
[07/12 20:39:38    780s] *** CDM Built up (cpu=0:00:10.1  real=0:00:10.0  mem= 0.0M) ***
[07/12 20:39:38    780s] *** Done Building Timing Graph (cpu=0:00:11.3 real=0:00:11.0 totSessionCpu=0:00:42.0 mem=0.0M)
[07/12 20:39:38    780s] Done building cte hold timing graph (HoldAware) cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=0:00:42.0 mem=0.0M ***
[07/12 20:39:53    794s]  
_______________________________________________________________________
[07/12 20:39:54    795s] Starting SI iteration 1 using Infinite Timing Windows
[07/12 20:39:54    795s] Begin IPO call back ...
[07/12 20:39:54    795s] End IPO call back ...
[07/12 20:39:54    795s] #################################################################################
[07/12 20:39:54    795s] # Design Stage: PostRoute
[07/12 20:39:54    795s] # Design Name: top_entity
[07/12 20:39:54    795s] # Design Mode: 90nm
[07/12 20:39:54    795s] # Analysis Mode: MMMC OCV 
[07/12 20:39:54    795s] # Parasitics Mode: SPEF/RCDB
[07/12 20:39:54    795s] # Signoff Settings: SI On 
[07/12 20:39:54    795s] #################################################################################
[07/12 20:39:55    796s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:39:55    796s] Setting infinite Tws ...
[07/12 20:39:55    796s] First Iteration Infinite Tw... 
[07/12 20:39:55    796s] Calculate early delays in OCV mode...
[07/12 20:39:55    796s] Calculate late delays in OCV mode...
[07/12 20:39:55    796s] Topological Sorting (REAL = 0:00:00.0, MEM = 1292.0M, InitMEM = 1292.0M)
[07/12 20:39:55    796s] Start delay calculation (fullDC) (1 T). (MEM=1292.04)
[07/12 20:39:55    796s] End AAE Lib Interpolated Model. (MEM=1308.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:40:11    813s] Total number of fetched objects 16844
[07/12 20:40:11    813s] AAE_INFO-618: Total number of nets in the design is 16703,  100.0 percent of the nets selected for SI analysis
[07/12 20:40:12    813s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[07/12 20:40:12    813s] End delay calculation. (MEM=1335.61 CPU=0:00:16.0 REAL=0:00:16.0)
[07/12 20:40:12    813s] End delay calculation (fullDC). (MEM=1335.61 CPU=0:00:17.0 REAL=0:00:17.0)
[07/12 20:40:12    813s] *** CDM Built up (cpu=0:00:17.4  real=0:00:18.0  mem= 1335.6M) ***
[07/12 20:40:14    815s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1335.6M)
[07/12 20:40:14    815s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/12 20:40:14    815s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1335.6M)
[07/12 20:40:14    815s] 
[07/12 20:40:14    815s] Executing IPO callback for view pruning ..
[07/12 20:40:14    815s] Starting SI iteration 2
[07/12 20:40:14    815s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:40:14    815s] Calculate early delays in OCV mode...
[07/12 20:40:14    815s] Calculate late delays in OCV mode...
[07/12 20:40:14    815s] Start delay calculation (fullDC) (1 T). (MEM=1343.66)
[07/12 20:40:14    816s] End AAE Lib Interpolated Model. (MEM=1343.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:40:15    816s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[07/12 20:40:15    816s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 16844. 
[07/12 20:40:15    816s] Total number of fetched objects 16844
[07/12 20:40:15    816s] AAE_INFO-618: Total number of nets in the design is 16703,  0.2 percent of the nets selected for SI analysis
[07/12 20:40:15    816s] End delay calculation. (MEM=1343.66 CPU=0:00:00.7 REAL=0:00:01.0)
[07/12 20:40:15    816s] End delay calculation (fullDC). (MEM=1343.66 CPU=0:00:00.8 REAL=0:00:01.0)
[07/12 20:40:15    816s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1343.7M) ***
[07/12 20:40:16    818s] *** Done Building Timing Graph (cpu=0:00:22.8 real=0:00:22.0 totSessionCpu=0:13:38 mem=1343.7M)
[07/12 20:40:17    818s] End AAE Lib Interpolated Model. (MEM=1343.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:40:18    819s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.545  |  1.467  |  0.545  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.079%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:47, real = 0:00:48, mem = 1030.0M, totSessionCpu=0:13:39 **
[07/12 20:40:18    819s] Setting latch borrow mode to budget during optimization.
[07/12 20:40:20    821s] Glitch fixing enabled
[07/12 20:40:20    821s] **INFO: Start fixing DRV (Mem = 1317.04M) ...
[07/12 20:40:20    821s] Begin: GigaOpt DRV Optimization
[07/12 20:40:20    821s] Glitch fixing enabled
[07/12 20:40:20    821s] Info: 0 don't touch net , 337 undriven nets excluded from IPO operation.
[07/12 20:40:20    821s] Info: 1 clock net  excluded from IPO operation.
[07/12 20:40:20    821s] End AAE Lib Interpolated Model. (MEM=1317.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:40:20    821s] PhyDesignGrid: maxLocalDensity 0.96
[07/12 20:40:20    821s] ### Creating PhyDesignMc. totSessionCpu=0:13:42 mem=1317.0M
[07/12 20:40:20    821s] #spOpts: mergeVia=F 
[07/12 20:40:21    822s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:42 mem=1317.0M
[07/12 20:40:21    822s] ### Creating LA Mngr. totSessionCpu=0:13:42 mem=1317.0M
[07/12 20:40:21    822s] ### Creating LA Mngr, finished. totSessionCpu=0:13:43 mem=1339.1M
[07/12 20:40:22    823s] ### Creating LA Mngr. totSessionCpu=0:13:43 mem=1500.0M
[07/12 20:40:22    823s] ### Creating LA Mngr, finished. totSessionCpu=0:13:43 mem=1500.0M
[07/12 20:40:22    823s] 
[07/12 20:40:22    823s] Creating Lib Analyzer ...
[07/12 20:40:22    823s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/12 20:40:22    823s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/12 20:40:22    823s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/12 20:40:22    823s] 
[07/12 20:40:22    823s] Creating Lib Analyzer, finished. 
[07/12 20:40:24    824s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[07/12 20:40:24    825s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 20:40:24    825s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[07/12 20:40:24    825s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 20:40:24    825s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/12 20:40:24    825s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 20:40:25    826s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 20:40:25    826s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.55|     0.00|       0|       0|       0| 100.00|          |         |
[07/12 20:40:25    826s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 20:40:26    826s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.55|     0.00|       0|       0|       0| 100.00| 0:00:00.0|  1557.2M|
[07/12 20:40:26    826s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 20:40:26    826s] **** Begin NDR-Layer Usage Statistics ****
[07/12 20:40:26    826s] 0 Ndr or Layer constraints added by optimization 
[07/12 20:40:26    826s] **** End NDR-Layer Usage Statistics ****
[07/12 20:40:26    826s] 
[07/12 20:40:26    826s] *** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=1557.2M) ***
[07/12 20:40:26    826s] 
[07/12 20:40:26    826s] Begin: glitch net info
[07/12 20:40:26    826s] glitch slack range: number of glitch nets
[07/12 20:40:26    826s] glitch slack < -0.32 : 0
[07/12 20:40:26    826s] -0.32 < glitch slack < -0.28 : 0
[07/12 20:40:26    826s] -0.28 < glitch slack < -0.24 : 0
[07/12 20:40:26    826s] -0.24 < glitch slack < -0.2 : 0
[07/12 20:40:26    826s] -0.2 < glitch slack < -0.16 : 0
[07/12 20:40:26    826s] -0.16 < glitch slack < -0.12 : 0
[07/12 20:40:26    826s] -0.12 < glitch slack < -0.08 : 0
[07/12 20:40:26    826s] -0.08 < glitch slack < -0.04 : 0
[07/12 20:40:26    826s] -0.04 < glitch slack : 0
[07/12 20:40:26    826s] End: glitch net info
[07/12 20:40:26    827s] drv optimizer changes nothing and skips refinePlace
[07/12 20:40:26    827s] End: GigaOpt DRV Optimization
[07/12 20:40:26    827s] **optDesign ... cpu = 0:00:55, real = 0:00:56, mem = 1136.4M, totSessionCpu=0:13:47 **
[07/12 20:40:26    827s] *info:
[07/12 20:40:26    827s] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1418.07M).
[07/12 20:40:27    828s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.10min mem=1418.1M)                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.545  |  1.467  |  0.545  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.079%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:56, real = 0:00:57, mem = 1133.8M, totSessionCpu=0:13:49 **
[07/12 20:40:28    829s]   DRV Snapshot: (REF)
[07/12 20:40:28    829s]          Tran DRV: 0
[07/12 20:40:28    829s]           Cap DRV: 0
[07/12 20:40:28    829s]        Fanout DRV: 0
[07/12 20:40:28    829s]            Glitch: 0
[07/12 20:40:28    829s] *** Timing Is met
[07/12 20:40:28    829s] *** Check timing (0:00:00.0)
[07/12 20:40:28    829s] *** Setup timing is met (target slack 0ns)
[07/12 20:40:28    829s]   Timing Snapshot: (REF)
[07/12 20:40:28    829s]      Weighted WNS: 0.000
[07/12 20:40:28    829s]       All  PG WNS: 0.000
[07/12 20:40:28    829s]       High PG WNS: 0.000
[07/12 20:40:28    829s]       All  PG TNS: 0.000
[07/12 20:40:28    829s]       High PG TNS: 0.000
[07/12 20:40:28    829s]    Category Slack: { [L, 0.545] [H, 1.468] }
[07/12 20:40:28    829s] 
[07/12 20:40:28    829s] Running postRoute recovery in preEcoRoute mode
[07/12 20:40:28    829s] **optDesign ... cpu = 0:00:57, real = 0:00:58, mem = 1120.4M, totSessionCpu=0:13:50 **
[07/12 20:40:29    830s]   DRV Snapshot: (TGT)
[07/12 20:40:29    830s]          Tran DRV: 0
[07/12 20:40:29    830s]           Cap DRV: 0
[07/12 20:40:29    830s]        Fanout DRV: 0
[07/12 20:40:29    830s]            Glitch: 0
[07/12 20:40:29    830s] Checking DRV degradation...
[07/12 20:40:29    830s] 
[07/12 20:40:29    830s] Recovery Manager:
[07/12 20:40:29    830s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/12 20:40:29    830s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/12 20:40:29    830s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/12 20:40:29    830s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[07/12 20:40:29    830s] 
[07/12 20:40:29    830s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[07/12 20:40:29    830s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1351.30M, totSessionCpu=0:13:50).
[07/12 20:40:29    830s] **optDesign ... cpu = 0:00:58, real = 0:00:59, mem = 1120.7M, totSessionCpu=0:13:50 **
[07/12 20:40:29    830s] 
[07/12 20:40:30    830s]   Timing/DRV Snapshot: (REF)
[07/12 20:40:30    830s]      Weighted WNS: 0.000
[07/12 20:40:30    830s]       All  PG WNS: 0.000
[07/12 20:40:30    830s]       High PG WNS: 0.000
[07/12 20:40:30    830s]       All  PG TNS: 0.000
[07/12 20:40:30    830s]       High PG TNS: 0.000
[07/12 20:40:30    830s]          Tran DRV: 0
[07/12 20:40:30    830s]           Cap DRV: 0
[07/12 20:40:30    830s]        Fanout DRV: 0
[07/12 20:40:30    830s]            Glitch: 0
[07/12 20:40:30    830s]    Category Slack: { [L, 0.545] [H, 1.468] }
[07/12 20:40:30    830s] 
[07/12 20:40:30    830s] ### Creating LA Mngr. totSessionCpu=0:13:51 mem=1351.3M
[07/12 20:40:30    830s] ### Creating LA Mngr, finished. totSessionCpu=0:13:51 mem=1351.3M
[07/12 20:40:30    831s] Default Rule : ""
[07/12 20:40:30    831s] Non Default Rules :
[07/12 20:40:30    831s] Worst Slack : 1.468 ns
[07/12 20:40:30    831s] Total 0 nets layer assigned (0.2).
[07/12 20:40:30    831s] GigaOpt: setting up router preferences
[07/12 20:40:30    831s] GigaOpt: 0 nets assigned router directives
[07/12 20:40:30    831s] 
[07/12 20:40:30    831s] Start Assign Priority Nets ...
[07/12 20:40:30    831s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[07/12 20:40:30    831s] Existing Priority Nets 0 (0.0%)
[07/12 20:40:30    831s] Assigned Priority Nets 0 (0.0%)
[07/12 20:40:30    831s] ### Creating LA Mngr. totSessionCpu=0:13:51 mem=1408.5M
[07/12 20:40:30    831s] ### Creating LA Mngr, finished. totSessionCpu=0:13:51 mem=1408.5M
[07/12 20:40:30    831s] ### Creating LA Mngr. totSessionCpu=0:13:51 mem=1408.5M
[07/12 20:40:30    831s] ### Creating LA Mngr, finished. totSessionCpu=0:13:51 mem=1408.5M
[07/12 20:40:30    831s] Default Rule : ""
[07/12 20:40:30    831s] Non Default Rules :
[07/12 20:40:30    831s] Worst Slack : 0.545 ns
[07/12 20:40:30    831s] Total 0 nets layer assigned (0.5).
[07/12 20:40:30    831s] GigaOpt: setting up router preferences
[07/12 20:40:31    831s] GigaOpt: 0 nets assigned router directives
[07/12 20:40:31    831s] 
[07/12 20:40:31    831s] Start Assign Priority Nets ...
[07/12 20:40:31    831s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[07/12 20:40:31    831s] Existing Priority Nets 0 (0.0%)
[07/12 20:40:31    831s] Assigned Priority Nets 0 (0.0%)
[07/12 20:40:32    833s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.545  |  1.467  |  0.545  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.079%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:01, real = 0:01:02, mem = 1042.7M, totSessionCpu=0:13:53 **
[07/12 20:40:32    833s] *** Starting refinePlace (0:13:53 mem=1276.3M) ***
[07/12 20:40:32    833s] Total net bbox length = 1.481e+05 (7.445e+04 7.364e+04) (ext = 9.864e+03)
[07/12 20:40:32    833s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[07/12 20:40:32    833s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[07/12 20:40:32    833s] Type 'man IMPSP-5140' for more detail.
[07/12 20:40:32    833s] **WARN: (IMPSP-315):	Found 27295 instances insts with no PG Term connections.
[07/12 20:40:32    833s] Type 'man IMPSP-315' for more detail.
[07/12 20:40:32    833s] Total net bbox length = 1.481e+05 (7.445e+04 7.364e+04) (ext = 9.864e+03)
[07/12 20:40:32    833s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1276.3MB
[07/12 20:40:32    833s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1276.3MB) @(0:13:53 - 0:13:53).
[07/12 20:40:32    833s] *** Finished refinePlace (0:13:53 mem=1276.3M) ***
[07/12 20:40:32    833s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
-routeWithEco false                       # bool, default=false
[07/12 20:40:32    833s] -routeWithEco true                        # bool, default=false, user setting
[07/12 20:40:32    833s] -routeSelectedNetOnly false               # bool, default=false
[07/12 20:40:32    833s] -routeWithTimingDriven false              # bool, default=false, user setting
[07/12 20:40:32    833s] -routeWithSiDriven false                  # bool, default=false, user setting
[07/12 20:40:32    833s] 
[07/12 20:40:32    833s] globalDetailRoute
[07/12 20:40:32    833s] 
[07/12 20:40:32    833s] #setNanoRouteMode -routeWithEco true
[07/12 20:40:32    833s] #setNanoRouteMode -routeWithSiDriven false
[07/12 20:40:32    833s] #setNanoRouteMode -routeWithTimingDriven false
[07/12 20:40:32    833s] #Start globalDetailRoute on Thu Jul 12 20:40:32 2018
[07/12 20:40:32    833s] #
[07/12 20:40:32    833s] Closing parasitic data file '/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d'. 14353 times net's RC data read were performed.
[07/12 20:40:33    834s] ### Net info: total nets: 16703
[07/12 20:40:33    834s] ### Net info: dirty nets: 0
[07/12 20:40:33    834s] ### Net info: marked as disconnected nets: 0
[07/12 20:40:34    835s] ### Net info: fully routed nets: 14560
[07/12 20:40:34    835s] ### Net info: trivial (single pin) nets: 0
[07/12 20:40:34    835s] ### Net info: unrouted nets: 2143
[07/12 20:40:34    835s] ### Net info: re-extraction nets: 0
[07/12 20:40:34    835s] ### Net info: ignored nets: 0
[07/12 20:40:34    835s] ### Net info: skip routing nets: 0
[07/12 20:40:34    835s] ### import route signature (35) = 2120095923
[07/12 20:40:34    835s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[07/12 20:40:34    835s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[07/12 20:40:35    836s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[07/12 20:40:35    836s] #RTESIG:78da8dcf410b82401005e0cefd8a61f56090366fdd75dd6bd0b522aaab18680492e0aeff
[07/12 20:40:35    836s] #       3fa35b44eb1cdf7c3c66a2f8ba3b9180c980d471c915687f826123914a68bd81a9a6d565
[07/12 20:40:35    836s] #       2b96517c389e8b22a7b6ee5c43c9adefbb358dae19c835de3f9ef7d5c758ad089c81df43
[07/12 20:40:35    836s] #       49dbf5b5ff09c190c136c852911fc6bf26870e1a55f20c63c307298b70919df199969a84
[07/12 20:40:35    836s] #       a0c4f9614abfcde2054a7b7a31
[07/12 20:40:35    836s] #
[07/12 20:40:35    836s] #Loading the last recorded routing design signature
[07/12 20:40:35    836s] #Created 1234 NETS and 0 SPECIALNETS new signatures
[07/12 20:40:35    836s] #No placement changes detected since last routing
[07/12 20:40:35    836s] #RTESIG:78da8dcf410b82401005e0cefd8a61f56090366fdd75dd6bd0b522aaab18680492e0aeff
[07/12 20:40:35    836s] #       3fa35b44eb1cdf7c3c66a2f8ba3b9180c980d471c915687f826123914a68bd81a9a6d565
[07/12 20:40:35    836s] #       2b96517c389e8b22a7b6ee5c43c9adefbb358dae19c835de3f9ef7d5c758ad089c81df43
[07/12 20:40:35    836s] #       49dbf5b5ff09c190c136c852911fc6bf26870e1a55f20c63c307298b70919df199969a84
[07/12 20:40:35    836s] #       a0c4f9614abfcde2054a7b7a31
[07/12 20:40:35    836s] #
[07/12 20:40:35    836s] #Start routing data preparation on Thu Jul 12 20:40:35 2018
[07/12 20:40:35    836s] #
[07/12 20:40:35    836s] #Minimum voltage of a net in the design = 0.000.
[07/12 20:40:35    836s] #Maximum voltage of a net in the design = 1.100.
[07/12 20:40:35    836s] #Voltage range [0.000 - 0.000] has 576 nets.
[07/12 20:40:35    836s] #Voltage range [1.100 - 1.100] has 22 nets.
[07/12 20:40:35    836s] #Voltage range [0.000 - 1.100] has 16105 nets.
[07/12 20:40:36    836s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[07/12 20:40:36    836s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[07/12 20:40:36    836s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[07/12 20:40:36    836s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[07/12 20:40:36    836s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[07/12 20:40:36    836s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[07/12 20:40:36    836s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[07/12 20:40:36    836s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[07/12 20:40:36    836s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[07/12 20:40:36    836s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[07/12 20:40:36    837s] #Regenerating Ggrids automatically.
[07/12 20:40:36    837s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[07/12 20:40:36    837s] #Using automatically generated G-grids.
[07/12 20:40:36    837s] #Done routing data preparation.
[07/12 20:40:36    837s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1044.79 (MB), peak = 1266.66 (MB)
[07/12 20:40:36    837s] #Merging special wires...
[07/12 20:40:36    837s] #
[07/12 20:40:36    837s] #Connectivity extraction summary:
[07/12 20:40:36    837s] #436 routed nets are extracted.
[07/12 20:40:36    837s] #14124 routed net(s) are imported.
[07/12 20:40:36    837s] #2143 nets are fixed|skipped|trivial (not extracted).
[07/12 20:40:36    837s] #Total number of nets = 16703.
[07/12 20:40:36    837s] #
[07/12 20:40:37    837s] #Found 0 nets for post-route si or timing fixing.
[07/12 20:40:37    838s] #
[07/12 20:40:37    838s] #Finished routing data preparation on Thu Jul 12 20:40:37 2018
[07/12 20:40:37    838s] #
[07/12 20:40:37    838s] #Cpu time = 00:00:01
[07/12 20:40:37    838s] #Elapsed time = 00:00:01
[07/12 20:40:37    838s] #Increased memory = 3.79 (MB)
[07/12 20:40:37    838s] #Total memory = 1044.83 (MB)
[07/12 20:40:37    838s] #Peak memory = 1266.66 (MB)
[07/12 20:40:37    838s] #
[07/12 20:40:37    838s] #
[07/12 20:40:37    838s] #Start global routing on Thu Jul 12 20:40:37 2018
[07/12 20:40:37    838s] #
[07/12 20:40:37    838s] #WARNING (NRGR-22) Design is already detail routed.
[07/12 20:40:37    838s] ### route signature (38) =  664488478
[07/12 20:40:37    838s] ### violation signature (35) = 1905142130
[07/12 20:40:37    838s] ### route signature (41) =  263007479
[07/12 20:40:37    838s] ### violation signature (38) = 1905142130
[07/12 20:40:37    838s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/12 20:40:37    838s] #Cpu time = 00:00:02
[07/12 20:40:37    838s] #Elapsed time = 00:00:02
[07/12 20:40:37    838s] #Increased memory = 3.79 (MB)
[07/12 20:40:37    838s] #Total memory = 1044.83 (MB)
[07/12 20:40:37    838s] #Peak memory = 1266.66 (MB)
[07/12 20:40:38    839s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[07/12 20:40:38    839s] #
[07/12 20:40:38    839s] #Start Detail Routing..
[07/12 20:40:38    839s] #start initial detail routing ...
[07/12 20:40:38    839s] #   number of violations = 0
[07/12 20:40:38    839s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1047.00 (MB), peak = 1266.66 (MB)
[07/12 20:40:38    839s] #start 1st optimization iteration ...
[07/12 20:40:38    839s] #   number of violations = 0
[07/12 20:40:38    839s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1047.00 (MB), peak = 1266.66 (MB)
[07/12 20:40:38    839s] #Complete Detail Routing.
[07/12 20:40:38    839s] #Total wire length = 214775 um.
[07/12 20:40:38    839s] #Total half perimeter of net bounding box = 157592 um.
[07/12 20:40:38    839s] #Total wire length on LAYER metal1 = 4762 um.
[07/12 20:40:38    839s] #Total wire length on LAYER metal2 = 66219 um.
[07/12 20:40:38    839s] #Total wire length on LAYER metal3 = 82172 um.
[07/12 20:40:38    839s] #Total wire length on LAYER metal4 = 35665 um.
[07/12 20:40:38    839s] #Total wire length on LAYER metal5 = 18246 um.
[07/12 20:40:38    839s] #Total wire length on LAYER metal6 = 7712 um.
[07/12 20:40:38    839s] #Total wire length on LAYER metal7 = 0 um.
[07/12 20:40:38    839s] #Total wire length on LAYER metal8 = 0 um.
[07/12 20:40:38    839s] #Total wire length on LAYER metal9 = 0 um.
[07/12 20:40:38    839s] #Total wire length on LAYER metal10 = 0 um.
[07/12 20:40:38    839s] #Total number of vias = 106717
[07/12 20:40:38    839s] #Up-Via Summary (total 106717):
[07/12 20:40:38    839s] #           
[07/12 20:40:38    839s] #-----------------------
[07/12 20:40:38    839s] # metal1          56183
[07/12 20:40:38    839s] # metal2          40259
[07/12 20:40:38    839s] # metal3           7864
[07/12 20:40:38    839s] # metal4           1808
[07/12 20:40:38    839s] # metal5            603
[07/12 20:40:38    839s] #-----------------------
[07/12 20:40:38    839s] #                106717 
[07/12 20:40:38    839s] #
[07/12 20:40:38    839s] #Total number of DRC violations = 0
[07/12 20:40:39    839s] ### route signature (46) =  263007479
[07/12 20:40:39    839s] ### violation signature (43) = 1905142130
[07/12 20:40:39    839s] #Cpu time = 00:00:01
[07/12 20:40:39    839s] #Elapsed time = 00:00:01
[07/12 20:40:39    839s] #Increased memory = 0.05 (MB)
[07/12 20:40:39    839s] #Total memory = 1044.88 (MB)
[07/12 20:40:39    839s] #Peak memory = 1266.66 (MB)
[07/12 20:40:39    840s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[07/12 20:40:39    840s] #
[07/12 20:40:39    840s] #Start Post Route wire spreading..
[07/12 20:40:39    840s] #
[07/12 20:40:39    840s] #Start data preparation for wire spreading...
[07/12 20:40:39    840s] #
[07/12 20:40:39    840s] #Data preparation is done on Thu Jul 12 20:40:39 2018
[07/12 20:40:39    840s] #
[07/12 20:40:39    840s] #
[07/12 20:40:39    840s] #Start Post Route Wire Spread.
[07/12 20:40:43    844s] #Done with 2177 horizontal wires in 2 hboxes and 626 vertical wires in 2 hboxes.
[07/12 20:40:43    844s] #Complete Post Route Wire Spread.
[07/12 20:40:43    844s] #
[07/12 20:40:43    844s] #Total wire length = 215398 um.
[07/12 20:40:43    844s] #Total half perimeter of net bounding box = 157592 um.
[07/12 20:40:43    844s] #Total wire length on LAYER metal1 = 4762 um.
[07/12 20:40:43    844s] #Total wire length on LAYER metal2 = 66318 um.
[07/12 20:40:43    844s] #Total wire length on LAYER metal3 = 82555 um.
[07/12 20:40:43    844s] #Total wire length on LAYER metal4 = 35774 um.
[07/12 20:40:43    844s] #Total wire length on LAYER metal5 = 18271 um.
[07/12 20:40:43    844s] #Total wire length on LAYER metal6 = 7718 um.
[07/12 20:40:43    844s] #Total wire length on LAYER metal7 = 0 um.
[07/12 20:40:43    844s] #Total wire length on LAYER metal8 = 0 um.
[07/12 20:40:43    844s] #Total wire length on LAYER metal9 = 0 um.
[07/12 20:40:43    844s] #Total wire length on LAYER metal10 = 0 um.
[07/12 20:40:43    844s] #Total number of vias = 106717
[07/12 20:40:43    844s] #Up-Via Summary (total 106717):
[07/12 20:40:43    844s] #           
[07/12 20:40:43    844s] #-----------------------
[07/12 20:40:43    844s] # metal1          56183
[07/12 20:40:43    844s] # metal2          40259
[07/12 20:40:43    844s] # metal3           7864
[07/12 20:40:43    844s] # metal4           1808
[07/12 20:40:43    844s] # metal5            603
[07/12 20:40:43    844s] #-----------------------
[07/12 20:40:43    844s] #                106717 
[07/12 20:40:43    844s] #
[07/12 20:40:43    844s] ### route signature (50) =  696362133
[07/12 20:40:43    844s] ### violation signature (47) = 1905142130
[07/12 20:40:44    844s] #   number of violations = 0
[07/12 20:40:44    844s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1087.93 (MB), peak = 1266.66 (MB)
[07/12 20:40:44    844s] #CELL_VIEW top_entity,init has no DRC violation.
[07/12 20:40:44    844s] #Total number of DRC violations = 0
[07/12 20:40:44    844s] #Post Route wire spread is done.
[07/12 20:40:44    845s] #Total wire length = 215398 um.
[07/12 20:40:44    845s] #Total half perimeter of net bounding box = 157592 um.
[07/12 20:40:44    845s] #Total wire length on LAYER metal1 = 4762 um.
[07/12 20:40:44    845s] #Total wire length on LAYER metal2 = 66318 um.
[07/12 20:40:44    845s] #Total wire length on LAYER metal3 = 82555 um.
[07/12 20:40:44    845s] #Total wire length on LAYER metal4 = 35774 um.
[07/12 20:40:44    845s] #Total wire length on LAYER metal5 = 18271 um.
[07/12 20:40:44    845s] #Total wire length on LAYER metal6 = 7718 um.
[07/12 20:40:44    845s] #Total wire length on LAYER metal7 = 0 um.
[07/12 20:40:44    845s] #Total wire length on LAYER metal8 = 0 um.
[07/12 20:40:44    845s] #Total wire length on LAYER metal9 = 0 um.
[07/12 20:40:44    845s] #Total wire length on LAYER metal10 = 0 um.
[07/12 20:40:44    845s] #Total number of vias = 106717
[07/12 20:40:44    845s] #Up-Via Summary (total 106717):
[07/12 20:40:44    845s] #           
[07/12 20:40:44    845s] #-----------------------
[07/12 20:40:44    845s] # metal1          56183
[07/12 20:40:44    845s] # metal2          40259
[07/12 20:40:44    845s] # metal3           7864
[07/12 20:40:44    845s] # metal4           1808
[07/12 20:40:44    845s] # metal5            603
[07/12 20:40:44    845s] #-----------------------
[07/12 20:40:44    845s] #                106717 
[07/12 20:40:44    845s] #
[07/12 20:40:44    845s] ### route signature (52) =  696362133
[07/12 20:40:44    845s] ### violation signature (49) = 1905142130
[07/12 20:40:44    845s] #detailRoute Statistics:
[07/12 20:40:44    845s] #Cpu time = 00:00:07
[07/12 20:40:44    845s] #Elapsed time = 00:00:07
[07/12 20:40:44    845s] #Increased memory = 0.93 (MB)
[07/12 20:40:44    845s] #Total memory = 1045.76 (MB)
[07/12 20:40:44    845s] #Peak memory = 1266.66 (MB)
[07/12 20:40:44    845s] #Updating routing design signature
[07/12 20:40:44    845s] #Created 135 library cell signatures
[07/12 20:40:44    845s] #Created 16703 NETS and 0 SPECIALNETS signatures
[07/12 20:40:44    845s] #Created 27295 instance signatures
[07/12 20:40:44    845s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.14 (MB), peak = 1266.66 (MB)
[07/12 20:40:44    845s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.18 (MB), peak = 1266.66 (MB)
[07/12 20:40:44    845s] ### export route signature (53) =  696362133
[07/12 20:40:45    846s] #
[07/12 20:40:45    846s] #globalDetailRoute statistics:
[07/12 20:40:45    846s] #Cpu time = 00:00:13
[07/12 20:40:45    846s] #Elapsed time = 00:00:13
[07/12 20:40:45    846s] #Increased memory = -7.04 (MB)
[07/12 20:40:45    846s] #Total memory = 1036.32 (MB)
[07/12 20:40:45    846s] #Peak memory = 1266.66 (MB)
[07/12 20:40:45    846s] #Number of warnings = 3
[07/12 20:40:45    846s] #Total number of warnings = 42
[07/12 20:40:45    846s] #Number of fails = 0
[07/12 20:40:45    846s] #Total number of fails = 0
[07/12 20:40:45    846s] #Complete globalDetailRoute on Thu Jul 12 20:40:45 2018
[07/12 20:40:45    846s] #
[07/12 20:40:45    846s] ### 
[07/12 20:40:45    846s] ###   Scalability Statistics
[07/12 20:40:45    846s] ### 
[07/12 20:40:45    846s] ### ------------------------+----------------+----------------+----------------+
[07/12 20:40:45    846s] ###   globalDetailRoute     |        cpu time|    elapsed time|     scalability|
[07/12 20:40:45    846s] ### ------------------------+----------------+----------------+----------------+
[07/12 20:40:45    846s] ###   Data Preparation      |        00:00:01|        00:00:01|             1.0|
[07/12 20:40:45    846s] ###   Global Routing        |        00:00:00|        00:00:00|             1.0|
[07/12 20:40:45    846s] ###   Detail Routing        |        00:00:01|        00:00:01|             1.0|
[07/12 20:40:45    846s] ###   Total                 |        00:00:13|        00:00:13|             1.0|
[07/12 20:40:45    846s] ### ------------------------+----------------+----------------+----------------+
[07/12 20:40:45    846s] ### 
[07/12 20:40:45    846s] **optDesign ... cpu = 0:01:15, real = 0:01:15, mem = 1036.5M, totSessionCpu=0:14:07 **
[07/12 20:40:45    846s] -routeWithEco false                       # bool, default=false
[07/12 20:40:45    846s] -routeSelectedNetOnly false               # bool, default=false
[07/12 20:40:45    846s] -routeWithTimingDriven false              # bool, default=false, user setting
[07/12 20:40:45    846s] -routeWithSiDriven false                  # bool, default=false, user setting
[07/12 20:40:45    846s] Extraction called for design 'top_entity' of instances=27295 and nets=16703 using extraction engine 'postRoute' at effort level 'low' .
[07/12 20:40:45    846s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 20:40:45    846s] Type 'man IMPEXT-3530' for more detail.
[07/12 20:40:45    846s] PostRoute (effortLevel low) RC Extraction called for design top_entity.
[07/12 20:40:45    846s] RC Extraction called in multi-corner(1) mode.
[07/12 20:40:46    846s] Process corner(s) are loaded.
[07/12 20:40:46    846s]  Corner: standard
[07/12 20:40:46    846s] extractDetailRC Option : -outfile /tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d -maxResLength 200  -extended
[07/12 20:40:46    846s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/12 20:40:46    846s]       RC Corner Indexes            0   
[07/12 20:40:46    846s] Capacitance Scaling Factor   : 1.00000 
[07/12 20:40:46    846s] Coupling Cap. Scaling Factor : 1.00000 
[07/12 20:40:46    846s] Resistance Scaling Factor    : 1.00000 
[07/12 20:40:46    846s] Clock Cap. Scaling Factor    : 1.00000 
[07/12 20:40:46    846s] Clock Res. Scaling Factor    : 1.00000 
[07/12 20:40:46    846s] Shrink Factor                : 1.00000
[07/12 20:40:46    847s] Initializing multi-corner capacitance tables ... 
[07/12 20:40:46    847s] Initializing multi-corner resistance tables ...
[07/12 20:40:47    848s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1281.1M)
[07/12 20:40:47    848s] Creating parasitic data file '/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d' for storing RC.
[07/12 20:40:47    848s] Extracted 10.001% (CPU Time= 0:00:01.1  MEM= 1365.3M)
[07/12 20:40:48    849s] Extracted 20.001% (CPU Time= 0:00:01.4  MEM= 1365.3M)
[07/12 20:40:48    849s] Extracted 30.0009% (CPU Time= 0:00:01.6  MEM= 1365.3M)
[07/12 20:40:48    849s] Extracted 40.0009% (CPU Time= 0:00:02.0  MEM= 1365.3M)
[07/12 20:40:48    849s] Extracted 50.0008% (CPU Time= 0:00:02.3  MEM= 1365.3M)
[07/12 20:40:49    850s] Extracted 60.0008% (CPU Time= 0:00:02.6  MEM= 1365.3M)
[07/12 20:40:49    850s] Extracted 70.0007% (CPU Time= 0:00:03.0  MEM= 1365.3M)
[07/12 20:40:50    851s] Extracted 80.0007% (CPU Time= 0:00:03.4  MEM= 1365.3M)
[07/12 20:40:50    851s] Extracted 90.0006% (CPU Time= 0:00:03.8  MEM= 1365.3M)
[07/12 20:40:51    852s] Extracted 100% (CPU Time= 0:00:05.2  MEM= 1369.3M)
[07/12 20:40:52    853s] Number of Extracted Resistors     : 291158
[07/12 20:40:52    853s] Number of Extracted Ground Cap.   : 305563
[07/12 20:40:52    853s] Number of Extracted Coupling Cap. : 504772
[07/12 20:40:52    853s] Opening parasitic data file '/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d' for reading.
[07/12 20:40:52    853s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/12 20:40:52    853s]  Corner: standard
[07/12 20:40:52    853s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1331.2M)
[07/12 20:40:52    853s] Creating parasitic data file '/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb_Filter.rcdb.d' for storing RC.
[07/12 20:40:52    853s] Closing parasitic data file '/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d'. 14557 times net's RC data read were performed.
[07/12 20:40:52    853s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1331.234M)
[07/12 20:40:52    853s] Opening parasitic data file '/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d' for reading.
[07/12 20:40:52    853s] processing rcdb (/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d) for hinst (top) of cell (top_entity);
[07/12 20:40:53    854s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:01.0, current mem=1331.234M)
[07/12 20:40:53    854s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.2  Real Time: 0:00:08.0  MEM: 1331.234M)
[07/12 20:40:53    854s] **optDesign ... cpu = 0:01:22, real = 0:01:23, mem = 996.8M, totSessionCpu=0:14:14 **
[07/12 20:40:53    854s] Starting SI iteration 1 using Infinite Timing Windows
[07/12 20:40:53    854s] Begin IPO call back ...
[07/12 20:40:53    855s] End IPO call back ...
[07/12 20:40:54    855s] #################################################################################
[07/12 20:40:54    855s] # Design Stage: PostRoute
[07/12 20:40:54    855s] # Design Name: top_entity
[07/12 20:40:54    855s] # Design Mode: 90nm
[07/12 20:40:54    855s] # Analysis Mode: MMMC OCV 
[07/12 20:40:54    855s] # Parasitics Mode: SPEF/RCDB
[07/12 20:40:54    855s] # Signoff Settings: SI On 
[07/12 20:40:54    855s] #################################################################################
[07/12 20:40:55    856s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:40:55    856s] Setting infinite Tws ...
[07/12 20:40:55    856s] First Iteration Infinite Tw... 
[07/12 20:40:55    856s] Calculate early delays in OCV mode...
[07/12 20:40:55    856s] Calculate late delays in OCV mode...
[07/12 20:40:55    856s] Topological Sorting (REAL = 0:00:00.0, MEM = 1272.7M, InitMEM = 1270.7M)
[07/12 20:40:55    856s] Start delay calculation (fullDC) (1 T). (MEM=1272.68)
[07/12 20:40:55    857s] Initializing multi-corner capacitance tables ... 
[07/12 20:40:55    857s] Initializing multi-corner resistance tables ...
[07/12 20:40:56    857s] End AAE Lib Interpolated Model. (MEM=1289.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:40:56    857s] Opening parasitic data file '/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d' for reading.
[07/12 20:40:56    857s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1289.0M)
[07/12 20:40:56    857s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:41:13    874s] Total number of fetched objects 16844
[07/12 20:41:13    874s] AAE_INFO-618: Total number of nets in the design is 16703,  100.0 percent of the nets selected for SI analysis
[07/12 20:41:13    874s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/12 20:41:13    874s] End delay calculation. (MEM=1325.79 CPU=0:00:16.7 REAL=0:00:17.0)
[07/12 20:41:13    874s] End delay calculation (fullDC). (MEM=1325.79 CPU=0:00:17.8 REAL=0:00:18.0)
[07/12 20:41:13    874s] *** CDM Built up (cpu=0:00:19.4  real=0:00:19.0  mem= 1325.8M) ***
[07/12 20:41:15    876s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1325.8M)
[07/12 20:41:15    876s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/12 20:41:15    876s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1325.8M)
[07/12 20:41:15    876s] Starting SI iteration 2
[07/12 20:41:16    877s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:41:16    877s] Calculate early delays in OCV mode...
[07/12 20:41:16    877s] Calculate late delays in OCV mode...
[07/12 20:41:16    877s] Start delay calculation (fullDC) (1 T). (MEM=1333.84)
[07/12 20:41:16    877s] End AAE Lib Interpolated Model. (MEM=1333.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:41:16    877s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[07/12 20:41:16    877s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 16844. 
[07/12 20:41:16    877s] Total number of fetched objects 16844
[07/12 20:41:16    877s] AAE_INFO-618: Total number of nets in the design is 16703,  0.2 percent of the nets selected for SI analysis
[07/12 20:41:16    877s] End delay calculation. (MEM=1333.84 CPU=0:00:00.7 REAL=0:00:00.0)
[07/12 20:41:16    877s] End delay calculation (fullDC). (MEM=1333.84 CPU=0:00:00.8 REAL=0:00:00.0)
[07/12 20:41:16    877s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 1333.8M) ***
[07/12 20:41:19    880s] *** Done Building Timing Graph (cpu=0:00:26.1 real=0:00:26.0 totSessionCpu=0:14:41 mem=1333.8M)
[07/12 20:41:19    880s] **optDesign ... cpu = 0:01:48, real = 0:01:49, mem = 1046.7M, totSessionCpu=0:14:41 **
[07/12 20:41:19    880s] Executing marking Critical Nets1
[07/12 20:41:19    880s] Footprint XOR2_X1 has at least 2 pins...
[07/12 20:41:19    880s] Footprint XNOR2_X1 has at least 3 pins...
[07/12 20:41:19    880s] Footprint TLAT_X1 has at least 4 pins...
[07/12 20:41:19    880s] Footprint SDFF_X1 has at least 5 pins...
[07/12 20:41:19    880s] *** Number of Vt Cells Partition = 1
[07/12 20:41:19    880s] Running postRoute recovery in postEcoRoute mode
[07/12 20:41:19    880s] **optDesign ... cpu = 0:01:48, real = 0:01:49, mem = 1046.7M, totSessionCpu=0:14:41 **
[07/12 20:41:20    881s]   Timing/DRV Snapshot: (TGT)
[07/12 20:41:20    881s]      Weighted WNS: 0.000
[07/12 20:41:20    881s]       All  PG WNS: 0.000
[07/12 20:41:20    881s]       High PG WNS: 0.000
[07/12 20:41:20    881s]       All  PG TNS: 0.000
[07/12 20:41:20    881s]       High PG TNS: 0.000
[07/12 20:41:20    881s]          Tran DRV: 0
[07/12 20:41:20    881s]           Cap DRV: 0
[07/12 20:41:20    881s]        Fanout DRV: 0
[07/12 20:41:20    881s]            Glitch: 0
[07/12 20:41:20    881s]    Category Slack: { [L, 0.548] [H, 1.468] }
[07/12 20:41:20    881s] 
[07/12 20:41:20    881s] Checking setup slack degradation ...
[07/12 20:41:20    881s] 
[07/12 20:41:20    881s] Recovery Manager:
[07/12 20:41:20    881s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.101) - Skip
[07/12 20:41:20    881s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.051) - Skip
[07/12 20:41:20    881s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[07/12 20:41:20    881s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[07/12 20:41:20    881s] 
[07/12 20:41:20    881s] Checking DRV degradation...
[07/12 20:41:20    881s] 
[07/12 20:41:20    881s] Recovery Manager:
[07/12 20:41:20    881s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[07/12 20:41:20    881s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[07/12 20:41:20    881s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[07/12 20:41:20    881s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[07/12 20:41:20    881s] 
[07/12 20:41:20    881s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[07/12 20:41:20    881s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1267.07M, totSessionCpu=0:14:42).
[07/12 20:41:20    881s] **optDesign ... cpu = 0:01:50, real = 0:01:50, mem = 1046.8M, totSessionCpu=0:14:42 **
[07/12 20:41:20    881s] 
[07/12 20:41:20    881s] Latch borrow mode reset to max_borrow
[07/12 20:41:21    882s] Reported timing to dir ./timingReports
[07/12 20:41:21    882s] **optDesign ... cpu = 0:01:51, real = 0:01:51, mem = 1047.0M, totSessionCpu=0:14:43 **
[07/12 20:41:21    882s] End AAE Lib Interpolated Model. (MEM=1267.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:41:21    882s] Begin: glitch net info
[07/12 20:41:21    882s] glitch slack range: number of glitch nets
[07/12 20:41:21    882s] glitch slack < -0.32 : 0
[07/12 20:41:21    882s] -0.32 < glitch slack < -0.28 : 0
[07/12 20:41:21    882s] -0.28 < glitch slack < -0.24 : 0
[07/12 20:41:21    882s] -0.24 < glitch slack < -0.2 : 0
[07/12 20:41:21    882s] -0.2 < glitch slack < -0.16 : 0
[07/12 20:41:21    882s] -0.16 < glitch slack < -0.12 : 0
[07/12 20:41:21    882s] -0.12 < glitch slack < -0.08 : 0
[07/12 20:41:21    882s] -0.08 < glitch slack < -0.04 : 0
[07/12 20:41:21    882s] -0.04 < glitch slack : 0
[07/12 20:41:21    882s] End: glitch net info
[07/12 20:41:24    885s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.548  |  1.468  |  0.548  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.079%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:53, real = 0:01:54, mem = 1047.0M, totSessionCpu=0:14:46 **
[07/12 20:41:24    885s]  ReSet Options after AAE Based Opt flow 
[07/12 20:41:24    885s] Opt: RC extraction mode changed to 'detail'
[07/12 20:41:24    885s] *** Finished optDesign ***
[07/12 20:41:24    885s] 
[07/12 20:41:24    885s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:56 real=  0:01:57)
[07/12 20:41:24    885s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[07/12 20:41:24    885s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:14.6 real=0:00:14.4)
[07/12 20:41:24    885s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:41.2 real=0:00:42.3)
[07/12 20:41:24    885s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[07/12 20:41:24    885s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[07/12 20:41:24    885s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:07.6 real=0:00:07.6)
[07/12 20:41:24    885s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:01.7 real=0:00:01.7)
[07/12 20:41:24    885s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[07/12 20:41:24    885s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:13.8 real=0:00:13.6)
[07/12 20:41:24    885s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:26.2 real=0:00:26.3)
[07/12 20:41:24    885s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[07/12 20:41:24    885s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[07/12 20:41:24    885s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[07/12 20:41:24    885s] Info: pop threads available for lower-level modules during optimization.
[07/12 20:41:24    885s] Deleting Lib Analyzer.
[07/12 20:41:24    885s] Info: Destroy the CCOpt slew target map.
[07/12 20:41:24    885s] <CMD> optDesign -postRoute -hold
[07/12 20:41:24    885s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/12 20:41:24    885s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[07/12 20:41:24    885s] GigaOpt running with 1 threads.
[07/12 20:41:24    885s] Info: 1 threads available for lower-level modules during optimization.
[07/12 20:41:24    885s] #spOpts: mergeVia=F 
[07/12 20:41:24    885s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/12 20:41:24    885s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 20:41:25    886s] #spOpts: mergeVia=F 
[07/12 20:41:25    886s] #spOpts: mergeVia=F 
[07/12 20:41:25    886s] 
[07/12 20:41:25    886s] Creating Lib Analyzer ...
[07/12 20:41:25    886s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/12 20:41:25    886s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/12 20:41:25    886s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/12 20:41:25    886s] 
[07/12 20:41:26    887s] Creating Lib Analyzer, finished. 
[07/12 20:41:26    887s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1047.8M, totSessionCpu=0:14:47 **
[07/12 20:41:26    887s] #Created 135 library cell signatures
[07/12 20:41:26    887s] #Created 16703 NETS and 0 SPECIALNETS signatures
[07/12 20:41:26    887s] #Created 27295 instance signatures
[07/12 20:41:26    887s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.48 (MB), peak = 1266.66 (MB)
[07/12 20:41:26    887s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.51 (MB), peak = 1266.66 (MB)
[07/12 20:41:26    887s] Begin checking placement ... (start mem=1283.1M, init mem=1283.1M)
[07/12 20:41:26    887s] *info: Placed = 27295         
[07/12 20:41:26    887s] *info: Unplaced = 0           
[07/12 20:41:26    887s] Placement Density:100.00%(38730/38730)
[07/12 20:41:26    887s] Placement Density (including fixed std cells):100.00%(38730/38730)
[07/12 20:41:26    887s] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1283.1M)
[07/12 20:41:26    887s]  Initial DC engine is -> aae
[07/12 20:41:26    887s]  
[07/12 20:41:26    887s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[07/12 20:41:26    887s]  
[07/12 20:41:26    887s]  
[07/12 20:41:26    887s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[07/12 20:41:26    887s]  
[07/12 20:41:26    887s] Reset EOS DB
[07/12 20:41:26    887s] Ignoring AAE DB Resetting ...
[07/12 20:41:26    887s]  Set Options for AAE Based Opt flow 
[07/12 20:41:26    887s] *** optDesign -postRoute ***
[07/12 20:41:26    887s] DRC Margin: user margin 0.0; extra margin 0
[07/12 20:41:26    887s] Setup Target Slack: user slack 0
[07/12 20:41:26    887s] Hold Target Slack: user slack 0
[07/12 20:41:27    887s] Deleting Cell Server ...
[07/12 20:41:27    887s] Deleting Lib Analyzer.
[07/12 20:41:27    887s] Creating Cell Server ...(0, 0, 0, 0)
[07/12 20:41:27    888s] Summary for sequential cells identification: 
[07/12 20:41:27    888s]   Identified SBFF number: 16
[07/12 20:41:27    888s]   Identified MBFF number: 0
[07/12 20:41:27    888s]   Identified SB Latch number: 0
[07/12 20:41:27    888s]   Identified MB Latch number: 0
[07/12 20:41:27    888s]   Not identified SBFF number: 0
[07/12 20:41:27    888s]   Not identified MBFF number: 0
[07/12 20:41:27    888s]   Not identified SB Latch number: 0
[07/12 20:41:27    888s]   Not identified MB Latch number: 0
[07/12 20:41:27    888s]   Number of sequential cells which are not FFs: 13
[07/12 20:41:27    888s] Creating Cell Server, finished. 
[07/12 20:41:27    888s] 
[07/12 20:41:27    888s] Deleting Cell Server ...
[07/12 20:41:27    888s] ** INFO : this run is activating 'postRoute' automaton
[07/12 20:41:27    888s] Closing parasitic data file '/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d'. 14353 times net's RC data read were performed.
[07/12 20:41:27    888s] Extraction called for design 'top_entity' of instances=27295 and nets=16703 using extraction engine 'postRoute' at effort level 'low' .
[07/12 20:41:27    888s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 20:41:27    888s] Type 'man IMPEXT-3530' for more detail.
[07/12 20:41:27    888s] PostRoute (effortLevel low) RC Extraction called for design top_entity.
[07/12 20:41:27    888s] RC Extraction called in multi-corner(1) mode.
[07/12 20:41:27    888s] Process corner(s) are loaded.
[07/12 20:41:27    888s]  Corner: standard
[07/12 20:41:27    888s] extractDetailRC Option : -outfile /tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d -maxResLength 200  -extended
[07/12 20:41:27    888s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/12 20:41:27    888s]       RC Corner Indexes            0   
[07/12 20:41:27    888s] Capacitance Scaling Factor   : 1.00000 
[07/12 20:41:27    888s] Coupling Cap. Scaling Factor : 1.00000 
[07/12 20:41:27    888s] Resistance Scaling Factor    : 1.00000 
[07/12 20:41:27    888s] Clock Cap. Scaling Factor    : 1.00000 
[07/12 20:41:27    888s] Clock Res. Scaling Factor    : 1.00000 
[07/12 20:41:27    888s] Shrink Factor                : 1.00000
[07/12 20:41:27    888s] Initializing multi-corner capacitance tables ... 
[07/12 20:41:27    888s] Initializing multi-corner resistance tables ...
[07/12 20:41:28    889s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1275.1M)
[07/12 20:41:28    889s] Creating parasitic data file '/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d' for storing RC.
[07/12 20:41:28    889s] Extracted 10.001% (CPU Time= 0:00:01.1  MEM= 1359.2M)
[07/12 20:41:28    890s] Extracted 20.001% (CPU Time= 0:00:01.3  MEM= 1359.2M)
[07/12 20:41:29    890s] Extracted 30.0009% (CPU Time= 0:00:01.5  MEM= 1359.2M)
[07/12 20:41:29    890s] Extracted 40.0009% (CPU Time= 0:00:01.8  MEM= 1359.2M)
[07/12 20:41:29    890s] Extracted 50.0008% (CPU Time= 0:00:02.1  MEM= 1359.2M)
[07/12 20:41:30    891s] Extracted 60.0008% (CPU Time= 0:00:02.4  MEM= 1359.2M)
[07/12 20:41:30    891s] Extracted 70.0007% (CPU Time= 0:00:02.8  MEM= 1359.2M)
[07/12 20:41:30    891s] Extracted 80.0007% (CPU Time= 0:00:03.3  MEM= 1359.2M)
[07/12 20:41:31    892s] Extracted 90.0006% (CPU Time= 0:00:03.9  MEM= 1359.2M)
[07/12 20:41:33    894s] Extracted 100% (CPU Time= 0:00:05.5  MEM= 1363.2M)
[07/12 20:41:33    894s] Number of Extracted Resistors     : 291158
[07/12 20:41:33    894s] Number of Extracted Ground Cap.   : 305563
[07/12 20:41:33    894s] Number of Extracted Coupling Cap. : 504772
[07/12 20:41:33    894s] Opening parasitic data file '/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d' for reading.
[07/12 20:41:33    894s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/12 20:41:33    894s]  Corner: standard
[07/12 20:41:33    894s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1325.2M)
[07/12 20:41:33    894s] Creating parasitic data file '/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb_Filter.rcdb.d' for storing RC.
[07/12 20:41:33    895s] Closing parasitic data file '/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d'. 14557 times net's RC data read were performed.
[07/12 20:41:34    895s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1325.227M)
[07/12 20:41:34    895s] Opening parasitic data file '/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d' for reading.
[07/12 20:41:34    895s] processing rcdb (/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d) for hinst (top) of cell (top_entity);
[07/12 20:41:34    895s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1325.227M)
[07/12 20:41:34    895s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.4  Real Time: 0:00:07.0  MEM: 1325.227M)
[07/12 20:41:34    895s] Unfixed 0 ViaPillar Nets
[07/12 20:41:34    895s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[07/12 20:41:34    895s] *info: All cells identified as Buffer and Delay cells:
[07/12 20:41:34    895s] *info:   with footprint "BUF_X1" or "BUF_X1": 
[07/12 20:41:34    895s] *info: ------------------------------------------------------------------
[07/12 20:41:34    895s] *info: (dly) CLKBUF_X1           -  NangateOpenCellLibrary
[07/12 20:41:34    895s] *info: (dly) BUF_X1              -  NangateOpenCellLibrary
[07/12 20:41:34    895s] *info: (dly) CLKBUF_X2           -  NangateOpenCellLibrary
[07/12 20:41:34    895s] *info: (dly) BUF_X2              -  NangateOpenCellLibrary
[07/12 20:41:34    895s] *info: (dly) CLKBUF_X3           -  NangateOpenCellLibrary
[07/12 20:41:34    895s] *info: (dly) BUF_X4              -  NangateOpenCellLibrary
[07/12 20:41:34    895s] *info: (dly) BUF_X8              -  NangateOpenCellLibrary
[07/12 20:41:34    895s] *info: (dly) BUF_X16             -  NangateOpenCellLibrary
[07/12 20:41:34    895s] *info: (dly) BUF_X32             -  NangateOpenCellLibrary
[07/12 20:41:34    895s] Unfixed 0 ViaPillar Nets
[07/12 20:41:34    895s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[07/12 20:41:34    895s] GigaOpt Hold Optimizer is used
[07/12 20:41:34    895s] Opening parasitic data file '/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d' for reading.
[07/12 20:41:34    895s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1302.8M)
[07/12 20:41:34    896s] Initializing multi-corner capacitance tables ... 
[07/12 20:41:34    896s] Initializing multi-corner resistance tables ...
[07/12 20:41:34    896s] End AAE Lib Interpolated Model. (MEM=1302.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:41:34    896s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:14:56 mem=1302.8M ***
[07/12 20:41:36    898s] ### Creating LA Mngr. totSessionCpu=0:14:58 mem=1302.8M
[07/12 20:41:37    898s] ### Creating LA Mngr, finished. totSessionCpu=0:14:59 mem=1308.8M
[07/12 20:41:38    899s] ### Creating LA Mngr. totSessionCpu=0:14:59 mem=1444.8M
[07/12 20:41:38    899s] ### Creating LA Mngr, finished. totSessionCpu=0:14:59 mem=1444.8M
[07/12 20:41:38    899s] 
[07/12 20:41:38    899s] Creating Lib Analyzer ...
[07/12 20:41:38    899s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/12 20:41:38    899s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/12 20:41:38    899s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/12 20:41:38    899s] 
[07/12 20:41:38    899s] Creating Lib Analyzer, finished. 
[07/12 20:41:38    899s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[07/12 20:41:38    899s] *info: Run optDesign holdfix with 1 thread.
[07/12 20:41:38    899s] Effort level <high> specified for reg2reg path_group
[07/12 20:41:39    900s] End AAE Lib Interpolated Model. (MEM=1502 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:41:39    900s] **INFO: Starting Blocking QThread with 1 CPU
[07/12 20:41:39    900s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[07/12 20:41:39    900s] Starting SI iteration 1 using Infinite Timing Windows
[07/12 20:41:39    900s] Begin IPO call back ...
[07/12 20:41:39    900s] End IPO call back ...
[07/12 20:41:39    900s] #################################################################################
[07/12 20:41:39    900s] # Design Stage: PostRoute
[07/12 20:41:39    900s] # Design Name: top_entity
[07/12 20:41:39    900s] # Design Mode: 90nm
[07/12 20:41:39    900s] # Analysis Mode: MMMC OCV 
[07/12 20:41:39    900s] # Parasitics Mode: SPEF/RCDB
[07/12 20:41:39    900s] # Signoff Settings: SI On 
[07/12 20:41:39    900s] #################################################################################
[07/12 20:41:39    900s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:41:39    900s] Setting infinite Tws ...
[07/12 20:41:39    900s] First Iteration Infinite Tw... 
[07/12 20:41:39    900s] Calculate late delays in OCV mode...
[07/12 20:41:39    900s] Calculate early delays in OCV mode...
[07/12 20:41:39    900s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[07/12 20:41:39    900s] Start delay calculation (fullDC) (1 T). (MEM=0)
[07/12 20:41:39    900s] End AAE Lib Interpolated Model. (MEM=15.3555 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:41:39    900s] Total number of fetched objects 16844
[07/12 20:41:39    900s] AAE_INFO-618: Total number of nets in the design is 16703,  100.0 percent of the nets selected for SI analysis
[07/12 20:41:39    900s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/12 20:41:39    900s] End delay calculation. (MEM=0 CPU=0:00:15.1 REAL=0:00:15.0)
[07/12 20:41:39    900s] End delay calculation (fullDC). (MEM=0 CPU=0:00:16.1 REAL=0:00:16.0)
[07/12 20:41:39    900s] *** CDM Built up (cpu=0:00:16.7  real=0:00:16.0  mem= 0.0M) ***
[07/12 20:41:39    900s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[07/12 20:41:39    900s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/12 20:41:39    900s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 0.0M)
[07/12 20:41:39    900s] 
[07/12 20:41:39    900s] Executing IPO callback for view pruning ..
[07/12 20:41:39    900s] Starting SI iteration 2
[07/12 20:41:39    900s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:41:39    900s] Calculate late delays in OCV mode...
[07/12 20:41:39    900s] Calculate early delays in OCV mode...
[07/12 20:41:39    900s] Start delay calculation (fullDC) (1 T). (MEM=0)
[07/12 20:41:39    900s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:41:39    900s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[07/12 20:41:39    900s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 0. 
[07/12 20:41:39    900s] Total number of fetched objects 16844
[07/12 20:41:39    900s] AAE_INFO-618: Total number of nets in the design is 16703,  0.2 percent of the nets selected for SI analysis
[07/12 20:41:39    900s] End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
[07/12 20:41:39    900s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
[07/12 20:41:39    900s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 0.0M) ***
[07/12 20:41:39    900s] *** Done Building Timing Graph (cpu=0:00:21.6 real=0:00:21.0 totSessionCpu=0:01:06 mem=0.0M)
[07/12 20:41:39    900s] Done building cte hold timing graph (fixHold) cpu=0:00:23.3 real=0:00:23.0 totSessionCpu=0:01:06 mem=0.0M ***
[07/12 20:41:39    900s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:25.8 real=0:00:26.0 totSessionCpu=0:01:09 mem=0.0M ***
[07/12 20:41:39    900s] Timing Data dump into file /tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/coe_eosdata_XjeYiS/default.twf, for view: default 
[07/12 20:41:39    900s] 	 Dumping view 0 default 
[07/12 20:42:05    925s]  
_______________________________________________________________________
[07/12 20:42:05    926s] Starting SI iteration 1 using Infinite Timing Windows
[07/12 20:42:05    926s] Begin IPO call back ...
[07/12 20:42:06    926s] End IPO call back ...
[07/12 20:42:06    926s] #################################################################################
[07/12 20:42:06    926s] # Design Stage: PostRoute
[07/12 20:42:06    926s] # Design Name: top_entity
[07/12 20:42:06    926s] # Design Mode: 90nm
[07/12 20:42:06    926s] # Analysis Mode: MMMC OCV 
[07/12 20:42:06    926s] # Parasitics Mode: SPEF/RCDB
[07/12 20:42:06    926s] # Signoff Settings: SI On 
[07/12 20:42:06    926s] #################################################################################
[07/12 20:42:06    927s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:42:06    927s] Setting infinite Tws ...
[07/12 20:42:06    927s] First Iteration Infinite Tw... 
[07/12 20:42:06    927s] Calculate early delays in OCV mode...
[07/12 20:42:06    927s] Calculate late delays in OCV mode...
[07/12 20:42:07    927s] Topological Sorting (REAL = 0:00:00.0, MEM = 1500.0M, InitMEM = 1500.0M)
[07/12 20:42:07    927s] Start delay calculation (fullDC) (1 T). (MEM=1500)
[07/12 20:42:07    927s] End AAE Lib Interpolated Model. (MEM=1516.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:42:22    943s] Total number of fetched objects 16844
[07/12 20:42:22    943s] AAE_INFO-618: Total number of nets in the design is 16703,  100.0 percent of the nets selected for SI analysis
[07/12 20:42:23    943s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[07/12 20:42:23    943s] End delay calculation. (MEM=1563.12 CPU=0:00:14.9 REAL=0:00:15.0)
[07/12 20:42:23    943s] End delay calculation (fullDC). (MEM=1563.12 CPU=0:00:16.0 REAL=0:00:16.0)
[07/12 20:42:23    943s] *** CDM Built up (cpu=0:00:16.5  real=0:00:17.0  mem= 1563.1M) ***
[07/12 20:42:24    945s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1563.1M)
[07/12 20:42:24    945s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/12 20:42:25    945s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 1563.1M)
[07/12 20:42:25    945s] 
[07/12 20:42:25    945s] Executing IPO callback for view pruning ..
[07/12 20:42:25    945s] Starting SI iteration 2
[07/12 20:42:25    945s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:42:25    945s] Calculate early delays in OCV mode...
[07/12 20:42:25    945s] Calculate late delays in OCV mode...
[07/12 20:42:25    945s] Start delay calculation (fullDC) (1 T). (MEM=1571.16)
[07/12 20:42:25    945s] End AAE Lib Interpolated Model. (MEM=1571.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:42:26    946s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[07/12 20:42:26    946s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 16844. 
[07/12 20:42:26    946s] Total number of fetched objects 16844
[07/12 20:42:26    946s] AAE_INFO-618: Total number of nets in the design is 16703,  0.2 percent of the nets selected for SI analysis
[07/12 20:42:26    946s] End delay calculation. (MEM=1571.16 CPU=0:00:00.5 REAL=0:00:01.0)
[07/12 20:42:26    946s] End delay calculation (fullDC). (MEM=1571.16 CPU=0:00:00.7 REAL=0:00:01.0)
[07/12 20:42:26    946s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1571.2M) ***
[07/12 20:42:27    947s] *** Done Building Timing Graph (cpu=0:00:21.5 real=0:00:22.0 totSessionCpu=0:15:48 mem=1571.2M)
[07/12 20:42:27    947s] Done building cte setup timing graph (fixHold) cpu=0:00:51.5 real=0:00:53.0 totSessionCpu=0:15:48 mem=1571.2M ***
[07/12 20:42:27    948s] Setting latch borrow mode to budget during optimization.
[07/12 20:42:30    950s] *info: category slack lower bound [L 0.0] default
[07/12 20:42:30    950s] *info: category slack lower bound [H 0.0] reg2reg 
[07/12 20:42:30    950s] --------------------------------------------------- 
[07/12 20:42:30    950s]    Setup Violation Summary with Target Slack (0.000 ns)
[07/12 20:42:30    950s] --------------------------------------------------- 
[07/12 20:42:30    950s]          WNS    reg2regWNS
[07/12 20:42:30    950s]     0.548 ns      1.468 ns
[07/12 20:42:30    950s] --------------------------------------------------- 
[07/12 20:42:30    950s]   Timing Snapshot: (REF)
[07/12 20:42:30    950s]      Weighted WNS: 0.000
[07/12 20:42:30    950s]       All  PG WNS: 0.000
[07/12 20:42:30    950s]       High PG WNS: 0.000
[07/12 20:42:30    950s]       All  PG TNS: 0.000
[07/12 20:42:30    950s]       High PG TNS: 0.000
[07/12 20:42:30    950s]    Category Slack: { [L, 0.548] [H, 1.468] }
[07/12 20:42:30    950s] 
[07/12 20:42:30    950s] Loading timing data from /tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/coe_eosdata_XjeYiS/default.twf 
[07/12 20:42:30    950s] 	 Loading view 0 default 
[07/12 20:42:30    951s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.548  |  1.468  |  0.548  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.072  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.079%
       (100.000% with Fillers)
------------------------------------------------------------
Deleting Cell Server ...
[07/12 20:42:31    951s] Deleting Lib Analyzer.
[07/12 20:42:31    951s] Creating Cell Server ...(0, 0, 0, 0)
[07/12 20:42:31    951s] Summary for sequential cells identification: 
[07/12 20:42:31    951s]   Identified SBFF number: 16
[07/12 20:42:31    951s]   Identified MBFF number: 0
[07/12 20:42:31    951s]   Identified SB Latch number: 0
[07/12 20:42:31    951s]   Identified MB Latch number: 0
[07/12 20:42:31    951s]   Not identified SBFF number: 0
[07/12 20:42:31    951s]   Not identified MBFF number: 0
[07/12 20:42:31    951s]   Not identified SB Latch number: 0
[07/12 20:42:31    951s]   Not identified MB Latch number: 0
[07/12 20:42:31    951s]   Number of sequential cells which are not FFs: 13
[07/12 20:42:31    951s] Creating Cell Server, finished. 
[07/12 20:42:31    951s] 
[07/12 20:42:31    951s] Deleting Cell Server ...
[07/12 20:42:31    951s] 
[07/12 20:42:31    951s] Creating Lib Analyzer ...
[07/12 20:42:31    951s] Creating Cell Server ...(0, 0, 0, 0)
[07/12 20:42:31    951s] Summary for sequential cells identification: 
[07/12 20:42:31    951s]   Identified SBFF number: 16
[07/12 20:42:31    951s]   Identified MBFF number: 0
[07/12 20:42:31    951s]   Identified SB Latch number: 0
[07/12 20:42:31    951s]   Identified MB Latch number: 0
[07/12 20:42:31    951s]   Not identified SBFF number: 0
[07/12 20:42:31    951s]   Not identified MBFF number: 0
[07/12 20:42:31    951s]   Not identified SB Latch number: 0
[07/12 20:42:31    951s]   Not identified MB Latch number: 0
[07/12 20:42:31    951s]   Number of sequential cells which are not FFs: 13
[07/12 20:42:31    951s] Creating Cell Server, finished. 
[07/12 20:42:31    951s] 
[07/12 20:42:31    951s] 
[07/12 20:42:31    951s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[07/12 20:42:31    951s]   
[07/12 20:42:31    951s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[07/12 20:42:31    951s]   Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/12 20:42:31    951s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/12 20:42:31    951s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/12 20:42:31    951s] 
[07/12 20:42:31    951s] Creating Lib Analyzer, finished. 
[07/12 20:42:31    951s] 
[07/12 20:42:31    951s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
[07/12 20:42:31    951s] *Info: worst delay setup view: default
[07/12 20:42:31    951s] Footprint list for hold buffering (delay unit: ps)
[07/12 20:42:31    951s] =================================================================
[07/12 20:42:31    951s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[07/12 20:42:31    951s] ------------------------------------------------------------------
[07/12 20:42:31    951s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[07/12 20:42:31    951s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[07/12 20:42:31    951s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[07/12 20:42:31    951s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[07/12 20:42:31    951s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[07/12 20:42:31    951s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[07/12 20:42:31    951s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[07/12 20:42:31    951s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[07/12 20:42:31    951s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[07/12 20:42:31    951s] =================================================================
[07/12 20:42:31    951s] **optDesign ... cpu = 0:01:05, real = 0:01:05, mem = 1136.9M, totSessionCpu=0:15:52 **
[07/12 20:42:31    951s] Info: 0 don't touch net , 337 undriven nets excluded from IPO operation.
[07/12 20:42:31    951s] Info: 1 clock net  excluded from IPO operation.
[07/12 20:42:31    952s] --------------------------------------------------- 
[07/12 20:42:31    952s]    Hold Timing Summary  - Initial 
[07/12 20:42:31    952s] --------------------------------------------------- 
[07/12 20:42:31    952s]  Target slack: 0.000 ns
[07/12 20:42:31    952s] View: default 
[07/12 20:42:31    952s] 	WNS: 0.001 
[07/12 20:42:31    952s] 	TNS: 0.000 
[07/12 20:42:31    952s] 	VP: 0 
[07/12 20:42:31    952s] 	Worst hold path end point: cu_0/cw1_reg[28]/RN 
[07/12 20:42:31    952s] --------------------------------------------------- 
[07/12 20:42:31    952s]    Setup Timing Summary  - Initial 
[07/12 20:42:31    952s] --------------------------------------------------- 
[07/12 20:42:31    952s]  Target slack: 0.000 ns
[07/12 20:42:31    952s] View: default 
[07/12 20:42:31    952s] 	WNS: 0.548 
[07/12 20:42:31    952s] 	TNS: 0.000 
[07/12 20:42:31    952s] 	VP: 0 
[07/12 20:42:31    952s] 	Worst setup path end point:datapath_0/decode_map/RF/OUT1_reg[17]/D 
[07/12 20:42:31    952s] --------------------------------------------------- 
[07/12 20:42:31    952s] *** Hold timing is met. Hold fixing is not needed 
[07/12 20:42:31    952s] Latch borrow mode reset to max_borrow
[07/12 20:42:32    953s] Reported timing to dir ./timingReports
[07/12 20:42:32    953s] **optDesign ... cpu = 0:01:06, real = 0:01:06, mem = 1136.9M, totSessionCpu=0:15:53 **
[07/12 20:42:32    953s] End AAE Lib Interpolated Model. (MEM=1381.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:42:32    953s] Begin: glitch net info
[07/12 20:42:33    953s] glitch slack range: number of glitch nets
[07/12 20:42:33    953s] glitch slack < -0.32 : 0
[07/12 20:42:33    953s] -0.32 < glitch slack < -0.28 : 0
[07/12 20:42:33    953s] -0.28 < glitch slack < -0.24 : 0
[07/12 20:42:33    953s] -0.24 < glitch slack < -0.2 : 0
[07/12 20:42:33    953s] -0.2 < glitch slack < -0.16 : 0
[07/12 20:42:33    953s] -0.16 < glitch slack < -0.12 : 0
[07/12 20:42:33    953s] -0.12 < glitch slack < -0.08 : 0
[07/12 20:42:33    953s] -0.08 < glitch slack < -0.04 : 0
[07/12 20:42:33    953s] -0.04 < glitch slack : 0
[07/12 20:42:33    953s] End: glitch net info
[07/12 20:42:33    953s] End AAE Lib Interpolated Model. (MEM=1438.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:42:33    953s] **INFO: Starting Blocking QThread with 1 CPU
[07/12 20:42:33    953s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[07/12 20:42:33    953s] Starting SI iteration 1 using Infinite Timing Windows
[07/12 20:42:33    953s] Begin IPO call back ...
[07/12 20:42:33    953s] End IPO call back ...
[07/12 20:42:33    953s] #################################################################################
[07/12 20:42:33    953s] # Design Stage: PostRoute
[07/12 20:42:33    953s] # Design Name: top_entity
[07/12 20:42:33    953s] # Design Mode: 90nm
[07/12 20:42:33    953s] # Analysis Mode: MMMC OCV 
[07/12 20:42:33    953s] # Parasitics Mode: SPEF/RCDB
[07/12 20:42:33    953s] # Signoff Settings: SI On 
[07/12 20:42:33    953s] #################################################################################
[07/12 20:42:33    953s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:42:33    953s] Setting infinite Tws ...
[07/12 20:42:33    953s] First Iteration Infinite Tw... 
[07/12 20:42:33    953s] Calculate late delays in OCV mode...
[07/12 20:42:33    953s] Calculate early delays in OCV mode...
[07/12 20:42:33    953s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[07/12 20:42:33    953s] Start delay calculation (fullDC) (1 T). (MEM=0)
[07/12 20:42:33    953s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:42:33    953s] Total number of fetched objects 16844
[07/12 20:42:33    953s] AAE_INFO-618: Total number of nets in the design is 16703,  100.0 percent of the nets selected for SI analysis
[07/12 20:42:33    953s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/12 20:42:33    953s] End delay calculation. (MEM=0 CPU=0:00:15.2 REAL=0:00:15.0)
[07/12 20:42:33    953s] End delay calculation (fullDC). (MEM=0 CPU=0:00:16.1 REAL=0:00:16.0)
[07/12 20:42:33    953s] *** CDM Built up (cpu=0:00:16.5  real=0:00:16.0  mem= 0.0M) ***
[07/12 20:42:33    953s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[07/12 20:42:33    953s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/12 20:42:33    953s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 0.0M)
[07/12 20:42:33    953s] Starting SI iteration 2
[07/12 20:42:33    953s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:42:33    953s] Calculate late delays in OCV mode...
[07/12 20:42:33    953s] Calculate early delays in OCV mode...
[07/12 20:42:33    953s] Start delay calculation (fullDC) (1 T). (MEM=0)
[07/12 20:42:33    953s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:42:33    953s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[07/12 20:42:33    953s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 0. 
[07/12 20:42:33    953s] Total number of fetched objects 16844
[07/12 20:42:33    953s] AAE_INFO-618: Total number of nets in the design is 16703,  0.2 percent of the nets selected for SI analysis
[07/12 20:42:33    953s] End delay calculation. (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
[07/12 20:42:33    953s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.7 REAL=0:00:00.0)
[07/12 20:42:33    953s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 0.0M) ***
[07/12 20:42:33    953s] *** Done Building Timing Graph (cpu=0:00:21.4 real=0:00:22.0 totSessionCpu=0:01:31 mem=0.0M)
[07/12 20:42:57    976s]  
_______________________________________________________________________
[07/12 20:42:59    979s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.548  |  1.468  |  0.548  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.072  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.079%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:26.0, REAL=0:00:26.0, MEM=1383.2M
[07/12 20:43:00    979s] **optDesign ... cpu = 0:01:32, real = 0:01:34, mem = 1136.9M, totSessionCpu=0:16:19 **
[07/12 20:43:00    979s]  ReSet Options after AAE Based Opt flow 
[07/12 20:43:00    979s] *** Finished optDesign ***
[07/12 20:43:00    979s] 
[07/12 20:43:00    979s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:34 real=  0:01:35)
[07/12 20:43:00    979s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[07/12 20:43:00    979s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:07.8 real=0:00:07.6)
[07/12 20:43:00    979s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[07/12 20:43:00    979s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:57.2 real=0:00:58.3)
[07/12 20:43:00    979s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[07/12 20:43:00    979s] Info: pop threads available for lower-level modules during optimization.
[07/12 20:43:00    979s] Deleting Lib Analyzer.
[07/12 20:43:00    979s] Opening parasitic data file '/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d' for reading.
[07/12 20:43:00    979s] Closing parasitic data file '/tmp/innovus_temp_19978_microelnsys_ms18.24_L7ooSh/top_entity_19978_Md2WNK.rcdb.d'. 14353 times net's RC data read were performed.
[07/12 20:43:00    979s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1385.2M)
[07/12 20:43:00    979s] Info: Destroy the CCOpt slew target map.
[07/12 20:43:04    980s] Set RLRP Inst: datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][15]
[07/12 20:43:44    980s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[07/12 20:43:44    980s] <CMD> verifyGeometry
[07/12 20:43:44    980s]  *** Starting Verify Geometry (MEM: 1385.2) ***
[07/12 20:43:44    980s] 
[07/12 20:43:44    980s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[07/12 20:43:44    980s]   VERIFY GEOMETRY ...... Starting Verification
[07/12 20:43:44    980s]   VERIFY GEOMETRY ...... Initializing
[07/12 20:43:44    980s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[07/12 20:43:44    980s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[07/12 20:43:44    980s]                   ...... bin size: 2160
[07/12 20:43:44    980s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[07/12 20:43:48    984s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[07/12 20:43:48    984s] 
[07/12 20:43:56    992s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[07/12 20:43:56    992s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[07/12 20:43:56    992s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[07/12 20:43:56    992s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[07/12 20:43:56    992s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[07/12 20:43:56    992s] VG: elapsed time: 12.00
[07/12 20:43:56    992s] Begin Summary ...
[07/12 20:43:56    992s]   Cells       : 0
[07/12 20:43:56    992s]   SameNet     : 0
[07/12 20:43:56    992s]   Wiring      : 0
[07/12 20:43:56    992s]   Antenna     : 0
[07/12 20:43:56    992s]   Short       : 0
[07/12 20:43:56    992s]   Overlap     : 0
[07/12 20:43:56    992s] End Summary
[07/12 20:43:56    992s] 
[07/12 20:43:56    992s]   Verification Complete : 0 Viols.  0 Wrngs.
[07/12 20:43:56    992s] 
[07/12 20:43:56    992s] **********End: VERIFY GEOMETRY**********
[07/12 20:43:56    992s]  *** verify geometry (CPU: 0:00:11.5  MEM: 253.6M)
[07/12 20:43:56    992s] 
[07/12 20:43:56    992s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[07/12 20:44:01    992s] Set RLRP Inst: datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][15]
[07/12 20:45:12    994s] <CMD> reportGateCount -level 5 -limit 100 -outfile Gatecount/Gatecount
[07/12 20:45:12    994s] Gate area 0.7980 um^2
[07/12 20:45:12    994s] [0] top_entity Gates=37409 Cells=13069 Area=29852.4 um^2
[07/12 20:45:12    994s] [1] dep_man Gates=170 Cells=110 Area=135.9 um^2
[07/12 20:45:12    994s] [1] datapath_0 Gates=36620 Cells=12740 Area=29223.3 um^2
[07/12 20:45:12    994s] [2] datapath_0/decode_map Gates=10512 Cells=3645 Area=8388.8 um^2
[07/12 20:45:12    994s] [3] datapath_0/decode_map/RF Gates=10460 Cells=3607 Area=8347.1 um^2
[07/12 20:45:12    994s] [2] datapath_0/execute_map Gates=3825 Cells=2224 Area=3052.9 um^2
[07/12 20:45:12    994s] [3] datapath_0/execute_map/Alu_exe Gates=3641 Cells=2118 Area=2905.8 um^2
[07/12 20:45:12    994s] [4] datapath_0/execute_map/Alu_exe/Shifter_exe Gates=2246 Cells=1247 Area=1792.6 um^2
[07/12 20:45:12    994s] [5] datapath_0/execute_map/Alu_exe/Shifter_exe/C88 Gates=348 Cells=177 Area=278.0 um^2
[07/12 20:45:12    994s] [5] datapath_0/execute_map/Alu_exe/Shifter_exe/C86 Gates=304 Cells=206 Area=242.6 um^2
[07/12 20:45:12    994s] [5] datapath_0/execute_map/Alu_exe/Shifter_exe/C50 Gates=292 Cells=197 Area=233.3 um^2
[07/12 20:45:12    994s] [5] datapath_0/execute_map/Alu_exe/Shifter_exe/C48 Gates=303 Cells=204 Area=242.1 um^2
[07/12 20:45:12    994s] [5] datapath_0/execute_map/Alu_exe/Shifter_exe/C10 Gates=388 Cells=175 Area=309.9 um^2
[07/12 20:45:12    994s] [5] datapath_0/execute_map/Alu_exe/Shifter_exe/C8 Gates=388 Cells=175 Area=309.9 um^2
[07/12 20:45:12    994s] [4] datapath_0/execute_map/Alu_exe/mult_exe Gates=1267 Cells=761 Area=1011.1 um^2
[07/12 20:45:12    994s] [5] datapath_0/execute_map/Alu_exe/mult_exe/mux_0_1 Gates=112 Cells=63 Area=89.9 um^2
[07/12 20:45:12    994s] [5] datapath_0/execute_map/Alu_exe/mult_exe/mux_i_1 Gates=122 Cells=76 Area=97.9 um^2
[07/12 20:45:12    994s] [5] datapath_0/execute_map/Alu_exe/mult_exe/mux_i_2 Gates=142 Cells=88 Area=113.8 um^2
[07/12 20:45:12    994s] [5] datapath_0/execute_map/Alu_exe/mult_exe/mux_i_3 Gates=141 Cells=84 Area=113.0 um^2
[07/12 20:45:12    994s] [5] datapath_0/execute_map/Alu_exe/mult_exe/mux_i_4 Gates=153 Cells=90 Area=122.4 um^2
[07/12 20:45:12    994s] [5] datapath_0/execute_map/Alu_exe/mult_exe/mux_i_5 Gates=164 Cells=96 Area=130.9 um^2
[07/12 20:45:12    994s] [5] datapath_0/execute_map/Alu_exe/mult_exe/mux_i_6 Gates=174 Cells=102 Area=139.4 um^2
[07/12 20:45:12    994s] [5] datapath_0/execute_map/Alu_exe/mult_exe/mux_i_7 Gates=185 Cells=108 Area=147.9 um^2
[07/12 20:45:12    994s] [3] datapath_0/execute_map/mux_alu_32 Gates=184 Cells=106 Area=147.1 um^2
[07/12 20:45:12    994s] [2] datapath_0/mem_access_map Gates=22282 Cells=6871 Area=17781.6 um^2
[07/12 20:45:12    994s] [3] datapath_0/mem_access_map/DRAM_0 Gates=22282 Cells=6871 Area=17781.6 um^2
[07/12 20:45:12    994s] [1] cu_0 Gates=516 Cells=155 Area=412.0 um^2
[07/12 20:45:17    995s] Set RLRP Inst: datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][15]
[07/12 20:45:55    996s] <CMD> saveNetlist top_entity_final.v
[07/12 20:45:55    996s] Writing Netlist "top_entity_final.v" ...
[07/12 20:46:08    996s] <CMD> all_hold_analysis_views 
[07/12 20:46:08    996s] <CMD> all_setup_analysis_views 
[07/12 20:46:18    996s] <CMD> write_sdf  -ideal_clock_network top_entity_final.sdf
[07/12 20:46:18    996s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[07/12 20:46:18    996s] Starting SI iteration 1 using Infinite Timing Windows
[07/12 20:46:18    996s] Begin IPO call back ...
[07/12 20:46:18    997s] End IPO call back ...
[07/12 20:46:19    997s] #################################################################################
[07/12 20:46:19    997s] # Design Stage: PostRoute
[07/12 20:46:19    997s] # Design Name: top_entity
[07/12 20:46:19    997s] # Design Mode: 90nm
[07/12 20:46:19    997s] # Analysis Mode: MMMC OCV 
[07/12 20:46:19    997s] # Parasitics Mode: SPEF/RCDB
[07/12 20:46:19    997s] # Signoff Settings: SI On 
[07/12 20:46:19    997s] #################################################################################
[07/12 20:46:20    999s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:46:20    999s] Setting infinite Tws ...
[07/12 20:46:20    999s] First Iteration Infinite Tw... 
[07/12 20:46:20    999s] Topological Sorting (REAL = 0:00:00.0, MEM = 1465.1M, InitMEM = 1463.1M)
[07/12 20:46:20    999s] Start delay calculation (fullDC) (1 T). (MEM=1465.14)
[07/12 20:46:21    999s] End AAE Lib Interpolated Model. (MEM=1473.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:46:38   1016s] Total number of fetched objects 16844
[07/12 20:46:38   1016s] AAE_INFO-618: Total number of nets in the design is 16703,  100.0 percent of the nets selected for SI analysis
[07/12 20:46:38   1016s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[07/12 20:46:38   1016s] End delay calculation. (MEM=1503.98 CPU=0:00:16.8 REAL=0:00:17.0)
[07/12 20:46:38   1016s] End delay calculation (fullDC). (MEM=1503.98 CPU=0:00:17.8 REAL=0:00:18.0)
[07/12 20:46:38   1016s] *** CDM Built up (cpu=0:00:19.2  real=0:00:19.0  mem= 1504.0M) ***
[07/12 20:46:39   1018s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1504.0M)
[07/12 20:46:39   1018s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/12 20:46:39   1018s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1504.0M)
[07/12 20:46:39   1018s] Starting SI iteration 2
[07/12 20:46:39   1018s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:46:39   1018s] Start delay calculation (fullDC) (1 T). (MEM=1503.98)
[07/12 20:46:40   1018s] End AAE Lib Interpolated Model. (MEM=1503.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:46:40   1019s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[07/12 20:46:40   1019s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 16844. 
[07/12 20:46:40   1019s] Total number of fetched objects 16844
[07/12 20:46:40   1019s] AAE_INFO-618: Total number of nets in the design is 16703,  0.2 percent of the nets selected for SI analysis
[07/12 20:46:40   1019s] End delay calculation. (MEM=1503.98 CPU=0:00:00.8 REAL=0:00:00.0)
[07/12 20:46:40   1019s] End delay calculation (fullDC). (MEM=1503.98 CPU=0:00:00.9 REAL=0:00:01.0)
[07/12 20:46:40   1019s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1504.0M) ***
[07/13 12:51:16   1176s] Set RLRP Inst: datapath_0/mem_access_map/DRAM_0/DRAM_mem_reg[66][15]
