-- VHDL Entity idx_fpga_lib.CtState.interface
--
-- Created:
--          by - nort.UNKNOWN (NORT-NBX200T)
--          at - 13:47:17 01/11/2010
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2009.1 (Build 12)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;

ENTITY CtState IS
   PORT( 
      CtEn    : IN     std_ulogic;
      F8M     : IN     std_ulogic;
      PosEn   : IN     std_ulogic;
      RdEn    : IN     std_ulogic;
      StepClk : IN     std_ulogic;
      WrEn    : IN     std_ulogic;
      rst     : IN     std_logic;
      ClkEn   : OUT    std_ulogic;
      Ld      : OUT    std_ulogic
   );

-- Declarations

END CtState ;

--
-- VHDL Architecture idx_fpga_lib.CtState.struct
--
-- Created:
--          by - nort.UNKNOWN (NORT-NBX200T)
--          at - 13:47:18 01/11/2010
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2009.1 (Build 12)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;

LIBRARY idx_fpga_lib;

ARCHITECTURE struct OF CtState IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL Ldd  : std_ulogic;
   SIGNAL R    : std_ulogic;
   SIGNAL W    : std_ulogic;
   SIGNAL dout : std_ulogic;


   -- Component Declarations
   COMPONENT CtStA
   PORT (
      F8M : IN     std_ulogic ;
      W   : IN     std_ulogic ;
      rst : IN     std_ulogic ;
      Ld  : OUT    std_ulogic ;
      Ldd : OUT    std_ulogic 
   );
   END COMPONENT;
   COMPONENT CtStB
   PORT (
      F8M     : IN     std_ulogic ;
      Ldd     : IN     std_ulogic ;
      R       : IN     std_ulogic ;
      StepClk : IN     std_ulogic ;
      W       : IN     std_ulogic ;
      rst     : IN     std_ulogic ;
      ClkEn   : OUT    std_ulogic 
   );
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   FOR ALL : CtStA USE ENTITY idx_fpga_lib.CtStA;
   FOR ALL : CtStB USE ENTITY idx_fpga_lib.CtStB;
   -- pragma synthesis_on


BEGIN

   -- ModuleWare code(v1.9) for instance 'U_1' of 'and'
   W <= dout AND WrEn;

   -- ModuleWare code(v1.9) for instance 'U_2' of 'and'
   R <= PosEn AND RdEn;

   -- ModuleWare code(v1.9) for instance 'U_0' of 'or'
   dout <= CtEn OR PosEn;

   -- Instance port mappings.
   CtStA1 : CtStA
      PORT MAP (
         F8M => F8M,
         W   => W,
         rst => rst,
         Ld  => Ld,
         Ldd => Ldd
      );
   CtStB1 : CtStB
      PORT MAP (
         F8M     => F8M,
         Ldd     => Ldd,
         R       => R,
         StepClk => StepClk,
         W       => W,
         rst     => rst,
         ClkEn   => ClkEn
      );

END struct;
