# do CodeBlockSegmentation.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:49 on Mar 05,2020
# vlog -work work CodeBlockSegmentation.vo 
# -- Compiling module data_fsm
# 
# Top level modules:
# 	data_fsm
# End time: 00:03:49 on Mar 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:49 on Mar 05,2020
# vlog -work work control_path_test.vwf.vt 
# -- Compiling module data_fsm_vlg_vec_tst
# 
# Top level modules:
# 	data_fsm_vlg_vec_tst
# End time: 00:03:49 on Mar 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.data_fsm_vlg_vec_tst 
# Start time: 00:03:49 on Mar 05,2020
# Loading work.data_fsm_vlg_vec_tst
# Loading work.data_fsm
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : control_path_test.vwf.vt(74)
#    Time: 2 us  Iteration: 0  Instance: /data_fsm_vlg_vec_tst
# End time: 00:03:50 on Mar 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
