# do MIC1.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ula_32bit
# 
# Top level modules:
# 	ula_32bit
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ula_32bit_vlg_sample_tst
# -- Compiling module ula_32bit_vlg_check_tst
# -- Compiling module ula_32bit_vlg_vec_tst
# 
# Top level modules:
# 	ula_32bit_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.ula_32bit_vlg_vec_tst 
# Loading work.ula_32bit_vlg_vec_tst
# Loading work.ula_32bit
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading work.ula_32bit_vlg_sample_tst
# Loading work.ula_32bit_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from MIC1_v.sdo
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# Loading timing data from MIC1_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /ula_32bit_vlg_vec_tst File: MIC1.vt
# ERROR! Vector Mismatch for output port COUT :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port S[3] :: @time = 1000000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 00000000000000000000000000001000
# ERROR! Vector Mismatch for output port S[0] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[4] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[5] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[6] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[7] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[8] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[9] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[10] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[11] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[12] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[13] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[14] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[15] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[16] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[17] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[18] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[19] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[20] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[21] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[22] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[23] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[24] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[25] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[26] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[27] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[28] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[29] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[30] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
# ERROR! Vector Mismatch for output port S[31] :: @time = 1100000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111110001
#          31 mismatched vectors : Simulation failed !
# ** Note: $finish    : MIC1.vt(1411)
#    Time: 1600 ns  Iteration: 0  Instance: /ula_32bit_vlg_vec_tst/tb_out
