.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* D */
.set D__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set D__0__MASK, 0x01
.set D__0__PC, CYREG_PRT2_PC0
.set D__0__PORT, 2
.set D__0__SHIFT, 0
.set D__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set D__1__MASK, 0x02
.set D__1__PC, CYREG_PRT2_PC1
.set D__1__PORT, 2
.set D__1__SHIFT, 1
.set D__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set D__2__MASK, 0x04
.set D__2__PC, CYREG_PRT2_PC2
.set D__2__PORT, 2
.set D__2__SHIFT, 2
.set D__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set D__3__MASK, 0x08
.set D__3__PC, CYREG_PRT2_PC3
.set D__3__PORT, 2
.set D__3__SHIFT, 3
.set D__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set D__4__MASK, 0x10
.set D__4__PC, CYREG_PRT2_PC4
.set D__4__PORT, 2
.set D__4__SHIFT, 4
.set D__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set D__5__MASK, 0x20
.set D__5__PC, CYREG_PRT2_PC5
.set D__5__PORT, 2
.set D__5__SHIFT, 5
.set D__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set D__6__MASK, 0x40
.set D__6__PC, CYREG_PRT2_PC6
.set D__6__PORT, 2
.set D__6__SHIFT, 6
.set D__7__INTTYPE, CYREG_PICU2_INTTYPE7
.set D__7__MASK, 0x80
.set D__7__PC, CYREG_PRT2_PC7
.set D__7__PORT, 2
.set D__7__SHIFT, 7
.set D__AG, CYREG_PRT2_AG
.set D__AMUX, CYREG_PRT2_AMUX
.set D__BIE, CYREG_PRT2_BIE
.set D__BIT_MASK, CYREG_PRT2_BIT_MASK
.set D__BYP, CYREG_PRT2_BYP
.set D__CTL, CYREG_PRT2_CTL
.set D__DM0, CYREG_PRT2_DM0
.set D__DM1, CYREG_PRT2_DM1
.set D__DM2, CYREG_PRT2_DM2
.set D__DR, CYREG_PRT2_DR
.set D__INP_DIS, CYREG_PRT2_INP_DIS
.set D__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set D__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set D__LCD_EN, CYREG_PRT2_LCD_EN
.set D__MASK, 0xFF
.set D__PORT, 2
.set D__PRT, CYREG_PRT2_PRT
.set D__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set D__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set D__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set D__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set D__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set D__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set D__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set D__PS, CYREG_PRT2_PS
.set D__SHIFT, 0
.set D__SLW, CYREG_PRT2_SLW

/* CS */
.set CS__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set CS__0__MASK, 0x01
.set CS__0__PC, CYREG_IO_PC_PRT15_PC0
.set CS__0__PORT, 15
.set CS__0__SHIFT, 0
.set CS__1__INTTYPE, CYREG_PICU15_INTTYPE1
.set CS__1__MASK, 0x02
.set CS__1__PC, CYREG_IO_PC_PRT15_PC1
.set CS__1__PORT, 15
.set CS__1__SHIFT, 1
.set CS__2__INTTYPE, CYREG_PICU15_INTTYPE2
.set CS__2__MASK, 0x04
.set CS__2__PC, CYREG_IO_PC_PRT15_PC2
.set CS__2__PORT, 15
.set CS__2__SHIFT, 2
.set CS__3__INTTYPE, CYREG_PICU15_INTTYPE3
.set CS__3__MASK, 0x08
.set CS__3__PC, CYREG_IO_PC_PRT15_PC3
.set CS__3__PORT, 15
.set CS__3__SHIFT, 3
.set CS__AG, CYREG_PRT15_AG
.set CS__AMUX, CYREG_PRT15_AMUX
.set CS__BIE, CYREG_PRT15_BIE
.set CS__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CS__BYP, CYREG_PRT15_BYP
.set CS__CTL, CYREG_PRT15_CTL
.set CS__DM0, CYREG_PRT15_DM0
.set CS__DM1, CYREG_PRT15_DM1
.set CS__DM2, CYREG_PRT15_DM2
.set CS__DR, CYREG_PRT15_DR
.set CS__INP_DIS, CYREG_PRT15_INP_DIS
.set CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set CS__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CS__LCD_EN, CYREG_PRT15_LCD_EN
.set CS__MASK, 0x0F
.set CS__PORT, 15
.set CS__PRT, CYREG_PRT15_PRT
.set CS__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CS__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CS__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CS__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CS__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CS__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CS__PS, CYREG_PRT15_PS
.set CS__SHIFT, 0
.set CS__SLW, CYREG_PRT15_SLW

/* OE */
.set OE_Sync_ctrl_reg__0__MASK, 0x01
.set OE_Sync_ctrl_reg__0__POS, 0
.set OE_Sync_ctrl_reg__1__MASK, 0x02
.set OE_Sync_ctrl_reg__1__POS, 1
.set OE_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set OE_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set OE_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set OE_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set OE_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set OE_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set OE_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set OE_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set OE_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set OE_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set OE_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set OE_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set OE_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB13_CTL
.set OE_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set OE_Sync_ctrl_reg__MASK, 0x03
.set OE_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set OE_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set OE_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB13_MSK

/* SW_Comparator_ctComp */
.set SW_Comparator_ctComp__CLK, CYREG_CMP3_CLK
.set SW_Comparator_ctComp__CMP_MASK, 0x08
.set SW_Comparator_ctComp__CMP_NUMBER, 3
.set SW_Comparator_ctComp__CR, CYREG_CMP3_CR
.set SW_Comparator_ctComp__LUT__CR, CYREG_LUT3_CR
.set SW_Comparator_ctComp__LUT__MSK, CYREG_LUT_MSK
.set SW_Comparator_ctComp__LUT__MSK_MASK, 0x08
.set SW_Comparator_ctComp__LUT__MSK_SHIFT, 3
.set SW_Comparator_ctComp__LUT__MX, CYREG_LUT3_MX
.set SW_Comparator_ctComp__LUT__SR, CYREG_LUT_SR
.set SW_Comparator_ctComp__LUT__SR_MASK, 0x08
.set SW_Comparator_ctComp__LUT__SR_SHIFT, 3
.set SW_Comparator_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set SW_Comparator_ctComp__PM_ACT_MSK, 0x08
.set SW_Comparator_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set SW_Comparator_ctComp__PM_STBY_MSK, 0x08
.set SW_Comparator_ctComp__SW0, CYREG_CMP3_SW0
.set SW_Comparator_ctComp__SW2, CYREG_CMP3_SW2
.set SW_Comparator_ctComp__SW3, CYREG_CMP3_SW3
.set SW_Comparator_ctComp__SW4, CYREG_CMP3_SW4
.set SW_Comparator_ctComp__SW6, CYREG_CMP3_SW6
.set SW_Comparator_ctComp__TR0, CYREG_CMP3_TR0
.set SW_Comparator_ctComp__TR1, CYREG_CMP3_TR1
.set SW_Comparator_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP3_TR0
.set SW_Comparator_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
.set SW_Comparator_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP3_TR1
.set SW_Comparator_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
.set SW_Comparator_ctComp__WRK, CYREG_CMP_WRK
.set SW_Comparator_ctComp__WRK_MASK, 0x08
.set SW_Comparator_ctComp__WRK_SHIFT, 3

/* SW_DAC_viDAC8 */
.set SW_DAC_viDAC8__CR0, CYREG_DAC2_CR0
.set SW_DAC_viDAC8__CR1, CYREG_DAC2_CR1
.set SW_DAC_viDAC8__D, CYREG_DAC2_D
.set SW_DAC_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set SW_DAC_viDAC8__PM_ACT_MSK, 0x04
.set SW_DAC_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set SW_DAC_viDAC8__PM_STBY_MSK, 0x04
.set SW_DAC_viDAC8__STROBE, CYREG_DAC2_STROBE
.set SW_DAC_viDAC8__SW0, CYREG_DAC2_SW0
.set SW_DAC_viDAC8__SW2, CYREG_DAC2_SW2
.set SW_DAC_viDAC8__SW3, CYREG_DAC2_SW3
.set SW_DAC_viDAC8__SW4, CYREG_DAC2_SW4
.set SW_DAC_viDAC8__TR, CYREG_DAC2_TR
.set SW_DAC_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set SW_DAC_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set SW_DAC_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set SW_DAC_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set SW_DAC_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set SW_DAC_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set SW_DAC_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set SW_DAC_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set SW_DAC_viDAC8__TST, CYREG_DAC2_TST

/* SW_Quad_Clock */
.set SW_Quad_Clock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set SW_Quad_Clock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set SW_Quad_Clock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set SW_Quad_Clock__CFG2_SRC_SEL_MASK, 0x07
.set SW_Quad_Clock__INDEX, 0x04
.set SW_Quad_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SW_Quad_Clock__PM_ACT_MSK, 0x10
.set SW_Quad_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SW_Quad_Clock__PM_STBY_MSK, 0x10

/* SW_SW_1 */
.set SW_SW_1__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set SW_SW_1__0__MASK, 0x10
.set SW_SW_1__0__PC, CYREG_PRT0_PC4
.set SW_SW_1__0__PORT, 0
.set SW_SW_1__0__SHIFT, 4
.set SW_SW_1__AG, CYREG_PRT0_AG
.set SW_SW_1__AMUX, CYREG_PRT0_AMUX
.set SW_SW_1__BIE, CYREG_PRT0_BIE
.set SW_SW_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SW_SW_1__BYP, CYREG_PRT0_BYP
.set SW_SW_1__CTL, CYREG_PRT0_CTL
.set SW_SW_1__DM0, CYREG_PRT0_DM0
.set SW_SW_1__DM1, CYREG_PRT0_DM1
.set SW_SW_1__DM2, CYREG_PRT0_DM2
.set SW_SW_1__DR, CYREG_PRT0_DR
.set SW_SW_1__INP_DIS, CYREG_PRT0_INP_DIS
.set SW_SW_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SW_SW_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SW_SW_1__LCD_EN, CYREG_PRT0_LCD_EN
.set SW_SW_1__MASK, 0x10
.set SW_SW_1__PORT, 0
.set SW_SW_1__PRT, CYREG_PRT0_PRT
.set SW_SW_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SW_SW_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SW_SW_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SW_SW_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SW_SW_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SW_SW_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SW_SW_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SW_SW_1__PS, CYREG_PRT0_PS
.set SW_SW_1__SHIFT, 4
.set SW_SW_1__SLW, CYREG_PRT0_SLW

/* SW_SW_2 */
.set SW_SW_2__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set SW_SW_2__0__MASK, 0x08
.set SW_SW_2__0__PC, CYREG_PRT0_PC3
.set SW_SW_2__0__PORT, 0
.set SW_SW_2__0__SHIFT, 3
.set SW_SW_2__AG, CYREG_PRT0_AG
.set SW_SW_2__AMUX, CYREG_PRT0_AMUX
.set SW_SW_2__BIE, CYREG_PRT0_BIE
.set SW_SW_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SW_SW_2__BYP, CYREG_PRT0_BYP
.set SW_SW_2__CTL, CYREG_PRT0_CTL
.set SW_SW_2__DM0, CYREG_PRT0_DM0
.set SW_SW_2__DM1, CYREG_PRT0_DM1
.set SW_SW_2__DM2, CYREG_PRT0_DM2
.set SW_SW_2__DR, CYREG_PRT0_DR
.set SW_SW_2__INP_DIS, CYREG_PRT0_INP_DIS
.set SW_SW_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SW_SW_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SW_SW_2__LCD_EN, CYREG_PRT0_LCD_EN
.set SW_SW_2__MASK, 0x08
.set SW_SW_2__PORT, 0
.set SW_SW_2__PRT, CYREG_PRT0_PRT
.set SW_SW_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SW_SW_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SW_SW_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SW_SW_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SW_SW_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SW_SW_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SW_SW_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SW_SW_2__PS, CYREG_PRT0_PS
.set SW_SW_2__SHIFT, 3
.set SW_SW_2__SLW, CYREG_PRT0_SLW

/* SW_SW_3 */
.set SW_SW_3__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set SW_SW_3__0__MASK, 0x04
.set SW_SW_3__0__PC, CYREG_PRT0_PC2
.set SW_SW_3__0__PORT, 0
.set SW_SW_3__0__SHIFT, 2
.set SW_SW_3__AG, CYREG_PRT0_AG
.set SW_SW_3__AMUX, CYREG_PRT0_AMUX
.set SW_SW_3__BIE, CYREG_PRT0_BIE
.set SW_SW_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SW_SW_3__BYP, CYREG_PRT0_BYP
.set SW_SW_3__CTL, CYREG_PRT0_CTL
.set SW_SW_3__DM0, CYREG_PRT0_DM0
.set SW_SW_3__DM1, CYREG_PRT0_DM1
.set SW_SW_3__DM2, CYREG_PRT0_DM2
.set SW_SW_3__DR, CYREG_PRT0_DR
.set SW_SW_3__INP_DIS, CYREG_PRT0_INP_DIS
.set SW_SW_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SW_SW_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SW_SW_3__LCD_EN, CYREG_PRT0_LCD_EN
.set SW_SW_3__MASK, 0x04
.set SW_SW_3__PORT, 0
.set SW_SW_3__PRT, CYREG_PRT0_PRT
.set SW_SW_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SW_SW_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SW_SW_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SW_SW_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SW_SW_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SW_SW_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SW_SW_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SW_SW_3__PS, CYREG_PRT0_PS
.set SW_SW_3__SHIFT, 2
.set SW_SW_3__SLW, CYREG_PRT0_SLW

/* LCD_CLK */
.set LCD_CLK__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set LCD_CLK__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set LCD_CLK__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set LCD_CLK__CFG2_SRC_SEL_MASK, 0x07
.set LCD_CLK__INDEX, 0x03
.set LCD_CLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set LCD_CLK__PM_ACT_MSK, 0x08
.set LCD_CLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set LCD_CLK__PM_STBY_MSK, 0x08

/* LCD_DMA */
.set LCD_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set LCD_DMA__DRQ_NUMBER, 2
.set LCD_DMA__NUMBEROF_TDS, 0
.set LCD_DMA__PRIORITY, 2
.set LCD_DMA__TERMIN_EN, 0
.set LCD_DMA__TERMIN_SEL, 0
.set LCD_DMA__TERMOUT0_EN, 0
.set LCD_DMA__TERMOUT0_SEL, 0
.set LCD_DMA__TERMOUT1_EN, 0
.set LCD_DMA__TERMOUT1_SEL, 0
.set LCD_dp__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set LCD_dp__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set LCD_dp__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set LCD_dp__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set LCD_dp__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set LCD_dp__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set LCD_dp__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set LCD_dp__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set LCD_dp__A0_REG, CYREG_B1_UDB09_A0
.set LCD_dp__A1_REG, CYREG_B1_UDB09_A1
.set LCD_dp__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set LCD_dp__D0_REG, CYREG_B1_UDB09_D0
.set LCD_dp__D1_REG, CYREG_B1_UDB09_D1
.set LCD_dp__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set LCD_dp__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set LCD_dp__F0_REG, CYREG_B1_UDB09_F0
.set LCD_dp__F1_REG, CYREG_B1_UDB09_F1
.set LCD_dp__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set LCD_dp__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set LCD_dp_PO__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set LCD_dp_PO__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set LCD_dp_PO__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set LCD_dp_PO__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set LCD_dp_PO__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set LCD_dp_PO__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set LCD_dp_PO__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set LCD_dp_PO__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set LCD_dp_PO__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set LCD_dp_PO__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set LCD_dp_PO__CONTROL_REG, CYREG_B1_UDB09_CTL
.set LCD_dp_PO__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set LCD_dp_PO__COUNT_REG, CYREG_B1_UDB09_CTL
.set LCD_dp_PO__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set LCD_dp_PO__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set LCD_dp_PO__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set LCD_dp_PO__PERIOD_REG, CYREG_B1_UDB09_MSK
.set LCD_FIFO_Status__0__MASK, 0x01
.set LCD_FIFO_Status__0__POS, 0
.set LCD_FIFO_Status__1__MASK, 0x02
.set LCD_FIFO_Status__1__POS, 1
.set LCD_FIFO_Status__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set LCD_FIFO_Status__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set LCD_FIFO_Status__MASK, 0x03
.set LCD_FIFO_Status__MASK_REG, CYREG_B0_UDB07_MSK
.set LCD_FIFO_Status__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set LCD_FIFO_Status__STATUS_REG, CYREG_B0_UDB07_ST

/* LCD_RD */
.set LCD_RD__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set LCD_RD__0__MASK, 0x40
.set LCD_RD__0__PC, CYREG_PRT3_PC6
.set LCD_RD__0__PORT, 3
.set LCD_RD__0__SHIFT, 6
.set LCD_RD__AG, CYREG_PRT3_AG
.set LCD_RD__AMUX, CYREG_PRT3_AMUX
.set LCD_RD__BIE, CYREG_PRT3_BIE
.set LCD_RD__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LCD_RD__BYP, CYREG_PRT3_BYP
.set LCD_RD__CTL, CYREG_PRT3_CTL
.set LCD_RD__DM0, CYREG_PRT3_DM0
.set LCD_RD__DM1, CYREG_PRT3_DM1
.set LCD_RD__DM2, CYREG_PRT3_DM2
.set LCD_RD__DR, CYREG_PRT3_DR
.set LCD_RD__INP_DIS, CYREG_PRT3_INP_DIS
.set LCD_RD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LCD_RD__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LCD_RD__LCD_EN, CYREG_PRT3_LCD_EN
.set LCD_RD__MASK, 0x40
.set LCD_RD__PORT, 3
.set LCD_RD__PRT, CYREG_PRT3_PRT
.set LCD_RD__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LCD_RD__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LCD_RD__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LCD_RD__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LCD_RD__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LCD_RD__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LCD_RD__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LCD_RD__PS, CYREG_PRT3_PS
.set LCD_RD__SHIFT, 6
.set LCD_RD__SLW, CYREG_PRT3_SLW

/* LCD_RS */
.set LCD_RS__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set LCD_RS__0__MASK, 0x80
.set LCD_RS__0__PC, CYREG_PRT3_PC7
.set LCD_RS__0__PORT, 3
.set LCD_RS__0__SHIFT, 7
.set LCD_RS__AG, CYREG_PRT3_AG
.set LCD_RS__AMUX, CYREG_PRT3_AMUX
.set LCD_RS__BIE, CYREG_PRT3_BIE
.set LCD_RS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LCD_RS__BYP, CYREG_PRT3_BYP
.set LCD_RS__CTL, CYREG_PRT3_CTL
.set LCD_RS__DM0, CYREG_PRT3_DM0
.set LCD_RS__DM1, CYREG_PRT3_DM1
.set LCD_RS__DM2, CYREG_PRT3_DM2
.set LCD_RS__DR, CYREG_PRT3_DR
.set LCD_RS__INP_DIS, CYREG_PRT3_INP_DIS
.set LCD_RS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LCD_RS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LCD_RS__LCD_EN, CYREG_PRT3_LCD_EN
.set LCD_RS__MASK, 0x80
.set LCD_RS__PORT, 3
.set LCD_RS__PRT, CYREG_PRT3_PRT
.set LCD_RS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LCD_RS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LCD_RS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LCD_RS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LCD_RS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LCD_RS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LCD_RS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LCD_RS__PS, CYREG_PRT3_PS
.set LCD_RS__SHIFT, 7
.set LCD_RS__SLW, CYREG_PRT3_SLW

/* LCD_WR */
.set LCD_WR__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set LCD_WR__0__MASK, 0x20
.set LCD_WR__0__PC, CYREG_PRT3_PC5
.set LCD_WR__0__PORT, 3
.set LCD_WR__0__SHIFT, 5
.set LCD_WR__AG, CYREG_PRT3_AG
.set LCD_WR__AMUX, CYREG_PRT3_AMUX
.set LCD_WR__BIE, CYREG_PRT3_BIE
.set LCD_WR__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LCD_WR__BYP, CYREG_PRT3_BYP
.set LCD_WR__CTL, CYREG_PRT3_CTL
.set LCD_WR__DM0, CYREG_PRT3_DM0
.set LCD_WR__DM1, CYREG_PRT3_DM1
.set LCD_WR__DM2, CYREG_PRT3_DM2
.set LCD_WR__DR, CYREG_PRT3_DR
.set LCD_WR__INP_DIS, CYREG_PRT3_INP_DIS
.set LCD_WR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LCD_WR__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LCD_WR__LCD_EN, CYREG_PRT3_LCD_EN
.set LCD_WR__MASK, 0x20
.set LCD_WR__PORT, 3
.set LCD_WR__PRT, CYREG_PRT3_PRT
.set LCD_WR__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LCD_WR__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LCD_WR__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LCD_WR__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LCD_WR__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LCD_WR__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LCD_WR__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LCD_WR__PS, CYREG_PRT3_PS
.set LCD_WR__SHIFT, 5
.set LCD_WR__SLW, CYREG_PRT3_SLW

/* RST */
.set RST__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set RST__0__MASK, 0x04
.set RST__0__PC, CYREG_PRT3_PC2
.set RST__0__PORT, 3
.set RST__0__SHIFT, 2
.set RST__AG, CYREG_PRT3_AG
.set RST__AMUX, CYREG_PRT3_AMUX
.set RST__BIE, CYREG_PRT3_BIE
.set RST__BIT_MASK, CYREG_PRT3_BIT_MASK
.set RST__BYP, CYREG_PRT3_BYP
.set RST__CTL, CYREG_PRT3_CTL
.set RST__DM0, CYREG_PRT3_DM0
.set RST__DM1, CYREG_PRT3_DM1
.set RST__DM2, CYREG_PRT3_DM2
.set RST__DR, CYREG_PRT3_DR
.set RST__INP_DIS, CYREG_PRT3_INP_DIS
.set RST__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set RST__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set RST__LCD_EN, CYREG_PRT3_LCD_EN
.set RST__MASK, 0x04
.set RST__PORT, 3
.set RST__PRT, CYREG_PRT3_PRT
.set RST__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set RST__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set RST__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set RST__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set RST__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set RST__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set RST__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set RST__PS, CYREG_PRT3_PS
.set RST__SHIFT, 2
.set RST__SLW, CYREG_PRT3_SLW

/* HREF */
.set HREF__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set HREF__0__MASK, 0x20
.set HREF__0__PC, CYREG_IO_PC_PRT15_PC5
.set HREF__0__PORT, 15
.set HREF__0__SHIFT, 5
.set HREF__AG, CYREG_PRT15_AG
.set HREF__AMUX, CYREG_PRT15_AMUX
.set HREF__BIE, CYREG_PRT15_BIE
.set HREF__BIT_MASK, CYREG_PRT15_BIT_MASK
.set HREF__BYP, CYREG_PRT15_BYP
.set HREF__CTL, CYREG_PRT15_CTL
.set HREF__DM0, CYREG_PRT15_DM0
.set HREF__DM1, CYREG_PRT15_DM1
.set HREF__DM2, CYREG_PRT15_DM2
.set HREF__DR, CYREG_PRT15_DR
.set HREF__INP_DIS, CYREG_PRT15_INP_DIS
.set HREF__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set HREF__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set HREF__LCD_EN, CYREG_PRT15_LCD_EN
.set HREF__MASK, 0x20
.set HREF__PORT, 15
.set HREF__PRT, CYREG_PRT15_PRT
.set HREF__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set HREF__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set HREF__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set HREF__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set HREF__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set HREF__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set HREF__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set HREF__PS, CYREG_PRT15_PS
.set HREF__SHIFT, 5
.set HREF__SLW, CYREG_PRT15_SLW

/* SE1A */
.set SE1A__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set SE1A__0__MASK, 0x08
.set SE1A__0__PC, CYREG_PRT3_PC3
.set SE1A__0__PORT, 3
.set SE1A__0__SHIFT, 3
.set SE1A__AG, CYREG_PRT3_AG
.set SE1A__AMUX, CYREG_PRT3_AMUX
.set SE1A__BIE, CYREG_PRT3_BIE
.set SE1A__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SE1A__BYP, CYREG_PRT3_BYP
.set SE1A__CTL, CYREG_PRT3_CTL
.set SE1A__DM0, CYREG_PRT3_DM0
.set SE1A__DM1, CYREG_PRT3_DM1
.set SE1A__DM2, CYREG_PRT3_DM2
.set SE1A__DR, CYREG_PRT3_DR
.set SE1A__INP_DIS, CYREG_PRT3_INP_DIS
.set SE1A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SE1A__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SE1A__LCD_EN, CYREG_PRT3_LCD_EN
.set SE1A__MASK, 0x08
.set SE1A__PORT, 3
.set SE1A__PRT, CYREG_PRT3_PRT
.set SE1A__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SE1A__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SE1A__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SE1A__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SE1A__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SE1A__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SE1A__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SE1A__PS, CYREG_PRT3_PS
.set SE1A__SHIFT, 3
.set SE1A__SLW, CYREG_PRT3_SLW

/* SE1B */
.set SE1B__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set SE1B__0__MASK, 0x10
.set SE1B__0__PC, CYREG_PRT3_PC4
.set SE1B__0__PORT, 3
.set SE1B__0__SHIFT, 4
.set SE1B__AG, CYREG_PRT3_AG
.set SE1B__AMUX, CYREG_PRT3_AMUX
.set SE1B__BIE, CYREG_PRT3_BIE
.set SE1B__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SE1B__BYP, CYREG_PRT3_BYP
.set SE1B__CTL, CYREG_PRT3_CTL
.set SE1B__DM0, CYREG_PRT3_DM0
.set SE1B__DM1, CYREG_PRT3_DM1
.set SE1B__DM2, CYREG_PRT3_DM2
.set SE1B__DR, CYREG_PRT3_DR
.set SE1B__INP_DIS, CYREG_PRT3_INP_DIS
.set SE1B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SE1B__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SE1B__LCD_EN, CYREG_PRT3_LCD_EN
.set SE1B__MASK, 0x10
.set SE1B__PORT, 3
.set SE1B__PRT, CYREG_PRT3_PRT
.set SE1B__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SE1B__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SE1B__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SE1B__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SE1B__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SE1B__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SE1B__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SE1B__PS, CYREG_PRT3_PS
.set SE1B__SHIFT, 4
.set SE1B__SLW, CYREG_PRT3_SLW

/* SE2A */
.set SE2A__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set SE2A__0__MASK, 0x02
.set SE2A__0__PC, CYREG_PRT3_PC1
.set SE2A__0__PORT, 3
.set SE2A__0__SHIFT, 1
.set SE2A__AG, CYREG_PRT3_AG
.set SE2A__AMUX, CYREG_PRT3_AMUX
.set SE2A__BIE, CYREG_PRT3_BIE
.set SE2A__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SE2A__BYP, CYREG_PRT3_BYP
.set SE2A__CTL, CYREG_PRT3_CTL
.set SE2A__DM0, CYREG_PRT3_DM0
.set SE2A__DM1, CYREG_PRT3_DM1
.set SE2A__DM2, CYREG_PRT3_DM2
.set SE2A__DR, CYREG_PRT3_DR
.set SE2A__INP_DIS, CYREG_PRT3_INP_DIS
.set SE2A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SE2A__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SE2A__LCD_EN, CYREG_PRT3_LCD_EN
.set SE2A__MASK, 0x02
.set SE2A__PORT, 3
.set SE2A__PRT, CYREG_PRT3_PRT
.set SE2A__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SE2A__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SE2A__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SE2A__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SE2A__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SE2A__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SE2A__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SE2A__PS, CYREG_PRT3_PS
.set SE2A__SHIFT, 1
.set SE2A__SLW, CYREG_PRT3_SLW

/* SE2B */
.set SE2B__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set SE2B__0__MASK, 0x01
.set SE2B__0__PC, CYREG_PRT3_PC0
.set SE2B__0__PORT, 3
.set SE2B__0__SHIFT, 0
.set SE2B__AG, CYREG_PRT3_AG
.set SE2B__AMUX, CYREG_PRT3_AMUX
.set SE2B__BIE, CYREG_PRT3_BIE
.set SE2B__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SE2B__BYP, CYREG_PRT3_BYP
.set SE2B__CTL, CYREG_PRT3_CTL
.set SE2B__DM0, CYREG_PRT3_DM0
.set SE2B__DM1, CYREG_PRT3_DM1
.set SE2B__DM2, CYREG_PRT3_DM2
.set SE2B__DR, CYREG_PRT3_DR
.set SE2B__INP_DIS, CYREG_PRT3_INP_DIS
.set SE2B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SE2B__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SE2B__LCD_EN, CYREG_PRT3_LCD_EN
.set SE2B__MASK, 0x01
.set SE2B__PORT, 3
.set SE2B__PRT, CYREG_PRT3_PRT
.set SE2B__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SE2B__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SE2B__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SE2B__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SE2B__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SE2B__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SE2B__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SE2B__PS, CYREG_PRT3_PS
.set SE2B__SHIFT, 0
.set SE2B__SLW, CYREG_PRT3_SLW

/* USTX */
.set USTX__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set USTX__0__MASK, 0x02
.set USTX__0__PC, CYREG_PRT0_PC1
.set USTX__0__PORT, 0
.set USTX__0__SHIFT, 1
.set USTX__AG, CYREG_PRT0_AG
.set USTX__AMUX, CYREG_PRT0_AMUX
.set USTX__BIE, CYREG_PRT0_BIE
.set USTX__BIT_MASK, CYREG_PRT0_BIT_MASK
.set USTX__BYP, CYREG_PRT0_BYP
.set USTX__CTL, CYREG_PRT0_CTL
.set USTX__DM0, CYREG_PRT0_DM0
.set USTX__DM1, CYREG_PRT0_DM1
.set USTX__DM2, CYREG_PRT0_DM2
.set USTX__DR, CYREG_PRT0_DR
.set USTX__INP_DIS, CYREG_PRT0_INP_DIS
.set USTX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set USTX__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set USTX__LCD_EN, CYREG_PRT0_LCD_EN
.set USTX__MASK, 0x02
.set USTX__PORT, 0
.set USTX__PRT, CYREG_PRT0_PRT
.set USTX__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set USTX__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set USTX__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set USTX__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set USTX__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set USTX__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set USTX__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set USTX__PS, CYREG_PRT0_PS
.set USTX__SHIFT, 1
.set USTX__SLW, CYREG_PRT0_SLW

/* LiftA */
.set LiftA__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set LiftA__0__MASK, 0x10
.set LiftA__0__PC, CYREG_PRT1_PC4
.set LiftA__0__PORT, 1
.set LiftA__0__SHIFT, 4
.set LiftA__AG, CYREG_PRT1_AG
.set LiftA__AMUX, CYREG_PRT1_AMUX
.set LiftA__BIE, CYREG_PRT1_BIE
.set LiftA__BIT_MASK, CYREG_PRT1_BIT_MASK
.set LiftA__BYP, CYREG_PRT1_BYP
.set LiftA__CTL, CYREG_PRT1_CTL
.set LiftA__DM0, CYREG_PRT1_DM0
.set LiftA__DM1, CYREG_PRT1_DM1
.set LiftA__DM2, CYREG_PRT1_DM2
.set LiftA__DR, CYREG_PRT1_DR
.set LiftA__INP_DIS, CYREG_PRT1_INP_DIS
.set LiftA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set LiftA__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set LiftA__LCD_EN, CYREG_PRT1_LCD_EN
.set LiftA__MASK, 0x10
.set LiftA__PORT, 1
.set LiftA__PRT, CYREG_PRT1_PRT
.set LiftA__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set LiftA__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set LiftA__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set LiftA__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set LiftA__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set LiftA__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set LiftA__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set LiftA__PS, CYREG_PRT1_PS
.set LiftA__SHIFT, 4
.set LiftA__SLW, CYREG_PRT1_SLW

/* LiftB */
.set LiftB__0__INTTYPE, CYREG_PICU1_INTTYPE3
.set LiftB__0__MASK, 0x08
.set LiftB__0__PC, CYREG_PRT1_PC3
.set LiftB__0__PORT, 1
.set LiftB__0__SHIFT, 3
.set LiftB__AG, CYREG_PRT1_AG
.set LiftB__AMUX, CYREG_PRT1_AMUX
.set LiftB__BIE, CYREG_PRT1_BIE
.set LiftB__BIT_MASK, CYREG_PRT1_BIT_MASK
.set LiftB__BYP, CYREG_PRT1_BYP
.set LiftB__CTL, CYREG_PRT1_CTL
.set LiftB__DM0, CYREG_PRT1_DM0
.set LiftB__DM1, CYREG_PRT1_DM1
.set LiftB__DM2, CYREG_PRT1_DM2
.set LiftB__DR, CYREG_PRT1_DR
.set LiftB__INP_DIS, CYREG_PRT1_INP_DIS
.set LiftB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set LiftB__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set LiftB__LCD_EN, CYREG_PRT1_LCD_EN
.set LiftB__MASK, 0x08
.set LiftB__PORT, 1
.set LiftB__PRT, CYREG_PRT1_PRT
.set LiftB__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set LiftB__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set LiftB__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set LiftB__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set LiftB__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set LiftB__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set LiftB__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set LiftB__PS, CYREG_PRT1_PS
.set LiftB__SHIFT, 3
.set LiftB__SLW, CYREG_PRT1_SLW

/* Pin_1 */
.set Pin_1__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set Pin_1__0__MASK, 0x01
.set Pin_1__0__PC, CYREG_PRT12_PC0
.set Pin_1__0__PORT, 12
.set Pin_1__0__SHIFT, 0
.set Pin_1__AG, CYREG_PRT12_AG
.set Pin_1__BIE, CYREG_PRT12_BIE
.set Pin_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_1__BYP, CYREG_PRT12_BYP
.set Pin_1__DM0, CYREG_PRT12_DM0
.set Pin_1__DM1, CYREG_PRT12_DM1
.set Pin_1__DM2, CYREG_PRT12_DM2
.set Pin_1__DR, CYREG_PRT12_DR
.set Pin_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_1__MASK, 0x01
.set Pin_1__PORT, 12
.set Pin_1__PRT, CYREG_PRT12_PRT
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_1__PS, CYREG_PRT12_PS
.set Pin_1__SHIFT, 0
.set Pin_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_1__SLW, CYREG_PRT12_SLW

/* Pin_2 */
.set Pin_2__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set Pin_2__0__MASK, 0x02
.set Pin_2__0__PC, CYREG_PRT12_PC1
.set Pin_2__0__PORT, 12
.set Pin_2__0__SHIFT, 1
.set Pin_2__AG, CYREG_PRT12_AG
.set Pin_2__BIE, CYREG_PRT12_BIE
.set Pin_2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_2__BYP, CYREG_PRT12_BYP
.set Pin_2__DM0, CYREG_PRT12_DM0
.set Pin_2__DM1, CYREG_PRT12_DM1
.set Pin_2__DM2, CYREG_PRT12_DM2
.set Pin_2__DR, CYREG_PRT12_DR
.set Pin_2__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_2__MASK, 0x02
.set Pin_2__PORT, 12
.set Pin_2__PRT, CYREG_PRT12_PRT
.set Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_2__PS, CYREG_PRT12_PS
.set Pin_2__SHIFT, 1
.set Pin_2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_2__SLW, CYREG_PRT12_SLW

/* Pin_4 */
.set Pin_4__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set Pin_4__0__MASK, 0x08
.set Pin_4__0__PC, CYREG_PRT12_PC3
.set Pin_4__0__PORT, 12
.set Pin_4__0__SHIFT, 3
.set Pin_4__AG, CYREG_PRT12_AG
.set Pin_4__BIE, CYREG_PRT12_BIE
.set Pin_4__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_4__BYP, CYREG_PRT12_BYP
.set Pin_4__DM0, CYREG_PRT12_DM0
.set Pin_4__DM1, CYREG_PRT12_DM1
.set Pin_4__DM2, CYREG_PRT12_DM2
.set Pin_4__DR, CYREG_PRT12_DR
.set Pin_4__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_4__MASK, 0x08
.set Pin_4__PORT, 12
.set Pin_4__PRT, CYREG_PRT12_PRT
.set Pin_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_4__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_4__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_4__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_4__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_4__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_4__PS, CYREG_PRT12_PS
.set Pin_4__SHIFT, 3
.set Pin_4__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_4__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_4__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_4__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_4__SLW, CYREG_PRT12_SLW

/* USTX2 */
.set USTX2__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set USTX2__0__MASK, 0x04
.set USTX2__0__PC, CYREG_PRT12_PC2
.set USTX2__0__PORT, 12
.set USTX2__0__SHIFT, 2
.set USTX2__AG, CYREG_PRT12_AG
.set USTX2__BIE, CYREG_PRT12_BIE
.set USTX2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set USTX2__BYP, CYREG_PRT12_BYP
.set USTX2__DM0, CYREG_PRT12_DM0
.set USTX2__DM1, CYREG_PRT12_DM1
.set USTX2__DM2, CYREG_PRT12_DM2
.set USTX2__DR, CYREG_PRT12_DR
.set USTX2__INP_DIS, CYREG_PRT12_INP_DIS
.set USTX2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set USTX2__MASK, 0x04
.set USTX2__PORT, 12
.set USTX2__PRT, CYREG_PRT12_PRT
.set USTX2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set USTX2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set USTX2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set USTX2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set USTX2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set USTX2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set USTX2__PS, CYREG_PRT12_PS
.set USTX2__SHIFT, 2
.set USTX2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set USTX2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set USTX2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set USTX2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set USTX2__SLW, CYREG_PRT12_SLW

/* isr_2 */
.set isr_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_2__INTC_MASK, 0x04
.set isr_2__INTC_NUMBER, 2
.set isr_2__INTC_PRIOR_NUM, 7
.set isr_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_3 */
.set isr_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_3__INTC_MASK, 0x08
.set isr_3__INTC_NUMBER, 3
.set isr_3__INTC_PRIOR_NUM, 7
.set isr_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_4 */
.set isr_4__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_4__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_4__INTC_MASK, 0x10
.set isr_4__INTC_NUMBER, 4
.set isr_4__INTC_PRIOR_NUM, 7
.set isr_4__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_4__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_4__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Camera_B */
.set Camera_B_dp__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set Camera_B_dp__A0_REG, CYREG_B1_UDB11_A0
.set Camera_B_dp__A1_REG, CYREG_B1_UDB11_A1
.set Camera_B_dp__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set Camera_B_dp__D0_REG, CYREG_B1_UDB11_D0
.set Camera_B_dp__D1_REG, CYREG_B1_UDB11_D1
.set Camera_B_dp__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Camera_B_dp__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set Camera_B_dp__F0_REG, CYREG_B1_UDB11_F0
.set Camera_B_dp__F1_REG, CYREG_B1_UDB11_F1
.set Camera_B_dp_PI__MASK_REG, CYREG_B1_UDB11_MSK
.set Camera_B_dp_PI__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Camera_B_dp_PI__STATUS_REG, CYREG_B1_UDB11_ST

/* Camera_CLK */
.set Camera_CLK__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Camera_CLK__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Camera_CLK__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Camera_CLK__CFG2_SRC_SEL_MASK, 0x07
.set Camera_CLK__INDEX, 0x01
.set Camera_CLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Camera_CLK__PM_ACT_MSK, 0x02
.set Camera_CLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Camera_CLK__PM_STBY_MSK, 0x02

/* Camera_DMA */
.set Camera_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set Camera_DMA__DRQ_NUMBER, 0
.set Camera_DMA__NUMBEROF_TDS, 0
.set Camera_DMA__PRIORITY, 2
.set Camera_DMA__TERMIN_EN, 0
.set Camera_DMA__TERMIN_SEL, 0
.set Camera_DMA__TERMOUT0_EN, 1
.set Camera_DMA__TERMOUT0_SEL, 0
.set Camera_DMA__TERMOUT1_EN, 0
.set Camera_DMA__TERMOUT1_SEL, 0

/* Camera_DMA_Colours */
.set Camera_DMA_Colours__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set Camera_DMA_Colours__DRQ_NUMBER, 1
.set Camera_DMA_Colours__NUMBEROF_TDS, 0
.set Camera_DMA_Colours__PRIORITY, 2
.set Camera_DMA_Colours__TERMIN_EN, 0
.set Camera_DMA_Colours__TERMIN_SEL, 0
.set Camera_DMA_Colours__TERMOUT0_EN, 1
.set Camera_DMA_Colours__TERMOUT0_SEL, 1
.set Camera_DMA_Colours__TERMOUT1_EN, 0
.set Camera_DMA_Colours__TERMOUT1_SEL, 0

/* Camera_end_line */
.set Camera_end_line__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Camera_end_line__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Camera_end_line__INTC_MASK, 0x01
.set Camera_end_line__INTC_NUMBER, 0
.set Camera_end_line__INTC_PRIOR_NUM, 1
.set Camera_end_line__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Camera_end_line__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Camera_end_line__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Camera_end_line_colours */
.set Camera_end_line_colours__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Camera_end_line_colours__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Camera_end_line_colours__INTC_MASK, 0x02
.set Camera_end_line_colours__INTC_NUMBER, 1
.set Camera_end_line_colours__INTC_PRIOR_NUM, 1
.set Camera_end_line_colours__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set Camera_end_line_colours__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Camera_end_line_colours__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Camera_FIFO_Colours */
.set Camera_FIFO_Colours_dp__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set Camera_FIFO_Colours_dp__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set Camera_FIFO_Colours_dp__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set Camera_FIFO_Colours_dp__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set Camera_FIFO_Colours_dp__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Camera_FIFO_Colours_dp__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set Camera_FIFO_Colours_dp__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set Camera_FIFO_Colours_dp__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set Camera_FIFO_Colours_dp__A0_REG, CYREG_B1_UDB08_A0
.set Camera_FIFO_Colours_dp__A1_REG, CYREG_B1_UDB08_A1
.set Camera_FIFO_Colours_dp__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set Camera_FIFO_Colours_dp__D0_REG, CYREG_B1_UDB08_D0
.set Camera_FIFO_Colours_dp__D1_REG, CYREG_B1_UDB08_D1
.set Camera_FIFO_Colours_dp__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Camera_FIFO_Colours_dp__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set Camera_FIFO_Colours_dp__F0_REG, CYREG_B1_UDB08_F0
.set Camera_FIFO_Colours_dp__F1_REG, CYREG_B1_UDB08_F1
.set Camera_FIFO_Colours_dp_PI__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Camera_FIFO_Colours_dp_PI__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set Camera_FIFO_Colours_dp_PI__MASK_REG, CYREG_B1_UDB08_MSK
.set Camera_FIFO_Colours_dp_PI__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Camera_FIFO_Colours_dp_PI__STATUS_REG, CYREG_B1_UDB08_ST
.set Camera_FIFO_dp__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set Camera_FIFO_dp__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set Camera_FIFO_dp__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set Camera_FIFO_dp__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set Camera_FIFO_dp__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Camera_FIFO_dp__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set Camera_FIFO_dp__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set Camera_FIFO_dp__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set Camera_FIFO_dp__A0_REG, CYREG_B0_UDB12_A0
.set Camera_FIFO_dp__A1_REG, CYREG_B0_UDB12_A1
.set Camera_FIFO_dp__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set Camera_FIFO_dp__D0_REG, CYREG_B0_UDB12_D0
.set Camera_FIFO_dp__D1_REG, CYREG_B0_UDB12_D1
.set Camera_FIFO_dp__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Camera_FIFO_dp__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set Camera_FIFO_dp__F0_REG, CYREG_B0_UDB12_F0
.set Camera_FIFO_dp__F1_REG, CYREG_B0_UDB12_F1
.set Camera_FIFO_dp_PI__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Camera_FIFO_dp_PI__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set Camera_FIFO_dp_PI__MASK_REG, CYREG_B0_UDB12_MSK
.set Camera_FIFO_dp_PI__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Camera_FIFO_dp_PI__STATUS_REG, CYREG_B0_UDB12_ST

/* Camera_G */
.set Camera_G_dp__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set Camera_G_dp__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set Camera_G_dp__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set Camera_G_dp__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set Camera_G_dp__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Camera_G_dp__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set Camera_G_dp__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set Camera_G_dp__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set Camera_G_dp__A0_REG, CYREG_B0_UDB03_A0
.set Camera_G_dp__A1_REG, CYREG_B0_UDB03_A1
.set Camera_G_dp__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set Camera_G_dp__D0_REG, CYREG_B0_UDB03_D0
.set Camera_G_dp__D1_REG, CYREG_B0_UDB03_D1
.set Camera_G_dp__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Camera_G_dp__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set Camera_G_dp__F0_REG, CYREG_B0_UDB03_F0
.set Camera_G_dp__F1_REG, CYREG_B0_UDB03_F1
.set Camera_G_dp__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Camera_G_dp__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Camera_G_dp_PI__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Camera_G_dp_PI__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set Camera_G_dp_PI__MASK_REG, CYREG_B0_UDB03_MSK
.set Camera_G_dp_PI__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Camera_G_dp_PI__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Camera_G_dp_PI__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Camera_G_dp_PI__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set Camera_G_dp_PI__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set Camera_G_dp_PI__STATUS_REG, CYREG_B0_UDB03_ST

/* Camera_I2C_I2C_FF */
.set Camera_I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set Camera_I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set Camera_I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set Camera_I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set Camera_I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set Camera_I2C_I2C_FF__D, CYREG_I2C_D
.set Camera_I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set Camera_I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set Camera_I2C_I2C_FF__PM_ACT_MSK, 0x04
.set Camera_I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set Camera_I2C_I2C_FF__PM_STBY_MSK, 0x04
.set Camera_I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set Camera_I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set Camera_I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set Camera_I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set Camera_I2C_I2C_FF__XCFG, CYREG_I2C_XCFG

/* Camera_I2C_I2C_IRQ */
.set Camera_I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Camera_I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Camera_I2C_I2C_IRQ__INTC_MASK, 0x8000
.set Camera_I2C_I2C_IRQ__INTC_NUMBER, 15
.set Camera_I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set Camera_I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set Camera_I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Camera_I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Camera_M */
.set Camera_M_dp__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set Camera_M_dp__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set Camera_M_dp__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set Camera_M_dp__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set Camera_M_dp__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Camera_M_dp__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set Camera_M_dp__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set Camera_M_dp__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set Camera_M_dp__A0_REG, CYREG_B1_UDB10_A0
.set Camera_M_dp__A1_REG, CYREG_B1_UDB10_A1
.set Camera_M_dp__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set Camera_M_dp__D0_REG, CYREG_B1_UDB10_D0
.set Camera_M_dp__D1_REG, CYREG_B1_UDB10_D1
.set Camera_M_dp__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Camera_M_dp__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set Camera_M_dp__F0_REG, CYREG_B1_UDB10_F0
.set Camera_M_dp__F1_REG, CYREG_B1_UDB10_F1
.set Camera_M_dp__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Camera_M_dp__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Camera_M_dp_PI__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Camera_M_dp_PI__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set Camera_M_dp_PI__MASK_REG, CYREG_B1_UDB10_MSK
.set Camera_M_dp_PI__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Camera_M_dp_PI__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Camera_M_dp_PI__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Camera_M_dp_PI__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set Camera_M_dp_PI__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set Camera_M_dp_PI__STATUS_REG, CYREG_B1_UDB10_ST

/* Camera_PCLK */
.set Camera_PCLK__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set Camera_PCLK__0__MASK, 0x10
.set Camera_PCLK__0__PC, CYREG_IO_PC_PRT15_PC4
.set Camera_PCLK__0__PORT, 15
.set Camera_PCLK__0__SHIFT, 4
.set Camera_PCLK__AG, CYREG_PRT15_AG
.set Camera_PCLK__AMUX, CYREG_PRT15_AMUX
.set Camera_PCLK__BIE, CYREG_PRT15_BIE
.set Camera_PCLK__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Camera_PCLK__BYP, CYREG_PRT15_BYP
.set Camera_PCLK__CTL, CYREG_PRT15_CTL
.set Camera_PCLK__DM0, CYREG_PRT15_DM0
.set Camera_PCLK__DM1, CYREG_PRT15_DM1
.set Camera_PCLK__DM2, CYREG_PRT15_DM2
.set Camera_PCLK__DR, CYREG_PRT15_DR
.set Camera_PCLK__INP_DIS, CYREG_PRT15_INP_DIS
.set Camera_PCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Camera_PCLK__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Camera_PCLK__LCD_EN, CYREG_PRT15_LCD_EN
.set Camera_PCLK__MASK, 0x10
.set Camera_PCLK__PORT, 15
.set Camera_PCLK__PRT, CYREG_PRT15_PRT
.set Camera_PCLK__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Camera_PCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Camera_PCLK__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Camera_PCLK__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Camera_PCLK__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Camera_PCLK__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Camera_PCLK__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Camera_PCLK__PS, CYREG_PRT15_PS
.set Camera_PCLK__SHIFT, 4
.set Camera_PCLK__SLW, CYREG_PRT15_SLW

/* Camera_R */
.set Camera_R_dp__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Camera_R_dp__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Camera_R_dp__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Camera_R_dp__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Camera_R_dp__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Camera_R_dp__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Camera_R_dp__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Camera_R_dp__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Camera_R_dp__A0_REG, CYREG_B1_UDB07_A0
.set Camera_R_dp__A1_REG, CYREG_B1_UDB07_A1
.set Camera_R_dp__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Camera_R_dp__D0_REG, CYREG_B1_UDB07_D0
.set Camera_R_dp__D1_REG, CYREG_B1_UDB07_D1
.set Camera_R_dp__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Camera_R_dp__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Camera_R_dp__F0_REG, CYREG_B1_UDB07_F0
.set Camera_R_dp__F1_REG, CYREG_B1_UDB07_F1
.set Camera_R_dp__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Camera_R_dp__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Camera_R_dp_PI__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Camera_R_dp_PI__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Camera_R_dp_PI__MASK_REG, CYREG_B1_UDB07_MSK
.set Camera_R_dp_PI__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Camera_R_dp_PI__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Camera_R_dp_PI__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Camera_R_dp_PI__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set Camera_R_dp_PI__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set Camera_R_dp_PI__STATUS_REG, CYREG_B1_UDB07_ST

/* Camera_SIOC */
.set Camera_SIOC__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Camera_SIOC__0__MASK, 0x40
.set Camera_SIOC__0__PC, CYREG_PRT0_PC6
.set Camera_SIOC__0__PORT, 0
.set Camera_SIOC__0__SHIFT, 6
.set Camera_SIOC__AG, CYREG_PRT0_AG
.set Camera_SIOC__AMUX, CYREG_PRT0_AMUX
.set Camera_SIOC__BIE, CYREG_PRT0_BIE
.set Camera_SIOC__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Camera_SIOC__BYP, CYREG_PRT0_BYP
.set Camera_SIOC__CTL, CYREG_PRT0_CTL
.set Camera_SIOC__DM0, CYREG_PRT0_DM0
.set Camera_SIOC__DM1, CYREG_PRT0_DM1
.set Camera_SIOC__DM2, CYREG_PRT0_DM2
.set Camera_SIOC__DR, CYREG_PRT0_DR
.set Camera_SIOC__INP_DIS, CYREG_PRT0_INP_DIS
.set Camera_SIOC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Camera_SIOC__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Camera_SIOC__LCD_EN, CYREG_PRT0_LCD_EN
.set Camera_SIOC__MASK, 0x40
.set Camera_SIOC__PORT, 0
.set Camera_SIOC__PRT, CYREG_PRT0_PRT
.set Camera_SIOC__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Camera_SIOC__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Camera_SIOC__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Camera_SIOC__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Camera_SIOC__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Camera_SIOC__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Camera_SIOC__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Camera_SIOC__PS, CYREG_PRT0_PS
.set Camera_SIOC__SHIFT, 6
.set Camera_SIOC__SLW, CYREG_PRT0_SLW

/* Camera_SIOD */
.set Camera_SIOD__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Camera_SIOD__0__MASK, 0x80
.set Camera_SIOD__0__PC, CYREG_PRT0_PC7
.set Camera_SIOD__0__PORT, 0
.set Camera_SIOD__0__SHIFT, 7
.set Camera_SIOD__AG, CYREG_PRT0_AG
.set Camera_SIOD__AMUX, CYREG_PRT0_AMUX
.set Camera_SIOD__BIE, CYREG_PRT0_BIE
.set Camera_SIOD__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Camera_SIOD__BYP, CYREG_PRT0_BYP
.set Camera_SIOD__CTL, CYREG_PRT0_CTL
.set Camera_SIOD__DM0, CYREG_PRT0_DM0
.set Camera_SIOD__DM1, CYREG_PRT0_DM1
.set Camera_SIOD__DM2, CYREG_PRT0_DM2
.set Camera_SIOD__DR, CYREG_PRT0_DR
.set Camera_SIOD__INP_DIS, CYREG_PRT0_INP_DIS
.set Camera_SIOD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Camera_SIOD__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Camera_SIOD__LCD_EN, CYREG_PRT0_LCD_EN
.set Camera_SIOD__MASK, 0x80
.set Camera_SIOD__PORT, 0
.set Camera_SIOD__PRT, CYREG_PRT0_PRT
.set Camera_SIOD__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Camera_SIOD__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Camera_SIOD__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Camera_SIOD__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Camera_SIOD__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Camera_SIOD__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Camera_SIOD__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Camera_SIOD__PS, CYREG_PRT0_PS
.set Camera_SIOD__SHIFT, 7
.set Camera_SIOD__SLW, CYREG_PRT0_SLW

/* Camera_Threshold */
.set Camera_Threshold_Sync_ctrl_reg__0__MASK, 0x01
.set Camera_Threshold_Sync_ctrl_reg__0__POS, 0
.set Camera_Threshold_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Camera_Threshold_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Camera_Threshold_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Camera_Threshold_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Camera_Threshold_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Camera_Threshold_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Camera_Threshold_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Camera_Threshold_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Camera_Threshold_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Camera_Threshold_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Camera_Threshold_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set Camera_Threshold_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Camera_Threshold_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set Camera_Threshold_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Camera_Threshold_Sync_ctrl_reg__MASK, 0x01
.set Camera_Threshold_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Camera_Threshold_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Camera_Threshold_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* Camera_VSYNC */
.set Camera_VSYNC__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Camera_VSYNC__0__MASK, 0x01
.set Camera_VSYNC__0__PC, CYREG_PRT0_PC0
.set Camera_VSYNC__0__PORT, 0
.set Camera_VSYNC__0__SHIFT, 0
.set Camera_VSYNC__AG, CYREG_PRT0_AG
.set Camera_VSYNC__AMUX, CYREG_PRT0_AMUX
.set Camera_VSYNC__BIE, CYREG_PRT0_BIE
.set Camera_VSYNC__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Camera_VSYNC__BYP, CYREG_PRT0_BYP
.set Camera_VSYNC__CTL, CYREG_PRT0_CTL
.set Camera_VSYNC__DM0, CYREG_PRT0_DM0
.set Camera_VSYNC__DM1, CYREG_PRT0_DM1
.set Camera_VSYNC__DM2, CYREG_PRT0_DM2
.set Camera_VSYNC__DR, CYREG_PRT0_DR
.set Camera_VSYNC__INP_DIS, CYREG_PRT0_INP_DIS
.set Camera_VSYNC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Camera_VSYNC__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Camera_VSYNC__LCD_EN, CYREG_PRT0_LCD_EN
.set Camera_VSYNC__MASK, 0x01
.set Camera_VSYNC__PORT, 0
.set Camera_VSYNC__PRT, CYREG_PRT0_PRT
.set Camera_VSYNC__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Camera_VSYNC__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Camera_VSYNC__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Camera_VSYNC__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Camera_VSYNC__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Camera_VSYNC__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Camera_VSYNC__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Camera_VSYNC__PS, CYREG_PRT0_PS
.set Camera_VSYNC__SHIFT, 0
.set Camera_VSYNC__SLW, CYREG_PRT0_SLW

/* Camera_XCLK */
.set Camera_XCLK__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Camera_XCLK__0__MASK, 0x20
.set Camera_XCLK__0__PC, CYREG_PRT0_PC5
.set Camera_XCLK__0__PORT, 0
.set Camera_XCLK__0__SHIFT, 5
.set Camera_XCLK__AG, CYREG_PRT0_AG
.set Camera_XCLK__AMUX, CYREG_PRT0_AMUX
.set Camera_XCLK__BIE, CYREG_PRT0_BIE
.set Camera_XCLK__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Camera_XCLK__BYP, CYREG_PRT0_BYP
.set Camera_XCLK__CTL, CYREG_PRT0_CTL
.set Camera_XCLK__DM0, CYREG_PRT0_DM0
.set Camera_XCLK__DM1, CYREG_PRT0_DM1
.set Camera_XCLK__DM2, CYREG_PRT0_DM2
.set Camera_XCLK__DR, CYREG_PRT0_DR
.set Camera_XCLK__INP_DIS, CYREG_PRT0_INP_DIS
.set Camera_XCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Camera_XCLK__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Camera_XCLK__LCD_EN, CYREG_PRT0_LCD_EN
.set Camera_XCLK__MASK, 0x20
.set Camera_XCLK__PORT, 0
.set Camera_XCLK__PRT, CYREG_PRT0_PRT
.set Camera_XCLK__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Camera_XCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Camera_XCLK__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Camera_XCLK__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Camera_XCLK__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Camera_XCLK__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Camera_XCLK__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Camera_XCLK__PS, CYREG_PRT0_PS
.set Camera_XCLK__SHIFT, 5
.set Camera_XCLK__SLW, CYREG_PRT0_SLW

/* Quad_1_bQuadDec */
.set Quad_1_bQuadDec_Stsreg__0__MASK, 0x01
.set Quad_1_bQuadDec_Stsreg__0__POS, 0
.set Quad_1_bQuadDec_Stsreg__1__MASK, 0x02
.set Quad_1_bQuadDec_Stsreg__1__POS, 1
.set Quad_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Quad_1_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set Quad_1_bQuadDec_Stsreg__2__MASK, 0x04
.set Quad_1_bQuadDec_Stsreg__2__POS, 2
.set Quad_1_bQuadDec_Stsreg__3__MASK, 0x08
.set Quad_1_bQuadDec_Stsreg__3__POS, 3
.set Quad_1_bQuadDec_Stsreg__MASK, 0x0F
.set Quad_1_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB01_MSK
.set Quad_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Quad_1_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB01_ST

/* Quad_1_Cnt16_CounterUDB */
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB00_A0
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB00_A1
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB00_D0
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB00_D1
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB00_F0
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB00_F1
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB01_A0
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB01_A1
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB01_D0
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB01_D1
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB01_F0
.set Quad_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB01_F1
.set Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Quad_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB02_MSK
.set Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Quad_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB02_ST

/* Quad_2_bQuadDec */
.set Quad_2_bQuadDec_Stsreg__0__MASK, 0x01
.set Quad_2_bQuadDec_Stsreg__0__POS, 0
.set Quad_2_bQuadDec_Stsreg__1__MASK, 0x02
.set Quad_2_bQuadDec_Stsreg__1__POS, 1
.set Quad_2_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Quad_2_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set Quad_2_bQuadDec_Stsreg__2__MASK, 0x04
.set Quad_2_bQuadDec_Stsreg__2__POS, 2
.set Quad_2_bQuadDec_Stsreg__3__MASK, 0x08
.set Quad_2_bQuadDec_Stsreg__3__POS, 3
.set Quad_2_bQuadDec_Stsreg__MASK, 0x0F
.set Quad_2_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB10_MSK
.set Quad_2_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Quad_2_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB10_ST

/* Quad_2_Cnt16_CounterUDB */
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB09_F1
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Quad_2_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB09_CTL
.set Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Quad_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set Quad_2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB09_ST

/* Quad_3_bQuadDec */
.set Quad_3_bQuadDec_Stsreg__0__MASK, 0x01
.set Quad_3_bQuadDec_Stsreg__0__POS, 0
.set Quad_3_bQuadDec_Stsreg__1__MASK, 0x02
.set Quad_3_bQuadDec_Stsreg__1__POS, 1
.set Quad_3_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Quad_3_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set Quad_3_bQuadDec_Stsreg__2__MASK, 0x04
.set Quad_3_bQuadDec_Stsreg__2__POS, 2
.set Quad_3_bQuadDec_Stsreg__3__MASK, 0x08
.set Quad_3_bQuadDec_Stsreg__3__POS, 3
.set Quad_3_bQuadDec_Stsreg__MASK, 0x0F
.set Quad_3_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB13_MSK
.set Quad_3_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Quad_3_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Quad_3_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Quad_3_bQuadDec_Stsreg__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set Quad_3_bQuadDec_Stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set Quad_3_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB13_ST

/* Quad_3_Cnt16_CounterUDB */
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB15_A0
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB15_A1
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB15_D0
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB15_D1
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB15_F0
.set Quad_3_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB15_F1
.set Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB00_CTL
.set Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Quad_3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB00_MSK
.set Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Quad_3_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB15_ST

/* Buttons */
.set Buttons_sts_sts_reg__0__MASK, 0x01
.set Buttons_sts_sts_reg__0__POS, 0
.set Buttons_sts_sts_reg__1__MASK, 0x02
.set Buttons_sts_sts_reg__1__POS, 1
.set Buttons_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Buttons_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set Buttons_sts_sts_reg__2__MASK, 0x04
.set Buttons_sts_sts_reg__2__POS, 2
.set Buttons_sts_sts_reg__MASK, 0x07
.set Buttons_sts_sts_reg__MASK_REG, CYREG_B1_UDB06_MSK
.set Buttons_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Buttons_sts_sts_reg__STATUS_REG, CYREG_B1_UDB06_ST

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x05
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x20
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x20

/* PWM_Pan_PWMUDB */
.set PWM_Pan_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_Pan_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set PWM_Pan_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set PWM_Pan_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set PWM_Pan_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set PWM_Pan_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set PWM_Pan_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set PWM_Pan_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set PWM_Pan_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set PWM_Pan_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Pan_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Pan_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_Pan_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set PWM_Pan_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_Pan_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB04_CTL
.set PWM_Pan_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_Pan_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Pan_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_Pan_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_Pan_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set PWM_Pan_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Pan_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Pan_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_Pan_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set PWM_Pan_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Pan_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Pan_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Pan_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Pan_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_Pan_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set PWM_Pan_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_Pan_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_Pan_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_Pan_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_Pan_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_Pan_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB09_ST
.set PWM_Pan_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set PWM_Pan_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set PWM_Pan_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set PWM_Pan_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set PWM_Pan_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWM_Pan_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set PWM_Pan_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set PWM_Pan_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set PWM_Pan_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set PWM_Pan_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set PWM_Pan_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set PWM_Pan_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set PWM_Pan_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set PWM_Pan_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWM_Pan_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set PWM_Pan_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set PWM_Pan_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set PWM_Pan_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set PWM_Pan_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set PWM_Pan_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set PWM_Pan_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set PWM_Pan_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set PWM_Pan_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set PWM_Pan_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set PWM_Pan_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set PWM_Pan_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set PWM_Pan_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set PWM_Pan_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set PWM_Pan_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set PWM_Pan_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set PWM_Pan_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set PWM_Pan_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set PWM_Pan_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set PWM_Pan_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB11_F1

/* SELiftA */
.set SELiftA__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SELiftA__0__MASK, 0x10
.set SELiftA__0__PC, CYREG_PRT12_PC4
.set SELiftA__0__PORT, 12
.set SELiftA__0__SHIFT, 4
.set SELiftA__AG, CYREG_PRT12_AG
.set SELiftA__BIE, CYREG_PRT12_BIE
.set SELiftA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SELiftA__BYP, CYREG_PRT12_BYP
.set SELiftA__DM0, CYREG_PRT12_DM0
.set SELiftA__DM1, CYREG_PRT12_DM1
.set SELiftA__DM2, CYREG_PRT12_DM2
.set SELiftA__DR, CYREG_PRT12_DR
.set SELiftA__INP_DIS, CYREG_PRT12_INP_DIS
.set SELiftA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SELiftA__MASK, 0x10
.set SELiftA__PORT, 12
.set SELiftA__PRT, CYREG_PRT12_PRT
.set SELiftA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SELiftA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SELiftA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SELiftA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SELiftA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SELiftA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SELiftA__PS, CYREG_PRT12_PS
.set SELiftA__SHIFT, 4
.set SELiftA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SELiftA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SELiftA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SELiftA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SELiftA__SLW, CYREG_PRT12_SLW

/* SELiftB */
.set SELiftB__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set SELiftB__0__MASK, 0x20
.set SELiftB__0__PC, CYREG_PRT12_PC5
.set SELiftB__0__PORT, 12
.set SELiftB__0__SHIFT, 5
.set SELiftB__AG, CYREG_PRT12_AG
.set SELiftB__BIE, CYREG_PRT12_BIE
.set SELiftB__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SELiftB__BYP, CYREG_PRT12_BYP
.set SELiftB__DM0, CYREG_PRT12_DM0
.set SELiftB__DM1, CYREG_PRT12_DM1
.set SELiftB__DM2, CYREG_PRT12_DM2
.set SELiftB__DR, CYREG_PRT12_DR
.set SELiftB__INP_DIS, CYREG_PRT12_INP_DIS
.set SELiftB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SELiftB__MASK, 0x20
.set SELiftB__PORT, 12
.set SELiftB__PRT, CYREG_PRT12_PRT
.set SELiftB__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SELiftB__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SELiftB__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SELiftB__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SELiftB__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SELiftB__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SELiftB__PS, CYREG_PRT12_PS
.set SELiftB__SHIFT, 5
.set SELiftB__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SELiftB__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SELiftB__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SELiftB__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SELiftB__SLW, CYREG_PRT12_SLW

/* Timer_1_TimerHW */
.set Timer_1_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_1_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_1_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_1_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_1_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_1_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_1_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_1_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_1_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_1_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_1_TimerHW__PM_ACT_MSK, 0x01
.set Timer_1_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_1_TimerHW__PM_STBY_MSK, 0x01
.set Timer_1_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_1_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_1_TimerHW__SR0, CYREG_TMR0_SR0

/* Timer_2_TimerHW */
.set Timer_2_TimerHW__CAP0, CYREG_TMR1_CAP0
.set Timer_2_TimerHW__CAP1, CYREG_TMR1_CAP1
.set Timer_2_TimerHW__CFG0, CYREG_TMR1_CFG0
.set Timer_2_TimerHW__CFG1, CYREG_TMR1_CFG1
.set Timer_2_TimerHW__CFG2, CYREG_TMR1_CFG2
.set Timer_2_TimerHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set Timer_2_TimerHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set Timer_2_TimerHW__PER0, CYREG_TMR1_PER0
.set Timer_2_TimerHW__PER1, CYREG_TMR1_PER1
.set Timer_2_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_2_TimerHW__PM_ACT_MSK, 0x02
.set Timer_2_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_2_TimerHW__PM_STBY_MSK, 0x02
.set Timer_2_TimerHW__RT0, CYREG_TMR1_RT0
.set Timer_2_TimerHW__RT1, CYREG_TMR1_RT1
.set Timer_2_TimerHW__SR0, CYREG_TMR1_SR0

/* Data_Out */
.set Data_Out_Sync_ctrl_reg__0__MASK, 0x01
.set Data_Out_Sync_ctrl_reg__0__POS, 0
.set Data_Out_Sync_ctrl_reg__1__MASK, 0x02
.set Data_Out_Sync_ctrl_reg__1__POS, 1
.set Data_Out_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Data_Out_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set Data_Out_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set Data_Out_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set Data_Out_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set Data_Out_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set Data_Out_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set Data_Out_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set Data_Out_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set Data_Out_Sync_ctrl_reg__2__MASK, 0x04
.set Data_Out_Sync_ctrl_reg__2__POS, 2
.set Data_Out_Sync_ctrl_reg__3__MASK, 0x08
.set Data_Out_Sync_ctrl_reg__3__POS, 3
.set Data_Out_Sync_ctrl_reg__4__MASK, 0x10
.set Data_Out_Sync_ctrl_reg__4__POS, 4
.set Data_Out_Sync_ctrl_reg__5__MASK, 0x20
.set Data_Out_Sync_ctrl_reg__5__POS, 5
.set Data_Out_Sync_ctrl_reg__6__MASK, 0x40
.set Data_Out_Sync_ctrl_reg__6__POS, 6
.set Data_Out_Sync_ctrl_reg__7__MASK, 0x80
.set Data_Out_Sync_ctrl_reg__7__POS, 7
.set Data_Out_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Data_Out_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set Data_Out_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set Data_Out_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB10_CTL
.set Data_Out_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set Data_Out_Sync_ctrl_reg__MASK, 0xFF
.set Data_Out_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Data_Out_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Data_Out_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB10_MSK

/* PWM_Claw_PWMUDB */
.set PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set PWM_Claw_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Claw_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Claw_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWM_Claw_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set PWM_Claw_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set PWM_Claw_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set PWM_Claw_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set PWM_Claw_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Claw_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_Claw_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_Claw_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set PWM_Claw_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Claw_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Claw_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_Claw_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set PWM_Claw_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Claw_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Claw_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Claw_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Claw_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_Claw_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB04_MSK
.set PWM_Claw_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_Claw_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_Claw_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_Claw_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_Claw_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_Claw_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB04_ST
.set PWM_Claw_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set PWM_Claw_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set PWM_Claw_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set PWM_Claw_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set PWM_Claw_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_Claw_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set PWM_Claw_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set PWM_Claw_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set PWM_Claw_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set PWM_Claw_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set PWM_Claw_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set PWM_Claw_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set PWM_Claw_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set PWM_Claw_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_Claw_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set PWM_Claw_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set PWM_Claw_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set PWM_Claw_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_Claw_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_Claw_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set PWM_Claw_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set PWM_Claw_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set PWM_Claw_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set PWM_Claw_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_Claw_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set PWM_Claw_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set PWM_Claw_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set PWM_Claw_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set PWM_Claw_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set PWM_Claw_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set PWM_Claw_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set PWM_Claw_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set PWM_Claw_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_Claw_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set PWM_Claw_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set PWM_Claw_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB05_F1

/* PWM_Tilt_PWMUDB */
.set PWM_Tilt_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_Tilt_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set PWM_Tilt_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set PWM_Tilt_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set PWM_Tilt_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set PWM_Tilt_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set PWM_Tilt_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set PWM_Tilt_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set PWM_Tilt_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set PWM_Tilt_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Tilt_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Tilt_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_Tilt_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set PWM_Tilt_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_Tilt_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set PWM_Tilt_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_Tilt_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Tilt_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_Tilt_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_Tilt_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set PWM_Tilt_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Tilt_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Tilt_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_Tilt_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set PWM_Tilt_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Tilt_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Tilt_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Tilt_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Tilt_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_Tilt_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set PWM_Tilt_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_Tilt_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_Tilt_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_Tilt_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_Tilt_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_Tilt_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB05_ST
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_Tilt_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x02
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x04
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x04

/* timer_clock_sense */
.set timer_clock_sense__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set timer_clock_sense__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set timer_clock_sense__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set timer_clock_sense__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock_sense__INDEX, 0x00
.set timer_clock_sense__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock_sense__PM_ACT_MSK, 0x01
.set timer_clock_sense__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock_sense__PM_STBY_MSK, 0x01

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 72000000
.set BCLK__BUS_CLK__KHZ, 72000
.set BCLK__BUS_CLK__MHZ, 72
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000801C
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000007
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
