================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sun Aug 11 22:39:09 +0800 2024
    * Version:         2024.1 (Build 5069499 on May 21 2024)
    * Project:         my_adder_ip
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              128
FF:               148
DSP:              0
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was not available
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | NA          |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name              | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst              | 128 | 148 |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U | 128 | 148 |     |      |      |     |        |      |         |          |        |
+-------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.24%  | OK     |
| FD                                                        | 50%       | 0.14%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.01%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 7      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.20   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was not available
+-------+-------+------------------------------------+---------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                     | ENDPOINT PIN                    | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                    |                                 |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------------+---------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 |       | control_s_axi_U/int_b_reg[1]/C     | control_s_axi_U/int_c_reg[29]/D |           10 |          4 |          2.888 |          2.385 |        0.503 |
| Path2 |       | control_s_axi_U/int_b_reg[1]/C     | control_s_axi_U/int_c_reg[31]/D |           10 |          4 |          2.882 |          2.379 |        0.503 |
| Path3 |       | control_s_axi_U/int_c_ap_vld_reg/C | control_s_axi_U/rdata_reg[0]/D  |            3 |          2 |          2.815 |          0.937 |        1.878 |
| Path4 |       | control_s_axi_U/int_b_reg[1]/C     | control_s_axi_U/int_c_reg[30]/D |           10 |          4 |          2.807 |          2.304 |        0.503 |
| Path5 |       | control_s_axi_U/int_b_reg[1]/C     | control_s_axi_U/int_c_reg[28]/D |           10 |          4 |          2.783 |          2.280 |        0.503 |
+-------+-------+------------------------------------+---------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------+----------------------+
    | Path1 Cells                       | Primitive Type       |
    +-----------------------------------+----------------------+
    | control_s_axi_U/int_b_reg[1]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c[3]_i_4      | LUT.others.LUT2      |
    | control_s_axi_U/int_c_reg[3]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[7]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[11]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[15]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[19]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[23]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[27]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[29]     | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_b_reg[1]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c[3]_i_4      | LUT.others.LUT2      |
    | control_s_axi_U/int_c_reg[3]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[7]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[11]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[15]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[19]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[23]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[27]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]     | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c_ap_vld_reg  | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/rdata[0]_i_3      | LUT.others.LUT6      |
    | control_s_axi_U/rdata[0]_i_1      | LUT.others.LUT6      |
    | control_s_axi_U/rdata_reg[0]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_b_reg[1]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c[3]_i_4      | LUT.others.LUT2      |
    | control_s_axi_U/int_c_reg[3]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[7]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[11]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[15]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[19]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[23]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[27]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[30]     | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_b_reg[1]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c[3]_i_4      | LUT.others.LUT2      |
    | control_s_axi_U/int_c_reg[3]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[7]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[11]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[15]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[19]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[23]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[27]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[28]     | FLOP_LATCH.flop.FDRE |
    +-----------------------------------+----------------------+

    +-----------------------------------+----------------------+
    | Path2 Cells                       | Primitive Type       |
    +-----------------------------------+----------------------+
    | control_s_axi_U/int_b_reg[1]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c[3]_i_4      | LUT.others.LUT2      |
    | control_s_axi_U/int_c_reg[3]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[7]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[11]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[15]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[19]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[23]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[27]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[29]     | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_b_reg[1]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c[3]_i_4      | LUT.others.LUT2      |
    | control_s_axi_U/int_c_reg[3]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[7]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[11]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[15]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[19]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[23]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[27]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]     | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c_ap_vld_reg  | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/rdata[0]_i_3      | LUT.others.LUT6      |
    | control_s_axi_U/rdata[0]_i_1      | LUT.others.LUT6      |
    | control_s_axi_U/rdata_reg[0]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_b_reg[1]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c[3]_i_4      | LUT.others.LUT2      |
    | control_s_axi_U/int_c_reg[3]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[7]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[11]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[15]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[19]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[23]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[27]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[30]     | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_b_reg[1]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c[3]_i_4      | LUT.others.LUT2      |
    | control_s_axi_U/int_c_reg[3]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[7]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[11]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[15]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[19]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[23]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[27]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[28]     | FLOP_LATCH.flop.FDRE |
    +-----------------------------------+----------------------+

    +-----------------------------------+----------------------+
    | Path3 Cells                       | Primitive Type       |
    +-----------------------------------+----------------------+
    | control_s_axi_U/int_b_reg[1]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c[3]_i_4      | LUT.others.LUT2      |
    | control_s_axi_U/int_c_reg[3]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[7]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[11]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[15]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[19]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[23]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[27]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[29]     | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_b_reg[1]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c[3]_i_4      | LUT.others.LUT2      |
    | control_s_axi_U/int_c_reg[3]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[7]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[11]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[15]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[19]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[23]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[27]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]     | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c_ap_vld_reg  | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/rdata[0]_i_3      | LUT.others.LUT6      |
    | control_s_axi_U/rdata[0]_i_1      | LUT.others.LUT6      |
    | control_s_axi_U/rdata_reg[0]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_b_reg[1]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c[3]_i_4      | LUT.others.LUT2      |
    | control_s_axi_U/int_c_reg[3]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[7]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[11]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[15]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[19]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[23]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[27]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[30]     | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_b_reg[1]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c[3]_i_4      | LUT.others.LUT2      |
    | control_s_axi_U/int_c_reg[3]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[7]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[11]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[15]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[19]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[23]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[27]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[28]     | FLOP_LATCH.flop.FDRE |
    +-----------------------------------+----------------------+

    +-----------------------------------+----------------------+
    | Path4 Cells                       | Primitive Type       |
    +-----------------------------------+----------------------+
    | control_s_axi_U/int_b_reg[1]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c[3]_i_4      | LUT.others.LUT2      |
    | control_s_axi_U/int_c_reg[3]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[7]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[11]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[15]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[19]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[23]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[27]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[29]     | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_b_reg[1]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c[3]_i_4      | LUT.others.LUT2      |
    | control_s_axi_U/int_c_reg[3]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[7]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[11]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[15]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[19]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[23]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[27]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]     | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c_ap_vld_reg  | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/rdata[0]_i_3      | LUT.others.LUT6      |
    | control_s_axi_U/rdata[0]_i_1      | LUT.others.LUT6      |
    | control_s_axi_U/rdata_reg[0]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_b_reg[1]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c[3]_i_4      | LUT.others.LUT2      |
    | control_s_axi_U/int_c_reg[3]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[7]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[11]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[15]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[19]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[23]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[27]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[30]     | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_b_reg[1]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c[3]_i_4      | LUT.others.LUT2      |
    | control_s_axi_U/int_c_reg[3]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[7]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[11]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[15]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[19]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[23]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[27]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[28]     | FLOP_LATCH.flop.FDRE |
    +-----------------------------------+----------------------+

    +-----------------------------------+----------------------+
    | Path5 Cells                       | Primitive Type       |
    +-----------------------------------+----------------------+
    | control_s_axi_U/int_b_reg[1]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c[3]_i_4      | LUT.others.LUT2      |
    | control_s_axi_U/int_c_reg[3]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[7]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[11]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[15]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[19]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[23]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[27]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[29]     | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_b_reg[1]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c[3]_i_4      | LUT.others.LUT2      |
    | control_s_axi_U/int_c_reg[3]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[7]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[11]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[15]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[19]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[23]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[27]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]     | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c_ap_vld_reg  | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/rdata[0]_i_3      | LUT.others.LUT6      |
    | control_s_axi_U/rdata[0]_i_1      | LUT.others.LUT6      |
    | control_s_axi_U/rdata_reg[0]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_b_reg[1]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c[3]_i_4      | LUT.others.LUT2      |
    | control_s_axi_U/int_c_reg[3]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[7]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[11]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[15]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[19]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[23]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[27]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[30]     | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_b_reg[1]      | FLOP_LATCH.flop.FDRE |
    | control_s_axi_U/int_c[3]_i_4      | LUT.others.LUT2      |
    | control_s_axi_U/int_c_reg[3]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[7]_i_1  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[11]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[15]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[19]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[23]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[27]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[31]_i_1 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_c_reg[28]     | FLOP_LATCH.flop.FDRE |
    +-----------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------+
| Report Type              | Report Location                                                    |
+--------------------------+--------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/my_adder_ip_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/my_adder_ip_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/my_adder_ip_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/my_adder_ip_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/my_adder_ip_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/my_adder_ip_utilization_hierarchical_synth.rpt |
+--------------------------+--------------------------------------------------------------------+


