
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.018020                       # Number of seconds simulated
sim_ticks                                 18019757000                       # Number of ticks simulated
final_tick                                18019757000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 184598                       # Simulator instruction rate (inst/s)
host_op_rate                                   190955                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               47973293                       # Simulator tick rate (ticks/s)
host_mem_usage                                 685052                       # Number of bytes of host memory used
host_seconds                                   375.62                       # Real time elapsed on the host
sim_insts                                    69338960                       # Number of instructions simulated
sim_ops                                      71726507                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            22400                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            17664                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst            11648                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data            24192                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             6720                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data            33152                       # Number of bytes read from this memory
system.physmem.bytes_read::total               115776                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        22400                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst        11648                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         6720                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           40768                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst               350                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               276                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst               182                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data               378                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst               105                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data               518                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1809                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst             1243080                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data              980257                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              646402                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             1342526                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              372924                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data             1839758                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 6424948                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        1243080                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         646402                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         372924                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2262406                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            1243080                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data             980257                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             646402                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            1342526                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             372924                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data            1839758                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                6424948                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups                8998910                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          8998036                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              574                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             8997293                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8996906                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.995699                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    270                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                55                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls               15316                       # Number of system calls
system.cpu0.numCycles                        18019758                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              8214                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      44995418                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    8998910                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           8997176                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     18002591                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1265                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          148                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     1918                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  250                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          18011585                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.498374                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.504165                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   12350      0.07%      0.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     639      0.00%      0.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8996743     49.95%     50.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 9001853     49.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            18011585                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499391                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.497005                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    7698                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5119                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 17997685                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  645                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   438                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 360                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  201                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              44997336                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  477                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   438                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    8266                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    546                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          1845                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 17997653                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2837                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              44996666                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                    16                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    11                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  2671                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           44998203                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            206989316                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        45001893                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             44992471                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    5732                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                48                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            47                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1206                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            17994068                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            8999586                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          8995774                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8995746                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  44995338                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 70                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 44993759                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              165                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           3974                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined         9872                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     18011585                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.498046                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.710098                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              12620      0.07%      0.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            2251803     12.50%     12.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4499530     24.98%     37.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           11247632     62.45%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       18011585                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             18000573     40.01%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            17993777     39.99%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8999400     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              44993759                       # Type of FU issued
system.cpu0.iq.rate                          2.496913                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         107999236                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         44999412                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     44993056                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              44993743                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         8995842                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1021                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          367                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   438                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    410                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  136                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           44995427                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              242                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             17994068                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             8999586                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                44                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    11                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            46                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           106                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          298                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 404                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             44993358                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             17993665                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              401                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           19                       # number of nop insts executed
system.cpu0.iew.exec_refs                    26992995                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 8997761                       # Number of branches executed
system.cpu0.iew.exec_forward_branches             833                       # Number of forward branches executed
system.cpu0.iew.exec_backward_branches        8996621                       # Number of backward branches executed
system.cpu0.iew.exec_taken_forward_branches          301                       # Number of forward branches executed that is taken
system.cpu0.iew.exec_nottaken_forward_branches          532                       # Number of forward branches executed that is not taken
system.cpu0.iew.exec_taken_backward_branches      8996387                       # Number of backward branches executed that is taken
system.cpu0.iew.exec_nottaken_backward_branches          234                       # Number of backward branches executed that is not taken
system.cpu0.iew.exec_stores                   8999330                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.496890                       # Inst execution rate
system.cpu0.iew.wb_sent                      44993145                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     44993072                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 26993626                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 27003521                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.496874                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999634                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           3992                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             65                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              380                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     18010847                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.498019                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.581972                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        13462      0.07%      0.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8998249     49.96%     50.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1144      0.01%     50.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2250753     12.50%     62.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4497992     24.97%     87.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2249034     12.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           71      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7           62      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           80      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     18010847                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            44988101                       # Number of instructions committed
system.cpu0.commit.committedOps              44991434                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      26992266                       # Number of memory references committed
system.cpu0.commit.loads                     17993047                       # Number of loads committed
system.cpu0.commit.membars                         26                       # Number of memory barriers committed
system.cpu0.commit.branches                   8997445                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 35994367                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 148                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        17999159     40.01%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       17993047     39.99%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8999219     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         44991434                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   80                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    63006036                       # The number of ROB reads
system.cpu0.rob.rob_writes                   89991594                       # The number of ROB writes
system.cpu0.timesIdled                            247                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           8173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   44988101                       # Number of Instructions Simulated
system.cpu0.committedOps                     44991434                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400545                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400545                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.496599                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.496599                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                44995843                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17999492                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      336                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                188960163                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                26994676                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               27346434                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    52                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               29                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          147.490841                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17994120                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              194                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         92753.195876                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   147.490841                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.288068                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.288068                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          165                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          141                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.322266                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         35994042                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        35994042                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      8997461                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8997461                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      8996780                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8996780                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           22                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           24                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     17994241                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17994241                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     17994241                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17994241                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          204                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          204                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2369                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2369                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2573                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2573                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2573                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2573                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      9313993                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      9313993                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    118804500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    118804500                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    128118493                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    128118493                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    128118493                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    128118493                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      8997665                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8997665                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      8999149                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8999149                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     17996814                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17996814                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     17996814                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17996814                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000023                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000263                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000263                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000143                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000143                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 45656.828431                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45656.828431                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50149.641199                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50149.641199                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 49793.429071                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49793.429071                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 49793.429071                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49793.429071                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           12                       # number of writebacks
system.cpu0.dcache.writebacks::total               12                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           70                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2186                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2186                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2256                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2256                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2256                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2256                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          134                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          183                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          183                       # number of WriteReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          317                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          317                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          317                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          317                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      6079505                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6079505                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      9967500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9967500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     16047005                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     16047005                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     16047005                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     16047005                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000018                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000018                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 45369.440299                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45369.440299                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54467.213115                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54467.213115                       # average WriteReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 50621.466877                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 50621.466877                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 50621.466877                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 50621.466877                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               64                       # number of replacements
system.cpu0.icache.tags.tagsinuse          289.821482                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1472                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              385                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.823377                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   289.821482                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.566058                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.566058                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          321                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.626953                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             4221                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            4221                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         1472                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1472                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         1472                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1472                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         1472                       # number of overall hits
system.cpu0.icache.overall_hits::total           1472                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          446                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          446                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          446                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           446                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          446                       # number of overall misses
system.cpu0.icache.overall_misses::total          446                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     23167497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     23167497                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     23167497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     23167497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     23167497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     23167497                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         1918                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         1918                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         1918                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         1918                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         1918                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         1918                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.232534                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.232534                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.232534                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.232534                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.232534                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.232534                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 51945.060538                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51945.060538                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 51945.060538                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51945.060538                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 51945.060538                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51945.060538                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           61                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           61                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           61                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          385                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          385                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          385                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          385                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          385                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          385                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     19952503                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19952503                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     19952503                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19952503                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     19952503                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19952503                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.200730                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.200730                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.200730                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.200730                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.200730                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.200730                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51824.683117                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51824.683117                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51824.683117                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51824.683117                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51824.683117                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51824.683117                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                4097211                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          3135315                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           242296                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             2729331                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                2536759                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.944352                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 398780                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            108857                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        17994234                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           4915911                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      19366748                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    4097211                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           2935539                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     12822258                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 498665                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles         2092                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles          405                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  4749164                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                52802                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          17990008                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.160762                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.341767                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 9668570     53.74%     53.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 1072658      5.96%     59.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 1936876     10.77%     70.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5311904     29.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            17990008                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.227696                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.076275                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 4079169                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              7039998                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  6235111                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               385322                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                248316                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              299638                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 1034                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              17380111                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 1724                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                248316                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 4397097                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 230349                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       6593028                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  6308929                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               210197                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              16718481                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                 12695                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                   208                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           19274052                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             77104903                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        18403462                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             15499408                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 3774644                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            237558                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        241495                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   700584                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             4048734                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2042977                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          1192708                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           48244                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  15564699                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             330179                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 14800939                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            28249                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        2204193                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      6117454                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         38985                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     17990008                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.822731                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.033030                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            9859954     54.81%     54.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            3075439     17.10%     71.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3438345     19.11%     91.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1616270      8.98%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       17990008                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              8902844     60.15%     60.15% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               13301      0.09%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             3918212     26.47%     86.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1966582     13.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              14800939                       # Type of FU issued
system.cpu1.iq.rate                          0.822538                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          47620135                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         18099260                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     14433026                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              14800939                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         1073355                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       453111                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          189                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       109186                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        33861                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                248316                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 160613                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               108555                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           15894898                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           131793                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              4048734                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             2042977                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            232590                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  1400                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           189                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        190667                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        65701                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              256368                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             14619035                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              3860710                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           181904                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           20                       # number of nop insts executed
system.cpu1.iew.exec_refs                     5806544                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 2918311                       # Number of branches executed
system.cpu1.iew.exec_forward_branches          781113                       # Number of forward branches executed
system.cpu1.iew.exec_backward_branches        1737888                       # Number of backward branches executed
system.cpu1.iew.exec_taken_forward_branches       343579                       # Number of forward branches executed that is taken
system.cpu1.iew.exec_nottaken_forward_branches       437534                       # Number of forward branches executed that is not taken
system.cpu1.iew.exec_taken_backward_branches      1449349                       # Number of backward branches executed that is taken
system.cpu1.iew.exec_nottaken_backward_branches       288539                       # Number of backward branches executed that is not taken
system.cpu1.iew.exec_stores                   1945834                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.812429                       # Inst execution rate
system.cpu1.iew.wb_sent                      14504241                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     14433026                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  7916910                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 11396314                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.802092                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.694690                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        2204212                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         291194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           241280                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     17582291                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.778663                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.334831                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     10393118     59.11%     59.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4444887     25.28%     84.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       713538      4.06%     88.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1394112      7.93%     96.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       200257      1.14%     97.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        88893      0.51%     98.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       155718      0.89%     98.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        77559      0.44%     99.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       114209      0.65%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     17582291                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            12739291                       # Number of instructions committed
system.cpu1.commit.committedOps              13690685                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       5529414                       # Number of memory references committed
system.cpu1.commit.loads                      3595623                       # Number of loads committed
system.cpu1.commit.membars                      87756                       # Number of memory barriers committed
system.cpu1.commit.branches                   2797101                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 11341489                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              192654                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         8147977     59.51%     59.51% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          13294      0.10%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        3595623     26.26%     85.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1933791     14.12%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         13690685                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               114209                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    33273474                       # The number of ROB reads
system.cpu1.rob.rob_writes                   32196056                       # The number of ROB writes
system.cpu1.timesIdled                            217                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           4226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       25523                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   12739291                       # Number of Instructions Simulated
system.cpu1.committedOps                     13690685                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.412499                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.412499                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.707965                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.707965                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                15648708                       # number of integer regfile reads
system.cpu1.int_regfile_writes                7592079                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 55590301                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 8639758                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                6735657                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                457291                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements            18226                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          495.992951                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4220870                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            18733                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           225.317354                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   495.992951                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.968736                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.968736                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          9133825                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         9133825                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2378096                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2378096                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1650844                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1650844                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       190545                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       190545                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        30190                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        30190                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      4028940                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4028940                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      4028940                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4028940                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       107472                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       107472                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        85531                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        85531                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        31778                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        31778                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        39803                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        39803                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       193003                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        193003                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       193003                       # number of overall misses
system.cpu1.dcache.overall_misses::total       193003                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   2087590014                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2087590014                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   3134639463                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3134639463                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   1242182061                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   1242182061                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    776110904                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    776110904                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data     20318621                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     20318621                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   5222229477                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5222229477                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   5222229477                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5222229477                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2485568                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2485568                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1736375                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1736375                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       222323                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       222323                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        69993                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        69993                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      4221943                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4221943                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      4221943                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4221943                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.043238                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.043238                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.049258                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.049258                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.142936                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.142936                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.568671                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.568671                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.045714                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.045714                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.045714                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.045714                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 19424.501396                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 19424.501396                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 36649.161859                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 36649.161859                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 39089.371924                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39089.371924                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 19498.804211                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 19498.804211                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 27057.763232                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27057.763232                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 27057.763232                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27057.763232                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         5624                       # number of writebacks
system.cpu1.dcache.writebacks::total             5624                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        25786                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        25786                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        36727                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        36727                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data         8905                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         8905                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        62513                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        62513                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        62513                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        62513                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        81686                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        81686                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        48804                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        48804                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data        22873                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        22873                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        39803                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        39803                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       130490                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       130490                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       130490                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       130490                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1077622870                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1077622870                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   1845827794                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1845827794                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    744588469                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    744588469                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    662681096                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    662681096                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data     19061879                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     19061879                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   2923450664                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2923450664                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   2923450664                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2923450664                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.032864                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032864                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.028107                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028107                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.102882                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102882                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.568671                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.568671                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.030908                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.030908                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.030908                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.030908                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13192.259016                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13192.259016                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 37821.239939                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 37821.239939                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 32553.161763                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32553.161763                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 16649.023842                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 16649.023842                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 22403.637551                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22403.637551                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 22403.637551                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22403.637551                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              537                       # number of replacements
system.cpu1.icache.tags.tagsinuse          349.322406                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4748162                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              892                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5323.051570                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   349.322406                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.682270                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.682270                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          351                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9499220                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9499220                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      4748162                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4748162                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      4748162                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4748162                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      4748162                       # number of overall hits
system.cpu1.icache.overall_hits::total        4748162                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1002                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1002                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1002                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1002                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1002                       # number of overall misses
system.cpu1.icache.overall_misses::total         1002                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     24339968                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     24339968                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     24339968                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     24339968                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     24339968                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     24339968                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      4749164                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4749164                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      4749164                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4749164                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      4749164                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4749164                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000211                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000211                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000211                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000211                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000211                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000211                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 24291.385230                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24291.385230                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 24291.385230                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24291.385230                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 24291.385230                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24291.385230                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          110                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          110                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          110                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          892                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          892                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          892                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          892                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          892                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          892                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     19913025                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     19913025                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     19913025                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     19913025                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     19913025                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     19913025                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000188                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000188                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000188                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000188                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 22324.019058                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22324.019058                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 22324.019058                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22324.019058                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 22324.019058                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22324.019058                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                4617493                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          3195846                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           342851                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             2541433                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                2283067                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            89.833846                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 587107                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect            158327                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        17991973                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           3999889                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      21963256                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    4617493                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           2870174                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     13637254                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 702809                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles          497                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                  3784826                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                90623                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          17989055                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.354119                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.387076                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 8555675     47.56%     47.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 1199841      6.67%     54.23% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 1541140      8.57%     62.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6692399     37.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            17989055                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.256642                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.220725                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 2904929                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              7614036                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  6663991                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               456169                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                349920                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              436926                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                 1502                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              19272367                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 2412                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                349920                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 3341197                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 427661                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles       6953167                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  6678120                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               238980                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              18282813                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                 21427                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                   233                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           22475098                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             82897960                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        19554248                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             15811369                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 6663729                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            254533                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts        264855                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   892031                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             3161781                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1469502                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           325477                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          146426                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  16707772                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded             391843                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 14477998                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           160334                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        4055227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     13305629                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         60769                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     17989055                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.804823                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.997631                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            9673772     53.78%     53.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            3528927     19.62%     73.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3409997     18.96%     92.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1376359      7.65%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       17989055                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1461190     44.56%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     1      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     44.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1230669     37.53%     82.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               587120     17.91%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10309201     71.21%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               19736      0.14%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             2820355     19.48%     90.82% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1328706      9.18%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              14477998                       # Type of FU issued
system.cpu2.iq.rate                          0.804692                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                    3278980                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.226480                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          50384365                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         21154981                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     14068337                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              17756978                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          140323                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       757169                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       166792                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        15744                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                349920                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 327952                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               124837                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           17099639                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           149802                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              3161781                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             1469502                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            247857                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  2839                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           139                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        270911                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        83422                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              354333                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             14290880                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              2749638                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           187118                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           24                       # number of nop insts executed
system.cpu2.iew.exec_refs                     4066492                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 2789276                       # Number of branches executed
system.cpu2.iew.exec_forward_branches         1155763                       # Number of forward branches executed
system.cpu2.iew.exec_backward_branches        1049387                       # Number of backward branches executed
system.cpu2.iew.exec_taken_forward_branches       482564                       # Number of forward branches executed that is taken
system.cpu2.iew.exec_nottaken_forward_branches       673199                       # Number of forward branches executed that is not taken
system.cpu2.iew.exec_taken_backward_branches       638163                       # Number of backward branches executed that is taken
system.cpu2.iew.exec_nottaken_backward_branches       411224                       # Number of backward branches executed that is not taken
system.cpu2.iew.exec_stores                   1316854                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.794292                       # Inst execution rate
system.cpu2.iew.wb_sent                      14168114                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     14068337                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  7801686                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 13921072                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.781923                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.560423                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts        4055252                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         331074                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           341367                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     17314386                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.753384                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.358098                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     10769442     62.20%     62.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3764576     21.74%     83.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1145382      6.62%     90.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       699536      4.04%     94.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       366925      2.12%     96.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       244250      1.41%     98.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       140332      0.81%     98.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       112046      0.65%     99.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        71897      0.42%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     17314386                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            11611568                       # Number of instructions committed
system.cpu2.commit.committedOps              13044388                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       3707322                       # Number of memory references committed
system.cpu2.commit.loads                      2404612                       # Number of loads committed
system.cpu2.commit.membars                     128563                       # Number of memory barriers committed
system.cpu2.commit.branches                   2629347                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 11066005                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              279955                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9317334     71.43%     71.43% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          19732      0.15%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.58% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        2404612     18.43%     90.01% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1302710      9.99%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         13044388                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                71897                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    34232721                       # The number of ROB reads
system.cpu2.rob.rob_writes                   34874326                       # The number of ROB writes
system.cpu2.timesIdled                            225                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       25707                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   11611568                       # Number of Instructions Simulated
system.cpu2.committedOps                     13044388                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.549487                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.549487                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.645375                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.645375                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                14345539                       # number of integer regfile reads
system.cpu2.int_regfile_writes                8382744                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 51110560                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 8408255                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                5379117                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                446962                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements            23108                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          499.513850                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3225669                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            23613                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           136.605641                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   499.513850                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.975613                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.975613                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          206                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          187                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          7540527                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         7540527                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      2160192                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2160192                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1026207                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1026207                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       189529                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       189529                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        63716                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        63716                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      3186399                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3186399                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      3186399                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3186399                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       122030                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       122030                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        81421                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        81421                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        31374                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        31374                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        39441                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        39441                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       203451                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        203451                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       203451                       # number of overall misses
system.cpu2.dcache.overall_misses::total       203451                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   2414868651                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2414868651                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   2882928093                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2882928093                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data   1133665329                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1133665329                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data    756200903                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    756200903                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data      7484352                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      7484352                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   5297796744                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   5297796744                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   5297796744                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   5297796744                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2282222                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2282222                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1107628                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1107628                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       220903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       220903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       103157                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       103157                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      3389850                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3389850                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      3389850                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3389850                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.053470                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.053470                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.073509                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.073509                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.142026                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.142026                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.382340                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.382340                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.060018                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.060018                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.060018                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.060018                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 19789.139154                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 19789.139154                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 35407.672382                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 35407.672382                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 36133.911168                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 36133.911168                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 19172.964757                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 19172.964757                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 26039.669227                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26039.669227                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 26039.669227                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26039.669227                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     8.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8471                       # number of writebacks
system.cpu2.dcache.writebacks::total             8471                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        31731                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        31731                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        34381                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        34381                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data         9874                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         9874                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        66112                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        66112                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        66112                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        66112                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        90299                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        90299                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        47040                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        47040                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        21500                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        21500                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data        39441                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        39441                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       137339                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       137339                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       137339                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       137339                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   1188867010                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1188867010                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   1721252144                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1721252144                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data    637183964                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    637183964                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data    643630597                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    643630597                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data      6393648                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      6393648                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   2910119154                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2910119154                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   2910119154                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2910119154                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.039566                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.039566                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.042469                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.042469                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.097328                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.097328                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.382340                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.382340                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.040515                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.040515                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.040515                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.040515                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 13165.893421                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13165.893421                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 36591.244558                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 36591.244558                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 29636.463442                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29636.463442                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 16318.820441                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 16318.820441                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 21189.313698                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21189.313698                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 21189.313698                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21189.313698                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              843                       # number of replacements
system.cpu2.icache.tags.tagsinuse          350.966257                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3783490                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1201                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          3150.283097                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   350.966257                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.685481                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.685481                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          352                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7570853                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7570853                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      3783490                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3783490                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      3783490                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3783490                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      3783490                       # number of overall hits
system.cpu2.icache.overall_hits::total        3783490                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1336                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1336                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1336                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1336                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1336                       # number of overall misses
system.cpu2.icache.overall_misses::total         1336                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     27504928                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     27504928                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     27504928                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     27504928                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     27504928                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     27504928                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      3784826                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3784826                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      3784826                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3784826                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      3784826                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3784826                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000353                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000353                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000353                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000353                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000353                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000353                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 20587.520958                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 20587.520958                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 20587.520958                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 20587.520958                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 20587.520958                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 20587.520958                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          135                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          135                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          135                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         1201                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1201                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         1201                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1201                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         1201                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1201                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     21806061                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     21806061                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     21806061                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     21806061                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     21806061                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     21806061                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000317                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000317                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000317                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000317                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000317                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000317                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 18156.587011                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 18156.587011                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 18156.587011                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 18156.587011                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 18156.587011                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18156.587011                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1481.621797                       # Cycle average of tags in use
system.l2.tags.total_refs                       46017                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1567                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     29.366305                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      657.418032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       320.785600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        79.015435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       179.725175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        73.954698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       102.796451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        67.926405                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.010031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.002742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.001128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.001036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.022608                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1567                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1522                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.023911                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    130785                       # Number of tag accesses
system.l2.tags.data_accesses                   130785                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  27                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                 685                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data               13446                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                1034                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               17543                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   32767                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            14107                       # number of Writeback hits
system.l2.Writeback_hits::total                 14107                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu1.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                33                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    36                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   32                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   27                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                  685                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                13449                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                 1034                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                17576                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32803                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  32                       # number of overall hits
system.l2.overall_hits::cpu0.data                  27                       # number of overall hits
system.l2.overall_hits::cpu1.inst                 685                       # number of overall hits
system.l2.overall_hits::cpu1.data               13449                       # number of overall hits
system.l2.overall_hits::cpu2.inst                1034                       # number of overall hits
system.l2.overall_hits::cpu2.data               17576                       # number of overall hits
system.l2.overall_hits::total                   32803                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               353                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               102                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               207                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                76                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               167                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                76                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   981                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu1.data          31343                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          29132                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              60475                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data         9611                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data         9264                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            18875                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             180                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             302                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             449                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 931                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                353                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                282                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                207                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                378                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                167                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                525                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1912                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               353                       # number of overall misses
system.l2.overall_misses::cpu0.data               282                       # number of overall misses
system.l2.overall_misses::cpu1.inst               207                       # number of overall misses
system.l2.overall_misses::cpu1.data               378                       # number of overall misses
system.l2.overall_misses::cpu2.inst               167                       # number of overall misses
system.l2.overall_misses::cpu2.data               525                       # number of overall misses
system.l2.overall_misses::total                  1912                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     18839500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5512500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst     10926000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data      4059000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      8531000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data      4029500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        51897500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data      1696000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data      1696000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3392000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        53000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      9585500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     16055000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     23837000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      49477500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     18839500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     15098000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst     10926000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     20114000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      8531000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     27866500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        101375000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     18839500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     15098000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst     10926000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     20114000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      8531000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     27866500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       101375000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             385                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             129                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst             892                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data           13522                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst            1201                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           17619                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               33748                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        14107                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             14107                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        31345                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        29133                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            60479                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data         9613                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data         9265                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          18878                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           482                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               967                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              385                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              309                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst              892                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            13827                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             1201                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            18101                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                34715                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             385                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             309                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst             892                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           13827                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            1201                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           18101                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               34715                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.916883                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.790698                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.232063                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.005620                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.139051                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.004314                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.029068                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.999936                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.999966                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999934                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.999792                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999892                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999841                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.990164                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.931535                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.962771                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.916883                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.912621                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.232063                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.027338                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.139051                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.029004                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.055077                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.916883                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.912621                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.232063                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.027338                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.139051                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.029004                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.055077                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53369.688385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 54044.117647                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 52782.608696                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 53407.894737                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 51083.832335                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 53019.736842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52902.650357                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data    54.110966                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data    58.217767                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total    56.089293                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data     5.514515                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total     2.807947                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53252.777778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53162.251656                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 53089.086860                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53144.468314                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53369.688385                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53539.007092                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 52782.608696                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53211.640212                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 51083.832335                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53079.047619                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53020.397490                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53369.688385                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53539.007092                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 52782.608696                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53211.640212                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 51083.832335                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53079.047619                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53020.397490                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             25                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             62                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                103                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 103                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                103                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          350                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           96                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst          182                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data           76                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst          105                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data           69                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              878                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data        31343                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data        29132                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         60475                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data         9611                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data         9264                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        18875                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          180                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          302                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          449                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            931                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           378                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst           105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1809                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst          105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1809                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     14362500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      4052000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      7427000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data      3114500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      4280000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data      2821500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     36057500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data   1270185412                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data   1180488712                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2450674124                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data    389341308                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data    375288806                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    764630114                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      7343000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     12286000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     18232500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     37861500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     14362500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     11395000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      7427000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     15400500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      4280000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     21054000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     73919000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     14362500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     11395000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      7427000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     15400500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      4280000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     21054000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     73919000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.744186                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.204036                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.005620                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.087427                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.003916                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.026016                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.999936                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.999966                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999934                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.999792                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999892                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999841                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.990164                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.931535                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.962771                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.909091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.893204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.204036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.027338                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.087427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.028617                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.052110                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.909091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.893204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.204036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.027338                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.087427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.028617                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.052110                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41035.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42208.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40807.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40980.263158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40761.904762                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40891.304348                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41067.767654                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40525.329803                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40522.062062                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40523.755668                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40509.968578                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40510.449698                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40510.204715                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40794.444444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 40682.119205                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 40606.904232                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40667.561762                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41035.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 41286.231884                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40807.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40742.063492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40761.904762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40644.787645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40861.802101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41035.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 41286.231884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40807.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40742.063492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40761.904762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40644.787645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40861.802101                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 878                       # Transaction distribution
system.membus.trans_dist::ReadResp                878                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            96587                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          78381                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           79350                       # Transaction distribution
system.membus.trans_dist::ReadExReq               933                       # Transaction distribution
system.membus.trans_dist::ReadExResp              931                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port       257938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 257938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       115776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  115776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            95620                       # Total snoops (count)
system.membus.snoop_fanout::samples            176938                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  176938    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              176938                       # Request fanout histogram
system.membus.reqLayer0.occupancy           121029095                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          127963131                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq             218970                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            218970                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            14107                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           96591                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         78384                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         174975                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          861                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          861                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              975                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             975                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       254450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         2402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       263914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                523960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        24640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        20544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        57088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1244864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        76864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1700608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3124608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          281709                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           409888                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   5                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                 409888    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             409888                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          220448200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            578997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            475995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1350475                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         202771892                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1831939                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         212553637                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
