void *runtime_ctrl_dash_1766()
{
  void *v0; // r0
  double v2[145]; // [sp+0h] [bp-488h] BYREF

  memset(v2, 0, sizeof(v2));
  LODWORD(v2[0]) = backend_init_base;
  HIDWORD(v2[0]) = reset_base;
  LODWORD(v2[2]) = dhash_mining_start_base;
  HIDWORD(v2[2]) = dhash_mining_stop_base;
  LODWORD(v2[3]) = dhash_mining_reset_base;
  HIDWORD(v2[3]) = backend_exit_base;
  LODWORD(v2[4]) = push_work_base;
  HIDWORD(v2[4]) = async_push_work_base;
  LODWORD(v2[5]) = pop_ans_base;
  HIDWORD(v2[5]) = try_pop_ans_base;
  LODWORD(v2[7]) = softreset_all_chip_dash;
  LODWORD(v2[8]) = work_2_packet_dash;
  HIDWORD(v2[8]) = packet_2_nonce_dash;
  LODWORD(v2[9]) = check_nonce_dash;
  HIDWORD(v2[9]) = global_idx_init_dash;
  LODWORD(v2[10]) = global_idx_free_dash;
  HIDWORD(v2[10]) = set_baud_dash;
  LODWORD(v2[11]) = sub_CA7A0;
  HIDWORD(v2[11]) = sub_CA688;
  LODWORD(v2[12]) = sub_C8C48;
  LODWORD(v2[13]) = sub_CA3BC;
  HIDWORD(v2[13]) = sub_C9FDC;
  LODWORD(v2[14]) = sub_C9C0C;
  HIDWORD(v2[14]) = sub_C9738;
  LODWORD(v2[15]) = sub_C938C;
  LODWORD(v2[16]) = get_chip_status_dash;
  HIDWORD(v2[16]) = get_theory_hashrate_dash;
  LODWORD(v2[17]) = get_sale_hashrate_dash;
  HIDWORD(v2[17]) = get_qualify_hashrate_dash;
  LODWORD(v2[18]) = get_qualify_nonce_num_dash;
  HIDWORD(v2[18]) = set_sensor_extern_mode_dash;
  LODWORD(v2[19]) = read_sensor_temp_local_dash;
  HIDWORD(v2[19]) = read_sensor_temp_remote_dash;
  v2[39] = 0.0;
  strcpy((char *)&v2[40], "dash");
  HIBYTE(v2[40]) = 0;
  *(_WORD *)((char *)&v2[40] + 5) = 0;
  LODWORD(v2[20]) = parameter_update_dash;
  HIDWORD(v2[20]) = overclock_update_dash;
  LODWORD(v2[21]) = get_pcba_test_level_dash;
  HIDWORD(v2[21]) = get_packet_remain_len_dash;
  HIDWORD(v2[23]) = set_frequency_dash;
  LODWORD(v2[24]) = set_frequency_by_temp_single_base;
  HIDWORD(v2[24]) = set_frequency_single_base;
  LODWORD(v2[25]) = set_sweep_frequency_dash;
  HIDWORD(v2[25]) = sub_CB7A0;
  HIDWORD(v2[26]) = sub_C8C60;
  LODWORD(v2[27]) = top_init_dash;
  LODWORD(v2[28]) = dhash_start_dash;
  LODWORD(v2[32]) = set_chipaddr_base;
  HIDWORD(v2[32]) = set_inactive_base;
  LODWORD(v2[33]) = set_chip_reg_base;
  HIDWORD(v2[33]) = set_core_reg_base_9;
  LODWORD(v2[34]) = set_core_reg_base_9;
  HIDWORD(v2[34]) = set_core_enable_base;
  LODWORD(v2[35]) = sync_get_status_base;
  HIDWORD(v2[35]) = sync_get_chip_reg_base;
  HIDWORD(v2[37]) = sync_get_core_reg_base3;
  LODWORD(v2[38]) = 14660;
  *(_QWORD *)&v2[41] = 0x100001766LL;
  *(_QWORD *)&v2[42] = 0xC0000007ELL;
  *(_QWORD *)&v2[43] = 0x10000000CLL;
  BYTE4(v2[123]) = 12;
  HIDWORD(v2[46]) = 210;
  LODWORD(v2[47]) = 500;
  HIDWORD(v2[65]) = 1;
  HIDWORD(v2[44]) = 2;
  HIDWORD(v2[48]) = sensor_info_dash_1766;
  *(_QWORD *)&v2[49] = qword_2F0A64;
  *(_QWORD *)&v2[50] = qword_2F0A6C;
  LODWORD(v2[54]) = 35;
  *(_QWORD *)&v2[122] = 0x58C43C80000LL;
  *(_QWORD *)&v2[104] = 0x400000050LL;
  *(_QWORD *)&v2[51] = qword_2F0A74;
  *(_QWORD *)&v2[105] = 0xA00000056LL;
  HIDWORD(v2[121]) = 1112014848;
  HIDWORD(v2[103]) = 176;
  *(_QWORD *)&v2[124] = 1597;
  v0 = calloc(1u, 0x488u);
  return memcpy(v0, v2, 0x488u);
}
