Module: DW01_decode_width9, Ports: 521, Input: 9, Output: 512, Inout: 0
Module: DW01_decode_width9, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Information: Updating design information... (UID-85)
Warning: Design 'icebreaker_v1' contains 12 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Timing loop detected. (OPT-150)
	iSoC/iCPU/iPC/pc_reg[31]/CK iSoC/iCPU/iPC/pc_reg[31]/Q iSoC/iCC_V1/U128/A iSoC/iCC_V1/U128/X iSoC/iCC_V1/U125/A2 iSoC/iCC_V1/U125/X iSoC/iCC_V1/U162/A1 iSoC/iCC_V1/U162/X iSoC/iCC_V1/U587/A2 iSoC/iCC_V1/U587/X iSoC/U334/A2 iSoC/U334/X iSoC/U460/A iSoC/U460/X 
Information: Timing loop detected. (OPT-150)
	iSoC/iCPU/iPC/pc_reg[29]/CK iSoC/iCPU/iPC/pc_reg[29]/Q iSoC/iCC_V1/U156/A iSoC/iCC_V1/U156/X iSoC/iCC_V1/U150/A2 iSoC/iCC_V1/U150/X iSoC/iCC_V1/U126/A1 iSoC/iCC_V1/U126/X iSoC/iCC_V1/U125/A3 iSoC/iCC_V1/U125/X iSoC/iCC_V1/U162/A1 iSoC/iCC_V1/U162/X iSoC/iCC_V1/U587/A2 iSoC/iCC_V1/U587/X iSoC/U334/A2 iSoC/U334/X iSoC/U460/A iSoC/U460/X 
Warning: Disabling timing arc between pins 'A2' and 'X' on cell 'iSoC/U334'
         to break a timing loop. (OPT-314)
 
****************************************
Report : qor
Design : icebreaker_v1
Version: X-2025.06
Date   : Fri Oct 31 04:56:06 2025
****************************************


  Timing Path Group 'clkin'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:          0.67
  Critical Path Slack:           0.00
  Critical Path Clk Period:      0.90
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.25
  Total Hold Violation:     -34912.79
  No. of Hold Violations:   166864.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         47
  Hierarchical Port Count:       9869
  Leaf Cell Count:             132289
  Buf/Inv Cell Count:           14548
  Buf Cell Count:                 514
  Inv Cell Count:               14034
  CT Buf/Inv Cell Count:            1
  Combinational Cell Count:     47499
  Sequential Cell Count:        84790
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3531.956344
  Noncombinational Area:  3235.794578
  Buf/Inv Area:            461.782064
  Total Buffer Area:           136.87
  Total Inverter Area:         324.91
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              6767.750922
  Design Area:            6767.750922


  Design Rules
  -----------------------------------
  Total Number of Nets:        135546
  Nets With Violations:          2788
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Fanout Violations:         2788
  -----------------------------------


  Hostname: compute-hal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.11
  Logic Optimization:                 58.94
  Mapping Optimization:              238.29
  -----------------------------------------
  Overall Compile Time:              475.97
  Overall Compile Wall Clock Time:   487.18

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.25  TNS: 34912.79  Number of Violating Paths: 166864

  --------------------------------------------------------------------


1
